
13.RTOS_DOTMATRIX_STEPMOTOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da3c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000368  0800dbec  0800dbec  0001dbec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df54  0800df54  00020114  2**0
                  CONTENTS
  4 .ARM          00000008  0800df54  0800df54  0001df54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800df5c  0800df5c  00020114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df5c  0800df5c  0001df5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800df60  0800df60  0001df60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000114  20000000  0800df64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020114  2**0
                  CONTENTS
 10 .bss          0000571c  20000114  20000114  00020114  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005830  20005830  00020114  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002c6df  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a57  00000000  00000000  0004c823  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022d8  00000000  00000000  00052280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000020a8  00000000  00000000  00054558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002caf9  00000000  00000000  00056600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a4a8  00000000  00000000  000830f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00104ec3  00000000  00000000  000ad5a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001b2464  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009d60  00000000  00000000  001b24b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000114 	.word	0x20000114
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800dbd4 	.word	0x0800dbd4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000118 	.word	0x20000118
 80001ec:	0800dbd4 	.word	0x0800dbd4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <init_dotmatrix>:
// 초기화 작엄
// 1. display_data에 number_data[0]에 있는 내용 복사
// 2. number_data를 scroll_buffer에 복사 (이중 for문 필요)
// 3. dotmatrix의 led를 off
void init_dotmatrix(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
	// 1
	for (int i=0; i<8; i++)
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	e00b      	b.n	80005b8 <init_dotmatrix+0x24>
	{
		display_data[i] = number_data[0][i];
 80005a0:	4a27      	ldr	r2, [pc, #156]	; (8000640 <init_dotmatrix+0xac>)
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	4413      	add	r3, r2
 80005a6:	7819      	ldrb	r1, [r3, #0]
 80005a8:	4a26      	ldr	r2, [pc, #152]	; (8000644 <init_dotmatrix+0xb0>)
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	4413      	add	r3, r2
 80005ae:	460a      	mov	r2, r1
 80005b0:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<8; i++)
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	3301      	adds	r3, #1
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	2b07      	cmp	r3, #7
 80005bc:	ddf0      	ble.n	80005a0 <init_dotmatrix+0xc>
	}
	// 2
	for (int i=0; i<number_of_character+1; i++)
 80005be:	2300      	movs	r3, #0
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	e01e      	b.n	8000602 <init_dotmatrix+0x6e>
	{
		for (int j=0; j<8; j++)	//scroll_buffer[0] = blank
 80005c4:	2300      	movs	r3, #0
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	e015      	b.n	80005f6 <init_dotmatrix+0x62>
		{
			scroll_buffer[i][j] = number_data[i-1][j];
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	1e5a      	subs	r2, r3, #1
 80005ce:	491c      	ldr	r1, [pc, #112]	; (8000640 <init_dotmatrix+0xac>)
 80005d0:	4613      	mov	r3, r2
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	4413      	add	r3, r2
 80005d6:	005b      	lsls	r3, r3, #1
 80005d8:	18ca      	adds	r2, r1, r3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4413      	add	r3, r2
 80005de:	7819      	ldrb	r1, [r3, #0]
 80005e0:	4a19      	ldr	r2, [pc, #100]	; (8000648 <init_dotmatrix+0xb4>)
 80005e2:	68bb      	ldr	r3, [r7, #8]
 80005e4:	00db      	lsls	r3, r3, #3
 80005e6:	441a      	add	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4413      	add	r3, r2
 80005ec:	460a      	mov	r2, r1
 80005ee:	701a      	strb	r2, [r3, #0]
		for (int j=0; j<8; j++)	//scroll_buffer[0] = blank
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	3301      	adds	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b07      	cmp	r3, #7
 80005fa:	dde6      	ble.n	80005ca <init_dotmatrix+0x36>
	for (int i=0; i<number_of_character+1; i++)
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	3301      	adds	r3, #1
 8000600:	60bb      	str	r3, [r7, #8]
 8000602:	4b12      	ldr	r3, [pc, #72]	; (800064c <init_dotmatrix+0xb8>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	429a      	cmp	r2, r3
 800060a:	dddb      	ble.n	80005c4 <init_dotmatrix+0x30>
		}
	}
	// 3
	for (int i=0; i<8; i++)
 800060c:	2300      	movs	r3, #0
 800060e:	603b      	str	r3, [r7, #0]
 8000610:	e00e      	b.n	8000630 <init_dotmatrix+0x9c>
	{
		HAL_GPIO_WritePin(col_port[i], col_pin[i], 1); 	// led all off
 8000612:	4a0f      	ldr	r2, [pc, #60]	; (8000650 <init_dotmatrix+0xbc>)
 8000614:	683b      	ldr	r3, [r7, #0]
 8000616:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800061a:	4a0e      	ldr	r2, [pc, #56]	; (8000654 <init_dotmatrix+0xc0>)
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000622:	2201      	movs	r2, #1
 8000624:	4619      	mov	r1, r3
 8000626:	f003 fe8b 	bl	8004340 <HAL_GPIO_WritePin>
	for (int i=0; i<8; i++)
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	3301      	adds	r3, #1
 800062e:	603b      	str	r3, [r7, #0]
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	2b07      	cmp	r3, #7
 8000634:	dded      	ble.n	8000612 <init_dotmatrix+0x7e>
	}
}
 8000636:	bf00      	nop
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000064 	.word	0x20000064
 8000644:	20000130 	.word	0x20000130
 8000648:	20000138 	.word	0x20000138
 800064c:	20000098 	.word	0x20000098
 8000650:	20000004 	.word	0x20000004
 8000654:	20000054 	.word	0x20000054

08000658 <write_column_data>:

// col 컨트롤 함수
void write_column_data(int col)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	// for문 8번 돌려서 해당 col 찾아서
	for (int i=0; i<8; i++)
 8000660:	2300      	movs	r3, #0
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	e01f      	b.n	80006a6 <write_column_data+0x4e>
	{
		if (i == col)
 8000666:	68fa      	ldr	r2, [r7, #12]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	429a      	cmp	r2, r3
 800066c:	d10c      	bne.n	8000688 <write_column_data+0x30>
			HAL_GPIO_WritePin(col_port[i], col_pin[i], 0);	// on		// pin state = 0으로 해서 불켜지지 않게?
 800066e:	4a12      	ldr	r2, [pc, #72]	; (80006b8 <write_column_data+0x60>)
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000676:	4a11      	ldr	r2, [pc, #68]	; (80006bc <write_column_data+0x64>)
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800067e:	2200      	movs	r2, #0
 8000680:	4619      	mov	r1, r3
 8000682:	f003 fe5d 	bl	8004340 <HAL_GPIO_WritePin>
 8000686:	e00b      	b.n	80006a0 <write_column_data+0x48>
		else HAL_GPIO_WritePin(col_port[i], col_pin[i], 1);	// off
 8000688:	4a0b      	ldr	r2, [pc, #44]	; (80006b8 <write_column_data+0x60>)
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000690:	4a0a      	ldr	r2, [pc, #40]	; (80006bc <write_column_data+0x64>)
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000698:	2201      	movs	r2, #1
 800069a:	4619      	mov	r1, r3
 800069c:	f003 fe50 	bl	8004340 <HAL_GPIO_WritePin>
	for (int i=0; i<8; i++)
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	3301      	adds	r3, #1
 80006a4:	60fb      	str	r3, [r7, #12]
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	2b07      	cmp	r3, #7
 80006aa:	dddc      	ble.n	8000666 <write_column_data+0xe>
	}
}
 80006ac:	bf00      	nop
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	20000004 	.word	0x20000004
 80006bc:	20000054 	.word	0x20000054

080006c0 <write_row_data>:

// 0b00111100 이라는 데이터 찍는다고 할 때 로직 어떻게?
void write_row_data(unsigned char data)	// origianl data = data
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	4603      	mov	r3, r0
 80006c8:	71fb      	strb	r3, [r7, #7]
	unsigned char d; 	// 이미지를 copy 하기 위한 임시 버퍼 (한 bit씩 write 하기 위해)

	d = data;
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	72fb      	strb	r3, [r7, #11]
	for (int i=0; i<8; i++)
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	e023      	b.n	800071c <write_row_data+0x5c>
	{
		//6번째 0을 write 한다면
		if ( d & (1 << i))		// 1인 경우
 80006d4:	7afa      	ldrb	r2, [r7, #11]
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	fa42 f303 	asr.w	r3, r2, r3
 80006dc:	f003 0301 	and.w	r3, r3, #1
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d00c      	beq.n	80006fe <write_row_data+0x3e>
			HAL_GPIO_WritePin(row_port[i], row_pin[i], 1);
 80006e4:	4a11      	ldr	r2, [pc, #68]	; (800072c <write_row_data+0x6c>)
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006ec:	4a10      	ldr	r2, [pc, #64]	; (8000730 <write_row_data+0x70>)
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006f4:	2201      	movs	r2, #1
 80006f6:	4619      	mov	r1, r3
 80006f8:	f003 fe22 	bl	8004340 <HAL_GPIO_WritePin>
 80006fc:	e00b      	b.n	8000716 <write_row_data+0x56>
		else
			HAL_GPIO_WritePin(row_port[i], row_pin[i], 0);
 80006fe:	4a0b      	ldr	r2, [pc, #44]	; (800072c <write_row_data+0x6c>)
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000706:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <write_row_data+0x70>)
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800070e:	2200      	movs	r2, #0
 8000710:	4619      	mov	r1, r3
 8000712:	f003 fe15 	bl	8004340 <HAL_GPIO_WritePin>
	for (int i=0; i<8; i++)
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	3301      	adds	r3, #1
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	2b07      	cmp	r3, #7
 8000720:	ddd8      	ble.n	80006d4 <write_row_data+0x14>
	}
}
 8000722:	bf00      	nop
 8000724:	bf00      	nop
 8000726:	3710      	adds	r7, #16
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	20000024 	.word	0x20000024
 8000730:	20000044 	.word	0x20000044

08000734 <dotmatrix_main_test>:
#if 1

// scroll 문자 출력 program
extern osMutexId_t myMutex01Handle;		// from main.c
int dotmatrix_main_test(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b08e      	sub	sp, #56	; 0x38
 8000738:	af00      	add	r7, sp, #0
	char lcd_buff[40];
//	init_dotmatrix();		--> main.c로 이동

//	while(1)
//	{
		uint32_t now = HAL_GetTick();	// 1ms 타임값마다 값을 읽어옴
 800073a:	f002 fafd 	bl	8002d38 <HAL_GetTick>
 800073e:	62f8      	str	r0, [r7, #44]	; 0x2c
		// 처음 시작시 past_time = 0;	now:500 --> past_time=500
		if (now - past_time >= 200)	// 500ms마다 scroll
 8000740:	4b45      	ldr	r3, [pc, #276]	; (8000858 <dotmatrix_main_test+0x124>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000746:	1ad3      	subs	r3, r2, r3
 8000748:	2bc7      	cmp	r3, #199	; 0xc7
 800074a:	d96a      	bls.n	8000822 <dotmatrix_main_test+0xee>
		{
			// lcd 출력
			sprintf(lcd_buff, "now : %d", now);	//now를 lcd에 출력하기 위해
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000750:	4942      	ldr	r1, [pc, #264]	; (800085c <dotmatrix_main_test+0x128>)
 8000752:	4618      	mov	r0, r3
 8000754:	f00c f9e4 	bl	800cb20 <siprintf>
			// 기존에 lock이 걸려 있으면 풀릴 때까지 기다린다
			// control이 다른 task로 넘어가지 않도록 lock을 건다
			if (osMutexWait(myMutex01Handle, 1000) == osOK)
 8000758:	4b41      	ldr	r3, [pc, #260]	; (8000860 <dotmatrix_main_test+0x12c>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000760:	4618      	mov	r0, r3
 8000762:	f008 fed6 	bl	8009512 <osMutexAcquire>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d10c      	bne.n	8000786 <dotmatrix_main_test+0x52>
			{
				move_cursor(0,0);
 800076c:	2100      	movs	r1, #0
 800076e:	2000      	movs	r0, #0
 8000770:	f000 f918 	bl	80009a4 <move_cursor>
				lcd_string(lcd_buff);
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	4618      	mov	r0, r3
 8000778:	f000 f8ff 	bl	800097a <lcd_string>
				osMutexRelease(myMutex01Handle);
 800077c:	4b38      	ldr	r3, [pc, #224]	; (8000860 <dotmatrix_main_test+0x12c>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4618      	mov	r0, r3
 8000782:	f008 ff11 	bl	80095a8 <osMutexRelease>
				// unlock control이 다른 task로 넘어가도록 한다
			}

			past_time = now;
 8000786:	4a34      	ldr	r2, [pc, #208]	; (8000858 <dotmatrix_main_test+0x124>)
 8000788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800078a:	6013      	str	r3, [r2, #0]
			for (int i=0; i<8; i++)
 800078c:	2300      	movs	r3, #0
 800078e:	637b      	str	r3, [r7, #52]	; 0x34
 8000790:	e029      	b.n	80007e6 <dotmatrix_main_test+0xb2>
			{
				display_data[i] = (scroll_buffer[index][i] >> count)|(scroll_buffer[index+1][i] << (8 - count)); 	// shift
 8000792:	4b34      	ldr	r3, [pc, #208]	; (8000864 <dotmatrix_main_test+0x130>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a34      	ldr	r2, [pc, #208]	; (8000868 <dotmatrix_main_test+0x134>)
 8000798:	00db      	lsls	r3, r3, #3
 800079a:	441a      	add	r2, r3
 800079c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800079e:	4413      	add	r3, r2
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	461a      	mov	r2, r3
 80007a4:	4b31      	ldr	r3, [pc, #196]	; (800086c <dotmatrix_main_test+0x138>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	fa42 f303 	asr.w	r3, r2, r3
 80007ac:	b25a      	sxtb	r2, r3
 80007ae:	4b2d      	ldr	r3, [pc, #180]	; (8000864 <dotmatrix_main_test+0x130>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	3301      	adds	r3, #1
 80007b4:	492c      	ldr	r1, [pc, #176]	; (8000868 <dotmatrix_main_test+0x134>)
 80007b6:	00db      	lsls	r3, r3, #3
 80007b8:	4419      	add	r1, r3
 80007ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007bc:	440b      	add	r3, r1
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	4619      	mov	r1, r3
 80007c2:	4b2a      	ldr	r3, [pc, #168]	; (800086c <dotmatrix_main_test+0x138>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f1c3 0308 	rsb	r3, r3, #8
 80007ca:	fa01 f303 	lsl.w	r3, r1, r3
 80007ce:	b25b      	sxtb	r3, r3
 80007d0:	4313      	orrs	r3, r2
 80007d2:	b25b      	sxtb	r3, r3
 80007d4:	b2d9      	uxtb	r1, r3
 80007d6:	4a26      	ldr	r2, [pc, #152]	; (8000870 <dotmatrix_main_test+0x13c>)
 80007d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007da:	4413      	add	r3, r2
 80007dc:	460a      	mov	r2, r1
 80007de:	701a      	strb	r2, [r3, #0]
			for (int i=0; i<8; i++)
 80007e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007e2:	3301      	adds	r3, #1
 80007e4:	637b      	str	r3, [r7, #52]	; 0x34
 80007e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007e8:	2b07      	cmp	r3, #7
 80007ea:	ddd2      	ble.n	8000792 <dotmatrix_main_test+0x5e>
			}
			if (++count == 8)	// 8 column을 다 처리했으면 다음 scroll_buffer로 이동
 80007ec:	4b1f      	ldr	r3, [pc, #124]	; (800086c <dotmatrix_main_test+0x138>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4a1e      	ldr	r2, [pc, #120]	; (800086c <dotmatrix_main_test+0x138>)
 80007f4:	6013      	str	r3, [r2, #0]
 80007f6:	4b1d      	ldr	r3, [pc, #116]	; (800086c <dotmatrix_main_test+0x138>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b08      	cmp	r3, #8
 80007fc:	d111      	bne.n	8000822 <dotmatrix_main_test+0xee>
			{
				count = 0;
 80007fe:	4b1b      	ldr	r3, [pc, #108]	; (800086c <dotmatrix_main_test+0x138>)
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
				index++;	// 다음 scroll_buffer로 이동
 8000804:	4b17      	ldr	r3, [pc, #92]	; (8000864 <dotmatrix_main_test+0x130>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	3301      	adds	r3, #1
 800080a:	4a16      	ldr	r2, [pc, #88]	; (8000864 <dotmatrix_main_test+0x130>)
 800080c:	6013      	str	r3, [r2, #0]
				if (index == number_of_character+1) index = 0;	// 11개의 문자를 다 처리했으면 0번 scroll_buffer를 처리하기 위해 이동
 800080e:	4b19      	ldr	r3, [pc, #100]	; (8000874 <dotmatrix_main_test+0x140>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	1c5a      	adds	r2, r3, #1
 8000814:	4b13      	ldr	r3, [pc, #76]	; (8000864 <dotmatrix_main_test+0x130>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	429a      	cmp	r2, r3
 800081a:	d102      	bne.n	8000822 <dotmatrix_main_test+0xee>
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <dotmatrix_main_test+0x130>)
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
			}
		}
		for (int i=0; i<8; i++)		// 8줄
 8000822:	2300      	movs	r3, #0
 8000824:	633b      	str	r3, [r7, #48]	; 0x30
 8000826:	e00f      	b.n	8000848 <dotmatrix_main_test+0x114>
		{
			// 공통 양글 방식 common anode
			// column에는 0을 row에는 1을 출력해야 해당 LED가 on
			write_column_data(i);
 8000828:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800082a:	f7ff ff15 	bl	8000658 <write_column_data>
			write_row_data(display_data[i]);	// i를 넘겨준다
 800082e:	4a10      	ldr	r2, [pc, #64]	; (8000870 <dotmatrix_main_test+0x13c>)
 8000830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000832:	4413      	add	r3, r2
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff ff42 	bl	80006c0 <write_row_data>

			HAL_Delay(1);
 800083c:	2001      	movs	r0, #1
 800083e:	f002 fa87 	bl	8002d50 <HAL_Delay>
		for (int i=0; i<8; i++)		// 8줄
 8000842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000844:	3301      	adds	r3, #1
 8000846:	633b      	str	r3, [r7, #48]	; 0x30
 8000848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800084a:	2b07      	cmp	r3, #7
 800084c:	ddec      	ble.n	8000828 <dotmatrix_main_test+0xf4>
		}
//	}
//	return 0;

}
 800084e:	bf00      	nop
 8000850:	4618      	mov	r0, r3
 8000852:	3738      	adds	r7, #56	; 0x38
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	200002c8 	.word	0x200002c8
 800085c:	0800dbec 	.word	0x0800dbec
 8000860:	20000d30 	.word	0x20000d30
 8000864:	200002cc 	.word	0x200002cc
 8000868:	20000138 	.word	0x20000138
 800086c:	200002d0 	.word	0x200002d0
 8000870:	20000130 	.word	0x20000130
 8000874:	20000098 	.word	0x20000098

08000878 <lcd_command>:
		HAL_Delay(500);
	}
}

void lcd_command(uint8_t command)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b086      	sub	sp, #24
 800087c:	af02      	add	r7, sp, #8
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	f023 030f 	bic.w	r3, r3, #15
 8000888:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	011b      	lsls	r3, r3, #4
 800088e:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000890:	7bfb      	ldrb	r3, [r7, #15]
 8000892:	f043 030c 	orr.w	r3, r3, #12
 8000896:	b2db      	uxtb	r3, r3
 8000898:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 800089a:	7bfb      	ldrb	r3, [r7, #15]
 800089c:	f043 0308 	orr.w	r3, r3, #8
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 80008a4:	7bbb      	ldrb	r3, [r7, #14]
 80008a6:	f043 030c 	orr.w	r3, r3, #12
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 80008ae:	7bbb      	ldrb	r3, [r7, #14]
 80008b0:	f043 0308 	orr.w	r3, r3, #8
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 80008b8:	bf00      	nop
 80008ba:	f107 0208 	add.w	r2, r7, #8
 80008be:	2364      	movs	r3, #100	; 0x64
 80008c0:	9300      	str	r3, [sp, #0]
 80008c2:	2304      	movs	r3, #4
 80008c4:	214e      	movs	r1, #78	; 0x4e
 80008c6:	4805      	ldr	r0, [pc, #20]	; (80008dc <lcd_command+0x64>)
 80008c8:	f003 feca 	bl	8004660 <HAL_I2C_Master_Transmit>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d1f3      	bne.n	80008ba <lcd_command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 80008d2:	bf00      	nop
}
 80008d4:	3710      	adds	r7, #16
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000568 	.word	0x20000568

080008e0 <lcd_data>:

// 1 byte write
void lcd_data(uint8_t data)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af02      	add	r7, sp, #8
 80008e6:	4603      	mov	r3, r0
 80008e8:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	f023 030f 	bic.w	r3, r3, #15
 80008f0:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	011b      	lsls	r3, r3, #4
 80008f6:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	f043 030d 	orr.w	r3, r3, #13
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8000902:	7bfb      	ldrb	r3, [r7, #15]
 8000904:	f043 0309 	orr.w	r3, r3, #9
 8000908:	b2db      	uxtb	r3, r3
 800090a:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 800090c:	7bbb      	ldrb	r3, [r7, #14]
 800090e:	f043 030d 	orr.w	r3, r3, #13
 8000912:	b2db      	uxtb	r3, r3
 8000914:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8000916:	7bbb      	ldrb	r3, [r7, #14]
 8000918:	f043 0309 	orr.w	r3, r3, #9
 800091c:	b2db      	uxtb	r3, r3
 800091e:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8000920:	bf00      	nop
 8000922:	f107 0208 	add.w	r2, r7, #8
 8000926:	2364      	movs	r3, #100	; 0x64
 8000928:	9300      	str	r3, [sp, #0]
 800092a:	2304      	movs	r3, #4
 800092c:	214e      	movs	r1, #78	; 0x4e
 800092e:	4805      	ldr	r0, [pc, #20]	; (8000944 <lcd_data+0x64>)
 8000930:	f003 fe96 	bl	8004660 <HAL_I2C_Master_Transmit>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d1f3      	bne.n	8000922 <lcd_data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 800093a:	bf00      	nop
}
 800093c:	3710      	adds	r7, #16
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	20000568 	.word	0x20000568

08000948 <i2c_lcd_init>:
// lcd 초기화
void i2c_lcd_init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0

	lcd_command(0x33);
 800094c:	2033      	movs	r0, #51	; 0x33
 800094e:	f7ff ff93 	bl	8000878 <lcd_command>
	lcd_command(0x32);
 8000952:	2032      	movs	r0, #50	; 0x32
 8000954:	f7ff ff90 	bl	8000878 <lcd_command>
	lcd_command(0x28);	//Function Set 4-bit mode
 8000958:	2028      	movs	r0, #40	; 0x28
 800095a:	f7ff ff8d 	bl	8000878 <lcd_command>
	lcd_command(DISPLAY_ON);
 800095e:	200c      	movs	r0, #12
 8000960:	f7ff ff8a 	bl	8000878 <lcd_command>
	lcd_command(0x06);	//Entry mode set
 8000964:	2006      	movs	r0, #6
 8000966:	f7ff ff87 	bl	8000878 <lcd_command>
	lcd_command(CLEAR_DISPLAY);
 800096a:	2001      	movs	r0, #1
 800096c:	f7ff ff84 	bl	8000878 <lcd_command>
	HAL_Delay(2);
 8000970:	2002      	movs	r0, #2
 8000972:	f002 f9ed 	bl	8002d50 <HAL_Delay>
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}

0800097a <lcd_string>:

// null을 만날때 까지 string을 LCD에 출력
void lcd_string(uint8_t *str)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	b082      	sub	sp, #8
 800097e:	af00      	add	r7, sp, #0
 8000980:	6078      	str	r0, [r7, #4]
	while(*str)
 8000982:	e006      	b.n	8000992 <lcd_string+0x18>
	{
		lcd_data(*str++);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	1c5a      	adds	r2, r3, #1
 8000988:	607a      	str	r2, [r7, #4]
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff ffa7 	bl	80008e0 <lcd_data>
	while(*str)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d1f4      	bne.n	8000984 <lcd_string+0xa>
	}
}
 800099a:	bf00      	nop
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <move_cursor>:

// 해당 줄,col으로 이동 하는 함수
void move_cursor(uint8_t row, uint8_t column)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	460a      	mov	r2, r1
 80009ae:	71fb      	strb	r3, [r7, #7]
 80009b0:	4613      	mov	r3, r2
 80009b2:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row<<6 | column);
 80009b4:	79fb      	ldrb	r3, [r7, #7]
 80009b6:	019b      	lsls	r3, r3, #6
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	79bb      	ldrb	r3, [r7, #6]
 80009bc:	4313      	orrs	r3, r2
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	4618      	mov	r0, r3
 80009c8:	f7ff ff56 	bl	8000878 <lcd_command>
	return;
 80009cc:	bf00      	nop
}
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <dec2bin>:

	return high + low;
}
// decimal --> BCD  ex) 23: 001 0111
unsigned char dec2bin(unsigned char byte)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
	unsigned char high, low;

	high = (byte / 10) << 4;
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	4a0d      	ldr	r2, [pc, #52]	; (8000a18 <dec2bin+0x44>)
 80009e2:	fba2 2303 	umull	r2, r3, r2, r3
 80009e6:	08db      	lsrs	r3, r3, #3
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	011b      	lsls	r3, r3, #4
 80009ec:	73fb      	strb	r3, [r7, #15]
	low = byte % 10;
 80009ee:	79fa      	ldrb	r2, [r7, #7]
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <dec2bin+0x44>)
 80009f2:	fba3 1302 	umull	r1, r3, r3, r2
 80009f6:	08d9      	lsrs	r1, r3, #3
 80009f8:	460b      	mov	r3, r1
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	440b      	add	r3, r1
 80009fe:	005b      	lsls	r3, r3, #1
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	73bb      	strb	r3, [r7, #14]

	return high + low;
 8000a04:	7bfa      	ldrb	r2, [r7, #15]
 8000a06:	7bbb      	ldrb	r3, [r7, #14]
 8000a08:	4413      	add	r3, r2
 8000a0a:	b2db      	uxtb	r3, r3

}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3714      	adds	r7, #20
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	cccccccd 	.word	0xcccccccd

08000a1c <set_rtc>:
	 oldTime.Seconds=sTime.Seconds;
}
// setrtc231016103800
//       678901234567
void set_rtc(char *date_time)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b088      	sub	sp, #32
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
	char yy[4], mm[4], dd[4];  // date
	char hh[4], min[4], ss[4];  // time

	strncpy(yy, date_time+6, 2); // yy[0] = '2' yy[1]='3' yy[2]=0;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	1d99      	adds	r1, r3, #6
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	2202      	movs	r2, #2
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f00c f8ed 	bl	800cc0e <strncpy>
	strncpy(mm, date_time+8, 2);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f103 0108 	add.w	r1, r3, #8
 8000a3a:	f107 0318 	add.w	r3, r7, #24
 8000a3e:	2202      	movs	r2, #2
 8000a40:	4618      	mov	r0, r3
 8000a42:	f00c f8e4 	bl	800cc0e <strncpy>
	strncpy(dd, date_time+10, 2);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f103 010a 	add.w	r1, r3, #10
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	2202      	movs	r2, #2
 8000a52:	4618      	mov	r0, r3
 8000a54:	f00c f8db 	bl	800cc0e <strncpy>

	strncpy(hh, date_time+12, 2);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	f103 010c 	add.w	r1, r3, #12
 8000a5e:	f107 0310 	add.w	r3, r7, #16
 8000a62:	2202      	movs	r2, #2
 8000a64:	4618      	mov	r0, r3
 8000a66:	f00c f8d2 	bl	800cc0e <strncpy>
	strncpy(min, date_time+14, 2);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	f103 010e 	add.w	r1, r3, #14
 8000a70:	f107 030c 	add.w	r3, r7, #12
 8000a74:	2202      	movs	r2, #2
 8000a76:	4618      	mov	r0, r3
 8000a78:	f00c f8c9 	bl	800cc0e <strncpy>
	strncpy(ss, date_time+16, 2);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	f103 0110 	add.w	r1, r3, #16
 8000a82:	f107 0308 	add.w	r3, r7, #8
 8000a86:	2202      	movs	r2, #2
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f00c f8c0 	bl	800cc0e <strncpy>

	// ascii --> int --> bcd
	sDate.Year=dec2bin(atoi(yy));
 8000a8e:	f107 031c 	add.w	r3, r7, #28
 8000a92:	4618      	mov	r0, r3
 8000a94:	f00b fd6a 	bl	800c56c <atoi>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ff99 	bl	80009d4 <dec2bin>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4b2b      	ldr	r3, [pc, #172]	; (8000b54 <set_rtc+0x138>)
 8000aa8:	70da      	strb	r2, [r3, #3]
	sDate.Month=dec2bin(atoi(mm));
 8000aaa:	f107 0318 	add.w	r3, r7, #24
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f00b fd5c 	bl	800c56c <atoi>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff ff8b 	bl	80009d4 <dec2bin>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	4b24      	ldr	r3, [pc, #144]	; (8000b54 <set_rtc+0x138>)
 8000ac4:	705a      	strb	r2, [r3, #1]
	sDate.Date=dec2bin(atoi(dd));
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	4618      	mov	r0, r3
 8000acc:	f00b fd4e 	bl	800c56c <atoi>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff7d 	bl	80009d4 <dec2bin>
 8000ada:	4603      	mov	r3, r0
 8000adc:	461a      	mov	r2, r3
 8000ade:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <set_rtc+0x138>)
 8000ae0:	709a      	strb	r2, [r3, #2]

	sTime.Hours=dec2bin(atoi(hh));
 8000ae2:	f107 0310 	add.w	r3, r7, #16
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f00b fd40 	bl	800c56c <atoi>
 8000aec:	4603      	mov	r3, r0
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ff6f 	bl	80009d4 <dec2bin>
 8000af6:	4603      	mov	r3, r0
 8000af8:	461a      	mov	r2, r3
 8000afa:	4b17      	ldr	r3, [pc, #92]	; (8000b58 <set_rtc+0x13c>)
 8000afc:	701a      	strb	r2, [r3, #0]
	sTime.Minutes=dec2bin(atoi(min));
 8000afe:	f107 030c 	add.w	r3, r7, #12
 8000b02:	4618      	mov	r0, r3
 8000b04:	f00b fd32 	bl	800c56c <atoi>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff ff61 	bl	80009d4 <dec2bin>
 8000b12:	4603      	mov	r3, r0
 8000b14:	461a      	mov	r2, r3
 8000b16:	4b10      	ldr	r3, [pc, #64]	; (8000b58 <set_rtc+0x13c>)
 8000b18:	705a      	strb	r2, [r3, #1]
	sTime.Seconds=dec2bin(atoi(ss));
 8000b1a:	f107 0308 	add.w	r3, r7, #8
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f00b fd24 	bl	800c56c <atoi>
 8000b24:	4603      	mov	r3, r0
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff ff53 	bl	80009d4 <dec2bin>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	461a      	mov	r2, r3
 8000b32:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <set_rtc+0x13c>)
 8000b34:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 8000b36:	2201      	movs	r2, #1
 8000b38:	4906      	ldr	r1, [pc, #24]	; (8000b54 <set_rtc+0x138>)
 8000b3a:	4808      	ldr	r0, [pc, #32]	; (8000b5c <set_rtc+0x140>)
 8000b3c:	f005 f9ca 	bl	8005ed4 <HAL_RTC_SetDate>
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8000b40:	2201      	movs	r2, #1
 8000b42:	4905      	ldr	r1, [pc, #20]	; (8000b58 <set_rtc+0x13c>)
 8000b44:	4805      	ldr	r0, [pc, #20]	; (8000b5c <set_rtc+0x140>)
 8000b46:	f005 f92b 	bl	8005da0 <HAL_RTC_SetTime>
}
 8000b4a:	bf00      	nop
 8000b4c:	3720      	adds	r7, #32
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	200002e8 	.word	0x200002e8
 8000b58:	200002d4 	.word	0x200002d4
 8000b5c:	200005bc 	.word	0x200005bc

08000b60 <flower_on>:
#endif
	}
}

void flower_on()
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, 0xff, GPIO_PIN_RESET);
 8000b66:	2200      	movs	r2, #0
 8000b68:	21ff      	movs	r1, #255	; 0xff
 8000b6a:	4814      	ldr	r0, [pc, #80]	; (8000bbc <flower_on+0x5c>)
 8000b6c:	f003 fbe8 	bl	8004340 <HAL_GPIO_WritePin>

	for(int i=0; i < 4 ; i++)
 8000b70:	2300      	movs	r3, #0
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	e01a      	b.n	8000bac <flower_on+0x4c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x10 << i, GPIO_PIN_SET);
 8000b76:	2210      	movs	r2, #16
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	2201      	movs	r2, #1
 8000b82:	4619      	mov	r1, r3
 8000b84:	480d      	ldr	r0, [pc, #52]	; (8000bbc <flower_on+0x5c>)
 8000b86:	f003 fbdb 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x08 >> i, GPIO_PIN_SET);
 8000b8a:	2208      	movs	r2, #8
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	fa42 f303 	asr.w	r3, r2, r3
 8000b92:	b29b      	uxth	r3, r3
 8000b94:	2201      	movs	r2, #1
 8000b96:	4619      	mov	r1, r3
 8000b98:	4808      	ldr	r0, [pc, #32]	; (8000bbc <flower_on+0x5c>)
 8000b9a:	f003 fbd1 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_Delay(300);
 8000b9e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000ba2:	f002 f8d5 	bl	8002d50 <HAL_Delay>
	for(int i=0; i < 4 ; i++)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b03      	cmp	r3, #3
 8000bb0:	dde1      	ble.n	8000b76 <flower_on+0x16>
	}
}
 8000bb2:	bf00      	nop
 8000bb4:	bf00      	nop
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40020c00 	.word	0x40020c00

08000bc0 <flower_off>:


void flower_off()
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, 0xff, GPIO_PIN_SET);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	21ff      	movs	r1, #255	; 0xff
 8000bca:	4814      	ldr	r0, [pc, #80]	; (8000c1c <flower_off+0x5c>)
 8000bcc:	f003 fbb8 	bl	8004340 <HAL_GPIO_WritePin>


	for(int i=0; i < 4 ; i++)
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	e01a      	b.n	8000c0c <flower_off+0x4c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, GPIO_PIN_RESET);
 8000bd6:	2280      	movs	r2, #128	; 0x80
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	fa42 f303 	asr.w	r3, r2, r3
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	2200      	movs	r2, #0
 8000be2:	4619      	mov	r1, r3
 8000be4:	480d      	ldr	r0, [pc, #52]	; (8000c1c <flower_off+0x5c>)
 8000be6:	f003 fbab 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, GPIO_PIN_RESET);
 8000bea:	2201      	movs	r2, #1
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf2:	b29b      	uxth	r3, r3
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4808      	ldr	r0, [pc, #32]	; (8000c1c <flower_off+0x5c>)
 8000bfa:	f003 fba1 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_Delay(300);
 8000bfe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c02:	f002 f8a5 	bl	8002d50 <HAL_Delay>
	for(int i=0; i < 4 ; i++)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2b03      	cmp	r3, #3
 8000c10:	dde1      	ble.n	8000bd6 <flower_off+0x16>
	}
}
 8000c12:	bf00      	nop
 8000c14:	bf00      	nop
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40020c00 	.word	0x40020c00

08000c20 <led_keepon_up>:

void led_keepon_up()
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
	for (int i=0; i < 8; i++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	607b      	str	r3, [r7, #4]
 8000c2a:	e00f      	b.n	8000c4c <led_keepon_up+0x2c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	2201      	movs	r2, #1
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4808      	ldr	r0, [pc, #32]	; (8000c5c <led_keepon_up+0x3c>)
 8000c3c:	f003 fb80 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 8000c40:	20c8      	movs	r0, #200	; 0xc8
 8000c42:	f002 f885 	bl	8002d50 <HAL_Delay>
	for (int i=0; i < 8; i++)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b07      	cmp	r3, #7
 8000c50:	ddec      	ble.n	8000c2c <led_keepon_up+0xc>
	}
}
 8000c52:	bf00      	nop
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40020c00 	.word	0x40020c00

08000c60 <led_keepon_down>:

void led_keepon_down()
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
	for (int i=0; i < 8; i++)
 8000c66:	2300      	movs	r3, #0
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	e00f      	b.n	8000c8c <led_keepon_down+0x2c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
 8000c6c:	2280      	movs	r2, #128	; 0x80
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	fa42 f303 	asr.w	r3, r2, r3
 8000c74:	b29b      	uxth	r3, r3
 8000c76:	2201      	movs	r2, #1
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4808      	ldr	r0, [pc, #32]	; (8000c9c <led_keepon_down+0x3c>)
 8000c7c:	f003 fb60 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 8000c80:	20c8      	movs	r0, #200	; 0xc8
 8000c82:	f002 f865 	bl	8002d50 <HAL_Delay>
	for (int i=0; i < 8; i++)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	3301      	adds	r3, #1
 8000c8a:	607b      	str	r3, [r7, #4]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2b07      	cmp	r3, #7
 8000c90:	ddec      	ble.n	8000c6c <led_keepon_down+0xc>
	}
}
 8000c92:	bf00      	nop
 8000c94:	bf00      	nop
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40020c00 	.word	0x40020c00

08000ca0 <led_on_up>:

// 0->1->2->3->4->5->6->7
// 해당 되는 bit의 LED만 ON
void led_on_up()
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
	static int i=0;

#if 1
	if (t1ms_counter >= 200)
 8000ca4:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <led_on_up+0x50>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2bc7      	cmp	r3, #199	; 0xc7
 8000caa:	dd1e      	ble.n	8000cea <led_on_up+0x4a>
	{
		t1ms_counter=0;
 8000cac:	4b10      	ldr	r3, [pc, #64]	; (8000cf0 <led_on_up+0x50>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
		led_all_off();
 8000cb2:	f000 f861 	bl	8000d78 <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
 8000cb6:	4b0f      	ldr	r3, [pc, #60]	; (8000cf4 <led_on_up+0x54>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2201      	movs	r2, #1
 8000cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc0:	b29b      	uxth	r3, r3
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	480c      	ldr	r0, [pc, #48]	; (8000cf8 <led_on_up+0x58>)
 8000cc8:	f003 fb3a 	bl	8004340 <HAL_GPIO_WritePin>
		i++;
 8000ccc:	4b09      	ldr	r3, [pc, #36]	; (8000cf4 <led_on_up+0x54>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	4a08      	ldr	r2, [pc, #32]	; (8000cf4 <led_on_up+0x54>)
 8000cd4:	6013      	str	r3, [r2, #0]
		if (i >= 8)
 8000cd6:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <led_on_up+0x54>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2b07      	cmp	r3, #7
 8000cdc:	dd05      	ble.n	8000cea <led_on_up+0x4a>
		{
			i=0;
 8000cde:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <led_on_up+0x54>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
			func_index=LED_ON_DOWN;
 8000ce4:	4b05      	ldr	r3, [pc, #20]	; (8000cfc <led_on_up+0x5c>)
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	601a      	str	r2, [r3, #0]
		led_all_off();
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
		HAL_Delay(200);
	}
#endif
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	20000d40 	.word	0x20000d40
 8000cf4:	200002f0 	.word	0x200002f0
 8000cf8:	40020c00 	.word	0x40020c00
 8000cfc:	200002ec 	.word	0x200002ec

08000d00 <led_on_down>:

// 7->6->5->4->3->2->1->0
void led_on_down()
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
	static int i=0;
#if 1
	if (t1ms_counter >= 200)
 8000d04:	4b12      	ldr	r3, [pc, #72]	; (8000d50 <led_on_down+0x50>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2bc7      	cmp	r3, #199	; 0xc7
 8000d0a:	dd1e      	ble.n	8000d4a <led_on_down+0x4a>
	{
		t1ms_counter=0;
 8000d0c:	4b10      	ldr	r3, [pc, #64]	; (8000d50 <led_on_down+0x50>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
		led_all_off();
 8000d12:	f000 f831 	bl	8000d78 <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
 8000d16:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <led_on_down+0x54>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	2280      	movs	r2, #128	; 0x80
 8000d1c:	fa42 f303 	asr.w	r3, r2, r3
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	2201      	movs	r2, #1
 8000d24:	4619      	mov	r1, r3
 8000d26:	480c      	ldr	r0, [pc, #48]	; (8000d58 <led_on_down+0x58>)
 8000d28:	f003 fb0a 	bl	8004340 <HAL_GPIO_WritePin>
		i++;
 8000d2c:	4b09      	ldr	r3, [pc, #36]	; (8000d54 <led_on_down+0x54>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	3301      	adds	r3, #1
 8000d32:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <led_on_down+0x54>)
 8000d34:	6013      	str	r3, [r2, #0]
		if (i >= 8)
 8000d36:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <led_on_down+0x54>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2b07      	cmp	r3, #7
 8000d3c:	dd05      	ble.n	8000d4a <led_on_down+0x4a>
		{
			i=0;
 8000d3e:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <led_on_down+0x54>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
			func_index=LED_ON_UP;
 8000d44:	4b05      	ldr	r3, [pc, #20]	; (8000d5c <led_on_down+0x5c>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
		led_all_off();
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
		HAL_Delay(200);
	}
#endif
}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000d40 	.word	0x20000d40
 8000d54:	200002f4 	.word	0x200002f4
 8000d58:	40020c00 	.word	0x40020c00
 8000d5c:	200002ec 	.word	0x200002ec

08000d60 <led_all_on>:

void led_all_on(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 1);
	HAL_GPIO_WritePin(GPIOD, 0xff, 1);
 8000d64:	2201      	movs	r2, #1
 8000d66:	21ff      	movs	r1, #255	; 0xff
 8000d68:	4802      	ldr	r0, [pc, #8]	; (8000d74 <led_all_on+0x14>)
 8000d6a:	f003 fae9 	bl	8004340 <HAL_GPIO_WritePin>
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40020c00 	.word	0x40020c00

08000d78 <led_all_off>:

void led_all_off(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 0);
	HAL_GPIO_WritePin(GPIOD, 0xff, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	21ff      	movs	r1, #255	; 0xff
 8000d80:	4802      	ldr	r0, [pc, #8]	; (8000d8c <led_all_off+0x14>)
 8000d82:	f003 fadd 	bl	8004340 <HAL_GPIO_WritePin>
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40020c00 	.word	0x40020c00

08000d90 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000d98:	1d39      	adds	r1, r7, #4
 8000d9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d9e:	2201      	movs	r2, #1
 8000da0:	4803      	ldr	r0, [pc, #12]	; (8000db0 <__io_putchar+0x20>)
 8000da2:	f006 fec8 	bl	8007b36 <HAL_UART_Transmit>

  return ch;
 8000da6:	687b      	ldr	r3, [r7, #4]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	2000078c 	.word	0x2000078c

08000db4 <delay_us>:
//----------  printf end ----------



void delay_us(unsigned long us)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11,0);   // tim11 clear
 8000dbc:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <delay_us+0x2c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim11) < us)
 8000dc4:	bf00      	nop
 8000dc6:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <delay_us+0x2c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d8f9      	bhi.n	8000dc6 <delay_us+0x12>
		;
}
 8000dd2:	bf00      	nop
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	20000744 	.word	0x20000744

08000de4 <HAL_GPIO_EXTI_Callback>:

// 1. move from Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
// 2. enter here every external interrupt
volatile int ext_int_no = -1;	// for comparing with GPIO_Pin0
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	2b08      	cmp	r3, #8
 8000df2:	d016      	beq.n	8000e22 <HAL_GPIO_EXTI_Callback+0x3e>
 8000df4:	2b08      	cmp	r3, #8
 8000df6:	dc1d      	bgt.n	8000e34 <HAL_GPIO_EXTI_Callback+0x50>
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d002      	beq.n	8000e02 <HAL_GPIO_EXTI_Callback+0x1e>
 8000dfc:	2b04      	cmp	r3, #4
 8000dfe:	d008      	beq.n	8000e12 <HAL_GPIO_EXTI_Callback+0x2e>
	case PHOTO2_Pin:
		ext_int_no = GPIO_Pin;
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);   // LED3
		break;
	}
}
 8000e00:	e018      	b.n	8000e34 <HAL_GPIO_EXTI_Callback+0x50>
		ext_int_no = GPIO_Pin;
 8000e02:	88fb      	ldrh	r3, [r7, #6]
 8000e04:	4a0d      	ldr	r2, [pc, #52]	; (8000e3c <HAL_GPIO_EXTI_Callback+0x58>)
 8000e06:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);   // LED1
 8000e08:	2101      	movs	r1, #1
 8000e0a:	480d      	ldr	r0, [pc, #52]	; (8000e40 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000e0c:	f003 fab1 	bl	8004372 <HAL_GPIO_TogglePin>
		break;
 8000e10:	e010      	b.n	8000e34 <HAL_GPIO_EXTI_Callback+0x50>
		ext_int_no = GPIO_Pin;
 8000e12:	88fb      	ldrh	r3, [r7, #6]
 8000e14:	4a09      	ldr	r2, [pc, #36]	; (8000e3c <HAL_GPIO_EXTI_Callback+0x58>)
 8000e16:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);   // LED2
 8000e18:	2180      	movs	r1, #128	; 0x80
 8000e1a:	4809      	ldr	r0, [pc, #36]	; (8000e40 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000e1c:	f003 faa9 	bl	8004372 <HAL_GPIO_TogglePin>
		break;
 8000e20:	e008      	b.n	8000e34 <HAL_GPIO_EXTI_Callback+0x50>
		ext_int_no = GPIO_Pin;
 8000e22:	88fb      	ldrh	r3, [r7, #6]
 8000e24:	4a05      	ldr	r2, [pc, #20]	; (8000e3c <HAL_GPIO_EXTI_Callback+0x58>)
 8000e26:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);   // LED3
 8000e28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e2c:	4804      	ldr	r0, [pc, #16]	; (8000e40 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000e2e:	f003 faa0 	bl	8004372 <HAL_GPIO_TogglePin>
		break;
 8000e32:	bf00      	nop
}
 8000e34:	bf00      	nop
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	2000009c 	.word	0x2000009c
 8000e40:	40020400 	.word	0x40020400

08000e44 <HAL_ADC_ConvCpltCallback>:


uint16_t adcValue[4];
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a08      	ldr	r2, [pc, #32]	; (8000e74 <HAL_ADC_ConvCpltCallback+0x30>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d109      	bne.n	8000e6a <HAL_ADC_ConvCpltCallback+0x26>
	{
		adcValue[0] = HAL_ADC_GetValue(&hadc1);
 8000e56:	4808      	ldr	r0, [pc, #32]	; (8000e78 <HAL_ADC_ConvCpltCallback+0x34>)
 8000e58:	f002 f9d0 	bl	80031fc <HAL_ADC_GetValue>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	b29a      	uxth	r2, r3
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <HAL_ADC_ConvCpltCallback+0x38>)
 8000e62:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Start_IT(&hadc1);
 8000e64:	4804      	ldr	r0, [pc, #16]	; (8000e78 <HAL_ADC_ConvCpltCallback+0x34>)
 8000e66:	f001 ffdb 	bl	8002e20 <HAL_ADC_Start_IT>
	}
}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40012000 	.word	0x40012000
 8000e78:	20000470 	.word	0x20000470
 8000e7c:	20000d44 	.word	0x20000d44

08000e80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e84:	f001 ff22 	bl	8002ccc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e88:	f000 f8c4 	bl	8001014 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e8c:	f000 fca4 	bl	80017d8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000e90:	f000 fc20 	bl	80016d4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000e94:	f000 fc72 	bl	800177c <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 8000e98:	f000 fc46 	bl	8001728 <MX_USART6_UART_Init>
  MX_TIM10_Init();
 8000e9c:	f000 fbd2 	bl	8001644 <MX_TIM10_Init>
  MX_TIM11_Init();
 8000ea0:	f000 fbf4 	bl	800168c <MX_TIM11_Init>
  MX_TIM3_Init();
 8000ea4:	f000 fab6 	bl	8001414 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000ea8:	f000 fb08 	bl	80014bc <MX_TIM4_Init>
  MX_TIM2_Init();
 8000eac:	f000 fa58 	bl	8001360 <MX_TIM2_Init>
  MX_RTC_Init();
 8000eb0:	f000 f9fc 	bl	80012ac <MX_RTC_Init>
  MX_TIM5_Init();
 8000eb4:	f000 fb50 	bl	8001558 <MX_TIM5_Init>
  MX_I2C1_Init();
 8000eb8:	f000 f9b8 	bl	800122c <MX_I2C1_Init>
  MX_ADC1_Init();
 8000ebc:	f000 f916 	bl	80010ec <MX_ADC1_Init>
  MX_ETH_Init();
 8000ec0:	f000 f966 	bl	8001190 <MX_ETH_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &rx_data, 1);   // assing to RX INT
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4936      	ldr	r1, [pc, #216]	; (8000fa0 <main+0x120>)
 8000ec8:	4836      	ldr	r0, [pc, #216]	; (8000fa4 <main+0x124>)
 8000eca:	f006 fec6 	bl	8007c5a <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);   // for BT assing to RX INT
 8000ece:	2201      	movs	r2, #1
 8000ed0:	4935      	ldr	r1, [pc, #212]	; (8000fa8 <main+0x128>)
 8000ed2:	4836      	ldr	r0, [pc, #216]	; (8000fac <main+0x12c>)
 8000ed4:	f006 fec1 	bl	8007c5a <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim10);   // ADD_SIKWON_1011
 8000ed8:	4835      	ldr	r0, [pc, #212]	; (8000fb0 <main+0x130>)
 8000eda:	f005 f96f 	bl	80061bc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);   // ADD_SIKWON_1011
 8000ede:	4835      	ldr	r0, [pc, #212]	; (8000fb4 <main+0x134>)
 8000ee0:	f005 f96c 	bl	80061bc <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);   // for count pulse(rising edge & falling edge)
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4834      	ldr	r0, [pc, #208]	; (8000fb8 <main+0x138>)
 8000ee8:	f005 fc56 	bl	8006798 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);  // for DC motor PWM control
 8000eec:	2100      	movs	r1, #0
 8000eee:	4833      	ldr	r0, [pc, #204]	; (8000fbc <main+0x13c>)
 8000ef0:	f005 faec 	bl	80064cc <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);   // for SERVO motor PWM control
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4832      	ldr	r0, [pc, #200]	; (8000fc0 <main+0x140>)
 8000ef8:	f005 fa20 	bl	800633c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);   // PIEZO Buzzer
 8000efc:	210c      	movs	r1, #12
 8000efe:	4831      	ldr	r0, [pc, #196]	; (8000fc4 <main+0x144>)
 8000f00:	f005 fa1c 	bl	800633c <HAL_TIM_PWM_Start>
  HAL_ADC_Start_IT(&hadc1);	// Start
 8000f04:	4830      	ldr	r0, [pc, #192]	; (8000fc8 <main+0x148>)
 8000f06:	f001 ff8b 	bl	8002e20 <HAL_ADC_Start_IT>


//  DHT11_Init();
  i2c_lcd_init();			// remove//
 8000f0a:	f7ff fd1d 	bl	8000948 <i2c_lcd_init>

  TIM10_10ms_counter=0;
 8000f0e:	4b2f      	ldr	r3, [pc, #188]	; (8000fcc <main+0x14c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
  init_dotmatrix();			// add
 8000f14:	f7ff fb3e 	bl	8000594 <init_dotmatrix>
//    buzzer_main();

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f18:	f008 f97e 	bl	8009218 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myMutex01 */
  myMutex01Handle = osMutexNew(&myMutex01_attributes);
 8000f1c:	482c      	ldr	r0, [pc, #176]	; (8000fd0 <main+0x150>)
 8000f1e:	f008 fa72 	bl	8009406 <osMutexNew>
 8000f22:	4603      	mov	r3, r0
 8000f24:	4a2b      	ldr	r2, [pc, #172]	; (8000fd4 <main+0x154>)
 8000f26:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000f28:	4a2b      	ldr	r2, [pc, #172]	; (8000fd8 <main+0x158>)
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	482b      	ldr	r0, [pc, #172]	; (8000fdc <main+0x15c>)
 8000f2e:	f008 f9bd 	bl	80092ac <osThreadNew>
 8000f32:	4603      	mov	r3, r0
 8000f34:	4a2a      	ldr	r2, [pc, #168]	; (8000fe0 <main+0x160>)
 8000f36:	6013      	str	r3, [r2, #0]

  /* creation of Task1 */
  Task1Handle = osThreadNew(Task1_func, NULL, &Task1_attributes);
 8000f38:	4a2a      	ldr	r2, [pc, #168]	; (8000fe4 <main+0x164>)
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	482a      	ldr	r0, [pc, #168]	; (8000fe8 <main+0x168>)
 8000f3e:	f008 f9b5 	bl	80092ac <osThreadNew>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4a29      	ldr	r2, [pc, #164]	; (8000fec <main+0x16c>)
 8000f46:	6013      	str	r3, [r2, #0]

  /* creation of Task2 */
  Task2Handle = osThreadNew(Task2_func, NULL, &Task2_attributes);
 8000f48:	4a29      	ldr	r2, [pc, #164]	; (8000ff0 <main+0x170>)
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	4829      	ldr	r0, [pc, #164]	; (8000ff4 <main+0x174>)
 8000f4e:	f008 f9ad 	bl	80092ac <osThreadNew>
 8000f52:	4603      	mov	r3, r0
 8000f54:	4a28      	ldr	r2, [pc, #160]	; (8000ff8 <main+0x178>)
 8000f56:	6013      	str	r3, [r2, #0]

  /* creation of Task3 */
  Task3Handle = osThreadNew(Task3_func, NULL, &Task3_attributes);
 8000f58:	4a28      	ldr	r2, [pc, #160]	; (8000ffc <main+0x17c>)
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4828      	ldr	r0, [pc, #160]	; (8001000 <main+0x180>)
 8000f5e:	f008 f9a5 	bl	80092ac <osThreadNew>
 8000f62:	4603      	mov	r3, r0
 8000f64:	4a27      	ldr	r2, [pc, #156]	; (8001004 <main+0x184>)
 8000f66:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f68:	f008 f97a 	bl	8009260 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("cds sensor : %d\n", adcValue[0]);
 8000f6c:	4b26      	ldr	r3, [pc, #152]	; (8001008 <main+0x188>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	4619      	mov	r1, r3
 8000f72:	4826      	ldr	r0, [pc, #152]	; (800100c <main+0x18c>)
 8000f74:	f00b fccc 	bl	800c910 <iprintf>
	  if (adcValue[0] < 2500 )
 8000f78:	4b23      	ldr	r3, [pc, #140]	; (8001008 <main+0x188>)
 8000f7a:	881b      	ldrh	r3, [r3, #0]
 8000f7c:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d804      	bhi.n	8000f8e <main+0x10e>
	  {
		  //nucleo_stm32429zi_led_on();
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);   // LED1
 8000f84:	2102      	movs	r1, #2
 8000f86:	4822      	ldr	r0, [pc, #136]	; (8001010 <main+0x190>)
 8000f88:	f003 f9f3 	bl	8004372 <HAL_GPIO_TogglePin>
 8000f8c:	e003      	b.n	8000f96 <main+0x116>
	  }
	  else
	  {
		  //nucleo_stm32429zi_led_off();
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);   // LED1
 8000f8e:	2101      	movs	r1, #1
 8000f90:	481f      	ldr	r0, [pc, #124]	; (8001010 <main+0x190>)
 8000f92:	f003 f9ee 	bl	8004372 <HAL_GPIO_TogglePin>
	  }
	  HAL_Delay(10); 	//10ms
 8000f96:	200a      	movs	r0, #10
 8000f98:	f001 feda 	bl	8002d50 <HAL_Delay>
  {
 8000f9c:	e7e6      	b.n	8000f6c <main+0xec>
 8000f9e:	bf00      	nop
 8000fa0:	20000d34 	.word	0x20000d34
 8000fa4:	2000078c 	.word	0x2000078c
 8000fa8:	20000d35 	.word	0x20000d35
 8000fac:	200007d0 	.word	0x200007d0
 8000fb0:	200006fc 	.word	0x200006fc
 8000fb4:	20000744 	.word	0x20000744
 8000fb8:	20000624 	.word	0x20000624
 8000fbc:	2000066c 	.word	0x2000066c
 8000fc0:	200005dc 	.word	0x200005dc
 8000fc4:	200006b4 	.word	0x200006b4
 8000fc8:	20000470 	.word	0x20000470
 8000fcc:	20000d38 	.word	0x20000d38
 8000fd0:	0800dd94 	.word	0x0800dd94
 8000fd4:	20000d30 	.word	0x20000d30
 8000fd8:	0800dd04 	.word	0x0800dd04
 8000fdc:	08001a69 	.word	0x08001a69
 8000fe0:	20000d20 	.word	0x20000d20
 8000fe4:	0800dd28 	.word	0x0800dd28
 8000fe8:	08001a79 	.word	0x08001a79
 8000fec:	20000d24 	.word	0x20000d24
 8000ff0:	0800dd4c 	.word	0x0800dd4c
 8000ff4:	08001a8d 	.word	0x08001a8d
 8000ff8:	20000d28 	.word	0x20000d28
 8000ffc:	0800dd70 	.word	0x0800dd70
 8001000:	08001aa1 	.word	0x08001aa1
 8001004:	20000d2c 	.word	0x20000d2c
 8001008:	20000d44 	.word	0x20000d44
 800100c:	0800dc28 	.word	0x0800dc28
 8001010:	40020400 	.word	0x40020400

08001014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b094      	sub	sp, #80	; 0x50
 8001018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101a:	f107 0320 	add.w	r3, r7, #32
 800101e:	2230      	movs	r2, #48	; 0x30
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f00b fbd7 	bl	800c7d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001038:	2300      	movs	r3, #0
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	4b29      	ldr	r3, [pc, #164]	; (80010e4 <SystemClock_Config+0xd0>)
 800103e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001040:	4a28      	ldr	r2, [pc, #160]	; (80010e4 <SystemClock_Config+0xd0>)
 8001042:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001046:	6413      	str	r3, [r2, #64]	; 0x40
 8001048:	4b26      	ldr	r3, [pc, #152]	; (80010e4 <SystemClock_Config+0xd0>)
 800104a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001054:	2300      	movs	r3, #0
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	4b23      	ldr	r3, [pc, #140]	; (80010e8 <SystemClock_Config+0xd4>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a22      	ldr	r2, [pc, #136]	; (80010e8 <SystemClock_Config+0xd4>)
 800105e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001062:	6013      	str	r3, [r2, #0]
 8001064:	4b20      	ldr	r3, [pc, #128]	; (80010e8 <SystemClock_Config+0xd4>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001070:	2309      	movs	r3, #9
 8001072:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001074:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001078:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800107a:	2301      	movs	r3, #1
 800107c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107e:	2302      	movs	r3, #2
 8001080:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001082:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001086:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001088:	2304      	movs	r3, #4
 800108a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800108c:	23a8      	movs	r3, #168	; 0xa8
 800108e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001090:	2302      	movs	r3, #2
 8001092:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001094:	2307      	movs	r3, #7
 8001096:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001098:	f107 0320 	add.w	r3, r7, #32
 800109c:	4618      	mov	r0, r3
 800109e:	f003 ff7f 	bl	8004fa0 <HAL_RCC_OscConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0x98>
  {
    Error_Handler();
 80010a8:	f000 fd2c 	bl	8001b04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ac:	230f      	movs	r3, #15
 80010ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b0:	2302      	movs	r3, #2
 80010b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2105      	movs	r1, #5
 80010ca:	4618      	mov	r0, r3
 80010cc:	f004 f9e0 	bl	8005490 <HAL_RCC_ClockConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80010d6:	f000 fd15 	bl	8001b04 <Error_Handler>
  }
}
 80010da:	bf00      	nop
 80010dc:	3750      	adds	r7, #80	; 0x50
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40007000 	.word	0x40007000

080010ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010f2:	463b      	mov	r3, r7
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010fe:	4b21      	ldr	r3, [pc, #132]	; (8001184 <MX_ADC1_Init+0x98>)
 8001100:	4a21      	ldr	r2, [pc, #132]	; (8001188 <MX_ADC1_Init+0x9c>)
 8001102:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001104:	4b1f      	ldr	r3, [pc, #124]	; (8001184 <MX_ADC1_Init+0x98>)
 8001106:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800110a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800110c:	4b1d      	ldr	r3, [pc, #116]	; (8001184 <MX_ADC1_Init+0x98>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001112:	4b1c      	ldr	r3, [pc, #112]	; (8001184 <MX_ADC1_Init+0x98>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001118:	4b1a      	ldr	r3, [pc, #104]	; (8001184 <MX_ADC1_Init+0x98>)
 800111a:	2201      	movs	r2, #1
 800111c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800111e:	4b19      	ldr	r3, [pc, #100]	; (8001184 <MX_ADC1_Init+0x98>)
 8001120:	2200      	movs	r2, #0
 8001122:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001126:	4b17      	ldr	r3, [pc, #92]	; (8001184 <MX_ADC1_Init+0x98>)
 8001128:	2200      	movs	r2, #0
 800112a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <MX_ADC1_Init+0x98>)
 800112e:	4a17      	ldr	r2, [pc, #92]	; (800118c <MX_ADC1_Init+0xa0>)
 8001130:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001132:	4b14      	ldr	r3, [pc, #80]	; (8001184 <MX_ADC1_Init+0x98>)
 8001134:	2200      	movs	r2, #0
 8001136:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001138:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MX_ADC1_Init+0x98>)
 800113a:	2201      	movs	r2, #1
 800113c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800113e:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_ADC1_Init+0x98>)
 8001140:	2200      	movs	r2, #0
 8001142:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001146:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_ADC1_Init+0x98>)
 8001148:	2201      	movs	r2, #1
 800114a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800114c:	480d      	ldr	r0, [pc, #52]	; (8001184 <MX_ADC1_Init+0x98>)
 800114e:	f001 fe23 	bl	8002d98 <HAL_ADC_Init>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001158:	f000 fcd4 	bl	8001b04 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800115c:	2304      	movs	r3, #4
 800115e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001160:	2301      	movs	r3, #1
 8001162:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001164:	2307      	movs	r3, #7
 8001166:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001168:	463b      	mov	r3, r7
 800116a:	4619      	mov	r1, r3
 800116c:	4805      	ldr	r0, [pc, #20]	; (8001184 <MX_ADC1_Init+0x98>)
 800116e:	f002 f867 	bl	8003240 <HAL_ADC_ConfigChannel>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001178:	f000 fcc4 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000470 	.word	0x20000470
 8001188:	40012000 	.word	0x40012000
 800118c:	0f000001 	.word	0x0f000001

08001190 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001194:	4b1f      	ldr	r3, [pc, #124]	; (8001214 <MX_ETH_Init+0x84>)
 8001196:	4a20      	ldr	r2, [pc, #128]	; (8001218 <MX_ETH_Init+0x88>)
 8001198:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800119a:	4b20      	ldr	r3, [pc, #128]	; (800121c <MX_ETH_Init+0x8c>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80011a0:	4b1e      	ldr	r3, [pc, #120]	; (800121c <MX_ETH_Init+0x8c>)
 80011a2:	2280      	movs	r2, #128	; 0x80
 80011a4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80011a6:	4b1d      	ldr	r3, [pc, #116]	; (800121c <MX_ETH_Init+0x8c>)
 80011a8:	22e1      	movs	r2, #225	; 0xe1
 80011aa:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80011ac:	4b1b      	ldr	r3, [pc, #108]	; (800121c <MX_ETH_Init+0x8c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80011b2:	4b1a      	ldr	r3, [pc, #104]	; (800121c <MX_ETH_Init+0x8c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80011b8:	4b18      	ldr	r3, [pc, #96]	; (800121c <MX_ETH_Init+0x8c>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80011be:	4b15      	ldr	r3, [pc, #84]	; (8001214 <MX_ETH_Init+0x84>)
 80011c0:	4a16      	ldr	r2, [pc, #88]	; (800121c <MX_ETH_Init+0x8c>)
 80011c2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80011c4:	4b13      	ldr	r3, [pc, #76]	; (8001214 <MX_ETH_Init+0x84>)
 80011c6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80011ca:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80011cc:	4b11      	ldr	r3, [pc, #68]	; (8001214 <MX_ETH_Init+0x84>)
 80011ce:	4a14      	ldr	r2, [pc, #80]	; (8001220 <MX_ETH_Init+0x90>)
 80011d0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80011d2:	4b10      	ldr	r3, [pc, #64]	; (8001214 <MX_ETH_Init+0x84>)
 80011d4:	4a13      	ldr	r2, [pc, #76]	; (8001224 <MX_ETH_Init+0x94>)
 80011d6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80011d8:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <MX_ETH_Init+0x84>)
 80011da:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80011de:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80011e0:	480c      	ldr	r0, [pc, #48]	; (8001214 <MX_ETH_Init+0x84>)
 80011e2:	f002 fbd9 	bl	8003998 <HAL_ETH_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80011ec:	f000 fc8a 	bl	8001b04 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80011f0:	2238      	movs	r2, #56	; 0x38
 80011f2:	2100      	movs	r1, #0
 80011f4:	480c      	ldr	r0, [pc, #48]	; (8001228 <MX_ETH_Init+0x98>)
 80011f6:	f00b faee 	bl	800c7d6 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80011fa:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <MX_ETH_Init+0x98>)
 80011fc:	2221      	movs	r2, #33	; 0x21
 80011fe:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001200:	4b09      	ldr	r3, [pc, #36]	; (8001228 <MX_ETH_Init+0x98>)
 8001202:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001206:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <MX_ETH_Init+0x98>)
 800120a:	2200      	movs	r2, #0
 800120c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200004b8 	.word	0x200004b8
 8001218:	40028000 	.word	0x40028000
 800121c:	20000d4c 	.word	0x20000d4c
 8001220:	200003d0 	.word	0x200003d0
 8001224:	20000330 	.word	0x20000330
 8001228:	200002f8 	.word	0x200002f8

0800122c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001230:	4b1b      	ldr	r3, [pc, #108]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001232:	4a1c      	ldr	r2, [pc, #112]	; (80012a4 <MX_I2C1_Init+0x78>)
 8001234:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001236:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001238:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <MX_I2C1_Init+0x7c>)
 800123a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800123c:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <MX_I2C1_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001242:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001248:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <MX_I2C1_Init+0x74>)
 800124a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800124e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001250:	4b13      	ldr	r3, [pc, #76]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001252:	2200      	movs	r2, #0
 8001254:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001256:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001258:	2200      	movs	r2, #0
 800125a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800125c:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <MX_I2C1_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001268:	480d      	ldr	r0, [pc, #52]	; (80012a0 <MX_I2C1_Init+0x74>)
 800126a:	f003 f8b5 	bl	80043d8 <HAL_I2C_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001274:	f000 fc46 	bl	8001b04 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001278:	2100      	movs	r1, #0
 800127a:	4809      	ldr	r0, [pc, #36]	; (80012a0 <MX_I2C1_Init+0x74>)
 800127c:	f003 fcf7 	bl	8004c6e <HAL_I2CEx_ConfigAnalogFilter>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001286:	f000 fc3d 	bl	8001b04 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800128a:	2100      	movs	r1, #0
 800128c:	4804      	ldr	r0, [pc, #16]	; (80012a0 <MX_I2C1_Init+0x74>)
 800128e:	f003 fd2a 	bl	8004ce6 <HAL_I2CEx_ConfigDigitalFilter>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001298:	f000 fc34 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000568 	.word	0x20000568
 80012a4:	40005400 	.word	0x40005400
 80012a8:	000186a0 	.word	0x000186a0

080012ac <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80012c0:	2300      	movs	r3, #0
 80012c2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80012c4:	4b24      	ldr	r3, [pc, #144]	; (8001358 <MX_RTC_Init+0xac>)
 80012c6:	4a25      	ldr	r2, [pc, #148]	; (800135c <MX_RTC_Init+0xb0>)
 80012c8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80012ca:	4b23      	ldr	r3, [pc, #140]	; (8001358 <MX_RTC_Init+0xac>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80012d0:	4b21      	ldr	r3, [pc, #132]	; (8001358 <MX_RTC_Init+0xac>)
 80012d2:	227f      	movs	r2, #127	; 0x7f
 80012d4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80012d6:	4b20      	ldr	r3, [pc, #128]	; (8001358 <MX_RTC_Init+0xac>)
 80012d8:	22ff      	movs	r2, #255	; 0xff
 80012da:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80012dc:	4b1e      	ldr	r3, [pc, #120]	; (8001358 <MX_RTC_Init+0xac>)
 80012de:	2200      	movs	r2, #0
 80012e0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80012e2:	4b1d      	ldr	r3, [pc, #116]	; (8001358 <MX_RTC_Init+0xac>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80012e8:	4b1b      	ldr	r3, [pc, #108]	; (8001358 <MX_RTC_Init+0xac>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80012ee:	481a      	ldr	r0, [pc, #104]	; (8001358 <MX_RTC_Init+0xac>)
 80012f0:	f004 fce0 	bl	8005cb4 <HAL_RTC_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80012fa:	f000 fc03 	bl	8001b04 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x9;
 80012fe:	2309      	movs	r3, #9
 8001300:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x38;
 8001302:	2338      	movs	r3, #56	; 0x38
 8001304:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001306:	2300      	movs	r3, #0
 8001308:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	2201      	movs	r2, #1
 8001316:	4619      	mov	r1, r3
 8001318:	480f      	ldr	r0, [pc, #60]	; (8001358 <MX_RTC_Init+0xac>)
 800131a:	f004 fd41 	bl	8005da0 <HAL_RTC_SetTime>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001324:	f000 fbee 	bl	8001b04 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001328:	2301      	movs	r3, #1
 800132a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_OCTOBER;
 800132c:	2310      	movs	r3, #16
 800132e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 8001330:	2316      	movs	r3, #22
 8001332:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8001334:	2323      	movs	r3, #35	; 0x23
 8001336:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001338:	463b      	mov	r3, r7
 800133a:	2201      	movs	r2, #1
 800133c:	4619      	mov	r1, r3
 800133e:	4806      	ldr	r0, [pc, #24]	; (8001358 <MX_RTC_Init+0xac>)
 8001340:	f004 fdc8 	bl	8005ed4 <HAL_RTC_SetDate>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800134a:	f000 fbdb 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800134e:	bf00      	nop
 8001350:	3718      	adds	r7, #24
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200005bc 	.word	0x200005bc
 800135c:	40002800 	.word	0x40002800

08001360 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08a      	sub	sp, #40	; 0x28
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001366:	f107 0320 	add.w	r3, r7, #32
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]
 800137c:	611a      	str	r2, [r3, #16]
 800137e:	615a      	str	r2, [r3, #20]
 8001380:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001382:	4b23      	ldr	r3, [pc, #140]	; (8001410 <MX_TIM2_Init+0xb0>)
 8001384:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001388:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 800138a:	4b21      	ldr	r3, [pc, #132]	; (8001410 <MX_TIM2_Init+0xb0>)
 800138c:	f240 628f 	movw	r2, #1679	; 0x68f
 8001390:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001392:	4b1f      	ldr	r3, [pc, #124]	; (8001410 <MX_TIM2_Init+0xb0>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001398:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <MX_TIM2_Init+0xb0>)
 800139a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800139e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a0:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <MX_TIM2_Init+0xb0>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a6:	4b1a      	ldr	r3, [pc, #104]	; (8001410 <MX_TIM2_Init+0xb0>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013ac:	4818      	ldr	r0, [pc, #96]	; (8001410 <MX_TIM2_Init+0xb0>)
 80013ae:	f004 ff75 	bl	800629c <HAL_TIM_PWM_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80013b8:	f000 fba4 	bl	8001b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013bc:	2300      	movs	r3, #0
 80013be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c0:	2300      	movs	r3, #0
 80013c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013c4:	f107 0320 	add.w	r3, r7, #32
 80013c8:	4619      	mov	r1, r3
 80013ca:	4811      	ldr	r0, [pc, #68]	; (8001410 <MX_TIM2_Init+0xb0>)
 80013cc:	f006 fad6 	bl	800797c <HAL_TIMEx_MasterConfigSynchronization>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80013d6:	f000 fb95 	bl	8001b04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013da:	2360      	movs	r3, #96	; 0x60
 80013dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 80013de:	f240 13f3 	movw	r3, #499	; 0x1f3
 80013e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	2200      	movs	r2, #0
 80013f0:	4619      	mov	r1, r3
 80013f2:	4807      	ldr	r0, [pc, #28]	; (8001410 <MX_TIM2_Init+0xb0>)
 80013f4:	f005 fc9c 	bl	8006d30 <HAL_TIM_PWM_ConfigChannel>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80013fe:	f000 fb81 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001402:	4803      	ldr	r0, [pc, #12]	; (8001410 <MX_TIM2_Init+0xb0>)
 8001404:	f000 ff60 	bl	80022c8 <HAL_TIM_MspPostInit>

}
 8001408:	bf00      	nop
 800140a:	3728      	adds	r7, #40	; 0x28
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	200005dc 	.word	0x200005dc

08001414 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141a:	f107 0310 	add.w	r3, r7, #16
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001424:	463b      	mov	r3, r7
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001430:	4b20      	ldr	r3, [pc, #128]	; (80014b4 <MX_TIM3_Init+0xa0>)
 8001432:	4a21      	ldr	r2, [pc, #132]	; (80014b8 <MX_TIM3_Init+0xa4>)
 8001434:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001436:	4b1f      	ldr	r3, [pc, #124]	; (80014b4 <MX_TIM3_Init+0xa0>)
 8001438:	2253      	movs	r2, #83	; 0x53
 800143a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143c:	4b1d      	ldr	r3, [pc, #116]	; (80014b4 <MX_TIM3_Init+0xa0>)
 800143e:	2200      	movs	r2, #0
 8001440:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001442:	4b1c      	ldr	r3, [pc, #112]	; (80014b4 <MX_TIM3_Init+0xa0>)
 8001444:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001448:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800144a:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <MX_TIM3_Init+0xa0>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001450:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <MX_TIM3_Init+0xa0>)
 8001452:	2200      	movs	r2, #0
 8001454:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001456:	4817      	ldr	r0, [pc, #92]	; (80014b4 <MX_TIM3_Init+0xa0>)
 8001458:	f005 f94e 	bl	80066f8 <HAL_TIM_IC_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001462:	f000 fb4f 	bl	8001b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001466:	2300      	movs	r3, #0
 8001468:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800146e:	f107 0310 	add.w	r3, r7, #16
 8001472:	4619      	mov	r1, r3
 8001474:	480f      	ldr	r0, [pc, #60]	; (80014b4 <MX_TIM3_Init+0xa0>)
 8001476:	f006 fa81 	bl	800797c <HAL_TIMEx_MasterConfigSynchronization>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001480:	f000 fb40 	bl	8001b04 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001484:	230a      	movs	r3, #10
 8001486:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001488:	2301      	movs	r3, #1
 800148a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800148c:	2300      	movs	r3, #0
 800148e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	2200      	movs	r2, #0
 8001498:	4619      	mov	r1, r3
 800149a:	4806      	ldr	r0, [pc, #24]	; (80014b4 <MX_TIM3_Init+0xa0>)
 800149c:	f005 fbac 	bl	8006bf8 <HAL_TIM_IC_ConfigChannel>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80014a6:	f000 fb2d 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000624 	.word	0x20000624
 80014b8:	40000400 	.word	0x40000400

080014bc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0308 	add.w	r3, r7, #8
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	463b      	mov	r3, r7
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014d8:	4b1d      	ldr	r3, [pc, #116]	; (8001550 <MX_TIM4_Init+0x94>)
 80014da:	4a1e      	ldr	r2, [pc, #120]	; (8001554 <MX_TIM4_Init+0x98>)
 80014dc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 80014de:	4b1c      	ldr	r3, [pc, #112]	; (8001550 <MX_TIM4_Init+0x94>)
 80014e0:	f240 3247 	movw	r2, #839	; 0x347
 80014e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e6:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <MX_TIM4_Init+0x94>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80014ec:	4b18      	ldr	r3, [pc, #96]	; (8001550 <MX_TIM4_Init+0x94>)
 80014ee:	2263      	movs	r2, #99	; 0x63
 80014f0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f2:	4b17      	ldr	r3, [pc, #92]	; (8001550 <MX_TIM4_Init+0x94>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f8:	4b15      	ldr	r3, [pc, #84]	; (8001550 <MX_TIM4_Init+0x94>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014fe:	4814      	ldr	r0, [pc, #80]	; (8001550 <MX_TIM4_Init+0x94>)
 8001500:	f004 fe0d 	bl	800611e <HAL_TIM_Base_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800150a:	f000 fafb 	bl	8001b04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800150e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001512:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001514:	f107 0308 	add.w	r3, r7, #8
 8001518:	4619      	mov	r1, r3
 800151a:	480d      	ldr	r0, [pc, #52]	; (8001550 <MX_TIM4_Init+0x94>)
 800151c:	f005 fcca 	bl	8006eb4 <HAL_TIM_ConfigClockSource>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001526:	f000 faed 	bl	8001b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152a:	2300      	movs	r3, #0
 800152c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800152e:	2300      	movs	r3, #0
 8001530:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001532:	463b      	mov	r3, r7
 8001534:	4619      	mov	r1, r3
 8001536:	4806      	ldr	r0, [pc, #24]	; (8001550 <MX_TIM4_Init+0x94>)
 8001538:	f006 fa20 	bl	800797c <HAL_TIMEx_MasterConfigSynchronization>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001542:	f000 fadf 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	2000066c 	.word	0x2000066c
 8001554:	40000800 	.word	0x40000800

08001558 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08e      	sub	sp, #56	; 0x38
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800156c:	f107 0320 	add.w	r3, r7, #32
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
 8001584:	615a      	str	r2, [r3, #20]
 8001586:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001588:	4b2c      	ldr	r3, [pc, #176]	; (800163c <MX_TIM5_Init+0xe4>)
 800158a:	4a2d      	ldr	r2, [pc, #180]	; (8001640 <MX_TIM5_Init+0xe8>)
 800158c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 52.5-1;
 800158e:	4b2b      	ldr	r3, [pc, #172]	; (800163c <MX_TIM5_Init+0xe4>)
 8001590:	2233      	movs	r2, #51	; 0x33
 8001592:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001594:	4b29      	ldr	r3, [pc, #164]	; (800163c <MX_TIM5_Init+0xe4>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 400-1;
 800159a:	4b28      	ldr	r3, [pc, #160]	; (800163c <MX_TIM5_Init+0xe4>)
 800159c:	f240 128f 	movw	r2, #399	; 0x18f
 80015a0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a2:	4b26      	ldr	r3, [pc, #152]	; (800163c <MX_TIM5_Init+0xe4>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a8:	4b24      	ldr	r3, [pc, #144]	; (800163c <MX_TIM5_Init+0xe4>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80015ae:	4823      	ldr	r0, [pc, #140]	; (800163c <MX_TIM5_Init+0xe4>)
 80015b0:	f004 fdb5 	bl	800611e <HAL_TIM_Base_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80015ba:	f000 faa3 	bl	8001b04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80015c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015c8:	4619      	mov	r1, r3
 80015ca:	481c      	ldr	r0, [pc, #112]	; (800163c <MX_TIM5_Init+0xe4>)
 80015cc:	f005 fc72 	bl	8006eb4 <HAL_TIM_ConfigClockSource>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80015d6:	f000 fa95 	bl	8001b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80015da:	4818      	ldr	r0, [pc, #96]	; (800163c <MX_TIM5_Init+0xe4>)
 80015dc:	f004 fe5e 	bl	800629c <HAL_TIM_PWM_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80015e6:	f000 fa8d 	bl	8001b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ea:	2300      	movs	r3, #0
 80015ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ee:	2300      	movs	r3, #0
 80015f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015f2:	f107 0320 	add.w	r3, r7, #32
 80015f6:	4619      	mov	r1, r3
 80015f8:	4810      	ldr	r0, [pc, #64]	; (800163c <MX_TIM5_Init+0xe4>)
 80015fa:	f006 f9bf 	bl	800797c <HAL_TIMEx_MasterConfigSynchronization>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001604:	f000 fa7e 	bl	8001b04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001608:	2360      	movs	r3, #96	; 0x60
 800160a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200-1;
 800160c:	23c7      	movs	r3, #199	; 0xc7
 800160e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001618:	1d3b      	adds	r3, r7, #4
 800161a:	220c      	movs	r2, #12
 800161c:	4619      	mov	r1, r3
 800161e:	4807      	ldr	r0, [pc, #28]	; (800163c <MX_TIM5_Init+0xe4>)
 8001620:	f005 fb86 	bl	8006d30 <HAL_TIM_PWM_ConfigChannel>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800162a:	f000 fa6b 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800162e:	4803      	ldr	r0, [pc, #12]	; (800163c <MX_TIM5_Init+0xe4>)
 8001630:	f000 fe4a 	bl	80022c8 <HAL_TIM_MspPostInit>

}
 8001634:	bf00      	nop
 8001636:	3738      	adds	r7, #56	; 0x38
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	200006b4 	.word	0x200006b4
 8001640:	40000c00 	.word	0x40000c00

08001644 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001648:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <MX_TIM10_Init+0x40>)
 800164a:	4a0f      	ldr	r2, [pc, #60]	; (8001688 <MX_TIM10_Init+0x44>)
 800164c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 800164e:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <MX_TIM10_Init+0x40>)
 8001650:	22a7      	movs	r2, #167	; 0xa7
 8001652:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001654:	4b0b      	ldr	r3, [pc, #44]	; (8001684 <MX_TIM10_Init+0x40>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 800165a:	4b0a      	ldr	r3, [pc, #40]	; (8001684 <MX_TIM10_Init+0x40>)
 800165c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001660:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001662:	4b08      	ldr	r3, [pc, #32]	; (8001684 <MX_TIM10_Init+0x40>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001668:	4b06      	ldr	r3, [pc, #24]	; (8001684 <MX_TIM10_Init+0x40>)
 800166a:	2200      	movs	r2, #0
 800166c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800166e:	4805      	ldr	r0, [pc, #20]	; (8001684 <MX_TIM10_Init+0x40>)
 8001670:	f004 fd55 	bl	800611e <HAL_TIM_Base_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800167a:	f000 fa43 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200006fc 	.word	0x200006fc
 8001688:	40014400 	.word	0x40014400

0800168c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001690:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <MX_TIM11_Init+0x40>)
 8001692:	4a0f      	ldr	r2, [pc, #60]	; (80016d0 <MX_TIM11_Init+0x44>)
 8001694:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 8001696:	4b0d      	ldr	r3, [pc, #52]	; (80016cc <MX_TIM11_Init+0x40>)
 8001698:	22a7      	movs	r2, #167	; 0xa7
 800169a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800169c:	4b0b      	ldr	r3, [pc, #44]	; (80016cc <MX_TIM11_Init+0x40>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80016a2:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <MX_TIM11_Init+0x40>)
 80016a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016a8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016aa:	4b08      	ldr	r3, [pc, #32]	; (80016cc <MX_TIM11_Init+0x40>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <MX_TIM11_Init+0x40>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80016b6:	4805      	ldr	r0, [pc, #20]	; (80016cc <MX_TIM11_Init+0x40>)
 80016b8:	f004 fd31 	bl	800611e <HAL_TIM_Base_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80016c2:	f000 fa1f 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000744 	.word	0x20000744
 80016d0:	40014800 	.word	0x40014800

080016d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016d8:	4b11      	ldr	r3, [pc, #68]	; (8001720 <MX_USART3_UART_Init+0x4c>)
 80016da:	4a12      	ldr	r2, [pc, #72]	; (8001724 <MX_USART3_UART_Init+0x50>)
 80016dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80016de:	4b10      	ldr	r3, [pc, #64]	; (8001720 <MX_USART3_UART_Init+0x4c>)
 80016e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80016e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <MX_USART3_UART_Init+0x4c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <MX_USART3_UART_Init+0x4c>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016f2:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <MX_USART3_UART_Init+0x4c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016f8:	4b09      	ldr	r3, [pc, #36]	; (8001720 <MX_USART3_UART_Init+0x4c>)
 80016fa:	220c      	movs	r2, #12
 80016fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016fe:	4b08      	ldr	r3, [pc, #32]	; (8001720 <MX_USART3_UART_Init+0x4c>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <MX_USART3_UART_Init+0x4c>)
 8001706:	2200      	movs	r2, #0
 8001708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800170a:	4805      	ldr	r0, [pc, #20]	; (8001720 <MX_USART3_UART_Init+0x4c>)
 800170c:	f006 f9c6 	bl	8007a9c <HAL_UART_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001716:	f000 f9f5 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	2000078c 	.word	0x2000078c
 8001724:	40004800 	.word	0x40004800

08001728 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800172c:	4b11      	ldr	r3, [pc, #68]	; (8001774 <MX_USART6_UART_Init+0x4c>)
 800172e:	4a12      	ldr	r2, [pc, #72]	; (8001778 <MX_USART6_UART_Init+0x50>)
 8001730:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001732:	4b10      	ldr	r3, [pc, #64]	; (8001774 <MX_USART6_UART_Init+0x4c>)
 8001734:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001738:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800173a:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <MX_USART6_UART_Init+0x4c>)
 800173c:	2200      	movs	r2, #0
 800173e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <MX_USART6_UART_Init+0x4c>)
 8001742:	2200      	movs	r2, #0
 8001744:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001746:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <MX_USART6_UART_Init+0x4c>)
 8001748:	2200      	movs	r2, #0
 800174a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800174c:	4b09      	ldr	r3, [pc, #36]	; (8001774 <MX_USART6_UART_Init+0x4c>)
 800174e:	220c      	movs	r2, #12
 8001750:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001752:	4b08      	ldr	r3, [pc, #32]	; (8001774 <MX_USART6_UART_Init+0x4c>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <MX_USART6_UART_Init+0x4c>)
 800175a:	2200      	movs	r2, #0
 800175c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800175e:	4805      	ldr	r0, [pc, #20]	; (8001774 <MX_USART6_UART_Init+0x4c>)
 8001760:	f006 f99c 	bl	8007a9c <HAL_UART_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800176a:	f000 f9cb 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	200007d0 	.word	0x200007d0
 8001778:	40011400 	.word	0x40011400

0800177c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001780:	4b14      	ldr	r3, [pc, #80]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001782:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001786:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800178a:	2204      	movs	r2, #4
 800178c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800178e:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001790:	2202      	movs	r2, #2
 8001792:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001794:	4b0f      	ldr	r3, [pc, #60]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001796:	2200      	movs	r2, #0
 8001798:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800179a:	4b0e      	ldr	r3, [pc, #56]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800179c:	2202      	movs	r2, #2
 800179e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80017a6:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80017ac:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80017b2:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80017b8:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80017be:	4805      	ldr	r0, [pc, #20]	; (80017d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017c0:	f003 fad0 	bl	8004d64 <HAL_PCD_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80017ca:	f000 f99b 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	20000814 	.word	0x20000814

080017d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08e      	sub	sp, #56	; 0x38
 80017dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
 80017ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	623b      	str	r3, [r7, #32]
 80017f2:	4b95      	ldr	r3, [pc, #596]	; (8001a48 <MX_GPIO_Init+0x270>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a94      	ldr	r2, [pc, #592]	; (8001a48 <MX_GPIO_Init+0x270>)
 80017f8:	f043 0310 	orr.w	r3, r3, #16
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b92      	ldr	r3, [pc, #584]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0310 	and.w	r3, r3, #16
 8001806:	623b      	str	r3, [r7, #32]
 8001808:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
 800180e:	4b8e      	ldr	r3, [pc, #568]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a8d      	ldr	r2, [pc, #564]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001814:	f043 0304 	orr.w	r3, r3, #4
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b8b      	ldr	r3, [pc, #556]	; (8001a48 <MX_GPIO_Init+0x270>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0304 	and.w	r3, r3, #4
 8001822:	61fb      	str	r3, [r7, #28]
 8001824:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	61bb      	str	r3, [r7, #24]
 800182a:	4b87      	ldr	r3, [pc, #540]	; (8001a48 <MX_GPIO_Init+0x270>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	4a86      	ldr	r2, [pc, #536]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001834:	6313      	str	r3, [r2, #48]	; 0x30
 8001836:	4b84      	ldr	r3, [pc, #528]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800183e:	61bb      	str	r3, [r7, #24]
 8001840:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	4b80      	ldr	r3, [pc, #512]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	4a7f      	ldr	r2, [pc, #508]	; (8001a48 <MX_GPIO_Init+0x270>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	6313      	str	r3, [r2, #48]	; 0x30
 8001852:	4b7d      	ldr	r3, [pc, #500]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	4b79      	ldr	r3, [pc, #484]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a78      	ldr	r2, [pc, #480]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001868:	f043 0302 	orr.w	r3, r3, #2
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b76      	ldr	r3, [pc, #472]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	4b72      	ldr	r3, [pc, #456]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a71      	ldr	r2, [pc, #452]	; (8001a48 <MX_GPIO_Init+0x270>)
 8001884:	f043 0320 	orr.w	r3, r3, #32
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b6f      	ldr	r3, [pc, #444]	; (8001a48 <MX_GPIO_Init+0x270>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0320 	and.w	r3, r3, #32
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	60bb      	str	r3, [r7, #8]
 800189a:	4b6b      	ldr	r3, [pc, #428]	; (8001a48 <MX_GPIO_Init+0x270>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	4a6a      	ldr	r2, [pc, #424]	; (8001a48 <MX_GPIO_Init+0x270>)
 80018a0:	f043 0308 	orr.w	r3, r3, #8
 80018a4:	6313      	str	r3, [r2, #48]	; 0x30
 80018a6:	4b68      	ldr	r3, [pc, #416]	; (8001a48 <MX_GPIO_Init+0x270>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	f003 0308 	and.w	r3, r3, #8
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	4b64      	ldr	r3, [pc, #400]	; (8001a48 <MX_GPIO_Init+0x270>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	4a63      	ldr	r2, [pc, #396]	; (8001a48 <MX_GPIO_Init+0x270>)
 80018bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018c0:	6313      	str	r3, [r2, #48]	; 0x30
 80018c2:	4b61      	ldr	r3, [pc, #388]	; (8001a48 <MX_GPIO_Init+0x270>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin
 80018ce:	2200      	movs	r2, #0
 80018d0:	f44f 717f 	mov.w	r1, #1020	; 0x3fc
 80018d4:	485d      	ldr	r0, [pc, #372]	; (8001a4c <MX_GPIO_Init+0x274>)
 80018d6:	f002 fd33 	bl	8004340 <HAL_GPIO_WritePin>
                          |COL5_Pin|COL6_Pin|COL7_Pin|COL8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	2101      	movs	r1, #1
 80018de:	485c      	ldr	r0, [pc, #368]	; (8001a50 <MX_GPIO_Init+0x278>)
 80018e0:	f002 fd2e 	bl	8004340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80018e4:	2200      	movs	r2, #0
 80018e6:	f244 0181 	movw	r1, #16513	; 0x4081
 80018ea:	485a      	ldr	r0, [pc, #360]	; (8001a54 <MX_GPIO_Init+0x27c>)
 80018ec:	f002 fd28 	bl	8004340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018f6:	4858      	ldr	r0, [pc, #352]	; (8001a58 <MX_GPIO_Init+0x280>)
 80018f8:	f002 fd22 	bl	8004340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin
 80018fc:	2200      	movs	r2, #0
 80018fe:	f647 01ff 	movw	r1, #30975	; 0x78ff
 8001902:	4856      	ldr	r0, [pc, #344]	; (8001a5c <MX_GPIO_Init+0x284>)
 8001904:	f002 fd1c 	bl	8004340 <HAL_GPIO_WritePin>
                          |ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin
                          |ROW5_Pin|ROW6_Pin|ROW7_Pin|ROW8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001908:	2200      	movs	r2, #0
 800190a:	2140      	movs	r1, #64	; 0x40
 800190c:	4854      	ldr	r0, [pc, #336]	; (8001a60 <MX_GPIO_Init+0x288>)
 800190e:	f002 fd17 	bl	8004340 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : COL1_Pin COL2_Pin COL3_Pin COL4_Pin
                           COL5_Pin COL6_Pin COL7_Pin COL8_Pin */
  GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin
 8001912:	f44f 737f 	mov.w	r3, #1020	; 0x3fc
 8001916:	627b      	str	r3, [r7, #36]	; 0x24
                          |COL5_Pin|COL6_Pin|COL7_Pin|COL8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	2301      	movs	r3, #1
 800191a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001920:	2300      	movs	r3, #0
 8001922:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001924:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001928:	4619      	mov	r1, r3
 800192a:	4848      	ldr	r0, [pc, #288]	; (8001a4c <MX_GPIO_Init+0x274>)
 800192c:	f002 fb5c 	bl	8003fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USER_Btn_Pin PHOTO0_Pin PHOTO1_Pin PHOTO2_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin|PHOTO0_Pin|PHOTO1_Pin|PHOTO2_Pin;
 8001930:	f242 030d 	movw	r3, #8205	; 0x200d
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001936:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800193a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001940:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001944:	4619      	mov	r1, r3
 8001946:	4847      	ldr	r0, [pc, #284]	; (8001a64 <MX_GPIO_Init+0x28c>)
 8001948:	f002 fb4e 	bl	8003fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 800194c:	2301      	movs	r3, #1
 800194e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001950:	2301      	movs	r3, #1
 8001952:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001958:	2300      	movs	r3, #0
 800195a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 800195c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001960:	4619      	mov	r1, r3
 8001962:	483b      	ldr	r0, [pc, #236]	; (8001a50 <MX_GPIO_Init+0x278>)
 8001964:	f002 fb40 	bl	8003fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001968:	f244 0381 	movw	r3, #16513	; 0x4081
 800196c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196e:	2301      	movs	r3, #1
 8001970:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001976:	2300      	movs	r3, #0
 8001978:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800197e:	4619      	mov	r1, r3
 8001980:	4834      	ldr	r0, [pc, #208]	; (8001a54 <MX_GPIO_Init+0x27c>)
 8001982:	f002 fb31 	bl	8003fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin;
 8001986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198c:	2301      	movs	r3, #1
 800198e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001994:	2300      	movs	r3, #0
 8001996:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ULTRASONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8001998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800199c:	4619      	mov	r1, r3
 800199e:	482e      	ldr	r0, [pc, #184]	; (8001a58 <MX_GPIO_Init+0x280>)
 80019a0:	f002 fb22 	bl	8003fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 80019a4:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019aa:	2300      	movs	r3, #0
 80019ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019b6:	4619      	mov	r1, r3
 80019b8:	4824      	ldr	r0, [pc, #144]	; (8001a4c <MX_GPIO_Init+0x274>)
 80019ba:	f002 fb15 	bl	8003fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin
                           ROW1_Pin ROW2_Pin ROW3_Pin ROW4_Pin
                           ROW5_Pin ROW6_Pin ROW7_Pin ROW8_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin
 80019be:	f647 03ff 	movw	r3, #30975	; 0x78ff
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
                          |ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin
                          |ROW5_Pin|ROW6_Pin|ROW7_Pin|ROW8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c4:	2301      	movs	r3, #1
 80019c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019cc:	2300      	movs	r3, #0
 80019ce:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019d4:	4619      	mov	r1, r3
 80019d6:	4821      	ldr	r0, [pc, #132]	; (8001a5c <MX_GPIO_Init+0x284>)
 80019d8:	f002 fb06 	bl	8003fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80019dc:	2340      	movs	r3, #64	; 0x40
 80019de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e0:	2301      	movs	r3, #1
 80019e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e8:	2300      	movs	r3, #0
 80019ea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80019ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f0:	4619      	mov	r1, r3
 80019f2:	481b      	ldr	r0, [pc, #108]	; (8001a60 <MX_GPIO_Init+0x288>)
 80019f4:	f002 faf8 	bl	8003fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4815      	ldr	r0, [pc, #84]	; (8001a60 <MX_GPIO_Init+0x288>)
 8001a0c:	f002 faec 	bl	8003fe8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001a10:	2200      	movs	r2, #0
 8001a12:	2105      	movs	r1, #5
 8001a14:	2006      	movs	r0, #6
 8001a16:	f001 ff03 	bl	8003820 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001a1a:	2006      	movs	r0, #6
 8001a1c:	f001 ff1c 	bl	8003858 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8001a20:	2200      	movs	r2, #0
 8001a22:	2105      	movs	r1, #5
 8001a24:	2008      	movs	r0, #8
 8001a26:	f001 fefb 	bl	8003820 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001a2a:	2008      	movs	r0, #8
 8001a2c:	f001 ff14 	bl	8003858 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001a30:	2200      	movs	r2, #0
 8001a32:	2105      	movs	r1, #5
 8001a34:	2009      	movs	r0, #9
 8001a36:	f001 fef3 	bl	8003820 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001a3a:	2009      	movs	r0, #9
 8001a3c:	f001 ff0c 	bl	8003858 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a40:	bf00      	nop
 8001a42:	3738      	adds	r7, #56	; 0x38
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40020000 	.word	0x40020000
 8001a54:	40020400 	.word	0x40020400
 8001a58:	40021400 	.word	0x40021400
 8001a5c:	40020c00 	.word	0x40020c00
 8001a60:	40021800 	.word	0x40021800
 8001a64:	40020800 	.word	0x40020800

08001a68 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001a70:	2001      	movs	r0, #1
 8001a72:	f007 fcad 	bl	80093d0 <osDelay>
 8001a76:	e7fb      	b.n	8001a70 <StartDefaultTask+0x8>

08001a78 <Task1_func>:
* @retval None
*/
extern void init_dotmatrix(void);
/* USER CODE END Header_Task1_func */
void Task1_func(void *argument)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task1_func */
//	init_dotmatrix();
  /* Infinite loop */
  for(;;)
  {
	dotmatrix_main_test();	//
 8001a80:	f7fe fe58 	bl	8000734 <dotmatrix_main_test>
    osDelay(1);
 8001a84:	2001      	movs	r0, #1
 8001a86:	f007 fca3 	bl	80093d0 <osDelay>
	dotmatrix_main_test();	//
 8001a8a:	e7f9      	b.n	8001a80 <Task1_func+0x8>

08001a8c <Task2_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_func */
void Task2_func(void *argument)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_func */
  /* Infinite loop */
  for(;;)
  {
	stepmotor_main_test();
 8001a94:	f000 f84b 	bl	8001b2e <stepmotor_main_test>
    osDelay(1);
 8001a98:	2001      	movs	r0, #1
 8001a9a:	f007 fc99 	bl	80093d0 <osDelay>
	stepmotor_main_test();
 8001a9e:	e7f9      	b.n	8001a94 <Task2_func+0x8>

08001aa0 <Task3_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task3_func */
void Task3_func(void *argument)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task3_func */
  /* Infinite loop */
  for(;;)
  {
	pc_command_processing();
 8001aa8:	f000 ff98 	bl	80029dc <pc_command_processing>
	bt_command_processing();
 8001aac:	f001 f834 	bl	8002b18 <bt_command_processing>
    osDelay(1);
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	f007 fc8d 	bl	80093d0 <osDelay>
	pc_command_processing();
 8001ab6:	e7f7      	b.n	8001aa8 <Task3_func+0x8>

08001ab8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0b      	ldr	r2, [pc, #44]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d101      	bne.n	8001ace <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001aca:	f001 f921 	bl	8002d10 <HAL_IncTick>
  }
	if (htim->Instance == TIM10)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a09      	ldr	r2, [pc, #36]	; (8001af8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d109      	bne.n	8001aec <HAL_TIM_PeriodElapsedCallback+0x34>
	{
		TIM10_10ms_counter++;  // 10ms timer counter
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	3301      	adds	r3, #1
 8001ade:	4a07      	ldr	r2, [pc, #28]	; (8001afc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001ae0:	6013      	str	r3, [r2, #0]
		TIM10_10ms_ultrasonic++;  // ultrasonic trigger timer
 8001ae2:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	4a05      	ldr	r2, [pc, #20]	; (8001b00 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001aea:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001aec:	bf00      	nop
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40001000 	.word	0x40001000
 8001af8:	40014400 	.word	0x40014400
 8001afc:	20000d38 	.word	0x20000d38
 8001b00:	20000d3c 	.word	0x20000d3c

08001b04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b08:	b672      	cpsid	i
}
 8001b0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b0c:	e7fe      	b.n	8001b0c <Error_Handler+0x8>

08001b0e <set_rpm>:
//------ set_rpm(13) 함수 분당 13번으로 지정시의 동작 상황 ------//
// 60,000,000us = 1분 / 4096스텝 돌아감 / rpm
// 1126us(1스텝 idle타임) X 4096 = 4,612,096us = 4612ms = 4.6초(1바퀴 도는 시간)
// 1분에 몇 바퀴? 60초 / 4.6초(1회전 소요시간) = 13회전
void set_rpm(int rpm)	// rpm 1~13
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
	delay_us(60000000/4096/rpm);
 8001b16:	f643 1238 	movw	r2, #14648	; 0x3938
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff f947 	bl	8000db4 <delay_us>
	// 최대 speed 기준(13) : delay_us(1126);
}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <stepmotor_main_test>:

// 시계방향으로 1회전 <--> 반시계방향으로 1회전
void stepmotor_main_test(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b084      	sub	sp, #16
 8001b32:	af00      	add	r7, sp, #0
#else
	// original code // 시계방향으로 1회전 <--> 반시계방향으로 1회전
//	while(1)
//	{
		// 시계방향
		for(int i=0; i<512; i++)	// 시계방향으로 1회전
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	e011      	b.n	8001b5e <stepmotor_main_test+0x30>
		{
			for (int j=0; j<8; j++)	// 1sequence가 8번 돈다
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60bb      	str	r3, [r7, #8]
 8001b3e:	e008      	b.n	8001b52 <stepmotor_main_test+0x24>
			{
				stepmotor_drive(j);
 8001b40:	68b8      	ldr	r0, [r7, #8]
 8001b42:	f000 f82f 	bl	8001ba4 <stepmotor_drive>
				set_rpm(13);
 8001b46:	200d      	movs	r0, #13
 8001b48:	f7ff ffe1 	bl	8001b0e <set_rpm>
			for (int j=0; j<8; j++)	// 1sequence가 8번 돈다
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	60bb      	str	r3, [r7, #8]
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	2b07      	cmp	r3, #7
 8001b56:	ddf3      	ble.n	8001b40 <stepmotor_main_test+0x12>
		for(int i=0; i<512; i++)	// 시계방향으로 1회전
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	60fb      	str	r3, [r7, #12]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b64:	dbe9      	blt.n	8001b3a <stepmotor_main_test+0xc>
			}
		}

		// 반시계방향(8step 반대로)
		for(int i=0; i<512; i++)	// 반시계방향으로 1회전
 8001b66:	2300      	movs	r3, #0
 8001b68:	607b      	str	r3, [r7, #4]
 8001b6a:	e011      	b.n	8001b90 <stepmotor_main_test+0x62>
		{
			for (int j=7; j>=0; j--) // 1sequence가 8번 돈다
 8001b6c:	2307      	movs	r3, #7
 8001b6e:	603b      	str	r3, [r7, #0]
 8001b70:	e008      	b.n	8001b84 <stepmotor_main_test+0x56>
			{
				stepmotor_drive(j);
 8001b72:	6838      	ldr	r0, [r7, #0]
 8001b74:	f000 f816 	bl	8001ba4 <stepmotor_drive>
				set_rpm(13);	// rpm 값만큼 wait
 8001b78:	200d      	movs	r0, #13
 8001b7a:	f7ff ffc8 	bl	8001b0e <set_rpm>
			for (int j=7; j>=0; j--) // 1sequence가 8번 돈다
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	3b01      	subs	r3, #1
 8001b82:	603b      	str	r3, [r7, #0]
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	daf3      	bge.n	8001b72 <stepmotor_main_test+0x44>
		for(int i=0; i<512; i++)	// 반시계방향으로 1회전
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	607b      	str	r3, [r7, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b96:	dbe9      	blt.n	8001b6c <stepmotor_main_test+0x3e>
			}
		}
//	}
#endif
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	3710      	adds	r7, #16
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <stepmotor_drive>:
}


#else	// original code
void stepmotor_drive(int step)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
	switch(step){
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b07      	cmp	r3, #7
 8001bb0:	f200 80dc 	bhi.w	8001d6c <stepmotor_drive+0x1c8>
 8001bb4:	a201      	add	r2, pc, #4	; (adr r2, 8001bbc <stepmotor_drive+0x18>)
 8001bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bba:	bf00      	nop
 8001bbc:	08001bdd 	.word	0x08001bdd
 8001bc0:	08001c0f 	.word	0x08001c0f
 8001bc4:	08001c41 	.word	0x08001c41
 8001bc8:	08001c73 	.word	0x08001c73
 8001bcc:	08001ca5 	.word	0x08001ca5
 8001bd0:	08001cd7 	.word	0x08001cd7
 8001bd4:	08001d09 	.word	0x08001d09
 8001bd8:	08001d3b 	.word	0x08001d3b
	case 0:
		HAL_GPIO_WritePin(GPIOD, IN1_Pin, 1);	// 스텝모터 PPT 표 참고해서 작성
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001be2:	4864      	ldr	r0, [pc, #400]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001be4:	f002 fbac 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN2_Pin, 0);
 8001be8:	2200      	movs	r2, #0
 8001bea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bee:	4861      	ldr	r0, [pc, #388]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001bf0:	f002 fba6 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN3_Pin, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bfa:	485e      	ldr	r0, [pc, #376]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001bfc:	f002 fba0 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN4_Pin, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c06:	485b      	ldr	r0, [pc, #364]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c08:	f002 fb9a 	bl	8004340 <HAL_GPIO_WritePin>
		break;
 8001c0c:	e0ae      	b.n	8001d6c <stepmotor_drive+0x1c8>
	case 1:
		HAL_GPIO_WritePin(GPIOD, IN1_Pin, 1);
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c14:	4857      	ldr	r0, [pc, #348]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c16:	f002 fb93 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN2_Pin, 1);
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c20:	4854      	ldr	r0, [pc, #336]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c22:	f002 fb8d 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN3_Pin, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c2c:	4851      	ldr	r0, [pc, #324]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c2e:	f002 fb87 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN4_Pin, 0);
 8001c32:	2200      	movs	r2, #0
 8001c34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c38:	484e      	ldr	r0, [pc, #312]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c3a:	f002 fb81 	bl	8004340 <HAL_GPIO_WritePin>
		break;
 8001c3e:	e095      	b.n	8001d6c <stepmotor_drive+0x1c8>
	case 2:
		HAL_GPIO_WritePin(GPIOD, IN1_Pin, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c46:	484b      	ldr	r0, [pc, #300]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c48:	f002 fb7a 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN2_Pin, 1);
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c52:	4848      	ldr	r0, [pc, #288]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c54:	f002 fb74 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN3_Pin, 0);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c5e:	4845      	ldr	r0, [pc, #276]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c60:	f002 fb6e 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN4_Pin, 0);
 8001c64:	2200      	movs	r2, #0
 8001c66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c6a:	4842      	ldr	r0, [pc, #264]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c6c:	f002 fb68 	bl	8004340 <HAL_GPIO_WritePin>
		break;
 8001c70:	e07c      	b.n	8001d6c <stepmotor_drive+0x1c8>
	case 3:
		HAL_GPIO_WritePin(GPIOD, IN1_Pin, 0);
 8001c72:	2200      	movs	r2, #0
 8001c74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c78:	483e      	ldr	r0, [pc, #248]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c7a:	f002 fb61 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN2_Pin, 1);
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c84:	483b      	ldr	r0, [pc, #236]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c86:	f002 fb5b 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN3_Pin, 1);
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c90:	4838      	ldr	r0, [pc, #224]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c92:	f002 fb55 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN4_Pin, 0);
 8001c96:	2200      	movs	r2, #0
 8001c98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c9c:	4835      	ldr	r0, [pc, #212]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001c9e:	f002 fb4f 	bl	8004340 <HAL_GPIO_WritePin>
		break;
 8001ca2:	e063      	b.n	8001d6c <stepmotor_drive+0x1c8>
	case 4:
		HAL_GPIO_WritePin(GPIOD, IN1_Pin, 0);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001caa:	4832      	ldr	r0, [pc, #200]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001cac:	f002 fb48 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN2_Pin, 0);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cb6:	482f      	ldr	r0, [pc, #188]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001cb8:	f002 fb42 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN3_Pin, 1);
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cc2:	482c      	ldr	r0, [pc, #176]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001cc4:	f002 fb3c 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN4_Pin, 0);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cce:	4829      	ldr	r0, [pc, #164]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001cd0:	f002 fb36 	bl	8004340 <HAL_GPIO_WritePin>
		break;
 8001cd4:	e04a      	b.n	8001d6c <stepmotor_drive+0x1c8>
	case 5:
		HAL_GPIO_WritePin(GPIOD, IN1_Pin, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cdc:	4825      	ldr	r0, [pc, #148]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001cde:	f002 fb2f 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN2_Pin, 0);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ce8:	4822      	ldr	r0, [pc, #136]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001cea:	f002 fb29 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN3_Pin, 1);
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cf4:	481f      	ldr	r0, [pc, #124]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001cf6:	f002 fb23 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN4_Pin, 1);
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d00:	481c      	ldr	r0, [pc, #112]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001d02:	f002 fb1d 	bl	8004340 <HAL_GPIO_WritePin>
		break;
 8001d06:	e031      	b.n	8001d6c <stepmotor_drive+0x1c8>
	case 6:
		HAL_GPIO_WritePin(GPIOD, IN1_Pin, 0);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d0e:	4819      	ldr	r0, [pc, #100]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001d10:	f002 fb16 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN2_Pin, 0);
 8001d14:	2200      	movs	r2, #0
 8001d16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d1a:	4816      	ldr	r0, [pc, #88]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001d1c:	f002 fb10 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN3_Pin, 0);
 8001d20:	2200      	movs	r2, #0
 8001d22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d26:	4813      	ldr	r0, [pc, #76]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001d28:	f002 fb0a 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN4_Pin, 1);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d32:	4810      	ldr	r0, [pc, #64]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001d34:	f002 fb04 	bl	8004340 <HAL_GPIO_WritePin>
		break;
 8001d38:	e018      	b.n	8001d6c <stepmotor_drive+0x1c8>
	case 7:
		HAL_GPIO_WritePin(GPIOD, IN1_Pin, 1);
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d40:	480c      	ldr	r0, [pc, #48]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001d42:	f002 fafd 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN2_Pin, 0);
 8001d46:	2200      	movs	r2, #0
 8001d48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d4c:	4809      	ldr	r0, [pc, #36]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001d4e:	f002 faf7 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN3_Pin, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d58:	4806      	ldr	r0, [pc, #24]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001d5a:	f002 faf1 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, IN4_Pin, 1);
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d64:	4803      	ldr	r0, [pc, #12]	; (8001d74 <stepmotor_drive+0x1d0>)
 8001d66:	f002 faeb 	bl	8004340 <HAL_GPIO_WritePin>
		break;
 8001d6a:	bf00      	nop
	}
}
 8001d6c:	bf00      	nop
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40020c00 	.word	0x40020c00

08001d78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	4b12      	ldr	r3, [pc, #72]	; (8001dcc <HAL_MspInit+0x54>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d86:	4a11      	ldr	r2, [pc, #68]	; (8001dcc <HAL_MspInit+0x54>)
 8001d88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d8e:	4b0f      	ldr	r3, [pc, #60]	; (8001dcc <HAL_MspInit+0x54>)
 8001d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d96:	607b      	str	r3, [r7, #4]
 8001d98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	603b      	str	r3, [r7, #0]
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	; (8001dcc <HAL_MspInit+0x54>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	4a0a      	ldr	r2, [pc, #40]	; (8001dcc <HAL_MspInit+0x54>)
 8001da4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da8:	6413      	str	r3, [r2, #64]	; 0x40
 8001daa:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <HAL_MspInit+0x54>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db2:	603b      	str	r3, [r7, #0]
 8001db4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001db6:	2200      	movs	r2, #0
 8001db8:	210f      	movs	r1, #15
 8001dba:	f06f 0001 	mvn.w	r0, #1
 8001dbe:	f001 fd2f 	bl	8003820 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40023800 	.word	0x40023800

08001dd0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08a      	sub	sp, #40	; 0x28
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a1b      	ldr	r2, [pc, #108]	; (8001e5c <HAL_ADC_MspInit+0x8c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d12f      	bne.n	8001e52 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	4b1a      	ldr	r3, [pc, #104]	; (8001e60 <HAL_ADC_MspInit+0x90>)
 8001df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfa:	4a19      	ldr	r2, [pc, #100]	; (8001e60 <HAL_ADC_MspInit+0x90>)
 8001dfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e00:	6453      	str	r3, [r2, #68]	; 0x44
 8001e02:	4b17      	ldr	r3, [pc, #92]	; (8001e60 <HAL_ADC_MspInit+0x90>)
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	4b13      	ldr	r3, [pc, #76]	; (8001e60 <HAL_ADC_MspInit+0x90>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	4a12      	ldr	r2, [pc, #72]	; (8001e60 <HAL_ADC_MspInit+0x90>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1e:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <HAL_ADC_MspInit+0x90>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e2a:	2310      	movs	r3, #16
 8001e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e36:	f107 0314 	add.w	r3, r7, #20
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4809      	ldr	r0, [pc, #36]	; (8001e64 <HAL_ADC_MspInit+0x94>)
 8001e3e:	f002 f8d3 	bl	8003fe8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2105      	movs	r1, #5
 8001e46:	2012      	movs	r0, #18
 8001e48:	f001 fcea 	bl	8003820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001e4c:	2012      	movs	r0, #18
 8001e4e:	f001 fd03 	bl	8003858 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e52:	bf00      	nop
 8001e54:	3728      	adds	r7, #40	; 0x28
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40012000 	.word	0x40012000
 8001e60:	40023800 	.word	0x40023800
 8001e64:	40020000 	.word	0x40020000

08001e68 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08e      	sub	sp, #56	; 0x38
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a55      	ldr	r2, [pc, #340]	; (8001fdc <HAL_ETH_MspInit+0x174>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	f040 80a4 	bne.w	8001fd4 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	623b      	str	r3, [r7, #32]
 8001e90:	4b53      	ldr	r3, [pc, #332]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e94:	4a52      	ldr	r2, [pc, #328]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001e96:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9c:	4b50      	ldr	r3, [pc, #320]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea4:	623b      	str	r3, [r7, #32]
 8001ea6:	6a3b      	ldr	r3, [r7, #32]
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	61fb      	str	r3, [r7, #28]
 8001eac:	4b4c      	ldr	r3, [pc, #304]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb0:	4a4b      	ldr	r2, [pc, #300]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001eb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001eb6:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb8:	4b49      	ldr	r3, [pc, #292]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ec0:	61fb      	str	r3, [r7, #28]
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	61bb      	str	r3, [r7, #24]
 8001ec8:	4b45      	ldr	r3, [pc, #276]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ecc:	4a44      	ldr	r2, [pc, #272]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001ece:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001ed2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed4:	4b42      	ldr	r3, [pc, #264]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001edc:	61bb      	str	r3, [r7, #24]
 8001ede:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	4b3e      	ldr	r3, [pc, #248]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	4a3d      	ldr	r2, [pc, #244]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001eea:	f043 0304 	orr.w	r3, r3, #4
 8001eee:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef0:	4b3b      	ldr	r3, [pc, #236]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	617b      	str	r3, [r7, #20]
 8001efa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001efc:	2300      	movs	r3, #0
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	4b37      	ldr	r3, [pc, #220]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f04:	4a36      	ldr	r2, [pc, #216]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0c:	4b34      	ldr	r3, [pc, #208]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	613b      	str	r3, [r7, #16]
 8001f16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	4b30      	ldr	r3, [pc, #192]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f20:	4a2f      	ldr	r2, [pc, #188]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001f22:	f043 0302 	orr.w	r3, r3, #2
 8001f26:	6313      	str	r3, [r2, #48]	; 0x30
 8001f28:	4b2d      	ldr	r3, [pc, #180]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f34:	2300      	movs	r3, #0
 8001f36:	60bb      	str	r3, [r7, #8]
 8001f38:	4b29      	ldr	r3, [pc, #164]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3c:	4a28      	ldr	r2, [pc, #160]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001f3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f42:	6313      	str	r3, [r2, #48]	; 0x30
 8001f44:	4b26      	ldr	r3, [pc, #152]	; (8001fe0 <HAL_ETH_MspInit+0x178>)
 8001f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001f50:	2332      	movs	r3, #50	; 0x32
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f60:	230b      	movs	r3, #11
 8001f62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f68:	4619      	mov	r1, r3
 8001f6a:	481e      	ldr	r0, [pc, #120]	; (8001fe4 <HAL_ETH_MspInit+0x17c>)
 8001f6c:	f002 f83c 	bl	8003fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001f70:	2386      	movs	r3, #134	; 0x86
 8001f72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f74:	2302      	movs	r3, #2
 8001f76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f80:	230b      	movs	r3, #11
 8001f82:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4817      	ldr	r0, [pc, #92]	; (8001fe8 <HAL_ETH_MspInit+0x180>)
 8001f8c:	f002 f82c 	bl	8003fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001f90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f96:	2302      	movs	r3, #2
 8001f98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fa2:	230b      	movs	r3, #11
 8001fa4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001fa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001faa:	4619      	mov	r1, r3
 8001fac:	480f      	ldr	r0, [pc, #60]	; (8001fec <HAL_ETH_MspInit+0x184>)
 8001fae:	f002 f81b 	bl	8003fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001fb2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001fb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fc4:	230b      	movs	r3, #11
 8001fc6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4808      	ldr	r0, [pc, #32]	; (8001ff0 <HAL_ETH_MspInit+0x188>)
 8001fd0:	f002 f80a 	bl	8003fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001fd4:	bf00      	nop
 8001fd6:	3738      	adds	r7, #56	; 0x38
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	40028000 	.word	0x40028000
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	40020800 	.word	0x40020800
 8001fe8:	40020000 	.word	0x40020000
 8001fec:	40020400 	.word	0x40020400
 8001ff0:	40021800 	.word	0x40021800

08001ff4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08a      	sub	sp, #40	; 0x28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a19      	ldr	r2, [pc, #100]	; (8002078 <HAL_I2C_MspInit+0x84>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d12c      	bne.n	8002070 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	4b18      	ldr	r3, [pc, #96]	; (800207c <HAL_I2C_MspInit+0x88>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201e:	4a17      	ldr	r2, [pc, #92]	; (800207c <HAL_I2C_MspInit+0x88>)
 8002020:	f043 0302 	orr.w	r3, r3, #2
 8002024:	6313      	str	r3, [r2, #48]	; 0x30
 8002026:	4b15      	ldr	r3, [pc, #84]	; (800207c <HAL_I2C_MspInit+0x88>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	613b      	str	r3, [r7, #16]
 8002030:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002032:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002036:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002038:	2312      	movs	r3, #18
 800203a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203c:	2300      	movs	r3, #0
 800203e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002040:	2303      	movs	r3, #3
 8002042:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002044:	2304      	movs	r3, #4
 8002046:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002048:	f107 0314 	add.w	r3, r7, #20
 800204c:	4619      	mov	r1, r3
 800204e:	480c      	ldr	r0, [pc, #48]	; (8002080 <HAL_I2C_MspInit+0x8c>)
 8002050:	f001 ffca 	bl	8003fe8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002054:	2300      	movs	r3, #0
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	4b08      	ldr	r3, [pc, #32]	; (800207c <HAL_I2C_MspInit+0x88>)
 800205a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205c:	4a07      	ldr	r2, [pc, #28]	; (800207c <HAL_I2C_MspInit+0x88>)
 800205e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002062:	6413      	str	r3, [r2, #64]	; 0x40
 8002064:	4b05      	ldr	r3, [pc, #20]	; (800207c <HAL_I2C_MspInit+0x88>)
 8002066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002068:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800206c:	60fb      	str	r3, [r7, #12]
 800206e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002070:	bf00      	nop
 8002072:	3728      	adds	r7, #40	; 0x28
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40005400 	.word	0x40005400
 800207c:	40023800 	.word	0x40023800
 8002080:	40020400 	.word	0x40020400

08002084 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08e      	sub	sp, #56	; 0x38
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800208c:	f107 0308 	add.w	r3, r7, #8
 8002090:	2230      	movs	r2, #48	; 0x30
 8002092:	2100      	movs	r1, #0
 8002094:	4618      	mov	r0, r3
 8002096:	f00a fb9e 	bl	800c7d6 <memset>
  if(hrtc->Instance==RTC)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a0c      	ldr	r2, [pc, #48]	; (80020d0 <HAL_RTC_MspInit+0x4c>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d111      	bne.n	80020c8 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80020a4:	2320      	movs	r3, #32
 80020a6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80020a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020ac:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020ae:	f107 0308 	add.w	r3, r7, #8
 80020b2:	4618      	mov	r0, r3
 80020b4:	f003 fc3e 	bl	8005934 <HAL_RCCEx_PeriphCLKConfig>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80020be:	f7ff fd21 	bl	8001b04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80020c2:	4b04      	ldr	r3, [pc, #16]	; (80020d4 <HAL_RTC_MspInit+0x50>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80020c8:	bf00      	nop
 80020ca:	3738      	adds	r7, #56	; 0x38
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40002800 	.word	0x40002800
 80020d4:	42470e3c 	.word	0x42470e3c

080020d8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020e8:	d115      	bne.n	8002116 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	60fb      	str	r3, [r7, #12]
 80020ee:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <HAL_TIM_PWM_MspInit+0x48>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	4a0b      	ldr	r2, [pc, #44]	; (8002120 <HAL_TIM_PWM_MspInit+0x48>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	6413      	str	r3, [r2, #64]	; 0x40
 80020fa:	4b09      	ldr	r3, [pc, #36]	; (8002120 <HAL_TIM_PWM_MspInit+0x48>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002106:	2200      	movs	r2, #0
 8002108:	2105      	movs	r1, #5
 800210a:	201c      	movs	r0, #28
 800210c:	f001 fb88 	bl	8003820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002110:	201c      	movs	r0, #28
 8002112:	f001 fba1 	bl	8003858 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002116:	bf00      	nop
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40023800 	.word	0x40023800

08002124 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	; 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1d      	ldr	r2, [pc, #116]	; (80021b8 <HAL_TIM_IC_MspInit+0x94>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d133      	bne.n	80021ae <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
 800214a:	4b1c      	ldr	r3, [pc, #112]	; (80021bc <HAL_TIM_IC_MspInit+0x98>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	4a1b      	ldr	r2, [pc, #108]	; (80021bc <HAL_TIM_IC_MspInit+0x98>)
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	6413      	str	r3, [r2, #64]	; 0x40
 8002156:	4b19      	ldr	r3, [pc, #100]	; (80021bc <HAL_TIM_IC_MspInit+0x98>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b15      	ldr	r3, [pc, #84]	; (80021bc <HAL_TIM_IC_MspInit+0x98>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	4a14      	ldr	r2, [pc, #80]	; (80021bc <HAL_TIM_IC_MspInit+0x98>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6313      	str	r3, [r2, #48]	; 0x30
 8002172:	4b12      	ldr	r3, [pc, #72]	; (80021bc <HAL_TIM_IC_MspInit+0x98>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 800217e:	2340      	movs	r3, #64	; 0x40
 8002180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218a:	2300      	movs	r3, #0
 800218c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800218e:	2302      	movs	r3, #2
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 8002192:	f107 0314 	add.w	r3, r7, #20
 8002196:	4619      	mov	r1, r3
 8002198:	4809      	ldr	r0, [pc, #36]	; (80021c0 <HAL_TIM_IC_MspInit+0x9c>)
 800219a:	f001 ff25 	bl	8003fe8 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800219e:	2200      	movs	r2, #0
 80021a0:	2105      	movs	r1, #5
 80021a2:	201d      	movs	r0, #29
 80021a4:	f001 fb3c 	bl	8003820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80021a8:	201d      	movs	r0, #29
 80021aa:	f001 fb55 	bl	8003858 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80021ae:	bf00      	nop
 80021b0:	3728      	adds	r7, #40	; 0x28
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40000400 	.word	0x40000400
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020000 	.word	0x40020000

080021c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a38      	ldr	r2, [pc, #224]	; (80022b4 <HAL_TIM_Base_MspInit+0xf0>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d116      	bne.n	8002204 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	4b37      	ldr	r3, [pc, #220]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	4a36      	ldr	r2, [pc, #216]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 80021e0:	f043 0304 	orr.w	r3, r3, #4
 80021e4:	6413      	str	r3, [r2, #64]	; 0x40
 80021e6:	4b34      	ldr	r3, [pc, #208]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f003 0304 	and.w	r3, r3, #4
 80021ee:	617b      	str	r3, [r7, #20]
 80021f0:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2105      	movs	r1, #5
 80021f6:	201e      	movs	r0, #30
 80021f8:	f001 fb12 	bl	8003820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021fc:	201e      	movs	r0, #30
 80021fe:	f001 fb2b 	bl	8003858 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002202:	e052      	b.n	80022aa <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM5)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a2c      	ldr	r2, [pc, #176]	; (80022bc <HAL_TIM_Base_MspInit+0xf8>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d116      	bne.n	800223c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	613b      	str	r3, [r7, #16]
 8002212:	4b29      	ldr	r3, [pc, #164]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002216:	4a28      	ldr	r2, [pc, #160]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 8002218:	f043 0308 	orr.w	r3, r3, #8
 800221c:	6413      	str	r3, [r2, #64]	; 0x40
 800221e:	4b26      	ldr	r3, [pc, #152]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	f003 0308 	and.w	r3, r3, #8
 8002226:	613b      	str	r3, [r7, #16]
 8002228:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800222a:	2200      	movs	r2, #0
 800222c:	2105      	movs	r1, #5
 800222e:	2032      	movs	r0, #50	; 0x32
 8002230:	f001 faf6 	bl	8003820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002234:	2032      	movs	r0, #50	; 0x32
 8002236:	f001 fb0f 	bl	8003858 <HAL_NVIC_EnableIRQ>
}
 800223a:	e036      	b.n	80022aa <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM10)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a1f      	ldr	r2, [pc, #124]	; (80022c0 <HAL_TIM_Base_MspInit+0xfc>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d116      	bne.n	8002274 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	4b1b      	ldr	r3, [pc, #108]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 800224c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224e:	4a1a      	ldr	r2, [pc, #104]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 8002250:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002254:	6453      	str	r3, [r2, #68]	; 0x44
 8002256:	4b18      	ldr	r3, [pc, #96]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 8002258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8002262:	2200      	movs	r2, #0
 8002264:	2105      	movs	r1, #5
 8002266:	2019      	movs	r0, #25
 8002268:	f001 fada 	bl	8003820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800226c:	2019      	movs	r0, #25
 800226e:	f001 faf3 	bl	8003858 <HAL_NVIC_EnableIRQ>
}
 8002272:	e01a      	b.n	80022aa <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM11)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a12      	ldr	r2, [pc, #72]	; (80022c4 <HAL_TIM_Base_MspInit+0x100>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d115      	bne.n	80022aa <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	4b0d      	ldr	r3, [pc, #52]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002286:	4a0c      	ldr	r2, [pc, #48]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 8002288:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800228c:	6453      	str	r3, [r2, #68]	; 0x44
 800228e:	4b0a      	ldr	r3, [pc, #40]	; (80022b8 <HAL_TIM_Base_MspInit+0xf4>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002292:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 800229a:	2200      	movs	r2, #0
 800229c:	2105      	movs	r1, #5
 800229e:	201a      	movs	r0, #26
 80022a0:	f001 fabe 	bl	8003820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80022a4:	201a      	movs	r0, #26
 80022a6:	f001 fad7 	bl	8003858 <HAL_NVIC_EnableIRQ>
}
 80022aa:	bf00      	nop
 80022ac:	3718      	adds	r7, #24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40000800 	.word	0x40000800
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40000c00 	.word	0x40000c00
 80022c0:	40014400 	.word	0x40014400
 80022c4:	40014800 	.word	0x40014800

080022c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08a      	sub	sp, #40	; 0x28
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d0:	f107 0314 	add.w	r3, r7, #20
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022e8:	d11e      	bne.n	8002328 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	613b      	str	r3, [r7, #16]
 80022ee:	4b22      	ldr	r3, [pc, #136]	; (8002378 <HAL_TIM_MspPostInit+0xb0>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	4a21      	ldr	r2, [pc, #132]	; (8002378 <HAL_TIM_MspPostInit+0xb0>)
 80022f4:	f043 0301 	orr.w	r3, r3, #1
 80022f8:	6313      	str	r3, [r2, #48]	; 0x30
 80022fa:	4b1f      	ldr	r3, [pc, #124]	; (8002378 <HAL_TIM_MspPostInit+0xb0>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	613b      	str	r3, [r7, #16]
 8002304:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_CH1_SERVO_Pin;
 8002306:	2320      	movs	r3, #32
 8002308:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230a:	2302      	movs	r3, #2
 800230c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002312:	2300      	movs	r3, #0
 8002314:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002316:	2301      	movs	r3, #1
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM2_CH1_SERVO_GPIO_Port, &GPIO_InitStruct);
 800231a:	f107 0314 	add.w	r3, r7, #20
 800231e:	4619      	mov	r1, r3
 8002320:	4816      	ldr	r0, [pc, #88]	; (800237c <HAL_TIM_MspPostInit+0xb4>)
 8002322:	f001 fe61 	bl	8003fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002326:	e022      	b.n	800236e <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM5)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a14      	ldr	r2, [pc, #80]	; (8002380 <HAL_TIM_MspPostInit+0xb8>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d11d      	bne.n	800236e <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	4b10      	ldr	r3, [pc, #64]	; (8002378 <HAL_TIM_MspPostInit+0xb0>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233a:	4a0f      	ldr	r2, [pc, #60]	; (8002378 <HAL_TIM_MspPostInit+0xb0>)
 800233c:	f043 0301 	orr.w	r3, r3, #1
 8002340:	6313      	str	r3, [r2, #48]	; 0x30
 8002342:	4b0d      	ldr	r3, [pc, #52]	; (8002378 <HAL_TIM_MspPostInit+0xb0>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800234e:	2308      	movs	r3, #8
 8002350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002352:	2302      	movs	r3, #2
 8002354:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002356:	2300      	movs	r3, #0
 8002358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235a:	2300      	movs	r3, #0
 800235c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800235e:	2302      	movs	r3, #2
 8002360:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002362:	f107 0314 	add.w	r3, r7, #20
 8002366:	4619      	mov	r1, r3
 8002368:	4804      	ldr	r0, [pc, #16]	; (800237c <HAL_TIM_MspPostInit+0xb4>)
 800236a:	f001 fe3d 	bl	8003fe8 <HAL_GPIO_Init>
}
 800236e:	bf00      	nop
 8002370:	3728      	adds	r7, #40	; 0x28
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40023800 	.word	0x40023800
 800237c:	40020000 	.word	0x40020000
 8002380:	40000c00 	.word	0x40000c00

08002384 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08c      	sub	sp, #48	; 0x30
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 031c 	add.w	r3, r7, #28
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a3a      	ldr	r2, [pc, #232]	; (800248c <HAL_UART_MspInit+0x108>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d135      	bne.n	8002412 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	61bb      	str	r3, [r7, #24]
 80023aa:	4b39      	ldr	r3, [pc, #228]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	4a38      	ldr	r2, [pc, #224]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023b4:	6413      	str	r3, [r2, #64]	; 0x40
 80023b6:	4b36      	ldr	r3, [pc, #216]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023be:	61bb      	str	r3, [r7, #24]
 80023c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	4b32      	ldr	r3, [pc, #200]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a31      	ldr	r2, [pc, #196]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023cc:	f043 0308 	orr.w	r3, r3, #8
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b2f      	ldr	r3, [pc, #188]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	617b      	str	r3, [r7, #20]
 80023dc:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80023de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e4:	2302      	movs	r3, #2
 80023e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e8:	2300      	movs	r3, #0
 80023ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ec:	2303      	movs	r3, #3
 80023ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023f0:	2307      	movs	r3, #7
 80023f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023f4:	f107 031c 	add.w	r3, r7, #28
 80023f8:	4619      	mov	r1, r3
 80023fa:	4826      	ldr	r0, [pc, #152]	; (8002494 <HAL_UART_MspInit+0x110>)
 80023fc:	f001 fdf4 	bl	8003fe8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002400:	2200      	movs	r2, #0
 8002402:	2105      	movs	r1, #5
 8002404:	2027      	movs	r0, #39	; 0x27
 8002406:	f001 fa0b 	bl	8003820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800240a:	2027      	movs	r0, #39	; 0x27
 800240c:	f001 fa24 	bl	8003858 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002410:	e038      	b.n	8002484 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a20      	ldr	r2, [pc, #128]	; (8002498 <HAL_UART_MspInit+0x114>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d133      	bne.n	8002484 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 800241c:	2300      	movs	r3, #0
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	4b1b      	ldr	r3, [pc, #108]	; (8002490 <HAL_UART_MspInit+0x10c>)
 8002422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002424:	4a1a      	ldr	r2, [pc, #104]	; (8002490 <HAL_UART_MspInit+0x10c>)
 8002426:	f043 0320 	orr.w	r3, r3, #32
 800242a:	6453      	str	r3, [r2, #68]	; 0x44
 800242c:	4b18      	ldr	r3, [pc, #96]	; (8002490 <HAL_UART_MspInit+0x10c>)
 800242e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002430:	f003 0320 	and.w	r3, r3, #32
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	4b14      	ldr	r3, [pc, #80]	; (8002490 <HAL_UART_MspInit+0x10c>)
 800243e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002440:	4a13      	ldr	r2, [pc, #76]	; (8002490 <HAL_UART_MspInit+0x10c>)
 8002442:	f043 0304 	orr.w	r3, r3, #4
 8002446:	6313      	str	r3, [r2, #48]	; 0x30
 8002448:	4b11      	ldr	r3, [pc, #68]	; (8002490 <HAL_UART_MspInit+0x10c>)
 800244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244c:	f003 0304 	and.w	r3, r3, #4
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002454:	23c0      	movs	r3, #192	; 0xc0
 8002456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002458:	2302      	movs	r3, #2
 800245a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002460:	2303      	movs	r3, #3
 8002462:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002464:	2308      	movs	r3, #8
 8002466:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002468:	f107 031c 	add.w	r3, r7, #28
 800246c:	4619      	mov	r1, r3
 800246e:	480b      	ldr	r0, [pc, #44]	; (800249c <HAL_UART_MspInit+0x118>)
 8002470:	f001 fdba 	bl	8003fe8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002474:	2200      	movs	r2, #0
 8002476:	2105      	movs	r1, #5
 8002478:	2047      	movs	r0, #71	; 0x47
 800247a:	f001 f9d1 	bl	8003820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800247e:	2047      	movs	r0, #71	; 0x47
 8002480:	f001 f9ea 	bl	8003858 <HAL_NVIC_EnableIRQ>
}
 8002484:	bf00      	nop
 8002486:	3730      	adds	r7, #48	; 0x30
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40004800 	.word	0x40004800
 8002490:	40023800 	.word	0x40023800
 8002494:	40020c00 	.word	0x40020c00
 8002498:	40011400 	.word	0x40011400
 800249c:	40020800 	.word	0x40020800

080024a0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	; 0x28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024c0:	d13f      	bne.n	8002542 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	613b      	str	r3, [r7, #16]
 80024c6:	4b21      	ldr	r3, [pc, #132]	; (800254c <HAL_PCD_MspInit+0xac>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	4a20      	ldr	r2, [pc, #128]	; (800254c <HAL_PCD_MspInit+0xac>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	6313      	str	r3, [r2, #48]	; 0x30
 80024d2:	4b1e      	ldr	r3, [pc, #120]	; (800254c <HAL_PCD_MspInit+0xac>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	613b      	str	r3, [r7, #16]
 80024dc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80024de:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80024e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e4:	2302      	movs	r3, #2
 80024e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ec:	2303      	movs	r3, #3
 80024ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80024f0:	230a      	movs	r3, #10
 80024f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f4:	f107 0314 	add.w	r3, r7, #20
 80024f8:	4619      	mov	r1, r3
 80024fa:	4815      	ldr	r0, [pc, #84]	; (8002550 <HAL_PCD_MspInit+0xb0>)
 80024fc:	f001 fd74 	bl	8003fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002500:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002504:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002506:	2300      	movs	r3, #0
 8002508:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800250e:	f107 0314 	add.w	r3, r7, #20
 8002512:	4619      	mov	r1, r3
 8002514:	480e      	ldr	r0, [pc, #56]	; (8002550 <HAL_PCD_MspInit+0xb0>)
 8002516:	f001 fd67 	bl	8003fe8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800251a:	4b0c      	ldr	r3, [pc, #48]	; (800254c <HAL_PCD_MspInit+0xac>)
 800251c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800251e:	4a0b      	ldr	r2, [pc, #44]	; (800254c <HAL_PCD_MspInit+0xac>)
 8002520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002524:	6353      	str	r3, [r2, #52]	; 0x34
 8002526:	2300      	movs	r3, #0
 8002528:	60fb      	str	r3, [r7, #12]
 800252a:	4b08      	ldr	r3, [pc, #32]	; (800254c <HAL_PCD_MspInit+0xac>)
 800252c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252e:	4a07      	ldr	r2, [pc, #28]	; (800254c <HAL_PCD_MspInit+0xac>)
 8002530:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002534:	6453      	str	r3, [r2, #68]	; 0x44
 8002536:	4b05      	ldr	r3, [pc, #20]	; (800254c <HAL_PCD_MspInit+0xac>)
 8002538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002542:	bf00      	nop
 8002544:	3728      	adds	r7, #40	; 0x28
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
 8002550:	40020000 	.word	0x40020000

08002554 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08e      	sub	sp, #56	; 0x38
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800255c:	2300      	movs	r3, #0
 800255e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002560:	2300      	movs	r3, #0
 8002562:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002564:	2300      	movs	r3, #0
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	4b33      	ldr	r3, [pc, #204]	; (8002638 <HAL_InitTick+0xe4>)
 800256a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256c:	4a32      	ldr	r2, [pc, #200]	; (8002638 <HAL_InitTick+0xe4>)
 800256e:	f043 0310 	orr.w	r3, r3, #16
 8002572:	6413      	str	r3, [r2, #64]	; 0x40
 8002574:	4b30      	ldr	r3, [pc, #192]	; (8002638 <HAL_InitTick+0xe4>)
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	f003 0310 	and.w	r3, r3, #16
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002580:	f107 0210 	add.w	r2, r7, #16
 8002584:	f107 0314 	add.w	r3, r7, #20
 8002588:	4611      	mov	r1, r2
 800258a:	4618      	mov	r0, r3
 800258c:	f003 f9a0 	bl	80058d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002590:	6a3b      	ldr	r3, [r7, #32]
 8002592:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002596:	2b00      	cmp	r3, #0
 8002598:	d103      	bne.n	80025a2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800259a:	f003 f971 	bl	8005880 <HAL_RCC_GetPCLK1Freq>
 800259e:	6378      	str	r0, [r7, #52]	; 0x34
 80025a0:	e004      	b.n	80025ac <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80025a2:	f003 f96d 	bl	8005880 <HAL_RCC_GetPCLK1Freq>
 80025a6:	4603      	mov	r3, r0
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80025ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ae:	4a23      	ldr	r2, [pc, #140]	; (800263c <HAL_InitTick+0xe8>)
 80025b0:	fba2 2303 	umull	r2, r3, r2, r3
 80025b4:	0c9b      	lsrs	r3, r3, #18
 80025b6:	3b01      	subs	r3, #1
 80025b8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80025ba:	4b21      	ldr	r3, [pc, #132]	; (8002640 <HAL_InitTick+0xec>)
 80025bc:	4a21      	ldr	r2, [pc, #132]	; (8002644 <HAL_InitTick+0xf0>)
 80025be:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80025c0:	4b1f      	ldr	r3, [pc, #124]	; (8002640 <HAL_InitTick+0xec>)
 80025c2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025c6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80025c8:	4a1d      	ldr	r2, [pc, #116]	; (8002640 <HAL_InitTick+0xec>)
 80025ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025cc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80025ce:	4b1c      	ldr	r3, [pc, #112]	; (8002640 <HAL_InitTick+0xec>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d4:	4b1a      	ldr	r3, [pc, #104]	; (8002640 <HAL_InitTick+0xec>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025da:	4b19      	ldr	r3, [pc, #100]	; (8002640 <HAL_InitTick+0xec>)
 80025dc:	2200      	movs	r2, #0
 80025de:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80025e0:	4817      	ldr	r0, [pc, #92]	; (8002640 <HAL_InitTick+0xec>)
 80025e2:	f003 fd9c 	bl	800611e <HAL_TIM_Base_Init>
 80025e6:	4603      	mov	r3, r0
 80025e8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80025ec:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d11b      	bne.n	800262c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80025f4:	4812      	ldr	r0, [pc, #72]	; (8002640 <HAL_InitTick+0xec>)
 80025f6:	f003 fde1 	bl	80061bc <HAL_TIM_Base_Start_IT>
 80025fa:	4603      	mov	r3, r0
 80025fc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002600:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002604:	2b00      	cmp	r3, #0
 8002606:	d111      	bne.n	800262c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002608:	2036      	movs	r0, #54	; 0x36
 800260a:	f001 f925 	bl	8003858 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b0f      	cmp	r3, #15
 8002612:	d808      	bhi.n	8002626 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002614:	2200      	movs	r2, #0
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	2036      	movs	r0, #54	; 0x36
 800261a:	f001 f901 	bl	8003820 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800261e:	4a0a      	ldr	r2, [pc, #40]	; (8002648 <HAL_InitTick+0xf4>)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6013      	str	r3, [r2, #0]
 8002624:	e002      	b.n	800262c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800262c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002630:	4618      	mov	r0, r3
 8002632:	3738      	adds	r7, #56	; 0x38
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40023800 	.word	0x40023800
 800263c:	431bde83 	.word	0x431bde83
 8002640:	20000d54 	.word	0x20000d54
 8002644:	40001000 	.word	0x40001000
 8002648:	200000a4 	.word	0x200000a4

0800264c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002650:	e7fe      	b.n	8002650 <NMI_Handler+0x4>

08002652 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002652:	b480      	push	{r7}
 8002654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002656:	e7fe      	b.n	8002656 <HardFault_Handler+0x4>

08002658 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800265c:	e7fe      	b.n	800265c <MemManage_Handler+0x4>

0800265e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800265e:	b480      	push	{r7}
 8002660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002662:	e7fe      	b.n	8002662 <BusFault_Handler+0x4>

08002664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002668:	e7fe      	b.n	8002668 <UsageFault_Handler+0x4>

0800266a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800266a:	b480      	push	{r7}
 800266c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800266e:	bf00      	nop
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PHOTO0_Pin);
 800267c:	2001      	movs	r0, #1
 800267e:	f001 fe93 	bl	80043a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}

08002686 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PHOTO1_Pin);
 800268a:	2004      	movs	r0, #4
 800268c:	f001 fe8c 	bl	80043a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002690:	bf00      	nop
 8002692:	bd80      	pop	{r7, pc}

08002694 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PHOTO2_Pin);
 8002698:	2008      	movs	r0, #8
 800269a:	f001 fe85 	bl	80043a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800269e:	bf00      	nop
 80026a0:	bd80      	pop	{r7, pc}
	...

080026a4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80026a8:	4802      	ldr	r0, [pc, #8]	; (80026b4 <ADC_IRQHandler+0x10>)
 80026aa:	f000 fc97 	bl	8002fdc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000470 	.word	0x20000470

080026b8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80026bc:	4802      	ldr	r0, [pc, #8]	; (80026c8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80026be:	f004 f993 	bl	80069e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	200006fc 	.word	0x200006fc

080026cc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80026d0:	4802      	ldr	r0, [pc, #8]	; (80026dc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80026d2:	f004 f989 	bl	80069e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000744 	.word	0x20000744

080026e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026e4:	4802      	ldr	r0, [pc, #8]	; (80026f0 <TIM2_IRQHandler+0x10>)
 80026e6:	f004 f97f 	bl	80069e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	200005dc 	.word	0x200005dc

080026f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80026f8:	4802      	ldr	r0, [pc, #8]	; (8002704 <TIM3_IRQHandler+0x10>)
 80026fa:	f004 f975 	bl	80069e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000624 	.word	0x20000624

08002708 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800270c:	4802      	ldr	r0, [pc, #8]	; (8002718 <TIM4_IRQHandler+0x10>)
 800270e:	f004 f96b 	bl	80069e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	2000066c 	.word	0x2000066c

0800271c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002720:	4802      	ldr	r0, [pc, #8]	; (800272c <USART3_IRQHandler+0x10>)
 8002722:	f005 facb 	bl	8007cbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000078c 	.word	0x2000078c

08002730 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002734:	4802      	ldr	r0, [pc, #8]	; (8002740 <TIM5_IRQHandler+0x10>)
 8002736:	f004 f957 	bl	80069e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	200006b4 	.word	0x200006b4

08002744 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002748:	4802      	ldr	r0, [pc, #8]	; (8002754 <TIM6_DAC_IRQHandler+0x10>)
 800274a:	f004 f94d 	bl	80069e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800274e:	bf00      	nop
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	20000d54 	.word	0x20000d54

08002758 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800275c:	4802      	ldr	r0, [pc, #8]	; (8002768 <USART6_IRQHandler+0x10>)
 800275e:	f005 faad 	bl	8007cbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002762:	bf00      	nop
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	200007d0 	.word	0x200007d0

0800276c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002778:	2300      	movs	r3, #0
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	e00a      	b.n	8002794 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800277e:	f3af 8000 	nop.w
 8002782:	4601      	mov	r1, r0
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	1c5a      	adds	r2, r3, #1
 8002788:	60ba      	str	r2, [r7, #8]
 800278a:	b2ca      	uxtb	r2, r1
 800278c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	3301      	adds	r3, #1
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	429a      	cmp	r2, r3
 800279a:	dbf0      	blt.n	800277e <_read+0x12>
  }

  return len;
 800279c:	687b      	ldr	r3, [r7, #4]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b086      	sub	sp, #24
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	60f8      	str	r0, [r7, #12]
 80027ae:	60b9      	str	r1, [r7, #8]
 80027b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	e009      	b.n	80027cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	60ba      	str	r2, [r7, #8]
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7fe fae5 	bl	8000d90 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	3301      	adds	r3, #1
 80027ca:	617b      	str	r3, [r7, #20]
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	dbf1      	blt.n	80027b8 <_write+0x12>
  }
  return len;
 80027d4:	687b      	ldr	r3, [r7, #4]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3718      	adds	r7, #24
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <_close>:

int _close(int file)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80027e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
 80027fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002806:	605a      	str	r2, [r3, #4]
  return 0;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <_isatty>:

int _isatty(int file)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800281e:	2301      	movs	r3, #1
}
 8002820:	4618      	mov	r0, r3
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
	...

08002848 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002850:	4a14      	ldr	r2, [pc, #80]	; (80028a4 <_sbrk+0x5c>)
 8002852:	4b15      	ldr	r3, [pc, #84]	; (80028a8 <_sbrk+0x60>)
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800285c:	4b13      	ldr	r3, [pc, #76]	; (80028ac <_sbrk+0x64>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d102      	bne.n	800286a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002864:	4b11      	ldr	r3, [pc, #68]	; (80028ac <_sbrk+0x64>)
 8002866:	4a12      	ldr	r2, [pc, #72]	; (80028b0 <_sbrk+0x68>)
 8002868:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800286a:	4b10      	ldr	r3, [pc, #64]	; (80028ac <_sbrk+0x64>)
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4413      	add	r3, r2
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	429a      	cmp	r2, r3
 8002876:	d207      	bcs.n	8002888 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002878:	f009 fe7c 	bl	800c574 <__errno>
 800287c:	4603      	mov	r3, r0
 800287e:	220c      	movs	r2, #12
 8002880:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002882:	f04f 33ff 	mov.w	r3, #4294967295
 8002886:	e009      	b.n	800289c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002888:	4b08      	ldr	r3, [pc, #32]	; (80028ac <_sbrk+0x64>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800288e:	4b07      	ldr	r3, [pc, #28]	; (80028ac <_sbrk+0x64>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4413      	add	r3, r2
 8002896:	4a05      	ldr	r2, [pc, #20]	; (80028ac <_sbrk+0x64>)
 8002898:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800289a:	68fb      	ldr	r3, [r7, #12]
}
 800289c:	4618      	mov	r0, r3
 800289e:	3718      	adds	r7, #24
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20030000 	.word	0x20030000
 80028a8:	00000400 	.word	0x00000400
 80028ac:	20000d9c 	.word	0x20000d9c
 80028b0:	20005830 	.word	0x20005830

080028b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028b8:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <SystemInit+0x20>)
 80028ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028be:	4a05      	ldr	r2, [pc, #20]	; (80028d4 <SystemInit+0x20>)
 80028c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028c8:	bf00      	nop
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <HAL_UART_RxCpltCallback>:
volatile unsigned char bt_rx_buff[COMMAND_LENGTH];  // UART6으로부터 수신된 char를 저장하는 공간(\n을 만날때 까지)
volatile int bt_rx_index=0;  // bt rx_buff의 save위치
volatile int bt_newline_detect_flag=0;  // new line을 만났을때의 indicator 예) ledallon\n

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
	if (huart == &huart3)   // comport master와 연결된 uart
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4a32      	ldr	r2, [pc, #200]	; (80029ac <HAL_UART_RxCpltCallback+0xd4>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d12c      	bne.n	8002942 <HAL_UART_RxCpltCallback+0x6a>
	{
		if (rx_index < COMMAND_LENGTH) // 현재까지 들어온 byte가 40byte를 넘지 않으면
 80028e8:	4b31      	ldr	r3, [pc, #196]	; (80029b0 <HAL_UART_RxCpltCallback+0xd8>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2b27      	cmp	r3, #39	; 0x27
 80028ee:	dc1d      	bgt.n	800292c <HAL_UART_RxCpltCallback+0x54>
		{
			if (rx_data == '\n' || rx_data == '\r')
 80028f0:	4b30      	ldr	r3, [pc, #192]	; (80029b4 <HAL_UART_RxCpltCallback+0xdc>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	2b0a      	cmp	r3, #10
 80028f6:	d003      	beq.n	8002900 <HAL_UART_RxCpltCallback+0x28>
 80028f8:	4b2e      	ldr	r3, [pc, #184]	; (80029b4 <HAL_UART_RxCpltCallback+0xdc>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b0d      	cmp	r3, #13
 80028fe:	d10b      	bne.n	8002918 <HAL_UART_RxCpltCallback+0x40>
			{
				rx_buff[rx_index] = 0; // '\0'
 8002900:	4b2b      	ldr	r3, [pc, #172]	; (80029b0 <HAL_UART_RxCpltCallback+0xd8>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a2c      	ldr	r2, [pc, #176]	; (80029b8 <HAL_UART_RxCpltCallback+0xe0>)
 8002906:	2100      	movs	r1, #0
 8002908:	54d1      	strb	r1, [r2, r3]
				newline_detect_flag=1;   // new line을 만났다는 flag를 set한다.
 800290a:	4b2c      	ldr	r3, [pc, #176]	; (80029bc <HAL_UART_RxCpltCallback+0xe4>)
 800290c:	2201      	movs	r2, #1
 800290e:	601a      	str	r2, [r3, #0]
				rx_index=0;   // 다음 message저장을 위해서 rx_index값을 0으로 한다.
 8002910:	4b27      	ldr	r3, [pc, #156]	; (80029b0 <HAL_UART_RxCpltCallback+0xd8>)
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	e00f      	b.n	8002938 <HAL_UART_RxCpltCallback+0x60>
			}
			else
			{
				rx_buff[rx_index++]=rx_data;
 8002918:	4b25      	ldr	r3, [pc, #148]	; (80029b0 <HAL_UART_RxCpltCallback+0xd8>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	1c5a      	adds	r2, r3, #1
 800291e:	4924      	ldr	r1, [pc, #144]	; (80029b0 <HAL_UART_RxCpltCallback+0xd8>)
 8002920:	600a      	str	r2, [r1, #0]
 8002922:	4a24      	ldr	r2, [pc, #144]	; (80029b4 <HAL_UART_RxCpltCallback+0xdc>)
 8002924:	7811      	ldrb	r1, [r2, #0]
 8002926:	4a24      	ldr	r2, [pc, #144]	; (80029b8 <HAL_UART_RxCpltCallback+0xe0>)
 8002928:	54d1      	strb	r1, [r2, r3]
 800292a:	e005      	b.n	8002938 <HAL_UART_RxCpltCallback+0x60>
			}

		}
		else
		{
			rx_index=0;
 800292c:	4b20      	ldr	r3, [pc, #128]	; (80029b0 <HAL_UART_RxCpltCallback+0xd8>)
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
			printf("Message Overflow !!!!\n");
 8002932:	4823      	ldr	r0, [pc, #140]	; (80029c0 <HAL_UART_RxCpltCallback+0xe8>)
 8002934:	f00a f872 	bl	800ca1c <puts>
		}
		// 주의: 반드시 HAL_UART_Receive_IT를 call 해줘야 다음 INT가 발생이 된다.
		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 8002938:	2201      	movs	r2, #1
 800293a:	491e      	ldr	r1, [pc, #120]	; (80029b4 <HAL_UART_RxCpltCallback+0xdc>)
 800293c:	481b      	ldr	r0, [pc, #108]	; (80029ac <HAL_UART_RxCpltCallback+0xd4>)
 800293e:	f005 f98c 	bl	8007c5a <HAL_UART_Receive_IT>
	}

	if (huart == &huart6)   // BT 와 연결된 uart
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a1f      	ldr	r2, [pc, #124]	; (80029c4 <HAL_UART_RxCpltCallback+0xec>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d12c      	bne.n	80029a4 <HAL_UART_RxCpltCallback+0xcc>
	{
		if (bt_rx_index < COMMAND_LENGTH) // 현재까지 들어온 byte가 40byte를 넘지 않으면
 800294a:	4b1f      	ldr	r3, [pc, #124]	; (80029c8 <HAL_UART_RxCpltCallback+0xf0>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2b27      	cmp	r3, #39	; 0x27
 8002950:	dc1d      	bgt.n	800298e <HAL_UART_RxCpltCallback+0xb6>
		{
			if (bt_rx_data == '\n' || bt_rx_data == '\r')
 8002952:	4b1e      	ldr	r3, [pc, #120]	; (80029cc <HAL_UART_RxCpltCallback+0xf4>)
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	2b0a      	cmp	r3, #10
 8002958:	d003      	beq.n	8002962 <HAL_UART_RxCpltCallback+0x8a>
 800295a:	4b1c      	ldr	r3, [pc, #112]	; (80029cc <HAL_UART_RxCpltCallback+0xf4>)
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b0d      	cmp	r3, #13
 8002960:	d10b      	bne.n	800297a <HAL_UART_RxCpltCallback+0xa2>
			{
				bt_rx_buff[rx_index] = 0; // '\0'
 8002962:	4b13      	ldr	r3, [pc, #76]	; (80029b0 <HAL_UART_RxCpltCallback+0xd8>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a1a      	ldr	r2, [pc, #104]	; (80029d0 <HAL_UART_RxCpltCallback+0xf8>)
 8002968:	2100      	movs	r1, #0
 800296a:	54d1      	strb	r1, [r2, r3]
				bt_newline_detect_flag=1;   // new line을 만났다는 flag를 set한다.
 800296c:	4b19      	ldr	r3, [pc, #100]	; (80029d4 <HAL_UART_RxCpltCallback+0xfc>)
 800296e:	2201      	movs	r2, #1
 8002970:	601a      	str	r2, [r3, #0]
				bt_rx_index=0;   // 다음 message저장을 위해서 rx_index값을 0으로 한다.
 8002972:	4b15      	ldr	r3, [pc, #84]	; (80029c8 <HAL_UART_RxCpltCallback+0xf0>)
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	e00f      	b.n	800299a <HAL_UART_RxCpltCallback+0xc2>
			}
			else
			{
				bt_rx_buff[bt_rx_index++]=bt_rx_data;
 800297a:	4b13      	ldr	r3, [pc, #76]	; (80029c8 <HAL_UART_RxCpltCallback+0xf0>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	1c5a      	adds	r2, r3, #1
 8002980:	4911      	ldr	r1, [pc, #68]	; (80029c8 <HAL_UART_RxCpltCallback+0xf0>)
 8002982:	600a      	str	r2, [r1, #0]
 8002984:	4a11      	ldr	r2, [pc, #68]	; (80029cc <HAL_UART_RxCpltCallback+0xf4>)
 8002986:	7811      	ldrb	r1, [r2, #0]
 8002988:	4a11      	ldr	r2, [pc, #68]	; (80029d0 <HAL_UART_RxCpltCallback+0xf8>)
 800298a:	54d1      	strb	r1, [r2, r3]
 800298c:	e005      	b.n	800299a <HAL_UART_RxCpltCallback+0xc2>
			}

		}
		else
		{
			bt_rx_index=0;
 800298e:	4b0e      	ldr	r3, [pc, #56]	; (80029c8 <HAL_UART_RxCpltCallback+0xf0>)
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
			printf("BT Message Overflow !!!!\n");
 8002994:	4810      	ldr	r0, [pc, #64]	; (80029d8 <HAL_UART_RxCpltCallback+0x100>)
 8002996:	f00a f841 	bl	800ca1c <puts>
		}
		// 주의: 반드시 HAL_UART_Receive_IT를 call 해줘야 다음 INT가 발생이 된다.
		HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 800299a:	2201      	movs	r2, #1
 800299c:	490b      	ldr	r1, [pc, #44]	; (80029cc <HAL_UART_RxCpltCallback+0xf4>)
 800299e:	4809      	ldr	r0, [pc, #36]	; (80029c4 <HAL_UART_RxCpltCallback+0xec>)
 80029a0:	f005 f95b 	bl	8007c5a <HAL_UART_Receive_IT>
	}
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	2000078c 	.word	0x2000078c
 80029b0:	20000dc8 	.word	0x20000dc8
 80029b4:	20000d34 	.word	0x20000d34
 80029b8:	20000da0 	.word	0x20000da0
 80029bc:	20000dcc 	.word	0x20000dcc
 80029c0:	0800dc3c 	.word	0x0800dc3c
 80029c4:	200007d0 	.word	0x200007d0
 80029c8:	20000df8 	.word	0x20000df8
 80029cc:	20000d35 	.word	0x20000d35
 80029d0:	20000dd0 	.word	0x20000dd0
 80029d4:	20000dfc 	.word	0x20000dfc
 80029d8:	0800dc54 	.word	0x0800dc54

080029dc <pc_command_processing>:

void pc_command_processing(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
	if (newline_detect_flag)   // comport master로 부터 완전한 문장이 들어 오면 (\n을 만나면)
 80029e0:	4b3f      	ldr	r3, [pc, #252]	; (8002ae0 <pc_command_processing+0x104>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d079      	beq.n	8002adc <pc_command_processing+0x100>
	{
		newline_detect_flag=0;
 80029e8:	4b3d      	ldr	r3, [pc, #244]	; (8002ae0 <pc_command_processing+0x104>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
		printf("%s\n", rx_buff);
 80029ee:	483d      	ldr	r0, [pc, #244]	; (8002ae4 <pc_command_processing+0x108>)
 80029f0:	f00a f814 	bl	800ca1c <puts>
		if (!strncmp(rx_buff, "led_all_on", strlen("led_all_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 80029f4:	220a      	movs	r2, #10
 80029f6:	493c      	ldr	r1, [pc, #240]	; (8002ae8 <pc_command_processing+0x10c>)
 80029f8:	483a      	ldr	r0, [pc, #232]	; (8002ae4 <pc_command_processing+0x108>)
 80029fa:	f00a f8f4 	bl	800cbe6 <strncmp>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d102      	bne.n	8002a0a <pc_command_processing+0x2e>
		{
			led_all_on();
 8002a04:	f7fe f9ac 	bl	8000d60 <led_all_on>
			return;
 8002a08:	e068      	b.n	8002adc <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_all_off", strlen("led_all_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a0a:	220b      	movs	r2, #11
 8002a0c:	4937      	ldr	r1, [pc, #220]	; (8002aec <pc_command_processing+0x110>)
 8002a0e:	4835      	ldr	r0, [pc, #212]	; (8002ae4 <pc_command_processing+0x108>)
 8002a10:	f00a f8e9 	bl	800cbe6 <strncmp>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d102      	bne.n	8002a20 <pc_command_processing+0x44>
		{
			led_all_off();
 8002a1a:	f7fe f9ad 	bl	8000d78 <led_all_off>
			return;
 8002a1e:	e05d      	b.n	8002adc <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_on_down", strlen("led_on_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a20:	220b      	movs	r2, #11
 8002a22:	4933      	ldr	r1, [pc, #204]	; (8002af0 <pc_command_processing+0x114>)
 8002a24:	482f      	ldr	r0, [pc, #188]	; (8002ae4 <pc_command_processing+0x108>)
 8002a26:	f00a f8de 	bl	800cbe6 <strncmp>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d102      	bne.n	8002a36 <pc_command_processing+0x5a>
		{
			led_on_down();
 8002a30:	f7fe f966 	bl	8000d00 <led_on_down>
			return;
 8002a34:	e052      	b.n	8002adc <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_on_up", strlen("led_on_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a36:	2209      	movs	r2, #9
 8002a38:	492e      	ldr	r1, [pc, #184]	; (8002af4 <pc_command_processing+0x118>)
 8002a3a:	482a      	ldr	r0, [pc, #168]	; (8002ae4 <pc_command_processing+0x108>)
 8002a3c:	f00a f8d3 	bl	800cbe6 <strncmp>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d102      	bne.n	8002a4c <pc_command_processing+0x70>
		{
			led_on_up();
 8002a46:	f7fe f92b 	bl	8000ca0 <led_on_up>
			return;
 8002a4a:	e047      	b.n	8002adc <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "flower_on", strlen("flower_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a4c:	2209      	movs	r2, #9
 8002a4e:	492a      	ldr	r1, [pc, #168]	; (8002af8 <pc_command_processing+0x11c>)
 8002a50:	4824      	ldr	r0, [pc, #144]	; (8002ae4 <pc_command_processing+0x108>)
 8002a52:	f00a f8c8 	bl	800cbe6 <strncmp>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d102      	bne.n	8002a62 <pc_command_processing+0x86>
		{
			flower_on();
 8002a5c:	f7fe f880 	bl	8000b60 <flower_on>
			return;
 8002a60:	e03c      	b.n	8002adc <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "flower_off", strlen("flower_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a62:	220a      	movs	r2, #10
 8002a64:	4925      	ldr	r1, [pc, #148]	; (8002afc <pc_command_processing+0x120>)
 8002a66:	481f      	ldr	r0, [pc, #124]	; (8002ae4 <pc_command_processing+0x108>)
 8002a68:	f00a f8bd 	bl	800cbe6 <strncmp>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d102      	bne.n	8002a78 <pc_command_processing+0x9c>
		{
			flower_off();
 8002a72:	f7fe f8a5 	bl	8000bc0 <flower_off>
			return;
 8002a76:	e031      	b.n	8002adc <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_keepon_up", strlen("led_keepon_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a78:	220d      	movs	r2, #13
 8002a7a:	4921      	ldr	r1, [pc, #132]	; (8002b00 <pc_command_processing+0x124>)
 8002a7c:	4819      	ldr	r0, [pc, #100]	; (8002ae4 <pc_command_processing+0x108>)
 8002a7e:	f00a f8b2 	bl	800cbe6 <strncmp>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d102      	bne.n	8002a8e <pc_command_processing+0xb2>
		{
			led_keepon_up();
 8002a88:	f7fe f8ca 	bl	8000c20 <led_keepon_up>
			return;
 8002a8c:	e026      	b.n	8002adc <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "led_keepon_down", strlen("led_keepon_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a8e:	220f      	movs	r2, #15
 8002a90:	491c      	ldr	r1, [pc, #112]	; (8002b04 <pc_command_processing+0x128>)
 8002a92:	4814      	ldr	r0, [pc, #80]	; (8002ae4 <pc_command_processing+0x108>)
 8002a94:	f00a f8a7 	bl	800cbe6 <strncmp>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d102      	bne.n	8002aa4 <pc_command_processing+0xc8>
		{
			led_keepon_down();
 8002a9e:	f7fe f8df 	bl	8000c60 <led_keepon_down>
			return;
 8002aa2:	e01b      	b.n	8002adc <pc_command_processing+0x100>
		}
		//dht11time150
		if (!strncmp(rx_buff, "dht11time", strlen("dht11time")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002aa4:	2209      	movs	r2, #9
 8002aa6:	4918      	ldr	r1, [pc, #96]	; (8002b08 <pc_command_processing+0x12c>)
 8002aa8:	480e      	ldr	r0, [pc, #56]	; (8002ae4 <pc_command_processing+0x108>)
 8002aaa:	f00a f89c 	bl	800cbe6 <strncmp>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d107      	bne.n	8002ac4 <pc_command_processing+0xe8>
		{
			dht11time = atoi(rx_buff+9);
 8002ab4:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <pc_command_processing+0x130>)
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f009 fd58 	bl	800c56c <atoi>
 8002abc:	4603      	mov	r3, r0
 8002abe:	4a14      	ldr	r2, [pc, #80]	; (8002b10 <pc_command_processing+0x134>)
 8002ac0:	6013      	str	r3, [r2, #0]
			return;
 8002ac2:	e00b      	b.n	8002adc <pc_command_processing+0x100>
		}
		if (!strncmp(rx_buff, "setrtc", strlen("setrtc")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002ac4:	2206      	movs	r2, #6
 8002ac6:	4913      	ldr	r1, [pc, #76]	; (8002b14 <pc_command_processing+0x138>)
 8002ac8:	4806      	ldr	r0, [pc, #24]	; (8002ae4 <pc_command_processing+0x108>)
 8002aca:	f00a f88c 	bl	800cbe6 <strncmp>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d103      	bne.n	8002adc <pc_command_processing+0x100>
		{
			set_rtc(rx_buff);
 8002ad4:	4803      	ldr	r0, [pc, #12]	; (8002ae4 <pc_command_processing+0x108>)
 8002ad6:	f7fd ffa1 	bl	8000a1c <set_rtc>
			return;
 8002ada:	bf00      	nop
		}

	}
}
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000dcc 	.word	0x20000dcc
 8002ae4:	20000da0 	.word	0x20000da0
 8002ae8:	0800dc70 	.word	0x0800dc70
 8002aec:	0800dc7c 	.word	0x0800dc7c
 8002af0:	0800dc88 	.word	0x0800dc88
 8002af4:	0800dc94 	.word	0x0800dc94
 8002af8:	0800dca0 	.word	0x0800dca0
 8002afc:	0800dcac 	.word	0x0800dcac
 8002b00:	0800dcb8 	.word	0x0800dcb8
 8002b04:	0800dcc8 	.word	0x0800dcc8
 8002b08:	0800dcd8 	.word	0x0800dcd8
 8002b0c:	20000da9 	.word	0x20000da9
 8002b10:	20000000 	.word	0x20000000
 8002b14:	0800dce4 	.word	0x0800dce4

08002b18 <bt_command_processing>:

void bt_command_processing(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
	if (bt_newline_detect_flag)   // comport master로 부터 완전한 문장이 들어 오면 (\n을 만나면)
 8002b1c:	4b31      	ldr	r3, [pc, #196]	; (8002be4 <bt_command_processing+0xcc>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d05d      	beq.n	8002be0 <bt_command_processing+0xc8>
	{
		bt_newline_detect_flag=0;
 8002b24:	4b2f      	ldr	r3, [pc, #188]	; (8002be4 <bt_command_processing+0xcc>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	601a      	str	r2, [r3, #0]
		printf("%s\n", bt_rx_buff);
 8002b2a:	482f      	ldr	r0, [pc, #188]	; (8002be8 <bt_command_processing+0xd0>)
 8002b2c:	f009 ff76 	bl	800ca1c <puts>
		if (!strncmp(bt_rx_buff, "led_all_on", strlen("led_all_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002b30:	220a      	movs	r2, #10
 8002b32:	492e      	ldr	r1, [pc, #184]	; (8002bec <bt_command_processing+0xd4>)
 8002b34:	482c      	ldr	r0, [pc, #176]	; (8002be8 <bt_command_processing+0xd0>)
 8002b36:	f00a f856 	bl	800cbe6 <strncmp>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d102      	bne.n	8002b46 <bt_command_processing+0x2e>
		{
			led_all_on();
 8002b40:	f7fe f90e 	bl	8000d60 <led_all_on>
			return;
 8002b44:	e04c      	b.n	8002be0 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_all_off", strlen("led_all_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002b46:	220b      	movs	r2, #11
 8002b48:	4929      	ldr	r1, [pc, #164]	; (8002bf0 <bt_command_processing+0xd8>)
 8002b4a:	4827      	ldr	r0, [pc, #156]	; (8002be8 <bt_command_processing+0xd0>)
 8002b4c:	f00a f84b 	bl	800cbe6 <strncmp>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d102      	bne.n	8002b5c <bt_command_processing+0x44>
		{
			led_all_off();
 8002b56:	f7fe f90f 	bl	8000d78 <led_all_off>
			return;
 8002b5a:	e041      	b.n	8002be0 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_on_down", strlen("led_on_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002b5c:	220b      	movs	r2, #11
 8002b5e:	4925      	ldr	r1, [pc, #148]	; (8002bf4 <bt_command_processing+0xdc>)
 8002b60:	4821      	ldr	r0, [pc, #132]	; (8002be8 <bt_command_processing+0xd0>)
 8002b62:	f00a f840 	bl	800cbe6 <strncmp>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d102      	bne.n	8002b72 <bt_command_processing+0x5a>
		{
			led_on_down();
 8002b6c:	f7fe f8c8 	bl	8000d00 <led_on_down>
			return;
 8002b70:	e036      	b.n	8002be0 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_on_up", strlen("led_on_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002b72:	2209      	movs	r2, #9
 8002b74:	4920      	ldr	r1, [pc, #128]	; (8002bf8 <bt_command_processing+0xe0>)
 8002b76:	481c      	ldr	r0, [pc, #112]	; (8002be8 <bt_command_processing+0xd0>)
 8002b78:	f00a f835 	bl	800cbe6 <strncmp>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d102      	bne.n	8002b88 <bt_command_processing+0x70>
		{
			led_on_up();
 8002b82:	f7fe f88d 	bl	8000ca0 <led_on_up>
			return;
 8002b86:	e02b      	b.n	8002be0 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "flower_on", strlen("flower_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002b88:	2209      	movs	r2, #9
 8002b8a:	491c      	ldr	r1, [pc, #112]	; (8002bfc <bt_command_processing+0xe4>)
 8002b8c:	4816      	ldr	r0, [pc, #88]	; (8002be8 <bt_command_processing+0xd0>)
 8002b8e:	f00a f82a 	bl	800cbe6 <strncmp>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d102      	bne.n	8002b9e <bt_command_processing+0x86>
		{
			flower_on();
 8002b98:	f7fd ffe2 	bl	8000b60 <flower_on>
			return;
 8002b9c:	e020      	b.n	8002be0 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "flower_off", strlen("flower_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002b9e:	220a      	movs	r2, #10
 8002ba0:	4917      	ldr	r1, [pc, #92]	; (8002c00 <bt_command_processing+0xe8>)
 8002ba2:	4811      	ldr	r0, [pc, #68]	; (8002be8 <bt_command_processing+0xd0>)
 8002ba4:	f00a f81f 	bl	800cbe6 <strncmp>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d102      	bne.n	8002bb4 <bt_command_processing+0x9c>
		{
			flower_off();
 8002bae:	f7fe f807 	bl	8000bc0 <flower_off>
			return;
 8002bb2:	e015      	b.n	8002be0 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_keepon_up", strlen("led_keepon_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002bb4:	220d      	movs	r2, #13
 8002bb6:	4913      	ldr	r1, [pc, #76]	; (8002c04 <bt_command_processing+0xec>)
 8002bb8:	480b      	ldr	r0, [pc, #44]	; (8002be8 <bt_command_processing+0xd0>)
 8002bba:	f00a f814 	bl	800cbe6 <strncmp>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d102      	bne.n	8002bca <bt_command_processing+0xb2>
		{
			led_keepon_up();
 8002bc4:	f7fe f82c 	bl	8000c20 <led_keepon_up>
			return;
 8002bc8:	e00a      	b.n	8002be0 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_keepon_down", strlen("led_keepon_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002bca:	220f      	movs	r2, #15
 8002bcc:	490e      	ldr	r1, [pc, #56]	; (8002c08 <bt_command_processing+0xf0>)
 8002bce:	4806      	ldr	r0, [pc, #24]	; (8002be8 <bt_command_processing+0xd0>)
 8002bd0:	f00a f809 	bl	800cbe6 <strncmp>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d102      	bne.n	8002be0 <bt_command_processing+0xc8>
		{
			led_keepon_down();
 8002bda:	f7fe f841 	bl	8000c60 <led_keepon_down>
			return;
 8002bde:	bf00      	nop
		}
	}
}
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20000dfc 	.word	0x20000dfc
 8002be8:	20000dd0 	.word	0x20000dd0
 8002bec:	0800dc70 	.word	0x0800dc70
 8002bf0:	0800dc7c 	.word	0x0800dc7c
 8002bf4:	0800dc88 	.word	0x0800dc88
 8002bf8:	0800dc94 	.word	0x0800dc94
 8002bfc:	0800dca0 	.word	0x0800dca0
 8002c00:	0800dcac 	.word	0x0800dcac
 8002c04:	0800dcb8 	.word	0x0800dcb8
 8002c08:	0800dcc8 	.word	0x0800dcc8

08002c0c <HAL_TIM_IC_CaptureCallback>:
// 1. Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c에 가서
//  HAL_TIM_IC_CaptureCallback를 잘라내기를 해서 이곳으로 가져 온다.
// 2. 초음파 센서의 ECHO핀의 상승 에지와 하강에지 발생시 이곳으로 들어 온다.
volatile uint8_t  is_first_capture=0;  // 0:상승에지 1:하강에지
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a13      	ldr	r2, [pc, #76]	; (8002c68 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d11f      	bne.n	8002c5e <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if (is_first_capture == 0)   // 상승에지
 8002c1e:	4b13      	ldr	r3, [pc, #76]	; (8002c6c <HAL_TIM_IC_CaptureCallback+0x60>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d107      	bne.n	8002c38 <HAL_TIM_IC_CaptureCallback+0x2c>
		{
			__HAL_TIM_SET_COUNTER(htim,0);   // clear H/W counter
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	625a      	str	r2, [r3, #36]	; 0x24
			is_first_capture=1;  // 상승에지를 만났다는 flag변수 indicator를 set
 8002c30:	4b0e      	ldr	r3, [pc, #56]	; (8002c6c <HAL_TIM_IC_CaptureCallback+0x60>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	701a      	strb	r2, [r3, #0]
			is_first_capture=0;  // 다음 echo 펄스를 count하기 위해 변수 초기화
			distance=HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // 현재까지 count한 펄스수를 읽어 온다.
			ic_cpt_finish_flag=1;   // 초음파 측정 완료
		}
	}
}
 8002c36:	e012      	b.n	8002c5e <HAL_TIM_IC_CaptureCallback+0x52>
		else if (is_first_capture == 1)   // 하강 에지를 만나면
 8002c38:	4b0c      	ldr	r3, [pc, #48]	; (8002c6c <HAL_TIM_IC_CaptureCallback+0x60>)
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d10d      	bne.n	8002c5e <HAL_TIM_IC_CaptureCallback+0x52>
			is_first_capture=0;  // 다음 echo 펄스를 count하기 위해 변수 초기화
 8002c42:	4b0a      	ldr	r3, [pc, #40]	; (8002c6c <HAL_TIM_IC_CaptureCallback+0x60>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	701a      	strb	r2, [r3, #0]
			distance=HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // 현재까지 count한 펄스수를 읽어 온다.
 8002c48:	2100      	movs	r1, #0
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f004 f9fa 	bl	8007044 <HAL_TIM_ReadCapturedValue>
 8002c50:	4603      	mov	r3, r0
 8002c52:	461a      	mov	r2, r3
 8002c54:	4b06      	ldr	r3, [pc, #24]	; (8002c70 <HAL_TIM_IC_CaptureCallback+0x64>)
 8002c56:	601a      	str	r2, [r3, #0]
			ic_cpt_finish_flag=1;   // 초음파 측정 완료
 8002c58:	4b06      	ldr	r3, [pc, #24]	; (8002c74 <HAL_TIM_IC_CaptureCallback+0x68>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]
}
 8002c5e:	bf00      	nop
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40000400 	.word	0x40000400
 8002c6c:	20000e08 	.word	0x20000e08
 8002c70:	20000e00 	.word	0x20000e00
 8002c74:	20000e04 	.word	0x20000e04

08002c78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002c78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cb0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c7c:	480d      	ldr	r0, [pc, #52]	; (8002cb4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c7e:	490e      	ldr	r1, [pc, #56]	; (8002cb8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c80:	4a0e      	ldr	r2, [pc, #56]	; (8002cbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c84:	e002      	b.n	8002c8c <LoopCopyDataInit>

08002c86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c8a:	3304      	adds	r3, #4

08002c8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c90:	d3f9      	bcc.n	8002c86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c92:	4a0b      	ldr	r2, [pc, #44]	; (8002cc0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c94:	4c0b      	ldr	r4, [pc, #44]	; (8002cc4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c98:	e001      	b.n	8002c9e <LoopFillZerobss>

08002c9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c9c:	3204      	adds	r2, #4

08002c9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ca0:	d3fb      	bcc.n	8002c9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ca2:	f7ff fe07 	bl	80028b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ca6:	f009 fd61 	bl	800c76c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002caa:	f7fe f8e9 	bl	8000e80 <main>
  bx  lr    
 8002cae:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002cb0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cb8:	20000114 	.word	0x20000114
  ldr r2, =_sidata
 8002cbc:	0800df64 	.word	0x0800df64
  ldr r2, =_sbss
 8002cc0:	20000114 	.word	0x20000114
  ldr r4, =_ebss
 8002cc4:	20005830 	.word	0x20005830

08002cc8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cc8:	e7fe      	b.n	8002cc8 <CAN1_RX0_IRQHandler>
	...

08002ccc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cd0:	4b0e      	ldr	r3, [pc, #56]	; (8002d0c <HAL_Init+0x40>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a0d      	ldr	r2, [pc, #52]	; (8002d0c <HAL_Init+0x40>)
 8002cd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cdc:	4b0b      	ldr	r3, [pc, #44]	; (8002d0c <HAL_Init+0x40>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a0a      	ldr	r2, [pc, #40]	; (8002d0c <HAL_Init+0x40>)
 8002ce2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ce6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ce8:	4b08      	ldr	r3, [pc, #32]	; (8002d0c <HAL_Init+0x40>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a07      	ldr	r2, [pc, #28]	; (8002d0c <HAL_Init+0x40>)
 8002cee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cf4:	2003      	movs	r0, #3
 8002cf6:	f000 fd88 	bl	800380a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cfa:	200f      	movs	r0, #15
 8002cfc:	f7ff fc2a 	bl	8002554 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d00:	f7ff f83a 	bl	8001d78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40023c00 	.word	0x40023c00

08002d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d14:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <HAL_IncTick+0x20>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <HAL_IncTick+0x24>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4413      	add	r3, r2
 8002d20:	4a04      	ldr	r2, [pc, #16]	; (8002d34 <HAL_IncTick+0x24>)
 8002d22:	6013      	str	r3, [r2, #0]
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	200000a8 	.word	0x200000a8
 8002d34:	20000e0c 	.word	0x20000e0c

08002d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d3c:	4b03      	ldr	r3, [pc, #12]	; (8002d4c <HAL_GetTick+0x14>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	20000e0c 	.word	0x20000e0c

08002d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d58:	f7ff ffee 	bl	8002d38 <HAL_GetTick>
 8002d5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d68:	d005      	beq.n	8002d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <HAL_Delay+0x44>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	4413      	add	r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d76:	bf00      	nop
 8002d78:	f7ff ffde 	bl	8002d38 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d8f7      	bhi.n	8002d78 <HAL_Delay+0x28>
  {
  }
}
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	3710      	adds	r7, #16
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	200000a8 	.word	0x200000a8

08002d98 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002da0:	2300      	movs	r3, #0
 8002da2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d101      	bne.n	8002dae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e033      	b.n	8002e16 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d109      	bne.n	8002dca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7ff f80a 	bl	8001dd0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dce:	f003 0310 	and.w	r3, r3, #16
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d118      	bne.n	8002e08 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002dde:	f023 0302 	bic.w	r3, r3, #2
 8002de2:	f043 0202 	orr.w	r2, r3, #2
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 fb5a 	bl	80034a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f023 0303 	bic.w	r3, r3, #3
 8002dfe:	f043 0201 	orr.w	r2, r3, #1
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	641a      	str	r2, [r3, #64]	; 0x40
 8002e06:	e001      	b.n	8002e0c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d101      	bne.n	8002e3a <HAL_ADC_Start_IT+0x1a>
 8002e36:	2302      	movs	r3, #2
 8002e38:	e0bd      	b.n	8002fb6 <HAL_ADC_Start_IT+0x196>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d018      	beq.n	8002e82 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689a      	ldr	r2, [r3, #8]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f042 0201 	orr.w	r2, r2, #1
 8002e5e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e60:	4b58      	ldr	r3, [pc, #352]	; (8002fc4 <HAL_ADC_Start_IT+0x1a4>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a58      	ldr	r2, [pc, #352]	; (8002fc8 <HAL_ADC_Start_IT+0x1a8>)
 8002e66:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6a:	0c9a      	lsrs	r2, r3, #18
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	4413      	add	r3, r2
 8002e72:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002e74:	e002      	b.n	8002e7c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1f9      	bne.n	8002e76 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	f040 8085 	bne.w	8002f9c <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e96:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e9a:	f023 0301 	bic.w	r3, r3, #1
 8002e9e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d007      	beq.n	8002ec4 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ebc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ed0:	d106      	bne.n	8002ee0 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed6:	f023 0206 	bic.w	r2, r3, #6
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	645a      	str	r2, [r3, #68]	; 0x44
 8002ede:	e002      	b.n	8002ee6 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002eee:	4b37      	ldr	r3, [pc, #220]	; (8002fcc <HAL_ADC_Start_IT+0x1ac>)
 8002ef0:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002efa:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6812      	ldr	r2, [r2, #0]
 8002f06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f0a:	f043 0320 	orr.w	r3, r3, #32
 8002f0e:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 031f 	and.w	r3, r3, #31
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d12a      	bne.n	8002f72 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a2b      	ldr	r2, [pc, #172]	; (8002fd0 <HAL_ADC_Start_IT+0x1b0>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d015      	beq.n	8002f52 <HAL_ADC_Start_IT+0x132>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a2a      	ldr	r2, [pc, #168]	; (8002fd4 <HAL_ADC_Start_IT+0x1b4>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d105      	bne.n	8002f3c <HAL_ADC_Start_IT+0x11c>
 8002f30:	4b26      	ldr	r3, [pc, #152]	; (8002fcc <HAL_ADC_Start_IT+0x1ac>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 031f 	and.w	r3, r3, #31
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00a      	beq.n	8002f52 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a25      	ldr	r2, [pc, #148]	; (8002fd8 <HAL_ADC_Start_IT+0x1b8>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d136      	bne.n	8002fb4 <HAL_ADC_Start_IT+0x194>
 8002f46:	4b21      	ldr	r3, [pc, #132]	; (8002fcc <HAL_ADC_Start_IT+0x1ac>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f003 0310 	and.w	r3, r3, #16
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d130      	bne.n	8002fb4 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d129      	bne.n	8002fb4 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002f6e:	609a      	str	r2, [r3, #8]
 8002f70:	e020      	b.n	8002fb4 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a16      	ldr	r2, [pc, #88]	; (8002fd0 <HAL_ADC_Start_IT+0x1b0>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d11b      	bne.n	8002fb4 <HAL_ADC_Start_IT+0x194>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d114      	bne.n	8002fb4 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002f98:	609a      	str	r2, [r3, #8]
 8002f9a:	e00b      	b.n	8002fb4 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa0:	f043 0210 	orr.w	r2, r3, #16
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fac:	f043 0201 	orr.w	r2, r3, #1
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3714      	adds	r7, #20
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	200000a0 	.word	0x200000a0
 8002fc8:	431bde83 	.word	0x431bde83
 8002fcc:	40012300 	.word	0x40012300
 8002fd0:	40012000 	.word	0x40012000
 8002fd4:	40012100 	.word	0x40012100
 8002fd8:	40012200 	.word	0x40012200

08002fdc <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	617b      	str	r3, [r7, #20]
 8002fe8:	2300      	movs	r3, #0
 8002fea:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	f003 0320 	and.w	r3, r3, #32
 800300a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d049      	beq.n	80030a6 <HAL_ADC_IRQHandler+0xca>
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d046      	beq.n	80030a6 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301c:	f003 0310 	and.w	r3, r3, #16
 8003020:	2b00      	cmp	r3, #0
 8003022:	d105      	bne.n	8003030 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d12b      	bne.n	8003096 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003042:	2b00      	cmp	r3, #0
 8003044:	d127      	bne.n	8003096 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003050:	2b00      	cmp	r3, #0
 8003052:	d006      	beq.n	8003062 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800305e:	2b00      	cmp	r3, #0
 8003060:	d119      	bne.n	8003096 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f022 0220 	bic.w	r2, r2, #32
 8003070:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003082:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d105      	bne.n	8003096 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	f043 0201 	orr.w	r2, r3, #1
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7fd fed4 	bl	8000e44 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0212 	mvn.w	r2, #18
 80030a4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f003 0304 	and.w	r3, r3, #4
 80030ac:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030b4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d057      	beq.n	800316c <HAL_ADC_IRQHandler+0x190>
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d054      	beq.n	800316c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	f003 0310 	and.w	r3, r3, #16
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d105      	bne.n	80030da <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d139      	bne.n	800315c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ee:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d006      	beq.n	8003104 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003100:	2b00      	cmp	r3, #0
 8003102:	d12b      	bne.n	800315c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800310e:	2b00      	cmp	r3, #0
 8003110:	d124      	bne.n	800315c <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800311c:	2b00      	cmp	r3, #0
 800311e:	d11d      	bne.n	800315c <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003124:	2b00      	cmp	r3, #0
 8003126:	d119      	bne.n	800315c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003136:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800314c:	2b00      	cmp	r3, #0
 800314e:	d105      	bne.n	800315c <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 fa9d 	bl	800369c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f06f 020c 	mvn.w	r2, #12
 800316a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800317a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d017      	beq.n	80031b2 <HAL_ADC_IRQHandler+0x1d6>
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d014      	beq.n	80031b2 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b01      	cmp	r3, #1
 8003194:	d10d      	bne.n	80031b2 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f837 	bl	8003216 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f06f 0201 	mvn.w	r2, #1
 80031b0:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f003 0320 	and.w	r3, r3, #32
 80031b8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031c0:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d015      	beq.n	80031f4 <HAL_ADC_IRQHandler+0x218>
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d012      	beq.n	80031f4 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d2:	f043 0202 	orr.w	r2, r3, #2
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f06f 0220 	mvn.w	r2, #32
 80031e2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f000 f820 	bl	800322a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f06f 0220 	mvn.w	r2, #32
 80031f2:	601a      	str	r2, [r3, #0]
  }
}
 80031f4:	bf00      	nop
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800320a:	4618      	mov	r0, r3
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800322a:	b480      	push	{r7}
 800322c:	b083      	sub	sp, #12
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
	...

08003240 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800324a:	2300      	movs	r3, #0
 800324c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003254:	2b01      	cmp	r3, #1
 8003256:	d101      	bne.n	800325c <HAL_ADC_ConfigChannel+0x1c>
 8003258:	2302      	movs	r3, #2
 800325a:	e113      	b.n	8003484 <HAL_ADC_ConfigChannel+0x244>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2b09      	cmp	r3, #9
 800326a:	d925      	bls.n	80032b8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68d9      	ldr	r1, [r3, #12]
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	b29b      	uxth	r3, r3
 8003278:	461a      	mov	r2, r3
 800327a:	4613      	mov	r3, r2
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	4413      	add	r3, r2
 8003280:	3b1e      	subs	r3, #30
 8003282:	2207      	movs	r2, #7
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	43da      	mvns	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	400a      	ands	r2, r1
 8003290:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68d9      	ldr	r1, [r3, #12]
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	4618      	mov	r0, r3
 80032a4:	4603      	mov	r3, r0
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	4403      	add	r3, r0
 80032aa:	3b1e      	subs	r3, #30
 80032ac:	409a      	lsls	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	430a      	orrs	r2, r1
 80032b4:	60da      	str	r2, [r3, #12]
 80032b6:	e022      	b.n	80032fe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6919      	ldr	r1, [r3, #16]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	461a      	mov	r2, r3
 80032c6:	4613      	mov	r3, r2
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	4413      	add	r3, r2
 80032cc:	2207      	movs	r2, #7
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43da      	mvns	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	400a      	ands	r2, r1
 80032da:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6919      	ldr	r1, [r3, #16]
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	689a      	ldr	r2, [r3, #8]
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	4618      	mov	r0, r3
 80032ee:	4603      	mov	r3, r0
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	4403      	add	r3, r0
 80032f4:	409a      	lsls	r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b06      	cmp	r3, #6
 8003304:	d824      	bhi.n	8003350 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	4613      	mov	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4413      	add	r3, r2
 8003316:	3b05      	subs	r3, #5
 8003318:	221f      	movs	r2, #31
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	43da      	mvns	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	400a      	ands	r2, r1
 8003326:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	b29b      	uxth	r3, r3
 8003334:	4618      	mov	r0, r3
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	3b05      	subs	r3, #5
 8003342:	fa00 f203 	lsl.w	r2, r0, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	635a      	str	r2, [r3, #52]	; 0x34
 800334e:	e04c      	b.n	80033ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	2b0c      	cmp	r3, #12
 8003356:	d824      	bhi.n	80033a2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	4413      	add	r3, r2
 8003368:	3b23      	subs	r3, #35	; 0x23
 800336a:	221f      	movs	r2, #31
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43da      	mvns	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	400a      	ands	r2, r1
 8003378:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	b29b      	uxth	r3, r3
 8003386:	4618      	mov	r0, r3
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	3b23      	subs	r3, #35	; 0x23
 8003394:	fa00 f203 	lsl.w	r2, r0, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	631a      	str	r2, [r3, #48]	; 0x30
 80033a0:	e023      	b.n	80033ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	4613      	mov	r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	4413      	add	r3, r2
 80033b2:	3b41      	subs	r3, #65	; 0x41
 80033b4:	221f      	movs	r2, #31
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43da      	mvns	r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	400a      	ands	r2, r1
 80033c2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	4618      	mov	r0, r3
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	4613      	mov	r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4413      	add	r3, r2
 80033dc:	3b41      	subs	r3, #65	; 0x41
 80033de:	fa00 f203 	lsl.w	r2, r0, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033ea:	4b29      	ldr	r3, [pc, #164]	; (8003490 <HAL_ADC_ConfigChannel+0x250>)
 80033ec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a28      	ldr	r2, [pc, #160]	; (8003494 <HAL_ADC_ConfigChannel+0x254>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d10f      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x1d8>
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2b12      	cmp	r3, #18
 80033fe:	d10b      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a1d      	ldr	r2, [pc, #116]	; (8003494 <HAL_ADC_ConfigChannel+0x254>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d12b      	bne.n	800347a <HAL_ADC_ConfigChannel+0x23a>
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a1c      	ldr	r2, [pc, #112]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d003      	beq.n	8003434 <HAL_ADC_ConfigChannel+0x1f4>
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b11      	cmp	r3, #17
 8003432:	d122      	bne.n	800347a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a11      	ldr	r2, [pc, #68]	; (8003498 <HAL_ADC_ConfigChannel+0x258>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d111      	bne.n	800347a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003456:	4b11      	ldr	r3, [pc, #68]	; (800349c <HAL_ADC_ConfigChannel+0x25c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a11      	ldr	r2, [pc, #68]	; (80034a0 <HAL_ADC_ConfigChannel+0x260>)
 800345c:	fba2 2303 	umull	r2, r3, r2, r3
 8003460:	0c9a      	lsrs	r2, r3, #18
 8003462:	4613      	mov	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4413      	add	r3, r2
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800346c:	e002      	b.n	8003474 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	3b01      	subs	r3, #1
 8003472:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1f9      	bne.n	800346e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3714      	adds	r7, #20
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr
 8003490:	40012300 	.word	0x40012300
 8003494:	40012000 	.word	0x40012000
 8003498:	10000012 	.word	0x10000012
 800349c:	200000a0 	.word	0x200000a0
 80034a0:	431bde83 	.word	0x431bde83

080034a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034ac:	4b79      	ldr	r3, [pc, #484]	; (8003694 <ADC_Init+0x1f0>)
 80034ae:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	431a      	orrs	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	6859      	ldr	r1, [r3, #4]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	021a      	lsls	r2, r3, #8
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80034fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6859      	ldr	r1, [r3, #4]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	430a      	orrs	r2, r1
 800350e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800351e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6899      	ldr	r1, [r3, #8]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	68da      	ldr	r2, [r3, #12]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	430a      	orrs	r2, r1
 8003530:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003536:	4a58      	ldr	r2, [pc, #352]	; (8003698 <ADC_Init+0x1f4>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d022      	beq.n	8003582 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	689a      	ldr	r2, [r3, #8]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800354a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6899      	ldr	r1, [r3, #8]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800356c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6899      	ldr	r1, [r3, #8]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	430a      	orrs	r2, r1
 800357e:	609a      	str	r2, [r3, #8]
 8003580:	e00f      	b.n	80035a2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003590:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689a      	ldr	r2, [r3, #8]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689a      	ldr	r2, [r3, #8]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 0202 	bic.w	r2, r2, #2
 80035b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	6899      	ldr	r1, [r3, #8]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	7e1b      	ldrb	r3, [r3, #24]
 80035bc:	005a      	lsls	r2, r3, #1
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01b      	beq.n	8003608 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80035ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6859      	ldr	r1, [r3, #4]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fa:	3b01      	subs	r3, #1
 80035fc:	035a      	lsls	r2, r3, #13
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	605a      	str	r2, [r3, #4]
 8003606:	e007      	b.n	8003618 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003616:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003626:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	3b01      	subs	r3, #1
 8003634:	051a      	lsls	r2, r3, #20
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	430a      	orrs	r2, r1
 800363c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800364c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6899      	ldr	r1, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800365a:	025a      	lsls	r2, r3, #9
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	430a      	orrs	r2, r1
 8003662:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689a      	ldr	r2, [r3, #8]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003672:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6899      	ldr	r1, [r3, #8]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	029a      	lsls	r2, r3, #10
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	430a      	orrs	r2, r1
 8003686:	609a      	str	r2, [r3, #8]
}
 8003688:	bf00      	nop
 800368a:	3714      	adds	r7, #20
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr
 8003694:	40012300 	.word	0x40012300
 8003698:	0f000001 	.word	0x0f000001

0800369c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f003 0307 	and.w	r3, r3, #7
 80036be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036c0:	4b0c      	ldr	r3, [pc, #48]	; (80036f4 <__NVIC_SetPriorityGrouping+0x44>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036cc:	4013      	ands	r3, r2
 80036ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036e2:	4a04      	ldr	r2, [pc, #16]	; (80036f4 <__NVIC_SetPriorityGrouping+0x44>)
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	60d3      	str	r3, [r2, #12]
}
 80036e8:	bf00      	nop
 80036ea:	3714      	adds	r7, #20
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	e000ed00 	.word	0xe000ed00

080036f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036fc:	4b04      	ldr	r3, [pc, #16]	; (8003710 <__NVIC_GetPriorityGrouping+0x18>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	0a1b      	lsrs	r3, r3, #8
 8003702:	f003 0307 	and.w	r3, r3, #7
}
 8003706:	4618      	mov	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	e000ed00 	.word	0xe000ed00

08003714 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800371e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003722:	2b00      	cmp	r3, #0
 8003724:	db0b      	blt.n	800373e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003726:	79fb      	ldrb	r3, [r7, #7]
 8003728:	f003 021f 	and.w	r2, r3, #31
 800372c:	4907      	ldr	r1, [pc, #28]	; (800374c <__NVIC_EnableIRQ+0x38>)
 800372e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003732:	095b      	lsrs	r3, r3, #5
 8003734:	2001      	movs	r0, #1
 8003736:	fa00 f202 	lsl.w	r2, r0, r2
 800373a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	e000e100 	.word	0xe000e100

08003750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	4603      	mov	r3, r0
 8003758:	6039      	str	r1, [r7, #0]
 800375a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800375c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003760:	2b00      	cmp	r3, #0
 8003762:	db0a      	blt.n	800377a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	b2da      	uxtb	r2, r3
 8003768:	490c      	ldr	r1, [pc, #48]	; (800379c <__NVIC_SetPriority+0x4c>)
 800376a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376e:	0112      	lsls	r2, r2, #4
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	440b      	add	r3, r1
 8003774:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003778:	e00a      	b.n	8003790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	b2da      	uxtb	r2, r3
 800377e:	4908      	ldr	r1, [pc, #32]	; (80037a0 <__NVIC_SetPriority+0x50>)
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	3b04      	subs	r3, #4
 8003788:	0112      	lsls	r2, r2, #4
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	440b      	add	r3, r1
 800378e:	761a      	strb	r2, [r3, #24]
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	e000e100 	.word	0xe000e100
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b089      	sub	sp, #36	; 0x24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	f1c3 0307 	rsb	r3, r3, #7
 80037be:	2b04      	cmp	r3, #4
 80037c0:	bf28      	it	cs
 80037c2:	2304      	movcs	r3, #4
 80037c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	3304      	adds	r3, #4
 80037ca:	2b06      	cmp	r3, #6
 80037cc:	d902      	bls.n	80037d4 <NVIC_EncodePriority+0x30>
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3b03      	subs	r3, #3
 80037d2:	e000      	b.n	80037d6 <NVIC_EncodePriority+0x32>
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d8:	f04f 32ff 	mov.w	r2, #4294967295
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	43da      	mvns	r2, r3
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	401a      	ands	r2, r3
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037ec:	f04f 31ff 	mov.w	r1, #4294967295
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	fa01 f303 	lsl.w	r3, r1, r3
 80037f6:	43d9      	mvns	r1, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037fc:	4313      	orrs	r3, r2
         );
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3724      	adds	r7, #36	; 0x24
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr

0800380a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7ff ff4c 	bl	80036b0 <__NVIC_SetPriorityGrouping>
}
 8003818:	bf00      	nop
 800381a:	3708      	adds	r7, #8
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	4603      	mov	r3, r0
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
 800382c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800382e:	2300      	movs	r3, #0
 8003830:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003832:	f7ff ff61 	bl	80036f8 <__NVIC_GetPriorityGrouping>
 8003836:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	68b9      	ldr	r1, [r7, #8]
 800383c:	6978      	ldr	r0, [r7, #20]
 800383e:	f7ff ffb1 	bl	80037a4 <NVIC_EncodePriority>
 8003842:	4602      	mov	r2, r0
 8003844:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003848:	4611      	mov	r1, r2
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff ff80 	bl	8003750 <__NVIC_SetPriority>
}
 8003850:	bf00      	nop
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	4603      	mov	r3, r0
 8003860:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003866:	4618      	mov	r0, r3
 8003868:	f7ff ff54 	bl	8003714 <__NVIC_EnableIRQ>
}
 800386c:	bf00      	nop
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003880:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003882:	f7ff fa59 	bl	8002d38 <HAL_GetTick>
 8003886:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b02      	cmp	r3, #2
 8003892:	d008      	beq.n	80038a6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2280      	movs	r2, #128	; 0x80
 8003898:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e052      	b.n	800394c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0216 	bic.w	r2, r2, #22
 80038b4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	695a      	ldr	r2, [r3, #20]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038c4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d103      	bne.n	80038d6 <HAL_DMA_Abort+0x62>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d007      	beq.n	80038e6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0208 	bic.w	r2, r2, #8
 80038e4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0201 	bic.w	r2, r2, #1
 80038f4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038f6:	e013      	b.n	8003920 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038f8:	f7ff fa1e 	bl	8002d38 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b05      	cmp	r3, #5
 8003904:	d90c      	bls.n	8003920 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2220      	movs	r2, #32
 800390a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2203      	movs	r2, #3
 8003910:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e015      	b.n	800394c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1e4      	bne.n	80038f8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003932:	223f      	movs	r2, #63	; 0x3f
 8003934:	409a      	lsls	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3710      	adds	r7, #16
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b02      	cmp	r3, #2
 8003966:	d004      	beq.n	8003972 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2280      	movs	r2, #128	; 0x80
 800396c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e00c      	b.n	800398c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2205      	movs	r2, #5
 8003976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0201 	bic.w	r2, r2, #1
 8003988:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e06c      	b.n	8003a84 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d106      	bne.n	80039c2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2223      	movs	r2, #35	; 0x23
 80039b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f7fe fa53 	bl	8001e68 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	60bb      	str	r3, [r7, #8]
 80039c6:	4b31      	ldr	r3, [pc, #196]	; (8003a8c <HAL_ETH_Init+0xf4>)
 80039c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ca:	4a30      	ldr	r2, [pc, #192]	; (8003a8c <HAL_ETH_Init+0xf4>)
 80039cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039d0:	6453      	str	r3, [r2, #68]	; 0x44
 80039d2:	4b2e      	ldr	r3, [pc, #184]	; (8003a8c <HAL_ETH_Init+0xf4>)
 80039d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039da:	60bb      	str	r3, [r7, #8]
 80039dc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80039de:	4b2c      	ldr	r3, [pc, #176]	; (8003a90 <HAL_ETH_Init+0xf8>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	4a2b      	ldr	r2, [pc, #172]	; (8003a90 <HAL_ETH_Init+0xf8>)
 80039e4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80039e8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80039ea:	4b29      	ldr	r3, [pc, #164]	; (8003a90 <HAL_ETH_Init+0xf8>)
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	4927      	ldr	r1, [pc, #156]	; (8003a90 <HAL_ETH_Init+0xf8>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80039f8:	4b25      	ldr	r3, [pc, #148]	; (8003a90 <HAL_ETH_Init+0xf8>)
 80039fa:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	6812      	ldr	r2, [r2, #0]
 8003a0a:	f043 0301 	orr.w	r3, r3, #1
 8003a0e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003a12:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a14:	f7ff f990 	bl	8002d38 <HAL_GetTick>
 8003a18:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003a1a:	e011      	b.n	8003a40 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003a1c:	f7ff f98c 	bl	8002d38 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003a2a:	d909      	bls.n	8003a40 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2204      	movs	r2, #4
 8003a30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	22e0      	movs	r2, #224	; 0xe0
 8003a38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e021      	b.n	8003a84 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1e4      	bne.n	8003a1c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f958 	bl	8003d08 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f9ff 	bl	8003e5c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 fa55 	bl	8003f0e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	461a      	mov	r2, r3
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 f9bd 	bl	8003dec <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2210      	movs	r2, #16
 8003a7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40023800 	.word	0x40023800
 8003a90:	40013800 	.word	0x40013800

08003a94 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	4b51      	ldr	r3, [pc, #324]	; (8003bf0 <ETH_SetMACConfig+0x15c>)
 8003aaa:	4013      	ands	r3, r2
 8003aac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	7c1b      	ldrb	r3, [r3, #16]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d102      	bne.n	8003abc <ETH_SetMACConfig+0x28>
 8003ab6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003aba:	e000      	b.n	8003abe <ETH_SetMACConfig+0x2a>
 8003abc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	7c5b      	ldrb	r3, [r3, #17]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d102      	bne.n	8003acc <ETH_SetMACConfig+0x38>
 8003ac6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003aca:	e000      	b.n	8003ace <ETH_SetMACConfig+0x3a>
 8003acc:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003ace:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003ad4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	7fdb      	ldrb	r3, [r3, #31]
 8003ada:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003adc:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003ae2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	7f92      	ldrb	r2, [r2, #30]
 8003ae8:	2a00      	cmp	r2, #0
 8003aea:	d102      	bne.n	8003af2 <ETH_SetMACConfig+0x5e>
 8003aec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003af0:	e000      	b.n	8003af4 <ETH_SetMACConfig+0x60>
 8003af2:	2200      	movs	r2, #0
                        macconf->Speed |
 8003af4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	7f1b      	ldrb	r3, [r3, #28]
 8003afa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003afc:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003b02:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	791b      	ldrb	r3, [r3, #4]
 8003b08:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003b0a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003b0c:	683a      	ldr	r2, [r7, #0]
 8003b0e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003b12:	2a00      	cmp	r2, #0
 8003b14:	d102      	bne.n	8003b1c <ETH_SetMACConfig+0x88>
 8003b16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b1a:	e000      	b.n	8003b1e <ETH_SetMACConfig+0x8a>
 8003b1c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003b1e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	7bdb      	ldrb	r3, [r3, #15]
 8003b24:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003b26:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003b2c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b34:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003b36:	4313      	orrs	r3, r2
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b4e:	2001      	movs	r0, #1
 8003b50:	f7ff f8fe 	bl	8002d50 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	699b      	ldr	r3, [r3, #24]
 8003b62:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b72:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003b74:	683a      	ldr	r2, [r7, #0]
 8003b76:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003b7a:	2a00      	cmp	r2, #0
 8003b7c:	d101      	bne.n	8003b82 <ETH_SetMACConfig+0xee>
 8003b7e:	2280      	movs	r2, #128	; 0x80
 8003b80:	e000      	b.n	8003b84 <ETH_SetMACConfig+0xf0>
 8003b82:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003b84:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003b8a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8003b92:	2a01      	cmp	r2, #1
 8003b94:	d101      	bne.n	8003b9a <ETH_SetMACConfig+0x106>
 8003b96:	2208      	movs	r2, #8
 8003b98:	e000      	b.n	8003b9c <ETH_SetMACConfig+0x108>
 8003b9a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003b9c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8003ba4:	2a01      	cmp	r2, #1
 8003ba6:	d101      	bne.n	8003bac <ETH_SetMACConfig+0x118>
 8003ba8:	2204      	movs	r2, #4
 8003baa:	e000      	b.n	8003bae <ETH_SetMACConfig+0x11a>
 8003bac:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003bae:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8003bb6:	2a01      	cmp	r2, #1
 8003bb8:	d101      	bne.n	8003bbe <ETH_SetMACConfig+0x12a>
 8003bba:	2202      	movs	r2, #2
 8003bbc:	e000      	b.n	8003bc0 <ETH_SetMACConfig+0x12c>
 8003bbe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003bd8:	2001      	movs	r0, #1
 8003bda:	f7ff f8b9 	bl	8002d50 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	619a      	str	r2, [r3, #24]
}
 8003be6:	bf00      	nop
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	ff20810f 	.word	0xff20810f

08003bf4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	4b3d      	ldr	r3, [pc, #244]	; (8003d04 <ETH_SetDMAConfig+0x110>)
 8003c0e:	4013      	ands	r3, r2
 8003c10:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	7b1b      	ldrb	r3, [r3, #12]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d102      	bne.n	8003c20 <ETH_SetDMAConfig+0x2c>
 8003c1a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003c1e:	e000      	b.n	8003c22 <ETH_SetDMAConfig+0x2e>
 8003c20:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	7b5b      	ldrb	r3, [r3, #13]
 8003c26:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003c28:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	7f52      	ldrb	r2, [r2, #29]
 8003c2e:	2a00      	cmp	r2, #0
 8003c30:	d102      	bne.n	8003c38 <ETH_SetDMAConfig+0x44>
 8003c32:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003c36:	e000      	b.n	8003c3a <ETH_SetDMAConfig+0x46>
 8003c38:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003c3a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	7b9b      	ldrb	r3, [r3, #14]
 8003c40:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003c42:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003c48:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	7f1b      	ldrb	r3, [r3, #28]
 8003c4e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003c50:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	7f9b      	ldrb	r3, [r3, #30]
 8003c56:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003c58:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003c5e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c66:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c78:	461a      	mov	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c8a:	2001      	movs	r0, #1
 8003c8c:	f7ff f860 	bl	8002d50 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c98:	461a      	mov	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	791b      	ldrb	r3, [r3, #4]
 8003ca2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003ca8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003cae:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003cb4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003cbc:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003cbe:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003cc6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003ccc:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6812      	ldr	r2, [r2, #0]
 8003cd2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003cd6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003cda:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ce8:	2001      	movs	r0, #1
 8003cea:	f7ff f831 	bl	8002d50 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6013      	str	r3, [r2, #0]
}
 8003cfc:	bf00      	nop
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	f8de3f23 	.word	0xf8de3f23

08003d08 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b0a6      	sub	sp, #152	; 0x98
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003d10:	2301      	movs	r3, #1
 8003d12:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8003d16:	2301      	movs	r3, #1
 8003d18:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003d20:	2300      	movs	r3, #0
 8003d22:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003d26:	2301      	movs	r3, #1
 8003d28:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003d32:	2301      	movs	r3, #1
 8003d34:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003d44:	2300      	movs	r3, #0
 8003d46:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003d52:	2300      	movs	r3, #0
 8003d54:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003d64:	2300      	movs	r3, #0
 8003d66:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003d6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d6e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003d70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d74:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003d76:	2300      	movs	r3, #0
 8003d78:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003d7c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003d80:	4619      	mov	r1, r3
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7ff fe86 	bl	8003a94 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003d90:	2301      	movs	r3, #1
 8003d92:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003d96:	2301      	movs	r3, #1
 8003d98:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003da4:	2300      	movs	r3, #0
 8003da6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003daa:	2300      	movs	r3, #0
 8003dac:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003dae:	2301      	movs	r3, #1
 8003db0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003db4:	2301      	movs	r3, #1
 8003db6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003db8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dbc:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003dbe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003dc2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003dc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003dc8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003dd8:	f107 0308 	add.w	r3, r7, #8
 8003ddc:	4619      	mov	r1, r3
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f7ff ff08 	bl	8003bf4 <ETH_SetDMAConfig>
}
 8003de4:	bf00      	nop
 8003de6:	3798      	adds	r7, #152	; 0x98
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b087      	sub	sp, #28
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3305      	adds	r3, #5
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	021b      	lsls	r3, r3, #8
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	3204      	adds	r2, #4
 8003e04:	7812      	ldrb	r2, [r2, #0]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003e0a:	68ba      	ldr	r2, [r7, #8]
 8003e0c:	4b11      	ldr	r3, [pc, #68]	; (8003e54 <ETH_MACAddressConfig+0x68>)
 8003e0e:	4413      	add	r3, r2
 8003e10:	461a      	mov	r2, r3
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	3303      	adds	r3, #3
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	061a      	lsls	r2, r3, #24
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	3302      	adds	r3, #2
 8003e22:	781b      	ldrb	r3, [r3, #0]
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	021b      	lsls	r3, r3, #8
 8003e30:	4313      	orrs	r3, r2
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	7812      	ldrb	r2, [r2, #0]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	4b06      	ldr	r3, [pc, #24]	; (8003e58 <ETH_MACAddressConfig+0x6c>)
 8003e3e:	4413      	add	r3, r2
 8003e40:	461a      	mov	r2, r3
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	6013      	str	r3, [r2, #0]
}
 8003e46:	bf00      	nop
 8003e48:	371c      	adds	r7, #28
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	40028040 	.word	0x40028040
 8003e58:	40028044 	.word	0x40028044

08003e5c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003e64:	2300      	movs	r3, #0
 8003e66:	60fb      	str	r3, [r7, #12]
 8003e68:	e03e      	b.n	8003ee8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	68d9      	ldr	r1, [r3, #12]
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	4613      	mov	r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4413      	add	r3, r2
 8003e76:	00db      	lsls	r3, r3, #3
 8003e78:	440b      	add	r3, r1
 8003e7a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	2200      	movs	r2, #0
 8003e86:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2200      	movs	r2, #0
 8003e92:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003e94:	68b9      	ldr	r1, [r7, #8]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	3206      	adds	r2, #6
 8003e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d80c      	bhi.n	8003ecc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68d9      	ldr	r1, [r3, #12]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	4613      	mov	r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	00db      	lsls	r3, r3, #3
 8003ec2:	440b      	add	r3, r1
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	60da      	str	r2, [r3, #12]
 8003eca:	e004      	b.n	8003ed6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b03      	cmp	r3, #3
 8003eec:	d9bd      	bls.n	8003e6a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	68da      	ldr	r2, [r3, #12]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f00:	611a      	str	r2, [r3, #16]
}
 8003f02:	bf00      	nop
 8003f04:	3714      	adds	r7, #20
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr

08003f0e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	b085      	sub	sp, #20
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003f16:	2300      	movs	r3, #0
 8003f18:	60fb      	str	r3, [r7, #12]
 8003f1a:	e046      	b.n	8003faa <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6919      	ldr	r1, [r3, #16]
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	4613      	mov	r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	440b      	add	r3, r1
 8003f2c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2200      	movs	r2, #0
 8003f32:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2200      	movs	r2, #0
 8003f38:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	2200      	movs	r2, #0
 8003f44:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003f58:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003f60:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003f6e:	68b9      	ldr	r1, [r7, #8]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	3212      	adds	r2, #18
 8003f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d80c      	bhi.n	8003f9a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6919      	ldr	r1, [r3, #16]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	1c5a      	adds	r2, r3, #1
 8003f88:	4613      	mov	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	440b      	add	r3, r1
 8003f92:	461a      	mov	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	60da      	str	r2, [r3, #12]
 8003f98:	e004      	b.n	8003fa4 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d9b5      	bls.n	8003f1c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	691a      	ldr	r2, [r3, #16]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fda:	60da      	str	r2, [r3, #12]
}
 8003fdc:	bf00      	nop
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b089      	sub	sp, #36	; 0x24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ffe:	2300      	movs	r3, #0
 8004000:	61fb      	str	r3, [r7, #28]
 8004002:	e177      	b.n	80042f4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004004:	2201      	movs	r2, #1
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	4013      	ands	r3, r2
 8004016:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	429a      	cmp	r2, r3
 800401e:	f040 8166 	bne.w	80042ee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f003 0303 	and.w	r3, r3, #3
 800402a:	2b01      	cmp	r3, #1
 800402c:	d005      	beq.n	800403a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004036:	2b02      	cmp	r3, #2
 8004038:	d130      	bne.n	800409c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	2203      	movs	r2, #3
 8004046:	fa02 f303 	lsl.w	r3, r2, r3
 800404a:	43db      	mvns	r3, r3
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	4013      	ands	r3, r2
 8004050:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	68da      	ldr	r2, [r3, #12]
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	fa02 f303 	lsl.w	r3, r2, r3
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	4313      	orrs	r3, r2
 8004062:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004070:	2201      	movs	r2, #1
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	fa02 f303 	lsl.w	r3, r2, r3
 8004078:	43db      	mvns	r3, r3
 800407a:	69ba      	ldr	r2, [r7, #24]
 800407c:	4013      	ands	r3, r2
 800407e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	091b      	lsrs	r3, r3, #4
 8004086:	f003 0201 	and.w	r2, r3, #1
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	4313      	orrs	r3, r2
 8004094:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f003 0303 	and.w	r3, r3, #3
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	d017      	beq.n	80040d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	2203      	movs	r2, #3
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	43db      	mvns	r3, r3
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	4013      	ands	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f003 0303 	and.w	r3, r3, #3
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d123      	bne.n	800412c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	08da      	lsrs	r2, r3, #3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3208      	adds	r2, #8
 80040ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	f003 0307 	and.w	r3, r3, #7
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	220f      	movs	r2, #15
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	43db      	mvns	r3, r3
 8004102:	69ba      	ldr	r2, [r7, #24]
 8004104:	4013      	ands	r3, r2
 8004106:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	691a      	ldr	r2, [r3, #16]
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	4313      	orrs	r3, r2
 800411c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	08da      	lsrs	r2, r3, #3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	3208      	adds	r2, #8
 8004126:	69b9      	ldr	r1, [r7, #24]
 8004128:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	2203      	movs	r2, #3
 8004138:	fa02 f303 	lsl.w	r3, r2, r3
 800413c:	43db      	mvns	r3, r3
 800413e:	69ba      	ldr	r2, [r7, #24]
 8004140:	4013      	ands	r3, r2
 8004142:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f003 0203 	and.w	r2, r3, #3
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	fa02 f303 	lsl.w	r3, r2, r3
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	4313      	orrs	r3, r2
 8004158:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	69ba      	ldr	r2, [r7, #24]
 800415e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004168:	2b00      	cmp	r3, #0
 800416a:	f000 80c0 	beq.w	80042ee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800416e:	2300      	movs	r3, #0
 8004170:	60fb      	str	r3, [r7, #12]
 8004172:	4b66      	ldr	r3, [pc, #408]	; (800430c <HAL_GPIO_Init+0x324>)
 8004174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004176:	4a65      	ldr	r2, [pc, #404]	; (800430c <HAL_GPIO_Init+0x324>)
 8004178:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800417c:	6453      	str	r3, [r2, #68]	; 0x44
 800417e:	4b63      	ldr	r3, [pc, #396]	; (800430c <HAL_GPIO_Init+0x324>)
 8004180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004182:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800418a:	4a61      	ldr	r2, [pc, #388]	; (8004310 <HAL_GPIO_Init+0x328>)
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	089b      	lsrs	r3, r3, #2
 8004190:	3302      	adds	r3, #2
 8004192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004196:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	220f      	movs	r2, #15
 80041a2:	fa02 f303 	lsl.w	r3, r2, r3
 80041a6:	43db      	mvns	r3, r3
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	4013      	ands	r3, r2
 80041ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a58      	ldr	r2, [pc, #352]	; (8004314 <HAL_GPIO_Init+0x32c>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d037      	beq.n	8004226 <HAL_GPIO_Init+0x23e>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a57      	ldr	r2, [pc, #348]	; (8004318 <HAL_GPIO_Init+0x330>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d031      	beq.n	8004222 <HAL_GPIO_Init+0x23a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a56      	ldr	r2, [pc, #344]	; (800431c <HAL_GPIO_Init+0x334>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d02b      	beq.n	800421e <HAL_GPIO_Init+0x236>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a55      	ldr	r2, [pc, #340]	; (8004320 <HAL_GPIO_Init+0x338>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d025      	beq.n	800421a <HAL_GPIO_Init+0x232>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a54      	ldr	r2, [pc, #336]	; (8004324 <HAL_GPIO_Init+0x33c>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d01f      	beq.n	8004216 <HAL_GPIO_Init+0x22e>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a53      	ldr	r2, [pc, #332]	; (8004328 <HAL_GPIO_Init+0x340>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d019      	beq.n	8004212 <HAL_GPIO_Init+0x22a>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a52      	ldr	r2, [pc, #328]	; (800432c <HAL_GPIO_Init+0x344>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d013      	beq.n	800420e <HAL_GPIO_Init+0x226>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a51      	ldr	r2, [pc, #324]	; (8004330 <HAL_GPIO_Init+0x348>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d00d      	beq.n	800420a <HAL_GPIO_Init+0x222>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a50      	ldr	r2, [pc, #320]	; (8004334 <HAL_GPIO_Init+0x34c>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d007      	beq.n	8004206 <HAL_GPIO_Init+0x21e>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a4f      	ldr	r2, [pc, #316]	; (8004338 <HAL_GPIO_Init+0x350>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d101      	bne.n	8004202 <HAL_GPIO_Init+0x21a>
 80041fe:	2309      	movs	r3, #9
 8004200:	e012      	b.n	8004228 <HAL_GPIO_Init+0x240>
 8004202:	230a      	movs	r3, #10
 8004204:	e010      	b.n	8004228 <HAL_GPIO_Init+0x240>
 8004206:	2308      	movs	r3, #8
 8004208:	e00e      	b.n	8004228 <HAL_GPIO_Init+0x240>
 800420a:	2307      	movs	r3, #7
 800420c:	e00c      	b.n	8004228 <HAL_GPIO_Init+0x240>
 800420e:	2306      	movs	r3, #6
 8004210:	e00a      	b.n	8004228 <HAL_GPIO_Init+0x240>
 8004212:	2305      	movs	r3, #5
 8004214:	e008      	b.n	8004228 <HAL_GPIO_Init+0x240>
 8004216:	2304      	movs	r3, #4
 8004218:	e006      	b.n	8004228 <HAL_GPIO_Init+0x240>
 800421a:	2303      	movs	r3, #3
 800421c:	e004      	b.n	8004228 <HAL_GPIO_Init+0x240>
 800421e:	2302      	movs	r3, #2
 8004220:	e002      	b.n	8004228 <HAL_GPIO_Init+0x240>
 8004222:	2301      	movs	r3, #1
 8004224:	e000      	b.n	8004228 <HAL_GPIO_Init+0x240>
 8004226:	2300      	movs	r3, #0
 8004228:	69fa      	ldr	r2, [r7, #28]
 800422a:	f002 0203 	and.w	r2, r2, #3
 800422e:	0092      	lsls	r2, r2, #2
 8004230:	4093      	lsls	r3, r2
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4313      	orrs	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004238:	4935      	ldr	r1, [pc, #212]	; (8004310 <HAL_GPIO_Init+0x328>)
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	089b      	lsrs	r3, r3, #2
 800423e:	3302      	adds	r3, #2
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004246:	4b3d      	ldr	r3, [pc, #244]	; (800433c <HAL_GPIO_Init+0x354>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	43db      	mvns	r3, r3
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	4013      	ands	r3, r2
 8004254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	4313      	orrs	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800426a:	4a34      	ldr	r2, [pc, #208]	; (800433c <HAL_GPIO_Init+0x354>)
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004270:	4b32      	ldr	r3, [pc, #200]	; (800433c <HAL_GPIO_Init+0x354>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	43db      	mvns	r3, r3
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	4013      	ands	r3, r2
 800427e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	4313      	orrs	r3, r2
 8004292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004294:	4a29      	ldr	r2, [pc, #164]	; (800433c <HAL_GPIO_Init+0x354>)
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800429a:	4b28      	ldr	r3, [pc, #160]	; (800433c <HAL_GPIO_Init+0x354>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	43db      	mvns	r3, r3
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	4013      	ands	r3, r2
 80042a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80042b6:	69ba      	ldr	r2, [r7, #24]
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042be:	4a1f      	ldr	r2, [pc, #124]	; (800433c <HAL_GPIO_Init+0x354>)
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042c4:	4b1d      	ldr	r3, [pc, #116]	; (800433c <HAL_GPIO_Init+0x354>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	43db      	mvns	r3, r3
 80042ce:	69ba      	ldr	r2, [r7, #24]
 80042d0:	4013      	ands	r3, r2
 80042d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d003      	beq.n	80042e8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042e8:	4a14      	ldr	r2, [pc, #80]	; (800433c <HAL_GPIO_Init+0x354>)
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	3301      	adds	r3, #1
 80042f2:	61fb      	str	r3, [r7, #28]
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	2b0f      	cmp	r3, #15
 80042f8:	f67f ae84 	bls.w	8004004 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042fc:	bf00      	nop
 80042fe:	bf00      	nop
 8004300:	3724      	adds	r7, #36	; 0x24
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40023800 	.word	0x40023800
 8004310:	40013800 	.word	0x40013800
 8004314:	40020000 	.word	0x40020000
 8004318:	40020400 	.word	0x40020400
 800431c:	40020800 	.word	0x40020800
 8004320:	40020c00 	.word	0x40020c00
 8004324:	40021000 	.word	0x40021000
 8004328:	40021400 	.word	0x40021400
 800432c:	40021800 	.word	0x40021800
 8004330:	40021c00 	.word	0x40021c00
 8004334:	40022000 	.word	0x40022000
 8004338:	40022400 	.word	0x40022400
 800433c:	40013c00 	.word	0x40013c00

08004340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	807b      	strh	r3, [r7, #2]
 800434c:	4613      	mov	r3, r2
 800434e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004350:	787b      	ldrb	r3, [r7, #1]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004356:	887a      	ldrh	r2, [r7, #2]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800435c:	e003      	b.n	8004366 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800435e:	887b      	ldrh	r3, [r7, #2]
 8004360:	041a      	lsls	r2, r3, #16
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	619a      	str	r2, [r3, #24]
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004372:	b480      	push	{r7}
 8004374:	b085      	sub	sp, #20
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	460b      	mov	r3, r1
 800437c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004384:	887a      	ldrh	r2, [r7, #2]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	4013      	ands	r3, r2
 800438a:	041a      	lsls	r2, r3, #16
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	43d9      	mvns	r1, r3
 8004390:	887b      	ldrh	r3, [r7, #2]
 8004392:	400b      	ands	r3, r1
 8004394:	431a      	orrs	r2, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	619a      	str	r2, [r3, #24]
}
 800439a:	bf00      	nop
 800439c:	3714      	adds	r7, #20
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
	...

080043a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	4603      	mov	r3, r0
 80043b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80043b2:	4b08      	ldr	r3, [pc, #32]	; (80043d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043b4:	695a      	ldr	r2, [r3, #20]
 80043b6:	88fb      	ldrh	r3, [r7, #6]
 80043b8:	4013      	ands	r3, r2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d006      	beq.n	80043cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043be:	4a05      	ldr	r2, [pc, #20]	; (80043d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043c0:	88fb      	ldrh	r3, [r7, #6]
 80043c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043c4:	88fb      	ldrh	r3, [r7, #6]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7fc fd0c 	bl	8000de4 <HAL_GPIO_EXTI_Callback>
  }
}
 80043cc:	bf00      	nop
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	40013c00 	.word	0x40013c00

080043d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e12b      	b.n	8004642 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d106      	bne.n	8004404 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f7fd fdf8 	bl	8001ff4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2224      	movs	r2, #36	; 0x24
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f022 0201 	bic.w	r2, r2, #1
 800441a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800442a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800443a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800443c:	f001 fa20 	bl	8005880 <HAL_RCC_GetPCLK1Freq>
 8004440:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	4a81      	ldr	r2, [pc, #516]	; (800464c <HAL_I2C_Init+0x274>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d807      	bhi.n	800445c <HAL_I2C_Init+0x84>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4a80      	ldr	r2, [pc, #512]	; (8004650 <HAL_I2C_Init+0x278>)
 8004450:	4293      	cmp	r3, r2
 8004452:	bf94      	ite	ls
 8004454:	2301      	movls	r3, #1
 8004456:	2300      	movhi	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	e006      	b.n	800446a <HAL_I2C_Init+0x92>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4a7d      	ldr	r2, [pc, #500]	; (8004654 <HAL_I2C_Init+0x27c>)
 8004460:	4293      	cmp	r3, r2
 8004462:	bf94      	ite	ls
 8004464:	2301      	movls	r3, #1
 8004466:	2300      	movhi	r3, #0
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d001      	beq.n	8004472 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e0e7      	b.n	8004642 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	4a78      	ldr	r2, [pc, #480]	; (8004658 <HAL_I2C_Init+0x280>)
 8004476:	fba2 2303 	umull	r2, r3, r2, r3
 800447a:	0c9b      	lsrs	r3, r3, #18
 800447c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68ba      	ldr	r2, [r7, #8]
 800448e:	430a      	orrs	r2, r1
 8004490:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6a1b      	ldr	r3, [r3, #32]
 8004498:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	4a6a      	ldr	r2, [pc, #424]	; (800464c <HAL_I2C_Init+0x274>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d802      	bhi.n	80044ac <HAL_I2C_Init+0xd4>
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	3301      	adds	r3, #1
 80044aa:	e009      	b.n	80044c0 <HAL_I2C_Init+0xe8>
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80044b2:	fb02 f303 	mul.w	r3, r2, r3
 80044b6:	4a69      	ldr	r2, [pc, #420]	; (800465c <HAL_I2C_Init+0x284>)
 80044b8:	fba2 2303 	umull	r2, r3, r2, r3
 80044bc:	099b      	lsrs	r3, r3, #6
 80044be:	3301      	adds	r3, #1
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	6812      	ldr	r2, [r2, #0]
 80044c4:	430b      	orrs	r3, r1
 80044c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80044d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	495c      	ldr	r1, [pc, #368]	; (800464c <HAL_I2C_Init+0x274>)
 80044dc:	428b      	cmp	r3, r1
 80044de:	d819      	bhi.n	8004514 <HAL_I2C_Init+0x13c>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	1e59      	subs	r1, r3, #1
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80044ee:	1c59      	adds	r1, r3, #1
 80044f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80044f4:	400b      	ands	r3, r1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00a      	beq.n	8004510 <HAL_I2C_Init+0x138>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	1e59      	subs	r1, r3, #1
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	fbb1 f3f3 	udiv	r3, r1, r3
 8004508:	3301      	adds	r3, #1
 800450a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800450e:	e051      	b.n	80045b4 <HAL_I2C_Init+0x1dc>
 8004510:	2304      	movs	r3, #4
 8004512:	e04f      	b.n	80045b4 <HAL_I2C_Init+0x1dc>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d111      	bne.n	8004540 <HAL_I2C_Init+0x168>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	1e58      	subs	r0, r3, #1
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6859      	ldr	r1, [r3, #4]
 8004524:	460b      	mov	r3, r1
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	440b      	add	r3, r1
 800452a:	fbb0 f3f3 	udiv	r3, r0, r3
 800452e:	3301      	adds	r3, #1
 8004530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004534:	2b00      	cmp	r3, #0
 8004536:	bf0c      	ite	eq
 8004538:	2301      	moveq	r3, #1
 800453a:	2300      	movne	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	e012      	b.n	8004566 <HAL_I2C_Init+0x18e>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	1e58      	subs	r0, r3, #1
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6859      	ldr	r1, [r3, #4]
 8004548:	460b      	mov	r3, r1
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	440b      	add	r3, r1
 800454e:	0099      	lsls	r1, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	fbb0 f3f3 	udiv	r3, r0, r3
 8004556:	3301      	adds	r3, #1
 8004558:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800455c:	2b00      	cmp	r3, #0
 800455e:	bf0c      	ite	eq
 8004560:	2301      	moveq	r3, #1
 8004562:	2300      	movne	r3, #0
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <HAL_I2C_Init+0x196>
 800456a:	2301      	movs	r3, #1
 800456c:	e022      	b.n	80045b4 <HAL_I2C_Init+0x1dc>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10e      	bne.n	8004594 <HAL_I2C_Init+0x1bc>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	1e58      	subs	r0, r3, #1
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6859      	ldr	r1, [r3, #4]
 800457e:	460b      	mov	r3, r1
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	440b      	add	r3, r1
 8004584:	fbb0 f3f3 	udiv	r3, r0, r3
 8004588:	3301      	adds	r3, #1
 800458a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800458e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004592:	e00f      	b.n	80045b4 <HAL_I2C_Init+0x1dc>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	1e58      	subs	r0, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6859      	ldr	r1, [r3, #4]
 800459c:	460b      	mov	r3, r1
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	440b      	add	r3, r1
 80045a2:	0099      	lsls	r1, r3, #2
 80045a4:	440b      	add	r3, r1
 80045a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80045aa:	3301      	adds	r3, #1
 80045ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80045b4:	6879      	ldr	r1, [r7, #4]
 80045b6:	6809      	ldr	r1, [r1, #0]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69da      	ldr	r2, [r3, #28]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	431a      	orrs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80045e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	6911      	ldr	r1, [r2, #16]
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	68d2      	ldr	r2, [r2, #12]
 80045ee:	4311      	orrs	r1, r2
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	6812      	ldr	r2, [r2, #0]
 80045f4:	430b      	orrs	r3, r1
 80045f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	695a      	ldr	r2, [r3, #20]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	431a      	orrs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0201 	orr.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	000186a0 	.word	0x000186a0
 8004650:	001e847f 	.word	0x001e847f
 8004654:	003d08ff 	.word	0x003d08ff
 8004658:	431bde83 	.word	0x431bde83
 800465c:	10624dd3 	.word	0x10624dd3

08004660 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af02      	add	r7, sp, #8
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	461a      	mov	r2, r3
 800466c:	460b      	mov	r3, r1
 800466e:	817b      	strh	r3, [r7, #10]
 8004670:	4613      	mov	r3, r2
 8004672:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004674:	f7fe fb60 	bl	8002d38 <HAL_GetTick>
 8004678:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b20      	cmp	r3, #32
 8004684:	f040 80e0 	bne.w	8004848 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	9300      	str	r3, [sp, #0]
 800468c:	2319      	movs	r3, #25
 800468e:	2201      	movs	r2, #1
 8004690:	4970      	ldr	r1, [pc, #448]	; (8004854 <HAL_I2C_Master_Transmit+0x1f4>)
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f000 f964 	bl	8004960 <I2C_WaitOnFlagUntilTimeout>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800469e:	2302      	movs	r3, #2
 80046a0:	e0d3      	b.n	800484a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d101      	bne.n	80046b0 <HAL_I2C_Master_Transmit+0x50>
 80046ac:	2302      	movs	r3, #2
 80046ae:	e0cc      	b.n	800484a <HAL_I2C_Master_Transmit+0x1ea>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d007      	beq.n	80046d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f042 0201 	orr.w	r2, r2, #1
 80046d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2221      	movs	r2, #33	; 0x21
 80046ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2210      	movs	r2, #16
 80046f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	893a      	ldrh	r2, [r7, #8]
 8004706:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470c:	b29a      	uxth	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	4a50      	ldr	r2, [pc, #320]	; (8004858 <HAL_I2C_Master_Transmit+0x1f8>)
 8004716:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004718:	8979      	ldrh	r1, [r7, #10]
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	6a3a      	ldr	r2, [r7, #32]
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 f89c 	bl	800485c <I2C_MasterRequestWrite>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d001      	beq.n	800472e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e08d      	b.n	800484a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800472e:	2300      	movs	r3, #0
 8004730:	613b      	str	r3, [r7, #16]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	613b      	str	r3, [r7, #16]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	613b      	str	r3, [r7, #16]
 8004742:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004744:	e066      	b.n	8004814 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	6a39      	ldr	r1, [r7, #32]
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f000 f9de 	bl	8004b0c <I2C_WaitOnTXEFlagUntilTimeout>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00d      	beq.n	8004772 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	2b04      	cmp	r3, #4
 800475c:	d107      	bne.n	800476e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800476c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e06b      	b.n	800484a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004776:	781a      	ldrb	r2, [r3, #0]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800478c:	b29b      	uxth	r3, r3
 800478e:	3b01      	subs	r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800479a:	3b01      	subs	r3, #1
 800479c:	b29a      	uxth	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	f003 0304 	and.w	r3, r3, #4
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d11b      	bne.n	80047e8 <HAL_I2C_Master_Transmit+0x188>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d017      	beq.n	80047e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047bc:	781a      	ldrb	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	3b01      	subs	r3, #1
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b29a      	uxth	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	6a39      	ldr	r1, [r7, #32]
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f000 f9ce 	bl	8004b8e <I2C_WaitOnBTFFlagUntilTimeout>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00d      	beq.n	8004814 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fc:	2b04      	cmp	r3, #4
 80047fe:	d107      	bne.n	8004810 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800480e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e01a      	b.n	800484a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004818:	2b00      	cmp	r3, #0
 800481a:	d194      	bne.n	8004746 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800482a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2220      	movs	r2, #32
 8004830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004844:	2300      	movs	r3, #0
 8004846:	e000      	b.n	800484a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004848:	2302      	movs	r3, #2
  }
}
 800484a:	4618      	mov	r0, r3
 800484c:	3718      	adds	r7, #24
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	00100002 	.word	0x00100002
 8004858:	ffff0000 	.word	0xffff0000

0800485c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b088      	sub	sp, #32
 8004860:	af02      	add	r7, sp, #8
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	607a      	str	r2, [r7, #4]
 8004866:	603b      	str	r3, [r7, #0]
 8004868:	460b      	mov	r3, r1
 800486a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004870:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	2b08      	cmp	r3, #8
 8004876:	d006      	beq.n	8004886 <I2C_MasterRequestWrite+0x2a>
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d003      	beq.n	8004886 <I2C_MasterRequestWrite+0x2a>
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004884:	d108      	bne.n	8004898 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	e00b      	b.n	80048b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489c:	2b12      	cmp	r3, #18
 800489e:	d107      	bne.n	80048b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	9300      	str	r3, [sp, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f000 f84f 	bl	8004960 <I2C_WaitOnFlagUntilTimeout>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00d      	beq.n	80048e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048d6:	d103      	bne.n	80048e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80048e0:	2303      	movs	r3, #3
 80048e2:	e035      	b.n	8004950 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048ec:	d108      	bne.n	8004900 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80048ee:	897b      	ldrh	r3, [r7, #10]
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	461a      	mov	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80048fc:	611a      	str	r2, [r3, #16]
 80048fe:	e01b      	b.n	8004938 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004900:	897b      	ldrh	r3, [r7, #10]
 8004902:	11db      	asrs	r3, r3, #7
 8004904:	b2db      	uxtb	r3, r3
 8004906:	f003 0306 	and.w	r3, r3, #6
 800490a:	b2db      	uxtb	r3, r3
 800490c:	f063 030f 	orn	r3, r3, #15
 8004910:	b2da      	uxtb	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	490e      	ldr	r1, [pc, #56]	; (8004958 <I2C_MasterRequestWrite+0xfc>)
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 f875 	bl	8004a0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e010      	b.n	8004950 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800492e:	897b      	ldrh	r3, [r7, #10]
 8004930:	b2da      	uxtb	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	4907      	ldr	r1, [pc, #28]	; (800495c <I2C_MasterRequestWrite+0x100>)
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f000 f865 	bl	8004a0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d001      	beq.n	800494e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e000      	b.n	8004950 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	00010008 	.word	0x00010008
 800495c:	00010002 	.word	0x00010002

08004960 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	603b      	str	r3, [r7, #0]
 800496c:	4613      	mov	r3, r2
 800496e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004970:	e025      	b.n	80049be <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004978:	d021      	beq.n	80049be <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800497a:	f7fe f9dd 	bl	8002d38 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d302      	bcc.n	8004990 <I2C_WaitOnFlagUntilTimeout+0x30>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d116      	bne.n	80049be <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2220      	movs	r2, #32
 800499a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049aa:	f043 0220 	orr.w	r2, r3, #32
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e023      	b.n	8004a06 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	0c1b      	lsrs	r3, r3, #16
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d10d      	bne.n	80049e4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	43da      	mvns	r2, r3
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	4013      	ands	r3, r2
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	bf0c      	ite	eq
 80049da:	2301      	moveq	r3, #1
 80049dc:	2300      	movne	r3, #0
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	461a      	mov	r2, r3
 80049e2:	e00c      	b.n	80049fe <I2C_WaitOnFlagUntilTimeout+0x9e>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	43da      	mvns	r2, r3
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	4013      	ands	r3, r2
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	bf0c      	ite	eq
 80049f6:	2301      	moveq	r3, #1
 80049f8:	2300      	movne	r3, #0
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	461a      	mov	r2, r3
 80049fe:	79fb      	ldrb	r3, [r7, #7]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d0b6      	beq.n	8004972 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}

08004a0e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a0e:	b580      	push	{r7, lr}
 8004a10:	b084      	sub	sp, #16
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	60f8      	str	r0, [r7, #12]
 8004a16:	60b9      	str	r1, [r7, #8]
 8004a18:	607a      	str	r2, [r7, #4]
 8004a1a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a1c:	e051      	b.n	8004ac2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a2c:	d123      	bne.n	8004a76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a3c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004a46:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2220      	movs	r2, #32
 8004a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a62:	f043 0204 	orr.w	r2, r3, #4
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e046      	b.n	8004b04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7c:	d021      	beq.n	8004ac2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a7e:	f7fe f95b 	bl	8002d38 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d302      	bcc.n	8004a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d116      	bne.n	8004ac2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aae:	f043 0220 	orr.w	r2, r3, #32
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e020      	b.n	8004b04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	0c1b      	lsrs	r3, r3, #16
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d10c      	bne.n	8004ae6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	43da      	mvns	r2, r3
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	bf14      	ite	ne
 8004ade:	2301      	movne	r3, #1
 8004ae0:	2300      	moveq	r3, #0
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	e00b      	b.n	8004afe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	43da      	mvns	r2, r3
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	4013      	ands	r3, r2
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	bf14      	ite	ne
 8004af8:	2301      	movne	r3, #1
 8004afa:	2300      	moveq	r3, #0
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d18d      	bne.n	8004a1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3710      	adds	r7, #16
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b18:	e02d      	b.n	8004b76 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f000 f878 	bl	8004c10 <I2C_IsAcknowledgeFailed>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e02d      	b.n	8004b86 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b30:	d021      	beq.n	8004b76 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b32:	f7fe f901 	bl	8002d38 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d302      	bcc.n	8004b48 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d116      	bne.n	8004b76 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2220      	movs	r2, #32
 8004b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b62:	f043 0220 	orr.w	r2, r3, #32
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e007      	b.n	8004b86 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	695b      	ldr	r3, [r3, #20]
 8004b7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b80:	2b80      	cmp	r3, #128	; 0x80
 8004b82:	d1ca      	bne.n	8004b1a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b084      	sub	sp, #16
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	60f8      	str	r0, [r7, #12]
 8004b96:	60b9      	str	r1, [r7, #8]
 8004b98:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b9a:	e02d      	b.n	8004bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f000 f837 	bl	8004c10 <I2C_IsAcknowledgeFailed>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e02d      	b.n	8004c08 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb2:	d021      	beq.n	8004bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bb4:	f7fe f8c0 	bl	8002d38 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	68ba      	ldr	r2, [r7, #8]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d302      	bcc.n	8004bca <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d116      	bne.n	8004bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be4:	f043 0220 	orr.w	r2, r3, #32
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e007      	b.n	8004c08 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	f003 0304 	and.w	r3, r3, #4
 8004c02:	2b04      	cmp	r3, #4
 8004c04:	d1ca      	bne.n	8004b9c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c06:	2300      	movs	r3, #0
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3710      	adds	r7, #16
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c26:	d11b      	bne.n	8004c60 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c30:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4c:	f043 0204 	orr.w	r2, r3, #4
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e000      	b.n	8004c62 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b083      	sub	sp, #12
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
 8004c76:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	2b20      	cmp	r3, #32
 8004c82:	d129      	bne.n	8004cd8 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2224      	movs	r2, #36	; 0x24
 8004c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 0201 	bic.w	r2, r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 0210 	bic.w	r2, r2, #16
 8004caa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f042 0201 	orr.w	r2, r2, #1
 8004cca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	e000      	b.n	8004cda <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004cd8:	2302      	movs	r3, #2
  }
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b085      	sub	sp, #20
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
 8004cee:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	2b20      	cmp	r3, #32
 8004cfe:	d12a      	bne.n	8004d56 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2224      	movs	r2, #36	; 0x24
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f022 0201 	bic.w	r2, r2, #1
 8004d16:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004d20:	89fb      	ldrh	r3, [r7, #14]
 8004d22:	f023 030f 	bic.w	r3, r3, #15
 8004d26:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	89fb      	ldrh	r3, [r7, #14]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	89fa      	ldrh	r2, [r7, #14]
 8004d38:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f042 0201 	orr.w	r2, r2, #1
 8004d48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004d52:	2300      	movs	r3, #0
 8004d54:	e000      	b.n	8004d58 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004d56:	2302      	movs	r3, #2
  }
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004d64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d66:	b08f      	sub	sp, #60	; 0x3c
 8004d68:	af0a      	add	r7, sp, #40	; 0x28
 8004d6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d101      	bne.n	8004d76 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e10f      	b.n	8004f96 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d106      	bne.n	8004d96 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f7fd fb85 	bl	80024a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2203      	movs	r2, #3
 8004d9a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d102      	bne.n	8004db0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f003 ff4a 	bl	8008c4e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	603b      	str	r3, [r7, #0]
 8004dc0:	687e      	ldr	r6, [r7, #4]
 8004dc2:	466d      	mov	r5, sp
 8004dc4:	f106 0410 	add.w	r4, r6, #16
 8004dc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004dca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004dcc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004dce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004dd0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004dd4:	e885 0003 	stmia.w	r5, {r0, r1}
 8004dd8:	1d33      	adds	r3, r6, #4
 8004dda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ddc:	6838      	ldr	r0, [r7, #0]
 8004dde:	f003 fed5 	bl	8008b8c <USB_CoreInit>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d005      	beq.n	8004df4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2202      	movs	r2, #2
 8004dec:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e0d0      	b.n	8004f96 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2100      	movs	r1, #0
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f003 ff38 	bl	8008c70 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e00:	2300      	movs	r3, #0
 8004e02:	73fb      	strb	r3, [r7, #15]
 8004e04:	e04a      	b.n	8004e9c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004e06:	7bfa      	ldrb	r2, [r7, #15]
 8004e08:	6879      	ldr	r1, [r7, #4]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	00db      	lsls	r3, r3, #3
 8004e0e:	4413      	add	r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	440b      	add	r3, r1
 8004e14:	333d      	adds	r3, #61	; 0x3d
 8004e16:	2201      	movs	r2, #1
 8004e18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004e1a:	7bfa      	ldrb	r2, [r7, #15]
 8004e1c:	6879      	ldr	r1, [r7, #4]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	00db      	lsls	r3, r3, #3
 8004e22:	4413      	add	r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	440b      	add	r3, r1
 8004e28:	333c      	adds	r3, #60	; 0x3c
 8004e2a:	7bfa      	ldrb	r2, [r7, #15]
 8004e2c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004e2e:	7bfa      	ldrb	r2, [r7, #15]
 8004e30:	7bfb      	ldrb	r3, [r7, #15]
 8004e32:	b298      	uxth	r0, r3
 8004e34:	6879      	ldr	r1, [r7, #4]
 8004e36:	4613      	mov	r3, r2
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	4413      	add	r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	440b      	add	r3, r1
 8004e40:	3344      	adds	r3, #68	; 0x44
 8004e42:	4602      	mov	r2, r0
 8004e44:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004e46:	7bfa      	ldrb	r2, [r7, #15]
 8004e48:	6879      	ldr	r1, [r7, #4]
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	00db      	lsls	r3, r3, #3
 8004e4e:	4413      	add	r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	440b      	add	r3, r1
 8004e54:	3340      	adds	r3, #64	; 0x40
 8004e56:	2200      	movs	r2, #0
 8004e58:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004e5a:	7bfa      	ldrb	r2, [r7, #15]
 8004e5c:	6879      	ldr	r1, [r7, #4]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	00db      	lsls	r3, r3, #3
 8004e62:	4413      	add	r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	440b      	add	r3, r1
 8004e68:	3348      	adds	r3, #72	; 0x48
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004e6e:	7bfa      	ldrb	r2, [r7, #15]
 8004e70:	6879      	ldr	r1, [r7, #4]
 8004e72:	4613      	mov	r3, r2
 8004e74:	00db      	lsls	r3, r3, #3
 8004e76:	4413      	add	r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	440b      	add	r3, r1
 8004e7c:	334c      	adds	r3, #76	; 0x4c
 8004e7e:	2200      	movs	r2, #0
 8004e80:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004e82:	7bfa      	ldrb	r2, [r7, #15]
 8004e84:	6879      	ldr	r1, [r7, #4]
 8004e86:	4613      	mov	r3, r2
 8004e88:	00db      	lsls	r3, r3, #3
 8004e8a:	4413      	add	r3, r2
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	440b      	add	r3, r1
 8004e90:	3354      	adds	r3, #84	; 0x54
 8004e92:	2200      	movs	r2, #0
 8004e94:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e96:	7bfb      	ldrb	r3, [r7, #15]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	73fb      	strb	r3, [r7, #15]
 8004e9c:	7bfa      	ldrb	r2, [r7, #15]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d3af      	bcc.n	8004e06 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	73fb      	strb	r3, [r7, #15]
 8004eaa:	e044      	b.n	8004f36 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004eac:	7bfa      	ldrb	r2, [r7, #15]
 8004eae:	6879      	ldr	r1, [r7, #4]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	00db      	lsls	r3, r3, #3
 8004eb4:	4413      	add	r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	440b      	add	r3, r1
 8004eba:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004ec2:	7bfa      	ldrb	r2, [r7, #15]
 8004ec4:	6879      	ldr	r1, [r7, #4]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	00db      	lsls	r3, r3, #3
 8004eca:	4413      	add	r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	440b      	add	r3, r1
 8004ed0:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004ed4:	7bfa      	ldrb	r2, [r7, #15]
 8004ed6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004ed8:	7bfa      	ldrb	r2, [r7, #15]
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	4613      	mov	r3, r2
 8004ede:	00db      	lsls	r3, r3, #3
 8004ee0:	4413      	add	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	440b      	add	r3, r1
 8004ee6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004eea:	2200      	movs	r2, #0
 8004eec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004eee:	7bfa      	ldrb	r2, [r7, #15]
 8004ef0:	6879      	ldr	r1, [r7, #4]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	00db      	lsls	r3, r3, #3
 8004ef6:	4413      	add	r3, r2
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	440b      	add	r3, r1
 8004efc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004f00:	2200      	movs	r2, #0
 8004f02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004f04:	7bfa      	ldrb	r2, [r7, #15]
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	4413      	add	r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	440b      	add	r3, r1
 8004f12:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004f16:	2200      	movs	r2, #0
 8004f18:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004f1a:	7bfa      	ldrb	r2, [r7, #15]
 8004f1c:	6879      	ldr	r1, [r7, #4]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	00db      	lsls	r3, r3, #3
 8004f22:	4413      	add	r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	440b      	add	r3, r1
 8004f28:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f30:	7bfb      	ldrb	r3, [r7, #15]
 8004f32:	3301      	adds	r3, #1
 8004f34:	73fb      	strb	r3, [r7, #15]
 8004f36:	7bfa      	ldrb	r2, [r7, #15]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d3b5      	bcc.n	8004eac <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	603b      	str	r3, [r7, #0]
 8004f46:	687e      	ldr	r6, [r7, #4]
 8004f48:	466d      	mov	r5, sp
 8004f4a:	f106 0410 	add.w	r4, r6, #16
 8004f4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f56:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004f5a:	e885 0003 	stmia.w	r5, {r0, r1}
 8004f5e:	1d33      	adds	r3, r6, #4
 8004f60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f62:	6838      	ldr	r0, [r7, #0]
 8004f64:	f003 fed0 	bl	8008d08 <USB_DevInit>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d005      	beq.n	8004f7a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2202      	movs	r2, #2
 8004f72:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e00d      	b.n	8004f96 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f004 f89b 	bl	80090ca <USB_DevDisconnect>

  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3714      	adds	r7, #20
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004fa0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b086      	sub	sp, #24
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d101      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e267      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d075      	beq.n	80050aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004fbe:	4b88      	ldr	r3, [pc, #544]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f003 030c 	and.w	r3, r3, #12
 8004fc6:	2b04      	cmp	r3, #4
 8004fc8:	d00c      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fca:	4b85      	ldr	r3, [pc, #532]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004fd2:	2b08      	cmp	r3, #8
 8004fd4:	d112      	bne.n	8004ffc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fd6:	4b82      	ldr	r3, [pc, #520]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fe2:	d10b      	bne.n	8004ffc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fe4:	4b7e      	ldr	r3, [pc, #504]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d05b      	beq.n	80050a8 <HAL_RCC_OscConfig+0x108>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d157      	bne.n	80050a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e242      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005004:	d106      	bne.n	8005014 <HAL_RCC_OscConfig+0x74>
 8005006:	4b76      	ldr	r3, [pc, #472]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a75      	ldr	r2, [pc, #468]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 800500c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005010:	6013      	str	r3, [r2, #0]
 8005012:	e01d      	b.n	8005050 <HAL_RCC_OscConfig+0xb0>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800501c:	d10c      	bne.n	8005038 <HAL_RCC_OscConfig+0x98>
 800501e:	4b70      	ldr	r3, [pc, #448]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a6f      	ldr	r2, [pc, #444]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8005024:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005028:	6013      	str	r3, [r2, #0]
 800502a:	4b6d      	ldr	r3, [pc, #436]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a6c      	ldr	r2, [pc, #432]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8005030:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005034:	6013      	str	r3, [r2, #0]
 8005036:	e00b      	b.n	8005050 <HAL_RCC_OscConfig+0xb0>
 8005038:	4b69      	ldr	r3, [pc, #420]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a68      	ldr	r2, [pc, #416]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 800503e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005042:	6013      	str	r3, [r2, #0]
 8005044:	4b66      	ldr	r3, [pc, #408]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a65      	ldr	r2, [pc, #404]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 800504a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800504e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d013      	beq.n	8005080 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005058:	f7fd fe6e 	bl	8002d38 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005060:	f7fd fe6a 	bl	8002d38 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b64      	cmp	r3, #100	; 0x64
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e207      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005072:	4b5b      	ldr	r3, [pc, #364]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d0f0      	beq.n	8005060 <HAL_RCC_OscConfig+0xc0>
 800507e:	e014      	b.n	80050aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005080:	f7fd fe5a 	bl	8002d38 <HAL_GetTick>
 8005084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005086:	e008      	b.n	800509a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005088:	f7fd fe56 	bl	8002d38 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	2b64      	cmp	r3, #100	; 0x64
 8005094:	d901      	bls.n	800509a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e1f3      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800509a:	4b51      	ldr	r3, [pc, #324]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1f0      	bne.n	8005088 <HAL_RCC_OscConfig+0xe8>
 80050a6:	e000      	b.n	80050aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d063      	beq.n	800517e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80050b6:	4b4a      	ldr	r3, [pc, #296]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 030c 	and.w	r3, r3, #12
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00b      	beq.n	80050da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050c2:	4b47      	ldr	r3, [pc, #284]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80050ca:	2b08      	cmp	r3, #8
 80050cc:	d11c      	bne.n	8005108 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050ce:	4b44      	ldr	r3, [pc, #272]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d116      	bne.n	8005108 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050da:	4b41      	ldr	r3, [pc, #260]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d005      	beq.n	80050f2 <HAL_RCC_OscConfig+0x152>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d001      	beq.n	80050f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e1c7      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050f2:	4b3b      	ldr	r3, [pc, #236]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	00db      	lsls	r3, r3, #3
 8005100:	4937      	ldr	r1, [pc, #220]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8005102:	4313      	orrs	r3, r2
 8005104:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005106:	e03a      	b.n	800517e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d020      	beq.n	8005152 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005110:	4b34      	ldr	r3, [pc, #208]	; (80051e4 <HAL_RCC_OscConfig+0x244>)
 8005112:	2201      	movs	r2, #1
 8005114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005116:	f7fd fe0f 	bl	8002d38 <HAL_GetTick>
 800511a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800511c:	e008      	b.n	8005130 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800511e:	f7fd fe0b 	bl	8002d38 <HAL_GetTick>
 8005122:	4602      	mov	r2, r0
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	2b02      	cmp	r3, #2
 800512a:	d901      	bls.n	8005130 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e1a8      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005130:	4b2b      	ldr	r3, [pc, #172]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0302 	and.w	r3, r3, #2
 8005138:	2b00      	cmp	r3, #0
 800513a:	d0f0      	beq.n	800511e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800513c:	4b28      	ldr	r3, [pc, #160]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	00db      	lsls	r3, r3, #3
 800514a:	4925      	ldr	r1, [pc, #148]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 800514c:	4313      	orrs	r3, r2
 800514e:	600b      	str	r3, [r1, #0]
 8005150:	e015      	b.n	800517e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005152:	4b24      	ldr	r3, [pc, #144]	; (80051e4 <HAL_RCC_OscConfig+0x244>)
 8005154:	2200      	movs	r2, #0
 8005156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005158:	f7fd fdee 	bl	8002d38 <HAL_GetTick>
 800515c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800515e:	e008      	b.n	8005172 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005160:	f7fd fdea 	bl	8002d38 <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	2b02      	cmp	r3, #2
 800516c:	d901      	bls.n	8005172 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e187      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005172:	4b1b      	ldr	r3, [pc, #108]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0302 	and.w	r3, r3, #2
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1f0      	bne.n	8005160 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0308 	and.w	r3, r3, #8
 8005186:	2b00      	cmp	r3, #0
 8005188:	d036      	beq.n	80051f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d016      	beq.n	80051c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005192:	4b15      	ldr	r3, [pc, #84]	; (80051e8 <HAL_RCC_OscConfig+0x248>)
 8005194:	2201      	movs	r2, #1
 8005196:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005198:	f7fd fdce 	bl	8002d38 <HAL_GetTick>
 800519c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800519e:	e008      	b.n	80051b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051a0:	f7fd fdca 	bl	8002d38 <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e167      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051b2:	4b0b      	ldr	r3, [pc, #44]	; (80051e0 <HAL_RCC_OscConfig+0x240>)
 80051b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d0f0      	beq.n	80051a0 <HAL_RCC_OscConfig+0x200>
 80051be:	e01b      	b.n	80051f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051c0:	4b09      	ldr	r3, [pc, #36]	; (80051e8 <HAL_RCC_OscConfig+0x248>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051c6:	f7fd fdb7 	bl	8002d38 <HAL_GetTick>
 80051ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051cc:	e00e      	b.n	80051ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051ce:	f7fd fdb3 	bl	8002d38 <HAL_GetTick>
 80051d2:	4602      	mov	r2, r0
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d907      	bls.n	80051ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	e150      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
 80051e0:	40023800 	.word	0x40023800
 80051e4:	42470000 	.word	0x42470000
 80051e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051ec:	4b88      	ldr	r3, [pc, #544]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80051ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1ea      	bne.n	80051ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0304 	and.w	r3, r3, #4
 8005200:	2b00      	cmp	r3, #0
 8005202:	f000 8097 	beq.w	8005334 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005206:	2300      	movs	r3, #0
 8005208:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800520a:	4b81      	ldr	r3, [pc, #516]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 800520c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10f      	bne.n	8005236 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005216:	2300      	movs	r3, #0
 8005218:	60bb      	str	r3, [r7, #8]
 800521a:	4b7d      	ldr	r3, [pc, #500]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 800521c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521e:	4a7c      	ldr	r2, [pc, #496]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 8005220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005224:	6413      	str	r3, [r2, #64]	; 0x40
 8005226:	4b7a      	ldr	r3, [pc, #488]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 8005228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800522e:	60bb      	str	r3, [r7, #8]
 8005230:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005232:	2301      	movs	r3, #1
 8005234:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005236:	4b77      	ldr	r3, [pc, #476]	; (8005414 <HAL_RCC_OscConfig+0x474>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800523e:	2b00      	cmp	r3, #0
 8005240:	d118      	bne.n	8005274 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005242:	4b74      	ldr	r3, [pc, #464]	; (8005414 <HAL_RCC_OscConfig+0x474>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a73      	ldr	r2, [pc, #460]	; (8005414 <HAL_RCC_OscConfig+0x474>)
 8005248:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800524c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800524e:	f7fd fd73 	bl	8002d38 <HAL_GetTick>
 8005252:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005254:	e008      	b.n	8005268 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005256:	f7fd fd6f 	bl	8002d38 <HAL_GetTick>
 800525a:	4602      	mov	r2, r0
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	2b02      	cmp	r3, #2
 8005262:	d901      	bls.n	8005268 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005264:	2303      	movs	r3, #3
 8005266:	e10c      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005268:	4b6a      	ldr	r3, [pc, #424]	; (8005414 <HAL_RCC_OscConfig+0x474>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005270:	2b00      	cmp	r3, #0
 8005272:	d0f0      	beq.n	8005256 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d106      	bne.n	800528a <HAL_RCC_OscConfig+0x2ea>
 800527c:	4b64      	ldr	r3, [pc, #400]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 800527e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005280:	4a63      	ldr	r2, [pc, #396]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 8005282:	f043 0301 	orr.w	r3, r3, #1
 8005286:	6713      	str	r3, [r2, #112]	; 0x70
 8005288:	e01c      	b.n	80052c4 <HAL_RCC_OscConfig+0x324>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	2b05      	cmp	r3, #5
 8005290:	d10c      	bne.n	80052ac <HAL_RCC_OscConfig+0x30c>
 8005292:	4b5f      	ldr	r3, [pc, #380]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 8005294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005296:	4a5e      	ldr	r2, [pc, #376]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 8005298:	f043 0304 	orr.w	r3, r3, #4
 800529c:	6713      	str	r3, [r2, #112]	; 0x70
 800529e:	4b5c      	ldr	r3, [pc, #368]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80052a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a2:	4a5b      	ldr	r2, [pc, #364]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80052a4:	f043 0301 	orr.w	r3, r3, #1
 80052a8:	6713      	str	r3, [r2, #112]	; 0x70
 80052aa:	e00b      	b.n	80052c4 <HAL_RCC_OscConfig+0x324>
 80052ac:	4b58      	ldr	r3, [pc, #352]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80052ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052b0:	4a57      	ldr	r2, [pc, #348]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80052b2:	f023 0301 	bic.w	r3, r3, #1
 80052b6:	6713      	str	r3, [r2, #112]	; 0x70
 80052b8:	4b55      	ldr	r3, [pc, #340]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80052ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052bc:	4a54      	ldr	r2, [pc, #336]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80052be:	f023 0304 	bic.w	r3, r3, #4
 80052c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d015      	beq.n	80052f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052cc:	f7fd fd34 	bl	8002d38 <HAL_GetTick>
 80052d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052d2:	e00a      	b.n	80052ea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052d4:	f7fd fd30 	bl	8002d38 <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	f241 3288 	movw	r2, #5000	; 0x1388
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e0cb      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052ea:	4b49      	ldr	r3, [pc, #292]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80052ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d0ee      	beq.n	80052d4 <HAL_RCC_OscConfig+0x334>
 80052f6:	e014      	b.n	8005322 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052f8:	f7fd fd1e 	bl	8002d38 <HAL_GetTick>
 80052fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052fe:	e00a      	b.n	8005316 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005300:	f7fd fd1a 	bl	8002d38 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	f241 3288 	movw	r2, #5000	; 0x1388
 800530e:	4293      	cmp	r3, r2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e0b5      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005316:	4b3e      	ldr	r3, [pc, #248]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 8005318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1ee      	bne.n	8005300 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005322:	7dfb      	ldrb	r3, [r7, #23]
 8005324:	2b01      	cmp	r3, #1
 8005326:	d105      	bne.n	8005334 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005328:	4b39      	ldr	r3, [pc, #228]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 800532a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532c:	4a38      	ldr	r2, [pc, #224]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 800532e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005332:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 80a1 	beq.w	8005480 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800533e:	4b34      	ldr	r3, [pc, #208]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 030c 	and.w	r3, r3, #12
 8005346:	2b08      	cmp	r3, #8
 8005348:	d05c      	beq.n	8005404 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	2b02      	cmp	r3, #2
 8005350:	d141      	bne.n	80053d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005352:	4b31      	ldr	r3, [pc, #196]	; (8005418 <HAL_RCC_OscConfig+0x478>)
 8005354:	2200      	movs	r2, #0
 8005356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005358:	f7fd fcee 	bl	8002d38 <HAL_GetTick>
 800535c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800535e:	e008      	b.n	8005372 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005360:	f7fd fcea 	bl	8002d38 <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	2b02      	cmp	r3, #2
 800536c:	d901      	bls.n	8005372 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e087      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005372:	4b27      	ldr	r3, [pc, #156]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1f0      	bne.n	8005360 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	69da      	ldr	r2, [r3, #28]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	431a      	orrs	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538c:	019b      	lsls	r3, r3, #6
 800538e:	431a      	orrs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005394:	085b      	lsrs	r3, r3, #1
 8005396:	3b01      	subs	r3, #1
 8005398:	041b      	lsls	r3, r3, #16
 800539a:	431a      	orrs	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a0:	061b      	lsls	r3, r3, #24
 80053a2:	491b      	ldr	r1, [pc, #108]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053a8:	4b1b      	ldr	r3, [pc, #108]	; (8005418 <HAL_RCC_OscConfig+0x478>)
 80053aa:	2201      	movs	r2, #1
 80053ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ae:	f7fd fcc3 	bl	8002d38 <HAL_GetTick>
 80053b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053b4:	e008      	b.n	80053c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053b6:	f7fd fcbf 	bl	8002d38 <HAL_GetTick>
 80053ba:	4602      	mov	r2, r0
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d901      	bls.n	80053c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e05c      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053c8:	4b11      	ldr	r3, [pc, #68]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d0f0      	beq.n	80053b6 <HAL_RCC_OscConfig+0x416>
 80053d4:	e054      	b.n	8005480 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053d6:	4b10      	ldr	r3, [pc, #64]	; (8005418 <HAL_RCC_OscConfig+0x478>)
 80053d8:	2200      	movs	r2, #0
 80053da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053dc:	f7fd fcac 	bl	8002d38 <HAL_GetTick>
 80053e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053e4:	f7fd fca8 	bl	8002d38 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e045      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053f6:	4b06      	ldr	r3, [pc, #24]	; (8005410 <HAL_RCC_OscConfig+0x470>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1f0      	bne.n	80053e4 <HAL_RCC_OscConfig+0x444>
 8005402:	e03d      	b.n	8005480 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	2b01      	cmp	r3, #1
 800540a:	d107      	bne.n	800541c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e038      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
 8005410:	40023800 	.word	0x40023800
 8005414:	40007000 	.word	0x40007000
 8005418:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800541c:	4b1b      	ldr	r3, [pc, #108]	; (800548c <HAL_RCC_OscConfig+0x4ec>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	2b01      	cmp	r3, #1
 8005428:	d028      	beq.n	800547c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005434:	429a      	cmp	r2, r3
 8005436:	d121      	bne.n	800547c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005442:	429a      	cmp	r2, r3
 8005444:	d11a      	bne.n	800547c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800544c:	4013      	ands	r3, r2
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005452:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005454:	4293      	cmp	r3, r2
 8005456:	d111      	bne.n	800547c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005462:	085b      	lsrs	r3, r3, #1
 8005464:	3b01      	subs	r3, #1
 8005466:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005468:	429a      	cmp	r2, r3
 800546a:	d107      	bne.n	800547c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005476:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005478:	429a      	cmp	r2, r3
 800547a:	d001      	beq.n	8005480 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e000      	b.n	8005482 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3718      	adds	r7, #24
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	40023800 	.word	0x40023800

08005490 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e0cc      	b.n	800563e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054a4:	4b68      	ldr	r3, [pc, #416]	; (8005648 <HAL_RCC_ClockConfig+0x1b8>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 030f 	and.w	r3, r3, #15
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d90c      	bls.n	80054cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054b2:	4b65      	ldr	r3, [pc, #404]	; (8005648 <HAL_RCC_ClockConfig+0x1b8>)
 80054b4:	683a      	ldr	r2, [r7, #0]
 80054b6:	b2d2      	uxtb	r2, r2
 80054b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ba:	4b63      	ldr	r3, [pc, #396]	; (8005648 <HAL_RCC_ClockConfig+0x1b8>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 030f 	and.w	r3, r3, #15
 80054c2:	683a      	ldr	r2, [r7, #0]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d001      	beq.n	80054cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	e0b8      	b.n	800563e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0302 	and.w	r3, r3, #2
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d020      	beq.n	800551a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d005      	beq.n	80054f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054e4:	4b59      	ldr	r3, [pc, #356]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	4a58      	ldr	r2, [pc, #352]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 80054ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80054ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0308 	and.w	r3, r3, #8
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d005      	beq.n	8005508 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054fc:	4b53      	ldr	r3, [pc, #332]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	4a52      	ldr	r2, [pc, #328]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 8005502:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005506:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005508:	4b50      	ldr	r3, [pc, #320]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	494d      	ldr	r1, [pc, #308]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 8005516:	4313      	orrs	r3, r2
 8005518:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b00      	cmp	r3, #0
 8005524:	d044      	beq.n	80055b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	2b01      	cmp	r3, #1
 800552c:	d107      	bne.n	800553e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800552e:	4b47      	ldr	r3, [pc, #284]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d119      	bne.n	800556e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e07f      	b.n	800563e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	2b02      	cmp	r3, #2
 8005544:	d003      	beq.n	800554e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800554a:	2b03      	cmp	r3, #3
 800554c:	d107      	bne.n	800555e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800554e:	4b3f      	ldr	r3, [pc, #252]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d109      	bne.n	800556e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e06f      	b.n	800563e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800555e:	4b3b      	ldr	r3, [pc, #236]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0302 	and.w	r3, r3, #2
 8005566:	2b00      	cmp	r3, #0
 8005568:	d101      	bne.n	800556e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e067      	b.n	800563e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800556e:	4b37      	ldr	r3, [pc, #220]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f023 0203 	bic.w	r2, r3, #3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	4934      	ldr	r1, [pc, #208]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 800557c:	4313      	orrs	r3, r2
 800557e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005580:	f7fd fbda 	bl	8002d38 <HAL_GetTick>
 8005584:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005586:	e00a      	b.n	800559e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005588:	f7fd fbd6 	bl	8002d38 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	f241 3288 	movw	r2, #5000	; 0x1388
 8005596:	4293      	cmp	r3, r2
 8005598:	d901      	bls.n	800559e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e04f      	b.n	800563e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800559e:	4b2b      	ldr	r3, [pc, #172]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	f003 020c 	and.w	r2, r3, #12
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d1eb      	bne.n	8005588 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055b0:	4b25      	ldr	r3, [pc, #148]	; (8005648 <HAL_RCC_ClockConfig+0x1b8>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 030f 	and.w	r3, r3, #15
 80055b8:	683a      	ldr	r2, [r7, #0]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d20c      	bcs.n	80055d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055be:	4b22      	ldr	r3, [pc, #136]	; (8005648 <HAL_RCC_ClockConfig+0x1b8>)
 80055c0:	683a      	ldr	r2, [r7, #0]
 80055c2:	b2d2      	uxtb	r2, r2
 80055c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055c6:	4b20      	ldr	r3, [pc, #128]	; (8005648 <HAL_RCC_ClockConfig+0x1b8>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 030f 	and.w	r3, r3, #15
 80055ce:	683a      	ldr	r2, [r7, #0]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d001      	beq.n	80055d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e032      	b.n	800563e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0304 	and.w	r3, r3, #4
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d008      	beq.n	80055f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055e4:	4b19      	ldr	r3, [pc, #100]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	4916      	ldr	r1, [pc, #88]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0308 	and.w	r3, r3, #8
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d009      	beq.n	8005616 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005602:	4b12      	ldr	r3, [pc, #72]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	00db      	lsls	r3, r3, #3
 8005610:	490e      	ldr	r1, [pc, #56]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 8005612:	4313      	orrs	r3, r2
 8005614:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005616:	f000 f821 	bl	800565c <HAL_RCC_GetSysClockFreq>
 800561a:	4602      	mov	r2, r0
 800561c:	4b0b      	ldr	r3, [pc, #44]	; (800564c <HAL_RCC_ClockConfig+0x1bc>)
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	091b      	lsrs	r3, r3, #4
 8005622:	f003 030f 	and.w	r3, r3, #15
 8005626:	490a      	ldr	r1, [pc, #40]	; (8005650 <HAL_RCC_ClockConfig+0x1c0>)
 8005628:	5ccb      	ldrb	r3, [r1, r3]
 800562a:	fa22 f303 	lsr.w	r3, r2, r3
 800562e:	4a09      	ldr	r2, [pc, #36]	; (8005654 <HAL_RCC_ClockConfig+0x1c4>)
 8005630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005632:	4b09      	ldr	r3, [pc, #36]	; (8005658 <HAL_RCC_ClockConfig+0x1c8>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4618      	mov	r0, r3
 8005638:	f7fc ff8c 	bl	8002554 <HAL_InitTick>

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	40023c00 	.word	0x40023c00
 800564c:	40023800 	.word	0x40023800
 8005650:	0800dda4 	.word	0x0800dda4
 8005654:	200000a0 	.word	0x200000a0
 8005658:	200000a4 	.word	0x200000a4

0800565c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800565c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005660:	b094      	sub	sp, #80	; 0x50
 8005662:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005664:	2300      	movs	r3, #0
 8005666:	647b      	str	r3, [r7, #68]	; 0x44
 8005668:	2300      	movs	r3, #0
 800566a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800566c:	2300      	movs	r3, #0
 800566e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005670:	2300      	movs	r3, #0
 8005672:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005674:	4b79      	ldr	r3, [pc, #484]	; (800585c <HAL_RCC_GetSysClockFreq+0x200>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f003 030c 	and.w	r3, r3, #12
 800567c:	2b08      	cmp	r3, #8
 800567e:	d00d      	beq.n	800569c <HAL_RCC_GetSysClockFreq+0x40>
 8005680:	2b08      	cmp	r3, #8
 8005682:	f200 80e1 	bhi.w	8005848 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005686:	2b00      	cmp	r3, #0
 8005688:	d002      	beq.n	8005690 <HAL_RCC_GetSysClockFreq+0x34>
 800568a:	2b04      	cmp	r3, #4
 800568c:	d003      	beq.n	8005696 <HAL_RCC_GetSysClockFreq+0x3a>
 800568e:	e0db      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005690:	4b73      	ldr	r3, [pc, #460]	; (8005860 <HAL_RCC_GetSysClockFreq+0x204>)
 8005692:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005694:	e0db      	b.n	800584e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005696:	4b73      	ldr	r3, [pc, #460]	; (8005864 <HAL_RCC_GetSysClockFreq+0x208>)
 8005698:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800569a:	e0d8      	b.n	800584e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800569c:	4b6f      	ldr	r3, [pc, #444]	; (800585c <HAL_RCC_GetSysClockFreq+0x200>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056a4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056a6:	4b6d      	ldr	r3, [pc, #436]	; (800585c <HAL_RCC_GetSysClockFreq+0x200>)
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d063      	beq.n	800577a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056b2:	4b6a      	ldr	r3, [pc, #424]	; (800585c <HAL_RCC_GetSysClockFreq+0x200>)
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	099b      	lsrs	r3, r3, #6
 80056b8:	2200      	movs	r2, #0
 80056ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80056bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80056be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056c4:	633b      	str	r3, [r7, #48]	; 0x30
 80056c6:	2300      	movs	r3, #0
 80056c8:	637b      	str	r3, [r7, #52]	; 0x34
 80056ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80056ce:	4622      	mov	r2, r4
 80056d0:	462b      	mov	r3, r5
 80056d2:	f04f 0000 	mov.w	r0, #0
 80056d6:	f04f 0100 	mov.w	r1, #0
 80056da:	0159      	lsls	r1, r3, #5
 80056dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056e0:	0150      	lsls	r0, r2, #5
 80056e2:	4602      	mov	r2, r0
 80056e4:	460b      	mov	r3, r1
 80056e6:	4621      	mov	r1, r4
 80056e8:	1a51      	subs	r1, r2, r1
 80056ea:	6139      	str	r1, [r7, #16]
 80056ec:	4629      	mov	r1, r5
 80056ee:	eb63 0301 	sbc.w	r3, r3, r1
 80056f2:	617b      	str	r3, [r7, #20]
 80056f4:	f04f 0200 	mov.w	r2, #0
 80056f8:	f04f 0300 	mov.w	r3, #0
 80056fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005700:	4659      	mov	r1, fp
 8005702:	018b      	lsls	r3, r1, #6
 8005704:	4651      	mov	r1, sl
 8005706:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800570a:	4651      	mov	r1, sl
 800570c:	018a      	lsls	r2, r1, #6
 800570e:	4651      	mov	r1, sl
 8005710:	ebb2 0801 	subs.w	r8, r2, r1
 8005714:	4659      	mov	r1, fp
 8005716:	eb63 0901 	sbc.w	r9, r3, r1
 800571a:	f04f 0200 	mov.w	r2, #0
 800571e:	f04f 0300 	mov.w	r3, #0
 8005722:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005726:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800572a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800572e:	4690      	mov	r8, r2
 8005730:	4699      	mov	r9, r3
 8005732:	4623      	mov	r3, r4
 8005734:	eb18 0303 	adds.w	r3, r8, r3
 8005738:	60bb      	str	r3, [r7, #8]
 800573a:	462b      	mov	r3, r5
 800573c:	eb49 0303 	adc.w	r3, r9, r3
 8005740:	60fb      	str	r3, [r7, #12]
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800574e:	4629      	mov	r1, r5
 8005750:	024b      	lsls	r3, r1, #9
 8005752:	4621      	mov	r1, r4
 8005754:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005758:	4621      	mov	r1, r4
 800575a:	024a      	lsls	r2, r1, #9
 800575c:	4610      	mov	r0, r2
 800575e:	4619      	mov	r1, r3
 8005760:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005762:	2200      	movs	r2, #0
 8005764:	62bb      	str	r3, [r7, #40]	; 0x28
 8005766:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005768:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800576c:	f7fa fd90 	bl	8000290 <__aeabi_uldivmod>
 8005770:	4602      	mov	r2, r0
 8005772:	460b      	mov	r3, r1
 8005774:	4613      	mov	r3, r2
 8005776:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005778:	e058      	b.n	800582c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800577a:	4b38      	ldr	r3, [pc, #224]	; (800585c <HAL_RCC_GetSysClockFreq+0x200>)
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	099b      	lsrs	r3, r3, #6
 8005780:	2200      	movs	r2, #0
 8005782:	4618      	mov	r0, r3
 8005784:	4611      	mov	r1, r2
 8005786:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800578a:	623b      	str	r3, [r7, #32]
 800578c:	2300      	movs	r3, #0
 800578e:	627b      	str	r3, [r7, #36]	; 0x24
 8005790:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005794:	4642      	mov	r2, r8
 8005796:	464b      	mov	r3, r9
 8005798:	f04f 0000 	mov.w	r0, #0
 800579c:	f04f 0100 	mov.w	r1, #0
 80057a0:	0159      	lsls	r1, r3, #5
 80057a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057a6:	0150      	lsls	r0, r2, #5
 80057a8:	4602      	mov	r2, r0
 80057aa:	460b      	mov	r3, r1
 80057ac:	4641      	mov	r1, r8
 80057ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80057b2:	4649      	mov	r1, r9
 80057b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80057b8:	f04f 0200 	mov.w	r2, #0
 80057bc:	f04f 0300 	mov.w	r3, #0
 80057c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80057c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80057c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80057cc:	ebb2 040a 	subs.w	r4, r2, sl
 80057d0:	eb63 050b 	sbc.w	r5, r3, fp
 80057d4:	f04f 0200 	mov.w	r2, #0
 80057d8:	f04f 0300 	mov.w	r3, #0
 80057dc:	00eb      	lsls	r3, r5, #3
 80057de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057e2:	00e2      	lsls	r2, r4, #3
 80057e4:	4614      	mov	r4, r2
 80057e6:	461d      	mov	r5, r3
 80057e8:	4643      	mov	r3, r8
 80057ea:	18e3      	adds	r3, r4, r3
 80057ec:	603b      	str	r3, [r7, #0]
 80057ee:	464b      	mov	r3, r9
 80057f0:	eb45 0303 	adc.w	r3, r5, r3
 80057f4:	607b      	str	r3, [r7, #4]
 80057f6:	f04f 0200 	mov.w	r2, #0
 80057fa:	f04f 0300 	mov.w	r3, #0
 80057fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005802:	4629      	mov	r1, r5
 8005804:	028b      	lsls	r3, r1, #10
 8005806:	4621      	mov	r1, r4
 8005808:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800580c:	4621      	mov	r1, r4
 800580e:	028a      	lsls	r2, r1, #10
 8005810:	4610      	mov	r0, r2
 8005812:	4619      	mov	r1, r3
 8005814:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005816:	2200      	movs	r2, #0
 8005818:	61bb      	str	r3, [r7, #24]
 800581a:	61fa      	str	r2, [r7, #28]
 800581c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005820:	f7fa fd36 	bl	8000290 <__aeabi_uldivmod>
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	4613      	mov	r3, r2
 800582a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800582c:	4b0b      	ldr	r3, [pc, #44]	; (800585c <HAL_RCC_GetSysClockFreq+0x200>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	0c1b      	lsrs	r3, r3, #16
 8005832:	f003 0303 	and.w	r3, r3, #3
 8005836:	3301      	adds	r3, #1
 8005838:	005b      	lsls	r3, r3, #1
 800583a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800583c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800583e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005840:	fbb2 f3f3 	udiv	r3, r2, r3
 8005844:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005846:	e002      	b.n	800584e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005848:	4b05      	ldr	r3, [pc, #20]	; (8005860 <HAL_RCC_GetSysClockFreq+0x204>)
 800584a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800584c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800584e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005850:	4618      	mov	r0, r3
 8005852:	3750      	adds	r7, #80	; 0x50
 8005854:	46bd      	mov	sp, r7
 8005856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800585a:	bf00      	nop
 800585c:	40023800 	.word	0x40023800
 8005860:	00f42400 	.word	0x00f42400
 8005864:	007a1200 	.word	0x007a1200

08005868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005868:	b480      	push	{r7}
 800586a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800586c:	4b03      	ldr	r3, [pc, #12]	; (800587c <HAL_RCC_GetHCLKFreq+0x14>)
 800586e:	681b      	ldr	r3, [r3, #0]
}
 8005870:	4618      	mov	r0, r3
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	200000a0 	.word	0x200000a0

08005880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005884:	f7ff fff0 	bl	8005868 <HAL_RCC_GetHCLKFreq>
 8005888:	4602      	mov	r2, r0
 800588a:	4b05      	ldr	r3, [pc, #20]	; (80058a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	0a9b      	lsrs	r3, r3, #10
 8005890:	f003 0307 	and.w	r3, r3, #7
 8005894:	4903      	ldr	r1, [pc, #12]	; (80058a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005896:	5ccb      	ldrb	r3, [r1, r3]
 8005898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800589c:	4618      	mov	r0, r3
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	40023800 	.word	0x40023800
 80058a4:	0800ddb4 	.word	0x0800ddb4

080058a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80058ac:	f7ff ffdc 	bl	8005868 <HAL_RCC_GetHCLKFreq>
 80058b0:	4602      	mov	r2, r0
 80058b2:	4b05      	ldr	r3, [pc, #20]	; (80058c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	0b5b      	lsrs	r3, r3, #13
 80058b8:	f003 0307 	and.w	r3, r3, #7
 80058bc:	4903      	ldr	r1, [pc, #12]	; (80058cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80058be:	5ccb      	ldrb	r3, [r1, r3]
 80058c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	bd80      	pop	{r7, pc}
 80058c8:	40023800 	.word	0x40023800
 80058cc:	0800ddb4 	.word	0x0800ddb4

080058d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	220f      	movs	r2, #15
 80058de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80058e0:	4b12      	ldr	r3, [pc, #72]	; (800592c <HAL_RCC_GetClockConfig+0x5c>)
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f003 0203 	and.w	r2, r3, #3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80058ec:	4b0f      	ldr	r3, [pc, #60]	; (800592c <HAL_RCC_GetClockConfig+0x5c>)
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80058f8:	4b0c      	ldr	r3, [pc, #48]	; (800592c <HAL_RCC_GetClockConfig+0x5c>)
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005904:	4b09      	ldr	r3, [pc, #36]	; (800592c <HAL_RCC_GetClockConfig+0x5c>)
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	08db      	lsrs	r3, r3, #3
 800590a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005912:	4b07      	ldr	r3, [pc, #28]	; (8005930 <HAL_RCC_GetClockConfig+0x60>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 020f 	and.w	r2, r3, #15
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	601a      	str	r2, [r3, #0]
}
 800591e:	bf00      	nop
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	40023800 	.word	0x40023800
 8005930:	40023c00 	.word	0x40023c00

08005934 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800593c:	2300      	movs	r3, #0
 800593e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005940:	2300      	movs	r3, #0
 8005942:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b00      	cmp	r3, #0
 800594e:	d10b      	bne.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005958:	2b00      	cmp	r3, #0
 800595a:	d105      	bne.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005964:	2b00      	cmp	r3, #0
 8005966:	d075      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005968:	4b91      	ldr	r3, [pc, #580]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800596a:	2200      	movs	r2, #0
 800596c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800596e:	f7fd f9e3 	bl	8002d38 <HAL_GetTick>
 8005972:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005974:	e008      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005976:	f7fd f9df 	bl	8002d38 <HAL_GetTick>
 800597a:	4602      	mov	r2, r0
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	1ad3      	subs	r3, r2, r3
 8005980:	2b02      	cmp	r3, #2
 8005982:	d901      	bls.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e189      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005988:	4b8a      	ldr	r3, [pc, #552]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1f0      	bne.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	2b00      	cmp	r3, #0
 800599e:	d009      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	019a      	lsls	r2, r3, #6
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	071b      	lsls	r3, r3, #28
 80059ac:	4981      	ldr	r1, [pc, #516]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059ae:	4313      	orrs	r3, r2
 80059b0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0302 	and.w	r3, r3, #2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d01f      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80059c0:	4b7c      	ldr	r3, [pc, #496]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059c6:	0f1b      	lsrs	r3, r3, #28
 80059c8:	f003 0307 	and.w	r3, r3, #7
 80059cc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	019a      	lsls	r2, r3, #6
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	061b      	lsls	r3, r3, #24
 80059da:	431a      	orrs	r2, r3
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	071b      	lsls	r3, r3, #28
 80059e0:	4974      	ldr	r1, [pc, #464]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059e2:	4313      	orrs	r3, r2
 80059e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80059e8:	4b72      	ldr	r3, [pc, #456]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059ee:	f023 021f 	bic.w	r2, r3, #31
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	69db      	ldr	r3, [r3, #28]
 80059f6:	3b01      	subs	r3, #1
 80059f8:	496e      	ldr	r1, [pc, #440]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d00d      	beq.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	019a      	lsls	r2, r3, #6
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	061b      	lsls	r3, r3, #24
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	071b      	lsls	r3, r3, #28
 8005a20:	4964      	ldr	r1, [pc, #400]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a28:	4b61      	ldr	r3, [pc, #388]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a2e:	f7fd f983 	bl	8002d38 <HAL_GetTick>
 8005a32:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a34:	e008      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a36:	f7fd f97f 	bl	8002d38 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d901      	bls.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e129      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a48:	4b5a      	ldr	r3, [pc, #360]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0f0      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d105      	bne.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d079      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005a6c:	4b52      	ldr	r3, [pc, #328]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005a6e:	2200      	movs	r2, #0
 8005a70:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a72:	f7fd f961 	bl	8002d38 <HAL_GetTick>
 8005a76:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005a78:	e008      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005a7a:	f7fd f95d 	bl	8002d38 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d901      	bls.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e107      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005a8c:	4b49      	ldr	r3, [pc, #292]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a98:	d0ef      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0304 	and.w	r3, r3, #4
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d020      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005aa6:	4b43      	ldr	r3, [pc, #268]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aac:	0f1b      	lsrs	r3, r3, #28
 8005aae:	f003 0307 	and.w	r3, r3, #7
 8005ab2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	019a      	lsls	r2, r3, #6
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	695b      	ldr	r3, [r3, #20]
 8005abe:	061b      	lsls	r3, r3, #24
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	071b      	lsls	r3, r3, #28
 8005ac6:	493b      	ldr	r1, [pc, #236]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005ace:	4b39      	ldr	r3, [pc, #228]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ad4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a1b      	ldr	r3, [r3, #32]
 8005adc:	3b01      	subs	r3, #1
 8005ade:	021b      	lsls	r3, r3, #8
 8005ae0:	4934      	ldr	r1, [pc, #208]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0308 	and.w	r3, r3, #8
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d01e      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005af4:	4b2f      	ldr	r3, [pc, #188]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005afa:	0e1b      	lsrs	r3, r3, #24
 8005afc:	f003 030f 	and.w	r3, r3, #15
 8005b00:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	019a      	lsls	r2, r3, #6
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	061b      	lsls	r3, r3, #24
 8005b0c:	431a      	orrs	r2, r3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	071b      	lsls	r3, r3, #28
 8005b14:	4927      	ldr	r1, [pc, #156]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005b1c:	4b25      	ldr	r3, [pc, #148]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b22:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2a:	4922      	ldr	r1, [pc, #136]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005b32:	4b21      	ldr	r3, [pc, #132]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005b34:	2201      	movs	r2, #1
 8005b36:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b38:	f7fd f8fe 	bl	8002d38 <HAL_GetTick>
 8005b3c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b3e:	e008      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005b40:	f7fd f8fa 	bl	8002d38 <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	d901      	bls.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e0a4      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b52:	4b18      	ldr	r3, [pc, #96]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b5e:	d1ef      	bne.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0320 	and.w	r3, r3, #32
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	f000 808b 	beq.w	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b6e:	2300      	movs	r3, #0
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	4b10      	ldr	r3, [pc, #64]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b76:	4a0f      	ldr	r2, [pc, #60]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8005b7e:	4b0d      	ldr	r3, [pc, #52]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b86:	60fb      	str	r3, [r7, #12]
 8005b88:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005b8a:	4b0c      	ldr	r3, [pc, #48]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a0b      	ldr	r2, [pc, #44]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b94:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b96:	f7fd f8cf 	bl	8002d38 <HAL_GetTick>
 8005b9a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005b9c:	e010      	b.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005b9e:	f7fd f8cb 	bl	8002d38 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d909      	bls.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e075      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005bb0:	42470068 	.word	0x42470068
 8005bb4:	40023800 	.word	0x40023800
 8005bb8:	42470070 	.word	0x42470070
 8005bbc:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005bc0:	4b38      	ldr	r3, [pc, #224]	; (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d0e8      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005bcc:	4b36      	ldr	r3, [pc, #216]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bd4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d02f      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005be4:	693a      	ldr	r2, [r7, #16]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d028      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005bea:	4b2f      	ldr	r3, [pc, #188]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bf2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005bf4:	4b2d      	ldr	r3, [pc, #180]	; (8005cac <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005bfa:	4b2c      	ldr	r3, [pc, #176]	; (8005cac <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005c00:	4a29      	ldr	r2, [pc, #164]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005c06:	4b28      	ldr	r3, [pc, #160]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d114      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005c12:	f7fd f891 	bl	8002d38 <HAL_GetTick>
 8005c16:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c18:	e00a      	b.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c1a:	f7fd f88d 	bl	8002d38 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d901      	bls.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e035      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c30:	4b1d      	ldr	r3, [pc, #116]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c34:	f003 0302 	and.w	r3, r3, #2
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d0ee      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c48:	d10d      	bne.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005c4a:	4b17      	ldr	r3, [pc, #92]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c56:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005c5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c5e:	4912      	ldr	r1, [pc, #72]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c60:	4313      	orrs	r3, r2
 8005c62:	608b      	str	r3, [r1, #8]
 8005c64:	e005      	b.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005c66:	4b10      	ldr	r3, [pc, #64]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	4a0f      	ldr	r2, [pc, #60]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c6c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005c70:	6093      	str	r3, [r2, #8]
 8005c72:	4b0d      	ldr	r3, [pc, #52]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c74:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c7e:	490a      	ldr	r1, [pc, #40]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 0310 	and.w	r3, r3, #16
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d004      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005c96:	4b06      	ldr	r3, [pc, #24]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005c98:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3718      	adds	r7, #24
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	40007000 	.word	0x40007000
 8005ca8:	40023800 	.word	0x40023800
 8005cac:	42470e40 	.word	0x42470e40
 8005cb0:	424711e0 	.word	0x424711e0

08005cb4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e066      	b.n	8005d98 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	7f5b      	ldrb	r3, [r3, #29]
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d105      	bne.n	8005ce0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f7fc f9d2 	bl	8002084 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2202      	movs	r2, #2
 8005ce4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	22ca      	movs	r2, #202	; 0xca
 8005cec:	625a      	str	r2, [r3, #36]	; 0x24
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2253      	movs	r2, #83	; 0x53
 8005cf4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f998 	bl	800602c <RTC_EnterInitMode>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005d00:	7bfb      	ldrb	r3, [r7, #15]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d12c      	bne.n	8005d60 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	6812      	ldr	r2, [r2, #0]
 8005d10:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005d14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d18:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	6899      	ldr	r1, [r3, #8]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	68d2      	ldr	r2, [r2, #12]
 8005d40:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	6919      	ldr	r1, [r3, #16]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	041a      	lsls	r2, r3, #16
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	430a      	orrs	r2, r1
 8005d54:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 f99f 	bl	800609a <RTC_ExitInitMode>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005d60:	7bfb      	ldrb	r3, [r7, #15]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d113      	bne.n	8005d8e <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d74:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	699a      	ldr	r2, [r3, #24]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	430a      	orrs	r2, r1
 8005d86:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	22ff      	movs	r2, #255	; 0xff
 8005d94:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8005d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3710      	adds	r7, #16
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005da0:	b590      	push	{r4, r7, lr}
 8005da2:	b087      	sub	sp, #28
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005dac:	2300      	movs	r3, #0
 8005dae:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	7f1b      	ldrb	r3, [r3, #28]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d101      	bne.n	8005dbc <HAL_RTC_SetTime+0x1c>
 8005db8:	2302      	movs	r3, #2
 8005dba:	e087      	b.n	8005ecc <HAL_RTC_SetTime+0x12c>
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2202      	movs	r2, #2
 8005dc6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d126      	bne.n	8005e1c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d102      	bne.n	8005de2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2200      	movs	r2, #0
 8005de0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	4618      	mov	r0, r3
 8005de8:	f000 f97c 	bl	80060e4 <RTC_ByteToBcd2>
 8005dec:	4603      	mov	r3, r0
 8005dee:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	785b      	ldrb	r3, [r3, #1]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f000 f975 	bl	80060e4 <RTC_ByteToBcd2>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005dfe:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	789b      	ldrb	r3, [r3, #2]
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 f96d 	bl	80060e4 <RTC_ByteToBcd2>
 8005e0a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005e0c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	78db      	ldrb	r3, [r3, #3]
 8005e14:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]
 8005e1a:	e018      	b.n	8005e4e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d102      	bne.n	8005e30 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	785b      	ldrb	r3, [r3, #1]
 8005e3a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005e3c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005e42:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	78db      	ldrb	r3, [r3, #3]
 8005e48:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	22ca      	movs	r2, #202	; 0xca
 8005e54:	625a      	str	r2, [r3, #36]	; 0x24
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2253      	movs	r2, #83	; 0x53
 8005e5c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f000 f8e4 	bl	800602c <RTC_EnterInitMode>
 8005e64:	4603      	mov	r3, r0
 8005e66:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005e68:	7cfb      	ldrb	r3, [r7, #19]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d120      	bne.n	8005eb0 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005e78:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005e7c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	689a      	ldr	r2, [r3, #8]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e8c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	6899      	ldr	r1, [r3, #8]
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	68da      	ldr	r2, [r3, #12]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	691b      	ldr	r3, [r3, #16]
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	430a      	orrs	r2, r1
 8005ea4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f000 f8f7 	bl	800609a <RTC_ExitInitMode>
 8005eac:	4603      	mov	r3, r0
 8005eae:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005eb0:	7cfb      	ldrb	r3, [r7, #19]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d102      	bne.n	8005ebc <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	22ff      	movs	r2, #255	; 0xff
 8005ec2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	771a      	strb	r2, [r3, #28]

  return status;
 8005eca:	7cfb      	ldrb	r3, [r7, #19]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	371c      	adds	r7, #28
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd90      	pop	{r4, r7, pc}

08005ed4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005ed4:	b590      	push	{r4, r7, lr}
 8005ed6:	b087      	sub	sp, #28
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	7f1b      	ldrb	r3, [r3, #28]
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_RTC_SetDate+0x1c>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e071      	b.n	8005fd4 <HAL_RTC_SetDate+0x100>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2202      	movs	r2, #2
 8005efa:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d10e      	bne.n	8005f20 <HAL_RTC_SetDate+0x4c>
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	785b      	ldrb	r3, [r3, #1]
 8005f06:	f003 0310 	and.w	r3, r3, #16
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d008      	beq.n	8005f20 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	785b      	ldrb	r3, [r3, #1]
 8005f12:	f023 0310 	bic.w	r3, r3, #16
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	330a      	adds	r3, #10
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d11c      	bne.n	8005f60 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	78db      	ldrb	r3, [r3, #3]
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f000 f8da 	bl	80060e4 <RTC_ByteToBcd2>
 8005f30:	4603      	mov	r3, r0
 8005f32:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	785b      	ldrb	r3, [r3, #1]
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f000 f8d3 	bl	80060e4 <RTC_ByteToBcd2>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f42:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	789b      	ldrb	r3, [r3, #2]
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f000 f8cb 	bl	80060e4 <RTC_ByteToBcd2>
 8005f4e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005f50:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	617b      	str	r3, [r7, #20]
 8005f5e:	e00e      	b.n	8005f7e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	78db      	ldrb	r3, [r3, #3]
 8005f64:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	785b      	ldrb	r3, [r3, #1]
 8005f6a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f6c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005f6e:	68ba      	ldr	r2, [r7, #8]
 8005f70:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005f72:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	22ca      	movs	r2, #202	; 0xca
 8005f84:	625a      	str	r2, [r3, #36]	; 0x24
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2253      	movs	r2, #83	; 0x53
 8005f8c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f000 f84c 	bl	800602c <RTC_EnterInitMode>
 8005f94:	4603      	mov	r3, r0
 8005f96:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005f98:	7cfb      	ldrb	r3, [r7, #19]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10c      	bne.n	8005fb8 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005fa8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005fac:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f000 f873 	bl	800609a <RTC_ExitInitMode>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005fb8:	7cfb      	ldrb	r3, [r7, #19]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d102      	bne.n	8005fc4 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	22ff      	movs	r2, #255	; 0xff
 8005fca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	771a      	strb	r2, [r3, #28]

  return status;
 8005fd2:	7cfb      	ldrb	r3, [r7, #19]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	371c      	adds	r7, #28
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd90      	pop	{r4, r7, pc}

08005fdc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005ff6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ff8:	f7fc fe9e 	bl	8002d38 <HAL_GetTick>
 8005ffc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005ffe:	e009      	b.n	8006014 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006000:	f7fc fe9a 	bl	8002d38 <HAL_GetTick>
 8006004:	4602      	mov	r2, r0
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	1ad3      	subs	r3, r2, r3
 800600a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800600e:	d901      	bls.n	8006014 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e007      	b.n	8006024 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	f003 0320 	and.w	r3, r3, #32
 800601e:	2b00      	cmp	r3, #0
 8006020:	d0ee      	beq.n	8006000 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006034:	2300      	movs	r3, #0
 8006036:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006038:	2300      	movs	r3, #0
 800603a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006046:	2b00      	cmp	r3, #0
 8006048:	d122      	bne.n	8006090 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	68da      	ldr	r2, [r3, #12]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006058:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800605a:	f7fc fe6d 	bl	8002d38 <HAL_GetTick>
 800605e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006060:	e00c      	b.n	800607c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006062:	f7fc fe69 	bl	8002d38 <HAL_GetTick>
 8006066:	4602      	mov	r2, r0
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006070:	d904      	bls.n	800607c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2204      	movs	r2, #4
 8006076:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006086:	2b00      	cmp	r3, #0
 8006088:	d102      	bne.n	8006090 <RTC_EnterInitMode+0x64>
 800608a:	7bfb      	ldrb	r3, [r7, #15]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d1e8      	bne.n	8006062 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006090:	7bfb      	ldrb	r3, [r7, #15]
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}

0800609a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b084      	sub	sp, #16
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060a2:	2300      	movs	r3, #0
 80060a4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68da      	ldr	r2, [r3, #12]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060b4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f003 0320 	and.w	r3, r3, #32
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d10a      	bne.n	80060da <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f7ff ff89 	bl	8005fdc <HAL_RTC_WaitForSynchro>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d004      	beq.n	80060da <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2204      	movs	r2, #4
 80060d4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80060da:	7bfb      	ldrb	r3, [r7, #15]
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	4603      	mov	r3, r0
 80060ec:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80060f2:	e005      	b.n	8006100 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80060f4:	7bfb      	ldrb	r3, [r7, #15]
 80060f6:	3301      	adds	r3, #1
 80060f8:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80060fa:	79fb      	ldrb	r3, [r7, #7]
 80060fc:	3b0a      	subs	r3, #10
 80060fe:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006100:	79fb      	ldrb	r3, [r7, #7]
 8006102:	2b09      	cmp	r3, #9
 8006104:	d8f6      	bhi.n	80060f4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006106:	7bfb      	ldrb	r3, [r7, #15]
 8006108:	011b      	lsls	r3, r3, #4
 800610a:	b2da      	uxtb	r2, r3
 800610c:	79fb      	ldrb	r3, [r7, #7]
 800610e:	4313      	orrs	r3, r2
 8006110:	b2db      	uxtb	r3, r3
}
 8006112:	4618      	mov	r0, r3
 8006114:	3714      	adds	r7, #20
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b082      	sub	sp, #8
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d101      	bne.n	8006130 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e041      	b.n	80061b4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006136:	b2db      	uxtb	r3, r3
 8006138:	2b00      	cmp	r3, #0
 800613a:	d106      	bne.n	800614a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f7fc f83d 	bl	80021c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2202      	movs	r2, #2
 800614e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	3304      	adds	r3, #4
 800615a:	4619      	mov	r1, r3
 800615c:	4610      	mov	r0, r2
 800615e:	f000 ffd3 	bl	8007108 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2201      	movs	r2, #1
 800616e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061b2:	2300      	movs	r3, #0
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3708      	adds	r7, #8
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061bc:	b480      	push	{r7}
 80061be:	b085      	sub	sp, #20
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d001      	beq.n	80061d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	e04e      	b.n	8006272 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2202      	movs	r2, #2
 80061d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68da      	ldr	r2, [r3, #12]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0201 	orr.w	r2, r2, #1
 80061ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a23      	ldr	r2, [pc, #140]	; (8006280 <HAL_TIM_Base_Start_IT+0xc4>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d022      	beq.n	800623c <HAL_TIM_Base_Start_IT+0x80>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061fe:	d01d      	beq.n	800623c <HAL_TIM_Base_Start_IT+0x80>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a1f      	ldr	r2, [pc, #124]	; (8006284 <HAL_TIM_Base_Start_IT+0xc8>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d018      	beq.n	800623c <HAL_TIM_Base_Start_IT+0x80>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a1e      	ldr	r2, [pc, #120]	; (8006288 <HAL_TIM_Base_Start_IT+0xcc>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d013      	beq.n	800623c <HAL_TIM_Base_Start_IT+0x80>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a1c      	ldr	r2, [pc, #112]	; (800628c <HAL_TIM_Base_Start_IT+0xd0>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d00e      	beq.n	800623c <HAL_TIM_Base_Start_IT+0x80>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a1b      	ldr	r2, [pc, #108]	; (8006290 <HAL_TIM_Base_Start_IT+0xd4>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d009      	beq.n	800623c <HAL_TIM_Base_Start_IT+0x80>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a19      	ldr	r2, [pc, #100]	; (8006294 <HAL_TIM_Base_Start_IT+0xd8>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d004      	beq.n	800623c <HAL_TIM_Base_Start_IT+0x80>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a18      	ldr	r2, [pc, #96]	; (8006298 <HAL_TIM_Base_Start_IT+0xdc>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d111      	bne.n	8006260 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f003 0307 	and.w	r3, r3, #7
 8006246:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2b06      	cmp	r3, #6
 800624c:	d010      	beq.n	8006270 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f042 0201 	orr.w	r2, r2, #1
 800625c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800625e:	e007      	b.n	8006270 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f042 0201 	orr.w	r2, r2, #1
 800626e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3714      	adds	r7, #20
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	40010000 	.word	0x40010000
 8006284:	40000400 	.word	0x40000400
 8006288:	40000800 	.word	0x40000800
 800628c:	40000c00 	.word	0x40000c00
 8006290:	40010400 	.word	0x40010400
 8006294:	40014000 	.word	0x40014000
 8006298:	40001800 	.word	0x40001800

0800629c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e041      	b.n	8006332 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d106      	bne.n	80062c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f7fb ff08 	bl	80020d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	3304      	adds	r3, #4
 80062d8:	4619      	mov	r1, r3
 80062da:	4610      	mov	r0, r2
 80062dc:	f000 ff14 	bl	8007108 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	3708      	adds	r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
	...

0800633c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d109      	bne.n	8006360 <HAL_TIM_PWM_Start+0x24>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006352:	b2db      	uxtb	r3, r3
 8006354:	2b01      	cmp	r3, #1
 8006356:	bf14      	ite	ne
 8006358:	2301      	movne	r3, #1
 800635a:	2300      	moveq	r3, #0
 800635c:	b2db      	uxtb	r3, r3
 800635e:	e022      	b.n	80063a6 <HAL_TIM_PWM_Start+0x6a>
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	2b04      	cmp	r3, #4
 8006364:	d109      	bne.n	800637a <HAL_TIM_PWM_Start+0x3e>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b01      	cmp	r3, #1
 8006370:	bf14      	ite	ne
 8006372:	2301      	movne	r3, #1
 8006374:	2300      	moveq	r3, #0
 8006376:	b2db      	uxtb	r3, r3
 8006378:	e015      	b.n	80063a6 <HAL_TIM_PWM_Start+0x6a>
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	2b08      	cmp	r3, #8
 800637e:	d109      	bne.n	8006394 <HAL_TIM_PWM_Start+0x58>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b01      	cmp	r3, #1
 800638a:	bf14      	ite	ne
 800638c:	2301      	movne	r3, #1
 800638e:	2300      	moveq	r3, #0
 8006390:	b2db      	uxtb	r3, r3
 8006392:	e008      	b.n	80063a6 <HAL_TIM_PWM_Start+0x6a>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b01      	cmp	r3, #1
 800639e:	bf14      	ite	ne
 80063a0:	2301      	movne	r3, #1
 80063a2:	2300      	moveq	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d001      	beq.n	80063ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e07c      	b.n	80064a8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d104      	bne.n	80063be <HAL_TIM_PWM_Start+0x82>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2202      	movs	r2, #2
 80063b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063bc:	e013      	b.n	80063e6 <HAL_TIM_PWM_Start+0xaa>
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b04      	cmp	r3, #4
 80063c2:	d104      	bne.n	80063ce <HAL_TIM_PWM_Start+0x92>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2202      	movs	r2, #2
 80063c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063cc:	e00b      	b.n	80063e6 <HAL_TIM_PWM_Start+0xaa>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b08      	cmp	r3, #8
 80063d2:	d104      	bne.n	80063de <HAL_TIM_PWM_Start+0xa2>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2202      	movs	r2, #2
 80063d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063dc:	e003      	b.n	80063e6 <HAL_TIM_PWM_Start+0xaa>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2202      	movs	r2, #2
 80063e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2201      	movs	r2, #1
 80063ec:	6839      	ldr	r1, [r7, #0]
 80063ee:	4618      	mov	r0, r3
 80063f0:	f001 fa9e 	bl	8007930 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a2d      	ldr	r2, [pc, #180]	; (80064b0 <HAL_TIM_PWM_Start+0x174>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d004      	beq.n	8006408 <HAL_TIM_PWM_Start+0xcc>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a2c      	ldr	r2, [pc, #176]	; (80064b4 <HAL_TIM_PWM_Start+0x178>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d101      	bne.n	800640c <HAL_TIM_PWM_Start+0xd0>
 8006408:	2301      	movs	r3, #1
 800640a:	e000      	b.n	800640e <HAL_TIM_PWM_Start+0xd2>
 800640c:	2300      	movs	r3, #0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d007      	beq.n	8006422 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006420:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a22      	ldr	r2, [pc, #136]	; (80064b0 <HAL_TIM_PWM_Start+0x174>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d022      	beq.n	8006472 <HAL_TIM_PWM_Start+0x136>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006434:	d01d      	beq.n	8006472 <HAL_TIM_PWM_Start+0x136>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a1f      	ldr	r2, [pc, #124]	; (80064b8 <HAL_TIM_PWM_Start+0x17c>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d018      	beq.n	8006472 <HAL_TIM_PWM_Start+0x136>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a1d      	ldr	r2, [pc, #116]	; (80064bc <HAL_TIM_PWM_Start+0x180>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d013      	beq.n	8006472 <HAL_TIM_PWM_Start+0x136>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a1c      	ldr	r2, [pc, #112]	; (80064c0 <HAL_TIM_PWM_Start+0x184>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d00e      	beq.n	8006472 <HAL_TIM_PWM_Start+0x136>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a16      	ldr	r2, [pc, #88]	; (80064b4 <HAL_TIM_PWM_Start+0x178>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d009      	beq.n	8006472 <HAL_TIM_PWM_Start+0x136>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a18      	ldr	r2, [pc, #96]	; (80064c4 <HAL_TIM_PWM_Start+0x188>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d004      	beq.n	8006472 <HAL_TIM_PWM_Start+0x136>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a16      	ldr	r2, [pc, #88]	; (80064c8 <HAL_TIM_PWM_Start+0x18c>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d111      	bne.n	8006496 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f003 0307 	and.w	r3, r3, #7
 800647c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2b06      	cmp	r3, #6
 8006482:	d010      	beq.n	80064a6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f042 0201 	orr.w	r2, r2, #1
 8006492:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006494:	e007      	b.n	80064a6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f042 0201 	orr.w	r2, r2, #1
 80064a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3710      	adds	r7, #16
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	40010000 	.word	0x40010000
 80064b4:	40010400 	.word	0x40010400
 80064b8:	40000400 	.word	0x40000400
 80064bc:	40000800 	.word	0x40000800
 80064c0:	40000c00 	.word	0x40000c00
 80064c4:	40014000 	.word	0x40014000
 80064c8:	40001800 	.word	0x40001800

080064cc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064d6:	2300      	movs	r3, #0
 80064d8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d109      	bne.n	80064f4 <HAL_TIM_PWM_Start_IT+0x28>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	bf14      	ite	ne
 80064ec:	2301      	movne	r3, #1
 80064ee:	2300      	moveq	r3, #0
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	e022      	b.n	800653a <HAL_TIM_PWM_Start_IT+0x6e>
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	2b04      	cmp	r3, #4
 80064f8:	d109      	bne.n	800650e <HAL_TIM_PWM_Start_IT+0x42>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006500:	b2db      	uxtb	r3, r3
 8006502:	2b01      	cmp	r3, #1
 8006504:	bf14      	ite	ne
 8006506:	2301      	movne	r3, #1
 8006508:	2300      	moveq	r3, #0
 800650a:	b2db      	uxtb	r3, r3
 800650c:	e015      	b.n	800653a <HAL_TIM_PWM_Start_IT+0x6e>
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b08      	cmp	r3, #8
 8006512:	d109      	bne.n	8006528 <HAL_TIM_PWM_Start_IT+0x5c>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800651a:	b2db      	uxtb	r3, r3
 800651c:	2b01      	cmp	r3, #1
 800651e:	bf14      	ite	ne
 8006520:	2301      	movne	r3, #1
 8006522:	2300      	moveq	r3, #0
 8006524:	b2db      	uxtb	r3, r3
 8006526:	e008      	b.n	800653a <HAL_TIM_PWM_Start_IT+0x6e>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800652e:	b2db      	uxtb	r3, r3
 8006530:	2b01      	cmp	r3, #1
 8006532:	bf14      	ite	ne
 8006534:	2301      	movne	r3, #1
 8006536:	2300      	moveq	r3, #0
 8006538:	b2db      	uxtb	r3, r3
 800653a:	2b00      	cmp	r3, #0
 800653c:	d001      	beq.n	8006542 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e0c7      	b.n	80066d2 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d104      	bne.n	8006552 <HAL_TIM_PWM_Start_IT+0x86>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2202      	movs	r2, #2
 800654c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006550:	e013      	b.n	800657a <HAL_TIM_PWM_Start_IT+0xae>
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b04      	cmp	r3, #4
 8006556:	d104      	bne.n	8006562 <HAL_TIM_PWM_Start_IT+0x96>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2202      	movs	r2, #2
 800655c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006560:	e00b      	b.n	800657a <HAL_TIM_PWM_Start_IT+0xae>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	2b08      	cmp	r3, #8
 8006566:	d104      	bne.n	8006572 <HAL_TIM_PWM_Start_IT+0xa6>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2202      	movs	r2, #2
 800656c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006570:	e003      	b.n	800657a <HAL_TIM_PWM_Start_IT+0xae>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2202      	movs	r2, #2
 8006576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	2b0c      	cmp	r3, #12
 800657e:	d841      	bhi.n	8006604 <HAL_TIM_PWM_Start_IT+0x138>
 8006580:	a201      	add	r2, pc, #4	; (adr r2, 8006588 <HAL_TIM_PWM_Start_IT+0xbc>)
 8006582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006586:	bf00      	nop
 8006588:	080065bd 	.word	0x080065bd
 800658c:	08006605 	.word	0x08006605
 8006590:	08006605 	.word	0x08006605
 8006594:	08006605 	.word	0x08006605
 8006598:	080065cf 	.word	0x080065cf
 800659c:	08006605 	.word	0x08006605
 80065a0:	08006605 	.word	0x08006605
 80065a4:	08006605 	.word	0x08006605
 80065a8:	080065e1 	.word	0x080065e1
 80065ac:	08006605 	.word	0x08006605
 80065b0:	08006605 	.word	0x08006605
 80065b4:	08006605 	.word	0x08006605
 80065b8:	080065f3 	.word	0x080065f3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68da      	ldr	r2, [r3, #12]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f042 0202 	orr.w	r2, r2, #2
 80065ca:	60da      	str	r2, [r3, #12]
      break;
 80065cc:	e01d      	b.n	800660a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68da      	ldr	r2, [r3, #12]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f042 0204 	orr.w	r2, r2, #4
 80065dc:	60da      	str	r2, [r3, #12]
      break;
 80065de:	e014      	b.n	800660a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68da      	ldr	r2, [r3, #12]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f042 0208 	orr.w	r2, r2, #8
 80065ee:	60da      	str	r2, [r3, #12]
      break;
 80065f0:	e00b      	b.n	800660a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f042 0210 	orr.w	r2, r2, #16
 8006600:	60da      	str	r2, [r3, #12]
      break;
 8006602:	e002      	b.n	800660a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	73fb      	strb	r3, [r7, #15]
      break;
 8006608:	bf00      	nop
  }

  if (status == HAL_OK)
 800660a:	7bfb      	ldrb	r3, [r7, #15]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d15f      	bne.n	80066d0 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2201      	movs	r2, #1
 8006616:	6839      	ldr	r1, [r7, #0]
 8006618:	4618      	mov	r0, r3
 800661a:	f001 f989 	bl	8007930 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a2e      	ldr	r2, [pc, #184]	; (80066dc <HAL_TIM_PWM_Start_IT+0x210>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d004      	beq.n	8006632 <HAL_TIM_PWM_Start_IT+0x166>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a2c      	ldr	r2, [pc, #176]	; (80066e0 <HAL_TIM_PWM_Start_IT+0x214>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d101      	bne.n	8006636 <HAL_TIM_PWM_Start_IT+0x16a>
 8006632:	2301      	movs	r3, #1
 8006634:	e000      	b.n	8006638 <HAL_TIM_PWM_Start_IT+0x16c>
 8006636:	2300      	movs	r3, #0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d007      	beq.n	800664c <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800664a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a22      	ldr	r2, [pc, #136]	; (80066dc <HAL_TIM_PWM_Start_IT+0x210>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d022      	beq.n	800669c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800665e:	d01d      	beq.n	800669c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a1f      	ldr	r2, [pc, #124]	; (80066e4 <HAL_TIM_PWM_Start_IT+0x218>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d018      	beq.n	800669c <HAL_TIM_PWM_Start_IT+0x1d0>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a1e      	ldr	r2, [pc, #120]	; (80066e8 <HAL_TIM_PWM_Start_IT+0x21c>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d013      	beq.n	800669c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a1c      	ldr	r2, [pc, #112]	; (80066ec <HAL_TIM_PWM_Start_IT+0x220>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d00e      	beq.n	800669c <HAL_TIM_PWM_Start_IT+0x1d0>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a17      	ldr	r2, [pc, #92]	; (80066e0 <HAL_TIM_PWM_Start_IT+0x214>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d009      	beq.n	800669c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a18      	ldr	r2, [pc, #96]	; (80066f0 <HAL_TIM_PWM_Start_IT+0x224>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d004      	beq.n	800669c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a17      	ldr	r2, [pc, #92]	; (80066f4 <HAL_TIM_PWM_Start_IT+0x228>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d111      	bne.n	80066c0 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	f003 0307 	and.w	r3, r3, #7
 80066a6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	2b06      	cmp	r3, #6
 80066ac:	d010      	beq.n	80066d0 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f042 0201 	orr.w	r2, r2, #1
 80066bc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066be:	e007      	b.n	80066d0 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f042 0201 	orr.w	r2, r2, #1
 80066ce:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	40010000 	.word	0x40010000
 80066e0:	40010400 	.word	0x40010400
 80066e4:	40000400 	.word	0x40000400
 80066e8:	40000800 	.word	0x40000800
 80066ec:	40000c00 	.word	0x40000c00
 80066f0:	40014000 	.word	0x40014000
 80066f4:	40001800 	.word	0x40001800

080066f8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d101      	bne.n	800670a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e041      	b.n	800678e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006710:	b2db      	uxtb	r3, r3
 8006712:	2b00      	cmp	r3, #0
 8006714:	d106      	bne.n	8006724 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f7fb fd00 	bl	8002124 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2202      	movs	r2, #2
 8006728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	3304      	adds	r3, #4
 8006734:	4619      	mov	r1, r3
 8006736:	4610      	mov	r0, r2
 8006738:	f000 fce6 	bl	8007108 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3708      	adds	r7, #8
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
	...

08006798 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067a2:	2300      	movs	r3, #0
 80067a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d104      	bne.n	80067b6 <HAL_TIM_IC_Start_IT+0x1e>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	e013      	b.n	80067de <HAL_TIM_IC_Start_IT+0x46>
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	2b04      	cmp	r3, #4
 80067ba:	d104      	bne.n	80067c6 <HAL_TIM_IC_Start_IT+0x2e>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	e00b      	b.n	80067de <HAL_TIM_IC_Start_IT+0x46>
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	2b08      	cmp	r3, #8
 80067ca:	d104      	bne.n	80067d6 <HAL_TIM_IC_Start_IT+0x3e>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	e003      	b.n	80067de <HAL_TIM_IC_Start_IT+0x46>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d104      	bne.n	80067f0 <HAL_TIM_IC_Start_IT+0x58>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	e013      	b.n	8006818 <HAL_TIM_IC_Start_IT+0x80>
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	2b04      	cmp	r3, #4
 80067f4:	d104      	bne.n	8006800 <HAL_TIM_IC_Start_IT+0x68>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	e00b      	b.n	8006818 <HAL_TIM_IC_Start_IT+0x80>
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	2b08      	cmp	r3, #8
 8006804:	d104      	bne.n	8006810 <HAL_TIM_IC_Start_IT+0x78>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800680c:	b2db      	uxtb	r3, r3
 800680e:	e003      	b.n	8006818 <HAL_TIM_IC_Start_IT+0x80>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006816:	b2db      	uxtb	r3, r3
 8006818:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800681a:	7bbb      	ldrb	r3, [r7, #14]
 800681c:	2b01      	cmp	r3, #1
 800681e:	d102      	bne.n	8006826 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006820:	7b7b      	ldrb	r3, [r7, #13]
 8006822:	2b01      	cmp	r3, #1
 8006824:	d001      	beq.n	800682a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e0cc      	b.n	80069c4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d104      	bne.n	800683a <HAL_TIM_IC_Start_IT+0xa2>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006838:	e013      	b.n	8006862 <HAL_TIM_IC_Start_IT+0xca>
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	2b04      	cmp	r3, #4
 800683e:	d104      	bne.n	800684a <HAL_TIM_IC_Start_IT+0xb2>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2202      	movs	r2, #2
 8006844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006848:	e00b      	b.n	8006862 <HAL_TIM_IC_Start_IT+0xca>
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	2b08      	cmp	r3, #8
 800684e:	d104      	bne.n	800685a <HAL_TIM_IC_Start_IT+0xc2>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2202      	movs	r2, #2
 8006854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006858:	e003      	b.n	8006862 <HAL_TIM_IC_Start_IT+0xca>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2202      	movs	r2, #2
 800685e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d104      	bne.n	8006872 <HAL_TIM_IC_Start_IT+0xda>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2202      	movs	r2, #2
 800686c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006870:	e013      	b.n	800689a <HAL_TIM_IC_Start_IT+0x102>
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b04      	cmp	r3, #4
 8006876:	d104      	bne.n	8006882 <HAL_TIM_IC_Start_IT+0xea>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006880:	e00b      	b.n	800689a <HAL_TIM_IC_Start_IT+0x102>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b08      	cmp	r3, #8
 8006886:	d104      	bne.n	8006892 <HAL_TIM_IC_Start_IT+0xfa>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2202      	movs	r2, #2
 800688c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006890:	e003      	b.n	800689a <HAL_TIM_IC_Start_IT+0x102>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2202      	movs	r2, #2
 8006896:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b0c      	cmp	r3, #12
 800689e:	d841      	bhi.n	8006924 <HAL_TIM_IC_Start_IT+0x18c>
 80068a0:	a201      	add	r2, pc, #4	; (adr r2, 80068a8 <HAL_TIM_IC_Start_IT+0x110>)
 80068a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068a6:	bf00      	nop
 80068a8:	080068dd 	.word	0x080068dd
 80068ac:	08006925 	.word	0x08006925
 80068b0:	08006925 	.word	0x08006925
 80068b4:	08006925 	.word	0x08006925
 80068b8:	080068ef 	.word	0x080068ef
 80068bc:	08006925 	.word	0x08006925
 80068c0:	08006925 	.word	0x08006925
 80068c4:	08006925 	.word	0x08006925
 80068c8:	08006901 	.word	0x08006901
 80068cc:	08006925 	.word	0x08006925
 80068d0:	08006925 	.word	0x08006925
 80068d4:	08006925 	.word	0x08006925
 80068d8:	08006913 	.word	0x08006913
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68da      	ldr	r2, [r3, #12]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f042 0202 	orr.w	r2, r2, #2
 80068ea:	60da      	str	r2, [r3, #12]
      break;
 80068ec:	e01d      	b.n	800692a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68da      	ldr	r2, [r3, #12]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f042 0204 	orr.w	r2, r2, #4
 80068fc:	60da      	str	r2, [r3, #12]
      break;
 80068fe:	e014      	b.n	800692a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	68da      	ldr	r2, [r3, #12]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f042 0208 	orr.w	r2, r2, #8
 800690e:	60da      	str	r2, [r3, #12]
      break;
 8006910:	e00b      	b.n	800692a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68da      	ldr	r2, [r3, #12]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f042 0210 	orr.w	r2, r2, #16
 8006920:	60da      	str	r2, [r3, #12]
      break;
 8006922:	e002      	b.n	800692a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	73fb      	strb	r3, [r7, #15]
      break;
 8006928:	bf00      	nop
  }

  if (status == HAL_OK)
 800692a:	7bfb      	ldrb	r3, [r7, #15]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d148      	bne.n	80069c2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2201      	movs	r2, #1
 8006936:	6839      	ldr	r1, [r7, #0]
 8006938:	4618      	mov	r0, r3
 800693a:	f000 fff9 	bl	8007930 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a22      	ldr	r2, [pc, #136]	; (80069cc <HAL_TIM_IC_Start_IT+0x234>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d022      	beq.n	800698e <HAL_TIM_IC_Start_IT+0x1f6>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006950:	d01d      	beq.n	800698e <HAL_TIM_IC_Start_IT+0x1f6>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a1e      	ldr	r2, [pc, #120]	; (80069d0 <HAL_TIM_IC_Start_IT+0x238>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d018      	beq.n	800698e <HAL_TIM_IC_Start_IT+0x1f6>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a1c      	ldr	r2, [pc, #112]	; (80069d4 <HAL_TIM_IC_Start_IT+0x23c>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d013      	beq.n	800698e <HAL_TIM_IC_Start_IT+0x1f6>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a1b      	ldr	r2, [pc, #108]	; (80069d8 <HAL_TIM_IC_Start_IT+0x240>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d00e      	beq.n	800698e <HAL_TIM_IC_Start_IT+0x1f6>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a19      	ldr	r2, [pc, #100]	; (80069dc <HAL_TIM_IC_Start_IT+0x244>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d009      	beq.n	800698e <HAL_TIM_IC_Start_IT+0x1f6>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a18      	ldr	r2, [pc, #96]	; (80069e0 <HAL_TIM_IC_Start_IT+0x248>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d004      	beq.n	800698e <HAL_TIM_IC_Start_IT+0x1f6>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a16      	ldr	r2, [pc, #88]	; (80069e4 <HAL_TIM_IC_Start_IT+0x24c>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d111      	bne.n	80069b2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	f003 0307 	and.w	r3, r3, #7
 8006998:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	2b06      	cmp	r3, #6
 800699e:	d010      	beq.n	80069c2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f042 0201 	orr.w	r2, r2, #1
 80069ae:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069b0:	e007      	b.n	80069c2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f042 0201 	orr.w	r2, r2, #1
 80069c0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80069c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3710      	adds	r7, #16
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	40010000 	.word	0x40010000
 80069d0:	40000400 	.word	0x40000400
 80069d4:	40000800 	.word	0x40000800
 80069d8:	40000c00 	.word	0x40000c00
 80069dc:	40010400 	.word	0x40010400
 80069e0:	40014000 	.word	0x40014000
 80069e4:	40001800 	.word	0x40001800

080069e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	691b      	ldr	r3, [r3, #16]
 80069f6:	f003 0302 	and.w	r3, r3, #2
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	d122      	bne.n	8006a44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	f003 0302 	and.w	r3, r3, #2
 8006a08:	2b02      	cmp	r3, #2
 8006a0a:	d11b      	bne.n	8006a44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f06f 0202 	mvn.w	r2, #2
 8006a14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	699b      	ldr	r3, [r3, #24]
 8006a22:	f003 0303 	and.w	r3, r3, #3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d003      	beq.n	8006a32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f7fc f8ee 	bl	8002c0c <HAL_TIM_IC_CaptureCallback>
 8006a30:	e005      	b.n	8006a3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 fb4a 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 fb51 	bl	80070e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	f003 0304 	and.w	r3, r3, #4
 8006a4e:	2b04      	cmp	r3, #4
 8006a50:	d122      	bne.n	8006a98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	f003 0304 	and.w	r3, r3, #4
 8006a5c:	2b04      	cmp	r3, #4
 8006a5e:	d11b      	bne.n	8006a98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f06f 0204 	mvn.w	r2, #4
 8006a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2202      	movs	r2, #2
 8006a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d003      	beq.n	8006a86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f7fc f8c4 	bl	8002c0c <HAL_TIM_IC_CaptureCallback>
 8006a84:	e005      	b.n	8006a92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 fb20 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 fb27 	bl	80070e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	f003 0308 	and.w	r3, r3, #8
 8006aa2:	2b08      	cmp	r3, #8
 8006aa4:	d122      	bne.n	8006aec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	f003 0308 	and.w	r3, r3, #8
 8006ab0:	2b08      	cmp	r3, #8
 8006ab2:	d11b      	bne.n	8006aec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f06f 0208 	mvn.w	r2, #8
 8006abc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2204      	movs	r2, #4
 8006ac2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	69db      	ldr	r3, [r3, #28]
 8006aca:	f003 0303 	and.w	r3, r3, #3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d003      	beq.n	8006ada <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7fc f89a 	bl	8002c0c <HAL_TIM_IC_CaptureCallback>
 8006ad8:	e005      	b.n	8006ae6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 faf6 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 fafd 	bl	80070e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	f003 0310 	and.w	r3, r3, #16
 8006af6:	2b10      	cmp	r3, #16
 8006af8:	d122      	bne.n	8006b40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	f003 0310 	and.w	r3, r3, #16
 8006b04:	2b10      	cmp	r3, #16
 8006b06:	d11b      	bne.n	8006b40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f06f 0210 	mvn.w	r2, #16
 8006b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2208      	movs	r2, #8
 8006b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	69db      	ldr	r3, [r3, #28]
 8006b1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f7fc f870 	bl	8002c0c <HAL_TIM_IC_CaptureCallback>
 8006b2c:	e005      	b.n	8006b3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 facc 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 fad3 	bl	80070e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	691b      	ldr	r3, [r3, #16]
 8006b46:	f003 0301 	and.w	r3, r3, #1
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d10e      	bne.n	8006b6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	f003 0301 	and.w	r3, r3, #1
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d107      	bne.n	8006b6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f06f 0201 	mvn.w	r2, #1
 8006b64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f7fa ffa6 	bl	8001ab8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	691b      	ldr	r3, [r3, #16]
 8006b72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b76:	2b80      	cmp	r3, #128	; 0x80
 8006b78:	d10e      	bne.n	8006b98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b84:	2b80      	cmp	r3, #128	; 0x80
 8006b86:	d107      	bne.n	8006b98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 ff78 	bl	8007a88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ba2:	2b40      	cmp	r3, #64	; 0x40
 8006ba4:	d10e      	bne.n	8006bc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bb0:	2b40      	cmp	r3, #64	; 0x40
 8006bb2:	d107      	bne.n	8006bc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006bbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 fa98 	bl	80070f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	f003 0320 	and.w	r3, r3, #32
 8006bce:	2b20      	cmp	r3, #32
 8006bd0:	d10e      	bne.n	8006bf0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	f003 0320 	and.w	r3, r3, #32
 8006bdc:	2b20      	cmp	r3, #32
 8006bde:	d107      	bne.n	8006bf0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f06f 0220 	mvn.w	r2, #32
 8006be8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f000 ff42 	bl	8007a74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bf0:	bf00      	nop
 8006bf2:	3708      	adds	r7, #8
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b086      	sub	sp, #24
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c04:	2300      	movs	r3, #0
 8006c06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d101      	bne.n	8006c16 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006c12:	2302      	movs	r3, #2
 8006c14:	e088      	b.n	8006d28 <HAL_TIM_IC_ConfigChannel+0x130>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d11b      	bne.n	8006c5c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6818      	ldr	r0, [r3, #0]
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	6819      	ldr	r1, [r3, #0]
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	685a      	ldr	r2, [r3, #4]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	f000 fcb8 	bl	80075a8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	699a      	ldr	r2, [r3, #24]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 020c 	bic.w	r2, r2, #12
 8006c46:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6999      	ldr	r1, [r3, #24]
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	689a      	ldr	r2, [r3, #8]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	430a      	orrs	r2, r1
 8006c58:	619a      	str	r2, [r3, #24]
 8006c5a:	e060      	b.n	8006d1e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b04      	cmp	r3, #4
 8006c60:	d11c      	bne.n	8006c9c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6818      	ldr	r0, [r3, #0]
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	6819      	ldr	r1, [r3, #0]
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	685a      	ldr	r2, [r3, #4]
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	f000 fd3c 	bl	80076ee <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	699a      	ldr	r2, [r3, #24]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006c84:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	6999      	ldr	r1, [r3, #24]
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	021a      	lsls	r2, r3, #8
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	619a      	str	r2, [r3, #24]
 8006c9a:	e040      	b.n	8006d1e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b08      	cmp	r3, #8
 8006ca0:	d11b      	bne.n	8006cda <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6818      	ldr	r0, [r3, #0]
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	6819      	ldr	r1, [r3, #0]
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	f000 fd89 	bl	80077c8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69da      	ldr	r2, [r3, #28]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f022 020c 	bic.w	r2, r2, #12
 8006cc4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	69d9      	ldr	r1, [r3, #28]
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	689a      	ldr	r2, [r3, #8]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	430a      	orrs	r2, r1
 8006cd6:	61da      	str	r2, [r3, #28]
 8006cd8:	e021      	b.n	8006d1e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2b0c      	cmp	r3, #12
 8006cde:	d11c      	bne.n	8006d1a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6818      	ldr	r0, [r3, #0]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	6819      	ldr	r1, [r3, #0]
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	685a      	ldr	r2, [r3, #4]
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	f000 fda6 	bl	8007840 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	69da      	ldr	r2, [r3, #28]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d02:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	69d9      	ldr	r1, [r3, #28]
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	021a      	lsls	r2, r3, #8
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	430a      	orrs	r2, r1
 8006d16:	61da      	str	r2, [r3, #28]
 8006d18:	e001      	b.n	8006d1e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3718      	adds	r7, #24
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d101      	bne.n	8006d4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d4a:	2302      	movs	r3, #2
 8006d4c:	e0ae      	b.n	8006eac <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2b0c      	cmp	r3, #12
 8006d5a:	f200 809f 	bhi.w	8006e9c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006d5e:	a201      	add	r2, pc, #4	; (adr r2, 8006d64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d64:	08006d99 	.word	0x08006d99
 8006d68:	08006e9d 	.word	0x08006e9d
 8006d6c:	08006e9d 	.word	0x08006e9d
 8006d70:	08006e9d 	.word	0x08006e9d
 8006d74:	08006dd9 	.word	0x08006dd9
 8006d78:	08006e9d 	.word	0x08006e9d
 8006d7c:	08006e9d 	.word	0x08006e9d
 8006d80:	08006e9d 	.word	0x08006e9d
 8006d84:	08006e1b 	.word	0x08006e1b
 8006d88:	08006e9d 	.word	0x08006e9d
 8006d8c:	08006e9d 	.word	0x08006e9d
 8006d90:	08006e9d 	.word	0x08006e9d
 8006d94:	08006e5b 	.word	0x08006e5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	68b9      	ldr	r1, [r7, #8]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f000 fa52 	bl	8007248 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	699a      	ldr	r2, [r3, #24]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f042 0208 	orr.w	r2, r2, #8
 8006db2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	699a      	ldr	r2, [r3, #24]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f022 0204 	bic.w	r2, r2, #4
 8006dc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	6999      	ldr	r1, [r3, #24]
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	691a      	ldr	r2, [r3, #16]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	430a      	orrs	r2, r1
 8006dd4:	619a      	str	r2, [r3, #24]
      break;
 8006dd6:	e064      	b.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68b9      	ldr	r1, [r7, #8]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f000 faa2 	bl	8007328 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	699a      	ldr	r2, [r3, #24]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006df2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	699a      	ldr	r2, [r3, #24]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6999      	ldr	r1, [r3, #24]
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	691b      	ldr	r3, [r3, #16]
 8006e0e:	021a      	lsls	r2, r3, #8
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	430a      	orrs	r2, r1
 8006e16:	619a      	str	r2, [r3, #24]
      break;
 8006e18:	e043      	b.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68b9      	ldr	r1, [r7, #8]
 8006e20:	4618      	mov	r0, r3
 8006e22:	f000 faf7 	bl	8007414 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	69da      	ldr	r2, [r3, #28]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f042 0208 	orr.w	r2, r2, #8
 8006e34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	69da      	ldr	r2, [r3, #28]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f022 0204 	bic.w	r2, r2, #4
 8006e44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	69d9      	ldr	r1, [r3, #28]
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	691a      	ldr	r2, [r3, #16]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	430a      	orrs	r2, r1
 8006e56:	61da      	str	r2, [r3, #28]
      break;
 8006e58:	e023      	b.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	68b9      	ldr	r1, [r7, #8]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f000 fb4b 	bl	80074fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	69da      	ldr	r2, [r3, #28]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	69da      	ldr	r2, [r3, #28]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69d9      	ldr	r1, [r3, #28]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	021a      	lsls	r2, r3, #8
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	430a      	orrs	r2, r1
 8006e98:	61da      	str	r2, [r3, #28]
      break;
 8006e9a:	e002      	b.n	8006ea2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	75fb      	strb	r3, [r7, #23]
      break;
 8006ea0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3718      	adds	r7, #24
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d101      	bne.n	8006ed0 <HAL_TIM_ConfigClockSource+0x1c>
 8006ecc:	2302      	movs	r3, #2
 8006ece:	e0b4      	b.n	800703a <HAL_TIM_ConfigClockSource+0x186>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006eee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ef6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68ba      	ldr	r2, [r7, #8]
 8006efe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f08:	d03e      	beq.n	8006f88 <HAL_TIM_ConfigClockSource+0xd4>
 8006f0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f0e:	f200 8087 	bhi.w	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f16:	f000 8086 	beq.w	8007026 <HAL_TIM_ConfigClockSource+0x172>
 8006f1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f1e:	d87f      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f20:	2b70      	cmp	r3, #112	; 0x70
 8006f22:	d01a      	beq.n	8006f5a <HAL_TIM_ConfigClockSource+0xa6>
 8006f24:	2b70      	cmp	r3, #112	; 0x70
 8006f26:	d87b      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f28:	2b60      	cmp	r3, #96	; 0x60
 8006f2a:	d050      	beq.n	8006fce <HAL_TIM_ConfigClockSource+0x11a>
 8006f2c:	2b60      	cmp	r3, #96	; 0x60
 8006f2e:	d877      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f30:	2b50      	cmp	r3, #80	; 0x50
 8006f32:	d03c      	beq.n	8006fae <HAL_TIM_ConfigClockSource+0xfa>
 8006f34:	2b50      	cmp	r3, #80	; 0x50
 8006f36:	d873      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f38:	2b40      	cmp	r3, #64	; 0x40
 8006f3a:	d058      	beq.n	8006fee <HAL_TIM_ConfigClockSource+0x13a>
 8006f3c:	2b40      	cmp	r3, #64	; 0x40
 8006f3e:	d86f      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f40:	2b30      	cmp	r3, #48	; 0x30
 8006f42:	d064      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x15a>
 8006f44:	2b30      	cmp	r3, #48	; 0x30
 8006f46:	d86b      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f48:	2b20      	cmp	r3, #32
 8006f4a:	d060      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x15a>
 8006f4c:	2b20      	cmp	r3, #32
 8006f4e:	d867      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d05c      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x15a>
 8006f54:	2b10      	cmp	r3, #16
 8006f56:	d05a      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x15a>
 8006f58:	e062      	b.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6818      	ldr	r0, [r3, #0]
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	6899      	ldr	r1, [r3, #8]
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	685a      	ldr	r2, [r3, #4]
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f000 fcc1 	bl	80078f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	609a      	str	r2, [r3, #8]
      break;
 8006f86:	e04f      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6818      	ldr	r0, [r3, #0]
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	6899      	ldr	r1, [r3, #8]
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	685a      	ldr	r2, [r3, #4]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	f000 fcaa 	bl	80078f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689a      	ldr	r2, [r3, #8]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006faa:	609a      	str	r2, [r3, #8]
      break;
 8006fac:	e03c      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6818      	ldr	r0, [r3, #0]
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	6859      	ldr	r1, [r3, #4]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	f000 fb68 	bl	8007690 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2150      	movs	r1, #80	; 0x50
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f000 fc77 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 8006fcc:	e02c      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6818      	ldr	r0, [r3, #0]
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	6859      	ldr	r1, [r3, #4]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	461a      	mov	r2, r3
 8006fdc:	f000 fbc4 	bl	8007768 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2160      	movs	r1, #96	; 0x60
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f000 fc67 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 8006fec:	e01c      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6818      	ldr	r0, [r3, #0]
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	6859      	ldr	r1, [r3, #4]
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	68db      	ldr	r3, [r3, #12]
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	f000 fb48 	bl	8007690 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2140      	movs	r1, #64	; 0x40
 8007006:	4618      	mov	r0, r3
 8007008:	f000 fc57 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 800700c:	e00c      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4619      	mov	r1, r3
 8007018:	4610      	mov	r0, r2
 800701a:	f000 fc4e 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 800701e:	e003      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	73fb      	strb	r3, [r7, #15]
      break;
 8007024:	e000      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007026:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2200      	movs	r2, #0
 8007034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007038:	7bfb      	ldrb	r3, [r7, #15]
}
 800703a:	4618      	mov	r0, r3
 800703c:	3710      	adds	r7, #16
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
	...

08007044 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800704e:	2300      	movs	r3, #0
 8007050:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	2b0c      	cmp	r3, #12
 8007056:	d831      	bhi.n	80070bc <HAL_TIM_ReadCapturedValue+0x78>
 8007058:	a201      	add	r2, pc, #4	; (adr r2, 8007060 <HAL_TIM_ReadCapturedValue+0x1c>)
 800705a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800705e:	bf00      	nop
 8007060:	08007095 	.word	0x08007095
 8007064:	080070bd 	.word	0x080070bd
 8007068:	080070bd 	.word	0x080070bd
 800706c:	080070bd 	.word	0x080070bd
 8007070:	0800709f 	.word	0x0800709f
 8007074:	080070bd 	.word	0x080070bd
 8007078:	080070bd 	.word	0x080070bd
 800707c:	080070bd 	.word	0x080070bd
 8007080:	080070a9 	.word	0x080070a9
 8007084:	080070bd 	.word	0x080070bd
 8007088:	080070bd 	.word	0x080070bd
 800708c:	080070bd 	.word	0x080070bd
 8007090:	080070b3 	.word	0x080070b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800709a:	60fb      	str	r3, [r7, #12]

      break;
 800709c:	e00f      	b.n	80070be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a4:	60fb      	str	r3, [r7, #12]

      break;
 80070a6:	e00a      	b.n	80070be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ae:	60fb      	str	r3, [r7, #12]

      break;
 80070b0:	e005      	b.n	80070be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b8:	60fb      	str	r3, [r7, #12]

      break;
 80070ba:	e000      	b.n	80070be <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80070bc:	bf00      	nop
  }

  return tmpreg;
 80070be:	68fb      	ldr	r3, [r7, #12]
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3714      	adds	r7, #20
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070d4:	bf00      	nop
 80070d6:	370c      	adds	r7, #12
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b083      	sub	sp, #12
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070e8:	bf00      	nop
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007108:	b480      	push	{r7}
 800710a:	b085      	sub	sp, #20
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4a40      	ldr	r2, [pc, #256]	; (800721c <TIM_Base_SetConfig+0x114>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d013      	beq.n	8007148 <TIM_Base_SetConfig+0x40>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007126:	d00f      	beq.n	8007148 <TIM_Base_SetConfig+0x40>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	4a3d      	ldr	r2, [pc, #244]	; (8007220 <TIM_Base_SetConfig+0x118>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d00b      	beq.n	8007148 <TIM_Base_SetConfig+0x40>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a3c      	ldr	r2, [pc, #240]	; (8007224 <TIM_Base_SetConfig+0x11c>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d007      	beq.n	8007148 <TIM_Base_SetConfig+0x40>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a3b      	ldr	r2, [pc, #236]	; (8007228 <TIM_Base_SetConfig+0x120>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d003      	beq.n	8007148 <TIM_Base_SetConfig+0x40>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a3a      	ldr	r2, [pc, #232]	; (800722c <TIM_Base_SetConfig+0x124>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d108      	bne.n	800715a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800714e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	4313      	orrs	r3, r2
 8007158:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a2f      	ldr	r2, [pc, #188]	; (800721c <TIM_Base_SetConfig+0x114>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d02b      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007168:	d027      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a2c      	ldr	r2, [pc, #176]	; (8007220 <TIM_Base_SetConfig+0x118>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d023      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a2b      	ldr	r2, [pc, #172]	; (8007224 <TIM_Base_SetConfig+0x11c>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d01f      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a2a      	ldr	r2, [pc, #168]	; (8007228 <TIM_Base_SetConfig+0x120>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d01b      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a29      	ldr	r2, [pc, #164]	; (800722c <TIM_Base_SetConfig+0x124>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d017      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a28      	ldr	r2, [pc, #160]	; (8007230 <TIM_Base_SetConfig+0x128>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d013      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a27      	ldr	r2, [pc, #156]	; (8007234 <TIM_Base_SetConfig+0x12c>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d00f      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a26      	ldr	r2, [pc, #152]	; (8007238 <TIM_Base_SetConfig+0x130>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d00b      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a25      	ldr	r2, [pc, #148]	; (800723c <TIM_Base_SetConfig+0x134>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d007      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a24      	ldr	r2, [pc, #144]	; (8007240 <TIM_Base_SetConfig+0x138>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d003      	beq.n	80071ba <TIM_Base_SetConfig+0xb2>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a23      	ldr	r2, [pc, #140]	; (8007244 <TIM_Base_SetConfig+0x13c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d108      	bne.n	80071cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	68fa      	ldr	r2, [r7, #12]
 80071c8:	4313      	orrs	r3, r2
 80071ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	4313      	orrs	r3, r2
 80071d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	689a      	ldr	r2, [r3, #8]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a0a      	ldr	r2, [pc, #40]	; (800721c <TIM_Base_SetConfig+0x114>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d003      	beq.n	8007200 <TIM_Base_SetConfig+0xf8>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a0c      	ldr	r2, [pc, #48]	; (800722c <TIM_Base_SetConfig+0x124>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d103      	bne.n	8007208 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	691a      	ldr	r2, [r3, #16]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	615a      	str	r2, [r3, #20]
}
 800720e:	bf00      	nop
 8007210:	3714      	adds	r7, #20
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	40010000 	.word	0x40010000
 8007220:	40000400 	.word	0x40000400
 8007224:	40000800 	.word	0x40000800
 8007228:	40000c00 	.word	0x40000c00
 800722c:	40010400 	.word	0x40010400
 8007230:	40014000 	.word	0x40014000
 8007234:	40014400 	.word	0x40014400
 8007238:	40014800 	.word	0x40014800
 800723c:	40001800 	.word	0x40001800
 8007240:	40001c00 	.word	0x40001c00
 8007244:	40002000 	.word	0x40002000

08007248 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007248:	b480      	push	{r7}
 800724a:	b087      	sub	sp, #28
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a1b      	ldr	r3, [r3, #32]
 8007256:	f023 0201 	bic.w	r2, r3, #1
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6a1b      	ldr	r3, [r3, #32]
 8007262:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	699b      	ldr	r3, [r3, #24]
 800726e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f023 0303 	bic.w	r3, r3, #3
 800727e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	4313      	orrs	r3, r2
 8007288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f023 0302 	bic.w	r3, r3, #2
 8007290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	697a      	ldr	r2, [r7, #20]
 8007298:	4313      	orrs	r3, r2
 800729a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a20      	ldr	r2, [pc, #128]	; (8007320 <TIM_OC1_SetConfig+0xd8>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d003      	beq.n	80072ac <TIM_OC1_SetConfig+0x64>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a1f      	ldr	r2, [pc, #124]	; (8007324 <TIM_OC1_SetConfig+0xdc>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d10c      	bne.n	80072c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	f023 0308 	bic.w	r3, r3, #8
 80072b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	697a      	ldr	r2, [r7, #20]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	f023 0304 	bic.w	r3, r3, #4
 80072c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4a15      	ldr	r2, [pc, #84]	; (8007320 <TIM_OC1_SetConfig+0xd8>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d003      	beq.n	80072d6 <TIM_OC1_SetConfig+0x8e>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a14      	ldr	r2, [pc, #80]	; (8007324 <TIM_OC1_SetConfig+0xdc>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d111      	bne.n	80072fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	693a      	ldr	r2, [r7, #16]
 80072ec:	4313      	orrs	r3, r2
 80072ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	699b      	ldr	r3, [r3, #24]
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	693a      	ldr	r2, [r7, #16]
 80072fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	685a      	ldr	r2, [r3, #4]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	621a      	str	r2, [r3, #32]
}
 8007314:	bf00      	nop
 8007316:	371c      	adds	r7, #28
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr
 8007320:	40010000 	.word	0x40010000
 8007324:	40010400 	.word	0x40010400

08007328 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007328:	b480      	push	{r7}
 800732a:	b087      	sub	sp, #28
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a1b      	ldr	r3, [r3, #32]
 8007336:	f023 0210 	bic.w	r2, r3, #16
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a1b      	ldr	r3, [r3, #32]
 8007342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	699b      	ldr	r3, [r3, #24]
 800734e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800735e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	021b      	lsls	r3, r3, #8
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	4313      	orrs	r3, r2
 800736a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	f023 0320 	bic.w	r3, r3, #32
 8007372:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	011b      	lsls	r3, r3, #4
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	4313      	orrs	r3, r2
 800737e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a22      	ldr	r2, [pc, #136]	; (800740c <TIM_OC2_SetConfig+0xe4>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d003      	beq.n	8007390 <TIM_OC2_SetConfig+0x68>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4a21      	ldr	r2, [pc, #132]	; (8007410 <TIM_OC2_SetConfig+0xe8>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d10d      	bne.n	80073ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007396:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	011b      	lsls	r3, r3, #4
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a17      	ldr	r2, [pc, #92]	; (800740c <TIM_OC2_SetConfig+0xe4>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d003      	beq.n	80073bc <TIM_OC2_SetConfig+0x94>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a16      	ldr	r2, [pc, #88]	; (8007410 <TIM_OC2_SetConfig+0xe8>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d113      	bne.n	80073e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80073c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80073ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	695b      	ldr	r3, [r3, #20]
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	693a      	ldr	r2, [r7, #16]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	699b      	ldr	r3, [r3, #24]
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	693a      	ldr	r2, [r7, #16]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	693a      	ldr	r2, [r7, #16]
 80073e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	685a      	ldr	r2, [r3, #4]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	697a      	ldr	r2, [r7, #20]
 80073fc:	621a      	str	r2, [r3, #32]
}
 80073fe:	bf00      	nop
 8007400:	371c      	adds	r7, #28
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	40010000 	.word	0x40010000
 8007410:	40010400 	.word	0x40010400

08007414 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007414:	b480      	push	{r7}
 8007416:	b087      	sub	sp, #28
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
 800741c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a1b      	ldr	r3, [r3, #32]
 8007422:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a1b      	ldr	r3, [r3, #32]
 800742e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	69db      	ldr	r3, [r3, #28]
 800743a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f023 0303 	bic.w	r3, r3, #3
 800744a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68fa      	ldr	r2, [r7, #12]
 8007452:	4313      	orrs	r3, r2
 8007454:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800745c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	021b      	lsls	r3, r3, #8
 8007464:	697a      	ldr	r2, [r7, #20]
 8007466:	4313      	orrs	r3, r2
 8007468:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	4a21      	ldr	r2, [pc, #132]	; (80074f4 <TIM_OC3_SetConfig+0xe0>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d003      	beq.n	800747a <TIM_OC3_SetConfig+0x66>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	4a20      	ldr	r2, [pc, #128]	; (80074f8 <TIM_OC3_SetConfig+0xe4>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d10d      	bne.n	8007496 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007480:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	021b      	lsls	r3, r3, #8
 8007488:	697a      	ldr	r2, [r7, #20]
 800748a:	4313      	orrs	r3, r2
 800748c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007494:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a16      	ldr	r2, [pc, #88]	; (80074f4 <TIM_OC3_SetConfig+0xe0>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d003      	beq.n	80074a6 <TIM_OC3_SetConfig+0x92>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a15      	ldr	r2, [pc, #84]	; (80074f8 <TIM_OC3_SetConfig+0xe4>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d113      	bne.n	80074ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	011b      	lsls	r3, r3, #4
 80074bc:	693a      	ldr	r2, [r7, #16]
 80074be:	4313      	orrs	r3, r2
 80074c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	011b      	lsls	r3, r3, #4
 80074c8:	693a      	ldr	r2, [r7, #16]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	693a      	ldr	r2, [r7, #16]
 80074d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	685a      	ldr	r2, [r3, #4]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	697a      	ldr	r2, [r7, #20]
 80074e6:	621a      	str	r2, [r3, #32]
}
 80074e8:	bf00      	nop
 80074ea:	371c      	adds	r7, #28
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr
 80074f4:	40010000 	.word	0x40010000
 80074f8:	40010400 	.word	0x40010400

080074fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b087      	sub	sp, #28
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6a1b      	ldr	r3, [r3, #32]
 800750a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800752a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007532:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	021b      	lsls	r3, r3, #8
 800753a:	68fa      	ldr	r2, [r7, #12]
 800753c:	4313      	orrs	r3, r2
 800753e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007546:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	031b      	lsls	r3, r3, #12
 800754e:	693a      	ldr	r2, [r7, #16]
 8007550:	4313      	orrs	r3, r2
 8007552:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a12      	ldr	r2, [pc, #72]	; (80075a0 <TIM_OC4_SetConfig+0xa4>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d003      	beq.n	8007564 <TIM_OC4_SetConfig+0x68>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a11      	ldr	r2, [pc, #68]	; (80075a4 <TIM_OC4_SetConfig+0xa8>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d109      	bne.n	8007578 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800756a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	695b      	ldr	r3, [r3, #20]
 8007570:	019b      	lsls	r3, r3, #6
 8007572:	697a      	ldr	r2, [r7, #20]
 8007574:	4313      	orrs	r3, r2
 8007576:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	697a      	ldr	r2, [r7, #20]
 800757c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	685a      	ldr	r2, [r3, #4]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	693a      	ldr	r2, [r7, #16]
 8007590:	621a      	str	r2, [r3, #32]
}
 8007592:	bf00      	nop
 8007594:	371c      	adds	r7, #28
 8007596:	46bd      	mov	sp, r7
 8007598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop
 80075a0:	40010000 	.word	0x40010000
 80075a4:	40010400 	.word	0x40010400

080075a8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b087      	sub	sp, #28
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	607a      	str	r2, [r7, #4]
 80075b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6a1b      	ldr	r3, [r3, #32]
 80075ba:	f023 0201 	bic.w	r2, r3, #1
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	699b      	ldr	r3, [r3, #24]
 80075c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	4a28      	ldr	r2, [pc, #160]	; (8007674 <TIM_TI1_SetConfig+0xcc>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d01b      	beq.n	800760e <TIM_TI1_SetConfig+0x66>
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075dc:	d017      	beq.n	800760e <TIM_TI1_SetConfig+0x66>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	4a25      	ldr	r2, [pc, #148]	; (8007678 <TIM_TI1_SetConfig+0xd0>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d013      	beq.n	800760e <TIM_TI1_SetConfig+0x66>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	4a24      	ldr	r2, [pc, #144]	; (800767c <TIM_TI1_SetConfig+0xd4>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d00f      	beq.n	800760e <TIM_TI1_SetConfig+0x66>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	4a23      	ldr	r2, [pc, #140]	; (8007680 <TIM_TI1_SetConfig+0xd8>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d00b      	beq.n	800760e <TIM_TI1_SetConfig+0x66>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	4a22      	ldr	r2, [pc, #136]	; (8007684 <TIM_TI1_SetConfig+0xdc>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d007      	beq.n	800760e <TIM_TI1_SetConfig+0x66>
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	4a21      	ldr	r2, [pc, #132]	; (8007688 <TIM_TI1_SetConfig+0xe0>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d003      	beq.n	800760e <TIM_TI1_SetConfig+0x66>
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	4a20      	ldr	r2, [pc, #128]	; (800768c <TIM_TI1_SetConfig+0xe4>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d101      	bne.n	8007612 <TIM_TI1_SetConfig+0x6a>
 800760e:	2301      	movs	r3, #1
 8007610:	e000      	b.n	8007614 <TIM_TI1_SetConfig+0x6c>
 8007612:	2300      	movs	r3, #0
 8007614:	2b00      	cmp	r3, #0
 8007616:	d008      	beq.n	800762a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	f023 0303 	bic.w	r3, r3, #3
 800761e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007620:	697a      	ldr	r2, [r7, #20]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4313      	orrs	r3, r2
 8007626:	617b      	str	r3, [r7, #20]
 8007628:	e003      	b.n	8007632 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	f043 0301 	orr.w	r3, r3, #1
 8007630:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007638:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	011b      	lsls	r3, r3, #4
 800763e:	b2db      	uxtb	r3, r3
 8007640:	697a      	ldr	r2, [r7, #20]
 8007642:	4313      	orrs	r3, r2
 8007644:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	f023 030a 	bic.w	r3, r3, #10
 800764c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	f003 030a 	and.w	r3, r3, #10
 8007654:	693a      	ldr	r2, [r7, #16]
 8007656:	4313      	orrs	r3, r2
 8007658:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	697a      	ldr	r2, [r7, #20]
 800765e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	693a      	ldr	r2, [r7, #16]
 8007664:	621a      	str	r2, [r3, #32]
}
 8007666:	bf00      	nop
 8007668:	371c      	adds	r7, #28
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	40010000 	.word	0x40010000
 8007678:	40000400 	.word	0x40000400
 800767c:	40000800 	.word	0x40000800
 8007680:	40000c00 	.word	0x40000c00
 8007684:	40010400 	.word	0x40010400
 8007688:	40014000 	.word	0x40014000
 800768c:	40001800 	.word	0x40001800

08007690 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007690:	b480      	push	{r7}
 8007692:	b087      	sub	sp, #28
 8007694:	af00      	add	r7, sp, #0
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	60b9      	str	r1, [r7, #8]
 800769a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6a1b      	ldr	r3, [r3, #32]
 80076a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6a1b      	ldr	r3, [r3, #32]
 80076a6:	f023 0201 	bic.w	r2, r3, #1
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	699b      	ldr	r3, [r3, #24]
 80076b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	011b      	lsls	r3, r3, #4
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	f023 030a 	bic.w	r3, r3, #10
 80076cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076ce:	697a      	ldr	r2, [r7, #20]
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	693a      	ldr	r2, [r7, #16]
 80076da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	621a      	str	r2, [r3, #32]
}
 80076e2:	bf00      	nop
 80076e4:	371c      	adds	r7, #28
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b087      	sub	sp, #28
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	60f8      	str	r0, [r7, #12]
 80076f6:	60b9      	str	r1, [r7, #8]
 80076f8:	607a      	str	r2, [r7, #4]
 80076fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6a1b      	ldr	r3, [r3, #32]
 8007700:	f023 0210 	bic.w	r2, r3, #16
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	699b      	ldr	r3, [r3, #24]
 800770c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6a1b      	ldr	r3, [r3, #32]
 8007712:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800771a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	021b      	lsls	r3, r3, #8
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	4313      	orrs	r3, r2
 8007724:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800772c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	031b      	lsls	r3, r3, #12
 8007732:	b29b      	uxth	r3, r3
 8007734:	697a      	ldr	r2, [r7, #20]
 8007736:	4313      	orrs	r3, r2
 8007738:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007740:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	011b      	lsls	r3, r3, #4
 8007746:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800774a:	693a      	ldr	r2, [r7, #16]
 800774c:	4313      	orrs	r3, r2
 800774e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	693a      	ldr	r2, [r7, #16]
 800775a:	621a      	str	r2, [r3, #32]
}
 800775c:	bf00      	nop
 800775e:	371c      	adds	r7, #28
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007768:	b480      	push	{r7}
 800776a:	b087      	sub	sp, #28
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6a1b      	ldr	r3, [r3, #32]
 8007778:	f023 0210 	bic.w	r2, r3, #16
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	699b      	ldr	r3, [r3, #24]
 8007784:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007792:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	031b      	lsls	r3, r3, #12
 8007798:	697a      	ldr	r2, [r7, #20]
 800779a:	4313      	orrs	r3, r2
 800779c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80077a4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	011b      	lsls	r3, r3, #4
 80077aa:	693a      	ldr	r2, [r7, #16]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	697a      	ldr	r2, [r7, #20]
 80077b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	693a      	ldr	r2, [r7, #16]
 80077ba:	621a      	str	r2, [r3, #32]
}
 80077bc:	bf00      	nop
 80077be:	371c      	adds	r7, #28
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
 80077d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6a1b      	ldr	r3, [r3, #32]
 80077da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	69db      	ldr	r3, [r3, #28]
 80077e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6a1b      	ldr	r3, [r3, #32]
 80077ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	f023 0303 	bic.w	r3, r3, #3
 80077f4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007804:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	011b      	lsls	r3, r3, #4
 800780a:	b2db      	uxtb	r3, r3
 800780c:	697a      	ldr	r2, [r7, #20]
 800780e:	4313      	orrs	r3, r2
 8007810:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007818:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	021b      	lsls	r3, r3, #8
 800781e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	4313      	orrs	r3, r2
 8007826:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	621a      	str	r2, [r3, #32]
}
 8007834:	bf00      	nop
 8007836:	371c      	adds	r7, #28
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007840:	b480      	push	{r7}
 8007842:	b087      	sub	sp, #28
 8007844:	af00      	add	r7, sp, #0
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	60b9      	str	r1, [r7, #8]
 800784a:	607a      	str	r2, [r7, #4]
 800784c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6a1b      	ldr	r3, [r3, #32]
 8007852:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	69db      	ldr	r3, [r3, #28]
 800785e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6a1b      	ldr	r3, [r3, #32]
 8007864:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800786c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	021b      	lsls	r3, r3, #8
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	4313      	orrs	r3, r2
 8007876:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800787e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	031b      	lsls	r3, r3, #12
 8007884:	b29b      	uxth	r3, r3
 8007886:	697a      	ldr	r2, [r7, #20]
 8007888:	4313      	orrs	r3, r2
 800788a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007892:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	031b      	lsls	r3, r3, #12
 8007898:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	4313      	orrs	r3, r2
 80078a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	697a      	ldr	r2, [r7, #20]
 80078a6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	693a      	ldr	r2, [r7, #16]
 80078ac:	621a      	str	r2, [r3, #32]
}
 80078ae:	bf00      	nop
 80078b0:	371c      	adds	r7, #28
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr

080078ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078ba:	b480      	push	{r7}
 80078bc:	b085      	sub	sp, #20
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
 80078c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078d2:	683a      	ldr	r2, [r7, #0]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	f043 0307 	orr.w	r3, r3, #7
 80078dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	68fa      	ldr	r2, [r7, #12]
 80078e2:	609a      	str	r2, [r3, #8]
}
 80078e4:	bf00      	nop
 80078e6:	3714      	adds	r7, #20
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b087      	sub	sp, #28
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
 80078fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800790a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	021a      	lsls	r2, r3, #8
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	431a      	orrs	r2, r3
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	4313      	orrs	r3, r2
 8007918:	697a      	ldr	r2, [r7, #20]
 800791a:	4313      	orrs	r3, r2
 800791c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	609a      	str	r2, [r3, #8]
}
 8007924:	bf00      	nop
 8007926:	371c      	adds	r7, #28
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007930:	b480      	push	{r7}
 8007932:	b087      	sub	sp, #28
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	f003 031f 	and.w	r3, r3, #31
 8007942:	2201      	movs	r2, #1
 8007944:	fa02 f303 	lsl.w	r3, r2, r3
 8007948:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6a1a      	ldr	r2, [r3, #32]
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	43db      	mvns	r3, r3
 8007952:	401a      	ands	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6a1a      	ldr	r2, [r3, #32]
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	f003 031f 	and.w	r3, r3, #31
 8007962:	6879      	ldr	r1, [r7, #4]
 8007964:	fa01 f303 	lsl.w	r3, r1, r3
 8007968:	431a      	orrs	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	621a      	str	r2, [r3, #32]
}
 800796e:	bf00      	nop
 8007970:	371c      	adds	r7, #28
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr
	...

0800797c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800797c:	b480      	push	{r7}
 800797e:	b085      	sub	sp, #20
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800798c:	2b01      	cmp	r3, #1
 800798e:	d101      	bne.n	8007994 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007990:	2302      	movs	r3, #2
 8007992:	e05a      	b.n	8007a4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2202      	movs	r2, #2
 80079a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68fa      	ldr	r2, [r7, #12]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a21      	ldr	r2, [pc, #132]	; (8007a58 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d022      	beq.n	8007a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079e0:	d01d      	beq.n	8007a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a1d      	ldr	r2, [pc, #116]	; (8007a5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d018      	beq.n	8007a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a1b      	ldr	r2, [pc, #108]	; (8007a60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d013      	beq.n	8007a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a1a      	ldr	r2, [pc, #104]	; (8007a64 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d00e      	beq.n	8007a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a18      	ldr	r2, [pc, #96]	; (8007a68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d009      	beq.n	8007a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a17      	ldr	r2, [pc, #92]	; (8007a6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d004      	beq.n	8007a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a15      	ldr	r2, [pc, #84]	; (8007a70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d10c      	bne.n	8007a38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	68ba      	ldr	r2, [r7, #8]
 8007a36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a48:	2300      	movs	r3, #0
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3714      	adds	r7, #20
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr
 8007a56:	bf00      	nop
 8007a58:	40010000 	.word	0x40010000
 8007a5c:	40000400 	.word	0x40000400
 8007a60:	40000800 	.word	0x40000800
 8007a64:	40000c00 	.word	0x40000c00
 8007a68:	40010400 	.word	0x40010400
 8007a6c:	40014000 	.word	0x40014000
 8007a70:	40001800 	.word	0x40001800

08007a74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d101      	bne.n	8007aae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e03f      	b.n	8007b2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d106      	bne.n	8007ac8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f7fa fc5e 	bl	8002384 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2224      	movs	r2, #36	; 0x24
 8007acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	68da      	ldr	r2, [r3, #12]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ade:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 fddf 	bl	80086a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	691a      	ldr	r2, [r3, #16]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007af4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	695a      	ldr	r2, [r3, #20]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	68da      	ldr	r2, [r3, #12]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2220      	movs	r2, #32
 8007b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2220      	movs	r2, #32
 8007b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3708      	adds	r7, #8
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}

08007b36 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b36:	b580      	push	{r7, lr}
 8007b38:	b08a      	sub	sp, #40	; 0x28
 8007b3a:	af02      	add	r7, sp, #8
 8007b3c:	60f8      	str	r0, [r7, #12]
 8007b3e:	60b9      	str	r1, [r7, #8]
 8007b40:	603b      	str	r3, [r7, #0]
 8007b42:	4613      	mov	r3, r2
 8007b44:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007b46:	2300      	movs	r3, #0
 8007b48:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	2b20      	cmp	r3, #32
 8007b54:	d17c      	bne.n	8007c50 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d002      	beq.n	8007b62 <HAL_UART_Transmit+0x2c>
 8007b5c:	88fb      	ldrh	r3, [r7, #6]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e075      	b.n	8007c52 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d101      	bne.n	8007b74 <HAL_UART_Transmit+0x3e>
 8007b70:	2302      	movs	r3, #2
 8007b72:	e06e      	b.n	8007c52 <HAL_UART_Transmit+0x11c>
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2221      	movs	r2, #33	; 0x21
 8007b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b8a:	f7fb f8d5 	bl	8002d38 <HAL_GetTick>
 8007b8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	88fa      	ldrh	r2, [r7, #6]
 8007b94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	88fa      	ldrh	r2, [r7, #6]
 8007b9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ba4:	d108      	bne.n	8007bb8 <HAL_UART_Transmit+0x82>
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	691b      	ldr	r3, [r3, #16]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d104      	bne.n	8007bb8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	61bb      	str	r3, [r7, #24]
 8007bb6:	e003      	b.n	8007bc0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007bc8:	e02a      	b.n	8007c20 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	9300      	str	r3, [sp, #0]
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	2180      	movs	r1, #128	; 0x80
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f000 fb1f 	bl	8008218 <UART_WaitOnFlagUntilTimeout>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d001      	beq.n	8007be4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e036      	b.n	8007c52 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d10b      	bne.n	8007c02 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	881b      	ldrh	r3, [r3, #0]
 8007bee:	461a      	mov	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bf8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007bfa:	69bb      	ldr	r3, [r7, #24]
 8007bfc:	3302      	adds	r3, #2
 8007bfe:	61bb      	str	r3, [r7, #24]
 8007c00:	e007      	b.n	8007c12 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c02:	69fb      	ldr	r3, [r7, #28]
 8007c04:	781a      	ldrb	r2, [r3, #0]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	3301      	adds	r3, #1
 8007c10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	3b01      	subs	r3, #1
 8007c1a:	b29a      	uxth	r2, r3
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d1cf      	bne.n	8007bca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	9300      	str	r3, [sp, #0]
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	2200      	movs	r2, #0
 8007c32:	2140      	movs	r1, #64	; 0x40
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f000 faef 	bl	8008218 <UART_WaitOnFlagUntilTimeout>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d001      	beq.n	8007c44 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007c40:	2303      	movs	r3, #3
 8007c42:	e006      	b.n	8007c52 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2220      	movs	r2, #32
 8007c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	e000      	b.n	8007c52 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007c50:	2302      	movs	r3, #2
  }
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3720      	adds	r7, #32
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c5a:	b580      	push	{r7, lr}
 8007c5c:	b084      	sub	sp, #16
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	60f8      	str	r0, [r7, #12]
 8007c62:	60b9      	str	r1, [r7, #8]
 8007c64:	4613      	mov	r3, r2
 8007c66:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	2b20      	cmp	r3, #32
 8007c72:	d11d      	bne.n	8007cb0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d002      	beq.n	8007c80 <HAL_UART_Receive_IT+0x26>
 8007c7a:	88fb      	ldrh	r3, [r7, #6]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d101      	bne.n	8007c84 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e016      	b.n	8007cb2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c8a:	2b01      	cmp	r3, #1
 8007c8c:	d101      	bne.n	8007c92 <HAL_UART_Receive_IT+0x38>
 8007c8e:	2302      	movs	r3, #2
 8007c90:	e00f      	b.n	8007cb2 <HAL_UART_Receive_IT+0x58>
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007ca0:	88fb      	ldrh	r3, [r7, #6]
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	68b9      	ldr	r1, [r7, #8]
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f000 fb24 	bl	80082f4 <UART_Start_Receive_IT>
 8007cac:	4603      	mov	r3, r0
 8007cae:	e000      	b.n	8007cb2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007cb0:	2302      	movs	r3, #2
  }
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
	...

08007cbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b0ba      	sub	sp, #232	; 0xe8
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	695b      	ldr	r3, [r3, #20]
 8007cde:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cf2:	f003 030f 	and.w	r3, r3, #15
 8007cf6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007cfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d10f      	bne.n	8007d22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d06:	f003 0320 	and.w	r3, r3, #32
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d009      	beq.n	8007d22 <HAL_UART_IRQHandler+0x66>
 8007d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d12:	f003 0320 	and.w	r3, r3, #32
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d003      	beq.n	8007d22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fc07 	bl	800852e <UART_Receive_IT>
      return;
 8007d20:	e256      	b.n	80081d0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007d22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	f000 80de 	beq.w	8007ee8 <HAL_UART_IRQHandler+0x22c>
 8007d2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d30:	f003 0301 	and.w	r3, r3, #1
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d106      	bne.n	8007d46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007d38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d3c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	f000 80d1 	beq.w	8007ee8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d4a:	f003 0301 	and.w	r3, r3, #1
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00b      	beq.n	8007d6a <HAL_UART_IRQHandler+0xae>
 8007d52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d005      	beq.n	8007d6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d62:	f043 0201 	orr.w	r2, r3, #1
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d6e:	f003 0304 	and.w	r3, r3, #4
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00b      	beq.n	8007d8e <HAL_UART_IRQHandler+0xd2>
 8007d76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d7a:	f003 0301 	and.w	r3, r3, #1
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d005      	beq.n	8007d8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d86:	f043 0202 	orr.w	r2, r3, #2
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00b      	beq.n	8007db2 <HAL_UART_IRQHandler+0xf6>
 8007d9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d9e:	f003 0301 	and.w	r3, r3, #1
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d005      	beq.n	8007db2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007daa:	f043 0204 	orr.w	r2, r3, #4
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007db6:	f003 0308 	and.w	r3, r3, #8
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d011      	beq.n	8007de2 <HAL_UART_IRQHandler+0x126>
 8007dbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dc2:	f003 0320 	and.w	r3, r3, #32
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d105      	bne.n	8007dd6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007dca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dce:	f003 0301 	and.w	r3, r3, #1
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d005      	beq.n	8007de2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dda:	f043 0208 	orr.w	r2, r3, #8
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f000 81ed 	beq.w	80081c6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007df0:	f003 0320 	and.w	r3, r3, #32
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d008      	beq.n	8007e0a <HAL_UART_IRQHandler+0x14e>
 8007df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dfc:	f003 0320 	and.w	r3, r3, #32
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d002      	beq.n	8007e0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f000 fb92 	bl	800852e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	695b      	ldr	r3, [r3, #20]
 8007e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e14:	2b40      	cmp	r3, #64	; 0x40
 8007e16:	bf0c      	ite	eq
 8007e18:	2301      	moveq	r3, #1
 8007e1a:	2300      	movne	r3, #0
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e26:	f003 0308 	and.w	r3, r3, #8
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d103      	bne.n	8007e36 <HAL_UART_IRQHandler+0x17a>
 8007e2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d04f      	beq.n	8007ed6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 fa9a 	bl	8008370 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	695b      	ldr	r3, [r3, #20]
 8007e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e46:	2b40      	cmp	r3, #64	; 0x40
 8007e48:	d141      	bne.n	8007ece <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	3314      	adds	r3, #20
 8007e50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e54:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007e58:	e853 3f00 	ldrex	r3, [r3]
 8007e5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007e60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007e64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	3314      	adds	r3, #20
 8007e72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007e76:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007e7a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007e82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007e86:	e841 2300 	strex	r3, r2, [r1]
 8007e8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007e8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1d9      	bne.n	8007e4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d013      	beq.n	8007ec6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea2:	4a7d      	ldr	r2, [pc, #500]	; (8008098 <HAL_UART_IRQHandler+0x3dc>)
 8007ea4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f7fb fd52 	bl	8003954 <HAL_DMA_Abort_IT>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d016      	beq.n	8007ee4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007ec0:	4610      	mov	r0, r2
 8007ec2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ec4:	e00e      	b.n	8007ee4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 f990 	bl	80081ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ecc:	e00a      	b.n	8007ee4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 f98c 	bl	80081ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ed4:	e006      	b.n	8007ee4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f000 f988 	bl	80081ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007ee2:	e170      	b.n	80081c6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee4:	bf00      	nop
    return;
 8007ee6:	e16e      	b.n	80081c6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	f040 814a 	bne.w	8008186 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ef6:	f003 0310 	and.w	r3, r3, #16
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f000 8143 	beq.w	8008186 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f04:	f003 0310 	and.w	r3, r3, #16
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	f000 813c 	beq.w	8008186 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f0e:	2300      	movs	r3, #0
 8007f10:	60bb      	str	r3, [r7, #8]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	60bb      	str	r3, [r7, #8]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	60bb      	str	r3, [r7, #8]
 8007f22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	695b      	ldr	r3, [r3, #20]
 8007f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f2e:	2b40      	cmp	r3, #64	; 0x40
 8007f30:	f040 80b4 	bne.w	800809c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f000 8140 	beq.w	80081ca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f52:	429a      	cmp	r2, r3
 8007f54:	f080 8139 	bcs.w	80081ca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f5e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f64:	69db      	ldr	r3, [r3, #28]
 8007f66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f6a:	f000 8088 	beq.w	800807e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	330c      	adds	r3, #12
 8007f74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f7c:	e853 3f00 	ldrex	r3, [r3]
 8007f80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007f84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007f88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	330c      	adds	r3, #12
 8007f96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007f9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007f9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007fa6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007faa:	e841 2300 	strex	r3, r2, [r1]
 8007fae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007fb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1d9      	bne.n	8007f6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3314      	adds	r3, #20
 8007fc0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fc4:	e853 3f00 	ldrex	r3, [r3]
 8007fc8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007fca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007fcc:	f023 0301 	bic.w	r3, r3, #1
 8007fd0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	3314      	adds	r3, #20
 8007fda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007fde:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007fe2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007fe6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007fea:	e841 2300 	strex	r3, r2, [r1]
 8007fee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007ff0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1e1      	bne.n	8007fba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	3314      	adds	r3, #20
 8007ffc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008000:	e853 3f00 	ldrex	r3, [r3]
 8008004:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008006:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008008:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800800c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	3314      	adds	r3, #20
 8008016:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800801a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800801c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008020:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008022:	e841 2300 	strex	r3, r2, [r1]
 8008026:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008028:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1e3      	bne.n	8007ff6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2220      	movs	r2, #32
 8008032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	330c      	adds	r3, #12
 8008042:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008044:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008046:	e853 3f00 	ldrex	r3, [r3]
 800804a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800804c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800804e:	f023 0310 	bic.w	r3, r3, #16
 8008052:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	330c      	adds	r3, #12
 800805c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008060:	65ba      	str	r2, [r7, #88]	; 0x58
 8008062:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008064:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008066:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008068:	e841 2300 	strex	r3, r2, [r1]
 800806c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800806e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008070:	2b00      	cmp	r3, #0
 8008072:	d1e3      	bne.n	800803c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008078:	4618      	mov	r0, r3
 800807a:	f7fb fbfb 	bl	8003874 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008086:	b29b      	uxth	r3, r3
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	b29b      	uxth	r3, r3
 800808c:	4619      	mov	r1, r3
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 f8b6 	bl	8008200 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008094:	e099      	b.n	80081ca <HAL_UART_IRQHandler+0x50e>
 8008096:	bf00      	nop
 8008098:	08008437 	.word	0x08008437
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080a4:	b29b      	uxth	r3, r3
 80080a6:	1ad3      	subs	r3, r2, r3
 80080a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f000 808b 	beq.w	80081ce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80080b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80080bc:	2b00      	cmp	r3, #0
 80080be:	f000 8086 	beq.w	80081ce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	330c      	adds	r3, #12
 80080c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080cc:	e853 3f00 	ldrex	r3, [r3]
 80080d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80080d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80080d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	330c      	adds	r3, #12
 80080e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80080e6:	647a      	str	r2, [r7, #68]	; 0x44
 80080e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80080ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080ee:	e841 2300 	strex	r3, r2, [r1]
 80080f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80080f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1e3      	bne.n	80080c2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	3314      	adds	r3, #20
 8008100:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008104:	e853 3f00 	ldrex	r3, [r3]
 8008108:	623b      	str	r3, [r7, #32]
   return(result);
 800810a:	6a3b      	ldr	r3, [r7, #32]
 800810c:	f023 0301 	bic.w	r3, r3, #1
 8008110:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	3314      	adds	r3, #20
 800811a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800811e:	633a      	str	r2, [r7, #48]	; 0x30
 8008120:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008122:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008124:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008126:	e841 2300 	strex	r3, r2, [r1]
 800812a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800812c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1e3      	bne.n	80080fa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2220      	movs	r2, #32
 8008136:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	330c      	adds	r3, #12
 8008146:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	e853 3f00 	ldrex	r3, [r3]
 800814e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f023 0310 	bic.w	r3, r3, #16
 8008156:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	330c      	adds	r3, #12
 8008160:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008164:	61fa      	str	r2, [r7, #28]
 8008166:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008168:	69b9      	ldr	r1, [r7, #24]
 800816a:	69fa      	ldr	r2, [r7, #28]
 800816c:	e841 2300 	strex	r3, r2, [r1]
 8008170:	617b      	str	r3, [r7, #20]
   return(result);
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1e3      	bne.n	8008140 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008178:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800817c:	4619      	mov	r1, r3
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 f83e 	bl	8008200 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008184:	e023      	b.n	80081ce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800818a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800818e:	2b00      	cmp	r3, #0
 8008190:	d009      	beq.n	80081a6 <HAL_UART_IRQHandler+0x4ea>
 8008192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800819a:	2b00      	cmp	r3, #0
 800819c:	d003      	beq.n	80081a6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f000 f95d 	bl	800845e <UART_Transmit_IT>
    return;
 80081a4:	e014      	b.n	80081d0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80081a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00e      	beq.n	80081d0 <HAL_UART_IRQHandler+0x514>
 80081b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d008      	beq.n	80081d0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 f99d 	bl	80084fe <UART_EndTransmit_IT>
    return;
 80081c4:	e004      	b.n	80081d0 <HAL_UART_IRQHandler+0x514>
    return;
 80081c6:	bf00      	nop
 80081c8:	e002      	b.n	80081d0 <HAL_UART_IRQHandler+0x514>
      return;
 80081ca:	bf00      	nop
 80081cc:	e000      	b.n	80081d0 <HAL_UART_IRQHandler+0x514>
      return;
 80081ce:	bf00      	nop
  }
}
 80081d0:	37e8      	adds	r7, #232	; 0xe8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop

080081d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80081f4:	bf00      	nop
 80081f6:	370c      	adds	r7, #12
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	460b      	mov	r3, r1
 800820a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800820c:	bf00      	nop
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b090      	sub	sp, #64	; 0x40
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	60b9      	str	r1, [r7, #8]
 8008222:	603b      	str	r3, [r7, #0]
 8008224:	4613      	mov	r3, r2
 8008226:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008228:	e050      	b.n	80082cc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800822a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800822c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008230:	d04c      	beq.n	80082cc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008232:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008234:	2b00      	cmp	r3, #0
 8008236:	d007      	beq.n	8008248 <UART_WaitOnFlagUntilTimeout+0x30>
 8008238:	f7fa fd7e 	bl	8002d38 <HAL_GetTick>
 800823c:	4602      	mov	r2, r0
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008244:	429a      	cmp	r2, r3
 8008246:	d241      	bcs.n	80082cc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	330c      	adds	r3, #12
 800824e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008252:	e853 3f00 	ldrex	r3, [r3]
 8008256:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800825a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800825e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	330c      	adds	r3, #12
 8008266:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008268:	637a      	str	r2, [r7, #52]	; 0x34
 800826a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800826e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008270:	e841 2300 	strex	r3, r2, [r1]
 8008274:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1e5      	bne.n	8008248 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	3314      	adds	r3, #20
 8008282:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	e853 3f00 	ldrex	r3, [r3]
 800828a:	613b      	str	r3, [r7, #16]
   return(result);
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	f023 0301 	bic.w	r3, r3, #1
 8008292:	63bb      	str	r3, [r7, #56]	; 0x38
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	3314      	adds	r3, #20
 800829a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800829c:	623a      	str	r2, [r7, #32]
 800829e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a0:	69f9      	ldr	r1, [r7, #28]
 80082a2:	6a3a      	ldr	r2, [r7, #32]
 80082a4:	e841 2300 	strex	r3, r2, [r1]
 80082a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d1e5      	bne.n	800827c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	2220      	movs	r2, #32
 80082b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2220      	movs	r2, #32
 80082bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2200      	movs	r2, #0
 80082c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80082c8:	2303      	movs	r3, #3
 80082ca:	e00f      	b.n	80082ec <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	4013      	ands	r3, r2
 80082d6:	68ba      	ldr	r2, [r7, #8]
 80082d8:	429a      	cmp	r2, r3
 80082da:	bf0c      	ite	eq
 80082dc:	2301      	moveq	r3, #1
 80082de:	2300      	movne	r3, #0
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	461a      	mov	r2, r3
 80082e4:	79fb      	ldrb	r3, [r7, #7]
 80082e6:	429a      	cmp	r2, r3
 80082e8:	d09f      	beq.n	800822a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80082ea:	2300      	movs	r3, #0
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3740      	adds	r7, #64	; 0x40
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b085      	sub	sp, #20
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	60f8      	str	r0, [r7, #12]
 80082fc:	60b9      	str	r1, [r7, #8]
 80082fe:	4613      	mov	r3, r2
 8008300:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	68ba      	ldr	r2, [r7, #8]
 8008306:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	88fa      	ldrh	r2, [r7, #6]
 800830c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	88fa      	ldrh	r2, [r7, #6]
 8008312:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2200      	movs	r2, #0
 8008318:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2222      	movs	r2, #34	; 0x22
 800831e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d007      	beq.n	8008342 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68da      	ldr	r2, [r3, #12]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008340:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	695a      	ldr	r2, [r3, #20]
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f042 0201 	orr.w	r2, r2, #1
 8008350:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68da      	ldr	r2, [r3, #12]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f042 0220 	orr.w	r2, r2, #32
 8008360:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008362:	2300      	movs	r3, #0
}
 8008364:	4618      	mov	r0, r3
 8008366:	3714      	adds	r7, #20
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr

08008370 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008370:	b480      	push	{r7}
 8008372:	b095      	sub	sp, #84	; 0x54
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	330c      	adds	r3, #12
 800837e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008382:	e853 3f00 	ldrex	r3, [r3]
 8008386:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800838a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800838e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	330c      	adds	r3, #12
 8008396:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008398:	643a      	str	r2, [r7, #64]	; 0x40
 800839a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800839e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80083a0:	e841 2300 	strex	r3, r2, [r1]
 80083a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80083a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d1e5      	bne.n	8008378 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	3314      	adds	r3, #20
 80083b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b4:	6a3b      	ldr	r3, [r7, #32]
 80083b6:	e853 3f00 	ldrex	r3, [r3]
 80083ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80083bc:	69fb      	ldr	r3, [r7, #28]
 80083be:	f023 0301 	bic.w	r3, r3, #1
 80083c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	3314      	adds	r3, #20
 80083ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80083ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80083d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083d4:	e841 2300 	strex	r3, r2, [r1]
 80083d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80083da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d1e5      	bne.n	80083ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	d119      	bne.n	800841c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	330c      	adds	r3, #12
 80083ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	e853 3f00 	ldrex	r3, [r3]
 80083f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	f023 0310 	bic.w	r3, r3, #16
 80083fe:	647b      	str	r3, [r7, #68]	; 0x44
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	330c      	adds	r3, #12
 8008406:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008408:	61ba      	str	r2, [r7, #24]
 800840a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840c:	6979      	ldr	r1, [r7, #20]
 800840e:	69ba      	ldr	r2, [r7, #24]
 8008410:	e841 2300 	strex	r3, r2, [r1]
 8008414:	613b      	str	r3, [r7, #16]
   return(result);
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1e5      	bne.n	80083e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2220      	movs	r2, #32
 8008420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	631a      	str	r2, [r3, #48]	; 0x30
}
 800842a:	bf00      	nop
 800842c:	3754      	adds	r7, #84	; 0x54
 800842e:	46bd      	mov	sp, r7
 8008430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008434:	4770      	bx	lr

08008436 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008436:	b580      	push	{r7, lr}
 8008438:	b084      	sub	sp, #16
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008442:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2200      	movs	r2, #0
 8008448:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2200      	movs	r2, #0
 800844e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008450:	68f8      	ldr	r0, [r7, #12]
 8008452:	f7ff fecb 	bl	80081ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008456:	bf00      	nop
 8008458:	3710      	adds	r7, #16
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800845e:	b480      	push	{r7}
 8008460:	b085      	sub	sp, #20
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b21      	cmp	r3, #33	; 0x21
 8008470:	d13e      	bne.n	80084f0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	689b      	ldr	r3, [r3, #8]
 8008476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800847a:	d114      	bne.n	80084a6 <UART_Transmit_IT+0x48>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d110      	bne.n	80084a6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6a1b      	ldr	r3, [r3, #32]
 8008488:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	881b      	ldrh	r3, [r3, #0]
 800848e:	461a      	mov	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008498:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a1b      	ldr	r3, [r3, #32]
 800849e:	1c9a      	adds	r2, r3, #2
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	621a      	str	r2, [r3, #32]
 80084a4:	e008      	b.n	80084b8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6a1b      	ldr	r3, [r3, #32]
 80084aa:	1c59      	adds	r1, r3, #1
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	6211      	str	r1, [r2, #32]
 80084b0:	781a      	ldrb	r2, [r3, #0]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80084bc:	b29b      	uxth	r3, r3
 80084be:	3b01      	subs	r3, #1
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	4619      	mov	r1, r3
 80084c6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10f      	bne.n	80084ec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	68da      	ldr	r2, [r3, #12]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	68da      	ldr	r2, [r3, #12]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80084ec:	2300      	movs	r3, #0
 80084ee:	e000      	b.n	80084f2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80084f0:	2302      	movs	r3, #2
  }
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3714      	adds	r7, #20
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr

080084fe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b082      	sub	sp, #8
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	68da      	ldr	r2, [r3, #12]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008514:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2220      	movs	r2, #32
 800851a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f7ff fe5a 	bl	80081d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b08c      	sub	sp, #48	; 0x30
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b22      	cmp	r3, #34	; 0x22
 8008540:	f040 80ab 	bne.w	800869a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800854c:	d117      	bne.n	800857e <UART_Receive_IT+0x50>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d113      	bne.n	800857e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008556:	2300      	movs	r3, #0
 8008558:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800855e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	b29b      	uxth	r3, r3
 8008568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800856c:	b29a      	uxth	r2, r3
 800856e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008570:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008576:	1c9a      	adds	r2, r3, #2
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	629a      	str	r2, [r3, #40]	; 0x28
 800857c:	e026      	b.n	80085cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008582:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008584:	2300      	movs	r3, #0
 8008586:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008590:	d007      	beq.n	80085a2 <UART_Receive_IT+0x74>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d10a      	bne.n	80085b0 <UART_Receive_IT+0x82>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	691b      	ldr	r3, [r3, #16]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d106      	bne.n	80085b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	b2da      	uxtb	r2, r3
 80085aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085ac:	701a      	strb	r2, [r3, #0]
 80085ae:	e008      	b.n	80085c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	b2db      	uxtb	r3, r3
 80085b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085bc:	b2da      	uxtb	r2, r3
 80085be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085c6:	1c5a      	adds	r2, r3, #1
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	3b01      	subs	r3, #1
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	4619      	mov	r1, r3
 80085da:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d15a      	bne.n	8008696 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	68da      	ldr	r2, [r3, #12]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f022 0220 	bic.w	r2, r2, #32
 80085ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	68da      	ldr	r2, [r3, #12]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80085fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	695a      	ldr	r2, [r3, #20]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f022 0201 	bic.w	r2, r2, #1
 800860e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2220      	movs	r2, #32
 8008614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800861c:	2b01      	cmp	r3, #1
 800861e:	d135      	bne.n	800868c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2200      	movs	r2, #0
 8008624:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	330c      	adds	r3, #12
 800862c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	e853 3f00 	ldrex	r3, [r3]
 8008634:	613b      	str	r3, [r7, #16]
   return(result);
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	f023 0310 	bic.w	r3, r3, #16
 800863c:	627b      	str	r3, [r7, #36]	; 0x24
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	330c      	adds	r3, #12
 8008644:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008646:	623a      	str	r2, [r7, #32]
 8008648:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864a:	69f9      	ldr	r1, [r7, #28]
 800864c:	6a3a      	ldr	r2, [r7, #32]
 800864e:	e841 2300 	strex	r3, r2, [r1]
 8008652:	61bb      	str	r3, [r7, #24]
   return(result);
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d1e5      	bne.n	8008626 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f003 0310 	and.w	r3, r3, #16
 8008664:	2b10      	cmp	r3, #16
 8008666:	d10a      	bne.n	800867e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008668:	2300      	movs	r3, #0
 800866a:	60fb      	str	r3, [r7, #12]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	60fb      	str	r3, [r7, #12]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	60fb      	str	r3, [r7, #12]
 800867c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008682:	4619      	mov	r1, r3
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f7ff fdbb 	bl	8008200 <HAL_UARTEx_RxEventCallback>
 800868a:	e002      	b.n	8008692 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f7fa f923 	bl	80028d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008692:	2300      	movs	r3, #0
 8008694:	e002      	b.n	800869c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008696:	2300      	movs	r3, #0
 8008698:	e000      	b.n	800869c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800869a:	2302      	movs	r3, #2
  }
}
 800869c:	4618      	mov	r0, r3
 800869e:	3730      	adds	r7, #48	; 0x30
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086a8:	b0c0      	sub	sp, #256	; 0x100
 80086aa:	af00      	add	r7, sp, #0
 80086ac:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80086bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086c0:	68d9      	ldr	r1, [r3, #12]
 80086c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	ea40 0301 	orr.w	r3, r0, r1
 80086cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80086ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086d2:	689a      	ldr	r2, [r3, #8]
 80086d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086d8:	691b      	ldr	r3, [r3, #16]
 80086da:	431a      	orrs	r2, r3
 80086dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086e0:	695b      	ldr	r3, [r3, #20]
 80086e2:	431a      	orrs	r2, r3
 80086e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086e8:	69db      	ldr	r3, [r3, #28]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80086f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80086fc:	f021 010c 	bic.w	r1, r1, #12
 8008700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800870a:	430b      	orrs	r3, r1
 800870c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800870e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	695b      	ldr	r3, [r3, #20]
 8008716:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800871a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800871e:	6999      	ldr	r1, [r3, #24]
 8008720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008724:	681a      	ldr	r2, [r3, #0]
 8008726:	ea40 0301 	orr.w	r3, r0, r1
 800872a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800872c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008730:	681a      	ldr	r2, [r3, #0]
 8008732:	4b8f      	ldr	r3, [pc, #572]	; (8008970 <UART_SetConfig+0x2cc>)
 8008734:	429a      	cmp	r2, r3
 8008736:	d005      	beq.n	8008744 <UART_SetConfig+0xa0>
 8008738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	4b8d      	ldr	r3, [pc, #564]	; (8008974 <UART_SetConfig+0x2d0>)
 8008740:	429a      	cmp	r2, r3
 8008742:	d104      	bne.n	800874e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008744:	f7fd f8b0 	bl	80058a8 <HAL_RCC_GetPCLK2Freq>
 8008748:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800874c:	e003      	b.n	8008756 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800874e:	f7fd f897 	bl	8005880 <HAL_RCC_GetPCLK1Freq>
 8008752:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800875a:	69db      	ldr	r3, [r3, #28]
 800875c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008760:	f040 810c 	bne.w	800897c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008768:	2200      	movs	r2, #0
 800876a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800876e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008772:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008776:	4622      	mov	r2, r4
 8008778:	462b      	mov	r3, r5
 800877a:	1891      	adds	r1, r2, r2
 800877c:	65b9      	str	r1, [r7, #88]	; 0x58
 800877e:	415b      	adcs	r3, r3
 8008780:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008782:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008786:	4621      	mov	r1, r4
 8008788:	eb12 0801 	adds.w	r8, r2, r1
 800878c:	4629      	mov	r1, r5
 800878e:	eb43 0901 	adc.w	r9, r3, r1
 8008792:	f04f 0200 	mov.w	r2, #0
 8008796:	f04f 0300 	mov.w	r3, #0
 800879a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800879e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80087a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80087a6:	4690      	mov	r8, r2
 80087a8:	4699      	mov	r9, r3
 80087aa:	4623      	mov	r3, r4
 80087ac:	eb18 0303 	adds.w	r3, r8, r3
 80087b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80087b4:	462b      	mov	r3, r5
 80087b6:	eb49 0303 	adc.w	r3, r9, r3
 80087ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80087be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80087ca:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80087ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80087d2:	460b      	mov	r3, r1
 80087d4:	18db      	adds	r3, r3, r3
 80087d6:	653b      	str	r3, [r7, #80]	; 0x50
 80087d8:	4613      	mov	r3, r2
 80087da:	eb42 0303 	adc.w	r3, r2, r3
 80087de:	657b      	str	r3, [r7, #84]	; 0x54
 80087e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80087e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80087e8:	f7f7 fd52 	bl	8000290 <__aeabi_uldivmod>
 80087ec:	4602      	mov	r2, r0
 80087ee:	460b      	mov	r3, r1
 80087f0:	4b61      	ldr	r3, [pc, #388]	; (8008978 <UART_SetConfig+0x2d4>)
 80087f2:	fba3 2302 	umull	r2, r3, r3, r2
 80087f6:	095b      	lsrs	r3, r3, #5
 80087f8:	011c      	lsls	r4, r3, #4
 80087fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087fe:	2200      	movs	r2, #0
 8008800:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008804:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008808:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800880c:	4642      	mov	r2, r8
 800880e:	464b      	mov	r3, r9
 8008810:	1891      	adds	r1, r2, r2
 8008812:	64b9      	str	r1, [r7, #72]	; 0x48
 8008814:	415b      	adcs	r3, r3
 8008816:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008818:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800881c:	4641      	mov	r1, r8
 800881e:	eb12 0a01 	adds.w	sl, r2, r1
 8008822:	4649      	mov	r1, r9
 8008824:	eb43 0b01 	adc.w	fp, r3, r1
 8008828:	f04f 0200 	mov.w	r2, #0
 800882c:	f04f 0300 	mov.w	r3, #0
 8008830:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008834:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008838:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800883c:	4692      	mov	sl, r2
 800883e:	469b      	mov	fp, r3
 8008840:	4643      	mov	r3, r8
 8008842:	eb1a 0303 	adds.w	r3, sl, r3
 8008846:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800884a:	464b      	mov	r3, r9
 800884c:	eb4b 0303 	adc.w	r3, fp, r3
 8008850:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008860:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008864:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008868:	460b      	mov	r3, r1
 800886a:	18db      	adds	r3, r3, r3
 800886c:	643b      	str	r3, [r7, #64]	; 0x40
 800886e:	4613      	mov	r3, r2
 8008870:	eb42 0303 	adc.w	r3, r2, r3
 8008874:	647b      	str	r3, [r7, #68]	; 0x44
 8008876:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800887a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800887e:	f7f7 fd07 	bl	8000290 <__aeabi_uldivmod>
 8008882:	4602      	mov	r2, r0
 8008884:	460b      	mov	r3, r1
 8008886:	4611      	mov	r1, r2
 8008888:	4b3b      	ldr	r3, [pc, #236]	; (8008978 <UART_SetConfig+0x2d4>)
 800888a:	fba3 2301 	umull	r2, r3, r3, r1
 800888e:	095b      	lsrs	r3, r3, #5
 8008890:	2264      	movs	r2, #100	; 0x64
 8008892:	fb02 f303 	mul.w	r3, r2, r3
 8008896:	1acb      	subs	r3, r1, r3
 8008898:	00db      	lsls	r3, r3, #3
 800889a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800889e:	4b36      	ldr	r3, [pc, #216]	; (8008978 <UART_SetConfig+0x2d4>)
 80088a0:	fba3 2302 	umull	r2, r3, r3, r2
 80088a4:	095b      	lsrs	r3, r3, #5
 80088a6:	005b      	lsls	r3, r3, #1
 80088a8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80088ac:	441c      	add	r4, r3
 80088ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088b2:	2200      	movs	r2, #0
 80088b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80088b8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80088bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80088c0:	4642      	mov	r2, r8
 80088c2:	464b      	mov	r3, r9
 80088c4:	1891      	adds	r1, r2, r2
 80088c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80088c8:	415b      	adcs	r3, r3
 80088ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80088d0:	4641      	mov	r1, r8
 80088d2:	1851      	adds	r1, r2, r1
 80088d4:	6339      	str	r1, [r7, #48]	; 0x30
 80088d6:	4649      	mov	r1, r9
 80088d8:	414b      	adcs	r3, r1
 80088da:	637b      	str	r3, [r7, #52]	; 0x34
 80088dc:	f04f 0200 	mov.w	r2, #0
 80088e0:	f04f 0300 	mov.w	r3, #0
 80088e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80088e8:	4659      	mov	r1, fp
 80088ea:	00cb      	lsls	r3, r1, #3
 80088ec:	4651      	mov	r1, sl
 80088ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088f2:	4651      	mov	r1, sl
 80088f4:	00ca      	lsls	r2, r1, #3
 80088f6:	4610      	mov	r0, r2
 80088f8:	4619      	mov	r1, r3
 80088fa:	4603      	mov	r3, r0
 80088fc:	4642      	mov	r2, r8
 80088fe:	189b      	adds	r3, r3, r2
 8008900:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008904:	464b      	mov	r3, r9
 8008906:	460a      	mov	r2, r1
 8008908:	eb42 0303 	adc.w	r3, r2, r3
 800890c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800891c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008920:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008924:	460b      	mov	r3, r1
 8008926:	18db      	adds	r3, r3, r3
 8008928:	62bb      	str	r3, [r7, #40]	; 0x28
 800892a:	4613      	mov	r3, r2
 800892c:	eb42 0303 	adc.w	r3, r2, r3
 8008930:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008932:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008936:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800893a:	f7f7 fca9 	bl	8000290 <__aeabi_uldivmod>
 800893e:	4602      	mov	r2, r0
 8008940:	460b      	mov	r3, r1
 8008942:	4b0d      	ldr	r3, [pc, #52]	; (8008978 <UART_SetConfig+0x2d4>)
 8008944:	fba3 1302 	umull	r1, r3, r3, r2
 8008948:	095b      	lsrs	r3, r3, #5
 800894a:	2164      	movs	r1, #100	; 0x64
 800894c:	fb01 f303 	mul.w	r3, r1, r3
 8008950:	1ad3      	subs	r3, r2, r3
 8008952:	00db      	lsls	r3, r3, #3
 8008954:	3332      	adds	r3, #50	; 0x32
 8008956:	4a08      	ldr	r2, [pc, #32]	; (8008978 <UART_SetConfig+0x2d4>)
 8008958:	fba2 2303 	umull	r2, r3, r2, r3
 800895c:	095b      	lsrs	r3, r3, #5
 800895e:	f003 0207 	and.w	r2, r3, #7
 8008962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4422      	add	r2, r4
 800896a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800896c:	e105      	b.n	8008b7a <UART_SetConfig+0x4d6>
 800896e:	bf00      	nop
 8008970:	40011000 	.word	0x40011000
 8008974:	40011400 	.word	0x40011400
 8008978:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800897c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008980:	2200      	movs	r2, #0
 8008982:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008986:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800898a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800898e:	4642      	mov	r2, r8
 8008990:	464b      	mov	r3, r9
 8008992:	1891      	adds	r1, r2, r2
 8008994:	6239      	str	r1, [r7, #32]
 8008996:	415b      	adcs	r3, r3
 8008998:	627b      	str	r3, [r7, #36]	; 0x24
 800899a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800899e:	4641      	mov	r1, r8
 80089a0:	1854      	adds	r4, r2, r1
 80089a2:	4649      	mov	r1, r9
 80089a4:	eb43 0501 	adc.w	r5, r3, r1
 80089a8:	f04f 0200 	mov.w	r2, #0
 80089ac:	f04f 0300 	mov.w	r3, #0
 80089b0:	00eb      	lsls	r3, r5, #3
 80089b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80089b6:	00e2      	lsls	r2, r4, #3
 80089b8:	4614      	mov	r4, r2
 80089ba:	461d      	mov	r5, r3
 80089bc:	4643      	mov	r3, r8
 80089be:	18e3      	adds	r3, r4, r3
 80089c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80089c4:	464b      	mov	r3, r9
 80089c6:	eb45 0303 	adc.w	r3, r5, r3
 80089ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80089ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	2200      	movs	r2, #0
 80089d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80089da:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80089de:	f04f 0200 	mov.w	r2, #0
 80089e2:	f04f 0300 	mov.w	r3, #0
 80089e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80089ea:	4629      	mov	r1, r5
 80089ec:	008b      	lsls	r3, r1, #2
 80089ee:	4621      	mov	r1, r4
 80089f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089f4:	4621      	mov	r1, r4
 80089f6:	008a      	lsls	r2, r1, #2
 80089f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80089fc:	f7f7 fc48 	bl	8000290 <__aeabi_uldivmod>
 8008a00:	4602      	mov	r2, r0
 8008a02:	460b      	mov	r3, r1
 8008a04:	4b60      	ldr	r3, [pc, #384]	; (8008b88 <UART_SetConfig+0x4e4>)
 8008a06:	fba3 2302 	umull	r2, r3, r3, r2
 8008a0a:	095b      	lsrs	r3, r3, #5
 8008a0c:	011c      	lsls	r4, r3, #4
 8008a0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008a12:	2200      	movs	r2, #0
 8008a14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008a18:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008a1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008a20:	4642      	mov	r2, r8
 8008a22:	464b      	mov	r3, r9
 8008a24:	1891      	adds	r1, r2, r2
 8008a26:	61b9      	str	r1, [r7, #24]
 8008a28:	415b      	adcs	r3, r3
 8008a2a:	61fb      	str	r3, [r7, #28]
 8008a2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008a30:	4641      	mov	r1, r8
 8008a32:	1851      	adds	r1, r2, r1
 8008a34:	6139      	str	r1, [r7, #16]
 8008a36:	4649      	mov	r1, r9
 8008a38:	414b      	adcs	r3, r1
 8008a3a:	617b      	str	r3, [r7, #20]
 8008a3c:	f04f 0200 	mov.w	r2, #0
 8008a40:	f04f 0300 	mov.w	r3, #0
 8008a44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008a48:	4659      	mov	r1, fp
 8008a4a:	00cb      	lsls	r3, r1, #3
 8008a4c:	4651      	mov	r1, sl
 8008a4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a52:	4651      	mov	r1, sl
 8008a54:	00ca      	lsls	r2, r1, #3
 8008a56:	4610      	mov	r0, r2
 8008a58:	4619      	mov	r1, r3
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	4642      	mov	r2, r8
 8008a5e:	189b      	adds	r3, r3, r2
 8008a60:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008a64:	464b      	mov	r3, r9
 8008a66:	460a      	mov	r2, r1
 8008a68:	eb42 0303 	adc.w	r3, r2, r3
 8008a6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	2200      	movs	r2, #0
 8008a78:	67bb      	str	r3, [r7, #120]	; 0x78
 8008a7a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008a7c:	f04f 0200 	mov.w	r2, #0
 8008a80:	f04f 0300 	mov.w	r3, #0
 8008a84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008a88:	4649      	mov	r1, r9
 8008a8a:	008b      	lsls	r3, r1, #2
 8008a8c:	4641      	mov	r1, r8
 8008a8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a92:	4641      	mov	r1, r8
 8008a94:	008a      	lsls	r2, r1, #2
 8008a96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008a9a:	f7f7 fbf9 	bl	8000290 <__aeabi_uldivmod>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	4b39      	ldr	r3, [pc, #228]	; (8008b88 <UART_SetConfig+0x4e4>)
 8008aa4:	fba3 1302 	umull	r1, r3, r3, r2
 8008aa8:	095b      	lsrs	r3, r3, #5
 8008aaa:	2164      	movs	r1, #100	; 0x64
 8008aac:	fb01 f303 	mul.w	r3, r1, r3
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	011b      	lsls	r3, r3, #4
 8008ab4:	3332      	adds	r3, #50	; 0x32
 8008ab6:	4a34      	ldr	r2, [pc, #208]	; (8008b88 <UART_SetConfig+0x4e4>)
 8008ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8008abc:	095b      	lsrs	r3, r3, #5
 8008abe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008ac2:	441c      	add	r4, r3
 8008ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ac8:	2200      	movs	r2, #0
 8008aca:	673b      	str	r3, [r7, #112]	; 0x70
 8008acc:	677a      	str	r2, [r7, #116]	; 0x74
 8008ace:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008ad2:	4642      	mov	r2, r8
 8008ad4:	464b      	mov	r3, r9
 8008ad6:	1891      	adds	r1, r2, r2
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	415b      	adcs	r3, r3
 8008adc:	60fb      	str	r3, [r7, #12]
 8008ade:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008ae2:	4641      	mov	r1, r8
 8008ae4:	1851      	adds	r1, r2, r1
 8008ae6:	6039      	str	r1, [r7, #0]
 8008ae8:	4649      	mov	r1, r9
 8008aea:	414b      	adcs	r3, r1
 8008aec:	607b      	str	r3, [r7, #4]
 8008aee:	f04f 0200 	mov.w	r2, #0
 8008af2:	f04f 0300 	mov.w	r3, #0
 8008af6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008afa:	4659      	mov	r1, fp
 8008afc:	00cb      	lsls	r3, r1, #3
 8008afe:	4651      	mov	r1, sl
 8008b00:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008b04:	4651      	mov	r1, sl
 8008b06:	00ca      	lsls	r2, r1, #3
 8008b08:	4610      	mov	r0, r2
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	4642      	mov	r2, r8
 8008b10:	189b      	adds	r3, r3, r2
 8008b12:	66bb      	str	r3, [r7, #104]	; 0x68
 8008b14:	464b      	mov	r3, r9
 8008b16:	460a      	mov	r2, r1
 8008b18:	eb42 0303 	adc.w	r3, r2, r3
 8008b1c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	663b      	str	r3, [r7, #96]	; 0x60
 8008b28:	667a      	str	r2, [r7, #100]	; 0x64
 8008b2a:	f04f 0200 	mov.w	r2, #0
 8008b2e:	f04f 0300 	mov.w	r3, #0
 8008b32:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008b36:	4649      	mov	r1, r9
 8008b38:	008b      	lsls	r3, r1, #2
 8008b3a:	4641      	mov	r1, r8
 8008b3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b40:	4641      	mov	r1, r8
 8008b42:	008a      	lsls	r2, r1, #2
 8008b44:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008b48:	f7f7 fba2 	bl	8000290 <__aeabi_uldivmod>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	460b      	mov	r3, r1
 8008b50:	4b0d      	ldr	r3, [pc, #52]	; (8008b88 <UART_SetConfig+0x4e4>)
 8008b52:	fba3 1302 	umull	r1, r3, r3, r2
 8008b56:	095b      	lsrs	r3, r3, #5
 8008b58:	2164      	movs	r1, #100	; 0x64
 8008b5a:	fb01 f303 	mul.w	r3, r1, r3
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	011b      	lsls	r3, r3, #4
 8008b62:	3332      	adds	r3, #50	; 0x32
 8008b64:	4a08      	ldr	r2, [pc, #32]	; (8008b88 <UART_SetConfig+0x4e4>)
 8008b66:	fba2 2303 	umull	r2, r3, r2, r3
 8008b6a:	095b      	lsrs	r3, r3, #5
 8008b6c:	f003 020f 	and.w	r2, r3, #15
 8008b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4422      	add	r2, r4
 8008b78:	609a      	str	r2, [r3, #8]
}
 8008b7a:	bf00      	nop
 8008b7c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008b80:	46bd      	mov	sp, r7
 8008b82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b86:	bf00      	nop
 8008b88:	51eb851f 	.word	0x51eb851f

08008b8c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008b8c:	b084      	sub	sp, #16
 8008b8e:	b580      	push	{r7, lr}
 8008b90:	b084      	sub	sp, #16
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	6078      	str	r0, [r7, #4]
 8008b96:	f107 001c 	add.w	r0, r7, #28
 8008b9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d122      	bne.n	8008bea <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ba8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008bb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	68db      	ldr	r3, [r3, #12]
 8008bc4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008bcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d105      	bne.n	8008bde <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	68db      	ldr	r3, [r3, #12]
 8008bd6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f000 faa2 	bl	8009128 <USB_CoreReset>
 8008be4:	4603      	mov	r3, r0
 8008be6:	73fb      	strb	r3, [r7, #15]
 8008be8:	e01a      	b.n	8008c20 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	68db      	ldr	r3, [r3, #12]
 8008bee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 fa96 	bl	8009128 <USB_CoreReset>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d106      	bne.n	8008c14 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c0a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	639a      	str	r2, [r3, #56]	; 0x38
 8008c12:	e005      	b.n	8008c20 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c18:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d10b      	bne.n	8008c3e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	689b      	ldr	r3, [r3, #8]
 8008c2a:	f043 0206 	orr.w	r2, r3, #6
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f043 0220 	orr.w	r2, r3, #32
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3710      	adds	r7, #16
 8008c44:	46bd      	mov	sp, r7
 8008c46:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c4a:	b004      	add	sp, #16
 8008c4c:	4770      	bx	lr

08008c4e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c4e:	b480      	push	{r7}
 8008c50:	b083      	sub	sp, #12
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f023 0201 	bic.w	r2, r3, #1
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c62:	2300      	movs	r3, #0
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	460b      	mov	r3, r1
 8008c7a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	68db      	ldr	r3, [r3, #12]
 8008c84:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008c8c:	78fb      	ldrb	r3, [r7, #3]
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d115      	bne.n	8008cbe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	f7fa f856 	bl	8002d50 <HAL_Delay>
      ms++;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f000 fa2e 	bl	800910c <USB_GetMode>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d01e      	beq.n	8008cf4 <USB_SetCurrentMode+0x84>
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	2b31      	cmp	r3, #49	; 0x31
 8008cba:	d9f0      	bls.n	8008c9e <USB_SetCurrentMode+0x2e>
 8008cbc:	e01a      	b.n	8008cf4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008cbe:	78fb      	ldrb	r3, [r7, #3]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d115      	bne.n	8008cf0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008cd0:	2001      	movs	r0, #1
 8008cd2:	f7fa f83d 	bl	8002d50 <HAL_Delay>
      ms++;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	3301      	adds	r3, #1
 8008cda:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 fa15 	bl	800910c <USB_GetMode>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d005      	beq.n	8008cf4 <USB_SetCurrentMode+0x84>
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2b31      	cmp	r3, #49	; 0x31
 8008cec:	d9f0      	bls.n	8008cd0 <USB_SetCurrentMode+0x60>
 8008cee:	e001      	b.n	8008cf4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e005      	b.n	8008d00 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2b32      	cmp	r3, #50	; 0x32
 8008cf8:	d101      	bne.n	8008cfe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	e000      	b.n	8008d00 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008cfe:	2300      	movs	r3, #0
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3710      	adds	r7, #16
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}

08008d08 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d08:	b084      	sub	sp, #16
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b086      	sub	sp, #24
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]
 8008d12:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008d16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008d22:	2300      	movs	r3, #0
 8008d24:	613b      	str	r3, [r7, #16]
 8008d26:	e009      	b.n	8008d3c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008d28:	687a      	ldr	r2, [r7, #4]
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	3340      	adds	r3, #64	; 0x40
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	4413      	add	r3, r2
 8008d32:	2200      	movs	r2, #0
 8008d34:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	3301      	adds	r3, #1
 8008d3a:	613b      	str	r3, [r7, #16]
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	2b0e      	cmp	r3, #14
 8008d40:	d9f2      	bls.n	8008d28 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008d42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d11c      	bne.n	8008d82 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	68fa      	ldr	r2, [r7, #12]
 8008d52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d56:	f043 0302 	orr.w	r3, r3, #2
 8008d5a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d60:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d6c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d78:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	639a      	str	r2, [r3, #56]	; 0x38
 8008d80:	e00b      	b.n	8008d9a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d86:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d92:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008da0:	461a      	mov	r2, r3
 8008da2:	2300      	movs	r3, #0
 8008da4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dac:	4619      	mov	r1, r3
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008db4:	461a      	mov	r2, r3
 8008db6:	680b      	ldr	r3, [r1, #0]
 8008db8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d10c      	bne.n	8008dda <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d104      	bne.n	8008dd0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008dc6:	2100      	movs	r1, #0
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 f965 	bl	8009098 <USB_SetDevSpeed>
 8008dce:	e008      	b.n	8008de2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008dd0:	2101      	movs	r1, #1
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 f960 	bl	8009098 <USB_SetDevSpeed>
 8008dd8:	e003      	b.n	8008de2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008dda:	2103      	movs	r1, #3
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 f95b 	bl	8009098 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008de2:	2110      	movs	r1, #16
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 f8f3 	bl	8008fd0 <USB_FlushTxFifo>
 8008dea:	4603      	mov	r3, r0
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d001      	beq.n	8008df4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 f91f 	bl	8009038 <USB_FlushRxFifo>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d001      	beq.n	8008e04 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e16:	461a      	mov	r2, r3
 8008e18:	2300      	movs	r3, #0
 8008e1a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e22:	461a      	mov	r2, r3
 8008e24:	2300      	movs	r3, #0
 8008e26:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e28:	2300      	movs	r3, #0
 8008e2a:	613b      	str	r3, [r7, #16]
 8008e2c:	e043      	b.n	8008eb6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	015a      	lsls	r2, r3, #5
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	4413      	add	r3, r2
 8008e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e44:	d118      	bne.n	8008e78 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d10a      	bne.n	8008e62 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	015a      	lsls	r2, r3, #5
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	4413      	add	r3, r2
 8008e54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e58:	461a      	mov	r2, r3
 8008e5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008e5e:	6013      	str	r3, [r2, #0]
 8008e60:	e013      	b.n	8008e8a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	015a      	lsls	r2, r3, #5
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	4413      	add	r3, r2
 8008e6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e6e:	461a      	mov	r2, r3
 8008e70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008e74:	6013      	str	r3, [r2, #0]
 8008e76:	e008      	b.n	8008e8a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	015a      	lsls	r2, r3, #5
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	4413      	add	r3, r2
 8008e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e84:	461a      	mov	r2, r3
 8008e86:	2300      	movs	r3, #0
 8008e88:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	015a      	lsls	r2, r3, #5
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	4413      	add	r3, r2
 8008e92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e96:	461a      	mov	r2, r3
 8008e98:	2300      	movs	r3, #0
 8008e9a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	015a      	lsls	r2, r3, #5
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	4413      	add	r3, r2
 8008ea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008eae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	613b      	str	r3, [r7, #16]
 8008eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb8:	693a      	ldr	r2, [r7, #16]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d3b7      	bcc.n	8008e2e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	613b      	str	r3, [r7, #16]
 8008ec2:	e043      	b.n	8008f4c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	015a      	lsls	r2, r3, #5
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	4413      	add	r3, r2
 8008ecc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ed6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008eda:	d118      	bne.n	8008f0e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d10a      	bne.n	8008ef8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	015a      	lsls	r2, r3, #5
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	4413      	add	r3, r2
 8008eea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eee:	461a      	mov	r2, r3
 8008ef0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008ef4:	6013      	str	r3, [r2, #0]
 8008ef6:	e013      	b.n	8008f20 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	015a      	lsls	r2, r3, #5
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	4413      	add	r3, r2
 8008f00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f04:	461a      	mov	r2, r3
 8008f06:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008f0a:	6013      	str	r3, [r2, #0]
 8008f0c:	e008      	b.n	8008f20 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	015a      	lsls	r2, r3, #5
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	4413      	add	r3, r2
 8008f16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	015a      	lsls	r2, r3, #5
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	4413      	add	r3, r2
 8008f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	2300      	movs	r3, #0
 8008f30:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	015a      	lsls	r2, r3, #5
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	4413      	add	r3, r2
 8008f3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f3e:	461a      	mov	r2, r3
 8008f40:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008f44:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	3301      	adds	r3, #1
 8008f4a:	613b      	str	r3, [r7, #16]
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f4e:	693a      	ldr	r2, [r7, #16]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d3b7      	bcc.n	8008ec4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f5a:	691b      	ldr	r3, [r3, #16]
 8008f5c:	68fa      	ldr	r2, [r7, #12]
 8008f5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f66:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008f74:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d105      	bne.n	8008f88 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	699b      	ldr	r3, [r3, #24]
 8008f80:	f043 0210 	orr.w	r2, r3, #16
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	699a      	ldr	r2, [r3, #24]
 8008f8c:	4b0f      	ldr	r3, [pc, #60]	; (8008fcc <USB_DevInit+0x2c4>)
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d005      	beq.n	8008fa6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	f043 0208 	orr.w	r2, r3, #8
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008fa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fa8:	2b01      	cmp	r3, #1
 8008faa:	d107      	bne.n	8008fbc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	699b      	ldr	r3, [r3, #24]
 8008fb0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008fb4:	f043 0304 	orr.w	r3, r3, #4
 8008fb8:	687a      	ldr	r2, [r7, #4]
 8008fba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008fbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3718      	adds	r7, #24
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008fc8:	b004      	add	sp, #16
 8008fca:	4770      	bx	lr
 8008fcc:	803c3800 	.word	0x803c3800

08008fd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b085      	sub	sp, #20
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	3301      	adds	r3, #1
 8008fe2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	4a13      	ldr	r2, [pc, #76]	; (8009034 <USB_FlushTxFifo+0x64>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d901      	bls.n	8008ff0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008fec:	2303      	movs	r3, #3
 8008fee:	e01b      	b.n	8009028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	691b      	ldr	r3, [r3, #16]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	daf2      	bge.n	8008fde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	019b      	lsls	r3, r3, #6
 8009000:	f043 0220 	orr.w	r2, r3, #32
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	3301      	adds	r3, #1
 800900c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	4a08      	ldr	r2, [pc, #32]	; (8009034 <USB_FlushTxFifo+0x64>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d901      	bls.n	800901a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009016:	2303      	movs	r3, #3
 8009018:	e006      	b.n	8009028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	691b      	ldr	r3, [r3, #16]
 800901e:	f003 0320 	and.w	r3, r3, #32
 8009022:	2b20      	cmp	r3, #32
 8009024:	d0f0      	beq.n	8009008 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009026:	2300      	movs	r3, #0
}
 8009028:	4618      	mov	r0, r3
 800902a:	3714      	adds	r7, #20
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr
 8009034:	00030d40 	.word	0x00030d40

08009038 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009038:	b480      	push	{r7}
 800903a:	b085      	sub	sp, #20
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009040:	2300      	movs	r3, #0
 8009042:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	3301      	adds	r3, #1
 8009048:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	4a11      	ldr	r2, [pc, #68]	; (8009094 <USB_FlushRxFifo+0x5c>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d901      	bls.n	8009056 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009052:	2303      	movs	r3, #3
 8009054:	e018      	b.n	8009088 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	2b00      	cmp	r3, #0
 800905c:	daf2      	bge.n	8009044 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800905e:	2300      	movs	r3, #0
 8009060:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2210      	movs	r2, #16
 8009066:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	3301      	adds	r3, #1
 800906c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	4a08      	ldr	r2, [pc, #32]	; (8009094 <USB_FlushRxFifo+0x5c>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d901      	bls.n	800907a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009076:	2303      	movs	r3, #3
 8009078:	e006      	b.n	8009088 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	f003 0310 	and.w	r3, r3, #16
 8009082:	2b10      	cmp	r3, #16
 8009084:	d0f0      	beq.n	8009068 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3714      	adds	r7, #20
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr
 8009094:	00030d40 	.word	0x00030d40

08009098 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009098:	b480      	push	{r7}
 800909a:	b085      	sub	sp, #20
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	460b      	mov	r3, r1
 80090a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	78fb      	ldrb	r3, [r7, #3]
 80090b2:	68f9      	ldr	r1, [r7, #12]
 80090b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80090b8:	4313      	orrs	r3, r2
 80090ba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3714      	adds	r7, #20
 80090c2:	46bd      	mov	sp, r7
 80090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c8:	4770      	bx	lr

080090ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80090ca:	b480      	push	{r7}
 80090cc:	b085      	sub	sp, #20
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	68fa      	ldr	r2, [r7, #12]
 80090e0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80090e4:	f023 0303 	bic.w	r3, r3, #3
 80090e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090f8:	f043 0302 	orr.w	r3, r3, #2
 80090fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80090fe:	2300      	movs	r3, #0
}
 8009100:	4618      	mov	r0, r3
 8009102:	3714      	adds	r7, #20
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	695b      	ldr	r3, [r3, #20]
 8009118:	f003 0301 	and.w	r3, r3, #1
}
 800911c:	4618      	mov	r0, r3
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	4770      	bx	lr

08009128 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009128:	b480      	push	{r7}
 800912a:	b085      	sub	sp, #20
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009130:	2300      	movs	r3, #0
 8009132:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	3301      	adds	r3, #1
 8009138:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	4a13      	ldr	r2, [pc, #76]	; (800918c <USB_CoreReset+0x64>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d901      	bls.n	8009146 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009142:	2303      	movs	r3, #3
 8009144:	e01b      	b.n	800917e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	691b      	ldr	r3, [r3, #16]
 800914a:	2b00      	cmp	r3, #0
 800914c:	daf2      	bge.n	8009134 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800914e:	2300      	movs	r3, #0
 8009150:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	f043 0201 	orr.w	r2, r3, #1
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	3301      	adds	r3, #1
 8009162:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	4a09      	ldr	r2, [pc, #36]	; (800918c <USB_CoreReset+0x64>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d901      	bls.n	8009170 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800916c:	2303      	movs	r3, #3
 800916e:	e006      	b.n	800917e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	f003 0301 	and.w	r3, r3, #1
 8009178:	2b01      	cmp	r3, #1
 800917a:	d0f0      	beq.n	800915e <USB_CoreReset+0x36>

  return HAL_OK;
 800917c:	2300      	movs	r3, #0
}
 800917e:	4618      	mov	r0, r3
 8009180:	3714      	adds	r7, #20
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	00030d40 	.word	0x00030d40

08009190 <__NVIC_SetPriority>:
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
 8009196:	4603      	mov	r3, r0
 8009198:	6039      	str	r1, [r7, #0]
 800919a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800919c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	db0a      	blt.n	80091ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	b2da      	uxtb	r2, r3
 80091a8:	490c      	ldr	r1, [pc, #48]	; (80091dc <__NVIC_SetPriority+0x4c>)
 80091aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091ae:	0112      	lsls	r2, r2, #4
 80091b0:	b2d2      	uxtb	r2, r2
 80091b2:	440b      	add	r3, r1
 80091b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80091b8:	e00a      	b.n	80091d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	b2da      	uxtb	r2, r3
 80091be:	4908      	ldr	r1, [pc, #32]	; (80091e0 <__NVIC_SetPriority+0x50>)
 80091c0:	79fb      	ldrb	r3, [r7, #7]
 80091c2:	f003 030f 	and.w	r3, r3, #15
 80091c6:	3b04      	subs	r3, #4
 80091c8:	0112      	lsls	r2, r2, #4
 80091ca:	b2d2      	uxtb	r2, r2
 80091cc:	440b      	add	r3, r1
 80091ce:	761a      	strb	r2, [r3, #24]
}
 80091d0:	bf00      	nop
 80091d2:	370c      	adds	r7, #12
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr
 80091dc:	e000e100 	.word	0xe000e100
 80091e0:	e000ed00 	.word	0xe000ed00

080091e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80091e4:	b580      	push	{r7, lr}
 80091e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80091e8:	4b05      	ldr	r3, [pc, #20]	; (8009200 <SysTick_Handler+0x1c>)
 80091ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80091ec:	f002 f85a 	bl	800b2a4 <xTaskGetSchedulerState>
 80091f0:	4603      	mov	r3, r0
 80091f2:	2b01      	cmp	r3, #1
 80091f4:	d001      	beq.n	80091fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80091f6:	f002 ff3f 	bl	800c078 <xPortSysTickHandler>
  }
}
 80091fa:	bf00      	nop
 80091fc:	bd80      	pop	{r7, pc}
 80091fe:	bf00      	nop
 8009200:	e000e010 	.word	0xe000e010

08009204 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009204:	b580      	push	{r7, lr}
 8009206:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009208:	2100      	movs	r1, #0
 800920a:	f06f 0004 	mvn.w	r0, #4
 800920e:	f7ff ffbf 	bl	8009190 <__NVIC_SetPriority>
#endif
}
 8009212:	bf00      	nop
 8009214:	bd80      	pop	{r7, pc}
	...

08009218 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009218:	b480      	push	{r7}
 800921a:	b083      	sub	sp, #12
 800921c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800921e:	f3ef 8305 	mrs	r3, IPSR
 8009222:	603b      	str	r3, [r7, #0]
  return(result);
 8009224:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009226:	2b00      	cmp	r3, #0
 8009228:	d003      	beq.n	8009232 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800922a:	f06f 0305 	mvn.w	r3, #5
 800922e:	607b      	str	r3, [r7, #4]
 8009230:	e00c      	b.n	800924c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009232:	4b0a      	ldr	r3, [pc, #40]	; (800925c <osKernelInitialize+0x44>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d105      	bne.n	8009246 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800923a:	4b08      	ldr	r3, [pc, #32]	; (800925c <osKernelInitialize+0x44>)
 800923c:	2201      	movs	r2, #1
 800923e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009240:	2300      	movs	r3, #0
 8009242:	607b      	str	r3, [r7, #4]
 8009244:	e002      	b.n	800924c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009246:	f04f 33ff 	mov.w	r3, #4294967295
 800924a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800924c:	687b      	ldr	r3, [r7, #4]
}
 800924e:	4618      	mov	r0, r3
 8009250:	370c      	adds	r7, #12
 8009252:	46bd      	mov	sp, r7
 8009254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009258:	4770      	bx	lr
 800925a:	bf00      	nop
 800925c:	20000e10 	.word	0x20000e10

08009260 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009260:	b580      	push	{r7, lr}
 8009262:	b082      	sub	sp, #8
 8009264:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009266:	f3ef 8305 	mrs	r3, IPSR
 800926a:	603b      	str	r3, [r7, #0]
  return(result);
 800926c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800926e:	2b00      	cmp	r3, #0
 8009270:	d003      	beq.n	800927a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009272:	f06f 0305 	mvn.w	r3, #5
 8009276:	607b      	str	r3, [r7, #4]
 8009278:	e010      	b.n	800929c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800927a:	4b0b      	ldr	r3, [pc, #44]	; (80092a8 <osKernelStart+0x48>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2b01      	cmp	r3, #1
 8009280:	d109      	bne.n	8009296 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009282:	f7ff ffbf 	bl	8009204 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009286:	4b08      	ldr	r3, [pc, #32]	; (80092a8 <osKernelStart+0x48>)
 8009288:	2202      	movs	r2, #2
 800928a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800928c:	f001 fb9e 	bl	800a9cc <vTaskStartScheduler>
      stat = osOK;
 8009290:	2300      	movs	r3, #0
 8009292:	607b      	str	r3, [r7, #4]
 8009294:	e002      	b.n	800929c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009296:	f04f 33ff 	mov.w	r3, #4294967295
 800929a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800929c:	687b      	ldr	r3, [r7, #4]
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3708      	adds	r7, #8
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	20000e10 	.word	0x20000e10

080092ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b08e      	sub	sp, #56	; 0x38
 80092b0:	af04      	add	r7, sp, #16
 80092b2:	60f8      	str	r0, [r7, #12]
 80092b4:	60b9      	str	r1, [r7, #8]
 80092b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80092b8:	2300      	movs	r3, #0
 80092ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092bc:	f3ef 8305 	mrs	r3, IPSR
 80092c0:	617b      	str	r3, [r7, #20]
  return(result);
 80092c2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d17e      	bne.n	80093c6 <osThreadNew+0x11a>
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d07b      	beq.n	80093c6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80092ce:	2380      	movs	r3, #128	; 0x80
 80092d0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80092d2:	2318      	movs	r3, #24
 80092d4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80092d6:	2300      	movs	r3, #0
 80092d8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80092da:	f04f 33ff 	mov.w	r3, #4294967295
 80092de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d045      	beq.n	8009372 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d002      	beq.n	80092f4 <osThreadNew+0x48>
        name = attr->name;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	699b      	ldr	r3, [r3, #24]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d002      	beq.n	8009302 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	699b      	ldr	r3, [r3, #24]
 8009300:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009302:	69fb      	ldr	r3, [r7, #28]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d008      	beq.n	800931a <osThreadNew+0x6e>
 8009308:	69fb      	ldr	r3, [r7, #28]
 800930a:	2b38      	cmp	r3, #56	; 0x38
 800930c:	d805      	bhi.n	800931a <osThreadNew+0x6e>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	685b      	ldr	r3, [r3, #4]
 8009312:	f003 0301 	and.w	r3, r3, #1
 8009316:	2b00      	cmp	r3, #0
 8009318:	d001      	beq.n	800931e <osThreadNew+0x72>
        return (NULL);
 800931a:	2300      	movs	r3, #0
 800931c:	e054      	b.n	80093c8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	695b      	ldr	r3, [r3, #20]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d003      	beq.n	800932e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	695b      	ldr	r3, [r3, #20]
 800932a:	089b      	lsrs	r3, r3, #2
 800932c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	689b      	ldr	r3, [r3, #8]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d00e      	beq.n	8009354 <osThreadNew+0xa8>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	2bbb      	cmp	r3, #187	; 0xbb
 800933c:	d90a      	bls.n	8009354 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009342:	2b00      	cmp	r3, #0
 8009344:	d006      	beq.n	8009354 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	695b      	ldr	r3, [r3, #20]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d002      	beq.n	8009354 <osThreadNew+0xa8>
        mem = 1;
 800934e:	2301      	movs	r3, #1
 8009350:	61bb      	str	r3, [r7, #24]
 8009352:	e010      	b.n	8009376 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	689b      	ldr	r3, [r3, #8]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d10c      	bne.n	8009376 <osThreadNew+0xca>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d108      	bne.n	8009376 <osThreadNew+0xca>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d104      	bne.n	8009376 <osThreadNew+0xca>
          mem = 0;
 800936c:	2300      	movs	r3, #0
 800936e:	61bb      	str	r3, [r7, #24]
 8009370:	e001      	b.n	8009376 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009372:	2300      	movs	r3, #0
 8009374:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	2b01      	cmp	r3, #1
 800937a:	d110      	bne.n	800939e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009384:	9202      	str	r2, [sp, #8]
 8009386:	9301      	str	r3, [sp, #4]
 8009388:	69fb      	ldr	r3, [r7, #28]
 800938a:	9300      	str	r3, [sp, #0]
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	6a3a      	ldr	r2, [r7, #32]
 8009390:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009392:	68f8      	ldr	r0, [r7, #12]
 8009394:	f001 f92e 	bl	800a5f4 <xTaskCreateStatic>
 8009398:	4603      	mov	r3, r0
 800939a:	613b      	str	r3, [r7, #16]
 800939c:	e013      	b.n	80093c6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800939e:	69bb      	ldr	r3, [r7, #24]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d110      	bne.n	80093c6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80093a4:	6a3b      	ldr	r3, [r7, #32]
 80093a6:	b29a      	uxth	r2, r3
 80093a8:	f107 0310 	add.w	r3, r7, #16
 80093ac:	9301      	str	r3, [sp, #4]
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	9300      	str	r3, [sp, #0]
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f001 f979 	bl	800a6ae <xTaskCreate>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d001      	beq.n	80093c6 <osThreadNew+0x11a>
            hTask = NULL;
 80093c2:	2300      	movs	r3, #0
 80093c4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80093c6:	693b      	ldr	r3, [r7, #16]
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3728      	adds	r7, #40	; 0x28
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b084      	sub	sp, #16
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093d8:	f3ef 8305 	mrs	r3, IPSR
 80093dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80093de:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d003      	beq.n	80093ec <osDelay+0x1c>
    stat = osErrorISR;
 80093e4:	f06f 0305 	mvn.w	r3, #5
 80093e8:	60fb      	str	r3, [r7, #12]
 80093ea:	e007      	b.n	80093fc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80093ec:	2300      	movs	r3, #0
 80093ee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d002      	beq.n	80093fc <osDelay+0x2c>
      vTaskDelay(ticks);
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f001 fab4 	bl	800a964 <vTaskDelay>
    }
  }

  return (stat);
 80093fc:	68fb      	ldr	r3, [r7, #12]
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}

08009406 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8009406:	b580      	push	{r7, lr}
 8009408:	b088      	sub	sp, #32
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800940e:	2300      	movs	r3, #0
 8009410:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009412:	f3ef 8305 	mrs	r3, IPSR
 8009416:	60bb      	str	r3, [r7, #8]
  return(result);
 8009418:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800941a:	2b00      	cmp	r3, #0
 800941c:	d174      	bne.n	8009508 <osMutexNew+0x102>
    if (attr != NULL) {
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d003      	beq.n	800942c <osMutexNew+0x26>
      type = attr->attr_bits;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	61bb      	str	r3, [r7, #24]
 800942a:	e001      	b.n	8009430 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800942c:	2300      	movs	r3, #0
 800942e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8009430:	69bb      	ldr	r3, [r7, #24]
 8009432:	f003 0301 	and.w	r3, r3, #1
 8009436:	2b00      	cmp	r3, #0
 8009438:	d002      	beq.n	8009440 <osMutexNew+0x3a>
      rmtx = 1U;
 800943a:	2301      	movs	r3, #1
 800943c:	617b      	str	r3, [r7, #20]
 800943e:	e001      	b.n	8009444 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8009440:	2300      	movs	r3, #0
 8009442:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	f003 0308 	and.w	r3, r3, #8
 800944a:	2b00      	cmp	r3, #0
 800944c:	d15c      	bne.n	8009508 <osMutexNew+0x102>
      mem = -1;
 800944e:	f04f 33ff 	mov.w	r3, #4294967295
 8009452:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d015      	beq.n	8009486 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	689b      	ldr	r3, [r3, #8]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d006      	beq.n	8009470 <osMutexNew+0x6a>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	68db      	ldr	r3, [r3, #12]
 8009466:	2b4f      	cmp	r3, #79	; 0x4f
 8009468:	d902      	bls.n	8009470 <osMutexNew+0x6a>
          mem = 1;
 800946a:	2301      	movs	r3, #1
 800946c:	613b      	str	r3, [r7, #16]
 800946e:	e00c      	b.n	800948a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d108      	bne.n	800948a <osMutexNew+0x84>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d104      	bne.n	800948a <osMutexNew+0x84>
            mem = 0;
 8009480:	2300      	movs	r3, #0
 8009482:	613b      	str	r3, [r7, #16]
 8009484:	e001      	b.n	800948a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8009486:	2300      	movs	r3, #0
 8009488:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	2b01      	cmp	r3, #1
 800948e:	d112      	bne.n	80094b6 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d007      	beq.n	80094a6 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	4619      	mov	r1, r3
 800949c:	2004      	movs	r0, #4
 800949e:	f000 fb18 	bl	8009ad2 <xQueueCreateMutexStatic>
 80094a2:	61f8      	str	r0, [r7, #28]
 80094a4:	e016      	b.n	80094d4 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	4619      	mov	r1, r3
 80094ac:	2001      	movs	r0, #1
 80094ae:	f000 fb10 	bl	8009ad2 <xQueueCreateMutexStatic>
 80094b2:	61f8      	str	r0, [r7, #28]
 80094b4:	e00e      	b.n	80094d4 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d10b      	bne.n	80094d4 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d004      	beq.n	80094cc <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80094c2:	2004      	movs	r0, #4
 80094c4:	f000 faed 	bl	8009aa2 <xQueueCreateMutex>
 80094c8:	61f8      	str	r0, [r7, #28]
 80094ca:	e003      	b.n	80094d4 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80094cc:	2001      	movs	r0, #1
 80094ce:	f000 fae8 	bl	8009aa2 <xQueueCreateMutex>
 80094d2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d00c      	beq.n	80094f4 <osMutexNew+0xee>
        if (attr != NULL) {
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d003      	beq.n	80094e8 <osMutexNew+0xe2>
          name = attr->name;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	60fb      	str	r3, [r7, #12]
 80094e6:	e001      	b.n	80094ec <osMutexNew+0xe6>
        } else {
          name = NULL;
 80094e8:	2300      	movs	r3, #0
 80094ea:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80094ec:	68f9      	ldr	r1, [r7, #12]
 80094ee:	69f8      	ldr	r0, [r7, #28]
 80094f0:	f001 f822 	bl	800a538 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d006      	beq.n	8009508 <osMutexNew+0x102>
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d003      	beq.n	8009508 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	f043 0301 	orr.w	r3, r3, #1
 8009506:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8009508:	69fb      	ldr	r3, [r7, #28]
}
 800950a:	4618      	mov	r0, r3
 800950c:	3720      	adds	r7, #32
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8009512:	b580      	push	{r7, lr}
 8009514:	b086      	sub	sp, #24
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
 800951a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f023 0301 	bic.w	r3, r3, #1
 8009522:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f003 0301 	and.w	r3, r3, #1
 800952a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800952c:	2300      	movs	r3, #0
 800952e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009530:	f3ef 8305 	mrs	r3, IPSR
 8009534:	60bb      	str	r3, [r7, #8]
  return(result);
 8009536:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8009538:	2b00      	cmp	r3, #0
 800953a:	d003      	beq.n	8009544 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800953c:	f06f 0305 	mvn.w	r3, #5
 8009540:	617b      	str	r3, [r7, #20]
 8009542:	e02c      	b.n	800959e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8009544:	693b      	ldr	r3, [r7, #16]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d103      	bne.n	8009552 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800954a:	f06f 0303 	mvn.w	r3, #3
 800954e:	617b      	str	r3, [r7, #20]
 8009550:	e025      	b.n	800959e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d011      	beq.n	800957c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8009558:	6839      	ldr	r1, [r7, #0]
 800955a:	6938      	ldr	r0, [r7, #16]
 800955c:	f000 fb08 	bl	8009b70 <xQueueTakeMutexRecursive>
 8009560:	4603      	mov	r3, r0
 8009562:	2b01      	cmp	r3, #1
 8009564:	d01b      	beq.n	800959e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d003      	beq.n	8009574 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800956c:	f06f 0301 	mvn.w	r3, #1
 8009570:	617b      	str	r3, [r7, #20]
 8009572:	e014      	b.n	800959e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009574:	f06f 0302 	mvn.w	r3, #2
 8009578:	617b      	str	r3, [r7, #20]
 800957a:	e010      	b.n	800959e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800957c:	6839      	ldr	r1, [r7, #0]
 800957e:	6938      	ldr	r0, [r7, #16]
 8009580:	f000 fda6 	bl	800a0d0 <xQueueSemaphoreTake>
 8009584:	4603      	mov	r3, r0
 8009586:	2b01      	cmp	r3, #1
 8009588:	d009      	beq.n	800959e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d003      	beq.n	8009598 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8009590:	f06f 0301 	mvn.w	r3, #1
 8009594:	617b      	str	r3, [r7, #20]
 8009596:	e002      	b.n	800959e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009598:	f06f 0302 	mvn.w	r3, #2
 800959c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800959e:	697b      	ldr	r3, [r7, #20]
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3718      	adds	r7, #24
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b086      	sub	sp, #24
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f023 0301 	bic.w	r3, r3, #1
 80095b6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f003 0301 	and.w	r3, r3, #1
 80095be:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80095c0:	2300      	movs	r3, #0
 80095c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095c4:	f3ef 8305 	mrs	r3, IPSR
 80095c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80095ca:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d003      	beq.n	80095d8 <osMutexRelease+0x30>
    stat = osErrorISR;
 80095d0:	f06f 0305 	mvn.w	r3, #5
 80095d4:	617b      	str	r3, [r7, #20]
 80095d6:	e01f      	b.n	8009618 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d103      	bne.n	80095e6 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80095de:	f06f 0303 	mvn.w	r3, #3
 80095e2:	617b      	str	r3, [r7, #20]
 80095e4:	e018      	b.n	8009618 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d009      	beq.n	8009600 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80095ec:	6938      	ldr	r0, [r7, #16]
 80095ee:	f000 fa8b 	bl	8009b08 <xQueueGiveMutexRecursive>
 80095f2:	4603      	mov	r3, r0
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	d00f      	beq.n	8009618 <osMutexRelease+0x70>
        stat = osErrorResource;
 80095f8:	f06f 0302 	mvn.w	r3, #2
 80095fc:	617b      	str	r3, [r7, #20]
 80095fe:	e00b      	b.n	8009618 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8009600:	2300      	movs	r3, #0
 8009602:	2200      	movs	r2, #0
 8009604:	2100      	movs	r1, #0
 8009606:	6938      	ldr	r0, [r7, #16]
 8009608:	f000 fae8 	bl	8009bdc <xQueueGenericSend>
 800960c:	4603      	mov	r3, r0
 800960e:	2b01      	cmp	r3, #1
 8009610:	d002      	beq.n	8009618 <osMutexRelease+0x70>
        stat = osErrorResource;
 8009612:	f06f 0302 	mvn.w	r3, #2
 8009616:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009618:	697b      	ldr	r3, [r7, #20]
}
 800961a:	4618      	mov	r0, r3
 800961c:	3718      	adds	r7, #24
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
	...

08009624 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009624:	b480      	push	{r7}
 8009626:	b085      	sub	sp, #20
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	4a07      	ldr	r2, [pc, #28]	; (8009650 <vApplicationGetIdleTaskMemory+0x2c>)
 8009634:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	4a06      	ldr	r2, [pc, #24]	; (8009654 <vApplicationGetIdleTaskMemory+0x30>)
 800963a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2280      	movs	r2, #128	; 0x80
 8009640:	601a      	str	r2, [r3, #0]
}
 8009642:	bf00      	nop
 8009644:	3714      	adds	r7, #20
 8009646:	46bd      	mov	sp, r7
 8009648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964c:	4770      	bx	lr
 800964e:	bf00      	nop
 8009650:	20000e14 	.word	0x20000e14
 8009654:	20000ed0 	.word	0x20000ed0

08009658 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009658:	b480      	push	{r7}
 800965a:	b085      	sub	sp, #20
 800965c:	af00      	add	r7, sp, #0
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	4a07      	ldr	r2, [pc, #28]	; (8009684 <vApplicationGetTimerTaskMemory+0x2c>)
 8009668:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	4a06      	ldr	r2, [pc, #24]	; (8009688 <vApplicationGetTimerTaskMemory+0x30>)
 800966e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009676:	601a      	str	r2, [r3, #0]
}
 8009678:	bf00      	nop
 800967a:	3714      	adds	r7, #20
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr
 8009684:	200010d0 	.word	0x200010d0
 8009688:	2000118c 	.word	0x2000118c

0800968c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f103 0208 	add.w	r2, r3, #8
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f04f 32ff 	mov.w	r2, #4294967295
 80096a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f103 0208 	add.w	r2, r3, #8
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f103 0208 	add.w	r2, r3, #8
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80096c0:	bf00      	nop
 80096c2:	370c      	adds	r7, #12
 80096c4:	46bd      	mov	sp, r7
 80096c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ca:	4770      	bx	lr

080096cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80096cc:	b480      	push	{r7}
 80096ce:	b083      	sub	sp, #12
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2200      	movs	r2, #0
 80096d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80096da:	bf00      	nop
 80096dc:	370c      	adds	r7, #12
 80096de:	46bd      	mov	sp, r7
 80096e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e4:	4770      	bx	lr

080096e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80096e6:	b480      	push	{r7}
 80096e8:	b085      	sub	sp, #20
 80096ea:	af00      	add	r7, sp, #0
 80096ec:	6078      	str	r0, [r7, #4]
 80096ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	68fa      	ldr	r2, [r7, #12]
 80096fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	689a      	ldr	r2, [r3, #8]
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	689b      	ldr	r3, [r3, #8]
 8009708:	683a      	ldr	r2, [r7, #0]
 800970a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	683a      	ldr	r2, [r7, #0]
 8009710:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	1c5a      	adds	r2, r3, #1
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	601a      	str	r2, [r3, #0]
}
 8009722:	bf00      	nop
 8009724:	3714      	adds	r7, #20
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr

0800972e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800972e:	b480      	push	{r7}
 8009730:	b085      	sub	sp, #20
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
 8009736:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009744:	d103      	bne.n	800974e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	691b      	ldr	r3, [r3, #16]
 800974a:	60fb      	str	r3, [r7, #12]
 800974c:	e00c      	b.n	8009768 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	3308      	adds	r3, #8
 8009752:	60fb      	str	r3, [r7, #12]
 8009754:	e002      	b.n	800975c <vListInsert+0x2e>
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	60fb      	str	r3, [r7, #12]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	68ba      	ldr	r2, [r7, #8]
 8009764:	429a      	cmp	r2, r3
 8009766:	d2f6      	bcs.n	8009756 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	685a      	ldr	r2, [r3, #4]
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	683a      	ldr	r2, [r7, #0]
 8009776:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	68fa      	ldr	r2, [r7, #12]
 800977c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	683a      	ldr	r2, [r7, #0]
 8009782:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	687a      	ldr	r2, [r7, #4]
 8009788:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	1c5a      	adds	r2, r3, #1
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	601a      	str	r2, [r3, #0]
}
 8009794:	bf00      	nop
 8009796:	3714      	adds	r7, #20
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr

080097a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80097a0:	b480      	push	{r7}
 80097a2:	b085      	sub	sp, #20
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	691b      	ldr	r3, [r3, #16]
 80097ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	6892      	ldr	r2, [r2, #8]
 80097b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	687a      	ldr	r2, [r7, #4]
 80097be:	6852      	ldr	r2, [r2, #4]
 80097c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	687a      	ldr	r2, [r7, #4]
 80097c8:	429a      	cmp	r2, r3
 80097ca:	d103      	bne.n	80097d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	689a      	ldr	r2, [r3, #8]
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	1e5a      	subs	r2, r3, #1
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3714      	adds	r7, #20
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr

080097f4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d10a      	bne.n	800981e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800980c:	f383 8811 	msr	BASEPRI, r3
 8009810:	f3bf 8f6f 	isb	sy
 8009814:	f3bf 8f4f 	dsb	sy
 8009818:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800981a:	bf00      	nop
 800981c:	e7fe      	b.n	800981c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800981e:	f002 fb99 	bl	800bf54 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800982a:	68f9      	ldr	r1, [r7, #12]
 800982c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800982e:	fb01 f303 	mul.w	r3, r1, r3
 8009832:	441a      	add	r2, r3
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2200      	movs	r2, #0
 800983c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681a      	ldr	r2, [r3, #0]
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800984e:	3b01      	subs	r3, #1
 8009850:	68f9      	ldr	r1, [r7, #12]
 8009852:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009854:	fb01 f303 	mul.w	r3, r1, r3
 8009858:	441a      	add	r2, r3
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	22ff      	movs	r2, #255	; 0xff
 8009862:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	22ff      	movs	r2, #255	; 0xff
 800986a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d114      	bne.n	800989e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d01a      	beq.n	80098b2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	3310      	adds	r3, #16
 8009880:	4618      	mov	r0, r3
 8009882:	f001 fb3d 	bl	800af00 <xTaskRemoveFromEventList>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d012      	beq.n	80098b2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800988c:	4b0c      	ldr	r3, [pc, #48]	; (80098c0 <xQueueGenericReset+0xcc>)
 800988e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009892:	601a      	str	r2, [r3, #0]
 8009894:	f3bf 8f4f 	dsb	sy
 8009898:	f3bf 8f6f 	isb	sy
 800989c:	e009      	b.n	80098b2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	3310      	adds	r3, #16
 80098a2:	4618      	mov	r0, r3
 80098a4:	f7ff fef2 	bl	800968c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	3324      	adds	r3, #36	; 0x24
 80098ac:	4618      	mov	r0, r3
 80098ae:	f7ff feed 	bl	800968c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80098b2:	f002 fb7f 	bl	800bfb4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80098b6:	2301      	movs	r3, #1
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3710      	adds	r7, #16
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}
 80098c0:	e000ed04 	.word	0xe000ed04

080098c4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b08e      	sub	sp, #56	; 0x38
 80098c8:	af02      	add	r7, sp, #8
 80098ca:	60f8      	str	r0, [r7, #12]
 80098cc:	60b9      	str	r1, [r7, #8]
 80098ce:	607a      	str	r2, [r7, #4]
 80098d0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d10a      	bne.n	80098ee <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80098d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098dc:	f383 8811 	msr	BASEPRI, r3
 80098e0:	f3bf 8f6f 	isb	sy
 80098e4:	f3bf 8f4f 	dsb	sy
 80098e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80098ea:	bf00      	nop
 80098ec:	e7fe      	b.n	80098ec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d10a      	bne.n	800990a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80098f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098f8:	f383 8811 	msr	BASEPRI, r3
 80098fc:	f3bf 8f6f 	isb	sy
 8009900:	f3bf 8f4f 	dsb	sy
 8009904:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009906:	bf00      	nop
 8009908:	e7fe      	b.n	8009908 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d002      	beq.n	8009916 <xQueueGenericCreateStatic+0x52>
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d001      	beq.n	800991a <xQueueGenericCreateStatic+0x56>
 8009916:	2301      	movs	r3, #1
 8009918:	e000      	b.n	800991c <xQueueGenericCreateStatic+0x58>
 800991a:	2300      	movs	r3, #0
 800991c:	2b00      	cmp	r3, #0
 800991e:	d10a      	bne.n	8009936 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009924:	f383 8811 	msr	BASEPRI, r3
 8009928:	f3bf 8f6f 	isb	sy
 800992c:	f3bf 8f4f 	dsb	sy
 8009930:	623b      	str	r3, [r7, #32]
}
 8009932:	bf00      	nop
 8009934:	e7fe      	b.n	8009934 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d102      	bne.n	8009942 <xQueueGenericCreateStatic+0x7e>
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d101      	bne.n	8009946 <xQueueGenericCreateStatic+0x82>
 8009942:	2301      	movs	r3, #1
 8009944:	e000      	b.n	8009948 <xQueueGenericCreateStatic+0x84>
 8009946:	2300      	movs	r3, #0
 8009948:	2b00      	cmp	r3, #0
 800994a:	d10a      	bne.n	8009962 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800994c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009950:	f383 8811 	msr	BASEPRI, r3
 8009954:	f3bf 8f6f 	isb	sy
 8009958:	f3bf 8f4f 	dsb	sy
 800995c:	61fb      	str	r3, [r7, #28]
}
 800995e:	bf00      	nop
 8009960:	e7fe      	b.n	8009960 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009962:	2350      	movs	r3, #80	; 0x50
 8009964:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	2b50      	cmp	r3, #80	; 0x50
 800996a:	d00a      	beq.n	8009982 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800996c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009970:	f383 8811 	msr	BASEPRI, r3
 8009974:	f3bf 8f6f 	isb	sy
 8009978:	f3bf 8f4f 	dsb	sy
 800997c:	61bb      	str	r3, [r7, #24]
}
 800997e:	bf00      	nop
 8009980:	e7fe      	b.n	8009980 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009982:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800998a:	2b00      	cmp	r3, #0
 800998c:	d00d      	beq.n	80099aa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800998e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009990:	2201      	movs	r2, #1
 8009992:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009996:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800999a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800999c:	9300      	str	r3, [sp, #0]
 800999e:	4613      	mov	r3, r2
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	68b9      	ldr	r1, [r7, #8]
 80099a4:	68f8      	ldr	r0, [r7, #12]
 80099a6:	f000 f83f 	bl	8009a28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80099aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3730      	adds	r7, #48	; 0x30
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b08a      	sub	sp, #40	; 0x28
 80099b8:	af02      	add	r7, sp, #8
 80099ba:	60f8      	str	r0, [r7, #12]
 80099bc:	60b9      	str	r1, [r7, #8]
 80099be:	4613      	mov	r3, r2
 80099c0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d10a      	bne.n	80099de <xQueueGenericCreate+0x2a>
	__asm volatile
 80099c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099cc:	f383 8811 	msr	BASEPRI, r3
 80099d0:	f3bf 8f6f 	isb	sy
 80099d4:	f3bf 8f4f 	dsb	sy
 80099d8:	613b      	str	r3, [r7, #16]
}
 80099da:	bf00      	nop
 80099dc:	e7fe      	b.n	80099dc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	68ba      	ldr	r2, [r7, #8]
 80099e2:	fb02 f303 	mul.w	r3, r2, r3
 80099e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80099e8:	69fb      	ldr	r3, [r7, #28]
 80099ea:	3350      	adds	r3, #80	; 0x50
 80099ec:	4618      	mov	r0, r3
 80099ee:	f002 fbd3 	bl	800c198 <pvPortMalloc>
 80099f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80099f4:	69bb      	ldr	r3, [r7, #24]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d011      	beq.n	8009a1e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	3350      	adds	r3, #80	; 0x50
 8009a02:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009a04:	69bb      	ldr	r3, [r7, #24]
 8009a06:	2200      	movs	r2, #0
 8009a08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009a0c:	79fa      	ldrb	r2, [r7, #7]
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	9300      	str	r3, [sp, #0]
 8009a12:	4613      	mov	r3, r2
 8009a14:	697a      	ldr	r2, [r7, #20]
 8009a16:	68b9      	ldr	r1, [r7, #8]
 8009a18:	68f8      	ldr	r0, [r7, #12]
 8009a1a:	f000 f805 	bl	8009a28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009a1e:	69bb      	ldr	r3, [r7, #24]
	}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3720      	adds	r7, #32
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b084      	sub	sp, #16
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	60f8      	str	r0, [r7, #12]
 8009a30:	60b9      	str	r1, [r7, #8]
 8009a32:	607a      	str	r2, [r7, #4]
 8009a34:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d103      	bne.n	8009a44 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009a3c:	69bb      	ldr	r3, [r7, #24]
 8009a3e:	69ba      	ldr	r2, [r7, #24]
 8009a40:	601a      	str	r2, [r3, #0]
 8009a42:	e002      	b.n	8009a4a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009a4a:	69bb      	ldr	r3, [r7, #24]
 8009a4c:	68fa      	ldr	r2, [r7, #12]
 8009a4e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	68ba      	ldr	r2, [r7, #8]
 8009a54:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a56:	2101      	movs	r1, #1
 8009a58:	69b8      	ldr	r0, [r7, #24]
 8009a5a:	f7ff fecb 	bl	80097f4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009a5e:	69bb      	ldr	r3, [r7, #24]
 8009a60:	78fa      	ldrb	r2, [r7, #3]
 8009a62:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009a66:	bf00      	nop
 8009a68:	3710      	adds	r7, #16
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}

08009a6e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009a6e:	b580      	push	{r7, lr}
 8009a70:	b082      	sub	sp, #8
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00e      	beq.n	8009a9a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009a8e:	2300      	movs	r3, #0
 8009a90:	2200      	movs	r2, #0
 8009a92:	2100      	movs	r1, #0
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f000 f8a1 	bl	8009bdc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009a9a:	bf00      	nop
 8009a9c:	3708      	adds	r7, #8
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}

08009aa2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009aa2:	b580      	push	{r7, lr}
 8009aa4:	b086      	sub	sp, #24
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009aac:	2301      	movs	r3, #1
 8009aae:	617b      	str	r3, [r7, #20]
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009ab4:	79fb      	ldrb	r3, [r7, #7]
 8009ab6:	461a      	mov	r2, r3
 8009ab8:	6939      	ldr	r1, [r7, #16]
 8009aba:	6978      	ldr	r0, [r7, #20]
 8009abc:	f7ff ff7a 	bl	80099b4 <xQueueGenericCreate>
 8009ac0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009ac2:	68f8      	ldr	r0, [r7, #12]
 8009ac4:	f7ff ffd3 	bl	8009a6e <prvInitialiseMutex>

		return xNewQueue;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
	}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3718      	adds	r7, #24
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}

08009ad2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009ad2:	b580      	push	{r7, lr}
 8009ad4:	b088      	sub	sp, #32
 8009ad6:	af02      	add	r7, sp, #8
 8009ad8:	4603      	mov	r3, r0
 8009ada:	6039      	str	r1, [r7, #0]
 8009adc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	617b      	str	r3, [r7, #20]
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009ae6:	79fb      	ldrb	r3, [r7, #7]
 8009ae8:	9300      	str	r3, [sp, #0]
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	2200      	movs	r2, #0
 8009aee:	6939      	ldr	r1, [r7, #16]
 8009af0:	6978      	ldr	r0, [r7, #20]
 8009af2:	f7ff fee7 	bl	80098c4 <xQueueGenericCreateStatic>
 8009af6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009af8:	68f8      	ldr	r0, [r7, #12]
 8009afa:	f7ff ffb8 	bl	8009a6e <prvInitialiseMutex>

		return xNewQueue;
 8009afe:	68fb      	ldr	r3, [r7, #12]
	}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3718      	adds	r7, #24
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8009b08:	b590      	push	{r4, r7, lr}
 8009b0a:	b087      	sub	sp, #28
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10a      	bne.n	8009b30 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8009b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1e:	f383 8811 	msr	BASEPRI, r3
 8009b22:	f3bf 8f6f 	isb	sy
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	60fb      	str	r3, [r7, #12]
}
 8009b2c:	bf00      	nop
 8009b2e:	e7fe      	b.n	8009b2e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	689c      	ldr	r4, [r3, #8]
 8009b34:	f001 fba6 	bl	800b284 <xTaskGetCurrentTaskHandle>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	429c      	cmp	r4, r3
 8009b3c:	d111      	bne.n	8009b62 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	68db      	ldr	r3, [r3, #12]
 8009b42:	1e5a      	subs	r2, r3, #1
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	68db      	ldr	r3, [r3, #12]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d105      	bne.n	8009b5c <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8009b50:	2300      	movs	r3, #0
 8009b52:	2200      	movs	r2, #0
 8009b54:	2100      	movs	r1, #0
 8009b56:	6938      	ldr	r0, [r7, #16]
 8009b58:	f000 f840 	bl	8009bdc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	617b      	str	r3, [r7, #20]
 8009b60:	e001      	b.n	8009b66 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8009b62:	2300      	movs	r3, #0
 8009b64:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8009b66:	697b      	ldr	r3, [r7, #20]
	}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	371c      	adds	r7, #28
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd90      	pop	{r4, r7, pc}

08009b70 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8009b70:	b590      	push	{r4, r7, lr}
 8009b72:	b087      	sub	sp, #28
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d10a      	bne.n	8009b9a <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8009b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b88:	f383 8811 	msr	BASEPRI, r3
 8009b8c:	f3bf 8f6f 	isb	sy
 8009b90:	f3bf 8f4f 	dsb	sy
 8009b94:	60fb      	str	r3, [r7, #12]
}
 8009b96:	bf00      	nop
 8009b98:	e7fe      	b.n	8009b98 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8009b9a:	693b      	ldr	r3, [r7, #16]
 8009b9c:	689c      	ldr	r4, [r3, #8]
 8009b9e:	f001 fb71 	bl	800b284 <xTaskGetCurrentTaskHandle>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	429c      	cmp	r4, r3
 8009ba6:	d107      	bne.n	8009bb8 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	68db      	ldr	r3, [r3, #12]
 8009bac:	1c5a      	adds	r2, r3, #1
 8009bae:	693b      	ldr	r3, [r7, #16]
 8009bb0:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	617b      	str	r3, [r7, #20]
 8009bb6:	e00c      	b.n	8009bd2 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8009bb8:	6839      	ldr	r1, [r7, #0]
 8009bba:	6938      	ldr	r0, [r7, #16]
 8009bbc:	f000 fa88 	bl	800a0d0 <xQueueSemaphoreTake>
 8009bc0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d004      	beq.n	8009bd2 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	1c5a      	adds	r2, r3, #1
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8009bd2:	697b      	ldr	r3, [r7, #20]
	}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	371c      	adds	r7, #28
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd90      	pop	{r4, r7, pc}

08009bdc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b08e      	sub	sp, #56	; 0x38
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	60f8      	str	r0, [r7, #12]
 8009be4:	60b9      	str	r1, [r7, #8]
 8009be6:	607a      	str	r2, [r7, #4]
 8009be8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009bea:	2300      	movs	r3, #0
 8009bec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d10a      	bne.n	8009c0e <xQueueGenericSend+0x32>
	__asm volatile
 8009bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bfc:	f383 8811 	msr	BASEPRI, r3
 8009c00:	f3bf 8f6f 	isb	sy
 8009c04:	f3bf 8f4f 	dsb	sy
 8009c08:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009c0a:	bf00      	nop
 8009c0c:	e7fe      	b.n	8009c0c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d103      	bne.n	8009c1c <xQueueGenericSend+0x40>
 8009c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d101      	bne.n	8009c20 <xQueueGenericSend+0x44>
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	e000      	b.n	8009c22 <xQueueGenericSend+0x46>
 8009c20:	2300      	movs	r3, #0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d10a      	bne.n	8009c3c <xQueueGenericSend+0x60>
	__asm volatile
 8009c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c2a:	f383 8811 	msr	BASEPRI, r3
 8009c2e:	f3bf 8f6f 	isb	sy
 8009c32:	f3bf 8f4f 	dsb	sy
 8009c36:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009c38:	bf00      	nop
 8009c3a:	e7fe      	b.n	8009c3a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	2b02      	cmp	r3, #2
 8009c40:	d103      	bne.n	8009c4a <xQueueGenericSend+0x6e>
 8009c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d101      	bne.n	8009c4e <xQueueGenericSend+0x72>
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	e000      	b.n	8009c50 <xQueueGenericSend+0x74>
 8009c4e:	2300      	movs	r3, #0
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d10a      	bne.n	8009c6a <xQueueGenericSend+0x8e>
	__asm volatile
 8009c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c58:	f383 8811 	msr	BASEPRI, r3
 8009c5c:	f3bf 8f6f 	isb	sy
 8009c60:	f3bf 8f4f 	dsb	sy
 8009c64:	623b      	str	r3, [r7, #32]
}
 8009c66:	bf00      	nop
 8009c68:	e7fe      	b.n	8009c68 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c6a:	f001 fb1b 	bl	800b2a4 <xTaskGetSchedulerState>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d102      	bne.n	8009c7a <xQueueGenericSend+0x9e>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d101      	bne.n	8009c7e <xQueueGenericSend+0xa2>
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e000      	b.n	8009c80 <xQueueGenericSend+0xa4>
 8009c7e:	2300      	movs	r3, #0
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d10a      	bne.n	8009c9a <xQueueGenericSend+0xbe>
	__asm volatile
 8009c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c88:	f383 8811 	msr	BASEPRI, r3
 8009c8c:	f3bf 8f6f 	isb	sy
 8009c90:	f3bf 8f4f 	dsb	sy
 8009c94:	61fb      	str	r3, [r7, #28]
}
 8009c96:	bf00      	nop
 8009c98:	e7fe      	b.n	8009c98 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c9a:	f002 f95b 	bl	800bf54 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d302      	bcc.n	8009cb0 <xQueueGenericSend+0xd4>
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	2b02      	cmp	r3, #2
 8009cae:	d129      	bne.n	8009d04 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009cb0:	683a      	ldr	r2, [r7, #0]
 8009cb2:	68b9      	ldr	r1, [r7, #8]
 8009cb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009cb6:	f000 fb2f 	bl	800a318 <prvCopyDataToQueue>
 8009cba:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d010      	beq.n	8009ce6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cc6:	3324      	adds	r3, #36	; 0x24
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f001 f919 	bl	800af00 <xTaskRemoveFromEventList>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d013      	beq.n	8009cfc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009cd4:	4b3f      	ldr	r3, [pc, #252]	; (8009dd4 <xQueueGenericSend+0x1f8>)
 8009cd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cda:	601a      	str	r2, [r3, #0]
 8009cdc:	f3bf 8f4f 	dsb	sy
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	e00a      	b.n	8009cfc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d007      	beq.n	8009cfc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009cec:	4b39      	ldr	r3, [pc, #228]	; (8009dd4 <xQueueGenericSend+0x1f8>)
 8009cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cf2:	601a      	str	r2, [r3, #0]
 8009cf4:	f3bf 8f4f 	dsb	sy
 8009cf8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009cfc:	f002 f95a 	bl	800bfb4 <vPortExitCritical>
				return pdPASS;
 8009d00:	2301      	movs	r3, #1
 8009d02:	e063      	b.n	8009dcc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d103      	bne.n	8009d12 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d0a:	f002 f953 	bl	800bfb4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	e05c      	b.n	8009dcc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d106      	bne.n	8009d26 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d18:	f107 0314 	add.w	r3, r7, #20
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f001 f953 	bl	800afc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d22:	2301      	movs	r3, #1
 8009d24:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d26:	f002 f945 	bl	800bfb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d2a:	f000 febf 	bl	800aaac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009d2e:	f002 f911 	bl	800bf54 <vPortEnterCritical>
 8009d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009d38:	b25b      	sxtb	r3, r3
 8009d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d3e:	d103      	bne.n	8009d48 <xQueueGenericSend+0x16c>
 8009d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d42:	2200      	movs	r2, #0
 8009d44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d4e:	b25b      	sxtb	r3, r3
 8009d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d54:	d103      	bne.n	8009d5e <xQueueGenericSend+0x182>
 8009d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d58:	2200      	movs	r2, #0
 8009d5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009d5e:	f002 f929 	bl	800bfb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d62:	1d3a      	adds	r2, r7, #4
 8009d64:	f107 0314 	add.w	r3, r7, #20
 8009d68:	4611      	mov	r1, r2
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f001 f942 	bl	800aff4 <xTaskCheckForTimeOut>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d124      	bne.n	8009dc0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009d76:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d78:	f000 fbc6 	bl	800a508 <prvIsQueueFull>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d018      	beq.n	8009db4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d84:	3310      	adds	r3, #16
 8009d86:	687a      	ldr	r2, [r7, #4]
 8009d88:	4611      	mov	r1, r2
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f001 f868 	bl	800ae60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009d90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d92:	f000 fb51 	bl	800a438 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009d96:	f000 fe97 	bl	800aac8 <xTaskResumeAll>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	f47f af7c 	bne.w	8009c9a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009da2:	4b0c      	ldr	r3, [pc, #48]	; (8009dd4 <xQueueGenericSend+0x1f8>)
 8009da4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009da8:	601a      	str	r2, [r3, #0]
 8009daa:	f3bf 8f4f 	dsb	sy
 8009dae:	f3bf 8f6f 	isb	sy
 8009db2:	e772      	b.n	8009c9a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009db4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009db6:	f000 fb3f 	bl	800a438 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009dba:	f000 fe85 	bl	800aac8 <xTaskResumeAll>
 8009dbe:	e76c      	b.n	8009c9a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009dc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009dc2:	f000 fb39 	bl	800a438 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009dc6:	f000 fe7f 	bl	800aac8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009dca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3738      	adds	r7, #56	; 0x38
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}
 8009dd4:	e000ed04 	.word	0xe000ed04

08009dd8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b090      	sub	sp, #64	; 0x40
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
 8009de4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d10a      	bne.n	8009e06 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df4:	f383 8811 	msr	BASEPRI, r3
 8009df8:	f3bf 8f6f 	isb	sy
 8009dfc:	f3bf 8f4f 	dsb	sy
 8009e00:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e02:	bf00      	nop
 8009e04:	e7fe      	b.n	8009e04 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d103      	bne.n	8009e14 <xQueueGenericSendFromISR+0x3c>
 8009e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d101      	bne.n	8009e18 <xQueueGenericSendFromISR+0x40>
 8009e14:	2301      	movs	r3, #1
 8009e16:	e000      	b.n	8009e1a <xQueueGenericSendFromISR+0x42>
 8009e18:	2300      	movs	r3, #0
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d10a      	bne.n	8009e34 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e22:	f383 8811 	msr	BASEPRI, r3
 8009e26:	f3bf 8f6f 	isb	sy
 8009e2a:	f3bf 8f4f 	dsb	sy
 8009e2e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009e30:	bf00      	nop
 8009e32:	e7fe      	b.n	8009e32 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	2b02      	cmp	r3, #2
 8009e38:	d103      	bne.n	8009e42 <xQueueGenericSendFromISR+0x6a>
 8009e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d101      	bne.n	8009e46 <xQueueGenericSendFromISR+0x6e>
 8009e42:	2301      	movs	r3, #1
 8009e44:	e000      	b.n	8009e48 <xQueueGenericSendFromISR+0x70>
 8009e46:	2300      	movs	r3, #0
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d10a      	bne.n	8009e62 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e50:	f383 8811 	msr	BASEPRI, r3
 8009e54:	f3bf 8f6f 	isb	sy
 8009e58:	f3bf 8f4f 	dsb	sy
 8009e5c:	623b      	str	r3, [r7, #32]
}
 8009e5e:	bf00      	nop
 8009e60:	e7fe      	b.n	8009e60 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e62:	f002 f959 	bl	800c118 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e66:	f3ef 8211 	mrs	r2, BASEPRI
 8009e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e6e:	f383 8811 	msr	BASEPRI, r3
 8009e72:	f3bf 8f6f 	isb	sy
 8009e76:	f3bf 8f4f 	dsb	sy
 8009e7a:	61fa      	str	r2, [r7, #28]
 8009e7c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009e7e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e80:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e8a:	429a      	cmp	r2, r3
 8009e8c:	d302      	bcc.n	8009e94 <xQueueGenericSendFromISR+0xbc>
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	2b02      	cmp	r3, #2
 8009e92:	d12f      	bne.n	8009ef4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ea4:	683a      	ldr	r2, [r7, #0]
 8009ea6:	68b9      	ldr	r1, [r7, #8]
 8009ea8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009eaa:	f000 fa35 	bl	800a318 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009eae:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eb6:	d112      	bne.n	8009ede <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d016      	beq.n	8009eee <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ec2:	3324      	adds	r3, #36	; 0x24
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	f001 f81b 	bl	800af00 <xTaskRemoveFromEventList>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d00e      	beq.n	8009eee <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d00b      	beq.n	8009eee <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2201      	movs	r2, #1
 8009eda:	601a      	str	r2, [r3, #0]
 8009edc:	e007      	b.n	8009eee <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009ede:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	b2db      	uxtb	r3, r3
 8009ee6:	b25a      	sxtb	r2, r3
 8009ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009ef2:	e001      	b.n	8009ef8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009efa:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009f02:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3740      	adds	r7, #64	; 0x40
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
	...

08009f10 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b08c      	sub	sp, #48	; 0x30
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d10a      	bne.n	8009f40 <xQueueReceive+0x30>
	__asm volatile
 8009f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f2e:	f383 8811 	msr	BASEPRI, r3
 8009f32:	f3bf 8f6f 	isb	sy
 8009f36:	f3bf 8f4f 	dsb	sy
 8009f3a:	623b      	str	r3, [r7, #32]
}
 8009f3c:	bf00      	nop
 8009f3e:	e7fe      	b.n	8009f3e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d103      	bne.n	8009f4e <xQueueReceive+0x3e>
 8009f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d101      	bne.n	8009f52 <xQueueReceive+0x42>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e000      	b.n	8009f54 <xQueueReceive+0x44>
 8009f52:	2300      	movs	r3, #0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d10a      	bne.n	8009f6e <xQueueReceive+0x5e>
	__asm volatile
 8009f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f5c:	f383 8811 	msr	BASEPRI, r3
 8009f60:	f3bf 8f6f 	isb	sy
 8009f64:	f3bf 8f4f 	dsb	sy
 8009f68:	61fb      	str	r3, [r7, #28]
}
 8009f6a:	bf00      	nop
 8009f6c:	e7fe      	b.n	8009f6c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f6e:	f001 f999 	bl	800b2a4 <xTaskGetSchedulerState>
 8009f72:	4603      	mov	r3, r0
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d102      	bne.n	8009f7e <xQueueReceive+0x6e>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d101      	bne.n	8009f82 <xQueueReceive+0x72>
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e000      	b.n	8009f84 <xQueueReceive+0x74>
 8009f82:	2300      	movs	r3, #0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d10a      	bne.n	8009f9e <xQueueReceive+0x8e>
	__asm volatile
 8009f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f8c:	f383 8811 	msr	BASEPRI, r3
 8009f90:	f3bf 8f6f 	isb	sy
 8009f94:	f3bf 8f4f 	dsb	sy
 8009f98:	61bb      	str	r3, [r7, #24]
}
 8009f9a:	bf00      	nop
 8009f9c:	e7fe      	b.n	8009f9c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009f9e:	f001 ffd9 	bl	800bf54 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fa6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d01f      	beq.n	8009fee <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009fae:	68b9      	ldr	r1, [r7, #8]
 8009fb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009fb2:	f000 fa1b 	bl	800a3ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb8:	1e5a      	subs	r2, r3, #1
 8009fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fbc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc0:	691b      	ldr	r3, [r3, #16]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d00f      	beq.n	8009fe6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc8:	3310      	adds	r3, #16
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f000 ff98 	bl	800af00 <xTaskRemoveFromEventList>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d007      	beq.n	8009fe6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009fd6:	4b3d      	ldr	r3, [pc, #244]	; (800a0cc <xQueueReceive+0x1bc>)
 8009fd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fdc:	601a      	str	r2, [r3, #0]
 8009fde:	f3bf 8f4f 	dsb	sy
 8009fe2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009fe6:	f001 ffe5 	bl	800bfb4 <vPortExitCritical>
				return pdPASS;
 8009fea:	2301      	movs	r3, #1
 8009fec:	e069      	b.n	800a0c2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d103      	bne.n	8009ffc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ff4:	f001 ffde 	bl	800bfb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	e062      	b.n	800a0c2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d106      	bne.n	800a010 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a002:	f107 0310 	add.w	r3, r7, #16
 800a006:	4618      	mov	r0, r3
 800a008:	f000 ffde 	bl	800afc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a00c:	2301      	movs	r3, #1
 800a00e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a010:	f001 ffd0 	bl	800bfb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a014:	f000 fd4a 	bl	800aaac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a018:	f001 ff9c 	bl	800bf54 <vPortEnterCritical>
 800a01c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a022:	b25b      	sxtb	r3, r3
 800a024:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a028:	d103      	bne.n	800a032 <xQueueReceive+0x122>
 800a02a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a02c:	2200      	movs	r2, #0
 800a02e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a034:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a038:	b25b      	sxtb	r3, r3
 800a03a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a03e:	d103      	bne.n	800a048 <xQueueReceive+0x138>
 800a040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a042:	2200      	movs	r2, #0
 800a044:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a048:	f001 ffb4 	bl	800bfb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a04c:	1d3a      	adds	r2, r7, #4
 800a04e:	f107 0310 	add.w	r3, r7, #16
 800a052:	4611      	mov	r1, r2
 800a054:	4618      	mov	r0, r3
 800a056:	f000 ffcd 	bl	800aff4 <xTaskCheckForTimeOut>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d123      	bne.n	800a0a8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a060:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a062:	f000 fa3b 	bl	800a4dc <prvIsQueueEmpty>
 800a066:	4603      	mov	r3, r0
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d017      	beq.n	800a09c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a06e:	3324      	adds	r3, #36	; 0x24
 800a070:	687a      	ldr	r2, [r7, #4]
 800a072:	4611      	mov	r1, r2
 800a074:	4618      	mov	r0, r3
 800a076:	f000 fef3 	bl	800ae60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a07a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a07c:	f000 f9dc 	bl	800a438 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a080:	f000 fd22 	bl	800aac8 <xTaskResumeAll>
 800a084:	4603      	mov	r3, r0
 800a086:	2b00      	cmp	r3, #0
 800a088:	d189      	bne.n	8009f9e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a08a:	4b10      	ldr	r3, [pc, #64]	; (800a0cc <xQueueReceive+0x1bc>)
 800a08c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a090:	601a      	str	r2, [r3, #0]
 800a092:	f3bf 8f4f 	dsb	sy
 800a096:	f3bf 8f6f 	isb	sy
 800a09a:	e780      	b.n	8009f9e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a09c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a09e:	f000 f9cb 	bl	800a438 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a0a2:	f000 fd11 	bl	800aac8 <xTaskResumeAll>
 800a0a6:	e77a      	b.n	8009f9e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a0a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0aa:	f000 f9c5 	bl	800a438 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a0ae:	f000 fd0b 	bl	800aac8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a0b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0b4:	f000 fa12 	bl	800a4dc <prvIsQueueEmpty>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	f43f af6f 	beq.w	8009f9e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a0c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	3730      	adds	r7, #48	; 0x30
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	bd80      	pop	{r7, pc}
 800a0ca:	bf00      	nop
 800a0cc:	e000ed04 	.word	0xe000ed04

0800a0d0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b08e      	sub	sp, #56	; 0x38
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
 800a0d8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a0e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d10a      	bne.n	800a102 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f0:	f383 8811 	msr	BASEPRI, r3
 800a0f4:	f3bf 8f6f 	isb	sy
 800a0f8:	f3bf 8f4f 	dsb	sy
 800a0fc:	623b      	str	r3, [r7, #32]
}
 800a0fe:	bf00      	nop
 800a100:	e7fe      	b.n	800a100 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a106:	2b00      	cmp	r3, #0
 800a108:	d00a      	beq.n	800a120 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a10e:	f383 8811 	msr	BASEPRI, r3
 800a112:	f3bf 8f6f 	isb	sy
 800a116:	f3bf 8f4f 	dsb	sy
 800a11a:	61fb      	str	r3, [r7, #28]
}
 800a11c:	bf00      	nop
 800a11e:	e7fe      	b.n	800a11e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a120:	f001 f8c0 	bl	800b2a4 <xTaskGetSchedulerState>
 800a124:	4603      	mov	r3, r0
 800a126:	2b00      	cmp	r3, #0
 800a128:	d102      	bne.n	800a130 <xQueueSemaphoreTake+0x60>
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d101      	bne.n	800a134 <xQueueSemaphoreTake+0x64>
 800a130:	2301      	movs	r3, #1
 800a132:	e000      	b.n	800a136 <xQueueSemaphoreTake+0x66>
 800a134:	2300      	movs	r3, #0
 800a136:	2b00      	cmp	r3, #0
 800a138:	d10a      	bne.n	800a150 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a13e:	f383 8811 	msr	BASEPRI, r3
 800a142:	f3bf 8f6f 	isb	sy
 800a146:	f3bf 8f4f 	dsb	sy
 800a14a:	61bb      	str	r3, [r7, #24]
}
 800a14c:	bf00      	nop
 800a14e:	e7fe      	b.n	800a14e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a150:	f001 ff00 	bl	800bf54 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a158:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a15a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d024      	beq.n	800a1aa <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a162:	1e5a      	subs	r2, r3, #1
 800a164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a166:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d104      	bne.n	800a17a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a170:	f001 fa0e 	bl	800b590 <pvTaskIncrementMutexHeldCount>
 800a174:	4602      	mov	r2, r0
 800a176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a178:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a17a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a17c:	691b      	ldr	r3, [r3, #16]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d00f      	beq.n	800a1a2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a184:	3310      	adds	r3, #16
 800a186:	4618      	mov	r0, r3
 800a188:	f000 feba 	bl	800af00 <xTaskRemoveFromEventList>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d007      	beq.n	800a1a2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a192:	4b54      	ldr	r3, [pc, #336]	; (800a2e4 <xQueueSemaphoreTake+0x214>)
 800a194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a198:	601a      	str	r2, [r3, #0]
 800a19a:	f3bf 8f4f 	dsb	sy
 800a19e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a1a2:	f001 ff07 	bl	800bfb4 <vPortExitCritical>
				return pdPASS;
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	e097      	b.n	800a2da <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d111      	bne.n	800a1d4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a1b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d00a      	beq.n	800a1cc <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a1b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ba:	f383 8811 	msr	BASEPRI, r3
 800a1be:	f3bf 8f6f 	isb	sy
 800a1c2:	f3bf 8f4f 	dsb	sy
 800a1c6:	617b      	str	r3, [r7, #20]
}
 800a1c8:	bf00      	nop
 800a1ca:	e7fe      	b.n	800a1ca <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a1cc:	f001 fef2 	bl	800bfb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	e082      	b.n	800a2da <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a1d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d106      	bne.n	800a1e8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a1da:	f107 030c 	add.w	r3, r7, #12
 800a1de:	4618      	mov	r0, r3
 800a1e0:	f000 fef2 	bl	800afc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a1e8:	f001 fee4 	bl	800bfb4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a1ec:	f000 fc5e 	bl	800aaac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a1f0:	f001 feb0 	bl	800bf54 <vPortEnterCritical>
 800a1f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1fa:	b25b      	sxtb	r3, r3
 800a1fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a200:	d103      	bne.n	800a20a <xQueueSemaphoreTake+0x13a>
 800a202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a204:	2200      	movs	r2, #0
 800a206:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a20a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a20c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a210:	b25b      	sxtb	r3, r3
 800a212:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a216:	d103      	bne.n	800a220 <xQueueSemaphoreTake+0x150>
 800a218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a21a:	2200      	movs	r2, #0
 800a21c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a220:	f001 fec8 	bl	800bfb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a224:	463a      	mov	r2, r7
 800a226:	f107 030c 	add.w	r3, r7, #12
 800a22a:	4611      	mov	r1, r2
 800a22c:	4618      	mov	r0, r3
 800a22e:	f000 fee1 	bl	800aff4 <xTaskCheckForTimeOut>
 800a232:	4603      	mov	r3, r0
 800a234:	2b00      	cmp	r3, #0
 800a236:	d132      	bne.n	800a29e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a238:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a23a:	f000 f94f 	bl	800a4dc <prvIsQueueEmpty>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d026      	beq.n	800a292 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d109      	bne.n	800a260 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a24c:	f001 fe82 	bl	800bf54 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a252:	689b      	ldr	r3, [r3, #8]
 800a254:	4618      	mov	r0, r3
 800a256:	f001 f843 	bl	800b2e0 <xTaskPriorityInherit>
 800a25a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a25c:	f001 feaa 	bl	800bfb4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a262:	3324      	adds	r3, #36	; 0x24
 800a264:	683a      	ldr	r2, [r7, #0]
 800a266:	4611      	mov	r1, r2
 800a268:	4618      	mov	r0, r3
 800a26a:	f000 fdf9 	bl	800ae60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a26e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a270:	f000 f8e2 	bl	800a438 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a274:	f000 fc28 	bl	800aac8 <xTaskResumeAll>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	f47f af68 	bne.w	800a150 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a280:	4b18      	ldr	r3, [pc, #96]	; (800a2e4 <xQueueSemaphoreTake+0x214>)
 800a282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a286:	601a      	str	r2, [r3, #0]
 800a288:	f3bf 8f4f 	dsb	sy
 800a28c:	f3bf 8f6f 	isb	sy
 800a290:	e75e      	b.n	800a150 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a292:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a294:	f000 f8d0 	bl	800a438 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a298:	f000 fc16 	bl	800aac8 <xTaskResumeAll>
 800a29c:	e758      	b.n	800a150 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a29e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a2a0:	f000 f8ca 	bl	800a438 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a2a4:	f000 fc10 	bl	800aac8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a2a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a2aa:	f000 f917 	bl	800a4dc <prvIsQueueEmpty>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	f43f af4d 	beq.w	800a150 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a2b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d00d      	beq.n	800a2d8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a2bc:	f001 fe4a 	bl	800bf54 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a2c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a2c2:	f000 f811 	bl	800a2e8 <prvGetDisinheritPriorityAfterTimeout>
 800a2c6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a2c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2ca:	689b      	ldr	r3, [r3, #8]
 800a2cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f001 f8dc 	bl	800b48c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a2d4:	f001 fe6e 	bl	800bfb4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a2d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	3738      	adds	r7, #56	; 0x38
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
 800a2e2:	bf00      	nop
 800a2e4:	e000ed04 	.word	0xe000ed04

0800a2e8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a2e8:	b480      	push	{r7}
 800a2ea:	b085      	sub	sp, #20
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d006      	beq.n	800a306 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800a302:	60fb      	str	r3, [r7, #12]
 800a304:	e001      	b.n	800a30a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a306:	2300      	movs	r3, #0
 800a308:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a30a:	68fb      	ldr	r3, [r7, #12]
	}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3714      	adds	r7, #20
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr

0800a318 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b086      	sub	sp, #24
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	60f8      	str	r0, [r7, #12]
 800a320:	60b9      	str	r1, [r7, #8]
 800a322:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a324:	2300      	movs	r3, #0
 800a326:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a32c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a332:	2b00      	cmp	r3, #0
 800a334:	d10d      	bne.n	800a352 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d14d      	bne.n	800a3da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	689b      	ldr	r3, [r3, #8]
 800a342:	4618      	mov	r0, r3
 800a344:	f001 f834 	bl	800b3b0 <xTaskPriorityDisinherit>
 800a348:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	2200      	movs	r2, #0
 800a34e:	609a      	str	r2, [r3, #8]
 800a350:	e043      	b.n	800a3da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d119      	bne.n	800a38c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	6858      	ldr	r0, [r3, #4]
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a360:	461a      	mov	r2, r3
 800a362:	68b9      	ldr	r1, [r7, #8]
 800a364:	f002 fa29 	bl	800c7ba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	685a      	ldr	r2, [r3, #4]
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a370:	441a      	add	r2, r3
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	685a      	ldr	r2, [r3, #4]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	689b      	ldr	r3, [r3, #8]
 800a37e:	429a      	cmp	r2, r3
 800a380:	d32b      	bcc.n	800a3da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681a      	ldr	r2, [r3, #0]
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	605a      	str	r2, [r3, #4]
 800a38a:	e026      	b.n	800a3da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	68d8      	ldr	r0, [r3, #12]
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a394:	461a      	mov	r2, r3
 800a396:	68b9      	ldr	r1, [r7, #8]
 800a398:	f002 fa0f 	bl	800c7ba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	68da      	ldr	r2, [r3, #12]
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3a4:	425b      	negs	r3, r3
 800a3a6:	441a      	add	r2, r3
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	68da      	ldr	r2, [r3, #12]
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	429a      	cmp	r2, r3
 800a3b6:	d207      	bcs.n	800a3c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	689a      	ldr	r2, [r3, #8]
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3c0:	425b      	negs	r3, r3
 800a3c2:	441a      	add	r2, r3
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2b02      	cmp	r3, #2
 800a3cc:	d105      	bne.n	800a3da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d002      	beq.n	800a3da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	3b01      	subs	r3, #1
 800a3d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	1c5a      	adds	r2, r3, #1
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a3e2:	697b      	ldr	r3, [r7, #20]
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3718      	adds	r7, #24
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b082      	sub	sp, #8
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d018      	beq.n	800a430 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	68da      	ldr	r2, [r3, #12]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a406:	441a      	add	r2, r3
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	68da      	ldr	r2, [r3, #12]
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	689b      	ldr	r3, [r3, #8]
 800a414:	429a      	cmp	r2, r3
 800a416:	d303      	bcc.n	800a420 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	68d9      	ldr	r1, [r3, #12]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a428:	461a      	mov	r2, r3
 800a42a:	6838      	ldr	r0, [r7, #0]
 800a42c:	f002 f9c5 	bl	800c7ba <memcpy>
	}
}
 800a430:	bf00      	nop
 800a432:	3708      	adds	r7, #8
 800a434:	46bd      	mov	sp, r7
 800a436:	bd80      	pop	{r7, pc}

0800a438 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a440:	f001 fd88 	bl	800bf54 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a44a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a44c:	e011      	b.n	800a472 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a452:	2b00      	cmp	r3, #0
 800a454:	d012      	beq.n	800a47c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	3324      	adds	r3, #36	; 0x24
 800a45a:	4618      	mov	r0, r3
 800a45c:	f000 fd50 	bl	800af00 <xTaskRemoveFromEventList>
 800a460:	4603      	mov	r3, r0
 800a462:	2b00      	cmp	r3, #0
 800a464:	d001      	beq.n	800a46a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a466:	f000 fe27 	bl	800b0b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a46a:	7bfb      	ldrb	r3, [r7, #15]
 800a46c:	3b01      	subs	r3, #1
 800a46e:	b2db      	uxtb	r3, r3
 800a470:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a476:	2b00      	cmp	r3, #0
 800a478:	dce9      	bgt.n	800a44e <prvUnlockQueue+0x16>
 800a47a:	e000      	b.n	800a47e <prvUnlockQueue+0x46>
					break;
 800a47c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	22ff      	movs	r2, #255	; 0xff
 800a482:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a486:	f001 fd95 	bl	800bfb4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a48a:	f001 fd63 	bl	800bf54 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a494:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a496:	e011      	b.n	800a4bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	691b      	ldr	r3, [r3, #16]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d012      	beq.n	800a4c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	3310      	adds	r3, #16
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f000 fd2b 	bl	800af00 <xTaskRemoveFromEventList>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d001      	beq.n	800a4b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a4b0:	f000 fe02 	bl	800b0b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a4b4:	7bbb      	ldrb	r3, [r7, #14]
 800a4b6:	3b01      	subs	r3, #1
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a4bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	dce9      	bgt.n	800a498 <prvUnlockQueue+0x60>
 800a4c4:	e000      	b.n	800a4c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a4c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	22ff      	movs	r2, #255	; 0xff
 800a4cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a4d0:	f001 fd70 	bl	800bfb4 <vPortExitCritical>
}
 800a4d4:	bf00      	nop
 800a4d6:	3710      	adds	r7, #16
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}

0800a4dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b084      	sub	sp, #16
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a4e4:	f001 fd36 	bl	800bf54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d102      	bne.n	800a4f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	60fb      	str	r3, [r7, #12]
 800a4f4:	e001      	b.n	800a4fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a4fa:	f001 fd5b 	bl	800bfb4 <vPortExitCritical>

	return xReturn;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
}
 800a500:	4618      	mov	r0, r3
 800a502:	3710      	adds	r7, #16
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}

0800a508 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b084      	sub	sp, #16
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a510:	f001 fd20 	bl	800bf54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d102      	bne.n	800a526 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a520:	2301      	movs	r3, #1
 800a522:	60fb      	str	r3, [r7, #12]
 800a524:	e001      	b.n	800a52a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a526:	2300      	movs	r3, #0
 800a528:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a52a:	f001 fd43 	bl	800bfb4 <vPortExitCritical>

	return xReturn;
 800a52e:	68fb      	ldr	r3, [r7, #12]
}
 800a530:	4618      	mov	r0, r3
 800a532:	3710      	adds	r7, #16
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}

0800a538 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a538:	b480      	push	{r7}
 800a53a:	b085      	sub	sp, #20
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
 800a540:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a542:	2300      	movs	r3, #0
 800a544:	60fb      	str	r3, [r7, #12]
 800a546:	e014      	b.n	800a572 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a548:	4a0f      	ldr	r2, [pc, #60]	; (800a588 <vQueueAddToRegistry+0x50>)
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d10b      	bne.n	800a56c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a554:	490c      	ldr	r1, [pc, #48]	; (800a588 <vQueueAddToRegistry+0x50>)
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	683a      	ldr	r2, [r7, #0]
 800a55a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a55e:	4a0a      	ldr	r2, [pc, #40]	; (800a588 <vQueueAddToRegistry+0x50>)
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	00db      	lsls	r3, r3, #3
 800a564:	4413      	add	r3, r2
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a56a:	e006      	b.n	800a57a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	3301      	adds	r3, #1
 800a570:	60fb      	str	r3, [r7, #12]
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	2b07      	cmp	r3, #7
 800a576:	d9e7      	bls.n	800a548 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a578:	bf00      	nop
 800a57a:	bf00      	nop
 800a57c:	3714      	adds	r7, #20
 800a57e:	46bd      	mov	sp, r7
 800a580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a584:	4770      	bx	lr
 800a586:	bf00      	nop
 800a588:	2000158c 	.word	0x2000158c

0800a58c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b086      	sub	sp, #24
 800a590:	af00      	add	r7, sp, #0
 800a592:	60f8      	str	r0, [r7, #12]
 800a594:	60b9      	str	r1, [r7, #8]
 800a596:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a59c:	f001 fcda 	bl	800bf54 <vPortEnterCritical>
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a5a6:	b25b      	sxtb	r3, r3
 800a5a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5ac:	d103      	bne.n	800a5b6 <vQueueWaitForMessageRestricted+0x2a>
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a5bc:	b25b      	sxtb	r3, r3
 800a5be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5c2:	d103      	bne.n	800a5cc <vQueueWaitForMessageRestricted+0x40>
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a5cc:	f001 fcf2 	bl	800bfb4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d106      	bne.n	800a5e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	3324      	adds	r3, #36	; 0x24
 800a5dc:	687a      	ldr	r2, [r7, #4]
 800a5de:	68b9      	ldr	r1, [r7, #8]
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f000 fc61 	bl	800aea8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a5e6:	6978      	ldr	r0, [r7, #20]
 800a5e8:	f7ff ff26 	bl	800a438 <prvUnlockQueue>
	}
 800a5ec:	bf00      	nop
 800a5ee:	3718      	adds	r7, #24
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}

0800a5f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b08e      	sub	sp, #56	; 0x38
 800a5f8:	af04      	add	r7, sp, #16
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	607a      	str	r2, [r7, #4]
 800a600:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a602:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a604:	2b00      	cmp	r3, #0
 800a606:	d10a      	bne.n	800a61e <xTaskCreateStatic+0x2a>
	__asm volatile
 800a608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a60c:	f383 8811 	msr	BASEPRI, r3
 800a610:	f3bf 8f6f 	isb	sy
 800a614:	f3bf 8f4f 	dsb	sy
 800a618:	623b      	str	r3, [r7, #32]
}
 800a61a:	bf00      	nop
 800a61c:	e7fe      	b.n	800a61c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a61e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a620:	2b00      	cmp	r3, #0
 800a622:	d10a      	bne.n	800a63a <xTaskCreateStatic+0x46>
	__asm volatile
 800a624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a628:	f383 8811 	msr	BASEPRI, r3
 800a62c:	f3bf 8f6f 	isb	sy
 800a630:	f3bf 8f4f 	dsb	sy
 800a634:	61fb      	str	r3, [r7, #28]
}
 800a636:	bf00      	nop
 800a638:	e7fe      	b.n	800a638 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a63a:	23bc      	movs	r3, #188	; 0xbc
 800a63c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a63e:	693b      	ldr	r3, [r7, #16]
 800a640:	2bbc      	cmp	r3, #188	; 0xbc
 800a642:	d00a      	beq.n	800a65a <xTaskCreateStatic+0x66>
	__asm volatile
 800a644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a648:	f383 8811 	msr	BASEPRI, r3
 800a64c:	f3bf 8f6f 	isb	sy
 800a650:	f3bf 8f4f 	dsb	sy
 800a654:	61bb      	str	r3, [r7, #24]
}
 800a656:	bf00      	nop
 800a658:	e7fe      	b.n	800a658 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a65a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a65c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d01e      	beq.n	800a6a0 <xTaskCreateStatic+0xac>
 800a662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a664:	2b00      	cmp	r3, #0
 800a666:	d01b      	beq.n	800a6a0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a66a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a66e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a670:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a674:	2202      	movs	r2, #2
 800a676:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a67a:	2300      	movs	r3, #0
 800a67c:	9303      	str	r3, [sp, #12]
 800a67e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a680:	9302      	str	r3, [sp, #8]
 800a682:	f107 0314 	add.w	r3, r7, #20
 800a686:	9301      	str	r3, [sp, #4]
 800a688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a68a:	9300      	str	r3, [sp, #0]
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	68b9      	ldr	r1, [r7, #8]
 800a692:	68f8      	ldr	r0, [r7, #12]
 800a694:	f000 f850 	bl	800a738 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a698:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a69a:	f000 f8f3 	bl	800a884 <prvAddNewTaskToReadyList>
 800a69e:	e001      	b.n	800a6a4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a6a4:	697b      	ldr	r3, [r7, #20]
	}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	3728      	adds	r7, #40	; 0x28
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bd80      	pop	{r7, pc}

0800a6ae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a6ae:	b580      	push	{r7, lr}
 800a6b0:	b08c      	sub	sp, #48	; 0x30
 800a6b2:	af04      	add	r7, sp, #16
 800a6b4:	60f8      	str	r0, [r7, #12]
 800a6b6:	60b9      	str	r1, [r7, #8]
 800a6b8:	603b      	str	r3, [r7, #0]
 800a6ba:	4613      	mov	r3, r2
 800a6bc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a6be:	88fb      	ldrh	r3, [r7, #6]
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f001 fd68 	bl	800c198 <pvPortMalloc>
 800a6c8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00e      	beq.n	800a6ee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a6d0:	20bc      	movs	r0, #188	; 0xbc
 800a6d2:	f001 fd61 	bl	800c198 <pvPortMalloc>
 800a6d6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a6d8:	69fb      	ldr	r3, [r7, #28]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d003      	beq.n	800a6e6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a6de:	69fb      	ldr	r3, [r7, #28]
 800a6e0:	697a      	ldr	r2, [r7, #20]
 800a6e2:	631a      	str	r2, [r3, #48]	; 0x30
 800a6e4:	e005      	b.n	800a6f2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a6e6:	6978      	ldr	r0, [r7, #20]
 800a6e8:	f001 fe22 	bl	800c330 <vPortFree>
 800a6ec:	e001      	b.n	800a6f2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a6f2:	69fb      	ldr	r3, [r7, #28]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d017      	beq.n	800a728 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a6f8:	69fb      	ldr	r3, [r7, #28]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a700:	88fa      	ldrh	r2, [r7, #6]
 800a702:	2300      	movs	r3, #0
 800a704:	9303      	str	r3, [sp, #12]
 800a706:	69fb      	ldr	r3, [r7, #28]
 800a708:	9302      	str	r3, [sp, #8]
 800a70a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a70c:	9301      	str	r3, [sp, #4]
 800a70e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a710:	9300      	str	r3, [sp, #0]
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	68b9      	ldr	r1, [r7, #8]
 800a716:	68f8      	ldr	r0, [r7, #12]
 800a718:	f000 f80e 	bl	800a738 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a71c:	69f8      	ldr	r0, [r7, #28]
 800a71e:	f000 f8b1 	bl	800a884 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a722:	2301      	movs	r3, #1
 800a724:	61bb      	str	r3, [r7, #24]
 800a726:	e002      	b.n	800a72e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a728:	f04f 33ff 	mov.w	r3, #4294967295
 800a72c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a72e:	69bb      	ldr	r3, [r7, #24]
	}
 800a730:	4618      	mov	r0, r3
 800a732:	3720      	adds	r7, #32
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}

0800a738 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b088      	sub	sp, #32
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	60f8      	str	r0, [r7, #12]
 800a740:	60b9      	str	r1, [r7, #8]
 800a742:	607a      	str	r2, [r7, #4]
 800a744:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a748:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	009b      	lsls	r3, r3, #2
 800a74e:	461a      	mov	r2, r3
 800a750:	21a5      	movs	r1, #165	; 0xa5
 800a752:	f002 f840 	bl	800c7d6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a758:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a760:	3b01      	subs	r3, #1
 800a762:	009b      	lsls	r3, r3, #2
 800a764:	4413      	add	r3, r2
 800a766:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a768:	69bb      	ldr	r3, [r7, #24]
 800a76a:	f023 0307 	bic.w	r3, r3, #7
 800a76e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a770:	69bb      	ldr	r3, [r7, #24]
 800a772:	f003 0307 	and.w	r3, r3, #7
 800a776:	2b00      	cmp	r3, #0
 800a778:	d00a      	beq.n	800a790 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a77a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a77e:	f383 8811 	msr	BASEPRI, r3
 800a782:	f3bf 8f6f 	isb	sy
 800a786:	f3bf 8f4f 	dsb	sy
 800a78a:	617b      	str	r3, [r7, #20]
}
 800a78c:	bf00      	nop
 800a78e:	e7fe      	b.n	800a78e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d01f      	beq.n	800a7d6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a796:	2300      	movs	r3, #0
 800a798:	61fb      	str	r3, [r7, #28]
 800a79a:	e012      	b.n	800a7c2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a79c:	68ba      	ldr	r2, [r7, #8]
 800a79e:	69fb      	ldr	r3, [r7, #28]
 800a7a0:	4413      	add	r3, r2
 800a7a2:	7819      	ldrb	r1, [r3, #0]
 800a7a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7a6:	69fb      	ldr	r3, [r7, #28]
 800a7a8:	4413      	add	r3, r2
 800a7aa:	3334      	adds	r3, #52	; 0x34
 800a7ac:	460a      	mov	r2, r1
 800a7ae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a7b0:	68ba      	ldr	r2, [r7, #8]
 800a7b2:	69fb      	ldr	r3, [r7, #28]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d006      	beq.n	800a7ca <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a7bc:	69fb      	ldr	r3, [r7, #28]
 800a7be:	3301      	adds	r3, #1
 800a7c0:	61fb      	str	r3, [r7, #28]
 800a7c2:	69fb      	ldr	r3, [r7, #28]
 800a7c4:	2b0f      	cmp	r3, #15
 800a7c6:	d9e9      	bls.n	800a79c <prvInitialiseNewTask+0x64>
 800a7c8:	e000      	b.n	800a7cc <prvInitialiseNewTask+0x94>
			{
				break;
 800a7ca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a7cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a7d4:	e003      	b.n	800a7de <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a7d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7d8:	2200      	movs	r2, #0
 800a7da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a7de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e0:	2b37      	cmp	r3, #55	; 0x37
 800a7e2:	d901      	bls.n	800a7e8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a7e4:	2337      	movs	r3, #55	; 0x37
 800a7e6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a7e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7ec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a7ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7f2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a7f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a7fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7fc:	3304      	adds	r3, #4
 800a7fe:	4618      	mov	r0, r3
 800a800:	f7fe ff64 	bl	80096cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a806:	3318      	adds	r3, #24
 800a808:	4618      	mov	r0, r3
 800a80a:	f7fe ff5f 	bl	80096cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a80e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a812:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a816:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a81a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a81c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a81e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a820:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a822:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a826:	2200      	movs	r2, #0
 800a828:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a82c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a82e:	2200      	movs	r2, #0
 800a830:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a836:	3354      	adds	r3, #84	; 0x54
 800a838:	2260      	movs	r2, #96	; 0x60
 800a83a:	2100      	movs	r1, #0
 800a83c:	4618      	mov	r0, r3
 800a83e:	f001 ffca 	bl	800c7d6 <memset>
 800a842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a844:	4a0c      	ldr	r2, [pc, #48]	; (800a878 <prvInitialiseNewTask+0x140>)
 800a846:	659a      	str	r2, [r3, #88]	; 0x58
 800a848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a84a:	4a0c      	ldr	r2, [pc, #48]	; (800a87c <prvInitialiseNewTask+0x144>)
 800a84c:	65da      	str	r2, [r3, #92]	; 0x5c
 800a84e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a850:	4a0b      	ldr	r2, [pc, #44]	; (800a880 <prvInitialiseNewTask+0x148>)
 800a852:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a854:	683a      	ldr	r2, [r7, #0]
 800a856:	68f9      	ldr	r1, [r7, #12]
 800a858:	69b8      	ldr	r0, [r7, #24]
 800a85a:	f001 fa4f 	bl	800bcfc <pxPortInitialiseStack>
 800a85e:	4602      	mov	r2, r0
 800a860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a862:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a866:	2b00      	cmp	r3, #0
 800a868:	d002      	beq.n	800a870 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a86a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a86c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a86e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a870:	bf00      	nop
 800a872:	3720      	adds	r7, #32
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}
 800a878:	0800dddc 	.word	0x0800dddc
 800a87c:	0800ddfc 	.word	0x0800ddfc
 800a880:	0800ddbc 	.word	0x0800ddbc

0800a884 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b082      	sub	sp, #8
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a88c:	f001 fb62 	bl	800bf54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a890:	4b2d      	ldr	r3, [pc, #180]	; (800a948 <prvAddNewTaskToReadyList+0xc4>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	3301      	adds	r3, #1
 800a896:	4a2c      	ldr	r2, [pc, #176]	; (800a948 <prvAddNewTaskToReadyList+0xc4>)
 800a898:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a89a:	4b2c      	ldr	r3, [pc, #176]	; (800a94c <prvAddNewTaskToReadyList+0xc8>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d109      	bne.n	800a8b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a8a2:	4a2a      	ldr	r2, [pc, #168]	; (800a94c <prvAddNewTaskToReadyList+0xc8>)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a8a8:	4b27      	ldr	r3, [pc, #156]	; (800a948 <prvAddNewTaskToReadyList+0xc4>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	2b01      	cmp	r3, #1
 800a8ae:	d110      	bne.n	800a8d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a8b0:	f000 fc26 	bl	800b100 <prvInitialiseTaskLists>
 800a8b4:	e00d      	b.n	800a8d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a8b6:	4b26      	ldr	r3, [pc, #152]	; (800a950 <prvAddNewTaskToReadyList+0xcc>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d109      	bne.n	800a8d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a8be:	4b23      	ldr	r3, [pc, #140]	; (800a94c <prvAddNewTaskToReadyList+0xc8>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d802      	bhi.n	800a8d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a8cc:	4a1f      	ldr	r2, [pc, #124]	; (800a94c <prvAddNewTaskToReadyList+0xc8>)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a8d2:	4b20      	ldr	r3, [pc, #128]	; (800a954 <prvAddNewTaskToReadyList+0xd0>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	4a1e      	ldr	r2, [pc, #120]	; (800a954 <prvAddNewTaskToReadyList+0xd0>)
 800a8da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a8dc:	4b1d      	ldr	r3, [pc, #116]	; (800a954 <prvAddNewTaskToReadyList+0xd0>)
 800a8de:	681a      	ldr	r2, [r3, #0]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8e8:	4b1b      	ldr	r3, [pc, #108]	; (800a958 <prvAddNewTaskToReadyList+0xd4>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	429a      	cmp	r2, r3
 800a8ee:	d903      	bls.n	800a8f8 <prvAddNewTaskToReadyList+0x74>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8f4:	4a18      	ldr	r2, [pc, #96]	; (800a958 <prvAddNewTaskToReadyList+0xd4>)
 800a8f6:	6013      	str	r3, [r2, #0]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8fc:	4613      	mov	r3, r2
 800a8fe:	009b      	lsls	r3, r3, #2
 800a900:	4413      	add	r3, r2
 800a902:	009b      	lsls	r3, r3, #2
 800a904:	4a15      	ldr	r2, [pc, #84]	; (800a95c <prvAddNewTaskToReadyList+0xd8>)
 800a906:	441a      	add	r2, r3
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	3304      	adds	r3, #4
 800a90c:	4619      	mov	r1, r3
 800a90e:	4610      	mov	r0, r2
 800a910:	f7fe fee9 	bl	80096e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a914:	f001 fb4e 	bl	800bfb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a918:	4b0d      	ldr	r3, [pc, #52]	; (800a950 <prvAddNewTaskToReadyList+0xcc>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d00e      	beq.n	800a93e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a920:	4b0a      	ldr	r3, [pc, #40]	; (800a94c <prvAddNewTaskToReadyList+0xc8>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d207      	bcs.n	800a93e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a92e:	4b0c      	ldr	r3, [pc, #48]	; (800a960 <prvAddNewTaskToReadyList+0xdc>)
 800a930:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a934:	601a      	str	r2, [r3, #0]
 800a936:	f3bf 8f4f 	dsb	sy
 800a93a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a93e:	bf00      	nop
 800a940:	3708      	adds	r7, #8
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}
 800a946:	bf00      	nop
 800a948:	20001aa0 	.word	0x20001aa0
 800a94c:	200015cc 	.word	0x200015cc
 800a950:	20001aac 	.word	0x20001aac
 800a954:	20001abc 	.word	0x20001abc
 800a958:	20001aa8 	.word	0x20001aa8
 800a95c:	200015d0 	.word	0x200015d0
 800a960:	e000ed04 	.word	0xe000ed04

0800a964 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a964:	b580      	push	{r7, lr}
 800a966:	b084      	sub	sp, #16
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a96c:	2300      	movs	r3, #0
 800a96e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d017      	beq.n	800a9a6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a976:	4b13      	ldr	r3, [pc, #76]	; (800a9c4 <vTaskDelay+0x60>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00a      	beq.n	800a994 <vTaskDelay+0x30>
	__asm volatile
 800a97e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a982:	f383 8811 	msr	BASEPRI, r3
 800a986:	f3bf 8f6f 	isb	sy
 800a98a:	f3bf 8f4f 	dsb	sy
 800a98e:	60bb      	str	r3, [r7, #8]
}
 800a990:	bf00      	nop
 800a992:	e7fe      	b.n	800a992 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a994:	f000 f88a 	bl	800aaac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a998:	2100      	movs	r1, #0
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	f000 fe0c 	bl	800b5b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a9a0:	f000 f892 	bl	800aac8 <xTaskResumeAll>
 800a9a4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d107      	bne.n	800a9bc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a9ac:	4b06      	ldr	r3, [pc, #24]	; (800a9c8 <vTaskDelay+0x64>)
 800a9ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9b2:	601a      	str	r2, [r3, #0]
 800a9b4:	f3bf 8f4f 	dsb	sy
 800a9b8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a9bc:	bf00      	nop
 800a9be:	3710      	adds	r7, #16
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}
 800a9c4:	20001ac8 	.word	0x20001ac8
 800a9c8:	e000ed04 	.word	0xe000ed04

0800a9cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b08a      	sub	sp, #40	; 0x28
 800a9d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a9da:	463a      	mov	r2, r7
 800a9dc:	1d39      	adds	r1, r7, #4
 800a9de:	f107 0308 	add.w	r3, r7, #8
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7fe fe1e 	bl	8009624 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a9e8:	6839      	ldr	r1, [r7, #0]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	68ba      	ldr	r2, [r7, #8]
 800a9ee:	9202      	str	r2, [sp, #8]
 800a9f0:	9301      	str	r3, [sp, #4]
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	9300      	str	r3, [sp, #0]
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	460a      	mov	r2, r1
 800a9fa:	4924      	ldr	r1, [pc, #144]	; (800aa8c <vTaskStartScheduler+0xc0>)
 800a9fc:	4824      	ldr	r0, [pc, #144]	; (800aa90 <vTaskStartScheduler+0xc4>)
 800a9fe:	f7ff fdf9 	bl	800a5f4 <xTaskCreateStatic>
 800aa02:	4603      	mov	r3, r0
 800aa04:	4a23      	ldr	r2, [pc, #140]	; (800aa94 <vTaskStartScheduler+0xc8>)
 800aa06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aa08:	4b22      	ldr	r3, [pc, #136]	; (800aa94 <vTaskStartScheduler+0xc8>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d002      	beq.n	800aa16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aa10:	2301      	movs	r3, #1
 800aa12:	617b      	str	r3, [r7, #20]
 800aa14:	e001      	b.n	800aa1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aa16:	2300      	movs	r3, #0
 800aa18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	2b01      	cmp	r3, #1
 800aa1e:	d102      	bne.n	800aa26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800aa20:	f000 fe1e 	bl	800b660 <xTimerCreateTimerTask>
 800aa24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	d11b      	bne.n	800aa64 <vTaskStartScheduler+0x98>
	__asm volatile
 800aa2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa30:	f383 8811 	msr	BASEPRI, r3
 800aa34:	f3bf 8f6f 	isb	sy
 800aa38:	f3bf 8f4f 	dsb	sy
 800aa3c:	613b      	str	r3, [r7, #16]
}
 800aa3e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aa40:	4b15      	ldr	r3, [pc, #84]	; (800aa98 <vTaskStartScheduler+0xcc>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	3354      	adds	r3, #84	; 0x54
 800aa46:	4a15      	ldr	r2, [pc, #84]	; (800aa9c <vTaskStartScheduler+0xd0>)
 800aa48:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aa4a:	4b15      	ldr	r3, [pc, #84]	; (800aaa0 <vTaskStartScheduler+0xd4>)
 800aa4c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aa52:	4b14      	ldr	r3, [pc, #80]	; (800aaa4 <vTaskStartScheduler+0xd8>)
 800aa54:	2201      	movs	r2, #1
 800aa56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aa58:	4b13      	ldr	r3, [pc, #76]	; (800aaa8 <vTaskStartScheduler+0xdc>)
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aa5e:	f001 f9d7 	bl	800be10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aa62:	e00e      	b.n	800aa82 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa6a:	d10a      	bne.n	800aa82 <vTaskStartScheduler+0xb6>
	__asm volatile
 800aa6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa70:	f383 8811 	msr	BASEPRI, r3
 800aa74:	f3bf 8f6f 	isb	sy
 800aa78:	f3bf 8f4f 	dsb	sy
 800aa7c:	60fb      	str	r3, [r7, #12]
}
 800aa7e:	bf00      	nop
 800aa80:	e7fe      	b.n	800aa80 <vTaskStartScheduler+0xb4>
}
 800aa82:	bf00      	nop
 800aa84:	3718      	adds	r7, #24
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
 800aa8a:	bf00      	nop
 800aa8c:	0800dcec 	.word	0x0800dcec
 800aa90:	0800b0d1 	.word	0x0800b0d1
 800aa94:	20001ac4 	.word	0x20001ac4
 800aa98:	200015cc 	.word	0x200015cc
 800aa9c:	200000b0 	.word	0x200000b0
 800aaa0:	20001ac0 	.word	0x20001ac0
 800aaa4:	20001aac 	.word	0x20001aac
 800aaa8:	20001aa4 	.word	0x20001aa4

0800aaac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aaac:	b480      	push	{r7}
 800aaae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800aab0:	4b04      	ldr	r3, [pc, #16]	; (800aac4 <vTaskSuspendAll+0x18>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	3301      	adds	r3, #1
 800aab6:	4a03      	ldr	r2, [pc, #12]	; (800aac4 <vTaskSuspendAll+0x18>)
 800aab8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800aaba:	bf00      	nop
 800aabc:	46bd      	mov	sp, r7
 800aabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac2:	4770      	bx	lr
 800aac4:	20001ac8 	.word	0x20001ac8

0800aac8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b084      	sub	sp, #16
 800aacc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aace:	2300      	movs	r3, #0
 800aad0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aad2:	2300      	movs	r3, #0
 800aad4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aad6:	4b42      	ldr	r3, [pc, #264]	; (800abe0 <xTaskResumeAll+0x118>)
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d10a      	bne.n	800aaf4 <xTaskResumeAll+0x2c>
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aae2:	f383 8811 	msr	BASEPRI, r3
 800aae6:	f3bf 8f6f 	isb	sy
 800aaea:	f3bf 8f4f 	dsb	sy
 800aaee:	603b      	str	r3, [r7, #0]
}
 800aaf0:	bf00      	nop
 800aaf2:	e7fe      	b.n	800aaf2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aaf4:	f001 fa2e 	bl	800bf54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aaf8:	4b39      	ldr	r3, [pc, #228]	; (800abe0 <xTaskResumeAll+0x118>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	3b01      	subs	r3, #1
 800aafe:	4a38      	ldr	r2, [pc, #224]	; (800abe0 <xTaskResumeAll+0x118>)
 800ab00:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab02:	4b37      	ldr	r3, [pc, #220]	; (800abe0 <xTaskResumeAll+0x118>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d162      	bne.n	800abd0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ab0a:	4b36      	ldr	r3, [pc, #216]	; (800abe4 <xTaskResumeAll+0x11c>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d05e      	beq.n	800abd0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab12:	e02f      	b.n	800ab74 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab14:	4b34      	ldr	r3, [pc, #208]	; (800abe8 <xTaskResumeAll+0x120>)
 800ab16:	68db      	ldr	r3, [r3, #12]
 800ab18:	68db      	ldr	r3, [r3, #12]
 800ab1a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	3318      	adds	r3, #24
 800ab20:	4618      	mov	r0, r3
 800ab22:	f7fe fe3d 	bl	80097a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	3304      	adds	r3, #4
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f7fe fe38 	bl	80097a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab34:	4b2d      	ldr	r3, [pc, #180]	; (800abec <xTaskResumeAll+0x124>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d903      	bls.n	800ab44 <xTaskResumeAll+0x7c>
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab40:	4a2a      	ldr	r2, [pc, #168]	; (800abec <xTaskResumeAll+0x124>)
 800ab42:	6013      	str	r3, [r2, #0]
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab48:	4613      	mov	r3, r2
 800ab4a:	009b      	lsls	r3, r3, #2
 800ab4c:	4413      	add	r3, r2
 800ab4e:	009b      	lsls	r3, r3, #2
 800ab50:	4a27      	ldr	r2, [pc, #156]	; (800abf0 <xTaskResumeAll+0x128>)
 800ab52:	441a      	add	r2, r3
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	3304      	adds	r3, #4
 800ab58:	4619      	mov	r1, r3
 800ab5a:	4610      	mov	r0, r2
 800ab5c:	f7fe fdc3 	bl	80096e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab64:	4b23      	ldr	r3, [pc, #140]	; (800abf4 <xTaskResumeAll+0x12c>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	d302      	bcc.n	800ab74 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ab6e:	4b22      	ldr	r3, [pc, #136]	; (800abf8 <xTaskResumeAll+0x130>)
 800ab70:	2201      	movs	r2, #1
 800ab72:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab74:	4b1c      	ldr	r3, [pc, #112]	; (800abe8 <xTaskResumeAll+0x120>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d1cb      	bne.n	800ab14 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d001      	beq.n	800ab86 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ab82:	f000 fb5f 	bl	800b244 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ab86:	4b1d      	ldr	r3, [pc, #116]	; (800abfc <xTaskResumeAll+0x134>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d010      	beq.n	800abb4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ab92:	f000 f847 	bl	800ac24 <xTaskIncrementTick>
 800ab96:	4603      	mov	r3, r0
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d002      	beq.n	800aba2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ab9c:	4b16      	ldr	r3, [pc, #88]	; (800abf8 <xTaskResumeAll+0x130>)
 800ab9e:	2201      	movs	r2, #1
 800aba0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	3b01      	subs	r3, #1
 800aba6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d1f1      	bne.n	800ab92 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800abae:	4b13      	ldr	r3, [pc, #76]	; (800abfc <xTaskResumeAll+0x134>)
 800abb0:	2200      	movs	r2, #0
 800abb2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800abb4:	4b10      	ldr	r3, [pc, #64]	; (800abf8 <xTaskResumeAll+0x130>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d009      	beq.n	800abd0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800abbc:	2301      	movs	r3, #1
 800abbe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800abc0:	4b0f      	ldr	r3, [pc, #60]	; (800ac00 <xTaskResumeAll+0x138>)
 800abc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abc6:	601a      	str	r2, [r3, #0]
 800abc8:	f3bf 8f4f 	dsb	sy
 800abcc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800abd0:	f001 f9f0 	bl	800bfb4 <vPortExitCritical>

	return xAlreadyYielded;
 800abd4:	68bb      	ldr	r3, [r7, #8]
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3710      	adds	r7, #16
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	20001ac8 	.word	0x20001ac8
 800abe4:	20001aa0 	.word	0x20001aa0
 800abe8:	20001a60 	.word	0x20001a60
 800abec:	20001aa8 	.word	0x20001aa8
 800abf0:	200015d0 	.word	0x200015d0
 800abf4:	200015cc 	.word	0x200015cc
 800abf8:	20001ab4 	.word	0x20001ab4
 800abfc:	20001ab0 	.word	0x20001ab0
 800ac00:	e000ed04 	.word	0xe000ed04

0800ac04 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ac04:	b480      	push	{r7}
 800ac06:	b083      	sub	sp, #12
 800ac08:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ac0a:	4b05      	ldr	r3, [pc, #20]	; (800ac20 <xTaskGetTickCount+0x1c>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ac10:	687b      	ldr	r3, [r7, #4]
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	370c      	adds	r7, #12
 800ac16:	46bd      	mov	sp, r7
 800ac18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1c:	4770      	bx	lr
 800ac1e:	bf00      	nop
 800ac20:	20001aa4 	.word	0x20001aa4

0800ac24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b086      	sub	sp, #24
 800ac28:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac2e:	4b4f      	ldr	r3, [pc, #316]	; (800ad6c <xTaskIncrementTick+0x148>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f040 808f 	bne.w	800ad56 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ac38:	4b4d      	ldr	r3, [pc, #308]	; (800ad70 <xTaskIncrementTick+0x14c>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	3301      	adds	r3, #1
 800ac3e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ac40:	4a4b      	ldr	r2, [pc, #300]	; (800ad70 <xTaskIncrementTick+0x14c>)
 800ac42:	693b      	ldr	r3, [r7, #16]
 800ac44:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ac46:	693b      	ldr	r3, [r7, #16]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d120      	bne.n	800ac8e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ac4c:	4b49      	ldr	r3, [pc, #292]	; (800ad74 <xTaskIncrementTick+0x150>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d00a      	beq.n	800ac6c <xTaskIncrementTick+0x48>
	__asm volatile
 800ac56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac5a:	f383 8811 	msr	BASEPRI, r3
 800ac5e:	f3bf 8f6f 	isb	sy
 800ac62:	f3bf 8f4f 	dsb	sy
 800ac66:	603b      	str	r3, [r7, #0]
}
 800ac68:	bf00      	nop
 800ac6a:	e7fe      	b.n	800ac6a <xTaskIncrementTick+0x46>
 800ac6c:	4b41      	ldr	r3, [pc, #260]	; (800ad74 <xTaskIncrementTick+0x150>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	60fb      	str	r3, [r7, #12]
 800ac72:	4b41      	ldr	r3, [pc, #260]	; (800ad78 <xTaskIncrementTick+0x154>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	4a3f      	ldr	r2, [pc, #252]	; (800ad74 <xTaskIncrementTick+0x150>)
 800ac78:	6013      	str	r3, [r2, #0]
 800ac7a:	4a3f      	ldr	r2, [pc, #252]	; (800ad78 <xTaskIncrementTick+0x154>)
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	6013      	str	r3, [r2, #0]
 800ac80:	4b3e      	ldr	r3, [pc, #248]	; (800ad7c <xTaskIncrementTick+0x158>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	3301      	adds	r3, #1
 800ac86:	4a3d      	ldr	r2, [pc, #244]	; (800ad7c <xTaskIncrementTick+0x158>)
 800ac88:	6013      	str	r3, [r2, #0]
 800ac8a:	f000 fadb 	bl	800b244 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ac8e:	4b3c      	ldr	r3, [pc, #240]	; (800ad80 <xTaskIncrementTick+0x15c>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	693a      	ldr	r2, [r7, #16]
 800ac94:	429a      	cmp	r2, r3
 800ac96:	d349      	bcc.n	800ad2c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac98:	4b36      	ldr	r3, [pc, #216]	; (800ad74 <xTaskIncrementTick+0x150>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d104      	bne.n	800acac <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aca2:	4b37      	ldr	r3, [pc, #220]	; (800ad80 <xTaskIncrementTick+0x15c>)
 800aca4:	f04f 32ff 	mov.w	r2, #4294967295
 800aca8:	601a      	str	r2, [r3, #0]
					break;
 800acaa:	e03f      	b.n	800ad2c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acac:	4b31      	ldr	r3, [pc, #196]	; (800ad74 <xTaskIncrementTick+0x150>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	68db      	ldr	r3, [r3, #12]
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800acbc:	693a      	ldr	r2, [r7, #16]
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	429a      	cmp	r2, r3
 800acc2:	d203      	bcs.n	800accc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800acc4:	4a2e      	ldr	r2, [pc, #184]	; (800ad80 <xTaskIncrementTick+0x15c>)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800acca:	e02f      	b.n	800ad2c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	3304      	adds	r3, #4
 800acd0:	4618      	mov	r0, r3
 800acd2:	f7fe fd65 	bl	80097a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d004      	beq.n	800ace8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	3318      	adds	r3, #24
 800ace2:	4618      	mov	r0, r3
 800ace4:	f7fe fd5c 	bl	80097a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acec:	4b25      	ldr	r3, [pc, #148]	; (800ad84 <xTaskIncrementTick+0x160>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d903      	bls.n	800acfc <xTaskIncrementTick+0xd8>
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acf8:	4a22      	ldr	r2, [pc, #136]	; (800ad84 <xTaskIncrementTick+0x160>)
 800acfa:	6013      	str	r3, [r2, #0]
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad00:	4613      	mov	r3, r2
 800ad02:	009b      	lsls	r3, r3, #2
 800ad04:	4413      	add	r3, r2
 800ad06:	009b      	lsls	r3, r3, #2
 800ad08:	4a1f      	ldr	r2, [pc, #124]	; (800ad88 <xTaskIncrementTick+0x164>)
 800ad0a:	441a      	add	r2, r3
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	3304      	adds	r3, #4
 800ad10:	4619      	mov	r1, r3
 800ad12:	4610      	mov	r0, r2
 800ad14:	f7fe fce7 	bl	80096e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad1c:	4b1b      	ldr	r3, [pc, #108]	; (800ad8c <xTaskIncrementTick+0x168>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d3b8      	bcc.n	800ac98 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ad26:	2301      	movs	r3, #1
 800ad28:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad2a:	e7b5      	b.n	800ac98 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ad2c:	4b17      	ldr	r3, [pc, #92]	; (800ad8c <xTaskIncrementTick+0x168>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad32:	4915      	ldr	r1, [pc, #84]	; (800ad88 <xTaskIncrementTick+0x164>)
 800ad34:	4613      	mov	r3, r2
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	4413      	add	r3, r2
 800ad3a:	009b      	lsls	r3, r3, #2
 800ad3c:	440b      	add	r3, r1
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	d901      	bls.n	800ad48 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ad44:	2301      	movs	r3, #1
 800ad46:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ad48:	4b11      	ldr	r3, [pc, #68]	; (800ad90 <xTaskIncrementTick+0x16c>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d007      	beq.n	800ad60 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ad50:	2301      	movs	r3, #1
 800ad52:	617b      	str	r3, [r7, #20]
 800ad54:	e004      	b.n	800ad60 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ad56:	4b0f      	ldr	r3, [pc, #60]	; (800ad94 <xTaskIncrementTick+0x170>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	3301      	adds	r3, #1
 800ad5c:	4a0d      	ldr	r2, [pc, #52]	; (800ad94 <xTaskIncrementTick+0x170>)
 800ad5e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ad60:	697b      	ldr	r3, [r7, #20]
}
 800ad62:	4618      	mov	r0, r3
 800ad64:	3718      	adds	r7, #24
 800ad66:	46bd      	mov	sp, r7
 800ad68:	bd80      	pop	{r7, pc}
 800ad6a:	bf00      	nop
 800ad6c:	20001ac8 	.word	0x20001ac8
 800ad70:	20001aa4 	.word	0x20001aa4
 800ad74:	20001a58 	.word	0x20001a58
 800ad78:	20001a5c 	.word	0x20001a5c
 800ad7c:	20001ab8 	.word	0x20001ab8
 800ad80:	20001ac0 	.word	0x20001ac0
 800ad84:	20001aa8 	.word	0x20001aa8
 800ad88:	200015d0 	.word	0x200015d0
 800ad8c:	200015cc 	.word	0x200015cc
 800ad90:	20001ab4 	.word	0x20001ab4
 800ad94:	20001ab0 	.word	0x20001ab0

0800ad98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b085      	sub	sp, #20
 800ad9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ad9e:	4b2a      	ldr	r3, [pc, #168]	; (800ae48 <vTaskSwitchContext+0xb0>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d003      	beq.n	800adae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ada6:	4b29      	ldr	r3, [pc, #164]	; (800ae4c <vTaskSwitchContext+0xb4>)
 800ada8:	2201      	movs	r2, #1
 800adaa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800adac:	e046      	b.n	800ae3c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800adae:	4b27      	ldr	r3, [pc, #156]	; (800ae4c <vTaskSwitchContext+0xb4>)
 800adb0:	2200      	movs	r2, #0
 800adb2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adb4:	4b26      	ldr	r3, [pc, #152]	; (800ae50 <vTaskSwitchContext+0xb8>)
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	60fb      	str	r3, [r7, #12]
 800adba:	e010      	b.n	800adde <vTaskSwitchContext+0x46>
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d10a      	bne.n	800add8 <vTaskSwitchContext+0x40>
	__asm volatile
 800adc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adc6:	f383 8811 	msr	BASEPRI, r3
 800adca:	f3bf 8f6f 	isb	sy
 800adce:	f3bf 8f4f 	dsb	sy
 800add2:	607b      	str	r3, [r7, #4]
}
 800add4:	bf00      	nop
 800add6:	e7fe      	b.n	800add6 <vTaskSwitchContext+0x3e>
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	3b01      	subs	r3, #1
 800addc:	60fb      	str	r3, [r7, #12]
 800adde:	491d      	ldr	r1, [pc, #116]	; (800ae54 <vTaskSwitchContext+0xbc>)
 800ade0:	68fa      	ldr	r2, [r7, #12]
 800ade2:	4613      	mov	r3, r2
 800ade4:	009b      	lsls	r3, r3, #2
 800ade6:	4413      	add	r3, r2
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	440b      	add	r3, r1
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d0e4      	beq.n	800adbc <vTaskSwitchContext+0x24>
 800adf2:	68fa      	ldr	r2, [r7, #12]
 800adf4:	4613      	mov	r3, r2
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	4413      	add	r3, r2
 800adfa:	009b      	lsls	r3, r3, #2
 800adfc:	4a15      	ldr	r2, [pc, #84]	; (800ae54 <vTaskSwitchContext+0xbc>)
 800adfe:	4413      	add	r3, r2
 800ae00:	60bb      	str	r3, [r7, #8]
 800ae02:	68bb      	ldr	r3, [r7, #8]
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	685a      	ldr	r2, [r3, #4]
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	605a      	str	r2, [r3, #4]
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	685a      	ldr	r2, [r3, #4]
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	3308      	adds	r3, #8
 800ae14:	429a      	cmp	r2, r3
 800ae16:	d104      	bne.n	800ae22 <vTaskSwitchContext+0x8a>
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	685b      	ldr	r3, [r3, #4]
 800ae1c:	685a      	ldr	r2, [r3, #4]
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	605a      	str	r2, [r3, #4]
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	685b      	ldr	r3, [r3, #4]
 800ae26:	68db      	ldr	r3, [r3, #12]
 800ae28:	4a0b      	ldr	r2, [pc, #44]	; (800ae58 <vTaskSwitchContext+0xc0>)
 800ae2a:	6013      	str	r3, [r2, #0]
 800ae2c:	4a08      	ldr	r2, [pc, #32]	; (800ae50 <vTaskSwitchContext+0xb8>)
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ae32:	4b09      	ldr	r3, [pc, #36]	; (800ae58 <vTaskSwitchContext+0xc0>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	3354      	adds	r3, #84	; 0x54
 800ae38:	4a08      	ldr	r2, [pc, #32]	; (800ae5c <vTaskSwitchContext+0xc4>)
 800ae3a:	6013      	str	r3, [r2, #0]
}
 800ae3c:	bf00      	nop
 800ae3e:	3714      	adds	r7, #20
 800ae40:	46bd      	mov	sp, r7
 800ae42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae46:	4770      	bx	lr
 800ae48:	20001ac8 	.word	0x20001ac8
 800ae4c:	20001ab4 	.word	0x20001ab4
 800ae50:	20001aa8 	.word	0x20001aa8
 800ae54:	200015d0 	.word	0x200015d0
 800ae58:	200015cc 	.word	0x200015cc
 800ae5c:	200000b0 	.word	0x200000b0

0800ae60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b084      	sub	sp, #16
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d10a      	bne.n	800ae86 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ae70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae74:	f383 8811 	msr	BASEPRI, r3
 800ae78:	f3bf 8f6f 	isb	sy
 800ae7c:	f3bf 8f4f 	dsb	sy
 800ae80:	60fb      	str	r3, [r7, #12]
}
 800ae82:	bf00      	nop
 800ae84:	e7fe      	b.n	800ae84 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae86:	4b07      	ldr	r3, [pc, #28]	; (800aea4 <vTaskPlaceOnEventList+0x44>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	3318      	adds	r3, #24
 800ae8c:	4619      	mov	r1, r3
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f7fe fc4d 	bl	800972e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ae94:	2101      	movs	r1, #1
 800ae96:	6838      	ldr	r0, [r7, #0]
 800ae98:	f000 fb8e 	bl	800b5b8 <prvAddCurrentTaskToDelayedList>
}
 800ae9c:	bf00      	nop
 800ae9e:	3710      	adds	r7, #16
 800aea0:	46bd      	mov	sp, r7
 800aea2:	bd80      	pop	{r7, pc}
 800aea4:	200015cc 	.word	0x200015cc

0800aea8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b086      	sub	sp, #24
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	60f8      	str	r0, [r7, #12]
 800aeb0:	60b9      	str	r1, [r7, #8]
 800aeb2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d10a      	bne.n	800aed0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800aeba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aebe:	f383 8811 	msr	BASEPRI, r3
 800aec2:	f3bf 8f6f 	isb	sy
 800aec6:	f3bf 8f4f 	dsb	sy
 800aeca:	617b      	str	r3, [r7, #20]
}
 800aecc:	bf00      	nop
 800aece:	e7fe      	b.n	800aece <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aed0:	4b0a      	ldr	r3, [pc, #40]	; (800aefc <vTaskPlaceOnEventListRestricted+0x54>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	3318      	adds	r3, #24
 800aed6:	4619      	mov	r1, r3
 800aed8:	68f8      	ldr	r0, [r7, #12]
 800aeda:	f7fe fc04 	bl	80096e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d002      	beq.n	800aeea <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800aee4:	f04f 33ff 	mov.w	r3, #4294967295
 800aee8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aeea:	6879      	ldr	r1, [r7, #4]
 800aeec:	68b8      	ldr	r0, [r7, #8]
 800aeee:	f000 fb63 	bl	800b5b8 <prvAddCurrentTaskToDelayedList>
	}
 800aef2:	bf00      	nop
 800aef4:	3718      	adds	r7, #24
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
 800aefa:	bf00      	nop
 800aefc:	200015cc 	.word	0x200015cc

0800af00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b086      	sub	sp, #24
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	68db      	ldr	r3, [r3, #12]
 800af0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d10a      	bne.n	800af2c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800af16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af1a:	f383 8811 	msr	BASEPRI, r3
 800af1e:	f3bf 8f6f 	isb	sy
 800af22:	f3bf 8f4f 	dsb	sy
 800af26:	60fb      	str	r3, [r7, #12]
}
 800af28:	bf00      	nop
 800af2a:	e7fe      	b.n	800af2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	3318      	adds	r3, #24
 800af30:	4618      	mov	r0, r3
 800af32:	f7fe fc35 	bl	80097a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af36:	4b1e      	ldr	r3, [pc, #120]	; (800afb0 <xTaskRemoveFromEventList+0xb0>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d11d      	bne.n	800af7a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	3304      	adds	r3, #4
 800af42:	4618      	mov	r0, r3
 800af44:	f7fe fc2c 	bl	80097a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af4c:	4b19      	ldr	r3, [pc, #100]	; (800afb4 <xTaskRemoveFromEventList+0xb4>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	429a      	cmp	r2, r3
 800af52:	d903      	bls.n	800af5c <xTaskRemoveFromEventList+0x5c>
 800af54:	693b      	ldr	r3, [r7, #16]
 800af56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af58:	4a16      	ldr	r2, [pc, #88]	; (800afb4 <xTaskRemoveFromEventList+0xb4>)
 800af5a:	6013      	str	r3, [r2, #0]
 800af5c:	693b      	ldr	r3, [r7, #16]
 800af5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af60:	4613      	mov	r3, r2
 800af62:	009b      	lsls	r3, r3, #2
 800af64:	4413      	add	r3, r2
 800af66:	009b      	lsls	r3, r3, #2
 800af68:	4a13      	ldr	r2, [pc, #76]	; (800afb8 <xTaskRemoveFromEventList+0xb8>)
 800af6a:	441a      	add	r2, r3
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	3304      	adds	r3, #4
 800af70:	4619      	mov	r1, r3
 800af72:	4610      	mov	r0, r2
 800af74:	f7fe fbb7 	bl	80096e6 <vListInsertEnd>
 800af78:	e005      	b.n	800af86 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	3318      	adds	r3, #24
 800af7e:	4619      	mov	r1, r3
 800af80:	480e      	ldr	r0, [pc, #56]	; (800afbc <xTaskRemoveFromEventList+0xbc>)
 800af82:	f7fe fbb0 	bl	80096e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af8a:	4b0d      	ldr	r3, [pc, #52]	; (800afc0 <xTaskRemoveFromEventList+0xc0>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af90:	429a      	cmp	r2, r3
 800af92:	d905      	bls.n	800afa0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800af94:	2301      	movs	r3, #1
 800af96:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800af98:	4b0a      	ldr	r3, [pc, #40]	; (800afc4 <xTaskRemoveFromEventList+0xc4>)
 800af9a:	2201      	movs	r2, #1
 800af9c:	601a      	str	r2, [r3, #0]
 800af9e:	e001      	b.n	800afa4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800afa0:	2300      	movs	r3, #0
 800afa2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800afa4:	697b      	ldr	r3, [r7, #20]
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3718      	adds	r7, #24
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop
 800afb0:	20001ac8 	.word	0x20001ac8
 800afb4:	20001aa8 	.word	0x20001aa8
 800afb8:	200015d0 	.word	0x200015d0
 800afbc:	20001a60 	.word	0x20001a60
 800afc0:	200015cc 	.word	0x200015cc
 800afc4:	20001ab4 	.word	0x20001ab4

0800afc8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800afc8:	b480      	push	{r7}
 800afca:	b083      	sub	sp, #12
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800afd0:	4b06      	ldr	r3, [pc, #24]	; (800afec <vTaskInternalSetTimeOutState+0x24>)
 800afd2:	681a      	ldr	r2, [r3, #0]
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800afd8:	4b05      	ldr	r3, [pc, #20]	; (800aff0 <vTaskInternalSetTimeOutState+0x28>)
 800afda:	681a      	ldr	r2, [r3, #0]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	605a      	str	r2, [r3, #4]
}
 800afe0:	bf00      	nop
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr
 800afec:	20001ab8 	.word	0x20001ab8
 800aff0:	20001aa4 	.word	0x20001aa4

0800aff4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b088      	sub	sp, #32
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
 800affc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d10a      	bne.n	800b01a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b008:	f383 8811 	msr	BASEPRI, r3
 800b00c:	f3bf 8f6f 	isb	sy
 800b010:	f3bf 8f4f 	dsb	sy
 800b014:	613b      	str	r3, [r7, #16]
}
 800b016:	bf00      	nop
 800b018:	e7fe      	b.n	800b018 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d10a      	bne.n	800b036 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b020:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b024:	f383 8811 	msr	BASEPRI, r3
 800b028:	f3bf 8f6f 	isb	sy
 800b02c:	f3bf 8f4f 	dsb	sy
 800b030:	60fb      	str	r3, [r7, #12]
}
 800b032:	bf00      	nop
 800b034:	e7fe      	b.n	800b034 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b036:	f000 ff8d 	bl	800bf54 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b03a:	4b1d      	ldr	r3, [pc, #116]	; (800b0b0 <xTaskCheckForTimeOut+0xbc>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	685b      	ldr	r3, [r3, #4]
 800b044:	69ba      	ldr	r2, [r7, #24]
 800b046:	1ad3      	subs	r3, r2, r3
 800b048:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b052:	d102      	bne.n	800b05a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b054:	2300      	movs	r3, #0
 800b056:	61fb      	str	r3, [r7, #28]
 800b058:	e023      	b.n	800b0a2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	4b15      	ldr	r3, [pc, #84]	; (800b0b4 <xTaskCheckForTimeOut+0xc0>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	429a      	cmp	r2, r3
 800b064:	d007      	beq.n	800b076 <xTaskCheckForTimeOut+0x82>
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	69ba      	ldr	r2, [r7, #24]
 800b06c:	429a      	cmp	r2, r3
 800b06e:	d302      	bcc.n	800b076 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b070:	2301      	movs	r3, #1
 800b072:	61fb      	str	r3, [r7, #28]
 800b074:	e015      	b.n	800b0a2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	697a      	ldr	r2, [r7, #20]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d20b      	bcs.n	800b098 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	681a      	ldr	r2, [r3, #0]
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	1ad2      	subs	r2, r2, r3
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f7ff ff9b 	bl	800afc8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b092:	2300      	movs	r3, #0
 800b094:	61fb      	str	r3, [r7, #28]
 800b096:	e004      	b.n	800b0a2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	2200      	movs	r2, #0
 800b09c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b09e:	2301      	movs	r3, #1
 800b0a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b0a2:	f000 ff87 	bl	800bfb4 <vPortExitCritical>

	return xReturn;
 800b0a6:	69fb      	ldr	r3, [r7, #28]
}
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	3720      	adds	r7, #32
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	20001aa4 	.word	0x20001aa4
 800b0b4:	20001ab8 	.word	0x20001ab8

0800b0b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b0bc:	4b03      	ldr	r3, [pc, #12]	; (800b0cc <vTaskMissedYield+0x14>)
 800b0be:	2201      	movs	r2, #1
 800b0c0:	601a      	str	r2, [r3, #0]
}
 800b0c2:	bf00      	nop
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr
 800b0cc:	20001ab4 	.word	0x20001ab4

0800b0d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b082      	sub	sp, #8
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b0d8:	f000 f852 	bl	800b180 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b0dc:	4b06      	ldr	r3, [pc, #24]	; (800b0f8 <prvIdleTask+0x28>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	2b01      	cmp	r3, #1
 800b0e2:	d9f9      	bls.n	800b0d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b0e4:	4b05      	ldr	r3, [pc, #20]	; (800b0fc <prvIdleTask+0x2c>)
 800b0e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0ea:	601a      	str	r2, [r3, #0]
 800b0ec:	f3bf 8f4f 	dsb	sy
 800b0f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b0f4:	e7f0      	b.n	800b0d8 <prvIdleTask+0x8>
 800b0f6:	bf00      	nop
 800b0f8:	200015d0 	.word	0x200015d0
 800b0fc:	e000ed04 	.word	0xe000ed04

0800b100 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b082      	sub	sp, #8
 800b104:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b106:	2300      	movs	r3, #0
 800b108:	607b      	str	r3, [r7, #4]
 800b10a:	e00c      	b.n	800b126 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b10c:	687a      	ldr	r2, [r7, #4]
 800b10e:	4613      	mov	r3, r2
 800b110:	009b      	lsls	r3, r3, #2
 800b112:	4413      	add	r3, r2
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	4a12      	ldr	r2, [pc, #72]	; (800b160 <prvInitialiseTaskLists+0x60>)
 800b118:	4413      	add	r3, r2
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7fe fab6 	bl	800968c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	3301      	adds	r3, #1
 800b124:	607b      	str	r3, [r7, #4]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2b37      	cmp	r3, #55	; 0x37
 800b12a:	d9ef      	bls.n	800b10c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b12c:	480d      	ldr	r0, [pc, #52]	; (800b164 <prvInitialiseTaskLists+0x64>)
 800b12e:	f7fe faad 	bl	800968c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b132:	480d      	ldr	r0, [pc, #52]	; (800b168 <prvInitialiseTaskLists+0x68>)
 800b134:	f7fe faaa 	bl	800968c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b138:	480c      	ldr	r0, [pc, #48]	; (800b16c <prvInitialiseTaskLists+0x6c>)
 800b13a:	f7fe faa7 	bl	800968c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b13e:	480c      	ldr	r0, [pc, #48]	; (800b170 <prvInitialiseTaskLists+0x70>)
 800b140:	f7fe faa4 	bl	800968c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b144:	480b      	ldr	r0, [pc, #44]	; (800b174 <prvInitialiseTaskLists+0x74>)
 800b146:	f7fe faa1 	bl	800968c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b14a:	4b0b      	ldr	r3, [pc, #44]	; (800b178 <prvInitialiseTaskLists+0x78>)
 800b14c:	4a05      	ldr	r2, [pc, #20]	; (800b164 <prvInitialiseTaskLists+0x64>)
 800b14e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b150:	4b0a      	ldr	r3, [pc, #40]	; (800b17c <prvInitialiseTaskLists+0x7c>)
 800b152:	4a05      	ldr	r2, [pc, #20]	; (800b168 <prvInitialiseTaskLists+0x68>)
 800b154:	601a      	str	r2, [r3, #0]
}
 800b156:	bf00      	nop
 800b158:	3708      	adds	r7, #8
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	200015d0 	.word	0x200015d0
 800b164:	20001a30 	.word	0x20001a30
 800b168:	20001a44 	.word	0x20001a44
 800b16c:	20001a60 	.word	0x20001a60
 800b170:	20001a74 	.word	0x20001a74
 800b174:	20001a8c 	.word	0x20001a8c
 800b178:	20001a58 	.word	0x20001a58
 800b17c:	20001a5c 	.word	0x20001a5c

0800b180 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b082      	sub	sp, #8
 800b184:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b186:	e019      	b.n	800b1bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b188:	f000 fee4 	bl	800bf54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b18c:	4b10      	ldr	r3, [pc, #64]	; (800b1d0 <prvCheckTasksWaitingTermination+0x50>)
 800b18e:	68db      	ldr	r3, [r3, #12]
 800b190:	68db      	ldr	r3, [r3, #12]
 800b192:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	3304      	adds	r3, #4
 800b198:	4618      	mov	r0, r3
 800b19a:	f7fe fb01 	bl	80097a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b19e:	4b0d      	ldr	r3, [pc, #52]	; (800b1d4 <prvCheckTasksWaitingTermination+0x54>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	3b01      	subs	r3, #1
 800b1a4:	4a0b      	ldr	r2, [pc, #44]	; (800b1d4 <prvCheckTasksWaitingTermination+0x54>)
 800b1a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b1a8:	4b0b      	ldr	r3, [pc, #44]	; (800b1d8 <prvCheckTasksWaitingTermination+0x58>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	3b01      	subs	r3, #1
 800b1ae:	4a0a      	ldr	r2, [pc, #40]	; (800b1d8 <prvCheckTasksWaitingTermination+0x58>)
 800b1b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b1b2:	f000 feff 	bl	800bfb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 f810 	bl	800b1dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b1bc:	4b06      	ldr	r3, [pc, #24]	; (800b1d8 <prvCheckTasksWaitingTermination+0x58>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d1e1      	bne.n	800b188 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b1c4:	bf00      	nop
 800b1c6:	bf00      	nop
 800b1c8:	3708      	adds	r7, #8
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop
 800b1d0:	20001a74 	.word	0x20001a74
 800b1d4:	20001aa0 	.word	0x20001aa0
 800b1d8:	20001a88 	.word	0x20001a88

0800b1dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b084      	sub	sp, #16
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	3354      	adds	r3, #84	; 0x54
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f001 fc2d 	bl	800ca48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d108      	bne.n	800b20a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f001 f897 	bl	800c330 <vPortFree>
				vPortFree( pxTCB );
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f001 f894 	bl	800c330 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b208:	e018      	b.n	800b23c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b210:	2b01      	cmp	r3, #1
 800b212:	d103      	bne.n	800b21c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f001 f88b 	bl	800c330 <vPortFree>
	}
 800b21a:	e00f      	b.n	800b23c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b222:	2b02      	cmp	r3, #2
 800b224:	d00a      	beq.n	800b23c <prvDeleteTCB+0x60>
	__asm volatile
 800b226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b22a:	f383 8811 	msr	BASEPRI, r3
 800b22e:	f3bf 8f6f 	isb	sy
 800b232:	f3bf 8f4f 	dsb	sy
 800b236:	60fb      	str	r3, [r7, #12]
}
 800b238:	bf00      	nop
 800b23a:	e7fe      	b.n	800b23a <prvDeleteTCB+0x5e>
	}
 800b23c:	bf00      	nop
 800b23e:	3710      	adds	r7, #16
 800b240:	46bd      	mov	sp, r7
 800b242:	bd80      	pop	{r7, pc}

0800b244 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b244:	b480      	push	{r7}
 800b246:	b083      	sub	sp, #12
 800b248:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b24a:	4b0c      	ldr	r3, [pc, #48]	; (800b27c <prvResetNextTaskUnblockTime+0x38>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d104      	bne.n	800b25e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b254:	4b0a      	ldr	r3, [pc, #40]	; (800b280 <prvResetNextTaskUnblockTime+0x3c>)
 800b256:	f04f 32ff 	mov.w	r2, #4294967295
 800b25a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b25c:	e008      	b.n	800b270 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b25e:	4b07      	ldr	r3, [pc, #28]	; (800b27c <prvResetNextTaskUnblockTime+0x38>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	68db      	ldr	r3, [r3, #12]
 800b264:	68db      	ldr	r3, [r3, #12]
 800b266:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	685b      	ldr	r3, [r3, #4]
 800b26c:	4a04      	ldr	r2, [pc, #16]	; (800b280 <prvResetNextTaskUnblockTime+0x3c>)
 800b26e:	6013      	str	r3, [r2, #0]
}
 800b270:	bf00      	nop
 800b272:	370c      	adds	r7, #12
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr
 800b27c:	20001a58 	.word	0x20001a58
 800b280:	20001ac0 	.word	0x20001ac0

0800b284 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b284:	b480      	push	{r7}
 800b286:	b083      	sub	sp, #12
 800b288:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b28a:	4b05      	ldr	r3, [pc, #20]	; (800b2a0 <xTaskGetCurrentTaskHandle+0x1c>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b290:	687b      	ldr	r3, [r7, #4]
	}
 800b292:	4618      	mov	r0, r3
 800b294:	370c      	adds	r7, #12
 800b296:	46bd      	mov	sp, r7
 800b298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29c:	4770      	bx	lr
 800b29e:	bf00      	nop
 800b2a0:	200015cc 	.word	0x200015cc

0800b2a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b083      	sub	sp, #12
 800b2a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b2aa:	4b0b      	ldr	r3, [pc, #44]	; (800b2d8 <xTaskGetSchedulerState+0x34>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d102      	bne.n	800b2b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	607b      	str	r3, [r7, #4]
 800b2b6:	e008      	b.n	800b2ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2b8:	4b08      	ldr	r3, [pc, #32]	; (800b2dc <xTaskGetSchedulerState+0x38>)
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d102      	bne.n	800b2c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b2c0:	2302      	movs	r3, #2
 800b2c2:	607b      	str	r3, [r7, #4]
 800b2c4:	e001      	b.n	800b2ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b2ca:	687b      	ldr	r3, [r7, #4]
	}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	370c      	adds	r7, #12
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr
 800b2d8:	20001aac 	.word	0x20001aac
 800b2dc:	20001ac8 	.word	0x20001ac8

0800b2e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b084      	sub	sp, #16
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d051      	beq.n	800b39a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b2f6:	68bb      	ldr	r3, [r7, #8]
 800b2f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2fa:	4b2a      	ldr	r3, [pc, #168]	; (800b3a4 <xTaskPriorityInherit+0xc4>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b300:	429a      	cmp	r2, r3
 800b302:	d241      	bcs.n	800b388 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	699b      	ldr	r3, [r3, #24]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	db06      	blt.n	800b31a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b30c:	4b25      	ldr	r3, [pc, #148]	; (800b3a4 <xTaskPriorityInherit+0xc4>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b312:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	6959      	ldr	r1, [r3, #20]
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b322:	4613      	mov	r3, r2
 800b324:	009b      	lsls	r3, r3, #2
 800b326:	4413      	add	r3, r2
 800b328:	009b      	lsls	r3, r3, #2
 800b32a:	4a1f      	ldr	r2, [pc, #124]	; (800b3a8 <xTaskPriorityInherit+0xc8>)
 800b32c:	4413      	add	r3, r2
 800b32e:	4299      	cmp	r1, r3
 800b330:	d122      	bne.n	800b378 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	3304      	adds	r3, #4
 800b336:	4618      	mov	r0, r3
 800b338:	f7fe fa32 	bl	80097a0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b33c:	4b19      	ldr	r3, [pc, #100]	; (800b3a4 <xTaskPriorityInherit+0xc4>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b34a:	4b18      	ldr	r3, [pc, #96]	; (800b3ac <xTaskPriorityInherit+0xcc>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	429a      	cmp	r2, r3
 800b350:	d903      	bls.n	800b35a <xTaskPriorityInherit+0x7a>
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b356:	4a15      	ldr	r2, [pc, #84]	; (800b3ac <xTaskPriorityInherit+0xcc>)
 800b358:	6013      	str	r3, [r2, #0]
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b35e:	4613      	mov	r3, r2
 800b360:	009b      	lsls	r3, r3, #2
 800b362:	4413      	add	r3, r2
 800b364:	009b      	lsls	r3, r3, #2
 800b366:	4a10      	ldr	r2, [pc, #64]	; (800b3a8 <xTaskPriorityInherit+0xc8>)
 800b368:	441a      	add	r2, r3
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	3304      	adds	r3, #4
 800b36e:	4619      	mov	r1, r3
 800b370:	4610      	mov	r0, r2
 800b372:	f7fe f9b8 	bl	80096e6 <vListInsertEnd>
 800b376:	e004      	b.n	800b382 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b378:	4b0a      	ldr	r3, [pc, #40]	; (800b3a4 <xTaskPriorityInherit+0xc4>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b382:	2301      	movs	r3, #1
 800b384:	60fb      	str	r3, [r7, #12]
 800b386:	e008      	b.n	800b39a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b38c:	4b05      	ldr	r3, [pc, #20]	; (800b3a4 <xTaskPriorityInherit+0xc4>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b392:	429a      	cmp	r2, r3
 800b394:	d201      	bcs.n	800b39a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b396:	2301      	movs	r3, #1
 800b398:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b39a:	68fb      	ldr	r3, [r7, #12]
	}
 800b39c:	4618      	mov	r0, r3
 800b39e:	3710      	adds	r7, #16
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}
 800b3a4:	200015cc 	.word	0x200015cc
 800b3a8:	200015d0 	.word	0x200015d0
 800b3ac:	20001aa8 	.word	0x20001aa8

0800b3b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b086      	sub	sp, #24
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b3bc:	2300      	movs	r3, #0
 800b3be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d056      	beq.n	800b474 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b3c6:	4b2e      	ldr	r3, [pc, #184]	; (800b480 <xTaskPriorityDisinherit+0xd0>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	693a      	ldr	r2, [r7, #16]
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d00a      	beq.n	800b3e6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b3d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d4:	f383 8811 	msr	BASEPRI, r3
 800b3d8:	f3bf 8f6f 	isb	sy
 800b3dc:	f3bf 8f4f 	dsb	sy
 800b3e0:	60fb      	str	r3, [r7, #12]
}
 800b3e2:	bf00      	nop
 800b3e4:	e7fe      	b.n	800b3e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d10a      	bne.n	800b404 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f2:	f383 8811 	msr	BASEPRI, r3
 800b3f6:	f3bf 8f6f 	isb	sy
 800b3fa:	f3bf 8f4f 	dsb	sy
 800b3fe:	60bb      	str	r3, [r7, #8]
}
 800b400:	bf00      	nop
 800b402:	e7fe      	b.n	800b402 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b408:	1e5a      	subs	r2, r3, #1
 800b40a:	693b      	ldr	r3, [r7, #16]
 800b40c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b416:	429a      	cmp	r2, r3
 800b418:	d02c      	beq.n	800b474 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d128      	bne.n	800b474 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	3304      	adds	r3, #4
 800b426:	4618      	mov	r0, r3
 800b428:	f7fe f9ba 	bl	80097a0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b42c:	693b      	ldr	r3, [r7, #16]
 800b42e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b430:	693b      	ldr	r3, [r7, #16]
 800b432:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b434:	693b      	ldr	r3, [r7, #16]
 800b436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b438:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b440:	693b      	ldr	r3, [r7, #16]
 800b442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b444:	4b0f      	ldr	r3, [pc, #60]	; (800b484 <xTaskPriorityDisinherit+0xd4>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	429a      	cmp	r2, r3
 800b44a:	d903      	bls.n	800b454 <xTaskPriorityDisinherit+0xa4>
 800b44c:	693b      	ldr	r3, [r7, #16]
 800b44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b450:	4a0c      	ldr	r2, [pc, #48]	; (800b484 <xTaskPriorityDisinherit+0xd4>)
 800b452:	6013      	str	r3, [r2, #0]
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b458:	4613      	mov	r3, r2
 800b45a:	009b      	lsls	r3, r3, #2
 800b45c:	4413      	add	r3, r2
 800b45e:	009b      	lsls	r3, r3, #2
 800b460:	4a09      	ldr	r2, [pc, #36]	; (800b488 <xTaskPriorityDisinherit+0xd8>)
 800b462:	441a      	add	r2, r3
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	3304      	adds	r3, #4
 800b468:	4619      	mov	r1, r3
 800b46a:	4610      	mov	r0, r2
 800b46c:	f7fe f93b 	bl	80096e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b470:	2301      	movs	r3, #1
 800b472:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b474:	697b      	ldr	r3, [r7, #20]
	}
 800b476:	4618      	mov	r0, r3
 800b478:	3718      	adds	r7, #24
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}
 800b47e:	bf00      	nop
 800b480:	200015cc 	.word	0x200015cc
 800b484:	20001aa8 	.word	0x20001aa8
 800b488:	200015d0 	.word	0x200015d0

0800b48c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b088      	sub	sp, #32
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
 800b494:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b49a:	2301      	movs	r3, #1
 800b49c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d06a      	beq.n	800b57a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b4a4:	69bb      	ldr	r3, [r7, #24]
 800b4a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d10a      	bne.n	800b4c2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4b0:	f383 8811 	msr	BASEPRI, r3
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	f3bf 8f4f 	dsb	sy
 800b4bc:	60fb      	str	r3, [r7, #12]
}
 800b4be:	bf00      	nop
 800b4c0:	e7fe      	b.n	800b4c0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b4c2:	69bb      	ldr	r3, [r7, #24]
 800b4c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4c6:	683a      	ldr	r2, [r7, #0]
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	d902      	bls.n	800b4d2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	61fb      	str	r3, [r7, #28]
 800b4d0:	e002      	b.n	800b4d8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b4d2:	69bb      	ldr	r3, [r7, #24]
 800b4d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4d6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b4d8:	69bb      	ldr	r3, [r7, #24]
 800b4da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4dc:	69fa      	ldr	r2, [r7, #28]
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	d04b      	beq.n	800b57a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b4e2:	69bb      	ldr	r3, [r7, #24]
 800b4e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4e6:	697a      	ldr	r2, [r7, #20]
 800b4e8:	429a      	cmp	r2, r3
 800b4ea:	d146      	bne.n	800b57a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b4ec:	4b25      	ldr	r3, [pc, #148]	; (800b584 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	69ba      	ldr	r2, [r7, #24]
 800b4f2:	429a      	cmp	r2, r3
 800b4f4:	d10a      	bne.n	800b50c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b4f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4fa:	f383 8811 	msr	BASEPRI, r3
 800b4fe:	f3bf 8f6f 	isb	sy
 800b502:	f3bf 8f4f 	dsb	sy
 800b506:	60bb      	str	r3, [r7, #8]
}
 800b508:	bf00      	nop
 800b50a:	e7fe      	b.n	800b50a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b50c:	69bb      	ldr	r3, [r7, #24]
 800b50e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b510:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b512:	69bb      	ldr	r3, [r7, #24]
 800b514:	69fa      	ldr	r2, [r7, #28]
 800b516:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b518:	69bb      	ldr	r3, [r7, #24]
 800b51a:	699b      	ldr	r3, [r3, #24]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	db04      	blt.n	800b52a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b520:	69fb      	ldr	r3, [r7, #28]
 800b522:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b526:	69bb      	ldr	r3, [r7, #24]
 800b528:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b52a:	69bb      	ldr	r3, [r7, #24]
 800b52c:	6959      	ldr	r1, [r3, #20]
 800b52e:	693a      	ldr	r2, [r7, #16]
 800b530:	4613      	mov	r3, r2
 800b532:	009b      	lsls	r3, r3, #2
 800b534:	4413      	add	r3, r2
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	4a13      	ldr	r2, [pc, #76]	; (800b588 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b53a:	4413      	add	r3, r2
 800b53c:	4299      	cmp	r1, r3
 800b53e:	d11c      	bne.n	800b57a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b540:	69bb      	ldr	r3, [r7, #24]
 800b542:	3304      	adds	r3, #4
 800b544:	4618      	mov	r0, r3
 800b546:	f7fe f92b 	bl	80097a0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b54a:	69bb      	ldr	r3, [r7, #24]
 800b54c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b54e:	4b0f      	ldr	r3, [pc, #60]	; (800b58c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	429a      	cmp	r2, r3
 800b554:	d903      	bls.n	800b55e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800b556:	69bb      	ldr	r3, [r7, #24]
 800b558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b55a:	4a0c      	ldr	r2, [pc, #48]	; (800b58c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b55c:	6013      	str	r3, [r2, #0]
 800b55e:	69bb      	ldr	r3, [r7, #24]
 800b560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b562:	4613      	mov	r3, r2
 800b564:	009b      	lsls	r3, r3, #2
 800b566:	4413      	add	r3, r2
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	4a07      	ldr	r2, [pc, #28]	; (800b588 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b56c:	441a      	add	r2, r3
 800b56e:	69bb      	ldr	r3, [r7, #24]
 800b570:	3304      	adds	r3, #4
 800b572:	4619      	mov	r1, r3
 800b574:	4610      	mov	r0, r2
 800b576:	f7fe f8b6 	bl	80096e6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b57a:	bf00      	nop
 800b57c:	3720      	adds	r7, #32
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}
 800b582:	bf00      	nop
 800b584:	200015cc 	.word	0x200015cc
 800b588:	200015d0 	.word	0x200015d0
 800b58c:	20001aa8 	.word	0x20001aa8

0800b590 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b590:	b480      	push	{r7}
 800b592:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b594:	4b07      	ldr	r3, [pc, #28]	; (800b5b4 <pvTaskIncrementMutexHeldCount+0x24>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d004      	beq.n	800b5a6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b59c:	4b05      	ldr	r3, [pc, #20]	; (800b5b4 <pvTaskIncrementMutexHeldCount+0x24>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b5a2:	3201      	adds	r2, #1
 800b5a4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800b5a6:	4b03      	ldr	r3, [pc, #12]	; (800b5b4 <pvTaskIncrementMutexHeldCount+0x24>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
	}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr
 800b5b4:	200015cc 	.word	0x200015cc

0800b5b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b084      	sub	sp, #16
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
 800b5c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b5c2:	4b21      	ldr	r3, [pc, #132]	; (800b648 <prvAddCurrentTaskToDelayedList+0x90>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b5c8:	4b20      	ldr	r3, [pc, #128]	; (800b64c <prvAddCurrentTaskToDelayedList+0x94>)
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	3304      	adds	r3, #4
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	f7fe f8e6 	bl	80097a0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5da:	d10a      	bne.n	800b5f2 <prvAddCurrentTaskToDelayedList+0x3a>
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d007      	beq.n	800b5f2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b5e2:	4b1a      	ldr	r3, [pc, #104]	; (800b64c <prvAddCurrentTaskToDelayedList+0x94>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	3304      	adds	r3, #4
 800b5e8:	4619      	mov	r1, r3
 800b5ea:	4819      	ldr	r0, [pc, #100]	; (800b650 <prvAddCurrentTaskToDelayedList+0x98>)
 800b5ec:	f7fe f87b 	bl	80096e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b5f0:	e026      	b.n	800b640 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b5f2:	68fa      	ldr	r2, [r7, #12]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b5fa:	4b14      	ldr	r3, [pc, #80]	; (800b64c <prvAddCurrentTaskToDelayedList+0x94>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	68ba      	ldr	r2, [r7, #8]
 800b600:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b602:	68ba      	ldr	r2, [r7, #8]
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	429a      	cmp	r2, r3
 800b608:	d209      	bcs.n	800b61e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b60a:	4b12      	ldr	r3, [pc, #72]	; (800b654 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b60c:	681a      	ldr	r2, [r3, #0]
 800b60e:	4b0f      	ldr	r3, [pc, #60]	; (800b64c <prvAddCurrentTaskToDelayedList+0x94>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	3304      	adds	r3, #4
 800b614:	4619      	mov	r1, r3
 800b616:	4610      	mov	r0, r2
 800b618:	f7fe f889 	bl	800972e <vListInsert>
}
 800b61c:	e010      	b.n	800b640 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b61e:	4b0e      	ldr	r3, [pc, #56]	; (800b658 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b620:	681a      	ldr	r2, [r3, #0]
 800b622:	4b0a      	ldr	r3, [pc, #40]	; (800b64c <prvAddCurrentTaskToDelayedList+0x94>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	3304      	adds	r3, #4
 800b628:	4619      	mov	r1, r3
 800b62a:	4610      	mov	r0, r2
 800b62c:	f7fe f87f 	bl	800972e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b630:	4b0a      	ldr	r3, [pc, #40]	; (800b65c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	68ba      	ldr	r2, [r7, #8]
 800b636:	429a      	cmp	r2, r3
 800b638:	d202      	bcs.n	800b640 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b63a:	4a08      	ldr	r2, [pc, #32]	; (800b65c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	6013      	str	r3, [r2, #0]
}
 800b640:	bf00      	nop
 800b642:	3710      	adds	r7, #16
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}
 800b648:	20001aa4 	.word	0x20001aa4
 800b64c:	200015cc 	.word	0x200015cc
 800b650:	20001a8c 	.word	0x20001a8c
 800b654:	20001a5c 	.word	0x20001a5c
 800b658:	20001a58 	.word	0x20001a58
 800b65c:	20001ac0 	.word	0x20001ac0

0800b660 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b08a      	sub	sp, #40	; 0x28
 800b664:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b666:	2300      	movs	r3, #0
 800b668:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b66a:	f000 fb07 	bl	800bc7c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b66e:	4b1c      	ldr	r3, [pc, #112]	; (800b6e0 <xTimerCreateTimerTask+0x80>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d021      	beq.n	800b6ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b676:	2300      	movs	r3, #0
 800b678:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b67a:	2300      	movs	r3, #0
 800b67c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b67e:	1d3a      	adds	r2, r7, #4
 800b680:	f107 0108 	add.w	r1, r7, #8
 800b684:	f107 030c 	add.w	r3, r7, #12
 800b688:	4618      	mov	r0, r3
 800b68a:	f7fd ffe5 	bl	8009658 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b68e:	6879      	ldr	r1, [r7, #4]
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	68fa      	ldr	r2, [r7, #12]
 800b694:	9202      	str	r2, [sp, #8]
 800b696:	9301      	str	r3, [sp, #4]
 800b698:	2302      	movs	r3, #2
 800b69a:	9300      	str	r3, [sp, #0]
 800b69c:	2300      	movs	r3, #0
 800b69e:	460a      	mov	r2, r1
 800b6a0:	4910      	ldr	r1, [pc, #64]	; (800b6e4 <xTimerCreateTimerTask+0x84>)
 800b6a2:	4811      	ldr	r0, [pc, #68]	; (800b6e8 <xTimerCreateTimerTask+0x88>)
 800b6a4:	f7fe ffa6 	bl	800a5f4 <xTaskCreateStatic>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	4a10      	ldr	r2, [pc, #64]	; (800b6ec <xTimerCreateTimerTask+0x8c>)
 800b6ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b6ae:	4b0f      	ldr	r3, [pc, #60]	; (800b6ec <xTimerCreateTimerTask+0x8c>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d001      	beq.n	800b6ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b6ba:	697b      	ldr	r3, [r7, #20]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d10a      	bne.n	800b6d6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b6c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6c4:	f383 8811 	msr	BASEPRI, r3
 800b6c8:	f3bf 8f6f 	isb	sy
 800b6cc:	f3bf 8f4f 	dsb	sy
 800b6d0:	613b      	str	r3, [r7, #16]
}
 800b6d2:	bf00      	nop
 800b6d4:	e7fe      	b.n	800b6d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b6d6:	697b      	ldr	r3, [r7, #20]
}
 800b6d8:	4618      	mov	r0, r3
 800b6da:	3718      	adds	r7, #24
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	20001afc 	.word	0x20001afc
 800b6e4:	0800dcf4 	.word	0x0800dcf4
 800b6e8:	0800b825 	.word	0x0800b825
 800b6ec:	20001b00 	.word	0x20001b00

0800b6f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b08a      	sub	sp, #40	; 0x28
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	60f8      	str	r0, [r7, #12]
 800b6f8:	60b9      	str	r1, [r7, #8]
 800b6fa:	607a      	str	r2, [r7, #4]
 800b6fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b6fe:	2300      	movs	r3, #0
 800b700:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d10a      	bne.n	800b71e <xTimerGenericCommand+0x2e>
	__asm volatile
 800b708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b70c:	f383 8811 	msr	BASEPRI, r3
 800b710:	f3bf 8f6f 	isb	sy
 800b714:	f3bf 8f4f 	dsb	sy
 800b718:	623b      	str	r3, [r7, #32]
}
 800b71a:	bf00      	nop
 800b71c:	e7fe      	b.n	800b71c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b71e:	4b1a      	ldr	r3, [pc, #104]	; (800b788 <xTimerGenericCommand+0x98>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d02a      	beq.n	800b77c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	2b05      	cmp	r3, #5
 800b736:	dc18      	bgt.n	800b76a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b738:	f7ff fdb4 	bl	800b2a4 <xTaskGetSchedulerState>
 800b73c:	4603      	mov	r3, r0
 800b73e:	2b02      	cmp	r3, #2
 800b740:	d109      	bne.n	800b756 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b742:	4b11      	ldr	r3, [pc, #68]	; (800b788 <xTimerGenericCommand+0x98>)
 800b744:	6818      	ldr	r0, [r3, #0]
 800b746:	f107 0110 	add.w	r1, r7, #16
 800b74a:	2300      	movs	r3, #0
 800b74c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b74e:	f7fe fa45 	bl	8009bdc <xQueueGenericSend>
 800b752:	6278      	str	r0, [r7, #36]	; 0x24
 800b754:	e012      	b.n	800b77c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b756:	4b0c      	ldr	r3, [pc, #48]	; (800b788 <xTimerGenericCommand+0x98>)
 800b758:	6818      	ldr	r0, [r3, #0]
 800b75a:	f107 0110 	add.w	r1, r7, #16
 800b75e:	2300      	movs	r3, #0
 800b760:	2200      	movs	r2, #0
 800b762:	f7fe fa3b 	bl	8009bdc <xQueueGenericSend>
 800b766:	6278      	str	r0, [r7, #36]	; 0x24
 800b768:	e008      	b.n	800b77c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b76a:	4b07      	ldr	r3, [pc, #28]	; (800b788 <xTimerGenericCommand+0x98>)
 800b76c:	6818      	ldr	r0, [r3, #0]
 800b76e:	f107 0110 	add.w	r1, r7, #16
 800b772:	2300      	movs	r3, #0
 800b774:	683a      	ldr	r2, [r7, #0]
 800b776:	f7fe fb2f 	bl	8009dd8 <xQueueGenericSendFromISR>
 800b77a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3728      	adds	r7, #40	; 0x28
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}
 800b786:	bf00      	nop
 800b788:	20001afc 	.word	0x20001afc

0800b78c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b088      	sub	sp, #32
 800b790:	af02      	add	r7, sp, #8
 800b792:	6078      	str	r0, [r7, #4]
 800b794:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b796:	4b22      	ldr	r3, [pc, #136]	; (800b820 <prvProcessExpiredTimer+0x94>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	68db      	ldr	r3, [r3, #12]
 800b79c:	68db      	ldr	r3, [r3, #12]
 800b79e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	3304      	adds	r3, #4
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	f7fd fffb 	bl	80097a0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b7b0:	f003 0304 	and.w	r3, r3, #4
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d022      	beq.n	800b7fe <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b7b8:	697b      	ldr	r3, [r7, #20]
 800b7ba:	699a      	ldr	r2, [r3, #24]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	18d1      	adds	r1, r2, r3
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	683a      	ldr	r2, [r7, #0]
 800b7c4:	6978      	ldr	r0, [r7, #20]
 800b7c6:	f000 f8d1 	bl	800b96c <prvInsertTimerInActiveList>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d01f      	beq.n	800b810 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	9300      	str	r3, [sp, #0]
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	687a      	ldr	r2, [r7, #4]
 800b7d8:	2100      	movs	r1, #0
 800b7da:	6978      	ldr	r0, [r7, #20]
 800b7dc:	f7ff ff88 	bl	800b6f0 <xTimerGenericCommand>
 800b7e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d113      	bne.n	800b810 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b7e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ec:	f383 8811 	msr	BASEPRI, r3
 800b7f0:	f3bf 8f6f 	isb	sy
 800b7f4:	f3bf 8f4f 	dsb	sy
 800b7f8:	60fb      	str	r3, [r7, #12]
}
 800b7fa:	bf00      	nop
 800b7fc:	e7fe      	b.n	800b7fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b804:	f023 0301 	bic.w	r3, r3, #1
 800b808:	b2da      	uxtb	r2, r3
 800b80a:	697b      	ldr	r3, [r7, #20]
 800b80c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	6a1b      	ldr	r3, [r3, #32]
 800b814:	6978      	ldr	r0, [r7, #20]
 800b816:	4798      	blx	r3
}
 800b818:	bf00      	nop
 800b81a:	3718      	adds	r7, #24
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	20001af4 	.word	0x20001af4

0800b824 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b084      	sub	sp, #16
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b82c:	f107 0308 	add.w	r3, r7, #8
 800b830:	4618      	mov	r0, r3
 800b832:	f000 f857 	bl	800b8e4 <prvGetNextExpireTime>
 800b836:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	4619      	mov	r1, r3
 800b83c:	68f8      	ldr	r0, [r7, #12]
 800b83e:	f000 f803 	bl	800b848 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b842:	f000 f8d5 	bl	800b9f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b846:	e7f1      	b.n	800b82c <prvTimerTask+0x8>

0800b848 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b084      	sub	sp, #16
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
 800b850:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b852:	f7ff f92b 	bl	800aaac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b856:	f107 0308 	add.w	r3, r7, #8
 800b85a:	4618      	mov	r0, r3
 800b85c:	f000 f866 	bl	800b92c <prvSampleTimeNow>
 800b860:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d130      	bne.n	800b8ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d10a      	bne.n	800b884 <prvProcessTimerOrBlockTask+0x3c>
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	429a      	cmp	r2, r3
 800b874:	d806      	bhi.n	800b884 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b876:	f7ff f927 	bl	800aac8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b87a:	68f9      	ldr	r1, [r7, #12]
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f7ff ff85 	bl	800b78c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b882:	e024      	b.n	800b8ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d008      	beq.n	800b89c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b88a:	4b13      	ldr	r3, [pc, #76]	; (800b8d8 <prvProcessTimerOrBlockTask+0x90>)
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d101      	bne.n	800b898 <prvProcessTimerOrBlockTask+0x50>
 800b894:	2301      	movs	r3, #1
 800b896:	e000      	b.n	800b89a <prvProcessTimerOrBlockTask+0x52>
 800b898:	2300      	movs	r3, #0
 800b89a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b89c:	4b0f      	ldr	r3, [pc, #60]	; (800b8dc <prvProcessTimerOrBlockTask+0x94>)
 800b89e:	6818      	ldr	r0, [r3, #0]
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	1ad3      	subs	r3, r2, r3
 800b8a6:	683a      	ldr	r2, [r7, #0]
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	f7fe fe6f 	bl	800a58c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b8ae:	f7ff f90b 	bl	800aac8 <xTaskResumeAll>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d10a      	bne.n	800b8ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b8b8:	4b09      	ldr	r3, [pc, #36]	; (800b8e0 <prvProcessTimerOrBlockTask+0x98>)
 800b8ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8be:	601a      	str	r2, [r3, #0]
 800b8c0:	f3bf 8f4f 	dsb	sy
 800b8c4:	f3bf 8f6f 	isb	sy
}
 800b8c8:	e001      	b.n	800b8ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b8ca:	f7ff f8fd 	bl	800aac8 <xTaskResumeAll>
}
 800b8ce:	bf00      	nop
 800b8d0:	3710      	adds	r7, #16
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	bd80      	pop	{r7, pc}
 800b8d6:	bf00      	nop
 800b8d8:	20001af8 	.word	0x20001af8
 800b8dc:	20001afc 	.word	0x20001afc
 800b8e0:	e000ed04 	.word	0xe000ed04

0800b8e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b085      	sub	sp, #20
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b8ec:	4b0e      	ldr	r3, [pc, #56]	; (800b928 <prvGetNextExpireTime+0x44>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d101      	bne.n	800b8fa <prvGetNextExpireTime+0x16>
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	e000      	b.n	800b8fc <prvGetNextExpireTime+0x18>
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d105      	bne.n	800b914 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b908:	4b07      	ldr	r3, [pc, #28]	; (800b928 <prvGetNextExpireTime+0x44>)
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	68db      	ldr	r3, [r3, #12]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	60fb      	str	r3, [r7, #12]
 800b912:	e001      	b.n	800b918 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b914:	2300      	movs	r3, #0
 800b916:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b918:	68fb      	ldr	r3, [r7, #12]
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	3714      	adds	r7, #20
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr
 800b926:	bf00      	nop
 800b928:	20001af4 	.word	0x20001af4

0800b92c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b934:	f7ff f966 	bl	800ac04 <xTaskGetTickCount>
 800b938:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b93a:	4b0b      	ldr	r3, [pc, #44]	; (800b968 <prvSampleTimeNow+0x3c>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	68fa      	ldr	r2, [r7, #12]
 800b940:	429a      	cmp	r2, r3
 800b942:	d205      	bcs.n	800b950 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b944:	f000 f936 	bl	800bbb4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2201      	movs	r2, #1
 800b94c:	601a      	str	r2, [r3, #0]
 800b94e:	e002      	b.n	800b956 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2200      	movs	r2, #0
 800b954:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b956:	4a04      	ldr	r2, [pc, #16]	; (800b968 <prvSampleTimeNow+0x3c>)
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b95c:	68fb      	ldr	r3, [r7, #12]
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3710      	adds	r7, #16
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
 800b966:	bf00      	nop
 800b968:	20001b04 	.word	0x20001b04

0800b96c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b086      	sub	sp, #24
 800b970:	af00      	add	r7, sp, #0
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	607a      	str	r2, [r7, #4]
 800b978:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b97a:	2300      	movs	r3, #0
 800b97c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	68ba      	ldr	r2, [r7, #8]
 800b982:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	68fa      	ldr	r2, [r7, #12]
 800b988:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b98a:	68ba      	ldr	r2, [r7, #8]
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	429a      	cmp	r2, r3
 800b990:	d812      	bhi.n	800b9b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b992:	687a      	ldr	r2, [r7, #4]
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	1ad2      	subs	r2, r2, r3
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	699b      	ldr	r3, [r3, #24]
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d302      	bcc.n	800b9a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	617b      	str	r3, [r7, #20]
 800b9a4:	e01b      	b.n	800b9de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b9a6:	4b10      	ldr	r3, [pc, #64]	; (800b9e8 <prvInsertTimerInActiveList+0x7c>)
 800b9a8:	681a      	ldr	r2, [r3, #0]
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	3304      	adds	r3, #4
 800b9ae:	4619      	mov	r1, r3
 800b9b0:	4610      	mov	r0, r2
 800b9b2:	f7fd febc 	bl	800972e <vListInsert>
 800b9b6:	e012      	b.n	800b9de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	429a      	cmp	r2, r3
 800b9be:	d206      	bcs.n	800b9ce <prvInsertTimerInActiveList+0x62>
 800b9c0:	68ba      	ldr	r2, [r7, #8]
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	429a      	cmp	r2, r3
 800b9c6:	d302      	bcc.n	800b9ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	617b      	str	r3, [r7, #20]
 800b9cc:	e007      	b.n	800b9de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b9ce:	4b07      	ldr	r3, [pc, #28]	; (800b9ec <prvInsertTimerInActiveList+0x80>)
 800b9d0:	681a      	ldr	r2, [r3, #0]
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	3304      	adds	r3, #4
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	4610      	mov	r0, r2
 800b9da:	f7fd fea8 	bl	800972e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b9de:	697b      	ldr	r3, [r7, #20]
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	3718      	adds	r7, #24
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}
 800b9e8:	20001af8 	.word	0x20001af8
 800b9ec:	20001af4 	.word	0x20001af4

0800b9f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b08e      	sub	sp, #56	; 0x38
 800b9f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b9f6:	e0ca      	b.n	800bb8e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	da18      	bge.n	800ba30 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b9fe:	1d3b      	adds	r3, r7, #4
 800ba00:	3304      	adds	r3, #4
 800ba02:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ba04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d10a      	bne.n	800ba20 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ba0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba0e:	f383 8811 	msr	BASEPRI, r3
 800ba12:	f3bf 8f6f 	isb	sy
 800ba16:	f3bf 8f4f 	dsb	sy
 800ba1a:	61fb      	str	r3, [r7, #28]
}
 800ba1c:	bf00      	nop
 800ba1e:	e7fe      	b.n	800ba1e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ba20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba26:	6850      	ldr	r0, [r2, #4]
 800ba28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba2a:	6892      	ldr	r2, [r2, #8]
 800ba2c:	4611      	mov	r1, r2
 800ba2e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	f2c0 80aa 	blt.w	800bb8c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ba3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba3e:	695b      	ldr	r3, [r3, #20]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d004      	beq.n	800ba4e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ba44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba46:	3304      	adds	r3, #4
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f7fd fea9 	bl	80097a0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ba4e:	463b      	mov	r3, r7
 800ba50:	4618      	mov	r0, r3
 800ba52:	f7ff ff6b 	bl	800b92c <prvSampleTimeNow>
 800ba56:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2b09      	cmp	r3, #9
 800ba5c:	f200 8097 	bhi.w	800bb8e <prvProcessReceivedCommands+0x19e>
 800ba60:	a201      	add	r2, pc, #4	; (adr r2, 800ba68 <prvProcessReceivedCommands+0x78>)
 800ba62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba66:	bf00      	nop
 800ba68:	0800ba91 	.word	0x0800ba91
 800ba6c:	0800ba91 	.word	0x0800ba91
 800ba70:	0800ba91 	.word	0x0800ba91
 800ba74:	0800bb05 	.word	0x0800bb05
 800ba78:	0800bb19 	.word	0x0800bb19
 800ba7c:	0800bb63 	.word	0x0800bb63
 800ba80:	0800ba91 	.word	0x0800ba91
 800ba84:	0800ba91 	.word	0x0800ba91
 800ba88:	0800bb05 	.word	0x0800bb05
 800ba8c:	0800bb19 	.word	0x0800bb19
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ba90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ba96:	f043 0301 	orr.w	r3, r3, #1
 800ba9a:	b2da      	uxtb	r2, r3
 800ba9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800baa2:	68ba      	ldr	r2, [r7, #8]
 800baa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baa6:	699b      	ldr	r3, [r3, #24]
 800baa8:	18d1      	adds	r1, r2, r3
 800baaa:	68bb      	ldr	r3, [r7, #8]
 800baac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800baae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bab0:	f7ff ff5c 	bl	800b96c <prvInsertTimerInActiveList>
 800bab4:	4603      	mov	r3, r0
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d069      	beq.n	800bb8e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800baba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800babc:	6a1b      	ldr	r3, [r3, #32]
 800babe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bac0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bac8:	f003 0304 	and.w	r3, r3, #4
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d05e      	beq.n	800bb8e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bad0:	68ba      	ldr	r2, [r7, #8]
 800bad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bad4:	699b      	ldr	r3, [r3, #24]
 800bad6:	441a      	add	r2, r3
 800bad8:	2300      	movs	r3, #0
 800bada:	9300      	str	r3, [sp, #0]
 800badc:	2300      	movs	r3, #0
 800bade:	2100      	movs	r1, #0
 800bae0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bae2:	f7ff fe05 	bl	800b6f0 <xTimerGenericCommand>
 800bae6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bae8:	6a3b      	ldr	r3, [r7, #32]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d14f      	bne.n	800bb8e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800baee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baf2:	f383 8811 	msr	BASEPRI, r3
 800baf6:	f3bf 8f6f 	isb	sy
 800bafa:	f3bf 8f4f 	dsb	sy
 800bafe:	61bb      	str	r3, [r7, #24]
}
 800bb00:	bf00      	nop
 800bb02:	e7fe      	b.n	800bb02 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bb04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb0a:	f023 0301 	bic.w	r3, r3, #1
 800bb0e:	b2da      	uxtb	r2, r3
 800bb10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800bb16:	e03a      	b.n	800bb8e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bb18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb1e:	f043 0301 	orr.w	r3, r3, #1
 800bb22:	b2da      	uxtb	r2, r3
 800bb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bb2a:	68ba      	ldr	r2, [r7, #8]
 800bb2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb2e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bb30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb32:	699b      	ldr	r3, [r3, #24]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d10a      	bne.n	800bb4e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800bb38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb3c:	f383 8811 	msr	BASEPRI, r3
 800bb40:	f3bf 8f6f 	isb	sy
 800bb44:	f3bf 8f4f 	dsb	sy
 800bb48:	617b      	str	r3, [r7, #20]
}
 800bb4a:	bf00      	nop
 800bb4c:	e7fe      	b.n	800bb4c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bb4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb50:	699a      	ldr	r2, [r3, #24]
 800bb52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb54:	18d1      	adds	r1, r2, r3
 800bb56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb5c:	f7ff ff06 	bl	800b96c <prvInsertTimerInActiveList>
					break;
 800bb60:	e015      	b.n	800bb8e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bb62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb68:	f003 0302 	and.w	r3, r3, #2
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d103      	bne.n	800bb78 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800bb70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb72:	f000 fbdd 	bl	800c330 <vPortFree>
 800bb76:	e00a      	b.n	800bb8e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bb78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb7e:	f023 0301 	bic.w	r3, r3, #1
 800bb82:	b2da      	uxtb	r2, r3
 800bb84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bb8a:	e000      	b.n	800bb8e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800bb8c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bb8e:	4b08      	ldr	r3, [pc, #32]	; (800bbb0 <prvProcessReceivedCommands+0x1c0>)
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	1d39      	adds	r1, r7, #4
 800bb94:	2200      	movs	r2, #0
 800bb96:	4618      	mov	r0, r3
 800bb98:	f7fe f9ba 	bl	8009f10 <xQueueReceive>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	f47f af2a 	bne.w	800b9f8 <prvProcessReceivedCommands+0x8>
	}
}
 800bba4:	bf00      	nop
 800bba6:	bf00      	nop
 800bba8:	3730      	adds	r7, #48	; 0x30
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}
 800bbae:	bf00      	nop
 800bbb0:	20001afc 	.word	0x20001afc

0800bbb4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b088      	sub	sp, #32
 800bbb8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bbba:	e048      	b.n	800bc4e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bbbc:	4b2d      	ldr	r3, [pc, #180]	; (800bc74 <prvSwitchTimerLists+0xc0>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	68db      	ldr	r3, [r3, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbc6:	4b2b      	ldr	r3, [pc, #172]	; (800bc74 <prvSwitchTimerLists+0xc0>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	68db      	ldr	r3, [r3, #12]
 800bbcc:	68db      	ldr	r3, [r3, #12]
 800bbce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	3304      	adds	r3, #4
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	f7fd fde3 	bl	80097a0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	6a1b      	ldr	r3, [r3, #32]
 800bbde:	68f8      	ldr	r0, [r7, #12]
 800bbe0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bbe8:	f003 0304 	and.w	r3, r3, #4
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d02e      	beq.n	800bc4e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	699b      	ldr	r3, [r3, #24]
 800bbf4:	693a      	ldr	r2, [r7, #16]
 800bbf6:	4413      	add	r3, r2
 800bbf8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bbfa:	68ba      	ldr	r2, [r7, #8]
 800bbfc:	693b      	ldr	r3, [r7, #16]
 800bbfe:	429a      	cmp	r2, r3
 800bc00:	d90e      	bls.n	800bc20 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	68ba      	ldr	r2, [r7, #8]
 800bc06:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	68fa      	ldr	r2, [r7, #12]
 800bc0c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bc0e:	4b19      	ldr	r3, [pc, #100]	; (800bc74 <prvSwitchTimerLists+0xc0>)
 800bc10:	681a      	ldr	r2, [r3, #0]
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	3304      	adds	r3, #4
 800bc16:	4619      	mov	r1, r3
 800bc18:	4610      	mov	r0, r2
 800bc1a:	f7fd fd88 	bl	800972e <vListInsert>
 800bc1e:	e016      	b.n	800bc4e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bc20:	2300      	movs	r3, #0
 800bc22:	9300      	str	r3, [sp, #0]
 800bc24:	2300      	movs	r3, #0
 800bc26:	693a      	ldr	r2, [r7, #16]
 800bc28:	2100      	movs	r1, #0
 800bc2a:	68f8      	ldr	r0, [r7, #12]
 800bc2c:	f7ff fd60 	bl	800b6f0 <xTimerGenericCommand>
 800bc30:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d10a      	bne.n	800bc4e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800bc38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc3c:	f383 8811 	msr	BASEPRI, r3
 800bc40:	f3bf 8f6f 	isb	sy
 800bc44:	f3bf 8f4f 	dsb	sy
 800bc48:	603b      	str	r3, [r7, #0]
}
 800bc4a:	bf00      	nop
 800bc4c:	e7fe      	b.n	800bc4c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bc4e:	4b09      	ldr	r3, [pc, #36]	; (800bc74 <prvSwitchTimerLists+0xc0>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d1b1      	bne.n	800bbbc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bc58:	4b06      	ldr	r3, [pc, #24]	; (800bc74 <prvSwitchTimerLists+0xc0>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bc5e:	4b06      	ldr	r3, [pc, #24]	; (800bc78 <prvSwitchTimerLists+0xc4>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4a04      	ldr	r2, [pc, #16]	; (800bc74 <prvSwitchTimerLists+0xc0>)
 800bc64:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bc66:	4a04      	ldr	r2, [pc, #16]	; (800bc78 <prvSwitchTimerLists+0xc4>)
 800bc68:	697b      	ldr	r3, [r7, #20]
 800bc6a:	6013      	str	r3, [r2, #0]
}
 800bc6c:	bf00      	nop
 800bc6e:	3718      	adds	r7, #24
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}
 800bc74:	20001af4 	.word	0x20001af4
 800bc78:	20001af8 	.word	0x20001af8

0800bc7c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b082      	sub	sp, #8
 800bc80:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bc82:	f000 f967 	bl	800bf54 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bc86:	4b15      	ldr	r3, [pc, #84]	; (800bcdc <prvCheckForValidListAndQueue+0x60>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d120      	bne.n	800bcd0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bc8e:	4814      	ldr	r0, [pc, #80]	; (800bce0 <prvCheckForValidListAndQueue+0x64>)
 800bc90:	f7fd fcfc 	bl	800968c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bc94:	4813      	ldr	r0, [pc, #76]	; (800bce4 <prvCheckForValidListAndQueue+0x68>)
 800bc96:	f7fd fcf9 	bl	800968c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bc9a:	4b13      	ldr	r3, [pc, #76]	; (800bce8 <prvCheckForValidListAndQueue+0x6c>)
 800bc9c:	4a10      	ldr	r2, [pc, #64]	; (800bce0 <prvCheckForValidListAndQueue+0x64>)
 800bc9e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bca0:	4b12      	ldr	r3, [pc, #72]	; (800bcec <prvCheckForValidListAndQueue+0x70>)
 800bca2:	4a10      	ldr	r2, [pc, #64]	; (800bce4 <prvCheckForValidListAndQueue+0x68>)
 800bca4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bca6:	2300      	movs	r3, #0
 800bca8:	9300      	str	r3, [sp, #0]
 800bcaa:	4b11      	ldr	r3, [pc, #68]	; (800bcf0 <prvCheckForValidListAndQueue+0x74>)
 800bcac:	4a11      	ldr	r2, [pc, #68]	; (800bcf4 <prvCheckForValidListAndQueue+0x78>)
 800bcae:	2110      	movs	r1, #16
 800bcb0:	200a      	movs	r0, #10
 800bcb2:	f7fd fe07 	bl	80098c4 <xQueueGenericCreateStatic>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	4a08      	ldr	r2, [pc, #32]	; (800bcdc <prvCheckForValidListAndQueue+0x60>)
 800bcba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bcbc:	4b07      	ldr	r3, [pc, #28]	; (800bcdc <prvCheckForValidListAndQueue+0x60>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d005      	beq.n	800bcd0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bcc4:	4b05      	ldr	r3, [pc, #20]	; (800bcdc <prvCheckForValidListAndQueue+0x60>)
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	490b      	ldr	r1, [pc, #44]	; (800bcf8 <prvCheckForValidListAndQueue+0x7c>)
 800bcca:	4618      	mov	r0, r3
 800bccc:	f7fe fc34 	bl	800a538 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bcd0:	f000 f970 	bl	800bfb4 <vPortExitCritical>
}
 800bcd4:	bf00      	nop
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}
 800bcda:	bf00      	nop
 800bcdc:	20001afc 	.word	0x20001afc
 800bce0:	20001acc 	.word	0x20001acc
 800bce4:	20001ae0 	.word	0x20001ae0
 800bce8:	20001af4 	.word	0x20001af4
 800bcec:	20001af8 	.word	0x20001af8
 800bcf0:	20001ba8 	.word	0x20001ba8
 800bcf4:	20001b08 	.word	0x20001b08
 800bcf8:	0800dcfc 	.word	0x0800dcfc

0800bcfc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b085      	sub	sp, #20
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	60f8      	str	r0, [r7, #12]
 800bd04:	60b9      	str	r1, [r7, #8]
 800bd06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	3b04      	subs	r3, #4
 800bd0c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bd14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	3b04      	subs	r3, #4
 800bd1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	f023 0201 	bic.w	r2, r3, #1
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	3b04      	subs	r3, #4
 800bd2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bd2c:	4a0c      	ldr	r2, [pc, #48]	; (800bd60 <pxPortInitialiseStack+0x64>)
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	3b14      	subs	r3, #20
 800bd36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bd38:	687a      	ldr	r2, [r7, #4]
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	3b04      	subs	r3, #4
 800bd42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f06f 0202 	mvn.w	r2, #2
 800bd4a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	3b20      	subs	r3, #32
 800bd50:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bd52:	68fb      	ldr	r3, [r7, #12]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3714      	adds	r7, #20
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr
 800bd60:	0800bd65 	.word	0x0800bd65

0800bd64 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bd64:	b480      	push	{r7}
 800bd66:	b085      	sub	sp, #20
 800bd68:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bd6e:	4b12      	ldr	r3, [pc, #72]	; (800bdb8 <prvTaskExitError+0x54>)
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd76:	d00a      	beq.n	800bd8e <prvTaskExitError+0x2a>
	__asm volatile
 800bd78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd7c:	f383 8811 	msr	BASEPRI, r3
 800bd80:	f3bf 8f6f 	isb	sy
 800bd84:	f3bf 8f4f 	dsb	sy
 800bd88:	60fb      	str	r3, [r7, #12]
}
 800bd8a:	bf00      	nop
 800bd8c:	e7fe      	b.n	800bd8c <prvTaskExitError+0x28>
	__asm volatile
 800bd8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd92:	f383 8811 	msr	BASEPRI, r3
 800bd96:	f3bf 8f6f 	isb	sy
 800bd9a:	f3bf 8f4f 	dsb	sy
 800bd9e:	60bb      	str	r3, [r7, #8]
}
 800bda0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bda2:	bf00      	nop
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d0fc      	beq.n	800bda4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bdaa:	bf00      	nop
 800bdac:	bf00      	nop
 800bdae:	3714      	adds	r7, #20
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr
 800bdb8:	200000ac 	.word	0x200000ac
 800bdbc:	00000000 	.word	0x00000000

0800bdc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bdc0:	4b07      	ldr	r3, [pc, #28]	; (800bde0 <pxCurrentTCBConst2>)
 800bdc2:	6819      	ldr	r1, [r3, #0]
 800bdc4:	6808      	ldr	r0, [r1, #0]
 800bdc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdca:	f380 8809 	msr	PSP, r0
 800bdce:	f3bf 8f6f 	isb	sy
 800bdd2:	f04f 0000 	mov.w	r0, #0
 800bdd6:	f380 8811 	msr	BASEPRI, r0
 800bdda:	4770      	bx	lr
 800bddc:	f3af 8000 	nop.w

0800bde0 <pxCurrentTCBConst2>:
 800bde0:	200015cc 	.word	0x200015cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bde4:	bf00      	nop
 800bde6:	bf00      	nop

0800bde8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bde8:	4808      	ldr	r0, [pc, #32]	; (800be0c <prvPortStartFirstTask+0x24>)
 800bdea:	6800      	ldr	r0, [r0, #0]
 800bdec:	6800      	ldr	r0, [r0, #0]
 800bdee:	f380 8808 	msr	MSP, r0
 800bdf2:	f04f 0000 	mov.w	r0, #0
 800bdf6:	f380 8814 	msr	CONTROL, r0
 800bdfa:	b662      	cpsie	i
 800bdfc:	b661      	cpsie	f
 800bdfe:	f3bf 8f4f 	dsb	sy
 800be02:	f3bf 8f6f 	isb	sy
 800be06:	df00      	svc	0
 800be08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800be0a:	bf00      	nop
 800be0c:	e000ed08 	.word	0xe000ed08

0800be10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b086      	sub	sp, #24
 800be14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800be16:	4b46      	ldr	r3, [pc, #280]	; (800bf30 <xPortStartScheduler+0x120>)
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	4a46      	ldr	r2, [pc, #280]	; (800bf34 <xPortStartScheduler+0x124>)
 800be1c:	4293      	cmp	r3, r2
 800be1e:	d10a      	bne.n	800be36 <xPortStartScheduler+0x26>
	__asm volatile
 800be20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be24:	f383 8811 	msr	BASEPRI, r3
 800be28:	f3bf 8f6f 	isb	sy
 800be2c:	f3bf 8f4f 	dsb	sy
 800be30:	613b      	str	r3, [r7, #16]
}
 800be32:	bf00      	nop
 800be34:	e7fe      	b.n	800be34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800be36:	4b3e      	ldr	r3, [pc, #248]	; (800bf30 <xPortStartScheduler+0x120>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	4a3f      	ldr	r2, [pc, #252]	; (800bf38 <xPortStartScheduler+0x128>)
 800be3c:	4293      	cmp	r3, r2
 800be3e:	d10a      	bne.n	800be56 <xPortStartScheduler+0x46>
	__asm volatile
 800be40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be44:	f383 8811 	msr	BASEPRI, r3
 800be48:	f3bf 8f6f 	isb	sy
 800be4c:	f3bf 8f4f 	dsb	sy
 800be50:	60fb      	str	r3, [r7, #12]
}
 800be52:	bf00      	nop
 800be54:	e7fe      	b.n	800be54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800be56:	4b39      	ldr	r3, [pc, #228]	; (800bf3c <xPortStartScheduler+0x12c>)
 800be58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	781b      	ldrb	r3, [r3, #0]
 800be5e:	b2db      	uxtb	r3, r3
 800be60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800be62:	697b      	ldr	r3, [r7, #20]
 800be64:	22ff      	movs	r2, #255	; 0xff
 800be66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	781b      	ldrb	r3, [r3, #0]
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800be70:	78fb      	ldrb	r3, [r7, #3]
 800be72:	b2db      	uxtb	r3, r3
 800be74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800be78:	b2da      	uxtb	r2, r3
 800be7a:	4b31      	ldr	r3, [pc, #196]	; (800bf40 <xPortStartScheduler+0x130>)
 800be7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800be7e:	4b31      	ldr	r3, [pc, #196]	; (800bf44 <xPortStartScheduler+0x134>)
 800be80:	2207      	movs	r2, #7
 800be82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800be84:	e009      	b.n	800be9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800be86:	4b2f      	ldr	r3, [pc, #188]	; (800bf44 <xPortStartScheduler+0x134>)
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	3b01      	subs	r3, #1
 800be8c:	4a2d      	ldr	r2, [pc, #180]	; (800bf44 <xPortStartScheduler+0x134>)
 800be8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800be90:	78fb      	ldrb	r3, [r7, #3]
 800be92:	b2db      	uxtb	r3, r3
 800be94:	005b      	lsls	r3, r3, #1
 800be96:	b2db      	uxtb	r3, r3
 800be98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800be9a:	78fb      	ldrb	r3, [r7, #3]
 800be9c:	b2db      	uxtb	r3, r3
 800be9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bea2:	2b80      	cmp	r3, #128	; 0x80
 800bea4:	d0ef      	beq.n	800be86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bea6:	4b27      	ldr	r3, [pc, #156]	; (800bf44 <xPortStartScheduler+0x134>)
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f1c3 0307 	rsb	r3, r3, #7
 800beae:	2b04      	cmp	r3, #4
 800beb0:	d00a      	beq.n	800bec8 <xPortStartScheduler+0xb8>
	__asm volatile
 800beb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb6:	f383 8811 	msr	BASEPRI, r3
 800beba:	f3bf 8f6f 	isb	sy
 800bebe:	f3bf 8f4f 	dsb	sy
 800bec2:	60bb      	str	r3, [r7, #8]
}
 800bec4:	bf00      	nop
 800bec6:	e7fe      	b.n	800bec6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bec8:	4b1e      	ldr	r3, [pc, #120]	; (800bf44 <xPortStartScheduler+0x134>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	021b      	lsls	r3, r3, #8
 800bece:	4a1d      	ldr	r2, [pc, #116]	; (800bf44 <xPortStartScheduler+0x134>)
 800bed0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bed2:	4b1c      	ldr	r3, [pc, #112]	; (800bf44 <xPortStartScheduler+0x134>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800beda:	4a1a      	ldr	r2, [pc, #104]	; (800bf44 <xPortStartScheduler+0x134>)
 800bedc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	b2da      	uxtb	r2, r3
 800bee2:	697b      	ldr	r3, [r7, #20]
 800bee4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bee6:	4b18      	ldr	r3, [pc, #96]	; (800bf48 <xPortStartScheduler+0x138>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	4a17      	ldr	r2, [pc, #92]	; (800bf48 <xPortStartScheduler+0x138>)
 800beec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bef0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bef2:	4b15      	ldr	r3, [pc, #84]	; (800bf48 <xPortStartScheduler+0x138>)
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	4a14      	ldr	r2, [pc, #80]	; (800bf48 <xPortStartScheduler+0x138>)
 800bef8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800befc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800befe:	f000 f8dd 	bl	800c0bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bf02:	4b12      	ldr	r3, [pc, #72]	; (800bf4c <xPortStartScheduler+0x13c>)
 800bf04:	2200      	movs	r2, #0
 800bf06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bf08:	f000 f8fc 	bl	800c104 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bf0c:	4b10      	ldr	r3, [pc, #64]	; (800bf50 <xPortStartScheduler+0x140>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4a0f      	ldr	r2, [pc, #60]	; (800bf50 <xPortStartScheduler+0x140>)
 800bf12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bf16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bf18:	f7ff ff66 	bl	800bde8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bf1c:	f7fe ff3c 	bl	800ad98 <vTaskSwitchContext>
	prvTaskExitError();
 800bf20:	f7ff ff20 	bl	800bd64 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bf24:	2300      	movs	r3, #0
}
 800bf26:	4618      	mov	r0, r3
 800bf28:	3718      	adds	r7, #24
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}
 800bf2e:	bf00      	nop
 800bf30:	e000ed00 	.word	0xe000ed00
 800bf34:	410fc271 	.word	0x410fc271
 800bf38:	410fc270 	.word	0x410fc270
 800bf3c:	e000e400 	.word	0xe000e400
 800bf40:	20001bf8 	.word	0x20001bf8
 800bf44:	20001bfc 	.word	0x20001bfc
 800bf48:	e000ed20 	.word	0xe000ed20
 800bf4c:	200000ac 	.word	0x200000ac
 800bf50:	e000ef34 	.word	0xe000ef34

0800bf54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bf54:	b480      	push	{r7}
 800bf56:	b083      	sub	sp, #12
 800bf58:	af00      	add	r7, sp, #0
	__asm volatile
 800bf5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf5e:	f383 8811 	msr	BASEPRI, r3
 800bf62:	f3bf 8f6f 	isb	sy
 800bf66:	f3bf 8f4f 	dsb	sy
 800bf6a:	607b      	str	r3, [r7, #4]
}
 800bf6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bf6e:	4b0f      	ldr	r3, [pc, #60]	; (800bfac <vPortEnterCritical+0x58>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	3301      	adds	r3, #1
 800bf74:	4a0d      	ldr	r2, [pc, #52]	; (800bfac <vPortEnterCritical+0x58>)
 800bf76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bf78:	4b0c      	ldr	r3, [pc, #48]	; (800bfac <vPortEnterCritical+0x58>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	2b01      	cmp	r3, #1
 800bf7e:	d10f      	bne.n	800bfa0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bf80:	4b0b      	ldr	r3, [pc, #44]	; (800bfb0 <vPortEnterCritical+0x5c>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	b2db      	uxtb	r3, r3
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d00a      	beq.n	800bfa0 <vPortEnterCritical+0x4c>
	__asm volatile
 800bf8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf8e:	f383 8811 	msr	BASEPRI, r3
 800bf92:	f3bf 8f6f 	isb	sy
 800bf96:	f3bf 8f4f 	dsb	sy
 800bf9a:	603b      	str	r3, [r7, #0]
}
 800bf9c:	bf00      	nop
 800bf9e:	e7fe      	b.n	800bf9e <vPortEnterCritical+0x4a>
	}
}
 800bfa0:	bf00      	nop
 800bfa2:	370c      	adds	r7, #12
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfaa:	4770      	bx	lr
 800bfac:	200000ac 	.word	0x200000ac
 800bfb0:	e000ed04 	.word	0xe000ed04

0800bfb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b083      	sub	sp, #12
 800bfb8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bfba:	4b12      	ldr	r3, [pc, #72]	; (800c004 <vPortExitCritical+0x50>)
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d10a      	bne.n	800bfd8 <vPortExitCritical+0x24>
	__asm volatile
 800bfc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfc6:	f383 8811 	msr	BASEPRI, r3
 800bfca:	f3bf 8f6f 	isb	sy
 800bfce:	f3bf 8f4f 	dsb	sy
 800bfd2:	607b      	str	r3, [r7, #4]
}
 800bfd4:	bf00      	nop
 800bfd6:	e7fe      	b.n	800bfd6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bfd8:	4b0a      	ldr	r3, [pc, #40]	; (800c004 <vPortExitCritical+0x50>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	3b01      	subs	r3, #1
 800bfde:	4a09      	ldr	r2, [pc, #36]	; (800c004 <vPortExitCritical+0x50>)
 800bfe0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bfe2:	4b08      	ldr	r3, [pc, #32]	; (800c004 <vPortExitCritical+0x50>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d105      	bne.n	800bff6 <vPortExitCritical+0x42>
 800bfea:	2300      	movs	r3, #0
 800bfec:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	f383 8811 	msr	BASEPRI, r3
}
 800bff4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bff6:	bf00      	nop
 800bff8:	370c      	adds	r7, #12
 800bffa:	46bd      	mov	sp, r7
 800bffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c000:	4770      	bx	lr
 800c002:	bf00      	nop
 800c004:	200000ac 	.word	0x200000ac
	...

0800c010 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c010:	f3ef 8009 	mrs	r0, PSP
 800c014:	f3bf 8f6f 	isb	sy
 800c018:	4b15      	ldr	r3, [pc, #84]	; (800c070 <pxCurrentTCBConst>)
 800c01a:	681a      	ldr	r2, [r3, #0]
 800c01c:	f01e 0f10 	tst.w	lr, #16
 800c020:	bf08      	it	eq
 800c022:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c026:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c02a:	6010      	str	r0, [r2, #0]
 800c02c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c030:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c034:	f380 8811 	msr	BASEPRI, r0
 800c038:	f3bf 8f4f 	dsb	sy
 800c03c:	f3bf 8f6f 	isb	sy
 800c040:	f7fe feaa 	bl	800ad98 <vTaskSwitchContext>
 800c044:	f04f 0000 	mov.w	r0, #0
 800c048:	f380 8811 	msr	BASEPRI, r0
 800c04c:	bc09      	pop	{r0, r3}
 800c04e:	6819      	ldr	r1, [r3, #0]
 800c050:	6808      	ldr	r0, [r1, #0]
 800c052:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c056:	f01e 0f10 	tst.w	lr, #16
 800c05a:	bf08      	it	eq
 800c05c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c060:	f380 8809 	msr	PSP, r0
 800c064:	f3bf 8f6f 	isb	sy
 800c068:	4770      	bx	lr
 800c06a:	bf00      	nop
 800c06c:	f3af 8000 	nop.w

0800c070 <pxCurrentTCBConst>:
 800c070:	200015cc 	.word	0x200015cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c074:	bf00      	nop
 800c076:	bf00      	nop

0800c078 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b082      	sub	sp, #8
 800c07c:	af00      	add	r7, sp, #0
	__asm volatile
 800c07e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c082:	f383 8811 	msr	BASEPRI, r3
 800c086:	f3bf 8f6f 	isb	sy
 800c08a:	f3bf 8f4f 	dsb	sy
 800c08e:	607b      	str	r3, [r7, #4]
}
 800c090:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c092:	f7fe fdc7 	bl	800ac24 <xTaskIncrementTick>
 800c096:	4603      	mov	r3, r0
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d003      	beq.n	800c0a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c09c:	4b06      	ldr	r3, [pc, #24]	; (800c0b8 <xPortSysTickHandler+0x40>)
 800c09e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0a2:	601a      	str	r2, [r3, #0]
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	f383 8811 	msr	BASEPRI, r3
}
 800c0ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c0b0:	bf00      	nop
 800c0b2:	3708      	adds	r7, #8
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bd80      	pop	{r7, pc}
 800c0b8:	e000ed04 	.word	0xe000ed04

0800c0bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c0bc:	b480      	push	{r7}
 800c0be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c0c0:	4b0b      	ldr	r3, [pc, #44]	; (800c0f0 <vPortSetupTimerInterrupt+0x34>)
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c0c6:	4b0b      	ldr	r3, [pc, #44]	; (800c0f4 <vPortSetupTimerInterrupt+0x38>)
 800c0c8:	2200      	movs	r2, #0
 800c0ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c0cc:	4b0a      	ldr	r3, [pc, #40]	; (800c0f8 <vPortSetupTimerInterrupt+0x3c>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	4a0a      	ldr	r2, [pc, #40]	; (800c0fc <vPortSetupTimerInterrupt+0x40>)
 800c0d2:	fba2 2303 	umull	r2, r3, r2, r3
 800c0d6:	099b      	lsrs	r3, r3, #6
 800c0d8:	4a09      	ldr	r2, [pc, #36]	; (800c100 <vPortSetupTimerInterrupt+0x44>)
 800c0da:	3b01      	subs	r3, #1
 800c0dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c0de:	4b04      	ldr	r3, [pc, #16]	; (800c0f0 <vPortSetupTimerInterrupt+0x34>)
 800c0e0:	2207      	movs	r2, #7
 800c0e2:	601a      	str	r2, [r3, #0]
}
 800c0e4:	bf00      	nop
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ec:	4770      	bx	lr
 800c0ee:	bf00      	nop
 800c0f0:	e000e010 	.word	0xe000e010
 800c0f4:	e000e018 	.word	0xe000e018
 800c0f8:	200000a0 	.word	0x200000a0
 800c0fc:	10624dd3 	.word	0x10624dd3
 800c100:	e000e014 	.word	0xe000e014

0800c104 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c104:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c114 <vPortEnableVFP+0x10>
 800c108:	6801      	ldr	r1, [r0, #0]
 800c10a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c10e:	6001      	str	r1, [r0, #0]
 800c110:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c112:	bf00      	nop
 800c114:	e000ed88 	.word	0xe000ed88

0800c118 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c118:	b480      	push	{r7}
 800c11a:	b085      	sub	sp, #20
 800c11c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c11e:	f3ef 8305 	mrs	r3, IPSR
 800c122:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	2b0f      	cmp	r3, #15
 800c128:	d914      	bls.n	800c154 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c12a:	4a17      	ldr	r2, [pc, #92]	; (800c188 <vPortValidateInterruptPriority+0x70>)
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	4413      	add	r3, r2
 800c130:	781b      	ldrb	r3, [r3, #0]
 800c132:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c134:	4b15      	ldr	r3, [pc, #84]	; (800c18c <vPortValidateInterruptPriority+0x74>)
 800c136:	781b      	ldrb	r3, [r3, #0]
 800c138:	7afa      	ldrb	r2, [r7, #11]
 800c13a:	429a      	cmp	r2, r3
 800c13c:	d20a      	bcs.n	800c154 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c142:	f383 8811 	msr	BASEPRI, r3
 800c146:	f3bf 8f6f 	isb	sy
 800c14a:	f3bf 8f4f 	dsb	sy
 800c14e:	607b      	str	r3, [r7, #4]
}
 800c150:	bf00      	nop
 800c152:	e7fe      	b.n	800c152 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c154:	4b0e      	ldr	r3, [pc, #56]	; (800c190 <vPortValidateInterruptPriority+0x78>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c15c:	4b0d      	ldr	r3, [pc, #52]	; (800c194 <vPortValidateInterruptPriority+0x7c>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	429a      	cmp	r2, r3
 800c162:	d90a      	bls.n	800c17a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c164:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c168:	f383 8811 	msr	BASEPRI, r3
 800c16c:	f3bf 8f6f 	isb	sy
 800c170:	f3bf 8f4f 	dsb	sy
 800c174:	603b      	str	r3, [r7, #0]
}
 800c176:	bf00      	nop
 800c178:	e7fe      	b.n	800c178 <vPortValidateInterruptPriority+0x60>
	}
 800c17a:	bf00      	nop
 800c17c:	3714      	adds	r7, #20
 800c17e:	46bd      	mov	sp, r7
 800c180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c184:	4770      	bx	lr
 800c186:	bf00      	nop
 800c188:	e000e3f0 	.word	0xe000e3f0
 800c18c:	20001bf8 	.word	0x20001bf8
 800c190:	e000ed0c 	.word	0xe000ed0c
 800c194:	20001bfc 	.word	0x20001bfc

0800c198 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b08a      	sub	sp, #40	; 0x28
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c1a4:	f7fe fc82 	bl	800aaac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c1a8:	4b5b      	ldr	r3, [pc, #364]	; (800c318 <pvPortMalloc+0x180>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d101      	bne.n	800c1b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c1b0:	f000 f920 	bl	800c3f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c1b4:	4b59      	ldr	r3, [pc, #356]	; (800c31c <pvPortMalloc+0x184>)
 800c1b6:	681a      	ldr	r2, [r3, #0]
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	4013      	ands	r3, r2
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	f040 8093 	bne.w	800c2e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d01d      	beq.n	800c204 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c1c8:	2208      	movs	r2, #8
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	4413      	add	r3, r2
 800c1ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f003 0307 	and.w	r3, r3, #7
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d014      	beq.n	800c204 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	f023 0307 	bic.w	r3, r3, #7
 800c1e0:	3308      	adds	r3, #8
 800c1e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	f003 0307 	and.w	r3, r3, #7
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d00a      	beq.n	800c204 <pvPortMalloc+0x6c>
	__asm volatile
 800c1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1f2:	f383 8811 	msr	BASEPRI, r3
 800c1f6:	f3bf 8f6f 	isb	sy
 800c1fa:	f3bf 8f4f 	dsb	sy
 800c1fe:	617b      	str	r3, [r7, #20]
}
 800c200:	bf00      	nop
 800c202:	e7fe      	b.n	800c202 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d06e      	beq.n	800c2e8 <pvPortMalloc+0x150>
 800c20a:	4b45      	ldr	r3, [pc, #276]	; (800c320 <pvPortMalloc+0x188>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	687a      	ldr	r2, [r7, #4]
 800c210:	429a      	cmp	r2, r3
 800c212:	d869      	bhi.n	800c2e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c214:	4b43      	ldr	r3, [pc, #268]	; (800c324 <pvPortMalloc+0x18c>)
 800c216:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c218:	4b42      	ldr	r3, [pc, #264]	; (800c324 <pvPortMalloc+0x18c>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c21e:	e004      	b.n	800c22a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c222:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c22c:	685b      	ldr	r3, [r3, #4]
 800c22e:	687a      	ldr	r2, [r7, #4]
 800c230:	429a      	cmp	r2, r3
 800c232:	d903      	bls.n	800c23c <pvPortMalloc+0xa4>
 800c234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d1f1      	bne.n	800c220 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c23c:	4b36      	ldr	r3, [pc, #216]	; (800c318 <pvPortMalloc+0x180>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c242:	429a      	cmp	r2, r3
 800c244:	d050      	beq.n	800c2e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c246:	6a3b      	ldr	r3, [r7, #32]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	2208      	movs	r2, #8
 800c24c:	4413      	add	r3, r2
 800c24e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c252:	681a      	ldr	r2, [r3, #0]
 800c254:	6a3b      	ldr	r3, [r7, #32]
 800c256:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c25a:	685a      	ldr	r2, [r3, #4]
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	1ad2      	subs	r2, r2, r3
 800c260:	2308      	movs	r3, #8
 800c262:	005b      	lsls	r3, r3, #1
 800c264:	429a      	cmp	r2, r3
 800c266:	d91f      	bls.n	800c2a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	4413      	add	r3, r2
 800c26e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c270:	69bb      	ldr	r3, [r7, #24]
 800c272:	f003 0307 	and.w	r3, r3, #7
 800c276:	2b00      	cmp	r3, #0
 800c278:	d00a      	beq.n	800c290 <pvPortMalloc+0xf8>
	__asm volatile
 800c27a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c27e:	f383 8811 	msr	BASEPRI, r3
 800c282:	f3bf 8f6f 	isb	sy
 800c286:	f3bf 8f4f 	dsb	sy
 800c28a:	613b      	str	r3, [r7, #16]
}
 800c28c:	bf00      	nop
 800c28e:	e7fe      	b.n	800c28e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c292:	685a      	ldr	r2, [r3, #4]
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	1ad2      	subs	r2, r2, r3
 800c298:	69bb      	ldr	r3, [r7, #24]
 800c29a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c29c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c29e:	687a      	ldr	r2, [r7, #4]
 800c2a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c2a2:	69b8      	ldr	r0, [r7, #24]
 800c2a4:	f000 f908 	bl	800c4b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c2a8:	4b1d      	ldr	r3, [pc, #116]	; (800c320 <pvPortMalloc+0x188>)
 800c2aa:	681a      	ldr	r2, [r3, #0]
 800c2ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	1ad3      	subs	r3, r2, r3
 800c2b2:	4a1b      	ldr	r2, [pc, #108]	; (800c320 <pvPortMalloc+0x188>)
 800c2b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c2b6:	4b1a      	ldr	r3, [pc, #104]	; (800c320 <pvPortMalloc+0x188>)
 800c2b8:	681a      	ldr	r2, [r3, #0]
 800c2ba:	4b1b      	ldr	r3, [pc, #108]	; (800c328 <pvPortMalloc+0x190>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	429a      	cmp	r2, r3
 800c2c0:	d203      	bcs.n	800c2ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c2c2:	4b17      	ldr	r3, [pc, #92]	; (800c320 <pvPortMalloc+0x188>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	4a18      	ldr	r2, [pc, #96]	; (800c328 <pvPortMalloc+0x190>)
 800c2c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c2ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2cc:	685a      	ldr	r2, [r3, #4]
 800c2ce:	4b13      	ldr	r3, [pc, #76]	; (800c31c <pvPortMalloc+0x184>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	431a      	orrs	r2, r3
 800c2d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c2d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2da:	2200      	movs	r2, #0
 800c2dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c2de:	4b13      	ldr	r3, [pc, #76]	; (800c32c <pvPortMalloc+0x194>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	4a11      	ldr	r2, [pc, #68]	; (800c32c <pvPortMalloc+0x194>)
 800c2e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c2e8:	f7fe fbee 	bl	800aac8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c2ec:	69fb      	ldr	r3, [r7, #28]
 800c2ee:	f003 0307 	and.w	r3, r3, #7
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d00a      	beq.n	800c30c <pvPortMalloc+0x174>
	__asm volatile
 800c2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2fa:	f383 8811 	msr	BASEPRI, r3
 800c2fe:	f3bf 8f6f 	isb	sy
 800c302:	f3bf 8f4f 	dsb	sy
 800c306:	60fb      	str	r3, [r7, #12]
}
 800c308:	bf00      	nop
 800c30a:	e7fe      	b.n	800c30a <pvPortMalloc+0x172>
	return pvReturn;
 800c30c:	69fb      	ldr	r3, [r7, #28]
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3728      	adds	r7, #40	; 0x28
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}
 800c316:	bf00      	nop
 800c318:	20005808 	.word	0x20005808
 800c31c:	2000581c 	.word	0x2000581c
 800c320:	2000580c 	.word	0x2000580c
 800c324:	20005800 	.word	0x20005800
 800c328:	20005810 	.word	0x20005810
 800c32c:	20005814 	.word	0x20005814

0800c330 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b086      	sub	sp, #24
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d04d      	beq.n	800c3de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c342:	2308      	movs	r3, #8
 800c344:	425b      	negs	r3, r3
 800c346:	697a      	ldr	r2, [r7, #20]
 800c348:	4413      	add	r3, r2
 800c34a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c34c:	697b      	ldr	r3, [r7, #20]
 800c34e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	685a      	ldr	r2, [r3, #4]
 800c354:	4b24      	ldr	r3, [pc, #144]	; (800c3e8 <vPortFree+0xb8>)
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	4013      	ands	r3, r2
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d10a      	bne.n	800c374 <vPortFree+0x44>
	__asm volatile
 800c35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c362:	f383 8811 	msr	BASEPRI, r3
 800c366:	f3bf 8f6f 	isb	sy
 800c36a:	f3bf 8f4f 	dsb	sy
 800c36e:	60fb      	str	r3, [r7, #12]
}
 800c370:	bf00      	nop
 800c372:	e7fe      	b.n	800c372 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c374:	693b      	ldr	r3, [r7, #16]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d00a      	beq.n	800c392 <vPortFree+0x62>
	__asm volatile
 800c37c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c380:	f383 8811 	msr	BASEPRI, r3
 800c384:	f3bf 8f6f 	isb	sy
 800c388:	f3bf 8f4f 	dsb	sy
 800c38c:	60bb      	str	r3, [r7, #8]
}
 800c38e:	bf00      	nop
 800c390:	e7fe      	b.n	800c390 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	685a      	ldr	r2, [r3, #4]
 800c396:	4b14      	ldr	r3, [pc, #80]	; (800c3e8 <vPortFree+0xb8>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	4013      	ands	r3, r2
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d01e      	beq.n	800c3de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c3a0:	693b      	ldr	r3, [r7, #16]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d11a      	bne.n	800c3de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	685a      	ldr	r2, [r3, #4]
 800c3ac:	4b0e      	ldr	r3, [pc, #56]	; (800c3e8 <vPortFree+0xb8>)
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	43db      	mvns	r3, r3
 800c3b2:	401a      	ands	r2, r3
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c3b8:	f7fe fb78 	bl	800aaac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	685a      	ldr	r2, [r3, #4]
 800c3c0:	4b0a      	ldr	r3, [pc, #40]	; (800c3ec <vPortFree+0xbc>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	4413      	add	r3, r2
 800c3c6:	4a09      	ldr	r2, [pc, #36]	; (800c3ec <vPortFree+0xbc>)
 800c3c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c3ca:	6938      	ldr	r0, [r7, #16]
 800c3cc:	f000 f874 	bl	800c4b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c3d0:	4b07      	ldr	r3, [pc, #28]	; (800c3f0 <vPortFree+0xc0>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	3301      	adds	r3, #1
 800c3d6:	4a06      	ldr	r2, [pc, #24]	; (800c3f0 <vPortFree+0xc0>)
 800c3d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c3da:	f7fe fb75 	bl	800aac8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c3de:	bf00      	nop
 800c3e0:	3718      	adds	r7, #24
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}
 800c3e6:	bf00      	nop
 800c3e8:	2000581c 	.word	0x2000581c
 800c3ec:	2000580c 	.word	0x2000580c
 800c3f0:	20005818 	.word	0x20005818

0800c3f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b085      	sub	sp, #20
 800c3f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c3fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c3fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c400:	4b27      	ldr	r3, [pc, #156]	; (800c4a0 <prvHeapInit+0xac>)
 800c402:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	f003 0307 	and.w	r3, r3, #7
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d00c      	beq.n	800c428 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	3307      	adds	r3, #7
 800c412:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	f023 0307 	bic.w	r3, r3, #7
 800c41a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c41c:	68ba      	ldr	r2, [r7, #8]
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	1ad3      	subs	r3, r2, r3
 800c422:	4a1f      	ldr	r2, [pc, #124]	; (800c4a0 <prvHeapInit+0xac>)
 800c424:	4413      	add	r3, r2
 800c426:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c42c:	4a1d      	ldr	r2, [pc, #116]	; (800c4a4 <prvHeapInit+0xb0>)
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c432:	4b1c      	ldr	r3, [pc, #112]	; (800c4a4 <prvHeapInit+0xb0>)
 800c434:	2200      	movs	r2, #0
 800c436:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	68ba      	ldr	r2, [r7, #8]
 800c43c:	4413      	add	r3, r2
 800c43e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c440:	2208      	movs	r2, #8
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	1a9b      	subs	r3, r3, r2
 800c446:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	f023 0307 	bic.w	r3, r3, #7
 800c44e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	4a15      	ldr	r2, [pc, #84]	; (800c4a8 <prvHeapInit+0xb4>)
 800c454:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c456:	4b14      	ldr	r3, [pc, #80]	; (800c4a8 <prvHeapInit+0xb4>)
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	2200      	movs	r2, #0
 800c45c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c45e:	4b12      	ldr	r3, [pc, #72]	; (800c4a8 <prvHeapInit+0xb4>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	2200      	movs	r2, #0
 800c464:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c46a:	683b      	ldr	r3, [r7, #0]
 800c46c:	68fa      	ldr	r2, [r7, #12]
 800c46e:	1ad2      	subs	r2, r2, r3
 800c470:	683b      	ldr	r3, [r7, #0]
 800c472:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c474:	4b0c      	ldr	r3, [pc, #48]	; (800c4a8 <prvHeapInit+0xb4>)
 800c476:	681a      	ldr	r2, [r3, #0]
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	685b      	ldr	r3, [r3, #4]
 800c480:	4a0a      	ldr	r2, [pc, #40]	; (800c4ac <prvHeapInit+0xb8>)
 800c482:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	685b      	ldr	r3, [r3, #4]
 800c488:	4a09      	ldr	r2, [pc, #36]	; (800c4b0 <prvHeapInit+0xbc>)
 800c48a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c48c:	4b09      	ldr	r3, [pc, #36]	; (800c4b4 <prvHeapInit+0xc0>)
 800c48e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c492:	601a      	str	r2, [r3, #0]
}
 800c494:	bf00      	nop
 800c496:	3714      	adds	r7, #20
 800c498:	46bd      	mov	sp, r7
 800c49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49e:	4770      	bx	lr
 800c4a0:	20001c00 	.word	0x20001c00
 800c4a4:	20005800 	.word	0x20005800
 800c4a8:	20005808 	.word	0x20005808
 800c4ac:	20005810 	.word	0x20005810
 800c4b0:	2000580c 	.word	0x2000580c
 800c4b4:	2000581c 	.word	0x2000581c

0800c4b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b085      	sub	sp, #20
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c4c0:	4b28      	ldr	r3, [pc, #160]	; (800c564 <prvInsertBlockIntoFreeList+0xac>)
 800c4c2:	60fb      	str	r3, [r7, #12]
 800c4c4:	e002      	b.n	800c4cc <prvInsertBlockIntoFreeList+0x14>
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	60fb      	str	r3, [r7, #12]
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	687a      	ldr	r2, [r7, #4]
 800c4d2:	429a      	cmp	r2, r3
 800c4d4:	d8f7      	bhi.n	800c4c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	685b      	ldr	r3, [r3, #4]
 800c4de:	68ba      	ldr	r2, [r7, #8]
 800c4e0:	4413      	add	r3, r2
 800c4e2:	687a      	ldr	r2, [r7, #4]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d108      	bne.n	800c4fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	685a      	ldr	r2, [r3, #4]
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	441a      	add	r2, r3
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	685b      	ldr	r3, [r3, #4]
 800c502:	68ba      	ldr	r2, [r7, #8]
 800c504:	441a      	add	r2, r3
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d118      	bne.n	800c540 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	681a      	ldr	r2, [r3, #0]
 800c512:	4b15      	ldr	r3, [pc, #84]	; (800c568 <prvInsertBlockIntoFreeList+0xb0>)
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	429a      	cmp	r2, r3
 800c518:	d00d      	beq.n	800c536 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	685a      	ldr	r2, [r3, #4]
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	685b      	ldr	r3, [r3, #4]
 800c524:	441a      	add	r2, r3
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	681a      	ldr	r2, [r3, #0]
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	601a      	str	r2, [r3, #0]
 800c534:	e008      	b.n	800c548 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c536:	4b0c      	ldr	r3, [pc, #48]	; (800c568 <prvInsertBlockIntoFreeList+0xb0>)
 800c538:	681a      	ldr	r2, [r3, #0]
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	601a      	str	r2, [r3, #0]
 800c53e:	e003      	b.n	800c548 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	681a      	ldr	r2, [r3, #0]
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c548:	68fa      	ldr	r2, [r7, #12]
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	429a      	cmp	r2, r3
 800c54e:	d002      	beq.n	800c556 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c556:	bf00      	nop
 800c558:	3714      	adds	r7, #20
 800c55a:	46bd      	mov	sp, r7
 800c55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c560:	4770      	bx	lr
 800c562:	bf00      	nop
 800c564:	20005800 	.word	0x20005800
 800c568:	20005808 	.word	0x20005808

0800c56c <atoi>:
 800c56c:	220a      	movs	r2, #10
 800c56e:	2100      	movs	r1, #0
 800c570:	f000 bbe2 	b.w	800cd38 <strtol>

0800c574 <__errno>:
 800c574:	4b01      	ldr	r3, [pc, #4]	; (800c57c <__errno+0x8>)
 800c576:	6818      	ldr	r0, [r3, #0]
 800c578:	4770      	bx	lr
 800c57a:	bf00      	nop
 800c57c:	200000b0 	.word	0x200000b0

0800c580 <std>:
 800c580:	2300      	movs	r3, #0
 800c582:	b510      	push	{r4, lr}
 800c584:	4604      	mov	r4, r0
 800c586:	e9c0 3300 	strd	r3, r3, [r0]
 800c58a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c58e:	6083      	str	r3, [r0, #8]
 800c590:	8181      	strh	r1, [r0, #12]
 800c592:	6643      	str	r3, [r0, #100]	; 0x64
 800c594:	81c2      	strh	r2, [r0, #14]
 800c596:	6183      	str	r3, [r0, #24]
 800c598:	4619      	mov	r1, r3
 800c59a:	2208      	movs	r2, #8
 800c59c:	305c      	adds	r0, #92	; 0x5c
 800c59e:	f000 f91a 	bl	800c7d6 <memset>
 800c5a2:	4b05      	ldr	r3, [pc, #20]	; (800c5b8 <std+0x38>)
 800c5a4:	6263      	str	r3, [r4, #36]	; 0x24
 800c5a6:	4b05      	ldr	r3, [pc, #20]	; (800c5bc <std+0x3c>)
 800c5a8:	62a3      	str	r3, [r4, #40]	; 0x28
 800c5aa:	4b05      	ldr	r3, [pc, #20]	; (800c5c0 <std+0x40>)
 800c5ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c5ae:	4b05      	ldr	r3, [pc, #20]	; (800c5c4 <std+0x44>)
 800c5b0:	6224      	str	r4, [r4, #32]
 800c5b2:	6323      	str	r3, [r4, #48]	; 0x30
 800c5b4:	bd10      	pop	{r4, pc}
 800c5b6:	bf00      	nop
 800c5b8:	0800cb61 	.word	0x0800cb61
 800c5bc:	0800cb83 	.word	0x0800cb83
 800c5c0:	0800cbbb 	.word	0x0800cbbb
 800c5c4:	0800cbdf 	.word	0x0800cbdf

0800c5c8 <_cleanup_r>:
 800c5c8:	4901      	ldr	r1, [pc, #4]	; (800c5d0 <_cleanup_r+0x8>)
 800c5ca:	f000 b8af 	b.w	800c72c <_fwalk_reent>
 800c5ce:	bf00      	nop
 800c5d0:	0800d01d 	.word	0x0800d01d

0800c5d4 <__sfmoreglue>:
 800c5d4:	b570      	push	{r4, r5, r6, lr}
 800c5d6:	2268      	movs	r2, #104	; 0x68
 800c5d8:	1e4d      	subs	r5, r1, #1
 800c5da:	4355      	muls	r5, r2
 800c5dc:	460e      	mov	r6, r1
 800c5de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c5e2:	f000 f921 	bl	800c828 <_malloc_r>
 800c5e6:	4604      	mov	r4, r0
 800c5e8:	b140      	cbz	r0, 800c5fc <__sfmoreglue+0x28>
 800c5ea:	2100      	movs	r1, #0
 800c5ec:	e9c0 1600 	strd	r1, r6, [r0]
 800c5f0:	300c      	adds	r0, #12
 800c5f2:	60a0      	str	r0, [r4, #8]
 800c5f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c5f8:	f000 f8ed 	bl	800c7d6 <memset>
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	bd70      	pop	{r4, r5, r6, pc}

0800c600 <__sfp_lock_acquire>:
 800c600:	4801      	ldr	r0, [pc, #4]	; (800c608 <__sfp_lock_acquire+0x8>)
 800c602:	f000 b8d8 	b.w	800c7b6 <__retarget_lock_acquire_recursive>
 800c606:	bf00      	nop
 800c608:	20005821 	.word	0x20005821

0800c60c <__sfp_lock_release>:
 800c60c:	4801      	ldr	r0, [pc, #4]	; (800c614 <__sfp_lock_release+0x8>)
 800c60e:	f000 b8d3 	b.w	800c7b8 <__retarget_lock_release_recursive>
 800c612:	bf00      	nop
 800c614:	20005821 	.word	0x20005821

0800c618 <__sinit_lock_acquire>:
 800c618:	4801      	ldr	r0, [pc, #4]	; (800c620 <__sinit_lock_acquire+0x8>)
 800c61a:	f000 b8cc 	b.w	800c7b6 <__retarget_lock_acquire_recursive>
 800c61e:	bf00      	nop
 800c620:	20005822 	.word	0x20005822

0800c624 <__sinit_lock_release>:
 800c624:	4801      	ldr	r0, [pc, #4]	; (800c62c <__sinit_lock_release+0x8>)
 800c626:	f000 b8c7 	b.w	800c7b8 <__retarget_lock_release_recursive>
 800c62a:	bf00      	nop
 800c62c:	20005822 	.word	0x20005822

0800c630 <__sinit>:
 800c630:	b510      	push	{r4, lr}
 800c632:	4604      	mov	r4, r0
 800c634:	f7ff fff0 	bl	800c618 <__sinit_lock_acquire>
 800c638:	69a3      	ldr	r3, [r4, #24]
 800c63a:	b11b      	cbz	r3, 800c644 <__sinit+0x14>
 800c63c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c640:	f7ff bff0 	b.w	800c624 <__sinit_lock_release>
 800c644:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c648:	6523      	str	r3, [r4, #80]	; 0x50
 800c64a:	4b13      	ldr	r3, [pc, #76]	; (800c698 <__sinit+0x68>)
 800c64c:	4a13      	ldr	r2, [pc, #76]	; (800c69c <__sinit+0x6c>)
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	62a2      	str	r2, [r4, #40]	; 0x28
 800c652:	42a3      	cmp	r3, r4
 800c654:	bf04      	itt	eq
 800c656:	2301      	moveq	r3, #1
 800c658:	61a3      	streq	r3, [r4, #24]
 800c65a:	4620      	mov	r0, r4
 800c65c:	f000 f820 	bl	800c6a0 <__sfp>
 800c660:	6060      	str	r0, [r4, #4]
 800c662:	4620      	mov	r0, r4
 800c664:	f000 f81c 	bl	800c6a0 <__sfp>
 800c668:	60a0      	str	r0, [r4, #8]
 800c66a:	4620      	mov	r0, r4
 800c66c:	f000 f818 	bl	800c6a0 <__sfp>
 800c670:	2200      	movs	r2, #0
 800c672:	60e0      	str	r0, [r4, #12]
 800c674:	2104      	movs	r1, #4
 800c676:	6860      	ldr	r0, [r4, #4]
 800c678:	f7ff ff82 	bl	800c580 <std>
 800c67c:	68a0      	ldr	r0, [r4, #8]
 800c67e:	2201      	movs	r2, #1
 800c680:	2109      	movs	r1, #9
 800c682:	f7ff ff7d 	bl	800c580 <std>
 800c686:	68e0      	ldr	r0, [r4, #12]
 800c688:	2202      	movs	r2, #2
 800c68a:	2112      	movs	r1, #18
 800c68c:	f7ff ff78 	bl	800c580 <std>
 800c690:	2301      	movs	r3, #1
 800c692:	61a3      	str	r3, [r4, #24]
 800c694:	e7d2      	b.n	800c63c <__sinit+0xc>
 800c696:	bf00      	nop
 800c698:	0800de1c 	.word	0x0800de1c
 800c69c:	0800c5c9 	.word	0x0800c5c9

0800c6a0 <__sfp>:
 800c6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6a2:	4607      	mov	r7, r0
 800c6a4:	f7ff ffac 	bl	800c600 <__sfp_lock_acquire>
 800c6a8:	4b1e      	ldr	r3, [pc, #120]	; (800c724 <__sfp+0x84>)
 800c6aa:	681e      	ldr	r6, [r3, #0]
 800c6ac:	69b3      	ldr	r3, [r6, #24]
 800c6ae:	b913      	cbnz	r3, 800c6b6 <__sfp+0x16>
 800c6b0:	4630      	mov	r0, r6
 800c6b2:	f7ff ffbd 	bl	800c630 <__sinit>
 800c6b6:	3648      	adds	r6, #72	; 0x48
 800c6b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c6bc:	3b01      	subs	r3, #1
 800c6be:	d503      	bpl.n	800c6c8 <__sfp+0x28>
 800c6c0:	6833      	ldr	r3, [r6, #0]
 800c6c2:	b30b      	cbz	r3, 800c708 <__sfp+0x68>
 800c6c4:	6836      	ldr	r6, [r6, #0]
 800c6c6:	e7f7      	b.n	800c6b8 <__sfp+0x18>
 800c6c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c6cc:	b9d5      	cbnz	r5, 800c704 <__sfp+0x64>
 800c6ce:	4b16      	ldr	r3, [pc, #88]	; (800c728 <__sfp+0x88>)
 800c6d0:	60e3      	str	r3, [r4, #12]
 800c6d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c6d6:	6665      	str	r5, [r4, #100]	; 0x64
 800c6d8:	f000 f86c 	bl	800c7b4 <__retarget_lock_init_recursive>
 800c6dc:	f7ff ff96 	bl	800c60c <__sfp_lock_release>
 800c6e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c6e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c6e8:	6025      	str	r5, [r4, #0]
 800c6ea:	61a5      	str	r5, [r4, #24]
 800c6ec:	2208      	movs	r2, #8
 800c6ee:	4629      	mov	r1, r5
 800c6f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c6f4:	f000 f86f 	bl	800c7d6 <memset>
 800c6f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c6fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c700:	4620      	mov	r0, r4
 800c702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c704:	3468      	adds	r4, #104	; 0x68
 800c706:	e7d9      	b.n	800c6bc <__sfp+0x1c>
 800c708:	2104      	movs	r1, #4
 800c70a:	4638      	mov	r0, r7
 800c70c:	f7ff ff62 	bl	800c5d4 <__sfmoreglue>
 800c710:	4604      	mov	r4, r0
 800c712:	6030      	str	r0, [r6, #0]
 800c714:	2800      	cmp	r0, #0
 800c716:	d1d5      	bne.n	800c6c4 <__sfp+0x24>
 800c718:	f7ff ff78 	bl	800c60c <__sfp_lock_release>
 800c71c:	230c      	movs	r3, #12
 800c71e:	603b      	str	r3, [r7, #0]
 800c720:	e7ee      	b.n	800c700 <__sfp+0x60>
 800c722:	bf00      	nop
 800c724:	0800de1c 	.word	0x0800de1c
 800c728:	ffff0001 	.word	0xffff0001

0800c72c <_fwalk_reent>:
 800c72c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c730:	4606      	mov	r6, r0
 800c732:	4688      	mov	r8, r1
 800c734:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c738:	2700      	movs	r7, #0
 800c73a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c73e:	f1b9 0901 	subs.w	r9, r9, #1
 800c742:	d505      	bpl.n	800c750 <_fwalk_reent+0x24>
 800c744:	6824      	ldr	r4, [r4, #0]
 800c746:	2c00      	cmp	r4, #0
 800c748:	d1f7      	bne.n	800c73a <_fwalk_reent+0xe>
 800c74a:	4638      	mov	r0, r7
 800c74c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c750:	89ab      	ldrh	r3, [r5, #12]
 800c752:	2b01      	cmp	r3, #1
 800c754:	d907      	bls.n	800c766 <_fwalk_reent+0x3a>
 800c756:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c75a:	3301      	adds	r3, #1
 800c75c:	d003      	beq.n	800c766 <_fwalk_reent+0x3a>
 800c75e:	4629      	mov	r1, r5
 800c760:	4630      	mov	r0, r6
 800c762:	47c0      	blx	r8
 800c764:	4307      	orrs	r7, r0
 800c766:	3568      	adds	r5, #104	; 0x68
 800c768:	e7e9      	b.n	800c73e <_fwalk_reent+0x12>
	...

0800c76c <__libc_init_array>:
 800c76c:	b570      	push	{r4, r5, r6, lr}
 800c76e:	4d0d      	ldr	r5, [pc, #52]	; (800c7a4 <__libc_init_array+0x38>)
 800c770:	4c0d      	ldr	r4, [pc, #52]	; (800c7a8 <__libc_init_array+0x3c>)
 800c772:	1b64      	subs	r4, r4, r5
 800c774:	10a4      	asrs	r4, r4, #2
 800c776:	2600      	movs	r6, #0
 800c778:	42a6      	cmp	r6, r4
 800c77a:	d109      	bne.n	800c790 <__libc_init_array+0x24>
 800c77c:	4d0b      	ldr	r5, [pc, #44]	; (800c7ac <__libc_init_array+0x40>)
 800c77e:	4c0c      	ldr	r4, [pc, #48]	; (800c7b0 <__libc_init_array+0x44>)
 800c780:	f001 fa28 	bl	800dbd4 <_init>
 800c784:	1b64      	subs	r4, r4, r5
 800c786:	10a4      	asrs	r4, r4, #2
 800c788:	2600      	movs	r6, #0
 800c78a:	42a6      	cmp	r6, r4
 800c78c:	d105      	bne.n	800c79a <__libc_init_array+0x2e>
 800c78e:	bd70      	pop	{r4, r5, r6, pc}
 800c790:	f855 3b04 	ldr.w	r3, [r5], #4
 800c794:	4798      	blx	r3
 800c796:	3601      	adds	r6, #1
 800c798:	e7ee      	b.n	800c778 <__libc_init_array+0xc>
 800c79a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c79e:	4798      	blx	r3
 800c7a0:	3601      	adds	r6, #1
 800c7a2:	e7f2      	b.n	800c78a <__libc_init_array+0x1e>
 800c7a4:	0800df5c 	.word	0x0800df5c
 800c7a8:	0800df5c 	.word	0x0800df5c
 800c7ac:	0800df5c 	.word	0x0800df5c
 800c7b0:	0800df60 	.word	0x0800df60

0800c7b4 <__retarget_lock_init_recursive>:
 800c7b4:	4770      	bx	lr

0800c7b6 <__retarget_lock_acquire_recursive>:
 800c7b6:	4770      	bx	lr

0800c7b8 <__retarget_lock_release_recursive>:
 800c7b8:	4770      	bx	lr

0800c7ba <memcpy>:
 800c7ba:	440a      	add	r2, r1
 800c7bc:	4291      	cmp	r1, r2
 800c7be:	f100 33ff 	add.w	r3, r0, #4294967295
 800c7c2:	d100      	bne.n	800c7c6 <memcpy+0xc>
 800c7c4:	4770      	bx	lr
 800c7c6:	b510      	push	{r4, lr}
 800c7c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c7cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c7d0:	4291      	cmp	r1, r2
 800c7d2:	d1f9      	bne.n	800c7c8 <memcpy+0xe>
 800c7d4:	bd10      	pop	{r4, pc}

0800c7d6 <memset>:
 800c7d6:	4402      	add	r2, r0
 800c7d8:	4603      	mov	r3, r0
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d100      	bne.n	800c7e0 <memset+0xa>
 800c7de:	4770      	bx	lr
 800c7e0:	f803 1b01 	strb.w	r1, [r3], #1
 800c7e4:	e7f9      	b.n	800c7da <memset+0x4>
	...

0800c7e8 <sbrk_aligned>:
 800c7e8:	b570      	push	{r4, r5, r6, lr}
 800c7ea:	4e0e      	ldr	r6, [pc, #56]	; (800c824 <sbrk_aligned+0x3c>)
 800c7ec:	460c      	mov	r4, r1
 800c7ee:	6831      	ldr	r1, [r6, #0]
 800c7f0:	4605      	mov	r5, r0
 800c7f2:	b911      	cbnz	r1, 800c7fa <sbrk_aligned+0x12>
 800c7f4:	f000 f984 	bl	800cb00 <_sbrk_r>
 800c7f8:	6030      	str	r0, [r6, #0]
 800c7fa:	4621      	mov	r1, r4
 800c7fc:	4628      	mov	r0, r5
 800c7fe:	f000 f97f 	bl	800cb00 <_sbrk_r>
 800c802:	1c43      	adds	r3, r0, #1
 800c804:	d00a      	beq.n	800c81c <sbrk_aligned+0x34>
 800c806:	1cc4      	adds	r4, r0, #3
 800c808:	f024 0403 	bic.w	r4, r4, #3
 800c80c:	42a0      	cmp	r0, r4
 800c80e:	d007      	beq.n	800c820 <sbrk_aligned+0x38>
 800c810:	1a21      	subs	r1, r4, r0
 800c812:	4628      	mov	r0, r5
 800c814:	f000 f974 	bl	800cb00 <_sbrk_r>
 800c818:	3001      	adds	r0, #1
 800c81a:	d101      	bne.n	800c820 <sbrk_aligned+0x38>
 800c81c:	f04f 34ff 	mov.w	r4, #4294967295
 800c820:	4620      	mov	r0, r4
 800c822:	bd70      	pop	{r4, r5, r6, pc}
 800c824:	20005828 	.word	0x20005828

0800c828 <_malloc_r>:
 800c828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c82c:	1ccd      	adds	r5, r1, #3
 800c82e:	f025 0503 	bic.w	r5, r5, #3
 800c832:	3508      	adds	r5, #8
 800c834:	2d0c      	cmp	r5, #12
 800c836:	bf38      	it	cc
 800c838:	250c      	movcc	r5, #12
 800c83a:	2d00      	cmp	r5, #0
 800c83c:	4607      	mov	r7, r0
 800c83e:	db01      	blt.n	800c844 <_malloc_r+0x1c>
 800c840:	42a9      	cmp	r1, r5
 800c842:	d905      	bls.n	800c850 <_malloc_r+0x28>
 800c844:	230c      	movs	r3, #12
 800c846:	603b      	str	r3, [r7, #0]
 800c848:	2600      	movs	r6, #0
 800c84a:	4630      	mov	r0, r6
 800c84c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c850:	4e2e      	ldr	r6, [pc, #184]	; (800c90c <_malloc_r+0xe4>)
 800c852:	f000 fc97 	bl	800d184 <__malloc_lock>
 800c856:	6833      	ldr	r3, [r6, #0]
 800c858:	461c      	mov	r4, r3
 800c85a:	bb34      	cbnz	r4, 800c8aa <_malloc_r+0x82>
 800c85c:	4629      	mov	r1, r5
 800c85e:	4638      	mov	r0, r7
 800c860:	f7ff ffc2 	bl	800c7e8 <sbrk_aligned>
 800c864:	1c43      	adds	r3, r0, #1
 800c866:	4604      	mov	r4, r0
 800c868:	d14d      	bne.n	800c906 <_malloc_r+0xde>
 800c86a:	6834      	ldr	r4, [r6, #0]
 800c86c:	4626      	mov	r6, r4
 800c86e:	2e00      	cmp	r6, #0
 800c870:	d140      	bne.n	800c8f4 <_malloc_r+0xcc>
 800c872:	6823      	ldr	r3, [r4, #0]
 800c874:	4631      	mov	r1, r6
 800c876:	4638      	mov	r0, r7
 800c878:	eb04 0803 	add.w	r8, r4, r3
 800c87c:	f000 f940 	bl	800cb00 <_sbrk_r>
 800c880:	4580      	cmp	r8, r0
 800c882:	d13a      	bne.n	800c8fa <_malloc_r+0xd2>
 800c884:	6821      	ldr	r1, [r4, #0]
 800c886:	3503      	adds	r5, #3
 800c888:	1a6d      	subs	r5, r5, r1
 800c88a:	f025 0503 	bic.w	r5, r5, #3
 800c88e:	3508      	adds	r5, #8
 800c890:	2d0c      	cmp	r5, #12
 800c892:	bf38      	it	cc
 800c894:	250c      	movcc	r5, #12
 800c896:	4629      	mov	r1, r5
 800c898:	4638      	mov	r0, r7
 800c89a:	f7ff ffa5 	bl	800c7e8 <sbrk_aligned>
 800c89e:	3001      	adds	r0, #1
 800c8a0:	d02b      	beq.n	800c8fa <_malloc_r+0xd2>
 800c8a2:	6823      	ldr	r3, [r4, #0]
 800c8a4:	442b      	add	r3, r5
 800c8a6:	6023      	str	r3, [r4, #0]
 800c8a8:	e00e      	b.n	800c8c8 <_malloc_r+0xa0>
 800c8aa:	6822      	ldr	r2, [r4, #0]
 800c8ac:	1b52      	subs	r2, r2, r5
 800c8ae:	d41e      	bmi.n	800c8ee <_malloc_r+0xc6>
 800c8b0:	2a0b      	cmp	r2, #11
 800c8b2:	d916      	bls.n	800c8e2 <_malloc_r+0xba>
 800c8b4:	1961      	adds	r1, r4, r5
 800c8b6:	42a3      	cmp	r3, r4
 800c8b8:	6025      	str	r5, [r4, #0]
 800c8ba:	bf18      	it	ne
 800c8bc:	6059      	strne	r1, [r3, #4]
 800c8be:	6863      	ldr	r3, [r4, #4]
 800c8c0:	bf08      	it	eq
 800c8c2:	6031      	streq	r1, [r6, #0]
 800c8c4:	5162      	str	r2, [r4, r5]
 800c8c6:	604b      	str	r3, [r1, #4]
 800c8c8:	4638      	mov	r0, r7
 800c8ca:	f104 060b 	add.w	r6, r4, #11
 800c8ce:	f000 fc5f 	bl	800d190 <__malloc_unlock>
 800c8d2:	f026 0607 	bic.w	r6, r6, #7
 800c8d6:	1d23      	adds	r3, r4, #4
 800c8d8:	1af2      	subs	r2, r6, r3
 800c8da:	d0b6      	beq.n	800c84a <_malloc_r+0x22>
 800c8dc:	1b9b      	subs	r3, r3, r6
 800c8de:	50a3      	str	r3, [r4, r2]
 800c8e0:	e7b3      	b.n	800c84a <_malloc_r+0x22>
 800c8e2:	6862      	ldr	r2, [r4, #4]
 800c8e4:	42a3      	cmp	r3, r4
 800c8e6:	bf0c      	ite	eq
 800c8e8:	6032      	streq	r2, [r6, #0]
 800c8ea:	605a      	strne	r2, [r3, #4]
 800c8ec:	e7ec      	b.n	800c8c8 <_malloc_r+0xa0>
 800c8ee:	4623      	mov	r3, r4
 800c8f0:	6864      	ldr	r4, [r4, #4]
 800c8f2:	e7b2      	b.n	800c85a <_malloc_r+0x32>
 800c8f4:	4634      	mov	r4, r6
 800c8f6:	6876      	ldr	r6, [r6, #4]
 800c8f8:	e7b9      	b.n	800c86e <_malloc_r+0x46>
 800c8fa:	230c      	movs	r3, #12
 800c8fc:	603b      	str	r3, [r7, #0]
 800c8fe:	4638      	mov	r0, r7
 800c900:	f000 fc46 	bl	800d190 <__malloc_unlock>
 800c904:	e7a1      	b.n	800c84a <_malloc_r+0x22>
 800c906:	6025      	str	r5, [r4, #0]
 800c908:	e7de      	b.n	800c8c8 <_malloc_r+0xa0>
 800c90a:	bf00      	nop
 800c90c:	20005824 	.word	0x20005824

0800c910 <iprintf>:
 800c910:	b40f      	push	{r0, r1, r2, r3}
 800c912:	4b0a      	ldr	r3, [pc, #40]	; (800c93c <iprintf+0x2c>)
 800c914:	b513      	push	{r0, r1, r4, lr}
 800c916:	681c      	ldr	r4, [r3, #0]
 800c918:	b124      	cbz	r4, 800c924 <iprintf+0x14>
 800c91a:	69a3      	ldr	r3, [r4, #24]
 800c91c:	b913      	cbnz	r3, 800c924 <iprintf+0x14>
 800c91e:	4620      	mov	r0, r4
 800c920:	f7ff fe86 	bl	800c630 <__sinit>
 800c924:	ab05      	add	r3, sp, #20
 800c926:	9a04      	ldr	r2, [sp, #16]
 800c928:	68a1      	ldr	r1, [r4, #8]
 800c92a:	9301      	str	r3, [sp, #4]
 800c92c:	4620      	mov	r0, r4
 800c92e:	f000 fe07 	bl	800d540 <_vfiprintf_r>
 800c932:	b002      	add	sp, #8
 800c934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c938:	b004      	add	sp, #16
 800c93a:	4770      	bx	lr
 800c93c:	200000b0 	.word	0x200000b0

0800c940 <_puts_r>:
 800c940:	b570      	push	{r4, r5, r6, lr}
 800c942:	460e      	mov	r6, r1
 800c944:	4605      	mov	r5, r0
 800c946:	b118      	cbz	r0, 800c950 <_puts_r+0x10>
 800c948:	6983      	ldr	r3, [r0, #24]
 800c94a:	b90b      	cbnz	r3, 800c950 <_puts_r+0x10>
 800c94c:	f7ff fe70 	bl	800c630 <__sinit>
 800c950:	69ab      	ldr	r3, [r5, #24]
 800c952:	68ac      	ldr	r4, [r5, #8]
 800c954:	b913      	cbnz	r3, 800c95c <_puts_r+0x1c>
 800c956:	4628      	mov	r0, r5
 800c958:	f7ff fe6a 	bl	800c630 <__sinit>
 800c95c:	4b2c      	ldr	r3, [pc, #176]	; (800ca10 <_puts_r+0xd0>)
 800c95e:	429c      	cmp	r4, r3
 800c960:	d120      	bne.n	800c9a4 <_puts_r+0x64>
 800c962:	686c      	ldr	r4, [r5, #4]
 800c964:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c966:	07db      	lsls	r3, r3, #31
 800c968:	d405      	bmi.n	800c976 <_puts_r+0x36>
 800c96a:	89a3      	ldrh	r3, [r4, #12]
 800c96c:	0598      	lsls	r0, r3, #22
 800c96e:	d402      	bmi.n	800c976 <_puts_r+0x36>
 800c970:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c972:	f7ff ff20 	bl	800c7b6 <__retarget_lock_acquire_recursive>
 800c976:	89a3      	ldrh	r3, [r4, #12]
 800c978:	0719      	lsls	r1, r3, #28
 800c97a:	d51d      	bpl.n	800c9b8 <_puts_r+0x78>
 800c97c:	6923      	ldr	r3, [r4, #16]
 800c97e:	b1db      	cbz	r3, 800c9b8 <_puts_r+0x78>
 800c980:	3e01      	subs	r6, #1
 800c982:	68a3      	ldr	r3, [r4, #8]
 800c984:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c988:	3b01      	subs	r3, #1
 800c98a:	60a3      	str	r3, [r4, #8]
 800c98c:	bb39      	cbnz	r1, 800c9de <_puts_r+0x9e>
 800c98e:	2b00      	cmp	r3, #0
 800c990:	da38      	bge.n	800ca04 <_puts_r+0xc4>
 800c992:	4622      	mov	r2, r4
 800c994:	210a      	movs	r1, #10
 800c996:	4628      	mov	r0, r5
 800c998:	f000 f9d8 	bl	800cd4c <__swbuf_r>
 800c99c:	3001      	adds	r0, #1
 800c99e:	d011      	beq.n	800c9c4 <_puts_r+0x84>
 800c9a0:	250a      	movs	r5, #10
 800c9a2:	e011      	b.n	800c9c8 <_puts_r+0x88>
 800c9a4:	4b1b      	ldr	r3, [pc, #108]	; (800ca14 <_puts_r+0xd4>)
 800c9a6:	429c      	cmp	r4, r3
 800c9a8:	d101      	bne.n	800c9ae <_puts_r+0x6e>
 800c9aa:	68ac      	ldr	r4, [r5, #8]
 800c9ac:	e7da      	b.n	800c964 <_puts_r+0x24>
 800c9ae:	4b1a      	ldr	r3, [pc, #104]	; (800ca18 <_puts_r+0xd8>)
 800c9b0:	429c      	cmp	r4, r3
 800c9b2:	bf08      	it	eq
 800c9b4:	68ec      	ldreq	r4, [r5, #12]
 800c9b6:	e7d5      	b.n	800c964 <_puts_r+0x24>
 800c9b8:	4621      	mov	r1, r4
 800c9ba:	4628      	mov	r0, r5
 800c9bc:	f000 fa2a 	bl	800ce14 <__swsetup_r>
 800c9c0:	2800      	cmp	r0, #0
 800c9c2:	d0dd      	beq.n	800c980 <_puts_r+0x40>
 800c9c4:	f04f 35ff 	mov.w	r5, #4294967295
 800c9c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c9ca:	07da      	lsls	r2, r3, #31
 800c9cc:	d405      	bmi.n	800c9da <_puts_r+0x9a>
 800c9ce:	89a3      	ldrh	r3, [r4, #12]
 800c9d0:	059b      	lsls	r3, r3, #22
 800c9d2:	d402      	bmi.n	800c9da <_puts_r+0x9a>
 800c9d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9d6:	f7ff feef 	bl	800c7b8 <__retarget_lock_release_recursive>
 800c9da:	4628      	mov	r0, r5
 800c9dc:	bd70      	pop	{r4, r5, r6, pc}
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	da04      	bge.n	800c9ec <_puts_r+0xac>
 800c9e2:	69a2      	ldr	r2, [r4, #24]
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	dc06      	bgt.n	800c9f6 <_puts_r+0xb6>
 800c9e8:	290a      	cmp	r1, #10
 800c9ea:	d004      	beq.n	800c9f6 <_puts_r+0xb6>
 800c9ec:	6823      	ldr	r3, [r4, #0]
 800c9ee:	1c5a      	adds	r2, r3, #1
 800c9f0:	6022      	str	r2, [r4, #0]
 800c9f2:	7019      	strb	r1, [r3, #0]
 800c9f4:	e7c5      	b.n	800c982 <_puts_r+0x42>
 800c9f6:	4622      	mov	r2, r4
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	f000 f9a7 	bl	800cd4c <__swbuf_r>
 800c9fe:	3001      	adds	r0, #1
 800ca00:	d1bf      	bne.n	800c982 <_puts_r+0x42>
 800ca02:	e7df      	b.n	800c9c4 <_puts_r+0x84>
 800ca04:	6823      	ldr	r3, [r4, #0]
 800ca06:	250a      	movs	r5, #10
 800ca08:	1c5a      	adds	r2, r3, #1
 800ca0a:	6022      	str	r2, [r4, #0]
 800ca0c:	701d      	strb	r5, [r3, #0]
 800ca0e:	e7db      	b.n	800c9c8 <_puts_r+0x88>
 800ca10:	0800dddc 	.word	0x0800dddc
 800ca14:	0800ddfc 	.word	0x0800ddfc
 800ca18:	0800ddbc 	.word	0x0800ddbc

0800ca1c <puts>:
 800ca1c:	4b02      	ldr	r3, [pc, #8]	; (800ca28 <puts+0xc>)
 800ca1e:	4601      	mov	r1, r0
 800ca20:	6818      	ldr	r0, [r3, #0]
 800ca22:	f7ff bf8d 	b.w	800c940 <_puts_r>
 800ca26:	bf00      	nop
 800ca28:	200000b0 	.word	0x200000b0

0800ca2c <cleanup_glue>:
 800ca2c:	b538      	push	{r3, r4, r5, lr}
 800ca2e:	460c      	mov	r4, r1
 800ca30:	6809      	ldr	r1, [r1, #0]
 800ca32:	4605      	mov	r5, r0
 800ca34:	b109      	cbz	r1, 800ca3a <cleanup_glue+0xe>
 800ca36:	f7ff fff9 	bl	800ca2c <cleanup_glue>
 800ca3a:	4621      	mov	r1, r4
 800ca3c:	4628      	mov	r0, r5
 800ca3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca42:	f000 bbab 	b.w	800d19c <_free_r>
	...

0800ca48 <_reclaim_reent>:
 800ca48:	4b2c      	ldr	r3, [pc, #176]	; (800cafc <_reclaim_reent+0xb4>)
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	4283      	cmp	r3, r0
 800ca4e:	b570      	push	{r4, r5, r6, lr}
 800ca50:	4604      	mov	r4, r0
 800ca52:	d051      	beq.n	800caf8 <_reclaim_reent+0xb0>
 800ca54:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ca56:	b143      	cbz	r3, 800ca6a <_reclaim_reent+0x22>
 800ca58:	68db      	ldr	r3, [r3, #12]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d14a      	bne.n	800caf4 <_reclaim_reent+0xac>
 800ca5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca60:	6819      	ldr	r1, [r3, #0]
 800ca62:	b111      	cbz	r1, 800ca6a <_reclaim_reent+0x22>
 800ca64:	4620      	mov	r0, r4
 800ca66:	f000 fb99 	bl	800d19c <_free_r>
 800ca6a:	6961      	ldr	r1, [r4, #20]
 800ca6c:	b111      	cbz	r1, 800ca74 <_reclaim_reent+0x2c>
 800ca6e:	4620      	mov	r0, r4
 800ca70:	f000 fb94 	bl	800d19c <_free_r>
 800ca74:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ca76:	b111      	cbz	r1, 800ca7e <_reclaim_reent+0x36>
 800ca78:	4620      	mov	r0, r4
 800ca7a:	f000 fb8f 	bl	800d19c <_free_r>
 800ca7e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ca80:	b111      	cbz	r1, 800ca88 <_reclaim_reent+0x40>
 800ca82:	4620      	mov	r0, r4
 800ca84:	f000 fb8a 	bl	800d19c <_free_r>
 800ca88:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ca8a:	b111      	cbz	r1, 800ca92 <_reclaim_reent+0x4a>
 800ca8c:	4620      	mov	r0, r4
 800ca8e:	f000 fb85 	bl	800d19c <_free_r>
 800ca92:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ca94:	b111      	cbz	r1, 800ca9c <_reclaim_reent+0x54>
 800ca96:	4620      	mov	r0, r4
 800ca98:	f000 fb80 	bl	800d19c <_free_r>
 800ca9c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ca9e:	b111      	cbz	r1, 800caa6 <_reclaim_reent+0x5e>
 800caa0:	4620      	mov	r0, r4
 800caa2:	f000 fb7b 	bl	800d19c <_free_r>
 800caa6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800caa8:	b111      	cbz	r1, 800cab0 <_reclaim_reent+0x68>
 800caaa:	4620      	mov	r0, r4
 800caac:	f000 fb76 	bl	800d19c <_free_r>
 800cab0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cab2:	b111      	cbz	r1, 800caba <_reclaim_reent+0x72>
 800cab4:	4620      	mov	r0, r4
 800cab6:	f000 fb71 	bl	800d19c <_free_r>
 800caba:	69a3      	ldr	r3, [r4, #24]
 800cabc:	b1e3      	cbz	r3, 800caf8 <_reclaim_reent+0xb0>
 800cabe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800cac0:	4620      	mov	r0, r4
 800cac2:	4798      	blx	r3
 800cac4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800cac6:	b1b9      	cbz	r1, 800caf8 <_reclaim_reent+0xb0>
 800cac8:	4620      	mov	r0, r4
 800caca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cace:	f7ff bfad 	b.w	800ca2c <cleanup_glue>
 800cad2:	5949      	ldr	r1, [r1, r5]
 800cad4:	b941      	cbnz	r1, 800cae8 <_reclaim_reent+0xa0>
 800cad6:	3504      	adds	r5, #4
 800cad8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cada:	2d80      	cmp	r5, #128	; 0x80
 800cadc:	68d9      	ldr	r1, [r3, #12]
 800cade:	d1f8      	bne.n	800cad2 <_reclaim_reent+0x8a>
 800cae0:	4620      	mov	r0, r4
 800cae2:	f000 fb5b 	bl	800d19c <_free_r>
 800cae6:	e7ba      	b.n	800ca5e <_reclaim_reent+0x16>
 800cae8:	680e      	ldr	r6, [r1, #0]
 800caea:	4620      	mov	r0, r4
 800caec:	f000 fb56 	bl	800d19c <_free_r>
 800caf0:	4631      	mov	r1, r6
 800caf2:	e7ef      	b.n	800cad4 <_reclaim_reent+0x8c>
 800caf4:	2500      	movs	r5, #0
 800caf6:	e7ef      	b.n	800cad8 <_reclaim_reent+0x90>
 800caf8:	bd70      	pop	{r4, r5, r6, pc}
 800cafa:	bf00      	nop
 800cafc:	200000b0 	.word	0x200000b0

0800cb00 <_sbrk_r>:
 800cb00:	b538      	push	{r3, r4, r5, lr}
 800cb02:	4d06      	ldr	r5, [pc, #24]	; (800cb1c <_sbrk_r+0x1c>)
 800cb04:	2300      	movs	r3, #0
 800cb06:	4604      	mov	r4, r0
 800cb08:	4608      	mov	r0, r1
 800cb0a:	602b      	str	r3, [r5, #0]
 800cb0c:	f7f5 fe9c 	bl	8002848 <_sbrk>
 800cb10:	1c43      	adds	r3, r0, #1
 800cb12:	d102      	bne.n	800cb1a <_sbrk_r+0x1a>
 800cb14:	682b      	ldr	r3, [r5, #0]
 800cb16:	b103      	cbz	r3, 800cb1a <_sbrk_r+0x1a>
 800cb18:	6023      	str	r3, [r4, #0]
 800cb1a:	bd38      	pop	{r3, r4, r5, pc}
 800cb1c:	2000582c 	.word	0x2000582c

0800cb20 <siprintf>:
 800cb20:	b40e      	push	{r1, r2, r3}
 800cb22:	b500      	push	{lr}
 800cb24:	b09c      	sub	sp, #112	; 0x70
 800cb26:	ab1d      	add	r3, sp, #116	; 0x74
 800cb28:	9002      	str	r0, [sp, #8]
 800cb2a:	9006      	str	r0, [sp, #24]
 800cb2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cb30:	4809      	ldr	r0, [pc, #36]	; (800cb58 <siprintf+0x38>)
 800cb32:	9107      	str	r1, [sp, #28]
 800cb34:	9104      	str	r1, [sp, #16]
 800cb36:	4909      	ldr	r1, [pc, #36]	; (800cb5c <siprintf+0x3c>)
 800cb38:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb3c:	9105      	str	r1, [sp, #20]
 800cb3e:	6800      	ldr	r0, [r0, #0]
 800cb40:	9301      	str	r3, [sp, #4]
 800cb42:	a902      	add	r1, sp, #8
 800cb44:	f000 fbd2 	bl	800d2ec <_svfiprintf_r>
 800cb48:	9b02      	ldr	r3, [sp, #8]
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	701a      	strb	r2, [r3, #0]
 800cb4e:	b01c      	add	sp, #112	; 0x70
 800cb50:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb54:	b003      	add	sp, #12
 800cb56:	4770      	bx	lr
 800cb58:	200000b0 	.word	0x200000b0
 800cb5c:	ffff0208 	.word	0xffff0208

0800cb60 <__sread>:
 800cb60:	b510      	push	{r4, lr}
 800cb62:	460c      	mov	r4, r1
 800cb64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb68:	f000 ffae 	bl	800dac8 <_read_r>
 800cb6c:	2800      	cmp	r0, #0
 800cb6e:	bfab      	itete	ge
 800cb70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cb72:	89a3      	ldrhlt	r3, [r4, #12]
 800cb74:	181b      	addge	r3, r3, r0
 800cb76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cb7a:	bfac      	ite	ge
 800cb7c:	6563      	strge	r3, [r4, #84]	; 0x54
 800cb7e:	81a3      	strhlt	r3, [r4, #12]
 800cb80:	bd10      	pop	{r4, pc}

0800cb82 <__swrite>:
 800cb82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb86:	461f      	mov	r7, r3
 800cb88:	898b      	ldrh	r3, [r1, #12]
 800cb8a:	05db      	lsls	r3, r3, #23
 800cb8c:	4605      	mov	r5, r0
 800cb8e:	460c      	mov	r4, r1
 800cb90:	4616      	mov	r6, r2
 800cb92:	d505      	bpl.n	800cba0 <__swrite+0x1e>
 800cb94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb98:	2302      	movs	r3, #2
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	f000 fa7a 	bl	800d094 <_lseek_r>
 800cba0:	89a3      	ldrh	r3, [r4, #12]
 800cba2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cba6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cbaa:	81a3      	strh	r3, [r4, #12]
 800cbac:	4632      	mov	r2, r6
 800cbae:	463b      	mov	r3, r7
 800cbb0:	4628      	mov	r0, r5
 800cbb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbb6:	f000 b91b 	b.w	800cdf0 <_write_r>

0800cbba <__sseek>:
 800cbba:	b510      	push	{r4, lr}
 800cbbc:	460c      	mov	r4, r1
 800cbbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbc2:	f000 fa67 	bl	800d094 <_lseek_r>
 800cbc6:	1c43      	adds	r3, r0, #1
 800cbc8:	89a3      	ldrh	r3, [r4, #12]
 800cbca:	bf15      	itete	ne
 800cbcc:	6560      	strne	r0, [r4, #84]	; 0x54
 800cbce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cbd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cbd6:	81a3      	strheq	r3, [r4, #12]
 800cbd8:	bf18      	it	ne
 800cbda:	81a3      	strhne	r3, [r4, #12]
 800cbdc:	bd10      	pop	{r4, pc}

0800cbde <__sclose>:
 800cbde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbe2:	f000 b985 	b.w	800cef0 <_close_r>

0800cbe6 <strncmp>:
 800cbe6:	b510      	push	{r4, lr}
 800cbe8:	b17a      	cbz	r2, 800cc0a <strncmp+0x24>
 800cbea:	4603      	mov	r3, r0
 800cbec:	3901      	subs	r1, #1
 800cbee:	1884      	adds	r4, r0, r2
 800cbf0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cbf4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cbf8:	4290      	cmp	r0, r2
 800cbfa:	d101      	bne.n	800cc00 <strncmp+0x1a>
 800cbfc:	42a3      	cmp	r3, r4
 800cbfe:	d101      	bne.n	800cc04 <strncmp+0x1e>
 800cc00:	1a80      	subs	r0, r0, r2
 800cc02:	bd10      	pop	{r4, pc}
 800cc04:	2800      	cmp	r0, #0
 800cc06:	d1f3      	bne.n	800cbf0 <strncmp+0xa>
 800cc08:	e7fa      	b.n	800cc00 <strncmp+0x1a>
 800cc0a:	4610      	mov	r0, r2
 800cc0c:	e7f9      	b.n	800cc02 <strncmp+0x1c>

0800cc0e <strncpy>:
 800cc0e:	b510      	push	{r4, lr}
 800cc10:	3901      	subs	r1, #1
 800cc12:	4603      	mov	r3, r0
 800cc14:	b132      	cbz	r2, 800cc24 <strncpy+0x16>
 800cc16:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800cc1a:	f803 4b01 	strb.w	r4, [r3], #1
 800cc1e:	3a01      	subs	r2, #1
 800cc20:	2c00      	cmp	r4, #0
 800cc22:	d1f7      	bne.n	800cc14 <strncpy+0x6>
 800cc24:	441a      	add	r2, r3
 800cc26:	2100      	movs	r1, #0
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	d100      	bne.n	800cc2e <strncpy+0x20>
 800cc2c:	bd10      	pop	{r4, pc}
 800cc2e:	f803 1b01 	strb.w	r1, [r3], #1
 800cc32:	e7f9      	b.n	800cc28 <strncpy+0x1a>

0800cc34 <_strtol_l.constprop.0>:
 800cc34:	2b01      	cmp	r3, #1
 800cc36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc3a:	d001      	beq.n	800cc40 <_strtol_l.constprop.0+0xc>
 800cc3c:	2b24      	cmp	r3, #36	; 0x24
 800cc3e:	d906      	bls.n	800cc4e <_strtol_l.constprop.0+0x1a>
 800cc40:	f7ff fc98 	bl	800c574 <__errno>
 800cc44:	2316      	movs	r3, #22
 800cc46:	6003      	str	r3, [r0, #0]
 800cc48:	2000      	movs	r0, #0
 800cc4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc4e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cd34 <_strtol_l.constprop.0+0x100>
 800cc52:	460d      	mov	r5, r1
 800cc54:	462e      	mov	r6, r5
 800cc56:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc5a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800cc5e:	f017 0708 	ands.w	r7, r7, #8
 800cc62:	d1f7      	bne.n	800cc54 <_strtol_l.constprop.0+0x20>
 800cc64:	2c2d      	cmp	r4, #45	; 0x2d
 800cc66:	d132      	bne.n	800ccce <_strtol_l.constprop.0+0x9a>
 800cc68:	782c      	ldrb	r4, [r5, #0]
 800cc6a:	2701      	movs	r7, #1
 800cc6c:	1cb5      	adds	r5, r6, #2
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d05b      	beq.n	800cd2a <_strtol_l.constprop.0+0xf6>
 800cc72:	2b10      	cmp	r3, #16
 800cc74:	d109      	bne.n	800cc8a <_strtol_l.constprop.0+0x56>
 800cc76:	2c30      	cmp	r4, #48	; 0x30
 800cc78:	d107      	bne.n	800cc8a <_strtol_l.constprop.0+0x56>
 800cc7a:	782c      	ldrb	r4, [r5, #0]
 800cc7c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cc80:	2c58      	cmp	r4, #88	; 0x58
 800cc82:	d14d      	bne.n	800cd20 <_strtol_l.constprop.0+0xec>
 800cc84:	786c      	ldrb	r4, [r5, #1]
 800cc86:	2310      	movs	r3, #16
 800cc88:	3502      	adds	r5, #2
 800cc8a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800cc8e:	f108 38ff 	add.w	r8, r8, #4294967295
 800cc92:	f04f 0c00 	mov.w	ip, #0
 800cc96:	fbb8 f9f3 	udiv	r9, r8, r3
 800cc9a:	4666      	mov	r6, ip
 800cc9c:	fb03 8a19 	mls	sl, r3, r9, r8
 800cca0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800cca4:	f1be 0f09 	cmp.w	lr, #9
 800cca8:	d816      	bhi.n	800ccd8 <_strtol_l.constprop.0+0xa4>
 800ccaa:	4674      	mov	r4, lr
 800ccac:	42a3      	cmp	r3, r4
 800ccae:	dd24      	ble.n	800ccfa <_strtol_l.constprop.0+0xc6>
 800ccb0:	f1bc 0f00 	cmp.w	ip, #0
 800ccb4:	db1e      	blt.n	800ccf4 <_strtol_l.constprop.0+0xc0>
 800ccb6:	45b1      	cmp	r9, r6
 800ccb8:	d31c      	bcc.n	800ccf4 <_strtol_l.constprop.0+0xc0>
 800ccba:	d101      	bne.n	800ccc0 <_strtol_l.constprop.0+0x8c>
 800ccbc:	45a2      	cmp	sl, r4
 800ccbe:	db19      	blt.n	800ccf4 <_strtol_l.constprop.0+0xc0>
 800ccc0:	fb06 4603 	mla	r6, r6, r3, r4
 800ccc4:	f04f 0c01 	mov.w	ip, #1
 800ccc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cccc:	e7e8      	b.n	800cca0 <_strtol_l.constprop.0+0x6c>
 800ccce:	2c2b      	cmp	r4, #43	; 0x2b
 800ccd0:	bf04      	itt	eq
 800ccd2:	782c      	ldrbeq	r4, [r5, #0]
 800ccd4:	1cb5      	addeq	r5, r6, #2
 800ccd6:	e7ca      	b.n	800cc6e <_strtol_l.constprop.0+0x3a>
 800ccd8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ccdc:	f1be 0f19 	cmp.w	lr, #25
 800cce0:	d801      	bhi.n	800cce6 <_strtol_l.constprop.0+0xb2>
 800cce2:	3c37      	subs	r4, #55	; 0x37
 800cce4:	e7e2      	b.n	800ccac <_strtol_l.constprop.0+0x78>
 800cce6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ccea:	f1be 0f19 	cmp.w	lr, #25
 800ccee:	d804      	bhi.n	800ccfa <_strtol_l.constprop.0+0xc6>
 800ccf0:	3c57      	subs	r4, #87	; 0x57
 800ccf2:	e7db      	b.n	800ccac <_strtol_l.constprop.0+0x78>
 800ccf4:	f04f 3cff 	mov.w	ip, #4294967295
 800ccf8:	e7e6      	b.n	800ccc8 <_strtol_l.constprop.0+0x94>
 800ccfa:	f1bc 0f00 	cmp.w	ip, #0
 800ccfe:	da05      	bge.n	800cd0c <_strtol_l.constprop.0+0xd8>
 800cd00:	2322      	movs	r3, #34	; 0x22
 800cd02:	6003      	str	r3, [r0, #0]
 800cd04:	4646      	mov	r6, r8
 800cd06:	b942      	cbnz	r2, 800cd1a <_strtol_l.constprop.0+0xe6>
 800cd08:	4630      	mov	r0, r6
 800cd0a:	e79e      	b.n	800cc4a <_strtol_l.constprop.0+0x16>
 800cd0c:	b107      	cbz	r7, 800cd10 <_strtol_l.constprop.0+0xdc>
 800cd0e:	4276      	negs	r6, r6
 800cd10:	2a00      	cmp	r2, #0
 800cd12:	d0f9      	beq.n	800cd08 <_strtol_l.constprop.0+0xd4>
 800cd14:	f1bc 0f00 	cmp.w	ip, #0
 800cd18:	d000      	beq.n	800cd1c <_strtol_l.constprop.0+0xe8>
 800cd1a:	1e69      	subs	r1, r5, #1
 800cd1c:	6011      	str	r1, [r2, #0]
 800cd1e:	e7f3      	b.n	800cd08 <_strtol_l.constprop.0+0xd4>
 800cd20:	2430      	movs	r4, #48	; 0x30
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d1b1      	bne.n	800cc8a <_strtol_l.constprop.0+0x56>
 800cd26:	2308      	movs	r3, #8
 800cd28:	e7af      	b.n	800cc8a <_strtol_l.constprop.0+0x56>
 800cd2a:	2c30      	cmp	r4, #48	; 0x30
 800cd2c:	d0a5      	beq.n	800cc7a <_strtol_l.constprop.0+0x46>
 800cd2e:	230a      	movs	r3, #10
 800cd30:	e7ab      	b.n	800cc8a <_strtol_l.constprop.0+0x56>
 800cd32:	bf00      	nop
 800cd34:	0800de21 	.word	0x0800de21

0800cd38 <strtol>:
 800cd38:	4613      	mov	r3, r2
 800cd3a:	460a      	mov	r2, r1
 800cd3c:	4601      	mov	r1, r0
 800cd3e:	4802      	ldr	r0, [pc, #8]	; (800cd48 <strtol+0x10>)
 800cd40:	6800      	ldr	r0, [r0, #0]
 800cd42:	f7ff bf77 	b.w	800cc34 <_strtol_l.constprop.0>
 800cd46:	bf00      	nop
 800cd48:	200000b0 	.word	0x200000b0

0800cd4c <__swbuf_r>:
 800cd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd4e:	460e      	mov	r6, r1
 800cd50:	4614      	mov	r4, r2
 800cd52:	4605      	mov	r5, r0
 800cd54:	b118      	cbz	r0, 800cd5e <__swbuf_r+0x12>
 800cd56:	6983      	ldr	r3, [r0, #24]
 800cd58:	b90b      	cbnz	r3, 800cd5e <__swbuf_r+0x12>
 800cd5a:	f7ff fc69 	bl	800c630 <__sinit>
 800cd5e:	4b21      	ldr	r3, [pc, #132]	; (800cde4 <__swbuf_r+0x98>)
 800cd60:	429c      	cmp	r4, r3
 800cd62:	d12b      	bne.n	800cdbc <__swbuf_r+0x70>
 800cd64:	686c      	ldr	r4, [r5, #4]
 800cd66:	69a3      	ldr	r3, [r4, #24]
 800cd68:	60a3      	str	r3, [r4, #8]
 800cd6a:	89a3      	ldrh	r3, [r4, #12]
 800cd6c:	071a      	lsls	r2, r3, #28
 800cd6e:	d52f      	bpl.n	800cdd0 <__swbuf_r+0x84>
 800cd70:	6923      	ldr	r3, [r4, #16]
 800cd72:	b36b      	cbz	r3, 800cdd0 <__swbuf_r+0x84>
 800cd74:	6923      	ldr	r3, [r4, #16]
 800cd76:	6820      	ldr	r0, [r4, #0]
 800cd78:	1ac0      	subs	r0, r0, r3
 800cd7a:	6963      	ldr	r3, [r4, #20]
 800cd7c:	b2f6      	uxtb	r6, r6
 800cd7e:	4283      	cmp	r3, r0
 800cd80:	4637      	mov	r7, r6
 800cd82:	dc04      	bgt.n	800cd8e <__swbuf_r+0x42>
 800cd84:	4621      	mov	r1, r4
 800cd86:	4628      	mov	r0, r5
 800cd88:	f000 f948 	bl	800d01c <_fflush_r>
 800cd8c:	bb30      	cbnz	r0, 800cddc <__swbuf_r+0x90>
 800cd8e:	68a3      	ldr	r3, [r4, #8]
 800cd90:	3b01      	subs	r3, #1
 800cd92:	60a3      	str	r3, [r4, #8]
 800cd94:	6823      	ldr	r3, [r4, #0]
 800cd96:	1c5a      	adds	r2, r3, #1
 800cd98:	6022      	str	r2, [r4, #0]
 800cd9a:	701e      	strb	r6, [r3, #0]
 800cd9c:	6963      	ldr	r3, [r4, #20]
 800cd9e:	3001      	adds	r0, #1
 800cda0:	4283      	cmp	r3, r0
 800cda2:	d004      	beq.n	800cdae <__swbuf_r+0x62>
 800cda4:	89a3      	ldrh	r3, [r4, #12]
 800cda6:	07db      	lsls	r3, r3, #31
 800cda8:	d506      	bpl.n	800cdb8 <__swbuf_r+0x6c>
 800cdaa:	2e0a      	cmp	r6, #10
 800cdac:	d104      	bne.n	800cdb8 <__swbuf_r+0x6c>
 800cdae:	4621      	mov	r1, r4
 800cdb0:	4628      	mov	r0, r5
 800cdb2:	f000 f933 	bl	800d01c <_fflush_r>
 800cdb6:	b988      	cbnz	r0, 800cddc <__swbuf_r+0x90>
 800cdb8:	4638      	mov	r0, r7
 800cdba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdbc:	4b0a      	ldr	r3, [pc, #40]	; (800cde8 <__swbuf_r+0x9c>)
 800cdbe:	429c      	cmp	r4, r3
 800cdc0:	d101      	bne.n	800cdc6 <__swbuf_r+0x7a>
 800cdc2:	68ac      	ldr	r4, [r5, #8]
 800cdc4:	e7cf      	b.n	800cd66 <__swbuf_r+0x1a>
 800cdc6:	4b09      	ldr	r3, [pc, #36]	; (800cdec <__swbuf_r+0xa0>)
 800cdc8:	429c      	cmp	r4, r3
 800cdca:	bf08      	it	eq
 800cdcc:	68ec      	ldreq	r4, [r5, #12]
 800cdce:	e7ca      	b.n	800cd66 <__swbuf_r+0x1a>
 800cdd0:	4621      	mov	r1, r4
 800cdd2:	4628      	mov	r0, r5
 800cdd4:	f000 f81e 	bl	800ce14 <__swsetup_r>
 800cdd8:	2800      	cmp	r0, #0
 800cdda:	d0cb      	beq.n	800cd74 <__swbuf_r+0x28>
 800cddc:	f04f 37ff 	mov.w	r7, #4294967295
 800cde0:	e7ea      	b.n	800cdb8 <__swbuf_r+0x6c>
 800cde2:	bf00      	nop
 800cde4:	0800dddc 	.word	0x0800dddc
 800cde8:	0800ddfc 	.word	0x0800ddfc
 800cdec:	0800ddbc 	.word	0x0800ddbc

0800cdf0 <_write_r>:
 800cdf0:	b538      	push	{r3, r4, r5, lr}
 800cdf2:	4d07      	ldr	r5, [pc, #28]	; (800ce10 <_write_r+0x20>)
 800cdf4:	4604      	mov	r4, r0
 800cdf6:	4608      	mov	r0, r1
 800cdf8:	4611      	mov	r1, r2
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	602a      	str	r2, [r5, #0]
 800cdfe:	461a      	mov	r2, r3
 800ce00:	f7f5 fcd1 	bl	80027a6 <_write>
 800ce04:	1c43      	adds	r3, r0, #1
 800ce06:	d102      	bne.n	800ce0e <_write_r+0x1e>
 800ce08:	682b      	ldr	r3, [r5, #0]
 800ce0a:	b103      	cbz	r3, 800ce0e <_write_r+0x1e>
 800ce0c:	6023      	str	r3, [r4, #0]
 800ce0e:	bd38      	pop	{r3, r4, r5, pc}
 800ce10:	2000582c 	.word	0x2000582c

0800ce14 <__swsetup_r>:
 800ce14:	4b32      	ldr	r3, [pc, #200]	; (800cee0 <__swsetup_r+0xcc>)
 800ce16:	b570      	push	{r4, r5, r6, lr}
 800ce18:	681d      	ldr	r5, [r3, #0]
 800ce1a:	4606      	mov	r6, r0
 800ce1c:	460c      	mov	r4, r1
 800ce1e:	b125      	cbz	r5, 800ce2a <__swsetup_r+0x16>
 800ce20:	69ab      	ldr	r3, [r5, #24]
 800ce22:	b913      	cbnz	r3, 800ce2a <__swsetup_r+0x16>
 800ce24:	4628      	mov	r0, r5
 800ce26:	f7ff fc03 	bl	800c630 <__sinit>
 800ce2a:	4b2e      	ldr	r3, [pc, #184]	; (800cee4 <__swsetup_r+0xd0>)
 800ce2c:	429c      	cmp	r4, r3
 800ce2e:	d10f      	bne.n	800ce50 <__swsetup_r+0x3c>
 800ce30:	686c      	ldr	r4, [r5, #4]
 800ce32:	89a3      	ldrh	r3, [r4, #12]
 800ce34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ce38:	0719      	lsls	r1, r3, #28
 800ce3a:	d42c      	bmi.n	800ce96 <__swsetup_r+0x82>
 800ce3c:	06dd      	lsls	r5, r3, #27
 800ce3e:	d411      	bmi.n	800ce64 <__swsetup_r+0x50>
 800ce40:	2309      	movs	r3, #9
 800ce42:	6033      	str	r3, [r6, #0]
 800ce44:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ce48:	81a3      	strh	r3, [r4, #12]
 800ce4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce4e:	e03e      	b.n	800cece <__swsetup_r+0xba>
 800ce50:	4b25      	ldr	r3, [pc, #148]	; (800cee8 <__swsetup_r+0xd4>)
 800ce52:	429c      	cmp	r4, r3
 800ce54:	d101      	bne.n	800ce5a <__swsetup_r+0x46>
 800ce56:	68ac      	ldr	r4, [r5, #8]
 800ce58:	e7eb      	b.n	800ce32 <__swsetup_r+0x1e>
 800ce5a:	4b24      	ldr	r3, [pc, #144]	; (800ceec <__swsetup_r+0xd8>)
 800ce5c:	429c      	cmp	r4, r3
 800ce5e:	bf08      	it	eq
 800ce60:	68ec      	ldreq	r4, [r5, #12]
 800ce62:	e7e6      	b.n	800ce32 <__swsetup_r+0x1e>
 800ce64:	0758      	lsls	r0, r3, #29
 800ce66:	d512      	bpl.n	800ce8e <__swsetup_r+0x7a>
 800ce68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce6a:	b141      	cbz	r1, 800ce7e <__swsetup_r+0x6a>
 800ce6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ce70:	4299      	cmp	r1, r3
 800ce72:	d002      	beq.n	800ce7a <__swsetup_r+0x66>
 800ce74:	4630      	mov	r0, r6
 800ce76:	f000 f991 	bl	800d19c <_free_r>
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	6363      	str	r3, [r4, #52]	; 0x34
 800ce7e:	89a3      	ldrh	r3, [r4, #12]
 800ce80:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ce84:	81a3      	strh	r3, [r4, #12]
 800ce86:	2300      	movs	r3, #0
 800ce88:	6063      	str	r3, [r4, #4]
 800ce8a:	6923      	ldr	r3, [r4, #16]
 800ce8c:	6023      	str	r3, [r4, #0]
 800ce8e:	89a3      	ldrh	r3, [r4, #12]
 800ce90:	f043 0308 	orr.w	r3, r3, #8
 800ce94:	81a3      	strh	r3, [r4, #12]
 800ce96:	6923      	ldr	r3, [r4, #16]
 800ce98:	b94b      	cbnz	r3, 800ceae <__swsetup_r+0x9a>
 800ce9a:	89a3      	ldrh	r3, [r4, #12]
 800ce9c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cea0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cea4:	d003      	beq.n	800ceae <__swsetup_r+0x9a>
 800cea6:	4621      	mov	r1, r4
 800cea8:	4630      	mov	r0, r6
 800ceaa:	f000 f92b 	bl	800d104 <__smakebuf_r>
 800ceae:	89a0      	ldrh	r0, [r4, #12]
 800ceb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ceb4:	f010 0301 	ands.w	r3, r0, #1
 800ceb8:	d00a      	beq.n	800ced0 <__swsetup_r+0xbc>
 800ceba:	2300      	movs	r3, #0
 800cebc:	60a3      	str	r3, [r4, #8]
 800cebe:	6963      	ldr	r3, [r4, #20]
 800cec0:	425b      	negs	r3, r3
 800cec2:	61a3      	str	r3, [r4, #24]
 800cec4:	6923      	ldr	r3, [r4, #16]
 800cec6:	b943      	cbnz	r3, 800ceda <__swsetup_r+0xc6>
 800cec8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cecc:	d1ba      	bne.n	800ce44 <__swsetup_r+0x30>
 800cece:	bd70      	pop	{r4, r5, r6, pc}
 800ced0:	0781      	lsls	r1, r0, #30
 800ced2:	bf58      	it	pl
 800ced4:	6963      	ldrpl	r3, [r4, #20]
 800ced6:	60a3      	str	r3, [r4, #8]
 800ced8:	e7f4      	b.n	800cec4 <__swsetup_r+0xb0>
 800ceda:	2000      	movs	r0, #0
 800cedc:	e7f7      	b.n	800cece <__swsetup_r+0xba>
 800cede:	bf00      	nop
 800cee0:	200000b0 	.word	0x200000b0
 800cee4:	0800dddc 	.word	0x0800dddc
 800cee8:	0800ddfc 	.word	0x0800ddfc
 800ceec:	0800ddbc 	.word	0x0800ddbc

0800cef0 <_close_r>:
 800cef0:	b538      	push	{r3, r4, r5, lr}
 800cef2:	4d06      	ldr	r5, [pc, #24]	; (800cf0c <_close_r+0x1c>)
 800cef4:	2300      	movs	r3, #0
 800cef6:	4604      	mov	r4, r0
 800cef8:	4608      	mov	r0, r1
 800cefa:	602b      	str	r3, [r5, #0]
 800cefc:	f7f5 fc6f 	bl	80027de <_close>
 800cf00:	1c43      	adds	r3, r0, #1
 800cf02:	d102      	bne.n	800cf0a <_close_r+0x1a>
 800cf04:	682b      	ldr	r3, [r5, #0]
 800cf06:	b103      	cbz	r3, 800cf0a <_close_r+0x1a>
 800cf08:	6023      	str	r3, [r4, #0]
 800cf0a:	bd38      	pop	{r3, r4, r5, pc}
 800cf0c:	2000582c 	.word	0x2000582c

0800cf10 <__sflush_r>:
 800cf10:	898a      	ldrh	r2, [r1, #12]
 800cf12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf16:	4605      	mov	r5, r0
 800cf18:	0710      	lsls	r0, r2, #28
 800cf1a:	460c      	mov	r4, r1
 800cf1c:	d458      	bmi.n	800cfd0 <__sflush_r+0xc0>
 800cf1e:	684b      	ldr	r3, [r1, #4]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	dc05      	bgt.n	800cf30 <__sflush_r+0x20>
 800cf24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	dc02      	bgt.n	800cf30 <__sflush_r+0x20>
 800cf2a:	2000      	movs	r0, #0
 800cf2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cf32:	2e00      	cmp	r6, #0
 800cf34:	d0f9      	beq.n	800cf2a <__sflush_r+0x1a>
 800cf36:	2300      	movs	r3, #0
 800cf38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cf3c:	682f      	ldr	r7, [r5, #0]
 800cf3e:	602b      	str	r3, [r5, #0]
 800cf40:	d032      	beq.n	800cfa8 <__sflush_r+0x98>
 800cf42:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cf44:	89a3      	ldrh	r3, [r4, #12]
 800cf46:	075a      	lsls	r2, r3, #29
 800cf48:	d505      	bpl.n	800cf56 <__sflush_r+0x46>
 800cf4a:	6863      	ldr	r3, [r4, #4]
 800cf4c:	1ac0      	subs	r0, r0, r3
 800cf4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cf50:	b10b      	cbz	r3, 800cf56 <__sflush_r+0x46>
 800cf52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cf54:	1ac0      	subs	r0, r0, r3
 800cf56:	2300      	movs	r3, #0
 800cf58:	4602      	mov	r2, r0
 800cf5a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cf5c:	6a21      	ldr	r1, [r4, #32]
 800cf5e:	4628      	mov	r0, r5
 800cf60:	47b0      	blx	r6
 800cf62:	1c43      	adds	r3, r0, #1
 800cf64:	89a3      	ldrh	r3, [r4, #12]
 800cf66:	d106      	bne.n	800cf76 <__sflush_r+0x66>
 800cf68:	6829      	ldr	r1, [r5, #0]
 800cf6a:	291d      	cmp	r1, #29
 800cf6c:	d82c      	bhi.n	800cfc8 <__sflush_r+0xb8>
 800cf6e:	4a2a      	ldr	r2, [pc, #168]	; (800d018 <__sflush_r+0x108>)
 800cf70:	40ca      	lsrs	r2, r1
 800cf72:	07d6      	lsls	r6, r2, #31
 800cf74:	d528      	bpl.n	800cfc8 <__sflush_r+0xb8>
 800cf76:	2200      	movs	r2, #0
 800cf78:	6062      	str	r2, [r4, #4]
 800cf7a:	04d9      	lsls	r1, r3, #19
 800cf7c:	6922      	ldr	r2, [r4, #16]
 800cf7e:	6022      	str	r2, [r4, #0]
 800cf80:	d504      	bpl.n	800cf8c <__sflush_r+0x7c>
 800cf82:	1c42      	adds	r2, r0, #1
 800cf84:	d101      	bne.n	800cf8a <__sflush_r+0x7a>
 800cf86:	682b      	ldr	r3, [r5, #0]
 800cf88:	b903      	cbnz	r3, 800cf8c <__sflush_r+0x7c>
 800cf8a:	6560      	str	r0, [r4, #84]	; 0x54
 800cf8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cf8e:	602f      	str	r7, [r5, #0]
 800cf90:	2900      	cmp	r1, #0
 800cf92:	d0ca      	beq.n	800cf2a <__sflush_r+0x1a>
 800cf94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf98:	4299      	cmp	r1, r3
 800cf9a:	d002      	beq.n	800cfa2 <__sflush_r+0x92>
 800cf9c:	4628      	mov	r0, r5
 800cf9e:	f000 f8fd 	bl	800d19c <_free_r>
 800cfa2:	2000      	movs	r0, #0
 800cfa4:	6360      	str	r0, [r4, #52]	; 0x34
 800cfa6:	e7c1      	b.n	800cf2c <__sflush_r+0x1c>
 800cfa8:	6a21      	ldr	r1, [r4, #32]
 800cfaa:	2301      	movs	r3, #1
 800cfac:	4628      	mov	r0, r5
 800cfae:	47b0      	blx	r6
 800cfb0:	1c41      	adds	r1, r0, #1
 800cfb2:	d1c7      	bne.n	800cf44 <__sflush_r+0x34>
 800cfb4:	682b      	ldr	r3, [r5, #0]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d0c4      	beq.n	800cf44 <__sflush_r+0x34>
 800cfba:	2b1d      	cmp	r3, #29
 800cfbc:	d001      	beq.n	800cfc2 <__sflush_r+0xb2>
 800cfbe:	2b16      	cmp	r3, #22
 800cfc0:	d101      	bne.n	800cfc6 <__sflush_r+0xb6>
 800cfc2:	602f      	str	r7, [r5, #0]
 800cfc4:	e7b1      	b.n	800cf2a <__sflush_r+0x1a>
 800cfc6:	89a3      	ldrh	r3, [r4, #12]
 800cfc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfcc:	81a3      	strh	r3, [r4, #12]
 800cfce:	e7ad      	b.n	800cf2c <__sflush_r+0x1c>
 800cfd0:	690f      	ldr	r7, [r1, #16]
 800cfd2:	2f00      	cmp	r7, #0
 800cfd4:	d0a9      	beq.n	800cf2a <__sflush_r+0x1a>
 800cfd6:	0793      	lsls	r3, r2, #30
 800cfd8:	680e      	ldr	r6, [r1, #0]
 800cfda:	bf08      	it	eq
 800cfdc:	694b      	ldreq	r3, [r1, #20]
 800cfde:	600f      	str	r7, [r1, #0]
 800cfe0:	bf18      	it	ne
 800cfe2:	2300      	movne	r3, #0
 800cfe4:	eba6 0807 	sub.w	r8, r6, r7
 800cfe8:	608b      	str	r3, [r1, #8]
 800cfea:	f1b8 0f00 	cmp.w	r8, #0
 800cfee:	dd9c      	ble.n	800cf2a <__sflush_r+0x1a>
 800cff0:	6a21      	ldr	r1, [r4, #32]
 800cff2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cff4:	4643      	mov	r3, r8
 800cff6:	463a      	mov	r2, r7
 800cff8:	4628      	mov	r0, r5
 800cffa:	47b0      	blx	r6
 800cffc:	2800      	cmp	r0, #0
 800cffe:	dc06      	bgt.n	800d00e <__sflush_r+0xfe>
 800d000:	89a3      	ldrh	r3, [r4, #12]
 800d002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d006:	81a3      	strh	r3, [r4, #12]
 800d008:	f04f 30ff 	mov.w	r0, #4294967295
 800d00c:	e78e      	b.n	800cf2c <__sflush_r+0x1c>
 800d00e:	4407      	add	r7, r0
 800d010:	eba8 0800 	sub.w	r8, r8, r0
 800d014:	e7e9      	b.n	800cfea <__sflush_r+0xda>
 800d016:	bf00      	nop
 800d018:	20400001 	.word	0x20400001

0800d01c <_fflush_r>:
 800d01c:	b538      	push	{r3, r4, r5, lr}
 800d01e:	690b      	ldr	r3, [r1, #16]
 800d020:	4605      	mov	r5, r0
 800d022:	460c      	mov	r4, r1
 800d024:	b913      	cbnz	r3, 800d02c <_fflush_r+0x10>
 800d026:	2500      	movs	r5, #0
 800d028:	4628      	mov	r0, r5
 800d02a:	bd38      	pop	{r3, r4, r5, pc}
 800d02c:	b118      	cbz	r0, 800d036 <_fflush_r+0x1a>
 800d02e:	6983      	ldr	r3, [r0, #24]
 800d030:	b90b      	cbnz	r3, 800d036 <_fflush_r+0x1a>
 800d032:	f7ff fafd 	bl	800c630 <__sinit>
 800d036:	4b14      	ldr	r3, [pc, #80]	; (800d088 <_fflush_r+0x6c>)
 800d038:	429c      	cmp	r4, r3
 800d03a:	d11b      	bne.n	800d074 <_fflush_r+0x58>
 800d03c:	686c      	ldr	r4, [r5, #4]
 800d03e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d0ef      	beq.n	800d026 <_fflush_r+0xa>
 800d046:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d048:	07d0      	lsls	r0, r2, #31
 800d04a:	d404      	bmi.n	800d056 <_fflush_r+0x3a>
 800d04c:	0599      	lsls	r1, r3, #22
 800d04e:	d402      	bmi.n	800d056 <_fflush_r+0x3a>
 800d050:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d052:	f7ff fbb0 	bl	800c7b6 <__retarget_lock_acquire_recursive>
 800d056:	4628      	mov	r0, r5
 800d058:	4621      	mov	r1, r4
 800d05a:	f7ff ff59 	bl	800cf10 <__sflush_r>
 800d05e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d060:	07da      	lsls	r2, r3, #31
 800d062:	4605      	mov	r5, r0
 800d064:	d4e0      	bmi.n	800d028 <_fflush_r+0xc>
 800d066:	89a3      	ldrh	r3, [r4, #12]
 800d068:	059b      	lsls	r3, r3, #22
 800d06a:	d4dd      	bmi.n	800d028 <_fflush_r+0xc>
 800d06c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d06e:	f7ff fba3 	bl	800c7b8 <__retarget_lock_release_recursive>
 800d072:	e7d9      	b.n	800d028 <_fflush_r+0xc>
 800d074:	4b05      	ldr	r3, [pc, #20]	; (800d08c <_fflush_r+0x70>)
 800d076:	429c      	cmp	r4, r3
 800d078:	d101      	bne.n	800d07e <_fflush_r+0x62>
 800d07a:	68ac      	ldr	r4, [r5, #8]
 800d07c:	e7df      	b.n	800d03e <_fflush_r+0x22>
 800d07e:	4b04      	ldr	r3, [pc, #16]	; (800d090 <_fflush_r+0x74>)
 800d080:	429c      	cmp	r4, r3
 800d082:	bf08      	it	eq
 800d084:	68ec      	ldreq	r4, [r5, #12]
 800d086:	e7da      	b.n	800d03e <_fflush_r+0x22>
 800d088:	0800dddc 	.word	0x0800dddc
 800d08c:	0800ddfc 	.word	0x0800ddfc
 800d090:	0800ddbc 	.word	0x0800ddbc

0800d094 <_lseek_r>:
 800d094:	b538      	push	{r3, r4, r5, lr}
 800d096:	4d07      	ldr	r5, [pc, #28]	; (800d0b4 <_lseek_r+0x20>)
 800d098:	4604      	mov	r4, r0
 800d09a:	4608      	mov	r0, r1
 800d09c:	4611      	mov	r1, r2
 800d09e:	2200      	movs	r2, #0
 800d0a0:	602a      	str	r2, [r5, #0]
 800d0a2:	461a      	mov	r2, r3
 800d0a4:	f7f5 fbc2 	bl	800282c <_lseek>
 800d0a8:	1c43      	adds	r3, r0, #1
 800d0aa:	d102      	bne.n	800d0b2 <_lseek_r+0x1e>
 800d0ac:	682b      	ldr	r3, [r5, #0]
 800d0ae:	b103      	cbz	r3, 800d0b2 <_lseek_r+0x1e>
 800d0b0:	6023      	str	r3, [r4, #0]
 800d0b2:	bd38      	pop	{r3, r4, r5, pc}
 800d0b4:	2000582c 	.word	0x2000582c

0800d0b8 <__swhatbuf_r>:
 800d0b8:	b570      	push	{r4, r5, r6, lr}
 800d0ba:	460e      	mov	r6, r1
 800d0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0c0:	2900      	cmp	r1, #0
 800d0c2:	b096      	sub	sp, #88	; 0x58
 800d0c4:	4614      	mov	r4, r2
 800d0c6:	461d      	mov	r5, r3
 800d0c8:	da08      	bge.n	800d0dc <__swhatbuf_r+0x24>
 800d0ca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	602a      	str	r2, [r5, #0]
 800d0d2:	061a      	lsls	r2, r3, #24
 800d0d4:	d410      	bmi.n	800d0f8 <__swhatbuf_r+0x40>
 800d0d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0da:	e00e      	b.n	800d0fa <__swhatbuf_r+0x42>
 800d0dc:	466a      	mov	r2, sp
 800d0de:	f000 fd05 	bl	800daec <_fstat_r>
 800d0e2:	2800      	cmp	r0, #0
 800d0e4:	dbf1      	blt.n	800d0ca <__swhatbuf_r+0x12>
 800d0e6:	9a01      	ldr	r2, [sp, #4]
 800d0e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d0ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d0f0:	425a      	negs	r2, r3
 800d0f2:	415a      	adcs	r2, r3
 800d0f4:	602a      	str	r2, [r5, #0]
 800d0f6:	e7ee      	b.n	800d0d6 <__swhatbuf_r+0x1e>
 800d0f8:	2340      	movs	r3, #64	; 0x40
 800d0fa:	2000      	movs	r0, #0
 800d0fc:	6023      	str	r3, [r4, #0]
 800d0fe:	b016      	add	sp, #88	; 0x58
 800d100:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d104 <__smakebuf_r>:
 800d104:	898b      	ldrh	r3, [r1, #12]
 800d106:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d108:	079d      	lsls	r5, r3, #30
 800d10a:	4606      	mov	r6, r0
 800d10c:	460c      	mov	r4, r1
 800d10e:	d507      	bpl.n	800d120 <__smakebuf_r+0x1c>
 800d110:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d114:	6023      	str	r3, [r4, #0]
 800d116:	6123      	str	r3, [r4, #16]
 800d118:	2301      	movs	r3, #1
 800d11a:	6163      	str	r3, [r4, #20]
 800d11c:	b002      	add	sp, #8
 800d11e:	bd70      	pop	{r4, r5, r6, pc}
 800d120:	ab01      	add	r3, sp, #4
 800d122:	466a      	mov	r2, sp
 800d124:	f7ff ffc8 	bl	800d0b8 <__swhatbuf_r>
 800d128:	9900      	ldr	r1, [sp, #0]
 800d12a:	4605      	mov	r5, r0
 800d12c:	4630      	mov	r0, r6
 800d12e:	f7ff fb7b 	bl	800c828 <_malloc_r>
 800d132:	b948      	cbnz	r0, 800d148 <__smakebuf_r+0x44>
 800d134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d138:	059a      	lsls	r2, r3, #22
 800d13a:	d4ef      	bmi.n	800d11c <__smakebuf_r+0x18>
 800d13c:	f023 0303 	bic.w	r3, r3, #3
 800d140:	f043 0302 	orr.w	r3, r3, #2
 800d144:	81a3      	strh	r3, [r4, #12]
 800d146:	e7e3      	b.n	800d110 <__smakebuf_r+0xc>
 800d148:	4b0d      	ldr	r3, [pc, #52]	; (800d180 <__smakebuf_r+0x7c>)
 800d14a:	62b3      	str	r3, [r6, #40]	; 0x28
 800d14c:	89a3      	ldrh	r3, [r4, #12]
 800d14e:	6020      	str	r0, [r4, #0]
 800d150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d154:	81a3      	strh	r3, [r4, #12]
 800d156:	9b00      	ldr	r3, [sp, #0]
 800d158:	6163      	str	r3, [r4, #20]
 800d15a:	9b01      	ldr	r3, [sp, #4]
 800d15c:	6120      	str	r0, [r4, #16]
 800d15e:	b15b      	cbz	r3, 800d178 <__smakebuf_r+0x74>
 800d160:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d164:	4630      	mov	r0, r6
 800d166:	f000 fcd3 	bl	800db10 <_isatty_r>
 800d16a:	b128      	cbz	r0, 800d178 <__smakebuf_r+0x74>
 800d16c:	89a3      	ldrh	r3, [r4, #12]
 800d16e:	f023 0303 	bic.w	r3, r3, #3
 800d172:	f043 0301 	orr.w	r3, r3, #1
 800d176:	81a3      	strh	r3, [r4, #12]
 800d178:	89a0      	ldrh	r0, [r4, #12]
 800d17a:	4305      	orrs	r5, r0
 800d17c:	81a5      	strh	r5, [r4, #12]
 800d17e:	e7cd      	b.n	800d11c <__smakebuf_r+0x18>
 800d180:	0800c5c9 	.word	0x0800c5c9

0800d184 <__malloc_lock>:
 800d184:	4801      	ldr	r0, [pc, #4]	; (800d18c <__malloc_lock+0x8>)
 800d186:	f7ff bb16 	b.w	800c7b6 <__retarget_lock_acquire_recursive>
 800d18a:	bf00      	nop
 800d18c:	20005820 	.word	0x20005820

0800d190 <__malloc_unlock>:
 800d190:	4801      	ldr	r0, [pc, #4]	; (800d198 <__malloc_unlock+0x8>)
 800d192:	f7ff bb11 	b.w	800c7b8 <__retarget_lock_release_recursive>
 800d196:	bf00      	nop
 800d198:	20005820 	.word	0x20005820

0800d19c <_free_r>:
 800d19c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d19e:	2900      	cmp	r1, #0
 800d1a0:	d044      	beq.n	800d22c <_free_r+0x90>
 800d1a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1a6:	9001      	str	r0, [sp, #4]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	f1a1 0404 	sub.w	r4, r1, #4
 800d1ae:	bfb8      	it	lt
 800d1b0:	18e4      	addlt	r4, r4, r3
 800d1b2:	f7ff ffe7 	bl	800d184 <__malloc_lock>
 800d1b6:	4a1e      	ldr	r2, [pc, #120]	; (800d230 <_free_r+0x94>)
 800d1b8:	9801      	ldr	r0, [sp, #4]
 800d1ba:	6813      	ldr	r3, [r2, #0]
 800d1bc:	b933      	cbnz	r3, 800d1cc <_free_r+0x30>
 800d1be:	6063      	str	r3, [r4, #4]
 800d1c0:	6014      	str	r4, [r2, #0]
 800d1c2:	b003      	add	sp, #12
 800d1c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d1c8:	f7ff bfe2 	b.w	800d190 <__malloc_unlock>
 800d1cc:	42a3      	cmp	r3, r4
 800d1ce:	d908      	bls.n	800d1e2 <_free_r+0x46>
 800d1d0:	6825      	ldr	r5, [r4, #0]
 800d1d2:	1961      	adds	r1, r4, r5
 800d1d4:	428b      	cmp	r3, r1
 800d1d6:	bf01      	itttt	eq
 800d1d8:	6819      	ldreq	r1, [r3, #0]
 800d1da:	685b      	ldreq	r3, [r3, #4]
 800d1dc:	1949      	addeq	r1, r1, r5
 800d1de:	6021      	streq	r1, [r4, #0]
 800d1e0:	e7ed      	b.n	800d1be <_free_r+0x22>
 800d1e2:	461a      	mov	r2, r3
 800d1e4:	685b      	ldr	r3, [r3, #4]
 800d1e6:	b10b      	cbz	r3, 800d1ec <_free_r+0x50>
 800d1e8:	42a3      	cmp	r3, r4
 800d1ea:	d9fa      	bls.n	800d1e2 <_free_r+0x46>
 800d1ec:	6811      	ldr	r1, [r2, #0]
 800d1ee:	1855      	adds	r5, r2, r1
 800d1f0:	42a5      	cmp	r5, r4
 800d1f2:	d10b      	bne.n	800d20c <_free_r+0x70>
 800d1f4:	6824      	ldr	r4, [r4, #0]
 800d1f6:	4421      	add	r1, r4
 800d1f8:	1854      	adds	r4, r2, r1
 800d1fa:	42a3      	cmp	r3, r4
 800d1fc:	6011      	str	r1, [r2, #0]
 800d1fe:	d1e0      	bne.n	800d1c2 <_free_r+0x26>
 800d200:	681c      	ldr	r4, [r3, #0]
 800d202:	685b      	ldr	r3, [r3, #4]
 800d204:	6053      	str	r3, [r2, #4]
 800d206:	4421      	add	r1, r4
 800d208:	6011      	str	r1, [r2, #0]
 800d20a:	e7da      	b.n	800d1c2 <_free_r+0x26>
 800d20c:	d902      	bls.n	800d214 <_free_r+0x78>
 800d20e:	230c      	movs	r3, #12
 800d210:	6003      	str	r3, [r0, #0]
 800d212:	e7d6      	b.n	800d1c2 <_free_r+0x26>
 800d214:	6825      	ldr	r5, [r4, #0]
 800d216:	1961      	adds	r1, r4, r5
 800d218:	428b      	cmp	r3, r1
 800d21a:	bf04      	itt	eq
 800d21c:	6819      	ldreq	r1, [r3, #0]
 800d21e:	685b      	ldreq	r3, [r3, #4]
 800d220:	6063      	str	r3, [r4, #4]
 800d222:	bf04      	itt	eq
 800d224:	1949      	addeq	r1, r1, r5
 800d226:	6021      	streq	r1, [r4, #0]
 800d228:	6054      	str	r4, [r2, #4]
 800d22a:	e7ca      	b.n	800d1c2 <_free_r+0x26>
 800d22c:	b003      	add	sp, #12
 800d22e:	bd30      	pop	{r4, r5, pc}
 800d230:	20005824 	.word	0x20005824

0800d234 <__ssputs_r>:
 800d234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d238:	688e      	ldr	r6, [r1, #8]
 800d23a:	429e      	cmp	r6, r3
 800d23c:	4682      	mov	sl, r0
 800d23e:	460c      	mov	r4, r1
 800d240:	4690      	mov	r8, r2
 800d242:	461f      	mov	r7, r3
 800d244:	d838      	bhi.n	800d2b8 <__ssputs_r+0x84>
 800d246:	898a      	ldrh	r2, [r1, #12]
 800d248:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d24c:	d032      	beq.n	800d2b4 <__ssputs_r+0x80>
 800d24e:	6825      	ldr	r5, [r4, #0]
 800d250:	6909      	ldr	r1, [r1, #16]
 800d252:	eba5 0901 	sub.w	r9, r5, r1
 800d256:	6965      	ldr	r5, [r4, #20]
 800d258:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d25c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d260:	3301      	adds	r3, #1
 800d262:	444b      	add	r3, r9
 800d264:	106d      	asrs	r5, r5, #1
 800d266:	429d      	cmp	r5, r3
 800d268:	bf38      	it	cc
 800d26a:	461d      	movcc	r5, r3
 800d26c:	0553      	lsls	r3, r2, #21
 800d26e:	d531      	bpl.n	800d2d4 <__ssputs_r+0xa0>
 800d270:	4629      	mov	r1, r5
 800d272:	f7ff fad9 	bl	800c828 <_malloc_r>
 800d276:	4606      	mov	r6, r0
 800d278:	b950      	cbnz	r0, 800d290 <__ssputs_r+0x5c>
 800d27a:	230c      	movs	r3, #12
 800d27c:	f8ca 3000 	str.w	r3, [sl]
 800d280:	89a3      	ldrh	r3, [r4, #12]
 800d282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d286:	81a3      	strh	r3, [r4, #12]
 800d288:	f04f 30ff 	mov.w	r0, #4294967295
 800d28c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d290:	6921      	ldr	r1, [r4, #16]
 800d292:	464a      	mov	r2, r9
 800d294:	f7ff fa91 	bl	800c7ba <memcpy>
 800d298:	89a3      	ldrh	r3, [r4, #12]
 800d29a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d29e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d2a2:	81a3      	strh	r3, [r4, #12]
 800d2a4:	6126      	str	r6, [r4, #16]
 800d2a6:	6165      	str	r5, [r4, #20]
 800d2a8:	444e      	add	r6, r9
 800d2aa:	eba5 0509 	sub.w	r5, r5, r9
 800d2ae:	6026      	str	r6, [r4, #0]
 800d2b0:	60a5      	str	r5, [r4, #8]
 800d2b2:	463e      	mov	r6, r7
 800d2b4:	42be      	cmp	r6, r7
 800d2b6:	d900      	bls.n	800d2ba <__ssputs_r+0x86>
 800d2b8:	463e      	mov	r6, r7
 800d2ba:	6820      	ldr	r0, [r4, #0]
 800d2bc:	4632      	mov	r2, r6
 800d2be:	4641      	mov	r1, r8
 800d2c0:	f000 fc36 	bl	800db30 <memmove>
 800d2c4:	68a3      	ldr	r3, [r4, #8]
 800d2c6:	1b9b      	subs	r3, r3, r6
 800d2c8:	60a3      	str	r3, [r4, #8]
 800d2ca:	6823      	ldr	r3, [r4, #0]
 800d2cc:	4433      	add	r3, r6
 800d2ce:	6023      	str	r3, [r4, #0]
 800d2d0:	2000      	movs	r0, #0
 800d2d2:	e7db      	b.n	800d28c <__ssputs_r+0x58>
 800d2d4:	462a      	mov	r2, r5
 800d2d6:	f000 fc45 	bl	800db64 <_realloc_r>
 800d2da:	4606      	mov	r6, r0
 800d2dc:	2800      	cmp	r0, #0
 800d2de:	d1e1      	bne.n	800d2a4 <__ssputs_r+0x70>
 800d2e0:	6921      	ldr	r1, [r4, #16]
 800d2e2:	4650      	mov	r0, sl
 800d2e4:	f7ff ff5a 	bl	800d19c <_free_r>
 800d2e8:	e7c7      	b.n	800d27a <__ssputs_r+0x46>
	...

0800d2ec <_svfiprintf_r>:
 800d2ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2f0:	4698      	mov	r8, r3
 800d2f2:	898b      	ldrh	r3, [r1, #12]
 800d2f4:	061b      	lsls	r3, r3, #24
 800d2f6:	b09d      	sub	sp, #116	; 0x74
 800d2f8:	4607      	mov	r7, r0
 800d2fa:	460d      	mov	r5, r1
 800d2fc:	4614      	mov	r4, r2
 800d2fe:	d50e      	bpl.n	800d31e <_svfiprintf_r+0x32>
 800d300:	690b      	ldr	r3, [r1, #16]
 800d302:	b963      	cbnz	r3, 800d31e <_svfiprintf_r+0x32>
 800d304:	2140      	movs	r1, #64	; 0x40
 800d306:	f7ff fa8f 	bl	800c828 <_malloc_r>
 800d30a:	6028      	str	r0, [r5, #0]
 800d30c:	6128      	str	r0, [r5, #16]
 800d30e:	b920      	cbnz	r0, 800d31a <_svfiprintf_r+0x2e>
 800d310:	230c      	movs	r3, #12
 800d312:	603b      	str	r3, [r7, #0]
 800d314:	f04f 30ff 	mov.w	r0, #4294967295
 800d318:	e0d1      	b.n	800d4be <_svfiprintf_r+0x1d2>
 800d31a:	2340      	movs	r3, #64	; 0x40
 800d31c:	616b      	str	r3, [r5, #20]
 800d31e:	2300      	movs	r3, #0
 800d320:	9309      	str	r3, [sp, #36]	; 0x24
 800d322:	2320      	movs	r3, #32
 800d324:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d328:	f8cd 800c 	str.w	r8, [sp, #12]
 800d32c:	2330      	movs	r3, #48	; 0x30
 800d32e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d4d8 <_svfiprintf_r+0x1ec>
 800d332:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d336:	f04f 0901 	mov.w	r9, #1
 800d33a:	4623      	mov	r3, r4
 800d33c:	469a      	mov	sl, r3
 800d33e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d342:	b10a      	cbz	r2, 800d348 <_svfiprintf_r+0x5c>
 800d344:	2a25      	cmp	r2, #37	; 0x25
 800d346:	d1f9      	bne.n	800d33c <_svfiprintf_r+0x50>
 800d348:	ebba 0b04 	subs.w	fp, sl, r4
 800d34c:	d00b      	beq.n	800d366 <_svfiprintf_r+0x7a>
 800d34e:	465b      	mov	r3, fp
 800d350:	4622      	mov	r2, r4
 800d352:	4629      	mov	r1, r5
 800d354:	4638      	mov	r0, r7
 800d356:	f7ff ff6d 	bl	800d234 <__ssputs_r>
 800d35a:	3001      	adds	r0, #1
 800d35c:	f000 80aa 	beq.w	800d4b4 <_svfiprintf_r+0x1c8>
 800d360:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d362:	445a      	add	r2, fp
 800d364:	9209      	str	r2, [sp, #36]	; 0x24
 800d366:	f89a 3000 	ldrb.w	r3, [sl]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	f000 80a2 	beq.w	800d4b4 <_svfiprintf_r+0x1c8>
 800d370:	2300      	movs	r3, #0
 800d372:	f04f 32ff 	mov.w	r2, #4294967295
 800d376:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d37a:	f10a 0a01 	add.w	sl, sl, #1
 800d37e:	9304      	str	r3, [sp, #16]
 800d380:	9307      	str	r3, [sp, #28]
 800d382:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d386:	931a      	str	r3, [sp, #104]	; 0x68
 800d388:	4654      	mov	r4, sl
 800d38a:	2205      	movs	r2, #5
 800d38c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d390:	4851      	ldr	r0, [pc, #324]	; (800d4d8 <_svfiprintf_r+0x1ec>)
 800d392:	f7f2 ff2d 	bl	80001f0 <memchr>
 800d396:	9a04      	ldr	r2, [sp, #16]
 800d398:	b9d8      	cbnz	r0, 800d3d2 <_svfiprintf_r+0xe6>
 800d39a:	06d0      	lsls	r0, r2, #27
 800d39c:	bf44      	itt	mi
 800d39e:	2320      	movmi	r3, #32
 800d3a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3a4:	0711      	lsls	r1, r2, #28
 800d3a6:	bf44      	itt	mi
 800d3a8:	232b      	movmi	r3, #43	; 0x2b
 800d3aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3ae:	f89a 3000 	ldrb.w	r3, [sl]
 800d3b2:	2b2a      	cmp	r3, #42	; 0x2a
 800d3b4:	d015      	beq.n	800d3e2 <_svfiprintf_r+0xf6>
 800d3b6:	9a07      	ldr	r2, [sp, #28]
 800d3b8:	4654      	mov	r4, sl
 800d3ba:	2000      	movs	r0, #0
 800d3bc:	f04f 0c0a 	mov.w	ip, #10
 800d3c0:	4621      	mov	r1, r4
 800d3c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3c6:	3b30      	subs	r3, #48	; 0x30
 800d3c8:	2b09      	cmp	r3, #9
 800d3ca:	d94e      	bls.n	800d46a <_svfiprintf_r+0x17e>
 800d3cc:	b1b0      	cbz	r0, 800d3fc <_svfiprintf_r+0x110>
 800d3ce:	9207      	str	r2, [sp, #28]
 800d3d0:	e014      	b.n	800d3fc <_svfiprintf_r+0x110>
 800d3d2:	eba0 0308 	sub.w	r3, r0, r8
 800d3d6:	fa09 f303 	lsl.w	r3, r9, r3
 800d3da:	4313      	orrs	r3, r2
 800d3dc:	9304      	str	r3, [sp, #16]
 800d3de:	46a2      	mov	sl, r4
 800d3e0:	e7d2      	b.n	800d388 <_svfiprintf_r+0x9c>
 800d3e2:	9b03      	ldr	r3, [sp, #12]
 800d3e4:	1d19      	adds	r1, r3, #4
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	9103      	str	r1, [sp, #12]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	bfbb      	ittet	lt
 800d3ee:	425b      	neglt	r3, r3
 800d3f0:	f042 0202 	orrlt.w	r2, r2, #2
 800d3f4:	9307      	strge	r3, [sp, #28]
 800d3f6:	9307      	strlt	r3, [sp, #28]
 800d3f8:	bfb8      	it	lt
 800d3fa:	9204      	strlt	r2, [sp, #16]
 800d3fc:	7823      	ldrb	r3, [r4, #0]
 800d3fe:	2b2e      	cmp	r3, #46	; 0x2e
 800d400:	d10c      	bne.n	800d41c <_svfiprintf_r+0x130>
 800d402:	7863      	ldrb	r3, [r4, #1]
 800d404:	2b2a      	cmp	r3, #42	; 0x2a
 800d406:	d135      	bne.n	800d474 <_svfiprintf_r+0x188>
 800d408:	9b03      	ldr	r3, [sp, #12]
 800d40a:	1d1a      	adds	r2, r3, #4
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	9203      	str	r2, [sp, #12]
 800d410:	2b00      	cmp	r3, #0
 800d412:	bfb8      	it	lt
 800d414:	f04f 33ff 	movlt.w	r3, #4294967295
 800d418:	3402      	adds	r4, #2
 800d41a:	9305      	str	r3, [sp, #20]
 800d41c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d4e8 <_svfiprintf_r+0x1fc>
 800d420:	7821      	ldrb	r1, [r4, #0]
 800d422:	2203      	movs	r2, #3
 800d424:	4650      	mov	r0, sl
 800d426:	f7f2 fee3 	bl	80001f0 <memchr>
 800d42a:	b140      	cbz	r0, 800d43e <_svfiprintf_r+0x152>
 800d42c:	2340      	movs	r3, #64	; 0x40
 800d42e:	eba0 000a 	sub.w	r0, r0, sl
 800d432:	fa03 f000 	lsl.w	r0, r3, r0
 800d436:	9b04      	ldr	r3, [sp, #16]
 800d438:	4303      	orrs	r3, r0
 800d43a:	3401      	adds	r4, #1
 800d43c:	9304      	str	r3, [sp, #16]
 800d43e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d442:	4826      	ldr	r0, [pc, #152]	; (800d4dc <_svfiprintf_r+0x1f0>)
 800d444:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d448:	2206      	movs	r2, #6
 800d44a:	f7f2 fed1 	bl	80001f0 <memchr>
 800d44e:	2800      	cmp	r0, #0
 800d450:	d038      	beq.n	800d4c4 <_svfiprintf_r+0x1d8>
 800d452:	4b23      	ldr	r3, [pc, #140]	; (800d4e0 <_svfiprintf_r+0x1f4>)
 800d454:	bb1b      	cbnz	r3, 800d49e <_svfiprintf_r+0x1b2>
 800d456:	9b03      	ldr	r3, [sp, #12]
 800d458:	3307      	adds	r3, #7
 800d45a:	f023 0307 	bic.w	r3, r3, #7
 800d45e:	3308      	adds	r3, #8
 800d460:	9303      	str	r3, [sp, #12]
 800d462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d464:	4433      	add	r3, r6
 800d466:	9309      	str	r3, [sp, #36]	; 0x24
 800d468:	e767      	b.n	800d33a <_svfiprintf_r+0x4e>
 800d46a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d46e:	460c      	mov	r4, r1
 800d470:	2001      	movs	r0, #1
 800d472:	e7a5      	b.n	800d3c0 <_svfiprintf_r+0xd4>
 800d474:	2300      	movs	r3, #0
 800d476:	3401      	adds	r4, #1
 800d478:	9305      	str	r3, [sp, #20]
 800d47a:	4619      	mov	r1, r3
 800d47c:	f04f 0c0a 	mov.w	ip, #10
 800d480:	4620      	mov	r0, r4
 800d482:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d486:	3a30      	subs	r2, #48	; 0x30
 800d488:	2a09      	cmp	r2, #9
 800d48a:	d903      	bls.n	800d494 <_svfiprintf_r+0x1a8>
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d0c5      	beq.n	800d41c <_svfiprintf_r+0x130>
 800d490:	9105      	str	r1, [sp, #20]
 800d492:	e7c3      	b.n	800d41c <_svfiprintf_r+0x130>
 800d494:	fb0c 2101 	mla	r1, ip, r1, r2
 800d498:	4604      	mov	r4, r0
 800d49a:	2301      	movs	r3, #1
 800d49c:	e7f0      	b.n	800d480 <_svfiprintf_r+0x194>
 800d49e:	ab03      	add	r3, sp, #12
 800d4a0:	9300      	str	r3, [sp, #0]
 800d4a2:	462a      	mov	r2, r5
 800d4a4:	4b0f      	ldr	r3, [pc, #60]	; (800d4e4 <_svfiprintf_r+0x1f8>)
 800d4a6:	a904      	add	r1, sp, #16
 800d4a8:	4638      	mov	r0, r7
 800d4aa:	f3af 8000 	nop.w
 800d4ae:	1c42      	adds	r2, r0, #1
 800d4b0:	4606      	mov	r6, r0
 800d4b2:	d1d6      	bne.n	800d462 <_svfiprintf_r+0x176>
 800d4b4:	89ab      	ldrh	r3, [r5, #12]
 800d4b6:	065b      	lsls	r3, r3, #25
 800d4b8:	f53f af2c 	bmi.w	800d314 <_svfiprintf_r+0x28>
 800d4bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d4be:	b01d      	add	sp, #116	; 0x74
 800d4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4c4:	ab03      	add	r3, sp, #12
 800d4c6:	9300      	str	r3, [sp, #0]
 800d4c8:	462a      	mov	r2, r5
 800d4ca:	4b06      	ldr	r3, [pc, #24]	; (800d4e4 <_svfiprintf_r+0x1f8>)
 800d4cc:	a904      	add	r1, sp, #16
 800d4ce:	4638      	mov	r0, r7
 800d4d0:	f000 f9d4 	bl	800d87c <_printf_i>
 800d4d4:	e7eb      	b.n	800d4ae <_svfiprintf_r+0x1c2>
 800d4d6:	bf00      	nop
 800d4d8:	0800df21 	.word	0x0800df21
 800d4dc:	0800df2b 	.word	0x0800df2b
 800d4e0:	00000000 	.word	0x00000000
 800d4e4:	0800d235 	.word	0x0800d235
 800d4e8:	0800df27 	.word	0x0800df27

0800d4ec <__sfputc_r>:
 800d4ec:	6893      	ldr	r3, [r2, #8]
 800d4ee:	3b01      	subs	r3, #1
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	b410      	push	{r4}
 800d4f4:	6093      	str	r3, [r2, #8]
 800d4f6:	da08      	bge.n	800d50a <__sfputc_r+0x1e>
 800d4f8:	6994      	ldr	r4, [r2, #24]
 800d4fa:	42a3      	cmp	r3, r4
 800d4fc:	db01      	blt.n	800d502 <__sfputc_r+0x16>
 800d4fe:	290a      	cmp	r1, #10
 800d500:	d103      	bne.n	800d50a <__sfputc_r+0x1e>
 800d502:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d506:	f7ff bc21 	b.w	800cd4c <__swbuf_r>
 800d50a:	6813      	ldr	r3, [r2, #0]
 800d50c:	1c58      	adds	r0, r3, #1
 800d50e:	6010      	str	r0, [r2, #0]
 800d510:	7019      	strb	r1, [r3, #0]
 800d512:	4608      	mov	r0, r1
 800d514:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d518:	4770      	bx	lr

0800d51a <__sfputs_r>:
 800d51a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d51c:	4606      	mov	r6, r0
 800d51e:	460f      	mov	r7, r1
 800d520:	4614      	mov	r4, r2
 800d522:	18d5      	adds	r5, r2, r3
 800d524:	42ac      	cmp	r4, r5
 800d526:	d101      	bne.n	800d52c <__sfputs_r+0x12>
 800d528:	2000      	movs	r0, #0
 800d52a:	e007      	b.n	800d53c <__sfputs_r+0x22>
 800d52c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d530:	463a      	mov	r2, r7
 800d532:	4630      	mov	r0, r6
 800d534:	f7ff ffda 	bl	800d4ec <__sfputc_r>
 800d538:	1c43      	adds	r3, r0, #1
 800d53a:	d1f3      	bne.n	800d524 <__sfputs_r+0xa>
 800d53c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d540 <_vfiprintf_r>:
 800d540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d544:	460d      	mov	r5, r1
 800d546:	b09d      	sub	sp, #116	; 0x74
 800d548:	4614      	mov	r4, r2
 800d54a:	4698      	mov	r8, r3
 800d54c:	4606      	mov	r6, r0
 800d54e:	b118      	cbz	r0, 800d558 <_vfiprintf_r+0x18>
 800d550:	6983      	ldr	r3, [r0, #24]
 800d552:	b90b      	cbnz	r3, 800d558 <_vfiprintf_r+0x18>
 800d554:	f7ff f86c 	bl	800c630 <__sinit>
 800d558:	4b89      	ldr	r3, [pc, #548]	; (800d780 <_vfiprintf_r+0x240>)
 800d55a:	429d      	cmp	r5, r3
 800d55c:	d11b      	bne.n	800d596 <_vfiprintf_r+0x56>
 800d55e:	6875      	ldr	r5, [r6, #4]
 800d560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d562:	07d9      	lsls	r1, r3, #31
 800d564:	d405      	bmi.n	800d572 <_vfiprintf_r+0x32>
 800d566:	89ab      	ldrh	r3, [r5, #12]
 800d568:	059a      	lsls	r2, r3, #22
 800d56a:	d402      	bmi.n	800d572 <_vfiprintf_r+0x32>
 800d56c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d56e:	f7ff f922 	bl	800c7b6 <__retarget_lock_acquire_recursive>
 800d572:	89ab      	ldrh	r3, [r5, #12]
 800d574:	071b      	lsls	r3, r3, #28
 800d576:	d501      	bpl.n	800d57c <_vfiprintf_r+0x3c>
 800d578:	692b      	ldr	r3, [r5, #16]
 800d57a:	b9eb      	cbnz	r3, 800d5b8 <_vfiprintf_r+0x78>
 800d57c:	4629      	mov	r1, r5
 800d57e:	4630      	mov	r0, r6
 800d580:	f7ff fc48 	bl	800ce14 <__swsetup_r>
 800d584:	b1c0      	cbz	r0, 800d5b8 <_vfiprintf_r+0x78>
 800d586:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d588:	07dc      	lsls	r4, r3, #31
 800d58a:	d50e      	bpl.n	800d5aa <_vfiprintf_r+0x6a>
 800d58c:	f04f 30ff 	mov.w	r0, #4294967295
 800d590:	b01d      	add	sp, #116	; 0x74
 800d592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d596:	4b7b      	ldr	r3, [pc, #492]	; (800d784 <_vfiprintf_r+0x244>)
 800d598:	429d      	cmp	r5, r3
 800d59a:	d101      	bne.n	800d5a0 <_vfiprintf_r+0x60>
 800d59c:	68b5      	ldr	r5, [r6, #8]
 800d59e:	e7df      	b.n	800d560 <_vfiprintf_r+0x20>
 800d5a0:	4b79      	ldr	r3, [pc, #484]	; (800d788 <_vfiprintf_r+0x248>)
 800d5a2:	429d      	cmp	r5, r3
 800d5a4:	bf08      	it	eq
 800d5a6:	68f5      	ldreq	r5, [r6, #12]
 800d5a8:	e7da      	b.n	800d560 <_vfiprintf_r+0x20>
 800d5aa:	89ab      	ldrh	r3, [r5, #12]
 800d5ac:	0598      	lsls	r0, r3, #22
 800d5ae:	d4ed      	bmi.n	800d58c <_vfiprintf_r+0x4c>
 800d5b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d5b2:	f7ff f901 	bl	800c7b8 <__retarget_lock_release_recursive>
 800d5b6:	e7e9      	b.n	800d58c <_vfiprintf_r+0x4c>
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	9309      	str	r3, [sp, #36]	; 0x24
 800d5bc:	2320      	movs	r3, #32
 800d5be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d5c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5c6:	2330      	movs	r3, #48	; 0x30
 800d5c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d78c <_vfiprintf_r+0x24c>
 800d5cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d5d0:	f04f 0901 	mov.w	r9, #1
 800d5d4:	4623      	mov	r3, r4
 800d5d6:	469a      	mov	sl, r3
 800d5d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5dc:	b10a      	cbz	r2, 800d5e2 <_vfiprintf_r+0xa2>
 800d5de:	2a25      	cmp	r2, #37	; 0x25
 800d5e0:	d1f9      	bne.n	800d5d6 <_vfiprintf_r+0x96>
 800d5e2:	ebba 0b04 	subs.w	fp, sl, r4
 800d5e6:	d00b      	beq.n	800d600 <_vfiprintf_r+0xc0>
 800d5e8:	465b      	mov	r3, fp
 800d5ea:	4622      	mov	r2, r4
 800d5ec:	4629      	mov	r1, r5
 800d5ee:	4630      	mov	r0, r6
 800d5f0:	f7ff ff93 	bl	800d51a <__sfputs_r>
 800d5f4:	3001      	adds	r0, #1
 800d5f6:	f000 80aa 	beq.w	800d74e <_vfiprintf_r+0x20e>
 800d5fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5fc:	445a      	add	r2, fp
 800d5fe:	9209      	str	r2, [sp, #36]	; 0x24
 800d600:	f89a 3000 	ldrb.w	r3, [sl]
 800d604:	2b00      	cmp	r3, #0
 800d606:	f000 80a2 	beq.w	800d74e <_vfiprintf_r+0x20e>
 800d60a:	2300      	movs	r3, #0
 800d60c:	f04f 32ff 	mov.w	r2, #4294967295
 800d610:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d614:	f10a 0a01 	add.w	sl, sl, #1
 800d618:	9304      	str	r3, [sp, #16]
 800d61a:	9307      	str	r3, [sp, #28]
 800d61c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d620:	931a      	str	r3, [sp, #104]	; 0x68
 800d622:	4654      	mov	r4, sl
 800d624:	2205      	movs	r2, #5
 800d626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d62a:	4858      	ldr	r0, [pc, #352]	; (800d78c <_vfiprintf_r+0x24c>)
 800d62c:	f7f2 fde0 	bl	80001f0 <memchr>
 800d630:	9a04      	ldr	r2, [sp, #16]
 800d632:	b9d8      	cbnz	r0, 800d66c <_vfiprintf_r+0x12c>
 800d634:	06d1      	lsls	r1, r2, #27
 800d636:	bf44      	itt	mi
 800d638:	2320      	movmi	r3, #32
 800d63a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d63e:	0713      	lsls	r3, r2, #28
 800d640:	bf44      	itt	mi
 800d642:	232b      	movmi	r3, #43	; 0x2b
 800d644:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d648:	f89a 3000 	ldrb.w	r3, [sl]
 800d64c:	2b2a      	cmp	r3, #42	; 0x2a
 800d64e:	d015      	beq.n	800d67c <_vfiprintf_r+0x13c>
 800d650:	9a07      	ldr	r2, [sp, #28]
 800d652:	4654      	mov	r4, sl
 800d654:	2000      	movs	r0, #0
 800d656:	f04f 0c0a 	mov.w	ip, #10
 800d65a:	4621      	mov	r1, r4
 800d65c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d660:	3b30      	subs	r3, #48	; 0x30
 800d662:	2b09      	cmp	r3, #9
 800d664:	d94e      	bls.n	800d704 <_vfiprintf_r+0x1c4>
 800d666:	b1b0      	cbz	r0, 800d696 <_vfiprintf_r+0x156>
 800d668:	9207      	str	r2, [sp, #28]
 800d66a:	e014      	b.n	800d696 <_vfiprintf_r+0x156>
 800d66c:	eba0 0308 	sub.w	r3, r0, r8
 800d670:	fa09 f303 	lsl.w	r3, r9, r3
 800d674:	4313      	orrs	r3, r2
 800d676:	9304      	str	r3, [sp, #16]
 800d678:	46a2      	mov	sl, r4
 800d67a:	e7d2      	b.n	800d622 <_vfiprintf_r+0xe2>
 800d67c:	9b03      	ldr	r3, [sp, #12]
 800d67e:	1d19      	adds	r1, r3, #4
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	9103      	str	r1, [sp, #12]
 800d684:	2b00      	cmp	r3, #0
 800d686:	bfbb      	ittet	lt
 800d688:	425b      	neglt	r3, r3
 800d68a:	f042 0202 	orrlt.w	r2, r2, #2
 800d68e:	9307      	strge	r3, [sp, #28]
 800d690:	9307      	strlt	r3, [sp, #28]
 800d692:	bfb8      	it	lt
 800d694:	9204      	strlt	r2, [sp, #16]
 800d696:	7823      	ldrb	r3, [r4, #0]
 800d698:	2b2e      	cmp	r3, #46	; 0x2e
 800d69a:	d10c      	bne.n	800d6b6 <_vfiprintf_r+0x176>
 800d69c:	7863      	ldrb	r3, [r4, #1]
 800d69e:	2b2a      	cmp	r3, #42	; 0x2a
 800d6a0:	d135      	bne.n	800d70e <_vfiprintf_r+0x1ce>
 800d6a2:	9b03      	ldr	r3, [sp, #12]
 800d6a4:	1d1a      	adds	r2, r3, #4
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	9203      	str	r2, [sp, #12]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	bfb8      	it	lt
 800d6ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800d6b2:	3402      	adds	r4, #2
 800d6b4:	9305      	str	r3, [sp, #20]
 800d6b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d79c <_vfiprintf_r+0x25c>
 800d6ba:	7821      	ldrb	r1, [r4, #0]
 800d6bc:	2203      	movs	r2, #3
 800d6be:	4650      	mov	r0, sl
 800d6c0:	f7f2 fd96 	bl	80001f0 <memchr>
 800d6c4:	b140      	cbz	r0, 800d6d8 <_vfiprintf_r+0x198>
 800d6c6:	2340      	movs	r3, #64	; 0x40
 800d6c8:	eba0 000a 	sub.w	r0, r0, sl
 800d6cc:	fa03 f000 	lsl.w	r0, r3, r0
 800d6d0:	9b04      	ldr	r3, [sp, #16]
 800d6d2:	4303      	orrs	r3, r0
 800d6d4:	3401      	adds	r4, #1
 800d6d6:	9304      	str	r3, [sp, #16]
 800d6d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6dc:	482c      	ldr	r0, [pc, #176]	; (800d790 <_vfiprintf_r+0x250>)
 800d6de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d6e2:	2206      	movs	r2, #6
 800d6e4:	f7f2 fd84 	bl	80001f0 <memchr>
 800d6e8:	2800      	cmp	r0, #0
 800d6ea:	d03f      	beq.n	800d76c <_vfiprintf_r+0x22c>
 800d6ec:	4b29      	ldr	r3, [pc, #164]	; (800d794 <_vfiprintf_r+0x254>)
 800d6ee:	bb1b      	cbnz	r3, 800d738 <_vfiprintf_r+0x1f8>
 800d6f0:	9b03      	ldr	r3, [sp, #12]
 800d6f2:	3307      	adds	r3, #7
 800d6f4:	f023 0307 	bic.w	r3, r3, #7
 800d6f8:	3308      	adds	r3, #8
 800d6fa:	9303      	str	r3, [sp, #12]
 800d6fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6fe:	443b      	add	r3, r7
 800d700:	9309      	str	r3, [sp, #36]	; 0x24
 800d702:	e767      	b.n	800d5d4 <_vfiprintf_r+0x94>
 800d704:	fb0c 3202 	mla	r2, ip, r2, r3
 800d708:	460c      	mov	r4, r1
 800d70a:	2001      	movs	r0, #1
 800d70c:	e7a5      	b.n	800d65a <_vfiprintf_r+0x11a>
 800d70e:	2300      	movs	r3, #0
 800d710:	3401      	adds	r4, #1
 800d712:	9305      	str	r3, [sp, #20]
 800d714:	4619      	mov	r1, r3
 800d716:	f04f 0c0a 	mov.w	ip, #10
 800d71a:	4620      	mov	r0, r4
 800d71c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d720:	3a30      	subs	r2, #48	; 0x30
 800d722:	2a09      	cmp	r2, #9
 800d724:	d903      	bls.n	800d72e <_vfiprintf_r+0x1ee>
 800d726:	2b00      	cmp	r3, #0
 800d728:	d0c5      	beq.n	800d6b6 <_vfiprintf_r+0x176>
 800d72a:	9105      	str	r1, [sp, #20]
 800d72c:	e7c3      	b.n	800d6b6 <_vfiprintf_r+0x176>
 800d72e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d732:	4604      	mov	r4, r0
 800d734:	2301      	movs	r3, #1
 800d736:	e7f0      	b.n	800d71a <_vfiprintf_r+0x1da>
 800d738:	ab03      	add	r3, sp, #12
 800d73a:	9300      	str	r3, [sp, #0]
 800d73c:	462a      	mov	r2, r5
 800d73e:	4b16      	ldr	r3, [pc, #88]	; (800d798 <_vfiprintf_r+0x258>)
 800d740:	a904      	add	r1, sp, #16
 800d742:	4630      	mov	r0, r6
 800d744:	f3af 8000 	nop.w
 800d748:	4607      	mov	r7, r0
 800d74a:	1c78      	adds	r0, r7, #1
 800d74c:	d1d6      	bne.n	800d6fc <_vfiprintf_r+0x1bc>
 800d74e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d750:	07d9      	lsls	r1, r3, #31
 800d752:	d405      	bmi.n	800d760 <_vfiprintf_r+0x220>
 800d754:	89ab      	ldrh	r3, [r5, #12]
 800d756:	059a      	lsls	r2, r3, #22
 800d758:	d402      	bmi.n	800d760 <_vfiprintf_r+0x220>
 800d75a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d75c:	f7ff f82c 	bl	800c7b8 <__retarget_lock_release_recursive>
 800d760:	89ab      	ldrh	r3, [r5, #12]
 800d762:	065b      	lsls	r3, r3, #25
 800d764:	f53f af12 	bmi.w	800d58c <_vfiprintf_r+0x4c>
 800d768:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d76a:	e711      	b.n	800d590 <_vfiprintf_r+0x50>
 800d76c:	ab03      	add	r3, sp, #12
 800d76e:	9300      	str	r3, [sp, #0]
 800d770:	462a      	mov	r2, r5
 800d772:	4b09      	ldr	r3, [pc, #36]	; (800d798 <_vfiprintf_r+0x258>)
 800d774:	a904      	add	r1, sp, #16
 800d776:	4630      	mov	r0, r6
 800d778:	f000 f880 	bl	800d87c <_printf_i>
 800d77c:	e7e4      	b.n	800d748 <_vfiprintf_r+0x208>
 800d77e:	bf00      	nop
 800d780:	0800dddc 	.word	0x0800dddc
 800d784:	0800ddfc 	.word	0x0800ddfc
 800d788:	0800ddbc 	.word	0x0800ddbc
 800d78c:	0800df21 	.word	0x0800df21
 800d790:	0800df2b 	.word	0x0800df2b
 800d794:	00000000 	.word	0x00000000
 800d798:	0800d51b 	.word	0x0800d51b
 800d79c:	0800df27 	.word	0x0800df27

0800d7a0 <_printf_common>:
 800d7a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7a4:	4616      	mov	r6, r2
 800d7a6:	4699      	mov	r9, r3
 800d7a8:	688a      	ldr	r2, [r1, #8]
 800d7aa:	690b      	ldr	r3, [r1, #16]
 800d7ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d7b0:	4293      	cmp	r3, r2
 800d7b2:	bfb8      	it	lt
 800d7b4:	4613      	movlt	r3, r2
 800d7b6:	6033      	str	r3, [r6, #0]
 800d7b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d7bc:	4607      	mov	r7, r0
 800d7be:	460c      	mov	r4, r1
 800d7c0:	b10a      	cbz	r2, 800d7c6 <_printf_common+0x26>
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	6033      	str	r3, [r6, #0]
 800d7c6:	6823      	ldr	r3, [r4, #0]
 800d7c8:	0699      	lsls	r1, r3, #26
 800d7ca:	bf42      	ittt	mi
 800d7cc:	6833      	ldrmi	r3, [r6, #0]
 800d7ce:	3302      	addmi	r3, #2
 800d7d0:	6033      	strmi	r3, [r6, #0]
 800d7d2:	6825      	ldr	r5, [r4, #0]
 800d7d4:	f015 0506 	ands.w	r5, r5, #6
 800d7d8:	d106      	bne.n	800d7e8 <_printf_common+0x48>
 800d7da:	f104 0a19 	add.w	sl, r4, #25
 800d7de:	68e3      	ldr	r3, [r4, #12]
 800d7e0:	6832      	ldr	r2, [r6, #0]
 800d7e2:	1a9b      	subs	r3, r3, r2
 800d7e4:	42ab      	cmp	r3, r5
 800d7e6:	dc26      	bgt.n	800d836 <_printf_common+0x96>
 800d7e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d7ec:	1e13      	subs	r3, r2, #0
 800d7ee:	6822      	ldr	r2, [r4, #0]
 800d7f0:	bf18      	it	ne
 800d7f2:	2301      	movne	r3, #1
 800d7f4:	0692      	lsls	r2, r2, #26
 800d7f6:	d42b      	bmi.n	800d850 <_printf_common+0xb0>
 800d7f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d7fc:	4649      	mov	r1, r9
 800d7fe:	4638      	mov	r0, r7
 800d800:	47c0      	blx	r8
 800d802:	3001      	adds	r0, #1
 800d804:	d01e      	beq.n	800d844 <_printf_common+0xa4>
 800d806:	6823      	ldr	r3, [r4, #0]
 800d808:	68e5      	ldr	r5, [r4, #12]
 800d80a:	6832      	ldr	r2, [r6, #0]
 800d80c:	f003 0306 	and.w	r3, r3, #6
 800d810:	2b04      	cmp	r3, #4
 800d812:	bf08      	it	eq
 800d814:	1aad      	subeq	r5, r5, r2
 800d816:	68a3      	ldr	r3, [r4, #8]
 800d818:	6922      	ldr	r2, [r4, #16]
 800d81a:	bf0c      	ite	eq
 800d81c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d820:	2500      	movne	r5, #0
 800d822:	4293      	cmp	r3, r2
 800d824:	bfc4      	itt	gt
 800d826:	1a9b      	subgt	r3, r3, r2
 800d828:	18ed      	addgt	r5, r5, r3
 800d82a:	2600      	movs	r6, #0
 800d82c:	341a      	adds	r4, #26
 800d82e:	42b5      	cmp	r5, r6
 800d830:	d11a      	bne.n	800d868 <_printf_common+0xc8>
 800d832:	2000      	movs	r0, #0
 800d834:	e008      	b.n	800d848 <_printf_common+0xa8>
 800d836:	2301      	movs	r3, #1
 800d838:	4652      	mov	r2, sl
 800d83a:	4649      	mov	r1, r9
 800d83c:	4638      	mov	r0, r7
 800d83e:	47c0      	blx	r8
 800d840:	3001      	adds	r0, #1
 800d842:	d103      	bne.n	800d84c <_printf_common+0xac>
 800d844:	f04f 30ff 	mov.w	r0, #4294967295
 800d848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d84c:	3501      	adds	r5, #1
 800d84e:	e7c6      	b.n	800d7de <_printf_common+0x3e>
 800d850:	18e1      	adds	r1, r4, r3
 800d852:	1c5a      	adds	r2, r3, #1
 800d854:	2030      	movs	r0, #48	; 0x30
 800d856:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d85a:	4422      	add	r2, r4
 800d85c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d860:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d864:	3302      	adds	r3, #2
 800d866:	e7c7      	b.n	800d7f8 <_printf_common+0x58>
 800d868:	2301      	movs	r3, #1
 800d86a:	4622      	mov	r2, r4
 800d86c:	4649      	mov	r1, r9
 800d86e:	4638      	mov	r0, r7
 800d870:	47c0      	blx	r8
 800d872:	3001      	adds	r0, #1
 800d874:	d0e6      	beq.n	800d844 <_printf_common+0xa4>
 800d876:	3601      	adds	r6, #1
 800d878:	e7d9      	b.n	800d82e <_printf_common+0x8e>
	...

0800d87c <_printf_i>:
 800d87c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d880:	7e0f      	ldrb	r7, [r1, #24]
 800d882:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d884:	2f78      	cmp	r7, #120	; 0x78
 800d886:	4691      	mov	r9, r2
 800d888:	4680      	mov	r8, r0
 800d88a:	460c      	mov	r4, r1
 800d88c:	469a      	mov	sl, r3
 800d88e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d892:	d807      	bhi.n	800d8a4 <_printf_i+0x28>
 800d894:	2f62      	cmp	r7, #98	; 0x62
 800d896:	d80a      	bhi.n	800d8ae <_printf_i+0x32>
 800d898:	2f00      	cmp	r7, #0
 800d89a:	f000 80d8 	beq.w	800da4e <_printf_i+0x1d2>
 800d89e:	2f58      	cmp	r7, #88	; 0x58
 800d8a0:	f000 80a3 	beq.w	800d9ea <_printf_i+0x16e>
 800d8a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d8a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d8ac:	e03a      	b.n	800d924 <_printf_i+0xa8>
 800d8ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d8b2:	2b15      	cmp	r3, #21
 800d8b4:	d8f6      	bhi.n	800d8a4 <_printf_i+0x28>
 800d8b6:	a101      	add	r1, pc, #4	; (adr r1, 800d8bc <_printf_i+0x40>)
 800d8b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d8bc:	0800d915 	.word	0x0800d915
 800d8c0:	0800d929 	.word	0x0800d929
 800d8c4:	0800d8a5 	.word	0x0800d8a5
 800d8c8:	0800d8a5 	.word	0x0800d8a5
 800d8cc:	0800d8a5 	.word	0x0800d8a5
 800d8d0:	0800d8a5 	.word	0x0800d8a5
 800d8d4:	0800d929 	.word	0x0800d929
 800d8d8:	0800d8a5 	.word	0x0800d8a5
 800d8dc:	0800d8a5 	.word	0x0800d8a5
 800d8e0:	0800d8a5 	.word	0x0800d8a5
 800d8e4:	0800d8a5 	.word	0x0800d8a5
 800d8e8:	0800da35 	.word	0x0800da35
 800d8ec:	0800d959 	.word	0x0800d959
 800d8f0:	0800da17 	.word	0x0800da17
 800d8f4:	0800d8a5 	.word	0x0800d8a5
 800d8f8:	0800d8a5 	.word	0x0800d8a5
 800d8fc:	0800da57 	.word	0x0800da57
 800d900:	0800d8a5 	.word	0x0800d8a5
 800d904:	0800d959 	.word	0x0800d959
 800d908:	0800d8a5 	.word	0x0800d8a5
 800d90c:	0800d8a5 	.word	0x0800d8a5
 800d910:	0800da1f 	.word	0x0800da1f
 800d914:	682b      	ldr	r3, [r5, #0]
 800d916:	1d1a      	adds	r2, r3, #4
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	602a      	str	r2, [r5, #0]
 800d91c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d920:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d924:	2301      	movs	r3, #1
 800d926:	e0a3      	b.n	800da70 <_printf_i+0x1f4>
 800d928:	6820      	ldr	r0, [r4, #0]
 800d92a:	6829      	ldr	r1, [r5, #0]
 800d92c:	0606      	lsls	r6, r0, #24
 800d92e:	f101 0304 	add.w	r3, r1, #4
 800d932:	d50a      	bpl.n	800d94a <_printf_i+0xce>
 800d934:	680e      	ldr	r6, [r1, #0]
 800d936:	602b      	str	r3, [r5, #0]
 800d938:	2e00      	cmp	r6, #0
 800d93a:	da03      	bge.n	800d944 <_printf_i+0xc8>
 800d93c:	232d      	movs	r3, #45	; 0x2d
 800d93e:	4276      	negs	r6, r6
 800d940:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d944:	485e      	ldr	r0, [pc, #376]	; (800dac0 <_printf_i+0x244>)
 800d946:	230a      	movs	r3, #10
 800d948:	e019      	b.n	800d97e <_printf_i+0x102>
 800d94a:	680e      	ldr	r6, [r1, #0]
 800d94c:	602b      	str	r3, [r5, #0]
 800d94e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d952:	bf18      	it	ne
 800d954:	b236      	sxthne	r6, r6
 800d956:	e7ef      	b.n	800d938 <_printf_i+0xbc>
 800d958:	682b      	ldr	r3, [r5, #0]
 800d95a:	6820      	ldr	r0, [r4, #0]
 800d95c:	1d19      	adds	r1, r3, #4
 800d95e:	6029      	str	r1, [r5, #0]
 800d960:	0601      	lsls	r1, r0, #24
 800d962:	d501      	bpl.n	800d968 <_printf_i+0xec>
 800d964:	681e      	ldr	r6, [r3, #0]
 800d966:	e002      	b.n	800d96e <_printf_i+0xf2>
 800d968:	0646      	lsls	r6, r0, #25
 800d96a:	d5fb      	bpl.n	800d964 <_printf_i+0xe8>
 800d96c:	881e      	ldrh	r6, [r3, #0]
 800d96e:	4854      	ldr	r0, [pc, #336]	; (800dac0 <_printf_i+0x244>)
 800d970:	2f6f      	cmp	r7, #111	; 0x6f
 800d972:	bf0c      	ite	eq
 800d974:	2308      	moveq	r3, #8
 800d976:	230a      	movne	r3, #10
 800d978:	2100      	movs	r1, #0
 800d97a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d97e:	6865      	ldr	r5, [r4, #4]
 800d980:	60a5      	str	r5, [r4, #8]
 800d982:	2d00      	cmp	r5, #0
 800d984:	bfa2      	ittt	ge
 800d986:	6821      	ldrge	r1, [r4, #0]
 800d988:	f021 0104 	bicge.w	r1, r1, #4
 800d98c:	6021      	strge	r1, [r4, #0]
 800d98e:	b90e      	cbnz	r6, 800d994 <_printf_i+0x118>
 800d990:	2d00      	cmp	r5, #0
 800d992:	d04d      	beq.n	800da30 <_printf_i+0x1b4>
 800d994:	4615      	mov	r5, r2
 800d996:	fbb6 f1f3 	udiv	r1, r6, r3
 800d99a:	fb03 6711 	mls	r7, r3, r1, r6
 800d99e:	5dc7      	ldrb	r7, [r0, r7]
 800d9a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d9a4:	4637      	mov	r7, r6
 800d9a6:	42bb      	cmp	r3, r7
 800d9a8:	460e      	mov	r6, r1
 800d9aa:	d9f4      	bls.n	800d996 <_printf_i+0x11a>
 800d9ac:	2b08      	cmp	r3, #8
 800d9ae:	d10b      	bne.n	800d9c8 <_printf_i+0x14c>
 800d9b0:	6823      	ldr	r3, [r4, #0]
 800d9b2:	07de      	lsls	r6, r3, #31
 800d9b4:	d508      	bpl.n	800d9c8 <_printf_i+0x14c>
 800d9b6:	6923      	ldr	r3, [r4, #16]
 800d9b8:	6861      	ldr	r1, [r4, #4]
 800d9ba:	4299      	cmp	r1, r3
 800d9bc:	bfde      	ittt	le
 800d9be:	2330      	movle	r3, #48	; 0x30
 800d9c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d9c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d9c8:	1b52      	subs	r2, r2, r5
 800d9ca:	6122      	str	r2, [r4, #16]
 800d9cc:	f8cd a000 	str.w	sl, [sp]
 800d9d0:	464b      	mov	r3, r9
 800d9d2:	aa03      	add	r2, sp, #12
 800d9d4:	4621      	mov	r1, r4
 800d9d6:	4640      	mov	r0, r8
 800d9d8:	f7ff fee2 	bl	800d7a0 <_printf_common>
 800d9dc:	3001      	adds	r0, #1
 800d9de:	d14c      	bne.n	800da7a <_printf_i+0x1fe>
 800d9e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d9e4:	b004      	add	sp, #16
 800d9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9ea:	4835      	ldr	r0, [pc, #212]	; (800dac0 <_printf_i+0x244>)
 800d9ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d9f0:	6829      	ldr	r1, [r5, #0]
 800d9f2:	6823      	ldr	r3, [r4, #0]
 800d9f4:	f851 6b04 	ldr.w	r6, [r1], #4
 800d9f8:	6029      	str	r1, [r5, #0]
 800d9fa:	061d      	lsls	r5, r3, #24
 800d9fc:	d514      	bpl.n	800da28 <_printf_i+0x1ac>
 800d9fe:	07df      	lsls	r7, r3, #31
 800da00:	bf44      	itt	mi
 800da02:	f043 0320 	orrmi.w	r3, r3, #32
 800da06:	6023      	strmi	r3, [r4, #0]
 800da08:	b91e      	cbnz	r6, 800da12 <_printf_i+0x196>
 800da0a:	6823      	ldr	r3, [r4, #0]
 800da0c:	f023 0320 	bic.w	r3, r3, #32
 800da10:	6023      	str	r3, [r4, #0]
 800da12:	2310      	movs	r3, #16
 800da14:	e7b0      	b.n	800d978 <_printf_i+0xfc>
 800da16:	6823      	ldr	r3, [r4, #0]
 800da18:	f043 0320 	orr.w	r3, r3, #32
 800da1c:	6023      	str	r3, [r4, #0]
 800da1e:	2378      	movs	r3, #120	; 0x78
 800da20:	4828      	ldr	r0, [pc, #160]	; (800dac4 <_printf_i+0x248>)
 800da22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800da26:	e7e3      	b.n	800d9f0 <_printf_i+0x174>
 800da28:	0659      	lsls	r1, r3, #25
 800da2a:	bf48      	it	mi
 800da2c:	b2b6      	uxthmi	r6, r6
 800da2e:	e7e6      	b.n	800d9fe <_printf_i+0x182>
 800da30:	4615      	mov	r5, r2
 800da32:	e7bb      	b.n	800d9ac <_printf_i+0x130>
 800da34:	682b      	ldr	r3, [r5, #0]
 800da36:	6826      	ldr	r6, [r4, #0]
 800da38:	6961      	ldr	r1, [r4, #20]
 800da3a:	1d18      	adds	r0, r3, #4
 800da3c:	6028      	str	r0, [r5, #0]
 800da3e:	0635      	lsls	r5, r6, #24
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	d501      	bpl.n	800da48 <_printf_i+0x1cc>
 800da44:	6019      	str	r1, [r3, #0]
 800da46:	e002      	b.n	800da4e <_printf_i+0x1d2>
 800da48:	0670      	lsls	r0, r6, #25
 800da4a:	d5fb      	bpl.n	800da44 <_printf_i+0x1c8>
 800da4c:	8019      	strh	r1, [r3, #0]
 800da4e:	2300      	movs	r3, #0
 800da50:	6123      	str	r3, [r4, #16]
 800da52:	4615      	mov	r5, r2
 800da54:	e7ba      	b.n	800d9cc <_printf_i+0x150>
 800da56:	682b      	ldr	r3, [r5, #0]
 800da58:	1d1a      	adds	r2, r3, #4
 800da5a:	602a      	str	r2, [r5, #0]
 800da5c:	681d      	ldr	r5, [r3, #0]
 800da5e:	6862      	ldr	r2, [r4, #4]
 800da60:	2100      	movs	r1, #0
 800da62:	4628      	mov	r0, r5
 800da64:	f7f2 fbc4 	bl	80001f0 <memchr>
 800da68:	b108      	cbz	r0, 800da6e <_printf_i+0x1f2>
 800da6a:	1b40      	subs	r0, r0, r5
 800da6c:	6060      	str	r0, [r4, #4]
 800da6e:	6863      	ldr	r3, [r4, #4]
 800da70:	6123      	str	r3, [r4, #16]
 800da72:	2300      	movs	r3, #0
 800da74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da78:	e7a8      	b.n	800d9cc <_printf_i+0x150>
 800da7a:	6923      	ldr	r3, [r4, #16]
 800da7c:	462a      	mov	r2, r5
 800da7e:	4649      	mov	r1, r9
 800da80:	4640      	mov	r0, r8
 800da82:	47d0      	blx	sl
 800da84:	3001      	adds	r0, #1
 800da86:	d0ab      	beq.n	800d9e0 <_printf_i+0x164>
 800da88:	6823      	ldr	r3, [r4, #0]
 800da8a:	079b      	lsls	r3, r3, #30
 800da8c:	d413      	bmi.n	800dab6 <_printf_i+0x23a>
 800da8e:	68e0      	ldr	r0, [r4, #12]
 800da90:	9b03      	ldr	r3, [sp, #12]
 800da92:	4298      	cmp	r0, r3
 800da94:	bfb8      	it	lt
 800da96:	4618      	movlt	r0, r3
 800da98:	e7a4      	b.n	800d9e4 <_printf_i+0x168>
 800da9a:	2301      	movs	r3, #1
 800da9c:	4632      	mov	r2, r6
 800da9e:	4649      	mov	r1, r9
 800daa0:	4640      	mov	r0, r8
 800daa2:	47d0      	blx	sl
 800daa4:	3001      	adds	r0, #1
 800daa6:	d09b      	beq.n	800d9e0 <_printf_i+0x164>
 800daa8:	3501      	adds	r5, #1
 800daaa:	68e3      	ldr	r3, [r4, #12]
 800daac:	9903      	ldr	r1, [sp, #12]
 800daae:	1a5b      	subs	r3, r3, r1
 800dab0:	42ab      	cmp	r3, r5
 800dab2:	dcf2      	bgt.n	800da9a <_printf_i+0x21e>
 800dab4:	e7eb      	b.n	800da8e <_printf_i+0x212>
 800dab6:	2500      	movs	r5, #0
 800dab8:	f104 0619 	add.w	r6, r4, #25
 800dabc:	e7f5      	b.n	800daaa <_printf_i+0x22e>
 800dabe:	bf00      	nop
 800dac0:	0800df32 	.word	0x0800df32
 800dac4:	0800df43 	.word	0x0800df43

0800dac8 <_read_r>:
 800dac8:	b538      	push	{r3, r4, r5, lr}
 800daca:	4d07      	ldr	r5, [pc, #28]	; (800dae8 <_read_r+0x20>)
 800dacc:	4604      	mov	r4, r0
 800dace:	4608      	mov	r0, r1
 800dad0:	4611      	mov	r1, r2
 800dad2:	2200      	movs	r2, #0
 800dad4:	602a      	str	r2, [r5, #0]
 800dad6:	461a      	mov	r2, r3
 800dad8:	f7f4 fe48 	bl	800276c <_read>
 800dadc:	1c43      	adds	r3, r0, #1
 800dade:	d102      	bne.n	800dae6 <_read_r+0x1e>
 800dae0:	682b      	ldr	r3, [r5, #0]
 800dae2:	b103      	cbz	r3, 800dae6 <_read_r+0x1e>
 800dae4:	6023      	str	r3, [r4, #0]
 800dae6:	bd38      	pop	{r3, r4, r5, pc}
 800dae8:	2000582c 	.word	0x2000582c

0800daec <_fstat_r>:
 800daec:	b538      	push	{r3, r4, r5, lr}
 800daee:	4d07      	ldr	r5, [pc, #28]	; (800db0c <_fstat_r+0x20>)
 800daf0:	2300      	movs	r3, #0
 800daf2:	4604      	mov	r4, r0
 800daf4:	4608      	mov	r0, r1
 800daf6:	4611      	mov	r1, r2
 800daf8:	602b      	str	r3, [r5, #0]
 800dafa:	f7f4 fe7c 	bl	80027f6 <_fstat>
 800dafe:	1c43      	adds	r3, r0, #1
 800db00:	d102      	bne.n	800db08 <_fstat_r+0x1c>
 800db02:	682b      	ldr	r3, [r5, #0]
 800db04:	b103      	cbz	r3, 800db08 <_fstat_r+0x1c>
 800db06:	6023      	str	r3, [r4, #0]
 800db08:	bd38      	pop	{r3, r4, r5, pc}
 800db0a:	bf00      	nop
 800db0c:	2000582c 	.word	0x2000582c

0800db10 <_isatty_r>:
 800db10:	b538      	push	{r3, r4, r5, lr}
 800db12:	4d06      	ldr	r5, [pc, #24]	; (800db2c <_isatty_r+0x1c>)
 800db14:	2300      	movs	r3, #0
 800db16:	4604      	mov	r4, r0
 800db18:	4608      	mov	r0, r1
 800db1a:	602b      	str	r3, [r5, #0]
 800db1c:	f7f4 fe7b 	bl	8002816 <_isatty>
 800db20:	1c43      	adds	r3, r0, #1
 800db22:	d102      	bne.n	800db2a <_isatty_r+0x1a>
 800db24:	682b      	ldr	r3, [r5, #0]
 800db26:	b103      	cbz	r3, 800db2a <_isatty_r+0x1a>
 800db28:	6023      	str	r3, [r4, #0]
 800db2a:	bd38      	pop	{r3, r4, r5, pc}
 800db2c:	2000582c 	.word	0x2000582c

0800db30 <memmove>:
 800db30:	4288      	cmp	r0, r1
 800db32:	b510      	push	{r4, lr}
 800db34:	eb01 0402 	add.w	r4, r1, r2
 800db38:	d902      	bls.n	800db40 <memmove+0x10>
 800db3a:	4284      	cmp	r4, r0
 800db3c:	4623      	mov	r3, r4
 800db3e:	d807      	bhi.n	800db50 <memmove+0x20>
 800db40:	1e43      	subs	r3, r0, #1
 800db42:	42a1      	cmp	r1, r4
 800db44:	d008      	beq.n	800db58 <memmove+0x28>
 800db46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db4e:	e7f8      	b.n	800db42 <memmove+0x12>
 800db50:	4402      	add	r2, r0
 800db52:	4601      	mov	r1, r0
 800db54:	428a      	cmp	r2, r1
 800db56:	d100      	bne.n	800db5a <memmove+0x2a>
 800db58:	bd10      	pop	{r4, pc}
 800db5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db62:	e7f7      	b.n	800db54 <memmove+0x24>

0800db64 <_realloc_r>:
 800db64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db68:	4680      	mov	r8, r0
 800db6a:	4614      	mov	r4, r2
 800db6c:	460e      	mov	r6, r1
 800db6e:	b921      	cbnz	r1, 800db7a <_realloc_r+0x16>
 800db70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db74:	4611      	mov	r1, r2
 800db76:	f7fe be57 	b.w	800c828 <_malloc_r>
 800db7a:	b92a      	cbnz	r2, 800db88 <_realloc_r+0x24>
 800db7c:	f7ff fb0e 	bl	800d19c <_free_r>
 800db80:	4625      	mov	r5, r4
 800db82:	4628      	mov	r0, r5
 800db84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db88:	f000 f81b 	bl	800dbc2 <_malloc_usable_size_r>
 800db8c:	4284      	cmp	r4, r0
 800db8e:	4607      	mov	r7, r0
 800db90:	d802      	bhi.n	800db98 <_realloc_r+0x34>
 800db92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db96:	d812      	bhi.n	800dbbe <_realloc_r+0x5a>
 800db98:	4621      	mov	r1, r4
 800db9a:	4640      	mov	r0, r8
 800db9c:	f7fe fe44 	bl	800c828 <_malloc_r>
 800dba0:	4605      	mov	r5, r0
 800dba2:	2800      	cmp	r0, #0
 800dba4:	d0ed      	beq.n	800db82 <_realloc_r+0x1e>
 800dba6:	42bc      	cmp	r4, r7
 800dba8:	4622      	mov	r2, r4
 800dbaa:	4631      	mov	r1, r6
 800dbac:	bf28      	it	cs
 800dbae:	463a      	movcs	r2, r7
 800dbb0:	f7fe fe03 	bl	800c7ba <memcpy>
 800dbb4:	4631      	mov	r1, r6
 800dbb6:	4640      	mov	r0, r8
 800dbb8:	f7ff faf0 	bl	800d19c <_free_r>
 800dbbc:	e7e1      	b.n	800db82 <_realloc_r+0x1e>
 800dbbe:	4635      	mov	r5, r6
 800dbc0:	e7df      	b.n	800db82 <_realloc_r+0x1e>

0800dbc2 <_malloc_usable_size_r>:
 800dbc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbc6:	1f18      	subs	r0, r3, #4
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	bfbc      	itt	lt
 800dbcc:	580b      	ldrlt	r3, [r1, r0]
 800dbce:	18c0      	addlt	r0, r0, r3
 800dbd0:	4770      	bx	lr
	...

0800dbd4 <_init>:
 800dbd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbd6:	bf00      	nop
 800dbd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbda:	bc08      	pop	{r3}
 800dbdc:	469e      	mov	lr, r3
 800dbde:	4770      	bx	lr

0800dbe0 <_fini>:
 800dbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbe2:	bf00      	nop
 800dbe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbe6:	bc08      	pop	{r3}
 800dbe8:	469e      	mov	lr, r3
 800dbea:	4770      	bx	lr
