(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : Trans.brd                                     )
(    Software Version : 16.6S003                                      )
(    Date/Time        : Fri Feb 21 02:43:25 2014                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/Netlist';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/PCB/Trans.brd';
NEW_BOARD_NAME 'D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/PCB/Trans.brd';

CmdLine: netrev -$ -i D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/Netlist -y 1 D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/PCB/#Taaaacq08368.tmp

------ Preparing to read pst files ------

Starting to read D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/Netlist/pstchip.dat 
   Finished reading D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/Netlist/pstchip.dat (00:00:00.10)
Starting to read D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/Netlist/pstxprt.dat 
   Finished reading D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/Netlist/pstxprt.dat (00:00:00.02)
Starting to read D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/Netlist/pstxnet.dat 
   Finished reading D:/Spira Heaven/0-My Works/Srtp/PCB/Trans/Netlist/pstxnet.dat (00:00:00.03)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           D:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  D:/Cadence/Mine/Pakebage/ 
           . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/SPB_16.6/share/local/pcb/symbols 
           D:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           D:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           D:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           D:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           D:/Cadence/Mine/Pad/ 


------ Summary Statistics ------


netrev run on Feb 21 2:43:24 2014
   DESIGN NAME : 'TRANS'
   PACKAGING ON Sep 10 2012 04:46:09

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:04:23
elapsed time  0:00:02

