/** \brief AUTOSAR Port Port Driver
 **
 ** This file contains error check function depend on hardware.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL42-DRV
 **
 ** (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
 ** an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
 ** This software, including source code, documentation and related materials
 ** ("Software") is owned by Cypress Semiconductor Corporation or one of
 ** its affiliates ("Cypress") and is protected by and subject to worldwide
 ** patent protection (United States and foreign), United States copyright laws
 ** and international treaty provisions.  Therefore, you may use this Software
 ** only as provided in the license agreement accompanying the software package
 ** from which you obtained this Software ("EULA").
 ** If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
 ** non-transferable license to copy, modify,
 ** and compile the Software source code solely for use in connection
 ** with Cypress's integrated circuit products.
 ** Any reproduction, modification, translation, compilation,
 ** or representation of this Software except as specified above is prohibited
 ** without the express written permission of Cypress.
 ** Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
 ** EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
 ** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 ** Cypress reserves the right to make changes to the Software without notice.
 ** Cypress does not assume any liability arising out of the application or
 ** use of the Software or any product or circuit described in the Software.
 ** Cypress does not authorize its products for use in any products
 ** where a malfunction or failure of the Cypress product may reasonably be
 ** expected to result in significant property damage,
 ** injury or death ("High Risk Product"). By including Cypress's product
 ** in a High Risk Product, the manufacturer of such system or application
 ** assumes all risk of such use and in doing so agrees to indemnify Cypress
 ** against all liability.
 */
/*==================[inclusions]=============================================*/
#include <Port.h>                 /* include specific API part */
#include <Port_CheckParameter.h>  /* interface header for error check function depend on hardware */

/*==================[macros]=================================================*/
/*==================[type definitions]=======================================*/
/*==================[external function declarations]=========================*/
/*==================[internal function declarations]=========================*/
/*==================[external constants]=====================================*/
/*==================[internal constants]=====================================*/
/*==================[external data]==========================================*/
/*==================[internal data]==========================================*/
/*==================[external function definitions]==========================*/
#define PORT_START_SEC_CODE_ASIL_B
#include <Port_MemMap.h>



/*--------------------- Check Port Pin Mode IS Valid ------------------------*/
/** \brief Port_Der_IsPortModeValid() check output mode
 **
 ** This function check output Mode.
 **
 ** \param[in]  portPin    Id of PortPin
 ** \param[in]  mode       mode of output
 ** \return result of check PORT_TRUE : OK / PORT_FALSE : NG
 ** */
FUNC(boolean, PORT_CODE) Port_Der_IsPortModeValid
(
  Port_PinType     portPin,
  Port_PinModeType mode
)
{
  boolean result;
  
  if (  ((portPin == PORT_PIN_P000_0) &&
            ((mode == PORT_PIN_MODE_P000_0_AMUXA)
          || (mode == PORT_PIN_MODE_P000_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P000_0_AMUXB)
          || (mode == PORT_PIN_MODE_P000_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P000_0_GPIO)
          || (mode == PORT_PIN_MODE_P000_0_LIN_0_LIN_RX_1)
          || (mode == PORT_PIN_MODE_P000_0_SCB_0_SPI_MISO)
          || (mode == PORT_PIN_MODE_P000_0_SCB_0_UART_RX)
          || (mode == PORT_PIN_MODE_P000_0_SCB_7_I2C_SDA)
          || (mode == PORT_PIN_MODE_P000_0_TCPWM_0_LINE_18)
          || (mode == PORT_PIN_MODE_P000_0_TCPWM_0_LINE_COMPL_22)
          || (mode == PORT_PIN_MODE_P000_0_TCPWM_0_TR_ONE_CNT_IN_54)
          || (mode == PORT_PIN_MODE_P000_0_TCPWM_0_TR_ONE_CNT_IN_67)  ))
    || ((portPin == PORT_PIN_P000_1) &&
            ((mode == PORT_PIN_MODE_P000_1_AMUXA)
          || (mode == PORT_PIN_MODE_P000_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P000_1_AMUXB)
          || (mode == PORT_PIN_MODE_P000_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P000_1_GPIO)
          || (mode == PORT_PIN_MODE_P000_1_LIN_0_LIN_TX_1)
          || (mode == PORT_PIN_MODE_P000_1_SCB_0_SPI_MOSI)
          || (mode == PORT_PIN_MODE_P000_1_SCB_0_UART_TX)
          || (mode == PORT_PIN_MODE_P000_1_SCB_7_I2C_SCL)
          || (mode == PORT_PIN_MODE_P000_1_TCPWM_0_LINE_17)
          || (mode == PORT_PIN_MODE_P000_1_TCPWM_0_LINE_COMPL_18)
          || (mode == PORT_PIN_MODE_P000_1_TCPWM_0_TR_ONE_CNT_IN_51)
          || (mode == PORT_PIN_MODE_P000_1_TCPWM_0_TR_ONE_CNT_IN_55)  ))
    || ((portPin == PORT_PIN_P000_2) &&
            ((mode == PORT_PIN_MODE_P000_2_AMUXA)
          || (mode == PORT_PIN_MODE_P000_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P000_2_AMUXB)
          || (mode == PORT_PIN_MODE_P000_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P000_2_CANFD_0_TTCAN_TX_1)
          || (mode == PORT_PIN_MODE_P000_2_GPIO)
          || (mode == PORT_PIN_MODE_P000_2_LIN_0_LIN_EN_1)
          || (mode == PORT_PIN_MODE_P000_2_SCB_0_I2C_SCL)
          || (mode == PORT_PIN_MODE_P000_2_SCB_0_SPI_CLK)
          || (mode == PORT_PIN_MODE_P000_2_SCB_0_UART_RTS)
          || (mode == PORT_PIN_MODE_P000_2_TCPWM_0_LINE_14)
          || (mode == PORT_PIN_MODE_P000_2_TCPWM_0_LINE_COMPL_17)
          || (mode == PORT_PIN_MODE_P000_2_TCPWM_0_TR_ONE_CNT_IN_42)
          || (mode == PORT_PIN_MODE_P000_2_TCPWM_0_TR_ONE_CNT_IN_52)  ))
    || ((portPin == PORT_PIN_P000_3) &&
            ((mode == PORT_PIN_MODE_P000_3_AMUXA)
          || (mode == PORT_PIN_MODE_P000_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P000_3_AMUXB)
          || (mode == PORT_PIN_MODE_P000_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P000_3_CANFD_0_TTCAN_RX_1)
          || (mode == PORT_PIN_MODE_P000_3_GPIO)
          || (mode == PORT_PIN_MODE_P000_3_SCB_0_I2C_SDA)
          || (mode == PORT_PIN_MODE_P000_3_SCB_0_SPI_SELECT0)
          || (mode == PORT_PIN_MODE_P000_3_SCB_0_UART_CTS)
          || (mode == PORT_PIN_MODE_P000_3_TCPWM_0_LINE_13)
          || (mode == PORT_PIN_MODE_P000_3_TCPWM_0_LINE_COMPL_14)
          || (mode == PORT_PIN_MODE_P000_3_TCPWM_0_TR_ONE_CNT_IN_39)
          || (mode == PORT_PIN_MODE_P000_3_TCPWM_0_TR_ONE_CNT_IN_43)  ))
    || ((portPin == PORT_PIN_P002_0) &&
            ((mode == PORT_PIN_MODE_P002_0_AMUXA)
          || (mode == PORT_PIN_MODE_P002_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P002_0_AMUXB)
          || (mode == PORT_PIN_MODE_P002_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P002_0_CANFD_0_TTCAN_TX_0)
          || (mode == PORT_PIN_MODE_P002_0_CPUSS_SWJ_TRSTN)
          || (mode == PORT_PIN_MODE_P002_0_GPIO)
          || (mode == PORT_PIN_MODE_P002_0_LIN_0_LIN_RX_0)
          || (mode == PORT_PIN_MODE_P002_0_PERI_TR_IO_INPUT_2)
          || (mode == PORT_PIN_MODE_P002_0_SCB_0_SPI_SELECT1)
          || (mode == PORT_PIN_MODE_P002_0_SCB_7_SPI_MISO)
          || (mode == PORT_PIN_MODE_P002_0_SCB_7_UART_RX)
          || (mode == PORT_PIN_MODE_P002_0_TCPWM_0_LINE_7)
          || (mode == PORT_PIN_MODE_P002_0_TCPWM_0_LINE_COMPL_8)
          || (mode == PORT_PIN_MODE_P002_0_TCPWM_0_TR_ONE_CNT_IN_21)
          || (mode == PORT_PIN_MODE_P002_0_TCPWM_0_TR_ONE_CNT_IN_25)
          || (mode == PORT_PIN_MODE_P002_0_TCPWM_0_TR_ONE_CNT_IN_1548)  ))
    || ((portPin == PORT_PIN_P002_1) &&
            ((mode == PORT_PIN_MODE_P002_1_AMUXA)
          || (mode == PORT_PIN_MODE_P002_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P002_1_AMUXB)
          || (mode == PORT_PIN_MODE_P002_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P002_1_CANFD_0_TTCAN_RX_0)
          || (mode == PORT_PIN_MODE_P002_1_GPIO)
          || (mode == PORT_PIN_MODE_P002_1_LIN_0_LIN_TX_0)
          || (mode == PORT_PIN_MODE_P002_1_PERI_TR_IO_INPUT_3)
          || (mode == PORT_PIN_MODE_P002_1_SCB_0_SPI_SELECT2)
          || (mode == PORT_PIN_MODE_P002_1_SCB_7_I2C_SDA)
          || (mode == PORT_PIN_MODE_P002_1_SCB_7_SPI_MOSI)
          || (mode == PORT_PIN_MODE_P002_1_SCB_7_UART_TX)
          || (mode == PORT_PIN_MODE_P002_1_TCPWM_0_LINE_6)
          || (mode == PORT_PIN_MODE_P002_1_TCPWM_0_LINE_COMPL_7)
          || (mode == PORT_PIN_MODE_P002_1_TCPWM_0_TR_ONE_CNT_IN_18)
          || (mode == PORT_PIN_MODE_P002_1_TCPWM_0_TR_ONE_CNT_IN_22)
          || (mode == PORT_PIN_MODE_P002_1_TCPWM_0_TR_ONE_CNT_IN_1551)  ))
    || ((portPin == PORT_PIN_P002_2) &&
            ((mode == PORT_PIN_MODE_P002_2_AMUXA)
          || (mode == PORT_PIN_MODE_P002_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P002_2_AMUXB)
          || (mode == PORT_PIN_MODE_P002_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P002_2_GPIO)
          || (mode == PORT_PIN_MODE_P002_2_LIN_0_LIN_EN_0)
          || (mode == PORT_PIN_MODE_P002_2_PERI_TR_IO_INPUT_4)
          || (mode == PORT_PIN_MODE_P002_2_SCB_0_SPI_SELECT3)
          || (mode == PORT_PIN_MODE_P002_2_SCB_7_I2C_SCL)
          || (mode == PORT_PIN_MODE_P002_2_SCB_7_SPI_CLK)
          || (mode == PORT_PIN_MODE_P002_2_SCB_7_UART_RTS)
          || (mode == PORT_PIN_MODE_P002_2_TCPWM_0_LINE_5)
          || (mode == PORT_PIN_MODE_P002_2_TCPWM_0_LINE_COMPL_6)
          || (mode == PORT_PIN_MODE_P002_2_TCPWM_0_TR_ONE_CNT_IN_15)
          || (mode == PORT_PIN_MODE_P002_2_TCPWM_0_TR_ONE_CNT_IN_19)
          || (mode == PORT_PIN_MODE_P002_2_TCPWM_0_TR_ONE_CNT_IN_1554)  ))
    || ((portPin == PORT_PIN_P002_3) &&
            ((mode == PORT_PIN_MODE_P002_3_AMUXA)
          || (mode == PORT_PIN_MODE_P002_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P002_3_AMUXB)
          || (mode == PORT_PIN_MODE_P002_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P002_3_GPIO)
          || (mode == PORT_PIN_MODE_P002_3_PERI_TR_IO_INPUT_5)
          || (mode == PORT_PIN_MODE_P002_3_SCB_7_SPI_SELECT0)
          || (mode == PORT_PIN_MODE_P002_3_SCB_7_UART_CTS)
          || (mode == PORT_PIN_MODE_P002_3_TCPWM_0_LINE_4)
          || (mode == PORT_PIN_MODE_P002_3_TCPWM_0_LINE_COMPL_5)
          || (mode == PORT_PIN_MODE_P002_3_TCPWM_0_TR_ONE_CNT_IN_12)
          || (mode == PORT_PIN_MODE_P002_3_TCPWM_0_TR_ONE_CNT_IN_16)
          || (mode == PORT_PIN_MODE_P002_3_TCPWM_0_TR_ONE_CNT_IN_1557)  ))
    || ((portPin == PORT_PIN_P005_0) &&
            ((mode == PORT_PIN_MODE_P005_0_AMUXA)
          || (mode == PORT_PIN_MODE_P005_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P005_0_AMUXB)
          || (mode == PORT_PIN_MODE_P005_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P005_0_GPIO)
          || (mode == PORT_PIN_MODE_P005_0_LIN_0_LIN_RX_7)
          || (mode == PORT_PIN_MODE_P005_0_SCB_5_SPI_SELECT2)
          || (mode == PORT_PIN_MODE_P005_0_TCPWM_0_LINE_9)
          || (mode == PORT_PIN_MODE_P005_0_TCPWM_0_LINE_COMPL_8)
          || (mode == PORT_PIN_MODE_P005_0_TCPWM_0_TR_ONE_CNT_IN_25)
          || (mode == PORT_PIN_MODE_P005_0_TCPWM_0_TR_ONE_CNT_IN_27)  ))
    || ((portPin == PORT_PIN_P005_1) &&
            ((mode == PORT_PIN_MODE_P005_1_AMUXA)
          || (mode == PORT_PIN_MODE_P005_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P005_1_AMUXB)
          || (mode == PORT_PIN_MODE_P005_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P005_1_GPIO)
          || (mode == PORT_PIN_MODE_P005_1_LIN_0_LIN_TX_7)
          || (mode == PORT_PIN_MODE_P005_1_TCPWM_0_LINE_10)
          || (mode == PORT_PIN_MODE_P005_1_TCPWM_0_LINE_COMPL_9)
          || (mode == PORT_PIN_MODE_P005_1_TCPWM_0_TR_ONE_CNT_IN_28)
          || (mode == PORT_PIN_MODE_P005_1_TCPWM_0_TR_ONE_CNT_IN_30)  ))
    || ((portPin == PORT_PIN_P005_2) &&
            ((mode == PORT_PIN_MODE_P005_2_AMUXA)
          || (mode == PORT_PIN_MODE_P005_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P005_2_AMUXB)
          || (mode == PORT_PIN_MODE_P005_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P005_2_GPIO)
          || (mode == PORT_PIN_MODE_P005_2_LIN_0_LIN_EN_7)
          || (mode == PORT_PIN_MODE_P005_2_TCPWM_0_LINE_11)
          || (mode == PORT_PIN_MODE_P005_2_TCPWM_0_LINE_COMPL_10)
          || (mode == PORT_PIN_MODE_P005_2_TCPWM_0_TR_ONE_CNT_IN_31)
          || (mode == PORT_PIN_MODE_P005_2_TCPWM_0_TR_ONE_CNT_IN_33)  ))
    || ((portPin == PORT_PIN_P005_3) &&
            ((mode == PORT_PIN_MODE_P005_3_AMUXA)
          || (mode == PORT_PIN_MODE_P005_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P005_3_AMUXB)
          || (mode == PORT_PIN_MODE_P005_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P005_3_GPIO)
          || (mode == PORT_PIN_MODE_P005_3_LIN_0_LIN_RX_2)
          || (mode == PORT_PIN_MODE_P005_3_TCPWM_0_LINE_12)
          || (mode == PORT_PIN_MODE_P005_3_TCPWM_0_LINE_COMPL_11)
          || (mode == PORT_PIN_MODE_P005_3_TCPWM_0_TR_ONE_CNT_IN_34)
          || (mode == PORT_PIN_MODE_P005_3_TCPWM_0_TR_ONE_CNT_IN_36)  ))
    || ((portPin == PORT_PIN_P006_0) &&
            ((mode == PORT_PIN_MODE_P006_0_AMUXA)
          || (mode == PORT_PIN_MODE_P006_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P006_0_AMUXB)
          || (mode == PORT_PIN_MODE_P006_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P006_0_GPIO)
          || (mode == PORT_PIN_MODE_P006_0_LIN_0_LIN_RX_3)
          || (mode == PORT_PIN_MODE_P006_0_SCB_4_SPI_MISO)
          || (mode == PORT_PIN_MODE_P006_0_SCB_4_UART_RX)
          || (mode == PORT_PIN_MODE_P006_0_TCPWM_0_LINE_256)
          || (mode == PORT_PIN_MODE_P006_0_TCPWM_0_LINE_COMPL_14)
          || (mode == PORT_PIN_MODE_P006_0_TCPWM_0_TR_ONE_CNT_IN_43)
          || (mode == PORT_PIN_MODE_P006_0_TCPWM_0_TR_ONE_CNT_IN_768)  ))
    || ((portPin == PORT_PIN_P006_1) &&
            ((mode == PORT_PIN_MODE_P006_1_AMUXA)
          || (mode == PORT_PIN_MODE_P006_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P006_1_AMUXB)
          || (mode == PORT_PIN_MODE_P006_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P006_1_GPIO)
          || (mode == PORT_PIN_MODE_P006_1_LIN_0_LIN_TX_3)
          || (mode == PORT_PIN_MODE_P006_1_SCB_4_I2C_SDA)
          || (mode == PORT_PIN_MODE_P006_1_SCB_4_SPI_MOSI)
          || (mode == PORT_PIN_MODE_P006_1_SCB_4_UART_TX)
          || (mode == PORT_PIN_MODE_P006_1_TCPWM_0_LINE_0)
          || (mode == PORT_PIN_MODE_P006_1_TCPWM_0_LINE_COMPL_256)
          || (mode == PORT_PIN_MODE_P006_1_TCPWM_0_TR_ONE_CNT_IN_0)
          || (mode == PORT_PIN_MODE_P006_1_TCPWM_0_TR_ONE_CNT_IN_769)  ))
    || ((portPin == PORT_PIN_P006_2) &&
            ((mode == PORT_PIN_MODE_P006_2_AMUXA)
          || (mode == PORT_PIN_MODE_P006_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P006_2_AMUXB)
          || (mode == PORT_PIN_MODE_P006_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P006_2_CANFD_0_TTCAN_TX_2)
          || (mode == PORT_PIN_MODE_P006_2_GPIO)
          || (mode == PORT_PIN_MODE_P006_2_LIN_0_LIN_EN_3)
          || (mode == PORT_PIN_MODE_P006_2_SCB_4_I2C_SCL)
          || (mode == PORT_PIN_MODE_P006_2_SCB_4_SPI_CLK)
          || (mode == PORT_PIN_MODE_P006_2_SCB_4_UART_RTS)
          || (mode == PORT_PIN_MODE_P006_2_TCPWM_0_LINE_257)
          || (mode == PORT_PIN_MODE_P006_2_TCPWM_0_LINE_COMPL_0)
          || (mode == PORT_PIN_MODE_P006_2_TCPWM_0_TR_ONE_CNT_IN_1)
          || (mode == PORT_PIN_MODE_P006_2_TCPWM_0_TR_ONE_CNT_IN_771)  ))
    || ((portPin == PORT_PIN_P006_3) &&
            ((mode == PORT_PIN_MODE_P006_3_AMUXA)
          || (mode == PORT_PIN_MODE_P006_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P006_3_AMUXB)
          || (mode == PORT_PIN_MODE_P006_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P006_3_CANFD_0_TTCAN_RX_2)
          || (mode == PORT_PIN_MODE_P006_3_CPUSS_CAL_SUP_NZ)
          || (mode == PORT_PIN_MODE_P006_3_GPIO)
          || (mode == PORT_PIN_MODE_P006_3_LIN_0_LIN_RX_4)
          || (mode == PORT_PIN_MODE_P006_3_SCB_4_SPI_SELECT0)
          || (mode == PORT_PIN_MODE_P006_3_SCB_4_UART_CTS)
          || (mode == PORT_PIN_MODE_P006_3_TCPWM_0_LINE_1)
          || (mode == PORT_PIN_MODE_P006_3_TCPWM_0_LINE_COMPL_257)
          || (mode == PORT_PIN_MODE_P006_3_TCPWM_0_TR_ONE_CNT_IN_3)
          || (mode == PORT_PIN_MODE_P006_3_TCPWM_0_TR_ONE_CNT_IN_772)  ))
    || ((portPin == PORT_PIN_P006_4) &&
            ((mode == PORT_PIN_MODE_P006_4_AMUXA)
          || (mode == PORT_PIN_MODE_P006_4_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P006_4_AMUXB)
          || (mode == PORT_PIN_MODE_P006_4_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P006_4_GPIO)
          || (mode == PORT_PIN_MODE_P006_4_LIN_0_LIN_TX_4)
          || (mode == PORT_PIN_MODE_P006_4_SCB_4_SPI_SELECT1)
          || (mode == PORT_PIN_MODE_P006_4_TCPWM_0_LINE_258)
          || (mode == PORT_PIN_MODE_P006_4_TCPWM_0_LINE_COMPL_1)
          || (mode == PORT_PIN_MODE_P006_4_TCPWM_0_TR_ONE_CNT_IN_4)
          || (mode == PORT_PIN_MODE_P006_4_TCPWM_0_TR_ONE_CNT_IN_774)  ))
    || ((portPin == PORT_PIN_P006_5) &&
            ((mode == PORT_PIN_MODE_P006_5_AMUXA)
          || (mode == PORT_PIN_MODE_P006_5_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P006_5_AMUXB)
          || (mode == PORT_PIN_MODE_P006_5_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P006_5_GPIO)
          || (mode == PORT_PIN_MODE_P006_5_LIN_0_LIN_EN_4)
          || (mode == PORT_PIN_MODE_P006_5_SCB_4_SPI_SELECT2)
          || (mode == PORT_PIN_MODE_P006_5_TCPWM_0_LINE_2)
          || (mode == PORT_PIN_MODE_P006_5_TCPWM_0_LINE_COMPL_258)
          || (mode == PORT_PIN_MODE_P006_5_TCPWM_0_TR_ONE_CNT_IN_6)
          || (mode == PORT_PIN_MODE_P006_5_TCPWM_0_TR_ONE_CNT_IN_775)  ))
    || ((portPin == PORT_PIN_P007_0) &&
            ((mode == PORT_PIN_MODE_P007_0_AMUXA)
          || (mode == PORT_PIN_MODE_P007_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P007_0_AMUXB)
          || (mode == PORT_PIN_MODE_P007_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P007_0_CXPI_0_CXPI_RX_0)
          || (mode == PORT_PIN_MODE_P007_0_GPIO)
          || (mode == PORT_PIN_MODE_P007_0_LIN_0_LIN_RX_4)
          || (mode == PORT_PIN_MODE_P007_0_SCB_5_SPI_MISO)
          || (mode == PORT_PIN_MODE_P007_0_SCB_5_UART_RX)
          || (mode == PORT_PIN_MODE_P007_0_TCPWM_0_LINE_260)
          || (mode == PORT_PIN_MODE_P007_0_TCPWM_0_LINE_COMPL_3)
          || (mode == PORT_PIN_MODE_P007_0_TCPWM_0_TR_ONE_CNT_IN_10)
          || (mode == PORT_PIN_MODE_P007_0_TCPWM_0_TR_ONE_CNT_IN_780)  ))
    || ((portPin == PORT_PIN_P007_1) &&
            ((mode == PORT_PIN_MODE_P007_1_AMUXA)
          || (mode == PORT_PIN_MODE_P007_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P007_1_AMUXB)
          || (mode == PORT_PIN_MODE_P007_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P007_1_CXPI_0_CXPI_TX_0)
          || (mode == PORT_PIN_MODE_P007_1_GPIO)
          || (mode == PORT_PIN_MODE_P007_1_LIN_0_LIN_TX_4)
          || (mode == PORT_PIN_MODE_P007_1_SCB_5_I2C_SDA)
          || (mode == PORT_PIN_MODE_P007_1_SCB_5_SPI_MOSI)
          || (mode == PORT_PIN_MODE_P007_1_SCB_5_UART_TX)
          || (mode == PORT_PIN_MODE_P007_1_TCPWM_0_LINE_15)
          || (mode == PORT_PIN_MODE_P007_1_TCPWM_0_LINE_COMPL_260)
          || (mode == PORT_PIN_MODE_P007_1_TCPWM_0_TR_ONE_CNT_IN_45)
          || (mode == PORT_PIN_MODE_P007_1_TCPWM_0_TR_ONE_CNT_IN_781)  ))
    || ((portPin == PORT_PIN_P007_2) &&
            ((mode == PORT_PIN_MODE_P007_2_AMUXA)
          || (mode == PORT_PIN_MODE_P007_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P007_2_AMUXB)
          || (mode == PORT_PIN_MODE_P007_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P007_2_CXPI_0_CXPI_EN_0)
          || (mode == PORT_PIN_MODE_P007_2_GPIO)
          || (mode == PORT_PIN_MODE_P007_2_LIN_0_LIN_EN_4)
          || (mode == PORT_PIN_MODE_P007_2_SCB_5_I2C_SCL)
          || (mode == PORT_PIN_MODE_P007_2_SCB_5_SPI_CLK)
          || (mode == PORT_PIN_MODE_P007_2_SCB_5_UART_RTS)
          || (mode == PORT_PIN_MODE_P007_2_TCPWM_0_LINE_261)
          || (mode == PORT_PIN_MODE_P007_2_TCPWM_0_LINE_COMPL_15)
          || (mode == PORT_PIN_MODE_P007_2_TCPWM_0_TR_ONE_CNT_IN_46)
          || (mode == PORT_PIN_MODE_P007_2_TCPWM_0_TR_ONE_CNT_IN_783)  ))
    || ((portPin == PORT_PIN_P007_3) &&
            ((mode == PORT_PIN_MODE_P007_3_AMUXA)
          || (mode == PORT_PIN_MODE_P007_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P007_3_AMUXB)
          || (mode == PORT_PIN_MODE_P007_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P007_3_GPIO)
          || (mode == PORT_PIN_MODE_P007_3_SCB_5_SPI_SELECT0)
          || (mode == PORT_PIN_MODE_P007_3_SCB_5_UART_CTS)
          || (mode == PORT_PIN_MODE_P007_3_TCPWM_0_LINE_16)
          || (mode == PORT_PIN_MODE_P007_3_TCPWM_0_LINE_COMPL_261)
          || (mode == PORT_PIN_MODE_P007_3_TCPWM_0_TR_ONE_CNT_IN_48)
          || (mode == PORT_PIN_MODE_P007_3_TCPWM_0_TR_ONE_CNT_IN_784)  ))
    || ((portPin == PORT_PIN_P008_0) &&
            ((mode == PORT_PIN_MODE_P008_0_AMUXA)
          || (mode == PORT_PIN_MODE_P008_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P008_0_AMUXB)
          || (mode == PORT_PIN_MODE_P008_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P008_0_CANFD_0_TTCAN_TX_0)
          || (mode == PORT_PIN_MODE_P008_0_GPIO)
          || (mode == PORT_PIN_MODE_P008_0_LIN_0_LIN_RX_2)
          || (mode == PORT_PIN_MODE_P008_0_TCPWM_0_LINE_19)
          || (mode == PORT_PIN_MODE_P008_0_TCPWM_0_LINE_COMPL_18)
          || (mode == PORT_PIN_MODE_P008_0_TCPWM_0_TR_ONE_CNT_IN_55)
          || (mode == PORT_PIN_MODE_P008_0_TCPWM_0_TR_ONE_CNT_IN_57)  ))
    || ((portPin == PORT_PIN_P008_1) &&
            ((mode == PORT_PIN_MODE_P008_1_AMUXA)
          || (mode == PORT_PIN_MODE_P008_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P008_1_AMUXB)
          || (mode == PORT_PIN_MODE_P008_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P008_1_CANFD_0_TTCAN_RX_0)
          || (mode == PORT_PIN_MODE_P008_1_GPIO)
          || (mode == PORT_PIN_MODE_P008_1_LIN_0_LIN_TX_2)
          || (mode == PORT_PIN_MODE_P008_1_PERI_TR_IO_INPUT_14)
          || (mode == PORT_PIN_MODE_P008_1_TCPWM_0_LINE_20)
          || (mode == PORT_PIN_MODE_P008_1_TCPWM_0_LINE_COMPL_19)
          || (mode == PORT_PIN_MODE_P008_1_TCPWM_0_TR_ONE_CNT_IN_58)
          || (mode == PORT_PIN_MODE_P008_1_TCPWM_0_TR_ONE_CNT_IN_60)  ))
    || ((portPin == PORT_PIN_P008_2) &&
            ((mode == PORT_PIN_MODE_P008_2_AMUXA)
          || (mode == PORT_PIN_MODE_P008_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P008_2_AMUXB)
          || (mode == PORT_PIN_MODE_P008_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P008_2_GPIO)
          || (mode == PORT_PIN_MODE_P008_2_LIN_0_LIN_EN_2)
          || (mode == PORT_PIN_MODE_P008_2_PERI_TR_IO_INPUT_15)
          || (mode == PORT_PIN_MODE_P008_2_TCPWM_0_LINE_21)
          || (mode == PORT_PIN_MODE_P008_2_TCPWM_0_LINE_COMPL_20)
          || (mode == PORT_PIN_MODE_P008_2_TCPWM_0_TR_ONE_CNT_IN_61)
          || (mode == PORT_PIN_MODE_P008_2_TCPWM_0_TR_ONE_CNT_IN_63)  ))
    || ((portPin == PORT_PIN_P011_0) &&
            ((mode == PORT_PIN_MODE_P011_0_AMUXA)
          || (mode == PORT_PIN_MODE_P011_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P011_0_AMUXB)
          || (mode == PORT_PIN_MODE_P011_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P011_0_GPIO)  ))
    || ((portPin == PORT_PIN_P011_1) &&
            ((mode == PORT_PIN_MODE_P011_1_AMUXA)
          || (mode == PORT_PIN_MODE_P011_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P011_1_AMUXB)
          || (mode == PORT_PIN_MODE_P011_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P011_1_GPIO)  ))
    || ((portPin == PORT_PIN_P011_2) &&
            ((mode == PORT_PIN_MODE_P011_2_AMUXA)
          || (mode == PORT_PIN_MODE_P011_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P011_2_AMUXB)
          || (mode == PORT_PIN_MODE_P011_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P011_2_GPIO)  ))
    || ((portPin == PORT_PIN_P012_0) &&
            ((mode == PORT_PIN_MODE_P012_0_AMUXA)
          || (mode == PORT_PIN_MODE_P012_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P012_0_AMUXB)
          || (mode == PORT_PIN_MODE_P012_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P012_0_CANFD_0_TTCAN_TX_2)
          || (mode == PORT_PIN_MODE_P012_0_GPIO)
          || (mode == PORT_PIN_MODE_P012_0_PERI_TR_IO_INPUT_20)
          || (mode == PORT_PIN_MODE_P012_0_TCPWM_0_LINE_36)
          || (mode == PORT_PIN_MODE_P012_0_TCPWM_0_LINE_COMPL_35)
          || (mode == PORT_PIN_MODE_P012_0_TCPWM_0_TR_ONE_CNT_IN_106)
          || (mode == PORT_PIN_MODE_P012_0_TCPWM_0_TR_ONE_CNT_IN_108)  ))
    || ((portPin == PORT_PIN_P012_1) &&
            ((mode == PORT_PIN_MODE_P012_1_AMUXA)
          || (mode == PORT_PIN_MODE_P012_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P012_1_AMUXB)
          || (mode == PORT_PIN_MODE_P012_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P012_1_CANFD_0_TTCAN_RX_2)
          || (mode == PORT_PIN_MODE_P012_1_GPIO)
          || (mode == PORT_PIN_MODE_P012_1_LIN_0_LIN_EN_6)
          || (mode == PORT_PIN_MODE_P012_1_PERI_TR_IO_INPUT_21)
          || (mode == PORT_PIN_MODE_P012_1_TCPWM_0_LINE_37)
          || (mode == PORT_PIN_MODE_P012_1_TCPWM_0_LINE_COMPL_36)
          || (mode == PORT_PIN_MODE_P012_1_TCPWM_0_TR_ONE_CNT_IN_109)
          || (mode == PORT_PIN_MODE_P012_1_TCPWM_0_TR_ONE_CNT_IN_111)  ))
    || ((portPin == PORT_PIN_P012_2) &&
            ((mode == PORT_PIN_MODE_P012_2_AMUXA)
          || (mode == PORT_PIN_MODE_P012_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P012_2_AMUXB)
          || (mode == PORT_PIN_MODE_P012_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P012_2_GPIO)
          || (mode == PORT_PIN_MODE_P012_2_LIN_0_LIN_RX_6)
          || (mode == PORT_PIN_MODE_P012_2_PASS_0_SAR_EXT_MUX_EN_1)
          || (mode == PORT_PIN_MODE_P012_2_TCPWM_0_LINE_38)
          || (mode == PORT_PIN_MODE_P012_2_TCPWM_0_LINE_COMPL_37)
          || (mode == PORT_PIN_MODE_P012_2_TCPWM_0_TR_ONE_CNT_IN_112)
          || (mode == PORT_PIN_MODE_P012_2_TCPWM_0_TR_ONE_CNT_IN_114)  ))
    || ((portPin == PORT_PIN_P012_3) &&
            ((mode == PORT_PIN_MODE_P012_3_AMUXA)
          || (mode == PORT_PIN_MODE_P012_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P012_3_AMUXB)
          || (mode == PORT_PIN_MODE_P012_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P012_3_GPIO)
          || (mode == PORT_PIN_MODE_P012_3_LIN_0_LIN_TX_6)
          || (mode == PORT_PIN_MODE_P012_3_PASS_0_SAR_EXT_MUX_SEL_3)
          || (mode == PORT_PIN_MODE_P012_3_TCPWM_0_LINE_39)
          || (mode == PORT_PIN_MODE_P012_3_TCPWM_0_LINE_COMPL_38)
          || (mode == PORT_PIN_MODE_P012_3_TCPWM_0_TR_ONE_CNT_IN_115)
          || (mode == PORT_PIN_MODE_P012_3_TCPWM_0_TR_ONE_CNT_IN_117)  ))
    || ((portPin == PORT_PIN_P013_0) &&
            ((mode == PORT_PIN_MODE_P013_0_AMUXA)
          || (mode == PORT_PIN_MODE_P013_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P013_0_AMUXB)
          || (mode == PORT_PIN_MODE_P013_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P013_0_CXPI_0_CXPI_RX_1)
          || (mode == PORT_PIN_MODE_P013_0_GPIO)
          || (mode == PORT_PIN_MODE_P013_0_LIN_0_LIN_RX_3)
          || (mode == PORT_PIN_MODE_P013_0_PASS_0_SAR_EXT_MUX_SEL_6)
          || (mode == PORT_PIN_MODE_P013_0_SCB_3_SPI_MISO)
          || (mode == PORT_PIN_MODE_P013_0_SCB_3_UART_RX)
          || (mode == PORT_PIN_MODE_P013_0_TCPWM_0_LINE_264)
          || (mode == PORT_PIN_MODE_P013_0_TCPWM_0_LINE_COMPL_43)
          || (mode == PORT_PIN_MODE_P013_0_TCPWM_0_TR_ONE_CNT_IN_130)
          || (mode == PORT_PIN_MODE_P013_0_TCPWM_0_TR_ONE_CNT_IN_792)  ))
    || ((portPin == PORT_PIN_P013_1) &&
            ((mode == PORT_PIN_MODE_P013_1_AMUXA)
          || (mode == PORT_PIN_MODE_P013_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P013_1_AMUXB)
          || (mode == PORT_PIN_MODE_P013_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P013_1_CXPI_0_CXPI_TX_1)
          || (mode == PORT_PIN_MODE_P013_1_GPIO)
          || (mode == PORT_PIN_MODE_P013_1_LIN_0_LIN_TX_3)
          || (mode == PORT_PIN_MODE_P013_1_PASS_0_SAR_EXT_MUX_SEL_7)
          || (mode == PORT_PIN_MODE_P013_1_SCB_3_I2C_SDA)
          || (mode == PORT_PIN_MODE_P013_1_SCB_3_SPI_MOSI)
          || (mode == PORT_PIN_MODE_P013_1_SCB_3_UART_TX)
          || (mode == PORT_PIN_MODE_P013_1_TCPWM_0_LINE_44)
          || (mode == PORT_PIN_MODE_P013_1_TCPWM_0_LINE_COMPL_264)
          || (mode == PORT_PIN_MODE_P013_1_TCPWM_0_TR_ONE_CNT_IN_132)
          || (mode == PORT_PIN_MODE_P013_1_TCPWM_0_TR_ONE_CNT_IN_793)  ))
    || ((portPin == PORT_PIN_P013_2) &&
            ((mode == PORT_PIN_MODE_P013_2_AMUXA)
          || (mode == PORT_PIN_MODE_P013_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P013_2_AMUXB)
          || (mode == PORT_PIN_MODE_P013_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P013_2_CXPI_0_CXPI_EN_1)
          || (mode == PORT_PIN_MODE_P013_2_GPIO)
          || (mode == PORT_PIN_MODE_P013_2_LIN_0_LIN_EN_3)
          || (mode == PORT_PIN_MODE_P013_2_PASS_0_SAR_EXT_MUX_SEL_8)
          || (mode == PORT_PIN_MODE_P013_2_SCB_3_I2C_SCL)
          || (mode == PORT_PIN_MODE_P013_2_SCB_3_SPI_CLK)
          || (mode == PORT_PIN_MODE_P013_2_SCB_3_UART_RTS)
          || (mode == PORT_PIN_MODE_P013_2_TCPWM_0_LINE_265)
          || (mode == PORT_PIN_MODE_P013_2_TCPWM_0_LINE_COMPL_44)
          || (mode == PORT_PIN_MODE_P013_2_TCPWM_0_TR_ONE_CNT_IN_133)
          || (mode == PORT_PIN_MODE_P013_2_TCPWM_0_TR_ONE_CNT_IN_795)  ))
    || ((portPin == PORT_PIN_P013_3) &&
            ((mode == PORT_PIN_MODE_P013_3_AMUXA)
          || (mode == PORT_PIN_MODE_P013_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P013_3_AMUXB)
          || (mode == PORT_PIN_MODE_P013_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P013_3_GPIO)
          || (mode == PORT_PIN_MODE_P013_3_PASS_0_SAR_EXT_MUX_EN_2)
          || (mode == PORT_PIN_MODE_P013_3_SCB_3_SPI_SELECT0)
          || (mode == PORT_PIN_MODE_P013_3_SCB_3_UART_CTS)
          || (mode == PORT_PIN_MODE_P013_3_TCPWM_0_LINE_45)
          || (mode == PORT_PIN_MODE_P013_3_TCPWM_0_LINE_COMPL_265)
          || (mode == PORT_PIN_MODE_P013_3_TCPWM_0_TR_ONE_CNT_IN_135)
          || (mode == PORT_PIN_MODE_P013_3_TCPWM_0_TR_ONE_CNT_IN_796)  ))
    || ((portPin == PORT_PIN_P013_4) &&
            ((mode == PORT_PIN_MODE_P013_4_AMUXA)
          || (mode == PORT_PIN_MODE_P013_4_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P013_4_AMUXB)
          || (mode == PORT_PIN_MODE_P013_4_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P013_4_GPIO)
          || (mode == PORT_PIN_MODE_P013_4_LIN_0_LIN_RX_8)
          || (mode == PORT_PIN_MODE_P013_4_SCB_3_SPI_SELECT1)
          || (mode == PORT_PIN_MODE_P013_4_TCPWM_0_LINE_266)
          || (mode == PORT_PIN_MODE_P013_4_TCPWM_0_LINE_516)
          || (mode == PORT_PIN_MODE_P013_4_TCPWM_0_LINE_COMPL_45)
          || (mode == PORT_PIN_MODE_P013_4_TCPWM_0_TR_ONE_CNT_IN_136)
          || (mode == PORT_PIN_MODE_P013_4_TCPWM_0_TR_ONE_CNT_IN_798)  ))
    || ((portPin == PORT_PIN_P013_5) &&
            ((mode == PORT_PIN_MODE_P013_5_AMUXA)
          || (mode == PORT_PIN_MODE_P013_5_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P013_5_AMUXB)
          || (mode == PORT_PIN_MODE_P013_5_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P013_5_CXPI_0_CXPI_RX_2)
          || (mode == PORT_PIN_MODE_P013_5_GPIO)
          || (mode == PORT_PIN_MODE_P013_5_LIN_0_LIN_TX_8)
          || (mode == PORT_PIN_MODE_P013_5_SCB_3_SPI_SELECT2)
          || (mode == PORT_PIN_MODE_P013_5_TCPWM_0_LINE_46)
          || (mode == PORT_PIN_MODE_P013_5_TCPWM_0_LINE_COMPL_266)
          || (mode == PORT_PIN_MODE_P013_5_TCPWM_0_LINE_COMPL_516)
          || (mode == PORT_PIN_MODE_P013_5_TCPWM_0_TR_ONE_CNT_IN_138)
          || (mode == PORT_PIN_MODE_P013_5_TCPWM_0_TR_ONE_CNT_IN_799)  ))
    || ((portPin == PORT_PIN_P013_6) &&
            ((mode == PORT_PIN_MODE_P013_6_AMUXA)
          || (mode == PORT_PIN_MODE_P013_6_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P013_6_AMUXB)
          || (mode == PORT_PIN_MODE_P013_6_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P013_6_CXPI_0_CXPI_TX_2)
          || (mode == PORT_PIN_MODE_P013_6_GPIO)
          || (mode == PORT_PIN_MODE_P013_6_LIN_0_LIN_EN_8)
          || (mode == PORT_PIN_MODE_P013_6_PERI_TR_IO_INPUT_22)
          || (mode == PORT_PIN_MODE_P013_6_SCB_3_SPI_SELECT3)
          || (mode == PORT_PIN_MODE_P013_6_TCPWM_0_LINE_267)
          || (mode == PORT_PIN_MODE_P013_6_TCPWM_0_LINE_517)
          || (mode == PORT_PIN_MODE_P013_6_TCPWM_0_LINE_COMPL_46)
          || (mode == PORT_PIN_MODE_P013_6_TCPWM_0_TR_ONE_CNT_IN_139)
          || (mode == PORT_PIN_MODE_P013_6_TCPWM_0_TR_ONE_CNT_IN_801)  ))
    || ((portPin == PORT_PIN_P013_7) &&
            ((mode == PORT_PIN_MODE_P013_7_AMUXA)
          || (mode == PORT_PIN_MODE_P013_7_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P013_7_AMUXB)
          || (mode == PORT_PIN_MODE_P013_7_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P013_7_CXPI_0_CXPI_EN_2)
          || (mode == PORT_PIN_MODE_P013_7_GPIO)
          || (mode == PORT_PIN_MODE_P013_7_PERI_TR_IO_INPUT_23)
          || (mode == PORT_PIN_MODE_P013_7_TCPWM_0_LINE_47)
          || (mode == PORT_PIN_MODE_P013_7_TCPWM_0_LINE_COMPL_267)
          || (mode == PORT_PIN_MODE_P013_7_TCPWM_0_LINE_COMPL_517)
          || (mode == PORT_PIN_MODE_P013_7_TCPWM_0_TR_ONE_CNT_IN_141)
          || (mode == PORT_PIN_MODE_P013_7_TCPWM_0_TR_ONE_CNT_IN_802)  ))
    || ((portPin == PORT_PIN_P014_0) &&
            ((mode == PORT_PIN_MODE_P014_0_AMUXA)
          || (mode == PORT_PIN_MODE_P014_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P014_0_AMUXB)
          || (mode == PORT_PIN_MODE_P014_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P014_0_CANFD_1_TTCAN_TX_0)
          || (mode == PORT_PIN_MODE_P014_0_GPIO)
          || (mode == PORT_PIN_MODE_P014_0_SCB_2_SPI_MISO)
          || (mode == PORT_PIN_MODE_P014_0_SCB_2_UART_RX)
          || (mode == PORT_PIN_MODE_P014_0_TCPWM_0_LINE_48)
          || (mode == PORT_PIN_MODE_P014_0_TCPWM_0_LINE_518)
          || (mode == PORT_PIN_MODE_P014_0_TCPWM_0_LINE_COMPL_47)
          || (mode == PORT_PIN_MODE_P014_0_TCPWM_0_TR_ONE_CNT_IN_142)
          || (mode == PORT_PIN_MODE_P014_0_TCPWM_0_TR_ONE_CNT_IN_144)  ))
    || ((portPin == PORT_PIN_P014_1) &&
            ((mode == PORT_PIN_MODE_P014_1_AMUXA)
          || (mode == PORT_PIN_MODE_P014_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P014_1_AMUXB)
          || (mode == PORT_PIN_MODE_P014_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P014_1_CANFD_1_TTCAN_RX_0)
          || (mode == PORT_PIN_MODE_P014_1_GPIO)
          || (mode == PORT_PIN_MODE_P014_1_SCB_2_I2C_SDA)
          || (mode == PORT_PIN_MODE_P014_1_SCB_2_SPI_MOSI)
          || (mode == PORT_PIN_MODE_P014_1_SCB_2_UART_TX)
          || (mode == PORT_PIN_MODE_P014_1_TCPWM_0_LINE_49)
          || (mode == PORT_PIN_MODE_P014_1_TCPWM_0_LINE_COMPL_48)
          || (mode == PORT_PIN_MODE_P014_1_TCPWM_0_LINE_COMPL_518)
          || (mode == PORT_PIN_MODE_P014_1_TCPWM_0_TR_ONE_CNT_IN_145)
          || (mode == PORT_PIN_MODE_P014_1_TCPWM_0_TR_ONE_CNT_IN_147)  ))
    || ((portPin == PORT_PIN_P018_0) &&
            ((mode == PORT_PIN_MODE_P018_0_AMUXA)
          || (mode == PORT_PIN_MODE_P018_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P018_0_AMUXB)
          || (mode == PORT_PIN_MODE_P018_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P018_0_CPUSS_FAULT_OUT_0)
          || (mode == PORT_PIN_MODE_P018_0_GPIO)
          || (mode == PORT_PIN_MODE_P018_0_SCB_1_SPI_MISO)
          || (mode == PORT_PIN_MODE_P018_0_SCB_1_UART_RX)
          || (mode == PORT_PIN_MODE_P018_0_TCPWM_0_LINE_262)
          || (mode == PORT_PIN_MODE_P018_0_TCPWM_0_LINE_512)
          || (mode == PORT_PIN_MODE_P018_0_TCPWM_0_LINE_COMPL_261)
          || (mode == PORT_PIN_MODE_P018_0_TCPWM_0_TR_ONE_CNT_IN_784)
          || (mode == PORT_PIN_MODE_P018_0_TCPWM_0_TR_ONE_CNT_IN_786)  ))
    || ((portPin == PORT_PIN_P018_1) &&
            ((mode == PORT_PIN_MODE_P018_1_AMUXA)
          || (mode == PORT_PIN_MODE_P018_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P018_1_AMUXB)
          || (mode == PORT_PIN_MODE_P018_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P018_1_CPUSS_FAULT_OUT_1)
          || (mode == PORT_PIN_MODE_P018_1_GPIO)
          || (mode == PORT_PIN_MODE_P018_1_SCB_1_I2C_SDA)
          || (mode == PORT_PIN_MODE_P018_1_SCB_1_SPI_MOSI)
          || (mode == PORT_PIN_MODE_P018_1_SCB_1_UART_TX)
          || (mode == PORT_PIN_MODE_P018_1_TCPWM_0_LINE_263)
          || (mode == PORT_PIN_MODE_P018_1_TCPWM_0_LINE_COMPL_262)
          || (mode == PORT_PIN_MODE_P018_1_TCPWM_0_LINE_COMPL_512)
          || (mode == PORT_PIN_MODE_P018_1_TCPWM_0_TR_ONE_CNT_IN_787)
          || (mode == PORT_PIN_MODE_P018_1_TCPWM_0_TR_ONE_CNT_IN_789)  ))
    || ((portPin == PORT_PIN_P018_2) &&
            ((mode == PORT_PIN_MODE_P018_2_AMUXA)
          || (mode == PORT_PIN_MODE_P018_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P018_2_AMUXB)
          || (mode == PORT_PIN_MODE_P018_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P018_2_GPIO)
          || (mode == PORT_PIN_MODE_P018_2_SCB_1_I2C_SCL)
          || (mode == PORT_PIN_MODE_P018_2_SCB_1_SPI_CLK)
          || (mode == PORT_PIN_MODE_P018_2_SCB_1_UART_RTS)
          || (mode == PORT_PIN_MODE_P018_2_TCPWM_0_LINE_55)
          || (mode == PORT_PIN_MODE_P018_2_TCPWM_0_LINE_513)
          || (mode == PORT_PIN_MODE_P018_2_TCPWM_0_LINE_COMPL_263)
          || (mode == PORT_PIN_MODE_P018_2_TCPWM_0_TR_ONE_CNT_IN_165)
          || (mode == PORT_PIN_MODE_P018_2_TCPWM_0_TR_ONE_CNT_IN_790)  ))
    || ((portPin == PORT_PIN_P018_3) &&
            ((mode == PORT_PIN_MODE_P018_3_AMUXA)
          || (mode == PORT_PIN_MODE_P018_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P018_3_AMUXB)
          || (mode == PORT_PIN_MODE_P018_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P018_3_CPUSS_TRACE_CLOCK)
          || (mode == PORT_PIN_MODE_P018_3_GPIO)
          || (mode == PORT_PIN_MODE_P018_3_SCB_1_SPI_SELECT0)
          || (mode == PORT_PIN_MODE_P018_3_SCB_1_UART_CTS)
          || (mode == PORT_PIN_MODE_P018_3_TCPWM_0_LINE_54)
          || (mode == PORT_PIN_MODE_P018_3_TCPWM_0_LINE_COMPL_55)
          || (mode == PORT_PIN_MODE_P018_3_TCPWM_0_LINE_COMPL_513)
          || (mode == PORT_PIN_MODE_P018_3_TCPWM_0_TR_ONE_CNT_IN_162)
          || (mode == PORT_PIN_MODE_P018_3_TCPWM_0_TR_ONE_CNT_IN_166)  ))
    || ((portPin == PORT_PIN_P018_4) &&
            ((mode == PORT_PIN_MODE_P018_4_AMUXA)
          || (mode == PORT_PIN_MODE_P018_4_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P018_4_AMUXB)
          || (mode == PORT_PIN_MODE_P018_4_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P018_4_CPUSS_TRACE_DATA_0)
          || (mode == PORT_PIN_MODE_P018_4_GPIO)
          || (mode == PORT_PIN_MODE_P018_4_SCB_1_SPI_SELECT1)
          || (mode == PORT_PIN_MODE_P018_4_TCPWM_0_LINE_53)
          || (mode == PORT_PIN_MODE_P018_4_TCPWM_0_LINE_514)
          || (mode == PORT_PIN_MODE_P018_4_TCPWM_0_LINE_COMPL_54)
          || (mode == PORT_PIN_MODE_P018_4_TCPWM_0_TR_ONE_CNT_IN_159)
          || (mode == PORT_PIN_MODE_P018_4_TCPWM_0_TR_ONE_CNT_IN_163)  ))
    || ((portPin == PORT_PIN_P018_5) &&
            ((mode == PORT_PIN_MODE_P018_5_AMUXA)
          || (mode == PORT_PIN_MODE_P018_5_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P018_5_AMUXB)
          || (mode == PORT_PIN_MODE_P018_5_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P018_5_CPUSS_TRACE_DATA_1)
          || (mode == PORT_PIN_MODE_P018_5_GPIO)
          || (mode == PORT_PIN_MODE_P018_5_SCB_1_SPI_SELECT2)
          || (mode == PORT_PIN_MODE_P018_5_TCPWM_0_LINE_52)
          || (mode == PORT_PIN_MODE_P018_5_TCPWM_0_LINE_COMPL_53)
          || (mode == PORT_PIN_MODE_P018_5_TCPWM_0_LINE_COMPL_514)
          || (mode == PORT_PIN_MODE_P018_5_TCPWM_0_TR_ONE_CNT_IN_156)
          || (mode == PORT_PIN_MODE_P018_5_TCPWM_0_TR_ONE_CNT_IN_160)  ))
    || ((portPin == PORT_PIN_P018_6) &&
            ((mode == PORT_PIN_MODE_P018_6_AMUXA)
          || (mode == PORT_PIN_MODE_P018_6_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P018_6_AMUXB)
          || (mode == PORT_PIN_MODE_P018_6_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P018_6_CANFD_1_TTCAN_TX_2)
          || (mode == PORT_PIN_MODE_P018_6_CPUSS_TRACE_DATA_2)
          || (mode == PORT_PIN_MODE_P018_6_GPIO)
          || (mode == PORT_PIN_MODE_P018_6_SCB_1_SPI_SELECT3)
          || (mode == PORT_PIN_MODE_P018_6_TCPWM_0_LINE_51)
          || (mode == PORT_PIN_MODE_P018_6_TCPWM_0_LINE_515)
          || (mode == PORT_PIN_MODE_P018_6_TCPWM_0_LINE_COMPL_52)
          || (mode == PORT_PIN_MODE_P018_6_TCPWM_0_TR_ONE_CNT_IN_153)
          || (mode == PORT_PIN_MODE_P018_6_TCPWM_0_TR_ONE_CNT_IN_157)  ))
    || ((portPin == PORT_PIN_P018_7) &&
            ((mode == PORT_PIN_MODE_P018_7_AMUXA)
          || (mode == PORT_PIN_MODE_P018_7_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P018_7_AMUXB)
          || (mode == PORT_PIN_MODE_P018_7_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P018_7_CANFD_1_TTCAN_RX_2)
          || (mode == PORT_PIN_MODE_P018_7_CPUSS_TRACE_DATA_3)
          || (mode == PORT_PIN_MODE_P018_7_GPIO)
          || (mode == PORT_PIN_MODE_P018_7_TCPWM_0_LINE_50)
          || (mode == PORT_PIN_MODE_P018_7_TCPWM_0_LINE_COMPL_51)
          || (mode == PORT_PIN_MODE_P018_7_TCPWM_0_LINE_COMPL_515)
          || (mode == PORT_PIN_MODE_P018_7_TCPWM_0_TR_ONE_CNT_IN_150)
          || (mode == PORT_PIN_MODE_P018_7_TCPWM_0_TR_ONE_CNT_IN_154)  ))
    || ((portPin == PORT_PIN_P019_0) &&
            ((mode == PORT_PIN_MODE_P019_0_AMUXA)
          || (mode == PORT_PIN_MODE_P019_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P019_0_AMUXB)
          || (mode == PORT_PIN_MODE_P019_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P019_0_CANFD_1_TTCAN_TX_3)
          || (mode == PORT_PIN_MODE_P019_0_CPUSS_FAULT_OUT_2)
          || (mode == PORT_PIN_MODE_P019_0_GPIO)
          || (mode == PORT_PIN_MODE_P019_0_SCB_2_SPI_MISO)
          || (mode == PORT_PIN_MODE_P019_0_SCB_2_UART_RX)
          || (mode == PORT_PIN_MODE_P019_0_TCPWM_0_LINE_259)
          || (mode == PORT_PIN_MODE_P019_0_TCPWM_0_LINE_COMPL_50)
          || (mode == PORT_PIN_MODE_P019_0_TCPWM_0_TR_ONE_CNT_IN_151)
          || (mode == PORT_PIN_MODE_P019_0_TCPWM_0_TR_ONE_CNT_IN_777)
          || (mode == PORT_PIN_MODE_P019_0_TCPWM_0_TR_ONE_CNT_IN_1536)  ))
    || ((portPin == PORT_PIN_P019_1) &&
            ((mode == PORT_PIN_MODE_P019_1_AMUXA)
          || (mode == PORT_PIN_MODE_P019_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P019_1_AMUXB)
          || (mode == PORT_PIN_MODE_P019_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P019_1_CANFD_1_TTCAN_RX_3)
          || (mode == PORT_PIN_MODE_P019_1_CPUSS_FAULT_OUT_3)
          || (mode == PORT_PIN_MODE_P019_1_GPIO)
          || (mode == PORT_PIN_MODE_P019_1_SCB_2_I2C_SDA)
          || (mode == PORT_PIN_MODE_P019_1_SCB_2_SPI_MOSI)
          || (mode == PORT_PIN_MODE_P019_1_SCB_2_UART_TX)
          || (mode == PORT_PIN_MODE_P019_1_TCPWM_0_LINE_26)
          || (mode == PORT_PIN_MODE_P019_1_TCPWM_0_LINE_COMPL_259)
          || (mode == PORT_PIN_MODE_P019_1_TCPWM_0_TR_ONE_CNT_IN_78)
          || (mode == PORT_PIN_MODE_P019_1_TCPWM_0_TR_ONE_CNT_IN_778)
          || (mode == PORT_PIN_MODE_P019_1_TCPWM_0_TR_ONE_CNT_IN_1537)  ))
    || ((portPin == PORT_PIN_P021_0) &&
            ((mode == PORT_PIN_MODE_P021_0_AMUXA)
          || (mode == PORT_PIN_MODE_P021_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P021_0_AMUXB)
          || (mode == PORT_PIN_MODE_P021_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P021_0_GPIO)
          || (mode == PORT_PIN_MODE_P021_0_SCB_1_SPI_SELECT2)
          || (mode == PORT_PIN_MODE_P021_0_TCPWM_0_LINE_42)
          || (mode == PORT_PIN_MODE_P021_0_TCPWM_0_LINE_COMPL_43)
          || (mode == PORT_PIN_MODE_P021_0_TCPWM_0_TR_ONE_CNT_IN_126)
          || (mode == PORT_PIN_MODE_P021_0_TCPWM_0_TR_ONE_CNT_IN_130)  ))
    || ((portPin == PORT_PIN_P021_1) &&
            ((mode == PORT_PIN_MODE_P021_1_AMUXA)
          || (mode == PORT_PIN_MODE_P021_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P021_1_AMUXB)
          || (mode == PORT_PIN_MODE_P021_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P021_1_GPIO)
          || (mode == PORT_PIN_MODE_P021_1_TCPWM_0_LINE_41)
          || (mode == PORT_PIN_MODE_P021_1_TCPWM_0_LINE_COMPL_42)
          || (mode == PORT_PIN_MODE_P021_1_TCPWM_0_TR_ONE_CNT_IN_123)
          || (mode == PORT_PIN_MODE_P021_1_TCPWM_0_TR_ONE_CNT_IN_127)  ))
    || ((portPin == PORT_PIN_P021_2) &&
            ((mode == PORT_PIN_MODE_P021_2_AMUXA)
          || (mode == PORT_PIN_MODE_P021_2_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P021_2_AMUXB)
          || (mode == PORT_PIN_MODE_P021_2_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P021_2_GPIO)
          || (mode == PORT_PIN_MODE_P021_2_PERI_TR_IO_OUTPUT_1)
          || (mode == PORT_PIN_MODE_P021_2_SRSS_DDFT_PIN_IN_1)
          || (mode == PORT_PIN_MODE_P021_2_SRSS_EXT_CLK)
          || (mode == PORT_PIN_MODE_P021_2_TCPWM_0_LINE_40)
          || (mode == PORT_PIN_MODE_P021_2_TCPWM_0_LINE_COMPL_41)
          || (mode == PORT_PIN_MODE_P021_2_TCPWM_0_TR_ONE_CNT_IN_120)
          || (mode == PORT_PIN_MODE_P021_2_TCPWM_0_TR_ONE_CNT_IN_124)  ))
    || ((portPin == PORT_PIN_P021_3) &&
            ((mode == PORT_PIN_MODE_P021_3_AMUXA)
          || (mode == PORT_PIN_MODE_P021_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P021_3_AMUXB)
          || (mode == PORT_PIN_MODE_P021_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P021_3_GPIO)
          || (mode == PORT_PIN_MODE_P021_3_TCPWM_0_LINE_39)
          || (mode == PORT_PIN_MODE_P021_3_TCPWM_0_LINE_COMPL_40)
          || (mode == PORT_PIN_MODE_P021_3_TCPWM_0_TR_ONE_CNT_IN_117)
          || (mode == PORT_PIN_MODE_P021_3_TCPWM_0_TR_ONE_CNT_IN_121)  ))
    || ((portPin == PORT_PIN_P022_0) &&
            ((mode == PORT_PIN_MODE_P022_0_AMUXA)
          || (mode == PORT_PIN_MODE_P022_0_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P022_0_AMUXB)
          || (mode == PORT_PIN_MODE_P022_0_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P022_0_CANFD_1_TTCAN_TX_1)
          || (mode == PORT_PIN_MODE_P022_0_CPUSS_TRACE_DATA_0)
          || (mode == PORT_PIN_MODE_P022_0_GPIO)
          || (mode == PORT_PIN_MODE_P022_0_SCB_6_SPI_MISO)
          || (mode == PORT_PIN_MODE_P022_0_SCB_6_UART_RX)
          || (mode == PORT_PIN_MODE_P022_0_TCPWM_0_LINE_34)
          || (mode == PORT_PIN_MODE_P022_0_TCPWM_0_LINE_COMPL_35)
          || (mode == PORT_PIN_MODE_P022_0_TCPWM_0_TR_ONE_CNT_IN_102)
          || (mode == PORT_PIN_MODE_P022_0_TCPWM_0_TR_ONE_CNT_IN_106)  ))
    || ((portPin == PORT_PIN_P022_1) &&
            ((mode == PORT_PIN_MODE_P022_1_AMUXA)
          || (mode == PORT_PIN_MODE_P022_1_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P022_1_AMUXB)
          || (mode == PORT_PIN_MODE_P022_1_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P022_1_CANFD_1_TTCAN_RX_1)
          || (mode == PORT_PIN_MODE_P022_1_CPUSS_TRACE_DATA_1)
          || (mode == PORT_PIN_MODE_P022_1_GPIO)
          || (mode == PORT_PIN_MODE_P022_1_SCB_6_I2C_SDA)
          || (mode == PORT_PIN_MODE_P022_1_SCB_6_SPI_MOSI)
          || (mode == PORT_PIN_MODE_P022_1_SCB_6_UART_TX)
          || (mode == PORT_PIN_MODE_P022_1_TCPWM_0_LINE_33)
          || (mode == PORT_PIN_MODE_P022_1_TCPWM_0_LINE_COMPL_34)
          || (mode == PORT_PIN_MODE_P022_1_TCPWM_0_TR_ONE_CNT_IN_99)
          || (mode == PORT_PIN_MODE_P022_1_TCPWM_0_TR_ONE_CNT_IN_103)  ))
    || ((portPin == PORT_PIN_P023_3) &&
            ((mode == PORT_PIN_MODE_P023_3_AMUXA)
          || (mode == PORT_PIN_MODE_P023_3_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P023_3_AMUXB)
          || (mode == PORT_PIN_MODE_P023_3_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P023_3_CPUSS_FAULT_OUT_3)
          || (mode == PORT_PIN_MODE_P023_3_GPIO)
          || (mode == PORT_PIN_MODE_P023_3_PERI_TR_IO_INPUT_30)
          || (mode == PORT_PIN_MODE_P023_3_SCB_7_SPI_SELECT0)
          || (mode == PORT_PIN_MODE_P023_3_SCB_7_UART_CTS)
          || (mode == PORT_PIN_MODE_P023_3_SRSS_DDFT_PIN_IN_1)
          || (mode == PORT_PIN_MODE_P023_3_TCPWM_0_LINE_267)
          || (mode == PORT_PIN_MODE_P023_3_TCPWM_0_LINE_COMPL_266)
          || (mode == PORT_PIN_MODE_P023_3_TCPWM_0_TR_ONE_CNT_IN_799)
          || (mode == PORT_PIN_MODE_P023_3_TCPWM_0_TR_ONE_CNT_IN_801)  ))
    || ((portPin == PORT_PIN_P023_4) &&
            ((mode == PORT_PIN_MODE_P023_4_AMUXA)
          || (mode == PORT_PIN_MODE_P023_4_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P023_4_AMUXB)
          || (mode == PORT_PIN_MODE_P023_4_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P023_4_CPUSS_SWJ_SWO_TDO)
          || (mode == PORT_PIN_MODE_P023_4_GPIO)
          || (mode == PORT_PIN_MODE_P023_4_PERI_TR_IO_INPUT_31)
          || (mode == PORT_PIN_MODE_P023_4_PERI_TR_IO_OUTPUT_0)
          || (mode == PORT_PIN_MODE_P023_4_SCB_7_SPI_SELECT1)
          || (mode == PORT_PIN_MODE_P023_4_SRSS_DDFT_PIN_IN_0)
          || (mode == PORT_PIN_MODE_P023_4_TCPWM_0_LINE_25)
          || (mode == PORT_PIN_MODE_P023_4_TCPWM_0_LINE_COMPL_267)
          || (mode == PORT_PIN_MODE_P023_4_TCPWM_0_TR_ONE_CNT_IN_75)
          || (mode == PORT_PIN_MODE_P023_4_TCPWM_0_TR_ONE_CNT_IN_802)  ))
    || ((portPin == PORT_PIN_P023_5) &&
            ((mode == PORT_PIN_MODE_P023_5_AMUXA)
          || (mode == PORT_PIN_MODE_P023_5_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P023_5_AMUXB)
          || (mode == PORT_PIN_MODE_P023_5_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P023_5_CPUSS_SWJ_SWCLK_TCLK)
          || (mode == PORT_PIN_MODE_P023_5_GPIO)
          || (mode == PORT_PIN_MODE_P023_5_LIN_0_LIN_RX_9)
          || (mode == PORT_PIN_MODE_P023_5_SCB_7_SPI_SELECT2)
          || (mode == PORT_PIN_MODE_P023_5_TCPWM_0_LINE_24)
          || (mode == PORT_PIN_MODE_P023_5_TCPWM_0_LINE_COMPL_25)
          || (mode == PORT_PIN_MODE_P023_5_TCPWM_0_TR_ONE_CNT_IN_72)
          || (mode == PORT_PIN_MODE_P023_5_TCPWM_0_TR_ONE_CNT_IN_76)  ))
    || ((portPin == PORT_PIN_P023_6) &&
            ((mode == PORT_PIN_MODE_P023_6_AMUXA)
          || (mode == PORT_PIN_MODE_P023_6_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P023_6_AMUXB)
          || (mode == PORT_PIN_MODE_P023_6_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P023_6_CPUSS_SWJ_SWDIO_TMS)
          || (mode == PORT_PIN_MODE_P023_6_GPIO)
          || (mode == PORT_PIN_MODE_P023_6_LIN_0_LIN_TX_9)
          || (mode == PORT_PIN_MODE_P023_6_TCPWM_0_LINE_23)
          || (mode == PORT_PIN_MODE_P023_6_TCPWM_0_LINE_COMPL_24)
          || (mode == PORT_PIN_MODE_P023_6_TCPWM_0_TR_ONE_CNT_IN_69)
          || (mode == PORT_PIN_MODE_P023_6_TCPWM_0_TR_ONE_CNT_IN_73)  ))
    || ((portPin == PORT_PIN_P023_7) &&
            ((mode == PORT_PIN_MODE_P023_7_AMUXA)
          || (mode == PORT_PIN_MODE_P023_7_AMUXA_DSI)
          || (mode == PORT_PIN_MODE_P023_7_AMUXB)
          || (mode == PORT_PIN_MODE_P023_7_AMUXB_DSI)
          || (mode == PORT_PIN_MODE_P023_7_CPUSS_CAL_SUP_NZ)
          || (mode == PORT_PIN_MODE_P023_7_CPUSS_SWJ_SWDOE_TDI)
          || (mode == PORT_PIN_MODE_P023_7_GPIO)
          || (mode == PORT_PIN_MODE_P023_7_LIN_0_LIN_EN_9)
          || (mode == PORT_PIN_MODE_P023_7_SRSS_DDFT_PIN_IN_0)
          || (mode == PORT_PIN_MODE_P023_7_SRSS_EXT_CLK)
          || (mode == PORT_PIN_MODE_P023_7_TCPWM_0_LINE_22)
          || (mode == PORT_PIN_MODE_P023_7_TCPWM_0_LINE_COMPL_23)
          || (mode == PORT_PIN_MODE_P023_7_TCPWM_0_TR_ONE_CNT_IN_66)
          || (mode == PORT_PIN_MODE_P023_7_TCPWM_0_TR_ONE_CNT_IN_70)  ))
  )
  {
    result = (boolean)PORT_TRUE;
  }
  else
  {
    result = (boolean)PORT_FALSE;
  }
  
  return result;
}

/*--------------------- Check input trigger number is valid -----------------*/
/** \brief Port_Der_IsInputTriggerValid() check input trigger number
 **
 ** This function checks input trigger number.
 **
 ** \param[in]  group_id  Trigger group ID number
 ** \param[in]  in_trg    Input trigger ID number
 ** \return result of check. PORT_TRUE : OK / PORT_FALSE : NG
 ** */
FUNC(boolean,PORT_CODE) Port_Der_IsInputTriggerValid
(
  Port_TriggerGroupIdType     group_id,
  Port_TriggerIdType          in_trg
)
{
  boolean result;
  
  /* Check whether parameter in_trg is present in the specified group_id */
  if (((group_id == PORT_TR_GROUP_PDMA0_TR_0) && 
          ((in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_8)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_9)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_10)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_11)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_12)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_13)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_14)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_15)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DMAC_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DMAC_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DMAC_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DMAC_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_TR_FAULT_0)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_TR_FAULT_1)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_TR_FAULT_2)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_TR_FAULT_3)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_CTI_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_CTI_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_EVTGEN_0_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_EVTGEN_0_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_EVTGEN_0_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_EVTGEN_0_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_3)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_4)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_5)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_6)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_7)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_8)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_9)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_10)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_11)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_12)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_13)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_14)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_15)
     ))
  || ((group_id == PORT_TR_GROUP_PDMA1_TR) && 
          ((in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_8)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_9)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_10)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_11)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_12)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_13)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_14)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_15)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DMAC_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DMAC_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DMAC_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DMAC_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_TR_FAULT_0)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_TR_FAULT_1)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_TR_FAULT_2)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_TR_FAULT_3)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_CTI_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_CTI_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_EVTGEN_0_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_EVTGEN_0_TR_OUT_8)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_EVTGEN_0_TR_OUT_9)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_EVTGEN_0_TR_OUT_10)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_16)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_17)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_18)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_19)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_20)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_21)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_22)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_23)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_24)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_25)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_26)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_27)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_28)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_29)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_30)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_31)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_3)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_4)
        || (in_trg == PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_5)
     ))
  || ((group_id == PORT_TR_GROUP_MDMA) && 
          ((in_trg == PORT_TR_GROUP_MDMA_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_MDMA_IN_CPUSS_DMAC_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_MDMA_IN_CPUSS_DMAC_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_MDMA_IN_CPUSS_DMAC_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_MDMA_IN_CPUSS_DMAC_TR_OUT_3)
     ))
  || ((group_id == PORT_TR_GROUP_PDMA0_TR_1) && 
          ((in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_512)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_513)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_514)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_515)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_516)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_517)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_518)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_519)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_256)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_257)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_258)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_259)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_260)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_261)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_262)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_263)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_264)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_265)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_266)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_267)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_0)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_1)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_2)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_3)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_4)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_5)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_6)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_7)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_8)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_9)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_10)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_11)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_12)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_13)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_14)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_15)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_16)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_17)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_18)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_19)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_20)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_21)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_22)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_23)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_24)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_25)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_26)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_27)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_28)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_29)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_30)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_31)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_32)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_33)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_34)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_35)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_36)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_37)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_38)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_39)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_40)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_41)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_42)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_43)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_44)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_45)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_46)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_47)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_48)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_49)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_50)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_51)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_52)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_53)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_54)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_55)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_56)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_57)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_58)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_59)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_60)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_61)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_62)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_0_TR_TMP_RTP_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_0_TR_TMP_RTP_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_0_TR_TMP_RTP_OUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_1_TR_TMP_RTP_OUT_0)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_1_TR_TMP_RTP_OUT_1)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_1_TR_TMP_RTP_OUT_2)
        || (in_trg == PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_1_TR_TMP_RTP_OUT_3)
     ))
  || ((group_id == PORT_TR_GROUP_TCPWM_OUT) && 
          ((in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_512)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_513)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_514)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_515)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_516)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_517)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_518)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_519)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_256)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_257)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_258)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_259)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_260)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_261)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_262)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_263)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_264)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_265)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_266)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_267)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_4)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_5)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_6)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_7)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_8)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_9)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_10)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_11)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_12)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_13)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_14)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_15)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_16)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_17)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_18)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_19)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_20)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_21)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_22)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_23)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_24)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_25)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_26)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_27)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_28)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_29)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_30)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_31)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_32)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_33)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_34)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_35)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_36)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_37)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_38)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_39)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_40)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_41)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_42)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_43)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_44)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_45)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_46)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_47)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_48)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_49)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_50)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_51)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_52)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_53)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_54)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_55)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_56)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_57)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_58)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_59)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_60)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_61)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_62)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_4)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_5)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_6)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_7)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_0_TR_TMP_RTP_OUT_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_0_TR_TMP_RTP_OUT_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_0_TR_TMP_RTP_OUT_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_1_TR_TMP_RTP_OUT_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_1_TR_TMP_RTP_OUT_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_1_TR_TMP_RTP_OUT_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_1_TR_TMP_RTP_OUT_3)
     ))
  || ((group_id == PORT_TR_GROUP_TCPWM_IN) && 
          ((in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_8)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_9)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_10)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_11)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_12)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_13)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_14)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_15)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DMAC_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DMAC_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DMAC_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DMAC_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_CTI_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_CTI_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_TR_FAULT_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_TR_FAULT_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_TR_FAULT_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_TR_FAULT_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_4)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_5)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_4)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_5)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_6)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_7)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_8)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_9)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_10)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_11)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_12)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_13)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_14)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_15)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_16)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_17)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_18)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_19)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_20)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_21)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_22)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_23)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_24)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_25)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_26)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_27)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_28)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_29)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_30)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_31)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_0_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_0_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_0_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_1_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_1_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_1_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_2_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_2_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_2_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_3_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_3_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_3_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_4_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_4_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_4_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_5_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_5_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_5_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_6_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_6_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_6_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_7_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_7_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_SCB_7_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_DBG_DMA_REQ_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_DBG_DMA_REQ_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_DBG_DMA_REQ_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO0_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO0_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO0_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO1_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO1_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO1_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_DBG_DMA_REQ_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_DBG_DMA_REQ_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_DBG_DMA_REQ_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_DBG_DMA_REQ_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO0_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO0_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO0_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO0_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO1_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO1_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO1_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO1_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_TX_REQ_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_TX_REQ_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_TX_REQ_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_RX_REQ_0)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_RX_REQ_1)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_RX_REQ_2)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_8)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_9)
        || (in_trg == PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_10)
     ))
  || ((group_id == PORT_TR_GROUP_PASS) && 
          ((in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_8)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_9)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_10)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_11)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_12)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_13)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_14)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_15)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_CTI_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_CTI_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_TR_FAULT_0)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_TR_FAULT_1)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_TR_FAULT_2)
        || (in_trg == PORT_TR_GROUP_PASS_IN_CPUSS_TR_FAULT_3)
        || (in_trg == PORT_TR_GROUP_PASS_IN_EVTGEN_0_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_PASS_IN_EVTGEN_0_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_PASS_IN_EVTGEN_0_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_0)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_1)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_2)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_3)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_4)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_5)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_0)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_1)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_2)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_3)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_4)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_5)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_6)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_7)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_8)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_9)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_10)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_11)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_12)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_13)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_14)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_15)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_16)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_17)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_18)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_19)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_20)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_21)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_22)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_23)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_24)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_25)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_26)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_27)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_28)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_29)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_30)
        || (in_trg == PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_31)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_512)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_513)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_514)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_515)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_516)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_517)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_518)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_519)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_256)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_257)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_258)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_259)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_260)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_261)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_262)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_263)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_264)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_265)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_266)
        || (in_trg == PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_267)
     ))
  || ((group_id == PORT_TR_GROUP_CANTT) && 
          ((in_trg == PORT_TR_GROUP_CANTT_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_CANTT_IN_CANFD_0_TR_TMP_RTP_OUT_0)
        || (in_trg == PORT_TR_GROUP_CANTT_IN_CANFD_0_TR_TMP_RTP_OUT_1)
        || (in_trg == PORT_TR_GROUP_CANTT_IN_CANFD_0_TR_TMP_RTP_OUT_2)
        || (in_trg == PORT_TR_GROUP_CANTT_IN_CANFD_1_TR_TMP_RTP_OUT_0)
        || (in_trg == PORT_TR_GROUP_CANTT_IN_CANFD_1_TR_TMP_RTP_OUT_1)
        || (in_trg == PORT_TR_GROUP_CANTT_IN_CANFD_1_TR_TMP_RTP_OUT_2)
        || (in_trg == PORT_TR_GROUP_CANTT_IN_CANFD_1_TR_TMP_RTP_OUT_3)
     ))
  || ((group_id == PORT_TR_GROUP_DEBUGMAIN) && 
          ((in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_4)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_4)
     ))
  || ((group_id == PORT_TR_GROUP_DEBUGREDUCTION1) && 
          ((in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_8)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_9)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_10)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_11)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_12)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_13)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_14)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_15)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_16)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_17)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_18)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_19)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_20)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_21)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_22)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_23)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_24)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_25)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_26)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_27)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_28)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_29)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_30)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_31)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_32)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_33)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_34)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_35)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_36)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_37)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_38)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_39)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_40)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_41)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_42)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_43)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_44)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_45)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_46)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_47)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_48)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_49)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_50)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_51)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_52)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_53)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_54)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_55)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_56)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_57)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_58)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_59)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_60)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_61)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_62)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_63)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_64)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_65)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_66)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_67)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_68)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_69)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_70)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_71)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_72)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_73)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_74)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_75)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_76)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_77)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_78)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_79)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_80)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_81)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_82)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_83)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_84)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_85)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_86)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_87)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_88)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_89)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_90)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_91)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_0_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_1_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_2_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_3_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_4_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_5_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_6_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_7_TR_TX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_0_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_1_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_2_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_3_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_4_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_5_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_6_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_7_TR_RX_REQ)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_0_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_1_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_2_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_3_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_4_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_5_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_6_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_7_TR_I2C_SCL_FILTERED)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_DBG_DMA_REQ_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_DBG_DMA_REQ_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_DBG_DMA_REQ_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO0_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO0_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO0_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO1_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO1_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO1_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_TMP_RTP_OUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_TMP_RTP_OUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_TMP_RTP_OUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_DBG_DMA_REQ_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_DBG_DMA_REQ_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_DBG_DMA_REQ_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_DBG_DMA_REQ_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO0_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO0_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO0_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO0_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO1_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO1_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO1_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO1_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_TMP_RTP_OUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_TMP_RTP_OUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_TMP_RTP_OUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_TMP_RTP_OUT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_CTI_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_CTI_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_TR_FAULT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_TR_FAULT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_TR_FAULT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_TR_FAULT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_512)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_513)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_514)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_515)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_516)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_517)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_518)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_519)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_256)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_257)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_258)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_259)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_260)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_261)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_262)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_263)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_264)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_265)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_266)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_267)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_4)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_5)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_6)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_7)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_8)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_9)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_10)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_11)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_12)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_13)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_14)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_15)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_16)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_17)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_18)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_19)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_20)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_21)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_22)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_23)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_24)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_25)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_26)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_27)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_28)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_29)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_30)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_31)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_32)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_33)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_34)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_35)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_36)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_37)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_38)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_39)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_40)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_41)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_42)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_43)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_44)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_45)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_46)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_47)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_48)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_49)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_50)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_51)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_52)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_53)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_54)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_55)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_56)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_57)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_58)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_59)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_60)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_61)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_62)
     ))
  || ((group_id == PORT_TR_GROUP_DEBUGREDUCTION2) && 
          ((in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_ZERO)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_8)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_9)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_10)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_11)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_12)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_13)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_14)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_15)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_16)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_17)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_18)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_19)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_20)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_21)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_22)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_23)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_24)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_25)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_26)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_27)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_28)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_29)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_30)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_31)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_32)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_33)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_34)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_35)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_36)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_37)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_38)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_39)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_40)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_41)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_42)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_43)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DMAC_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DMAC_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DMAC_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DMAC_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_512)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_513)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_514)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_515)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_516)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_517)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_518)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_519)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_256)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_257)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_258)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_259)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_260)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_261)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_262)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_263)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_264)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_265)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_266)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_267)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_4)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_5)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_6)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_7)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_8)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_9)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_10)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_11)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_12)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_13)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_14)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_15)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_16)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_17)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_18)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_19)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_20)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_21)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_22)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_23)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_24)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_25)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_26)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_27)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_28)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_29)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_30)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_31)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_32)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_33)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_34)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_35)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_36)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_37)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_38)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_39)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_40)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_41)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_42)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_43)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_44)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_45)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_46)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_47)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_48)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_49)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_50)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_51)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_52)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_53)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_54)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_55)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_56)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_57)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_58)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_59)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_60)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_61)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_62)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_4)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_5)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_4)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_5)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_6)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_7)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_8)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_9)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_10)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_TX_REQ_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_TX_REQ_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_TX_REQ_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_RX_REQ_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_RX_REQ_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_RX_REQ_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_0)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_1)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_2)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_3)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_4)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_5)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_6)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_7)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_8)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_9)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_10)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_11)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_12)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_13)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_14)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_15)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_16)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_17)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_18)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_19)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_20)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_21)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_22)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_23)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_24)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_25)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_26)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_27)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_28)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_29)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_30)
        || (in_trg == PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_31)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_PWM0_TO_PASS) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_PASS_TO_DW0) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_PASS_TO_PWM) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_CAN0_DW_TR) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_CAN1_DW_TR) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_CAN0_DW_ACK) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_CAN1_DW_ACK) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_SCB_DW_TR) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
  || ((group_id == PORT_TR_1TO1_GROUP_CXPI_DW_TR) && 
          ((in_trg == PORT_TR_1TO1_IN_CONST0) || (in_trg == PORT_TR_1TO1_IN_INPUT)))
    )
  {
    result = (boolean)PORT_TRUE;
  }
  else
  {
    result = (boolean)PORT_FALSE;
  }
  
  return result;
}

/*--------------------- Check output trigger number is valid ----------------*/
/** \brief Port_Der_IsOutputTriggerValid() check output trigger number
 **
 ** This function checks output trigger number.
 **
 ** \param[in]  group_id  Trigger group ID number
 ** \param[in]  out_trg   Output trigger ID number
 ** \return result of check. PORT_TRUE : OK / PORT_FALSE : NG
 ** */
FUNC(boolean,PORT_CODE) Port_Der_IsOutputTriggerValid
(
  Port_TriggerGroupIdType     group_id,
  Port_TriggerIdType          out_trg
)
{
  boolean result;
  
  /* Check whether parameter out_trg is present in the specified group_id */
  if (((group_id == PORT_TR_GROUP_PDMA0_TR_0) && 
          ((out_trg == PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7)
     ))
  || ((group_id == PORT_TR_GROUP_PDMA1_TR) && 
          ((out_trg == PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0)
        || (out_trg == PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1)
        || (out_trg == PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2)
        || (out_trg == PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3)
        || (out_trg == PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4)
        || (out_trg == PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5)
        || (out_trg == PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6)
        || (out_trg == PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7)
     ))
  || ((group_id == PORT_TR_GROUP_MDMA) && 
          ((out_trg == PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_0)
        || (out_trg == PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_1)
        || (out_trg == PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_2)
        || (out_trg == PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_3)
     ))
  || ((group_id == PORT_TR_GROUP_PDMA0_TR_1) && 
          ((out_trg == PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14)
        || (out_trg == PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15)
     ))
  || ((group_id == PORT_TR_GROUP_TCPWM_OUT) && 
          ((out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14)
        || (out_trg == PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15)
     ))
  || ((group_id == PORT_TR_GROUP_TCPWM_IN) && 
          ((out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25)
        || (out_trg == PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26)
     ))
  || ((group_id == PORT_TR_GROUP_PASS) && 
          ((out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10)
        || (out_trg == PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11)
     ))
  || ((group_id == PORT_TR_GROUP_CANTT) && 
          ((out_trg == PORT_TR_GROUP_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0)
        || (out_trg == PORT_TR_GROUP_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1)
        || (out_trg == PORT_TR_GROUP_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2)
        || (out_trg == PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0)
        || (out_trg == PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1)
        || (out_trg == PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2)
        || (out_trg == PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3)
     ))
  || ((group_id == PORT_TR_GROUP_DEBUGMAIN) && 
          ((out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0)
        || (out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1)
        || (out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0)
        || (out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1)
        || (out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE)
        || (out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE)
        || (out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT)
        || (out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0)
        || (out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1)
        || (out_trg == PORT_TR_GROUP_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE)
     ))
  || ((group_id == PORT_TR_GROUP_DEBUGREDUCTION1) && 
          ((out_trg == PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1)
        || (out_trg == PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2)
        || (out_trg == PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3)
        || (out_trg == PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4)
        || (out_trg == PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5)
     ))
  || ((group_id == PORT_TR_GROUP_DEBUGREDUCTION2) && 
          ((out_trg == PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6)
        || (out_trg == PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7)
        || (out_trg == PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8)
        || (out_trg == PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9)
        || (out_trg == PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN) && 
          ((out_trg == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0)
        || (out_trg == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1)
        || (out_trg == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2)
        || (out_trg == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3)
        || (out_trg == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4)
        || (out_trg == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6)
        || (out_trg == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7)
        || (out_trg == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8)
        || (out_trg == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_PWM0_TO_PASS) && 
          ((out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70)
        || (out_trg == PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_PASS_TO_DW0) && 
          ((out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_PASS_TO_PWM) && 
          ((out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152)
        || (out_trg == PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_CAN0_DW_TR) && 
          ((out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_CAN1_DW_TR) && 
          ((out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_CAN0_DW_ACK) && 
          ((out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_CAN1_DW_ACK) && 
          ((out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2)
        || (out_trg == PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_SCB_DW_TR) && 
          ((out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22)
        || (out_trg == PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR) && 
          ((out_trg == PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0)
        || (out_trg == PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1)
        || (out_trg == PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2)
     ))
  || ((group_id == PORT_TR_1TO1_GROUP_CXPI_DW_TR) && 
          ((out_trg == PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36)
        || (out_trg == PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37)
        || (out_trg == PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38)
        || (out_trg == PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39)
        || (out_trg == PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40)
        || (out_trg == PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41)
        || (out_trg == PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42)
        || (out_trg == PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43)
     ))
    )
  {
    result = (boolean)PORT_TRUE;
  }
  else
  {
    result = (boolean)PORT_FALSE;
  }
  
  return result;
}

/*--------------------- Check trigger group number is valid -----------------*/
/** \brief Port_Der_IsTriggerGroupValid() check trigger group number
 **
 ** This function checks trigger group number.
 **
 ** \param[in]  group_id  Trigger group ID number
 ** \return result of check. PORT_TRUE : OK / PORT_FALSE : NG
 ** */
FUNC(boolean,PORT_CODE) Port_Der_IsTriggerGroupValid
(
  Port_TriggerGroupIdType     group_id
)
{
  boolean result;
  
  /* Check whether parameter group_id is present */
 if ((group_id == PORT_TR_GROUP_PDMA0_TR_0)
  || (group_id == PORT_TR_GROUP_PDMA1_TR)
  || (group_id == PORT_TR_GROUP_MDMA)
  || (group_id == PORT_TR_GROUP_PDMA0_TR_1)
  || (group_id == PORT_TR_GROUP_TCPWM_OUT)
  || (group_id == PORT_TR_GROUP_TCPWM_IN)
  || (group_id == PORT_TR_GROUP_PASS)
  || (group_id == PORT_TR_GROUP_CANTT)
  || (group_id == PORT_TR_GROUP_DEBUGMAIN)
  || (group_id == PORT_TR_GROUP_DEBUGREDUCTION1)
  || (group_id == PORT_TR_GROUP_DEBUGREDUCTION2)
  || (group_id == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN)
  || (group_id == PORT_TR_1TO1_GROUP_PWM0_TO_PASS)
  || (group_id == PORT_TR_1TO1_GROUP_PASS_TO_DW0)
  || (group_id == PORT_TR_1TO1_GROUP_PASS_TO_PWM)
  || (group_id == PORT_TR_1TO1_GROUP_CAN0_DW_TR)
  || (group_id == PORT_TR_1TO1_GROUP_CAN1_DW_TR)
  || (group_id == PORT_TR_1TO1_GROUP_CAN0_DW_ACK)
  || (group_id == PORT_TR_1TO1_GROUP_CAN1_DW_ACK)
  || (group_id == PORT_TR_1TO1_GROUP_SCB_DW_TR)
  || (group_id == PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR)
  || (group_id == PORT_TR_1TO1_GROUP_CXPI_DW_TR)
    )
  {
    result = (boolean)PORT_TRUE;
  }
  else
  {
    result = (boolean)PORT_FALSE;
  }
  
  return result;
}

/*------------- Check the presence of trigger manipulation logic ------------*/
/** \brief Port_Der_IsTriggerManipulationLogic() check trigger manipulation logic
 **
 ** This function checks the presence of trigger manipulation logic.
 **
 ** \param[in]  group_id        Trigger group ID number
 ** \param[in]  inv_flg         Trigger Invert Flag
 ** \param[in]  sensitive_type  Trigger Sensitive Type
 ** \return result of check. PORT_TRUE : OK / PORT_FALSE : NG
 ** */
FUNC(boolean,PORT_CODE) Port_Der_IsTriggerManipulationLogic
(
    Port_TriggerGroupIdType     group_id,
    boolean                     inv_flg,
    Port_TriggerSensitiveType   sensitive_type
)
{
  boolean result = (boolean)PORT_FALSE;
  
  /* Check whether parameter group_id has trigger manipulation logic */
 if ((group_id == PORT_TR_GROUP_PDMA0_TR_0)
  || (group_id == PORT_TR_GROUP_PDMA1_TR)
  || (group_id == PORT_TR_GROUP_MDMA)
  || (group_id == PORT_TR_GROUP_PDMA0_TR_1)
  || (group_id == PORT_TR_GROUP_TCPWM_OUT)
  || (group_id == PORT_TR_GROUP_TCPWM_IN)
  || (group_id == PORT_TR_GROUP_PASS)
  || (group_id == PORT_TR_GROUP_CANTT)
  || (group_id == PORT_TR_GROUP_DEBUGMAIN)
  || (group_id == PORT_TR_1TO1_GROUP_TCPWM_TO_LIN)
  || (group_id == PORT_TR_1TO1_GROUP_PWM0_TO_PASS)
  || (group_id == PORT_TR_1TO1_GROUP_PASS_TO_DW0)
  || (group_id == PORT_TR_1TO1_GROUP_PASS_TO_PWM)
  || (group_id == PORT_TR_1TO1_GROUP_CAN0_DW_TR)
  || (group_id == PORT_TR_1TO1_GROUP_CAN1_DW_TR)
  || (group_id == PORT_TR_1TO1_GROUP_CAN0_DW_ACK)
  || (group_id == PORT_TR_1TO1_GROUP_CAN1_DW_ACK)
  || (group_id == PORT_TR_1TO1_GROUP_SCB_DW_TR)
  || (group_id == PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR)
  || (group_id == PORT_TR_1TO1_GROUP_CXPI_DW_TR)
    )
  {
    result = (boolean)PORT_TRUE;
  }
  else
  {
    /* Check whether parameters are register default value */
    if(inv_flg == FALSE)
    {
      if(sensitive_type == PORT_TR_SENSITIVE_LEVEL)
      {
        result = (boolean)PORT_TRUE;
      }
    }
  }
  
  return result;
}


#define PORT_STOP_SEC_CODE_ASIL_B
/* Deviation from MISRA-C:2004 rule 19.1, MISRA-C:2012 Rule-20.1
   Justification: In AUTOSAR specification, it is a necessary process. */
/* PRQA S 5087 1 */
#include <Port_MemMap.h>

/*==================[internal function definitions]==========================*/

/*==================[end of file]============================================*/
