-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Linear_layer_ds2_Pipeline_l_j39 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    max_W3_load : IN STD_LOGIC_VECTOR (31 downto 0);
    max_W3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    max_W3_ce0 : OUT STD_LOGIC;
    max_W3_we0 : OUT STD_LOGIC;
    max_W3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    zext_ln830 : IN STD_LOGIC_VECTOR (9 downto 0);
    sub_ln832 : IN STD_LOGIC_VECTOR (21 downto 0);
    v563_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    v563_ce0 : OUT STD_LOGIC;
    v563_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_643_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_643_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_643_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_643_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_643_p_ce : OUT STD_LOGIC;
    grp_fu_647_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_647_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_647_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_647_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_647_p_ce : OUT STD_LOGIC;
    grp_fu_651_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_651_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_651_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_651_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_651_p_ce : OUT STD_LOGIC );
end;


architecture behav of Bert_layer_Linear_layer_ds2_Pipeline_l_j39 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_C00 : STD_LOGIC_VECTOR (11 downto 0) := "110000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal icmp_ln831_reg_357 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal max_W3_addr_reg_352 : STD_LOGIC_VECTOR (9 downto 0);
    signal max_W3_addr_reg_352_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln831_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln831_fu_150_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln831_reg_361 : STD_LOGIC_VECTOR (11 downto 0);
    signal ifzero5_fu_171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero5_reg_371 : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero5_reg_371_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal v563_load_reg_375 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln833_fu_191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_reg_381 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_1_fu_197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_1_reg_386 : STD_LOGIC_VECTOR (0 downto 0);
    signal v506_load_reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal v504_fu_208_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v504_reg_401 : STD_LOGIC_VECTOR (31 downto 0);
    signal v512_fu_218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v512_reg_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln846_2_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln846_2_reg_414 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln833_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln833_reg_419 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_424 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln847_fu_298_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln847_reg_429 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln838_fu_316_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln838_reg_434 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln830_cast_fu_126_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln832_1_fu_166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal v506_fu_62 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln833_fu_326_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal j39_fu_66 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_j39_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln832_fu_156_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln832_fu_160_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_20_fu_177_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln833_fu_187_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal xor_ln845_fu_213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_223_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln846_fu_247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_250_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln846_fu_260_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln846_1_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln846_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln846_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln846_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln846_1_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v513_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln837_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v508_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Bert_layer_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Bert_layer_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    j39_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                j39_fu_66 <= ap_const_lv12_0;
            elsif (((icmp_ln831_reg_357 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                j39_fu_66 <= add_ln831_reg_361;
            end if; 
        end if;
    end process;

    v506_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                v506_fu_62 <= max_W3_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                v506_fu_62 <= select_ln833_fu_326_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln831_reg_361 <= add_ln831_fu_150_p2;
                icmp_ln831_reg_357 <= icmp_ln831_fu_144_p2;
                ifzero5_reg_371_pp0_iter1_reg <= ifzero5_reg_371;
                max_W3_addr_reg_352 <= zext_ln830_cast_fu_126_p1(10 - 1 downto 0);
                max_W3_addr_reg_352_pp0_iter1_reg <= max_W3_addr_reg_352;
                or_ln833_reg_419 <= or_ln833_fu_243_p2;
                select_ln838_reg_434 <= select_ln838_fu_316_p3;
                select_ln847_reg_429 <= select_ln847_fu_298_p3;
                tmp_21_reg_424 <= grp_fu_643_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln831_reg_357 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln833_1_reg_386 <= icmp_ln833_1_fu_197_p2;
                icmp_ln833_reg_381 <= icmp_ln833_fu_191_p2;
                v563_load_reg_375 <= v563_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln831_reg_357 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                icmp_ln846_2_reg_414 <= icmp_ln846_2_fu_233_p2;
                v504_reg_401 <= v504_fu_208_p1;
                v506_load_reg_392 <= v506_fu_62;
                v512_reg_408 <= v512_fu_218_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln831_fu_144_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ifzero5_reg_371 <= ifzero5_fu_171_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln831_fu_150_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j39_1) + unsigned(ap_const_lv12_1));
    add_ln832_fu_160_p2 <= std_logic_vector(unsigned(sub_ln832) + unsigned(zext_ln832_fu_156_p1));
    and_ln833_fu_322_p2 <= (tmp_21_reg_424 and or_ln833_reg_419);
    and_ln837_fu_304_p2 <= (or_ln846_fu_276_p2 and grp_fu_651_p_dout0);
    and_ln846_fu_286_p2 <= (or_ln846_fu_276_p2 and grp_fu_647_p_dout0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, icmp_ln831_reg_357)
    begin
        if (((icmp_ln831_reg_357 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j39_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j39_fu_66)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j39_1 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_j39_1 <= j39_fu_66;
        end if; 
    end process;

    bitcast_ln846_fu_247_p1 <= v506_load_reg_392;
    grp_fu_643_p_ce <= ap_const_logic_1;
    grp_fu_643_p_din0 <= v504_fu_208_p1;
    grp_fu_643_p_din1 <= ap_const_lv32_0;
    grp_fu_643_p_opcode <= ap_const_lv5_3;
    grp_fu_647_p_ce <= ap_const_logic_1;
    grp_fu_647_p_din0 <= v506_fu_62;
    grp_fu_647_p_din1 <= v512_fu_218_p1;
    grp_fu_647_p_opcode <= ap_const_lv5_4;
    grp_fu_651_p_ce <= ap_const_logic_1;
    grp_fu_651_p_din0 <= v506_fu_62;
    grp_fu_651_p_din1 <= v504_fu_208_p1;
    grp_fu_651_p_opcode <= ap_const_lv5_4;
    icmp_ln831_fu_144_p2 <= "1" when (ap_sig_allocacmp_j39_1 = ap_const_lv12_C00) else "0";
    icmp_ln833_1_fu_197_p2 <= "1" when (trunc_ln833_fu_187_p1 = ap_const_lv23_0) else "0";
    icmp_ln833_fu_191_p2 <= "0" when (tmp_20_fu_177_p4 = ap_const_lv8_FF) else "1";
    icmp_ln846_1_fu_270_p2 <= "1" when (trunc_ln846_fu_260_p1 = ap_const_lv23_0) else "0";
    icmp_ln846_2_fu_233_p2 <= "0" when (tmp_23_fu_223_p4 = ap_const_lv8_FF) else "1";
    icmp_ln846_fu_264_p2 <= "0" when (tmp_22_fu_250_p4 = ap_const_lv8_FF) else "1";
    ifzero5_fu_171_p2 <= "1" when (add_ln831_fu_150_p2 = ap_const_lv12_C00) else "0";
    max_W3_address0 <= max_W3_addr_reg_352_pp0_iter1_reg;

    max_W3_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            max_W3_ce0 <= ap_const_logic_1;
        else 
            max_W3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_W3_d0 <= 
        select_ln838_reg_434 when (and_ln833_fu_322_p2(0) = '1') else 
        select_ln847_reg_429;

    max_W3_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ifzero5_reg_371_pp0_iter1_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ifzero5_reg_371_pp0_iter1_reg = ap_const_lv1_1))) then 
            max_W3_we0 <= ap_const_logic_1;
        else 
            max_W3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln833_fu_243_p2 <= (icmp_ln833_reg_381 or icmp_ln833_1_reg_386);
    or_ln846_1_fu_282_p2 <= (icmp_ln846_2_reg_414 or icmp_ln833_1_reg_386);
    or_ln846_fu_276_p2 <= (icmp_ln846_fu_264_p2 or icmp_ln846_1_fu_270_p2);
    select_ln833_fu_326_p3 <= 
        select_ln838_reg_434 when (and_ln833_fu_322_p2(0) = '1') else 
        select_ln847_reg_429;
    select_ln838_fu_316_p3 <= 
        v504_reg_401 when (v508_fu_310_p2(0) = '1') else 
        v506_load_reg_392;
    select_ln847_fu_298_p3 <= 
        v512_reg_408 when (v513_fu_292_p2(0) = '1') else 
        v506_load_reg_392;
    tmp_20_fu_177_p4 <= v563_q0(30 downto 23);
    tmp_22_fu_250_p4 <= bitcast_ln846_fu_247_p1(30 downto 23);
    tmp_23_fu_223_p4 <= xor_ln845_fu_213_p2(30 downto 23);
    trunc_ln833_fu_187_p1 <= v563_q0(23 - 1 downto 0);
    trunc_ln846_fu_260_p1 <= bitcast_ln846_fu_247_p1(23 - 1 downto 0);
    v504_fu_208_p1 <= v563_load_reg_375;
    v508_fu_310_p2 <= (or_ln833_fu_243_p2 and and_ln837_fu_304_p2);
    v512_fu_218_p1 <= xor_ln845_fu_213_p2;
    v513_fu_292_p2 <= (or_ln846_1_fu_282_p2 and and_ln846_fu_286_p2);
    v563_address0 <= zext_ln832_1_fu_166_p1(22 - 1 downto 0);

    v563_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            v563_ce0 <= ap_const_logic_1;
        else 
            v563_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln845_fu_213_p2 <= (v563_load_reg_375 xor ap_const_lv32_80000000);
    zext_ln830_cast_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln830),64));
    zext_ln832_1_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln832_fu_160_p2),64));
    zext_ln832_fu_156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j39_1),22));
end behav;
