Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct  2 16:22:27 2023
| Host         : CAD41 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab1_top_timing_summary_routed.rpt -pb lab1_top_timing_summary_routed.pb -rpx lab1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.393        0.000                      0                  103        0.056        0.000                      0                  103        3.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.393        0.000                      0                  103        0.056        0.000                      0                  103        3.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.901ns (44.448%)  route 2.376ns (55.552%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  mdebouncer2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.957    mdebouncer2/count_reg[8]_i_1__0_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.071 r  mdebouncer2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.071    mdebouncer2/count_reg[12]_i_1__0_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  mdebouncer2/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.185    mdebouncer2/count_reg[16]_i_1__0_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.408 r  mdebouncer2/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.408    mdebouncer2/count_reg[20]_i_1__0_n_7
    SLICE_X110Y99        FDRE                                         r  mdebouncer2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.687    13.451    mdebouncer2/CLK
    SLICE_X110Y99        FDRE                                         r  mdebouncer2/count_reg[20]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y99        FDRE (Setup_fdre_C_D)        0.062    13.801    mdebouncer2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.898ns (44.409%)  route 2.376ns (55.591%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  mdebouncer2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.957    mdebouncer2/count_reg[8]_i_1__0_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.071 r  mdebouncer2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.071    mdebouncer2/count_reg[12]_i_1__0_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.405 r  mdebouncer2/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.405    mdebouncer2/count_reg[16]_i_1__0_n_6
    SLICE_X110Y98        FDRE                                         r  mdebouncer2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.687    13.451    mdebouncer2/CLK
    SLICE_X110Y98        FDRE                                         r  mdebouncer2/count_reg[17]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y98        FDRE (Setup_fdre_C_D)        0.062    13.801    mdebouncer2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.877ns (44.135%)  route 2.376ns (55.865%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  mdebouncer2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.957    mdebouncer2/count_reg[8]_i_1__0_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.071 r  mdebouncer2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.071    mdebouncer2/count_reg[12]_i_1__0_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.384 r  mdebouncer2/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.384    mdebouncer2/count_reg[16]_i_1__0_n_4
    SLICE_X110Y98        FDRE                                         r  mdebouncer2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.687    13.451    mdebouncer2/CLK
    SLICE_X110Y98        FDRE                                         r  mdebouncer2/count_reg[19]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y98        FDRE (Setup_fdre_C_D)        0.062    13.801    mdebouncer2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.803ns (43.146%)  route 2.376ns (56.854%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  mdebouncer2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.957    mdebouncer2/count_reg[8]_i_1__0_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.071 r  mdebouncer2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.071    mdebouncer2/count_reg[12]_i_1__0_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.310 r  mdebouncer2/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.310    mdebouncer2/count_reg[16]_i_1__0_n_5
    SLICE_X110Y98        FDRE                                         r  mdebouncer2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.687    13.451    mdebouncer2/CLK
    SLICE_X110Y98        FDRE                                         r  mdebouncer2/count_reg[18]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y98        FDRE (Setup_fdre_C_D)        0.062    13.801    mdebouncer2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.787ns (42.927%)  route 2.376ns (57.073%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  mdebouncer2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.957    mdebouncer2/count_reg[8]_i_1__0_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.071 r  mdebouncer2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.071    mdebouncer2/count_reg[12]_i_1__0_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.294 r  mdebouncer2/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.294    mdebouncer2/count_reg[16]_i_1__0_n_7
    SLICE_X110Y98        FDRE                                         r  mdebouncer2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.687    13.451    mdebouncer2/CLK
    SLICE_X110Y98        FDRE                                         r  mdebouncer2/count_reg[16]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y98        FDRE (Setup_fdre_C_D)        0.062    13.801    mdebouncer2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.784ns (42.886%)  route 2.376ns (57.114%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  mdebouncer2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.957    mdebouncer2/count_reg[8]_i_1__0_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.291 r  mdebouncer2/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.291    mdebouncer2/count_reg[12]_i_1__0_n_6
    SLICE_X110Y97        FDRE                                         r  mdebouncer2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.687    13.451    mdebouncer2/CLK
    SLICE_X110Y97        FDRE                                         r  mdebouncer2/count_reg[13]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)        0.062    13.801    mdebouncer2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.763ns (42.596%)  route 2.376ns (57.404%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  mdebouncer2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.957    mdebouncer2/count_reg[8]_i_1__0_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.270 r  mdebouncer2/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.270    mdebouncer2/count_reg[12]_i_1__0_n_4
    SLICE_X110Y97        FDRE                                         r  mdebouncer2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.687    13.451    mdebouncer2/CLK
    SLICE_X110Y97        FDRE                                         r  mdebouncer2/count_reg[15]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)        0.062    13.801    mdebouncer2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.689ns (41.551%)  route 2.376ns (58.449%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  mdebouncer2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.957    mdebouncer2/count_reg[8]_i_1__0_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.196 r  mdebouncer2/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.196    mdebouncer2/count_reg[12]_i_1__0_n_5
    SLICE_X110Y97        FDRE                                         r  mdebouncer2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.687    13.451    mdebouncer2/CLK
    SLICE_X110Y97        FDRE                                         r  mdebouncer2/count_reg[14]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)        0.062    13.801    mdebouncer2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.673ns (41.320%)  route 2.376ns (58.680%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  mdebouncer2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.957    mdebouncer2/count_reg[8]_i_1__0_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.180 r  mdebouncer2/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.180    mdebouncer2/count_reg[12]_i_1__0_n_7
    SLICE_X110Y97        FDRE                                         r  mdebouncer2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.687    13.451    mdebouncer2/CLK
    SLICE_X110Y97        FDRE                                         r  mdebouncer2/count_reg[12]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)        0.062    13.801    mdebouncer2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 mdebouncer2/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer2/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.670ns (41.277%)  route 2.376ns (58.723%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057     6.131    mdebouncer2/CLK
    SLICE_X112Y103       FDCE                                         r  mdebouncer2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  mdebouncer2/button_ff2_reg/Q
                         net (fo=43, routed)          1.899     8.548    mdebouncer2/button_ff2
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.124     8.672 r  mdebouncer2/count[0]_i_8__0/O
                         net (fo=1, routed)           0.477     9.149    mdebouncer2/count[0]_i_8__0_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.729 r  mdebouncer2/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    mdebouncer2/count_reg[0]_i_2__0_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  mdebouncer2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    mdebouncer2/count_reg[4]_i_1__0_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.177 r  mdebouncer2/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.177    mdebouncer2/count_reg[8]_i_1__0_n_6
    SLICE_X110Y96        FDRE                                         r  mdebouncer2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.686    13.450    mdebouncer2/CLK
    SLICE_X110Y96        FDRE                                         r  mdebouncer2/count_reg[9]/C
                         clock pessimism              0.323    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)        0.062    13.800    mdebouncer2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  3.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mdebouncer1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.371ns (68.332%)  route 0.172ns (31.668%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.723    mdebouncer1/CLK
    SLICE_X112Y99        FDRE                                         r  mdebouncer1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  mdebouncer1/count_reg[15]/Q
                         net (fo=5, routed)           0.171     2.058    mdebouncer1/count_reg[15]
    SLICE_X112Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.103 r  mdebouncer1/count[12]_i_6/O
                         net (fo=1, routed)           0.000     2.103    mdebouncer1/count[12]_i_6_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.212 r  mdebouncer1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.213    mdebouncer1/count_reg[12]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.266 r  mdebouncer1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.266    mdebouncer1/count_reg[16]_i_1_n_7
    SLICE_X112Y100       FDRE                                         r  mdebouncer1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.995     2.337    mdebouncer1/CLK
    SLICE_X112Y100       FDRE                                         r  mdebouncer1/count_reg[16]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    mdebouncer1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mdebouncer1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.384ns (69.073%)  route 0.172ns (30.927%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.723    mdebouncer1/CLK
    SLICE_X112Y99        FDRE                                         r  mdebouncer1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  mdebouncer1/count_reg[15]/Q
                         net (fo=5, routed)           0.171     2.058    mdebouncer1/count_reg[15]
    SLICE_X112Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.103 r  mdebouncer1/count[12]_i_6/O
                         net (fo=1, routed)           0.000     2.103    mdebouncer1/count[12]_i_6_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.212 r  mdebouncer1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.213    mdebouncer1/count_reg[12]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.279 r  mdebouncer1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.279    mdebouncer1/count_reg[16]_i_1_n_5
    SLICE_X112Y100       FDRE                                         r  mdebouncer1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.995     2.337    mdebouncer1/CLK
    SLICE_X112Y100       FDRE                                         r  mdebouncer1/count_reg[18]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    mdebouncer1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mdebouncer1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.407ns (70.302%)  route 0.172ns (29.698%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.723    mdebouncer1/CLK
    SLICE_X112Y99        FDRE                                         r  mdebouncer1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  mdebouncer1/count_reg[15]/Q
                         net (fo=5, routed)           0.171     2.058    mdebouncer1/count_reg[15]
    SLICE_X112Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.103 r  mdebouncer1/count[12]_i_6/O
                         net (fo=1, routed)           0.000     2.103    mdebouncer1/count[12]_i_6_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.212 r  mdebouncer1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.213    mdebouncer1/count_reg[12]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.302 r  mdebouncer1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.302    mdebouncer1/count_reg[16]_i_1_n_6
    SLICE_X112Y100       FDRE                                         r  mdebouncer1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.995     2.337    mdebouncer1/CLK
    SLICE_X112Y100       FDRE                                         r  mdebouncer1/count_reg[17]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    mdebouncer1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mdebouncer1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.409ns (70.404%)  route 0.172ns (29.596%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.723    mdebouncer1/CLK
    SLICE_X112Y99        FDRE                                         r  mdebouncer1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  mdebouncer1/count_reg[15]/Q
                         net (fo=5, routed)           0.171     2.058    mdebouncer1/count_reg[15]
    SLICE_X112Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.103 r  mdebouncer1/count[12]_i_6/O
                         net (fo=1, routed)           0.000     2.103    mdebouncer1/count[12]_i_6_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.212 r  mdebouncer1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.213    mdebouncer1/count_reg[12]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.304 r  mdebouncer1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.304    mdebouncer1/count_reg[16]_i_1_n_4
    SLICE_X112Y100       FDRE                                         r  mdebouncer1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.995     2.337    mdebouncer1/CLK
    SLICE_X112Y100       FDRE                                         r  mdebouncer1/count_reg[19]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.210    mdebouncer1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mdebouncer1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.411ns (70.505%)  route 0.172ns (29.495%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.723    mdebouncer1/CLK
    SLICE_X112Y99        FDRE                                         r  mdebouncer1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  mdebouncer1/count_reg[15]/Q
                         net (fo=5, routed)           0.171     2.058    mdebouncer1/count_reg[15]
    SLICE_X112Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.103 r  mdebouncer1/count[12]_i_6/O
                         net (fo=1, routed)           0.000     2.103    mdebouncer1/count[12]_i_6_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.212 r  mdebouncer1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.213    mdebouncer1/count_reg[12]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.253 r  mdebouncer1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    mdebouncer1/count_reg[16]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.306 r  mdebouncer1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.306    mdebouncer1/count_reg[20]_i_1_n_7
    SLICE_X112Y101       FDRE                                         r  mdebouncer1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.995     2.337    mdebouncer1/CLK
    SLICE_X112Y101       FDRE                                         r  mdebouncer1/count_reg[20]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.210    mdebouncer1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mdebouncer1/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mdebouncer1/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.732%)  route 0.220ns (51.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.719     1.806    mdebouncer1/CLK
    SLICE_X112Y101       FDRE                                         r  mdebouncer1/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  mdebouncer1/count_reg[20]/Q
                         net (fo=3, routed)           0.220     2.189    mdebouncer1/count_reg[20]
    SLICE_X113Y99        LUT6 (Prop_lut6_I2_O)        0.045     2.234 r  mdebouncer1/button_db_i_1/O
                         net (fo=1, routed)           0.000     2.234    mdebouncer1/p_0_in
    SLICE_X113Y99        FDRE                                         r  mdebouncer1/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.909     2.251    mdebouncer1/CLK
    SLICE_X113Y99        FDRE                                         r  mdebouncer1/button_db_reg/C
                         clock pessimism             -0.261     1.990    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.091     2.081    mdebouncer1/button_db_reg
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mfsm/exit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mcounter/dec_p_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.905%)  route 0.111ns (44.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.719     1.806    mfsm/CLK
    SLICE_X111Y100       FDCE                                         r  mfsm/exit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  mfsm/exit_reg/Q
                         net (fo=2, routed)           0.111     2.058    mcounter/exit
    SLICE_X113Y100       FDRE                                         r  mcounter/dec_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.995     2.337    mcounter/CLK
    SLICE_X113Y100       FDRE                                         r  mcounter/dec_p_reg/C
                         clock pessimism             -0.516     1.822    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.070     1.892    mcounter/dec_p_reg
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mfsm/enter_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mcounter/inc_p_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.868%)  route 0.121ns (46.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.719     1.806    mfsm/CLK
    SLICE_X111Y100       FDCE                                         r  mfsm/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  mfsm/enter_reg/Q
                         net (fo=6, routed)           0.121     2.067    mcounter/enter
    SLICE_X113Y100       FDRE                                         r  mcounter/inc_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.995     2.337    mcounter/CLK
    SLICE_X113Y100       FDRE                                         r  mcounter/inc_p_reg/C
                         clock pessimism             -0.516     1.822    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.066     1.888    mcounter/inc_p_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mdebouncer2/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mfsm/state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.183ns (28.331%)  route 0.463ns (71.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.723    mdebouncer2/CLK
    SLICE_X111Y97        FDRE                                         r  mdebouncer2/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  mdebouncer2/button_db_reg/Q
                         net (fo=5, routed)           0.463     2.327    mfsm/filtered_b
    SLICE_X111Y100       LUT5 (Prop_lut5_I3_O)        0.042     2.369 r  mfsm/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.369    mfsm/state_reg[1]_i_1_n_0
    SLICE_X111Y100       FDCE                                         r  mfsm/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.995     2.337    mfsm/CLK
    SLICE_X111Y100       FDCE                                         r  mfsm/state_reg_reg[1]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.107     2.183    mfsm/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mfsm/state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mfsm/exit_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.719     1.806    mfsm/CLK
    SLICE_X111Y100       FDCE                                         r  mfsm/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.128     1.934 r  mfsm/state_reg_reg[2]/Q
                         net (fo=5, routed)           0.068     2.001    mfsm/state_reg[2]
    SLICE_X111Y100       LUT5 (Prop_lut5_I2_O)        0.099     2.100 r  mfsm/exit0/O
                         net (fo=1, routed)           0.000     2.100    mfsm/exit0__0
    SLICE_X111Y100       FDCE                                         r  mfsm/exit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.995     2.337    mfsm/CLK
    SLICE_X111Y100       FDCE                                         r  mfsm/exit_reg/C
                         clock pessimism             -0.532     1.806    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.092     1.898    mfsm/exit_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y100  mcounter/dec_p_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y100  mcounter/inc_p_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  mcounter/r_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  mcounter/r_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  mcounter/r_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  mcounter/r_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y99   mdebouncer1/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  mdebouncer1/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  mdebouncer1/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y99   mdebouncer1/button_db_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   mdebouncer1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   mdebouncer1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   mdebouncer1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   mdebouncer1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   mdebouncer1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   mdebouncer1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   mdebouncer1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   mdebouncer1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   mdebouncer1/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  mcounter/dec_p_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  mcounter/dec_p_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  mcounter/inc_p_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  mcounter/inc_p_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  mcounter/r_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  mcounter/r_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  mcounter/r_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  mcounter/r_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  mcounter/r_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  mcounter/r_cnt_reg[2]/C



