\hypertarget{struct_n_f_c___mem_map}{}\section{N\+F\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_n_f_c___mem_map}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_n_f_c___mem_map_a0bd869c5d25d0520013afef75893a61e}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}16128\mbox{]}\label{struct_n_f_c___mem_map_a0bd869c5d25d0520013afef75893a61e}

\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_a38a4f2f5e205a3efabe1b57a630df44a}{C\+M\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_a0445e1306dc6c5367e5fcbe28af5549d}{C\+M\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_aa3489d3c17a78186e56e52e2a6a13fd5}{C\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_a3f377c9911d9d67731bb4df00fdfd4ce}{R\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_a04979c6bc6304d65c8eb943a841f147a}{R\+P\+T}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_ac1117c3d35d9348dac417db834474995}{R\+A\+I}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_aa8cce6d11c86d6e15a8dcb5df513627e}{S\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_ac3b02492f50adbb1ec4c964536f627b6}{S\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_a32bec2bfd84ae10fe9ddaaab24ff5c22}{D\+M\+A1}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_a2298f2d3e420d2c1fce42acf53f21162}{D\+M\+A\+C\+F\+G}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_acb4d1261ff3c34b54bc5c14496f742ac}{S\+W\+A\+P}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_a8263ed8790e41b153858d933ec8c7fef}{S\+E\+C\+S\+Z}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_ae368f579cd01d726ce07b35082b929ac}{C\+F\+G}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_aa2667641c24abf862e7607182a7be1cb}{D\+M\+A2}
\item 
uint32\+\_\+t \hyperlink{struct_n_f_c___mem_map_ab881e0b3bb6ef5ea9a34096c0968cedb}{I\+S\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
N\+F\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_n_f_c___mem_map_aa3489d3c17a78186e56e52e2a6a13fd5}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!C\+A\+R@{C\+A\+R}}
\index{C\+A\+R@{C\+A\+R}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+C\+A\+R}\label{struct_n_f_c___mem_map_aa3489d3c17a78186e56e52e2a6a13fd5}
Column address, offset\+: 0x3\+F08 \hypertarget{struct_n_f_c___mem_map_ae368f579cd01d726ce07b35082b929ac}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!C\+F\+G@{C\+F\+G}}
\index{C\+F\+G@{C\+F\+G}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+C\+F\+G}\label{struct_n_f_c___mem_map_ae368f579cd01d726ce07b35082b929ac}
Flash configuration, offset\+: 0x3\+F30 \hypertarget{struct_n_f_c___mem_map_a38a4f2f5e205a3efabe1b57a630df44a}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!C\+M\+D1@{C\+M\+D1}}
\index{C\+M\+D1@{C\+M\+D1}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+C\+M\+D1}\label{struct_n_f_c___mem_map_a38a4f2f5e205a3efabe1b57a630df44a}
Flash command 1, offset\+: 0x3\+F00 \hypertarget{struct_n_f_c___mem_map_a0445e1306dc6c5367e5fcbe28af5549d}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!C\+M\+D2@{C\+M\+D2}}
\index{C\+M\+D2@{C\+M\+D2}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+C\+M\+D2}\label{struct_n_f_c___mem_map_a0445e1306dc6c5367e5fcbe28af5549d}
Flash command 2, offset\+: 0x3\+F04 \hypertarget{struct_n_f_c___mem_map_a32bec2bfd84ae10fe9ddaaab24ff5c22}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!D\+M\+A1@{D\+M\+A1}}
\index{D\+M\+A1@{D\+M\+A1}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D\+M\+A1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+D\+M\+A1}\label{struct_n_f_c___mem_map_a32bec2bfd84ae10fe9ddaaab24ff5c22}
D\+M\+A channel 1 address, offset\+: 0x3\+F20 \hypertarget{struct_n_f_c___mem_map_aa2667641c24abf862e7607182a7be1cb}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!D\+M\+A2@{D\+M\+A2}}
\index{D\+M\+A2@{D\+M\+A2}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D\+M\+A2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+D\+M\+A2}\label{struct_n_f_c___mem_map_aa2667641c24abf862e7607182a7be1cb}
D\+M\+A channel 2 address, offset\+: 0x3\+F34 \hypertarget{struct_n_f_c___mem_map_a2298f2d3e420d2c1fce42acf53f21162}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!D\+M\+A\+C\+F\+G@{D\+M\+A\+C\+F\+G}}
\index{D\+M\+A\+C\+F\+G@{D\+M\+A\+C\+F\+G}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D\+M\+A\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+D\+M\+A\+C\+F\+G}\label{struct_n_f_c___mem_map_a2298f2d3e420d2c1fce42acf53f21162}
D\+M\+A configuration, offset\+: 0x3\+F24 \hypertarget{struct_n_f_c___mem_map_ab881e0b3bb6ef5ea9a34096c0968cedb}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!I\+S\+R@{I\+S\+R}}
\index{I\+S\+R@{I\+S\+R}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+I\+S\+R}\label{struct_n_f_c___mem_map_ab881e0b3bb6ef5ea9a34096c0968cedb}
Interrupt status, offset\+: 0x3\+F38 \hypertarget{struct_n_f_c___mem_map_ac1117c3d35d9348dac417db834474995}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!R\+A\+I@{R\+A\+I}}
\index{R\+A\+I@{R\+A\+I}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R\+A\+I}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+R\+A\+I}\label{struct_n_f_c___mem_map_ac1117c3d35d9348dac417db834474995}
Row address increment, offset\+: 0x3\+F14 \hypertarget{struct_n_f_c___mem_map_a3f377c9911d9d67731bb4df00fdfd4ce}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!R\+A\+R@{R\+A\+R}}
\index{R\+A\+R@{R\+A\+R}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+R\+A\+R}\label{struct_n_f_c___mem_map_a3f377c9911d9d67731bb4df00fdfd4ce}
Row address, offset\+: 0x3\+F0\+C \hypertarget{struct_n_f_c___mem_map_a04979c6bc6304d65c8eb943a841f147a}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!R\+P\+T@{R\+P\+T}}
\index{R\+P\+T@{R\+P\+T}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R\+P\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+R\+P\+T}\label{struct_n_f_c___mem_map_a04979c6bc6304d65c8eb943a841f147a}
Flash command repeat, offset\+: 0x3\+F10 \hypertarget{struct_n_f_c___mem_map_a8263ed8790e41b153858d933ec8c7fef}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!S\+E\+C\+S\+Z@{S\+E\+C\+S\+Z}}
\index{S\+E\+C\+S\+Z@{S\+E\+C\+S\+Z}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+E\+C\+S\+Z}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+S\+E\+C\+S\+Z}\label{struct_n_f_c___mem_map_a8263ed8790e41b153858d933ec8c7fef}
Sector size, offset\+: 0x3\+F2\+C \hypertarget{struct_n_f_c___mem_map_aa8cce6d11c86d6e15a8dcb5df513627e}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!S\+R1@{S\+R1}}
\index{S\+R1@{S\+R1}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+S\+R1}\label{struct_n_f_c___mem_map_aa8cce6d11c86d6e15a8dcb5df513627e}
Flash status 1, offset\+: 0x3\+F18 \hypertarget{struct_n_f_c___mem_map_ac3b02492f50adbb1ec4c964536f627b6}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+S\+R2}\label{struct_n_f_c___mem_map_ac3b02492f50adbb1ec4c964536f627b6}
Flash status 2, offset\+: 0x3\+F1\+C \hypertarget{struct_n_f_c___mem_map_acb4d1261ff3c34b54bc5c14496f742ac}{}\index{N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}!S\+W\+A\+P@{S\+W\+A\+P}}
\index{S\+W\+A\+P@{S\+W\+A\+P}!N\+F\+C\+\_\+\+Mem\+Map@{N\+F\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+W\+A\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t N\+F\+C\+\_\+\+Mem\+Map\+::\+S\+W\+A\+P}\label{struct_n_f_c___mem_map_acb4d1261ff3c34b54bc5c14496f742ac}
Cach swap, offset\+: 0x3\+F28 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
