// Seed: 1639765452
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  tri1 id_4;
  assign id_4 = 1;
endmodule
module module_1;
  assign id_1 = 1'b0;
  tri0 id_2;
  assign id_2 = 1;
  module_0();
  wire id_3;
  wire id_4, id_5;
  wire id_6;
  final $display(1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_3 = #id_6 1;
  module_0();
  uwire id_7 = 1;
endmodule
