{"vcs1":{"timestamp_begin":1678912781.979586739, "rt":0.44, "ut":0.16, "st":0.11}}
{"vcselab":{"timestamp_begin":1678912782.490375812, "rt":0.42, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1678912782.970991231, "rt":0.22, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678912781.636150167}
{"VCS_COMP_START_TIME": 1678912781.636150167}
{"VCS_COMP_END_TIME": 1678912783.273971070}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338636}}
{"stitch_vcselab": {"peak_mem": 238956}}
