The following files were generated for 'control' in directory
D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * control.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * control.constraints/control.ucf
   * control.constraints/control.xdc
   * control.ngc
   * control.ucf
   * control.v
   * control.veo
   * control.xdc
   * control_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * control.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * control.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * control.gise
   * control.xise

Deliver Readme:
   Readme file for the IP.

   * control_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * control_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

