===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.0646 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2360 ( 17.3%)    0.2360 ( 22.2%)  FIR Parser
    0.8846 ( 64.8%)    0.5831 ( 54.8%)  'firrtl.circuit' Pipeline
    0.1153 (  8.4%)    0.0648 (  6.1%)    'firrtl.module' Pipeline
    0.1013 (  7.4%)    0.0567 (  5.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0139 (  1.0%)    0.0081 (  0.8%)      LowerCHIRRTLPass
    0.0108 (  0.8%)    0.0108 (  1.0%)    InferWidths
    0.0436 (  3.2%)    0.0436 (  4.1%)    InferResets
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0014 (  0.1%)    0.0014 (  0.1%)    PrefixModules
    0.0547 (  4.0%)    0.0547 (  5.1%)    LowerFIRRTLTypes
    0.5146 ( 37.7%)    0.2636 ( 24.8%)    'firrtl.module' Pipeline
    0.0733 (  5.4%)    0.0400 (  3.8%)      ExpandWhens
    0.0016 (  0.1%)    0.0009 (  0.1%)      RemoveResets
    0.4396 ( 32.2%)    0.2228 ( 20.9%)      Canonicalizer
    0.0166 (  1.2%)    0.0166 (  1.6%)    Inliner
    0.0265 (  1.9%)    0.0265 (  2.5%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0912 (  6.7%)    0.0912 (  8.6%)    'firrtl.module' Pipeline
    0.0912 (  6.7%)    0.0912 (  8.6%)      Canonicalizer
    0.0073 (  0.5%)    0.0073 (  0.7%)    CreateSiFiveMetadata
    0.0024 (  0.2%)    0.0024 (  0.2%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0762 (  5.6%)    0.0762 (  7.2%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1053 (  7.7%)    0.1053 (  9.9%)  'hw.module' Pipeline
    0.0129 (  0.9%)    0.0129 (  1.2%)    HWCleanup
    0.0246 (  1.8%)    0.0246 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0537 (  3.9%)    0.0537 (  5.0%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0133 (  1.0%)    0.0133 (  1.2%)    PrettifyVerilog
    0.0629 (  4.6%)    0.0629 (  5.9%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.3661 (100.0%)    1.0646 (100.0%)  Total

{
  totalTime: 1.081,
  maxMemory: 71962624
}
