// Seed: 3349395298
module module_0;
  wand id_1 = id_1;
  assign module_1.id_3 = 0;
  tri0 id_2 = id_2 | id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always assume (1) id_3 <= id_4;
  assign {0, 1, id_2, id_2} = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wor id_6,
    input wire id_7
);
  xor primCall (id_3, id_4, id_5, id_6, id_7);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
