  Lattice Mapping Report File for Design Module 'gonogo_upduino_vhd_impl_2'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Tue Sep 13 05:59:42 2022

Design Information
------------------

Command line:   map -i gonogo_upduino_vhd_impl_2_syn.udb -pdc C:/Users/duodi/Doc
     uments/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_
     upduino_vhd/impl_2/source/gonogo_upduino_vhd.pdc -o
     gonogo_upduino_vhd_impl_2_map.udb -mp gonogo_upduino_vhd_impl_2.mrp
     -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  61 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           156 out of  5280 (3%)
      Number of logic LUT4s:              96
      Number of ripple logic:             30 (60 LUT4s)
   Number of IO sites used:   34 out of 39 (87%)
      Number of IO sites used for general PIO: 32
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 32 out of 36 (89%)
      Number of IO sites used for OD+RGB IO buffers: 2 out of 3 (67%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 34 out of 39 (87%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 61 loads, 61 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  5
      Net n440: 12 loads, 12 SLICEs
      Net msecond_cntr_9__N_58: 11 loads, 11 SLICEs
      Net n438: 12 loads, 12 SLICEs
      Net second_cntr_5__N_65: 7 loads, 7 SLICEs
      Net tick_cntr_max: 11 loads, 11 SLICEs
   Number of LSRs:  2
      Net pb0_N_116: 43 loads, 43 SLICEs
      Net msecond_cntr_9__N_26: 18 loads, 18 SLICEs
   Top 10 highest fanout non-clock nets:
      Net pb0_N_116: 43 loads
      Net msecond_cntr_9__N_26: 18 loads
      Net pingonogo_c: 18 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net tick_cntr_max: 18 loads
      Net clr_N_126: 14 loads
      Net clr_N_151: 14 loads
      Net n438: 13 loads
      Net n440: 12 loads
      Net n475: 12 loads
      Net usecond_cntr_max: 12 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| pingonogo           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pinminute           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pinsecond           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pb0                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sel_go              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sel_nogo            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_enable          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[11]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[10]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[9]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[8]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[7]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[6]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[5]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[4]            | INPUT     |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[3]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[2]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[1]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_go[0]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[11]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[10]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[9]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[8]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[7]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[6]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[5]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[4]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[3]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[2]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[1]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sw_nogo[0]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledgonogo           | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledsecond           | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 58 MB









                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
