==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'sha1/sha1.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-501] Unrolling loop 'loop1' (sha1/sha1.c:82) in function 'SHA1ProcessMessageBlock' completely.
@I [XFORM-501] Unrolling loop 'loop2' (sha1/sha1.c:89) in function 'SHA1ProcessMessageBlock' completely.
@I [XFORM-501] Unrolling loop 'loop3' (sha1/sha1.c:99) in function 'SHA1ProcessMessageBlock' completely.
@I [XFORM-501] Unrolling loop 'loop4' (sha1/sha1.c:110) in function 'SHA1ProcessMessageBlock' completely.
@I [XFORM-501] Unrolling loop 'loop5' (sha1/sha1.c:119) in function 'SHA1ProcessMessageBlock' completely.
@I [XFORM-501] Unrolling loop 'loop6' (sha1/sha1.c:129) in function 'SHA1ProcessMessageBlock' completely.
@I [XFORM-11] Balancing expressions in function 'SHA1ProcessMessageBlock' (sha1/sha1.c:65)...750 expression(s) balanced.
@I [HLS-111] Elapsed time: 41.1962 seconds; current memory usage: 67.9 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'SHA1ProcessMessageBlock' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 10.9199 seconds; current memory usage: 72.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 5.46329 seconds; current memory usage: 79.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context_Intermediate_Hash' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context_Message_Block_Index' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context_Message_Block' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'SHA1ProcessMessageBlock' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'SHA1ProcessMessageBlock'.
@I [HLS-111] Elapsed time: 5.25005 seconds; current memory usage: 89 MB.
@I [RTMG-278] Implementing memory 'SHA1ProcessMessageBlock_W_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for SHA1ProcessMessageBlock.
@I [VHDL-304] Generating VHDL RTL for SHA1ProcessMessageBlock.
@I [VLOG-307] Generating Verilog RTL for SHA1ProcessMessageBlock.
@I [HLS-112] Total elapsed time: 85.451 seconds; peak memory usage: 89 MB.
