Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 18 23:13:48 2018
| Host         : LAPTOP-QC2AS776 running 64-bit major release  (build 9200)
| Command      : report_drc -file Reaction_Time_Averager_wrapper_drc_routed.rpt -pb Reaction_Time_Averager_wrapper_drc_routed.pb -rpx Reaction_Time_Averager_wrapper_drc_routed.rpx
| Design       : Reaction_Time_Averager_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 3          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net Reaction_Time_Averager_i/RTM_FSM_0/inst/r_NEXT_STATE_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin Reaction_Time_Averager_i/RTM_FSM_0/inst/r_NEXT_STATE_reg[1]_i_2/O, cell Reaction_Time_Averager_i/RTM_FSM_0/inst/r_NEXT_STATE_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net Reaction_Time_Averager_i/RTM_FSM_0/inst/r_Ready_reg[1]_i_1_n_0 is a gated clock net sourced by a combinational pin Reaction_Time_Averager_i/RTM_FSM_0/inst/r_Ready_reg[1]_i_1/O, cell Reaction_Time_Averager_i/RTM_FSM_0/inst/r_Ready_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net Reaction_Time_Averager_i/RTM_FSM_0/inst/r_SWEN_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Reaction_Time_Averager_i/RTM_FSM_0/inst/r_SWEN_reg_i_2/O, cell Reaction_Time_Averager_i/RTM_FSM_0/inst/r_SWEN_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


