Information: Scenario func1_bst either not exists or is inactive. report_qor will skip it. (UID-1059)
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 19:28:15 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            12.0000
  Critical Path Length:        7.5376
  Critical Path Slack:        -2.7125
  Critical Path Clk Period:    5.4000
  Total Negative Slack:      -16.4200
  No. of Violating Paths:     20.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        2.2864
  Critical Path Slack:         2.4874
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        4.2638
  Critical Path Slack:         0.3662
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            10.0000
  Critical Path Length:        5.5448
  Critical Path Slack:        -0.5304
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -2.6653
  No. of Violating Paths:     12.0000
  Worst Hold Violation:       -0.0211
  Total Hold Violation:       -0.0211
  No. of Hold Violations:      1.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        3.5576
  Critical Path Slack:         1.3124
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.7963
  Critical Path Slack:        -0.7963
  Critical Path Clk Period:       n/a
  Total Negative Slack:     -813.9333
  No. of Violating Paths:   4955.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6166
  Leaf Cell Count:              27229
  Buf/Inv Cell Count:            3051
  Buf Cell Count:                 540
  Inv Cell Count:                2511
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21825
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      55935.6799
  Noncombinational Area:   44253.4405
  Buf/Inv Area:             3647.3599
  Total Buffer Area:        1132.4800
  Total Inverter Area:      2514.8800
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :  19384504.0000
  Net YLength        :  17074246.0000
  -----------------------------------
  Cell Area:              100189.1204
  Design Area:            100189.1204
  Net Length        :   36458752.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         29716
  Nets With Violations:         16052
  Max Trans Violations:          1101
  Max Cap Violations:             167
  Max Net Length Violations:    15589
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             45.8450
  -----------------------------------------
  Overall Compile Time:             46.5919
  Overall Compile Wall Clock Time:  46.7600

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 2.7125  TNS: 833.0186  Number of Violating Paths: 4987
  Design  WNS: 2.7125  TNS: 833.0186  Number of Violating Paths: 4987


  Scenario: func1_wst  (Hold)  WNS: 0.0211  TNS: 0.0211  Number of Violating Paths: 1
  Design (Hold)  WNS: 0.0211  TNS: 0.0211  Number of Violating Paths: 1

  --------------------------------------------------------------------


1
