<stg><name>lzw_stream</name>


<trans_list>

<trans id="325" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="11" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_14, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s1, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s1, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %length_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %file_buffer, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %file_buffer, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %total_bytes, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_18, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %total_bytes, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14 %total_bytes_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %total_bytes

]]></Node>
<StgValue><ssdm name="total_bytes_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %file_buffer_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %file_buffer

]]></Node>
<StgValue><ssdm name="file_buffer_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %length_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %length_r

]]></Node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %s1_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %s1

]]></Node>
<StgValue><ssdm name="s1_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="33" op_0_bw="64">
<![CDATA[
:18 %hash_table = alloca i64 1

]]></Node>
<StgValue><ssdm name="hash_table"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
:19 %my_assoc_mem_upper_key_mem = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_upper_key_mem"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
:20 %my_assoc_mem_middle_key_mem = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_middle_key_mem"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
:21 %my_assoc_mem_lower_key_mem = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_lower_key_mem"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="64">
<![CDATA[
:22 %my_assoc_mem_value = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_value"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln269 = br void

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %i = phi i16 %add_ln269, void %.split6, i16 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %add_ln269 = add i16 %i, i16 1

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %icmp_ln269 = icmp_eq  i16 %i, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln269 = br i1 %icmp_ln269, void %.split6, void %_ZL16clear_hash_tablePm.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="16">
<![CDATA[
.split6:0 %i_cast = zext i16 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln269"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:2 %hash_table_addr = getelementptr i33 %hash_table, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="hash_table_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="33" op_1_bw="15">
<![CDATA[
.split6:3 %store_ln272 = store i33 0, i15 %hash_table_addr

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.split6:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
_ZL16clear_hash_tablePm.exit.i.i.preheader:0 %br_ln0 = br void %_ZL16clear_hash_tablePm.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZL16clear_hash_tablePm.exit.i.i:0 %i_1 = phi i10 %add_ln278, void %.split4, i10 0, void %_ZL16clear_hash_tablePm.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZL16clear_hash_tablePm.exit.i.i:1 %add_ln278 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln278"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL16clear_hash_tablePm.exit.i.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZL16clear_hash_tablePm.exit.i.i:3 %icmp_ln278 = icmp_eq  i10 %i_1, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZL16clear_hash_tablePm.exit.i.i:4 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL16clear_hash_tablePm.exit.i.i:5 %br_ln278 = br i1 %icmp_ln278, void %.split4, void %_ZL9clear_memPmP9assoc_mem.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
.split4:0 %i_1_cast = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln278"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %my_assoc_mem_upper_key_mem_addr = getelementptr i64 %my_assoc_mem_upper_key_mem, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="my_assoc_mem_upper_key_mem_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
.split4:3 %store_ln281 = store i64 0, i9 %my_assoc_mem_upper_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:4 %my_assoc_mem_middle_key_mem_addr = getelementptr i64 %my_assoc_mem_middle_key_mem, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="my_assoc_mem_middle_key_mem_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
.split4:5 %store_ln282 = store i64 0, i9 %my_assoc_mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:6 %my_assoc_mem_lower_key_mem_addr = getelementptr i64 %my_assoc_mem_lower_key_mem, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="my_assoc_mem_lower_key_mem_addr"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
.split4:7 %store_ln283 = store i64 0, i9 %my_assoc_mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.split4:8 %br_ln0 = br void %_ZL16clear_hash_tablePm.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i.preheader:0 %empty_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i.preheader:1 %my_assoc_mem_fill = alloca i32 1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_fill"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i.preheader:2 %my_assoc_mem_upper_key_mem_addr_1 = getelementptr i64 %my_assoc_mem_upper_key_mem, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="my_assoc_mem_upper_key_mem_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i.preheader:3 %store_ln0 = store i32 0, i32 %my_assoc_mem_fill

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i.preheader:4 %store_ln0 = store i32 0, i32 %empty_48

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i.preheader:5 %br_ln0 = br void %_ZL9clear_memPmP9assoc_mem.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i:0 %i_2 = phi i9 %i_3, void %_ZL6insertPmP9assoc_memjjPb.exit.i, i9 0, void %_ZL9clear_memPmP9assoc_mem.exit.i.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i:1 %i_3 = add i9 %i_2, i9 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i:3 %icmp_ln297 = icmp_eq  i9 %i_2, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i:4 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL9clear_memPmP9assoc_mem.exit.i:5 %br_ln297 = br i1 %icmp_ln297, void %.split2, void %_ZL8init_memPmP9assoc_mem.exit

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="9">
<![CDATA[
.split2:2 %trunc_ln301_1 = trunc i9 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln301_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="5" op_3_bw="1" op_4_bw="3" op_5_bw="1">
<![CDATA[
.split2:4 %or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i1.i3.i1, i1 %trunc_ln301_1, i5 0, i1 %trunc_ln301_1, i3 0, i1 %trunc_ln301_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="11">
<![CDATA[
.split2:5 %zext_ln16 = zext i11 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split2:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="1">
<![CDATA[
.split2:8 %zext_ln16_1 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:9 %add_ln16 = add i12 %zext_ln16_1, i12 %zext_ln16

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="22" op_0_bw="12">
<![CDATA[
.split2:10 %zext_ln17 = zext i12 %add_ln16

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
.split2:11 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %add_ln16, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split2:12 %add_ln17 = add i22 %shl_ln, i22 %zext_ln17

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:13 %lshr_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln17, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="16">
<![CDATA[
.split2:14 %zext_ln18 = zext i16 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split2:15 %xor_ln18 = xor i22 %zext_ln18, i22 %add_ln17

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="23" op_0_bw="22">
<![CDATA[
.split2:16 %zext_ln16_2 = zext i22 %xor_ln18

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split2:17 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="1">
<![CDATA[
.split2:18 %zext_ln16_3 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln16_3"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split2:19 %add_ln16_1 = add i23 %zext_ln16_3, i23 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="23">
<![CDATA[
.split2:20 %zext_ln17_1 = zext i23 %add_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="22" op_0_bw="23">
<![CDATA[
.split2:21 %trunc_ln17 = trunc i23 %add_ln16_1

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.split2:22 %shl_ln17_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln17, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln17_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="23">
<![CDATA[
.split2:23 %zext_ln17_2 = zext i23 %add_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="23">
<![CDATA[
.split2:24 %trunc_ln17_13 = trunc i23 %add_ln16_1

]]></Node>
<StgValue><ssdm name="trunc_ln17_13"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:25 %trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_13, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:26 %add_ln17_1 = add i32 %shl_ln17_1, i32 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:27 %lshr_ln18_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_1, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="26">
<![CDATA[
.split2:28 %zext_ln18_1 = zext i26 %lshr_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="23">
<![CDATA[
.split2:29 %trunc_ln18 = trunc i23 %add_ln16_1

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="23">
<![CDATA[
.split2:30 %trunc_ln18_2 = trunc i23 %add_ln16_1

]]></Node>
<StgValue><ssdm name="trunc_ln18_2"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:31 %trunc_ln18_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_2, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:32 %add_ln18 = add i26 %trunc_ln1, i26 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:33 %xor_ln18_1 = xor i32 %zext_ln18_1, i32 %add_ln17_1

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split2:34 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1">
<![CDATA[
.split2:35 %zext_ln16_4 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln16_4"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:36 %add_ln16_7 = add i15 %trunc_ln18_1, i15 %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln16_7"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:37 %trunc_ln16_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_1, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln16_4"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:38 %xor_ln16 = xor i26 %lshr_ln18_1, i26 %add_ln18

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="1">
<![CDATA[
.split2:39 %zext_ln16_5 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln16_5"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:40 %add_ln16_2 = add i32 %zext_ln16_4, i32 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="add_ln16_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:41 %shl_ln17 = shl i32 %add_ln16_2, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:42 %xor_ln17 = xor i15 %trunc_ln16_4, i15 %add_ln16_7

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="1">
<![CDATA[
.split2:43 %zext_ln17_3 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:44 %add_ln17_11 = add i26 %zext_ln16_5, i26 %xor_ln16

]]></Node>
<StgValue><ssdm name="add_ln17_11"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="32">
<![CDATA[
.split2:45 %trunc_ln17_14 = trunc i32 %add_ln16_2

]]></Node>
<StgValue><ssdm name="trunc_ln17_14"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:46 %trunc_ln17_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_14, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:47 %add_ln17_2 = add i32 %shl_ln17, i32 %add_ln16_2

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:48 %lshr_ln18_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_2, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18_2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:50 %add_ln18_1 = add i15 %zext_ln17_3, i15 %xor_ln17

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32">
<![CDATA[
.split2:51 %trunc_ln18_4 = trunc i32 %add_ln16_2

]]></Node>
<StgValue><ssdm name="trunc_ln18_4"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:52 %trunc_ln18_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_4, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:53 %add_ln18_2 = add i26 %trunc_ln17_1, i26 %add_ln17_11

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:57 %add_ln16_8 = add i15 %trunc_ln18_3, i15 %add_ln18_1

]]></Node>
<StgValue><ssdm name="add_ln16_8"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:58 %trunc_ln16_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_2, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln16_6"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:63 %xor_ln17_1 = xor i15 %trunc_ln16_6, i15 %add_ln16_8

]]></Node>
<StgValue><ssdm name="xor_ln17_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
_ZL6insertPmP9assoc_memjjPb.exit.i:0 %br_ln0 = br void %_ZL9clear_memPmP9assoc_mem.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="26">
<![CDATA[
.split2:49 %zext_ln18_2 = zext i26 %lshr_ln18_2

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:54 %xor_ln18_2 = xor i32 %zext_ln18_2, i32 %add_ln17_2

]]></Node>
<StgValue><ssdm name="xor_ln18_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split2:55 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1">
<![CDATA[
.split2:56 %zext_ln16_6 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln16_6"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:59 %xor_ln16_1 = xor i26 %lshr_ln18_2, i26 %add_ln18_2

]]></Node>
<StgValue><ssdm name="xor_ln16_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="1">
<![CDATA[
.split2:60 %zext_ln16_7 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln16_7"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:61 %add_ln16_3 = add i32 %zext_ln16_6, i32 %xor_ln18_2

]]></Node>
<StgValue><ssdm name="add_ln16_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:62 %shl_ln17_2 = shl i32 %add_ln16_3, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln17_2"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="1">
<![CDATA[
.split2:64 %zext_ln17_4 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:65 %add_ln17_12 = add i26 %zext_ln16_7, i26 %xor_ln16_1

]]></Node>
<StgValue><ssdm name="add_ln17_12"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="32">
<![CDATA[
.split2:66 %trunc_ln17_15 = trunc i32 %add_ln16_3

]]></Node>
<StgValue><ssdm name="trunc_ln17_15"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:67 %trunc_ln17_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_15, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_2"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:68 %add_ln17_3 = add i32 %shl_ln17_2, i32 %add_ln16_3

]]></Node>
<StgValue><ssdm name="add_ln17_3"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:69 %lshr_ln18_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_3, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18_3"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="26">
<![CDATA[
.split2:70 %zext_ln18_3 = zext i26 %lshr_ln18_3

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:71 %add_ln18_3 = add i15 %zext_ln17_4, i15 %xor_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32">
<![CDATA[
.split2:72 %trunc_ln18_6 = trunc i32 %add_ln16_3

]]></Node>
<StgValue><ssdm name="trunc_ln18_6"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:73 %trunc_ln18_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_6, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_5"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:74 %add_ln18_4 = add i26 %trunc_ln17_2, i26 %add_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:75 %xor_ln18_3 = xor i32 %zext_ln18_3, i32 %add_ln17_3

]]></Node>
<StgValue><ssdm name="xor_ln18_3"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split2:76 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1">
<![CDATA[
.split2:77 %zext_ln16_8 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln16_8"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:78 %add_ln16_9 = add i15 %trunc_ln18_5, i15 %add_ln18_3

]]></Node>
<StgValue><ssdm name="add_ln16_9"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:79 %trunc_ln16_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_3, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln16_8"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:80 %xor_ln16_2 = xor i26 %lshr_ln18_3, i26 %add_ln18_4

]]></Node>
<StgValue><ssdm name="xor_ln16_2"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="26" op_0_bw="1">
<![CDATA[
.split2:81 %zext_ln16_9 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln16_9"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:82 %add_ln16_4 = add i32 %zext_ln16_8, i32 %xor_ln18_3

]]></Node>
<StgValue><ssdm name="add_ln16_4"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:83 %shl_ln17_3 = shl i32 %add_ln16_4, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln17_3"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:84 %xor_ln17_2 = xor i15 %trunc_ln16_8, i15 %add_ln16_9

]]></Node>
<StgValue><ssdm name="xor_ln17_2"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="1">
<![CDATA[
.split2:85 %zext_ln17_5 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:86 %add_ln17_13 = add i26 %zext_ln16_9, i26 %xor_ln16_2

]]></Node>
<StgValue><ssdm name="add_ln17_13"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="32">
<![CDATA[
.split2:87 %trunc_ln17_16 = trunc i32 %add_ln16_4

]]></Node>
<StgValue><ssdm name="trunc_ln17_16"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:88 %trunc_ln17_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_16, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_3"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:89 %add_ln17_4 = add i32 %shl_ln17_3, i32 %add_ln16_4

]]></Node>
<StgValue><ssdm name="add_ln17_4"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:90 %lshr_ln18_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_4, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18_4"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="26">
<![CDATA[
.split2:91 %zext_ln18_4 = zext i26 %lshr_ln18_4

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:92 %add_ln18_5 = add i15 %zext_ln17_5, i15 %xor_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln18_5"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="32">
<![CDATA[
.split2:93 %trunc_ln18_8 = trunc i32 %add_ln16_4

]]></Node>
<StgValue><ssdm name="trunc_ln18_8"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:94 %trunc_ln18_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_8, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_7"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:95 %add_ln18_6 = add i26 %trunc_ln17_3, i26 %add_ln17_13

]]></Node>
<StgValue><ssdm name="add_ln18_6"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:96 %xor_ln18_4 = xor i32 %zext_ln18_4, i32 %add_ln17_4

]]></Node>
<StgValue><ssdm name="xor_ln18_4"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split2:97 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1">
<![CDATA[
.split2:98 %zext_ln16_10 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln16_10"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:99 %add_ln16_10 = add i15 %trunc_ln18_7, i15 %add_ln18_5

]]></Node>
<StgValue><ssdm name="add_ln16_10"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:100 %trunc_ln16_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_4, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln16_s"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:101 %xor_ln16_3 = xor i26 %lshr_ln18_4, i26 %add_ln18_6

]]></Node>
<StgValue><ssdm name="xor_ln16_3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="1">
<![CDATA[
.split2:102 %zext_ln16_11 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln16_11"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:103 %add_ln16_5 = add i32 %zext_ln16_10, i32 %xor_ln18_4

]]></Node>
<StgValue><ssdm name="add_ln16_5"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:104 %shl_ln17_4 = shl i32 %add_ln16_5, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln17_4"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:105 %xor_ln17_3 = xor i15 %trunc_ln16_s, i15 %add_ln16_10

]]></Node>
<StgValue><ssdm name="xor_ln17_3"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="1">
<![CDATA[
.split2:106 %zext_ln17_6 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln17_6"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:107 %add_ln17_14 = add i26 %zext_ln16_11, i26 %xor_ln16_3

]]></Node>
<StgValue><ssdm name="add_ln17_14"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="32">
<![CDATA[
.split2:108 %trunc_ln17_17 = trunc i32 %add_ln16_5

]]></Node>
<StgValue><ssdm name="trunc_ln17_17"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:109 %trunc_ln17_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_17, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_4"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:110 %add_ln17_5 = add i32 %shl_ln17_4, i32 %add_ln16_5

]]></Node>
<StgValue><ssdm name="add_ln17_5"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:111 %lshr_ln18_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_5, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18_5"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:113 %add_ln18_7 = add i15 %zext_ln17_6, i15 %xor_ln17_3

]]></Node>
<StgValue><ssdm name="add_ln18_7"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="32">
<![CDATA[
.split2:114 %trunc_ln18_11 = trunc i32 %add_ln16_5

]]></Node>
<StgValue><ssdm name="trunc_ln18_11"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:115 %trunc_ln18_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_11, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_9"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:116 %add_ln18_8 = add i26 %trunc_ln17_4, i26 %add_ln17_14

]]></Node>
<StgValue><ssdm name="add_ln18_8"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:120 %add_ln16_11 = add i15 %trunc_ln18_9, i15 %add_ln18_7

]]></Node>
<StgValue><ssdm name="add_ln16_11"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:121 %trunc_ln16_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_5, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln16_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="26">
<![CDATA[
.split2:112 %zext_ln18_5 = zext i26 %lshr_ln18_5

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:117 %xor_ln18_5 = xor i32 %zext_ln18_5, i32 %add_ln17_5

]]></Node>
<StgValue><ssdm name="xor_ln18_5"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split2:118 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1">
<![CDATA[
.split2:119 %zext_ln16_12 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln16_12"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:122 %xor_ln16_4 = xor i26 %lshr_ln18_5, i26 %add_ln18_8

]]></Node>
<StgValue><ssdm name="xor_ln16_4"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="26" op_0_bw="1">
<![CDATA[
.split2:123 %zext_ln16_13 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln16_13"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:124 %add_ln16_6 = add i32 %zext_ln16_12, i32 %xor_ln18_5

]]></Node>
<StgValue><ssdm name="add_ln16_6"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:125 %shl_ln17_5 = shl i32 %add_ln16_6, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln17_5"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:126 %xor_ln17_4 = xor i15 %trunc_ln16_1, i15 %add_ln16_11

]]></Node>
<StgValue><ssdm name="xor_ln17_4"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="1">
<![CDATA[
.split2:127 %zext_ln17_7 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln17_7"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:128 %add_ln17_15 = add i26 %zext_ln16_13, i26 %xor_ln16_4

]]></Node>
<StgValue><ssdm name="add_ln17_15"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="32">
<![CDATA[
.split2:129 %trunc_ln17_18 = trunc i32 %add_ln16_6

]]></Node>
<StgValue><ssdm name="trunc_ln17_18"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:130 %trunc_ln17_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_18, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_5"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:131 %add_ln17_6 = add i32 %shl_ln17_5, i32 %add_ln16_6

]]></Node>
<StgValue><ssdm name="add_ln17_6"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:132 %lshr_ln18_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_6, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18_6"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="26">
<![CDATA[
.split2:133 %zext_ln18_6 = zext i26 %lshr_ln18_6

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:134 %add_ln18_9 = add i15 %zext_ln17_7, i15 %xor_ln17_4

]]></Node>
<StgValue><ssdm name="add_ln18_9"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="32">
<![CDATA[
.split2:135 %trunc_ln18_13 = trunc i32 %add_ln16_6

]]></Node>
<StgValue><ssdm name="trunc_ln18_13"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:136 %trunc_ln18_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_13, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_s"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:137 %add_ln18_10 = add i26 %trunc_ln17_5, i26 %add_ln17_15

]]></Node>
<StgValue><ssdm name="add_ln18_10"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:138 %xor_ln18_6 = xor i32 %zext_ln18_6, i32 %add_ln17_6

]]></Node>
<StgValue><ssdm name="xor_ln18_6"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:139 %shl_ln17_6 = shl i32 %xor_ln18_6, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln17_6"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:140 %add_ln17_16 = add i15 %trunc_ln18_s, i15 %add_ln18_9

]]></Node>
<StgValue><ssdm name="add_ln17_16"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:141 %trunc_ln17_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_6, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln17_6"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:142 %xor_ln17_5 = xor i26 %lshr_ln18_6, i26 %add_ln18_10

]]></Node>
<StgValue><ssdm name="xor_ln17_5"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="32">
<![CDATA[
.split2:143 %trunc_ln17_19 = trunc i32 %xor_ln18_6

]]></Node>
<StgValue><ssdm name="trunc_ln17_19"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:144 %trunc_ln17_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_19, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_7"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:145 %add_ln17_7 = add i32 %shl_ln17_6, i32 %xor_ln18_6

]]></Node>
<StgValue><ssdm name="add_ln17_7"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:146 %lshr_ln18_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_7, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18_7"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="26">
<![CDATA[
.split2:147 %zext_ln18_7 = zext i26 %lshr_ln18_7

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:148 %xor_ln18_11 = xor i15 %trunc_ln17_6, i15 %add_ln17_16

]]></Node>
<StgValue><ssdm name="xor_ln18_11"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="32">
<![CDATA[
.split2:149 %trunc_ln18_15 = trunc i32 %xor_ln18_6

]]></Node>
<StgValue><ssdm name="trunc_ln18_15"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:150 %trunc_ln18_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_15, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_10"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:151 %add_ln18_11 = add i26 %trunc_ln17_7, i26 %xor_ln17_5

]]></Node>
<StgValue><ssdm name="add_ln18_11"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:152 %xor_ln18_7 = xor i32 %zext_ln18_7, i32 %add_ln17_7

]]></Node>
<StgValue><ssdm name="xor_ln18_7"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:153 %shl_ln17_7 = shl i32 %xor_ln18_7, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln17_7"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:154 %add_ln17_17 = add i15 %trunc_ln18_10, i15 %xor_ln18_11

]]></Node>
<StgValue><ssdm name="add_ln17_17"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:155 %trunc_ln17_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_7, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln17_8"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:156 %xor_ln17_6 = xor i26 %lshr_ln18_7, i26 %add_ln18_11

]]></Node>
<StgValue><ssdm name="xor_ln17_6"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="32">
<![CDATA[
.split2:157 %trunc_ln17_20 = trunc i32 %xor_ln18_7

]]></Node>
<StgValue><ssdm name="trunc_ln17_20"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:158 %trunc_ln17_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_20, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_9"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:159 %add_ln17_8 = add i32 %shl_ln17_7, i32 %xor_ln18_7

]]></Node>
<StgValue><ssdm name="add_ln17_8"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:160 %lshr_ln18_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_8, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18_8"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="26">
<![CDATA[
.split2:161 %zext_ln18_8 = zext i26 %lshr_ln18_8

]]></Node>
<StgValue><ssdm name="zext_ln18_8"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:162 %xor_ln18_12 = xor i15 %trunc_ln17_8, i15 %add_ln17_17

]]></Node>
<StgValue><ssdm name="xor_ln18_12"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="32">
<![CDATA[
.split2:163 %trunc_ln18_17 = trunc i32 %xor_ln18_7

]]></Node>
<StgValue><ssdm name="trunc_ln18_17"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:164 %trunc_ln18_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_17, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_12"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:165 %add_ln18_12 = add i26 %trunc_ln17_9, i26 %xor_ln17_6

]]></Node>
<StgValue><ssdm name="add_ln18_12"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:166 %xor_ln18_8 = xor i32 %zext_ln18_8, i32 %add_ln17_8

]]></Node>
<StgValue><ssdm name="xor_ln18_8"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:168 %add_ln17_18 = add i15 %trunc_ln18_12, i15 %xor_ln18_12

]]></Node>
<StgValue><ssdm name="add_ln17_18"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:169 %trunc_ln17_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_8, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln17_s"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:170 %xor_ln17_7 = xor i26 %lshr_ln18_8, i26 %add_ln18_12

]]></Node>
<StgValue><ssdm name="xor_ln17_7"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="32">
<![CDATA[
.split2:171 %trunc_ln17_21 = trunc i32 %xor_ln18_8

]]></Node>
<StgValue><ssdm name="trunc_ln17_21"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:172 %trunc_ln17_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_21, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_10"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:176 %xor_ln18_13 = xor i15 %trunc_ln17_s, i15 %add_ln17_18

]]></Node>
<StgValue><ssdm name="xor_ln18_13"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="32">
<![CDATA[
.split2:177 %trunc_ln18_21 = trunc i32 %xor_ln18_8

]]></Node>
<StgValue><ssdm name="trunc_ln18_21"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:178 %trunc_ln18_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_21, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_14"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:179 %add_ln18_13 = add i26 %trunc_ln17_10, i26 %xor_ln17_7

]]></Node>
<StgValue><ssdm name="add_ln18_13"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:182 %add_ln17_19 = add i15 %trunc_ln18_14, i15 %xor_ln18_13

]]></Node>
<StgValue><ssdm name="add_ln17_19"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:167 %shl_ln17_8 = shl i32 %xor_ln18_8, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln17_8"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:173 %add_ln17_9 = add i32 %shl_ln17_8, i32 %xor_ln18_8

]]></Node>
<StgValue><ssdm name="add_ln17_9"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:174 %lshr_ln18_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_9, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln18_9"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="26">
<![CDATA[
.split2:175 %zext_ln18_9 = zext i26 %lshr_ln18_9

]]></Node>
<StgValue><ssdm name="zext_ln18_9"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:180 %xor_ln18_9 = xor i32 %zext_ln18_9, i32 %add_ln17_9

]]></Node>
<StgValue><ssdm name="xor_ln18_9"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:181 %shl_ln17_9 = shl i32 %xor_ln18_9, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln17_9"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:183 %trunc_ln17_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_9, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln17_11"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:184 %xor_ln17_8 = xor i26 %lshr_ln18_9, i26 %add_ln18_13

]]></Node>
<StgValue><ssdm name="xor_ln17_8"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="32">
<![CDATA[
.split2:185 %trunc_ln17_22 = trunc i32 %xor_ln18_9

]]></Node>
<StgValue><ssdm name="trunc_ln17_22"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split2:186 %trunc_ln17_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_22, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_12"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:187 %add_ln17_10 = add i32 %shl_ln17_9, i32 %xor_ln18_9

]]></Node>
<StgValue><ssdm name="add_ln17_10"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:188 %xor_ln18_14 = xor i15 %trunc_ln17_11, i15 %add_ln17_19

]]></Node>
<StgValue><ssdm name="xor_ln18_14"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="32">
<![CDATA[
.split2:189 %trunc_ln18_22 = trunc i32 %xor_ln18_9

]]></Node>
<StgValue><ssdm name="trunc_ln18_22"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split2:190 %trunc_ln18_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_22, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_16"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:191 %add_ln18_14 = add i26 %trunc_ln17_12, i26 %xor_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln18_14"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:192 %trunc_ln18_18 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_10, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln18_18"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:193 %add_ln18_15 = add i15 %trunc_ln18_16, i15 %xor_ln18_14

]]></Node>
<StgValue><ssdm name="add_ln18_15"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:194 %trunc_ln18_19 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_10, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln18_19"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:195 %xor_ln18_10 = xor i26 %trunc_ln18_18, i26 %add_ln18_14

]]></Node>
<StgValue><ssdm name="xor_ln18_10"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:196 %shl_ln20 = shl i26 %xor_ln18_10, i26 3

]]></Node>
<StgValue><ssdm name="shl_ln20"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:197 %xor_ln20 = xor i15 %trunc_ln18_19, i15 %add_ln18_15

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="26">
<![CDATA[
.split2:198 %trunc_ln20 = trunc i26 %xor_ln18_10

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
.split2:199 %trunc_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln20, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split2:200 %hashed = add i26 %shl_ln20, i26 %xor_ln18_10

]]></Node>
<StgValue><ssdm name="hashed"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:201 %add_ln10 = add i15 %trunc_ln3, i15 %xor_ln20

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:202 %trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed, i32 11, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:203 %hashed_1 = xor i15 %trunc_ln4, i15 %add_ln10

]]></Node>
<StgValue><ssdm name="hashed_1"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="15">
<![CDATA[
.split2:204 %zext_ln60 = zext i15 %hashed_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:205 %hash_table_addr_1 = getelementptr i33 %hash_table, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="hash_table_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="33" op_0_bw="15">
<![CDATA[
.split2:206 %lookup = load i15 %hash_table_addr_1

]]></Node>
<StgValue><ssdm name="lookup"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln297 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln297"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="9">
<![CDATA[
.split2:1 %value = trunc i9 %i_2

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:3 %shl_ln301 = shl i9 %i_2, i9 8

]]></Node>
<StgValue><ssdm name="shl_ln301"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:6 %trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %i_2, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="33" op_0_bw="15">
<![CDATA[
.split2:206 %lookup = load i15 %hash_table_addr_1

]]></Node>
<StgValue><ssdm name="lookup"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split2:207 %valid = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup, i32 32

]]></Node>
<StgValue><ssdm name="valid"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:208 %br_ln63 = br i1 %valid, void %_ZL6insertPmP9assoc_memjjPb.exit.i.critedge, void %_ZL11hash_insertPmjjPb.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="33" op_0_bw="33" op_1_bw="5" op_2_bw="8" op_3_bw="4" op_4_bw="8" op_5_bw="8">
<![CDATA[
_ZL6insertPmP9assoc_memjjPb.exit.i.critedge:0 %or_ln1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i5.i8.i4.i8.i8, i5 16, i8 %value, i4 0, i8 %value, i8 0

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="33" op_1_bw="15" op_2_bw="0">
<![CDATA[
_ZL6insertPmP9assoc_memjjPb.exit.i.critedge:1 %store_ln70 = store i33 %or_ln1, i15 %hash_table_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
_ZL6insertPmP9assoc_memjjPb.exit.i.critedge:2 %br_ln0 = br void %_ZL6insertPmP9assoc_memjjPb.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZL11hash_insertPmjjPb.exit.i.i:0 %p_load = load i32 %empty_48

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="8">
<![CDATA[
_ZL11hash_insertPmjjPb.exit.i.i:1 %zext_ln79 = zext i8 %value

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZL11hash_insertPmjjPb.exit.i.i:2 %tmp_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %p_load, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZL11hash_insertPmjjPb.exit.i.i:3 %icmp_ln85 = icmp_eq  i26 %tmp_8, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11hash_insertPmjjPb.exit.i.i:4 %br_ln85 = br i1 %icmp_ln85, void %_ZL6insertPmP9assoc_memjjPb.exit.i, void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="9">
<![CDATA[
:2 %my_assoc_mem_upper_key_mem_load = load i9 %my_assoc_mem_upper_key_mem_addr_1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_upper_key_mem_load"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="7">
<![CDATA[
:5 %zext_ln88 = zext i7 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %mem_middle_key_mem_addr = getelementptr i64 %my_assoc_mem_middle_key_mem, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="mem_middle_key_mem_addr"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="9">
<![CDATA[
:7 %mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_middle_key_mem_load"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="9">
<![CDATA[
:10 %zext_ln89 = zext i9 %shl_ln301

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %mem_lower_key_mem_addr = getelementptr i64 %my_assoc_mem_lower_key_mem, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="mem_lower_key_mem_addr"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="9">
<![CDATA[
:12 %mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_lower_key_mem_load"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="32">
<![CDATA[
:15 %zext_ln90 = zext i32 %p_load

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %mem_value_addr = getelementptr i12 %my_assoc_mem_value, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="mem_value_addr"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
:17 %store_ln90 = store i12 %zext_ln79, i6 %mem_value_addr

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %add_ln91 = add i32 %p_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:19 %store_ln95 = store i32 %add_ln91, i32 %my_assoc_mem_fill

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:20 %store_ln95 = store i32 %add_ln91, i32 %empty_48

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="309" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %shl_ln87 = shl i32 1, i32 %p_load

]]></Node>
<StgValue><ssdm name="shl_ln87"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="32">
<![CDATA[
:1 %sext_ln87 = sext i32 %shl_ln87

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="9">
<![CDATA[
:2 %my_assoc_mem_upper_key_mem_load = load i9 %my_assoc_mem_upper_key_mem_addr_1

]]></Node>
<StgValue><ssdm name="my_assoc_mem_upper_key_mem_load"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %or_ln87 = or i64 %my_assoc_mem_upper_key_mem_load, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="or_ln87"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
:4 %store_ln87 = store i64 %or_ln87, i9 %my_assoc_mem_upper_key_mem_addr_1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="9">
<![CDATA[
:7 %mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_middle_key_mem_load"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %or_ln88 = or i64 %mem_middle_key_mem_load, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
:9 %store_ln88 = store i64 %or_ln88, i9 %mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="9">
<![CDATA[
:12 %mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_lower_key_mem_load"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %or_ln89 = or i64 %mem_lower_key_mem_load, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="or_ln89"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
:14 %store_ln89 = store i64 %or_ln89, i9 %mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
:21 %br_ln95 = br void %_ZL6insertPmP9assoc_memjjPb.exit.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZL8init_memPmP9assoc_mem.exit:0 %my_assoc_mem_fill_load = load i32 %my_assoc_mem_fill

]]></Node>
<StgValue><ssdm name="my_assoc_mem_fill_load"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="33" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="12" op_11_bw="32">
<![CDATA[
_ZL8init_memPmP9assoc_mem.exit:1 %call_ln326 = call void @hardware_encoder, i32 %gmem, i64 %s1_read, i32 %length_read, i64 %file_buffer_read, i64 %total_bytes_read, i33 %hash_table, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i32 %my_assoc_mem_fill_load

]]></Node>
<StgValue><ssdm name="call_ln326"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="323" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="33" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="12" op_11_bw="32">
<![CDATA[
_ZL8init_memPmP9assoc_mem.exit:1 %call_ln326 = call void @hardware_encoder, i32 %gmem, i64 %s1_read, i32 %length_read, i64 %file_buffer_read, i64 %total_bytes_read, i33 %hash_table, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i32 %my_assoc_mem_fill_load

]]></Node>
<StgValue><ssdm name="call_ln326"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0">
<![CDATA[
_ZL8init_memPmP9assoc_mem.exit:2 %ret_ln327 = ret

]]></Node>
<StgValue><ssdm name="ret_ln327"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
