{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636078419068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 21:13:38 2021 " "Processing started: Thu Nov  4 21:13:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636078419071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078419071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078419071 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1636078419267 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078419292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636078419430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636078419430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../src/ALU.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427847 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../src/ALU.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-dataflow " "Found design unit 1: ALU_Control-dataflow" {  } { { "../../src/ALU_Control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU_Control.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427849 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../../src/ALU_Control.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU_Control.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-structural " "Found design unit 1: Fetch-structural" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/Fetch.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427852 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/Fetch.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427855 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/RegFile32x32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/RegFile32x32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile32x32b-structural " "Found design unit 1: RegFile32x32b-structural" {  } { { "../../src/RegFile32x32b.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/RegFile32x32b.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427857 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile32x32b " "Found entity 1: RegFile32x32b" {  } { { "../../src/RegFile32x32b.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/RegFile32x32b.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/add_sub_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/add_sub_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_N-structural " "Found design unit 1: add_sub_N-structural" {  } { { "../../src/add_sub_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/add_sub_N.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427860 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_N " "Found entity 1: add_sub_N" {  } { { "../../src/add_sub_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/add_sub_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/and2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/and2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2t1_N-structural " "Found design unit 1: and2t1_N-structural" {  } { { "../../src/and2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/and2t1_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427862 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2t1_N " "Found entity 1: and2t1_N" {  } { { "../../src/and2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/and2t1_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427864 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-struct " "Found design unit 1: barrel_shifter-struct" {  } { { "../../src/barrel_shifter.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/barrel_shifter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427866 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../src/barrel_shifter.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/barrel_shifter.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-dataflow " "Found design unit 1: control_unit-dataflow" {  } { { "../../src/control_unit.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/control_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427869 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../src/control_unit.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/control_unit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/decoder5t32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427871 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/decoder5t32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427873 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add-structural " "Found design unit 1: full_add-structural" {  } { { "../../src/full_add.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427875 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "../../src/full_add.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add_N-structural " "Found design unit 1: full_add_N-structural" {  } { { "../../src/full_add_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add_N.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427877 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add_N " "Found entity 1: full_add_N" {  } { { "../../src/full_add_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/gp_register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/gp_register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_register_32-structural " "Found design unit 1: gp_register_32-structural" {  } { { "../../src/gp_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/gp_register_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427879 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_register_32 " "Found entity 1: gp_register_32" {  } { { "../../src/gp_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/gp_register_32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../src/invg.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427881 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../src/invg.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/invg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/invg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg_N-structural " "Found design unit 1: invg_N-structural" {  } { { "../../src/invg_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/invg_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427883 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg_N " "Found entity 1: invg_N" {  } { { "../../src/invg_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/invg_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427885 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structural " "Found design unit 1: mux2t1-structural" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427886 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427888 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux32t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux32t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_N-dataflow " "Found design unit 1: mux32t1_N-dataflow" {  } { { "../../src/mux32t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux32t1_N.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427891 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_N " "Found entity 1: mux32t1_N" {  } { { "../../src/mux32t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux32t1_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux4t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux4t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1_N-dataflow " "Found design unit 1: mux4t1_N-dataflow" {  } { { "../../src/mux4t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux4t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427892 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1_N " "Found entity 1: mux4t1_N" {  } { { "../../src/mux4t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux4t1_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux8t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux8t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8t1-dataflow " "Found design unit 1: mux8t1-dataflow" {  } { { "../../src/mux8t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux8t1_N.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427895 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8t1 " "Found entity 1: mux8t1" {  } { { "../../src/mux8t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux8t1_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/nor32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/nor32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor32t1-dataflow " "Found design unit 1: nor32t1-dataflow" {  } { { "../../src/nor32t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/nor32t1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427897 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor32t1 " "Found entity 1: nor32t1" {  } { { "../../src/nor32t1.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/nor32t1.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/or2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/or2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2t1_N-structural " "Found design unit 1: or2t1_N-structural" {  } { { "../../src/or2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/or2t1_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427899 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2t1_N " "Found entity 1: or2t1_N" {  } { { "../../src/or2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/or2t1_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427901 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/pc_register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/pc_register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_register_32-structural " "Found design unit 1: pc_register_32-structural" {  } { { "../../src/pc_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/pc_register_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427903 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_register_32 " "Found entity 1: pc_register_32" {  } { { "../../src/pc_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/pc_register_32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/register_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/register_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-structural " "Found design unit 1: register_N-structural" {  } { { "../../src/register_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/register_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427905 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "../../src/register_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/register_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/repl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/repl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 repl-dataflow " "Found design unit 1: repl-dataflow" {  } { { "../../src/repl.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/repl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427907 ""} { "Info" "ISGN_ENTITY_NAME" "1 repl " "Found entity 1: repl" {  } { { "../../src/repl.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/repl.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-structural " "Found design unit 1: sign_extend-structural" {  } { { "../../src/sign_extend.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sign_extend.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427909 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../../src/sign_extend.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sign_extend.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/slt_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/slt_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_N-dataflow " "Found design unit 1: slt_N-dataflow" {  } { { "../../src/slt_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/slt_N.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427911 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_N " "Found entity 1: slt_N" {  } { { "../../src/slt_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/slt_N.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sp_register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sp_register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sp_register_32-structural " "Found design unit 1: sp_register_32-structural" {  } { { "../../src/sp_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sp_register_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427913 ""} { "Info" "ISGN_ENTITY_NAME" "1 sp_register_32 " "Found entity 1: sp_register_32" {  } { { "../../src/sp_register_32.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sp_register_32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/xor2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/xor2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2t1_N-structural " "Found design unit 1: xor2t1_N-structural" {  } { { "../../src/xor2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/xor2t1_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427915 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2t1_N " "Found entity 1: xor2t1_N" {  } { { "../../src/xor2t1_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/xor2t1_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427918 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636078427918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078427918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636078428002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636078428004 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636078428004 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Carryout MIPS_Processor.vhd(107) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(107): object \"s_Carryout\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636078428005 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "undefined MIPS_Processor.vhd(167) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(167): used implicit default value for signal \"undefined\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636078428005 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../src/MIPS_Processor.vhd" "IMem" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ControlLogic0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ControlLogic0\"" {  } { { "../../src/MIPS_Processor.vhd" "ControlLogic0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "../../src/MIPS_Processor.vhd" "ALU0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428065 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_lui ALU.vhd(180) " "VHDL Signal Declaration warning at ALU.vhd(180): used explicit default value for signal \"s_lui\" because signal was never assigned a value" {  } { { "../../src/ALU.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 180 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636078428066 "|MIPS_Processor|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "undefined ALU.vhd(193) " "VHDL Signal Declaration warning at ALU.vhd(193): used explicit default value for signal \"undefined\" because signal was never assigned a value" {  } { { "../../src/ALU.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636078428066 "|MIPS_Processor|ALU:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU:ALU0\|ALU_Control:Control0 " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU:ALU0\|ALU_Control:Control0\"" {  } { { "../../src/ALU.vhd" "Control0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_N ALU:ALU0\|add_sub_N:AddSub0 " "Elaborating entity \"add_sub_N\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\"" {  } { { "../../src/ALU.vhd" "AddSub0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg_N ALU:ALU0\|add_sub_N:AddSub0\|invg_N:i1 " "Elaborating entity \"invg_N\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|invg_N:i1\"" {  } { { "../../src/add_sub_N.vhd" "i1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/add_sub_N.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg ALU:ALU0\|add_sub_N:AddSub0\|invg_N:i1\|invg:\\G_NBit_INVG:0:invg1 " "Elaborating entity \"invg\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|invg_N:i1\|invg:\\G_NBit_INVG:0:invg1\"" {  } { { "../../src/invg_N.vhd" "\\G_NBit_INVG:0:invg1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/invg_N.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:ALU0\|add_sub_N:AddSub0\|mux2t1_N:mux1 " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|mux2t1_N:mux1\"" {  } { { "../../src/add_sub_N.vhd" "mux1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/add_sub_N.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 ALU:ALU0\|add_sub_N:AddSub0\|mux2t1_N:mux1\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|mux2t1_N:mux1\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 ALU:ALU0\|add_sub_N:AddSub0\|mux2t1_N:mux1\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:a1 " "Elaborating entity \"andg2\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|mux2t1_N:mux1\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:a1\"" {  } { { "../../src/mux2t1.vhd" "a1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 ALU:ALU0\|add_sub_N:AddSub0\|mux2t1_N:mux1\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:o1 " "Elaborating entity \"org2\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|mux2t1_N:mux1\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:o1\"" {  } { { "../../src/mux2t1.vhd" "o1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mux2t1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add_N ALU:ALU0\|add_sub_N:AddSub0\|full_add_N:add1 " "Elaborating entity \"full_add_N\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|full_add_N:add1\"" {  } { { "../../src/add_sub_N.vhd" "add1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/add_sub_N.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add ALU:ALU0\|add_sub_N:AddSub0\|full_add_N:add1\|full_add:\\G_NBit_full_add:0:fa1 " "Elaborating entity \"full_add\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|full_add_N:add1\|full_add:\\G_NBit_full_add:0:fa1\"" {  } { { "../../src/full_add_N.vhd" "\\G_NBit_full_add:0:fa1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add_N.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 ALU:ALU0\|add_sub_N:AddSub0\|full_add_N:add1\|full_add:\\G_NBit_full_add:0:fa1\|xorg2:xor1 " "Elaborating entity \"xorg2\" for hierarchy \"ALU:ALU0\|add_sub_N:AddSub0\|full_add_N:add1\|full_add:\\G_NBit_full_add:0:fa1\|xorg2:xor1\"" {  } { { "../../src/full_add.vhd" "xor1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/full_add.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32t1 ALU:ALU0\|nor32t1:zeroNor0 " "Elaborating entity \"nor32t1\" for hierarchy \"ALU:ALU0\|nor32t1:zeroNor0\"" {  } { { "../../src/ALU.vhd" "zeroNor0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2t1_N ALU:ALU0\|and2t1_N:andUnit0 " "Elaborating entity \"and2t1_N\" for hierarchy \"ALU:ALU0\|and2t1_N:andUnit0\"" {  } { { "../../src/ALU.vhd" "andUnit0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2t1_N ALU:ALU0\|or2t1_N:OrUnit0 " "Elaborating entity \"or2t1_N\" for hierarchy \"ALU:ALU0\|or2t1_N:OrUnit0\"" {  } { { "../../src/ALU.vhd" "OrUnit0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2t1_N ALU:ALU0\|xor2t1_N:orAndNorUnit0 " "Elaborating entity \"xor2t1_N\" for hierarchy \"ALU:ALU0\|xor2t1_N:orAndNorUnit0\"" {  } { { "../../src/ALU.vhd" "orAndNorUnit0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:ALU0\|mux2t1_N:shiftMux1 " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:ALU0\|mux2t1_N:shiftMux1\"" {  } { { "../../src/ALU.vhd" "shiftMux1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter ALU:ALU0\|barrel_shifter:barrelShifter0 " "Elaborating entity \"barrel_shifter\" for hierarchy \"ALU:ALU0\|barrel_shifter:barrelShifter0\"" {  } { { "../../src/ALU.vhd" "barrelShifter0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078428564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repl ALU:ALU0\|repl:replicate0 " "Elaborating entity \"repl\" for hierarchy \"ALU:ALU0\|repl:replicate0\"" {  } { { "../../src/ALU.vhd" "replicate0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078429637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_N ALU:ALU0\|slt_N:slt0 " "Elaborating entity \"slt_N\" for hierarchy \"ALU:ALU0\|slt_N:slt0\"" {  } { { "../../src/ALU.vhd" "slt0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078429671 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero slt_N.vhd(29) " "VHDL Signal Declaration warning at slt_N.vhd(29): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "../../src/slt_N.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/slt_N.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636078429672 "|MIPS_Processor|ALU:ALU0|slt_N:slt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8t1 ALU:ALU0\|mux8t1:outMux0 " "Elaborating entity \"mux8t1\" for hierarchy \"ALU:ALU0\|mux8t1:outMux0\"" {  } { { "../../src/ALU.vhd" "outMux0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/ALU.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078429682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:regDestMux0 " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:regDestMux0\"" {  } { { "../../src/MIPS_Processor.vhd" "regDestMux0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078429707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile32x32b RegFile32x32b:RegFile0 " "Elaborating entity \"RegFile32x32b\" for hierarchy \"RegFile32x32b:RegFile0\"" {  } { { "../../src/MIPS_Processor.vhd" "RegFile0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078429720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 RegFile32x32b:RegFile0\|decoder5t32:dec1 " "Elaborating entity \"decoder5t32\" for hierarchy \"RegFile32x32b:RegFile0\|decoder5t32:dec1\"" {  } { { "../../src/RegFile32x32b.vhd" "dec1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/RegFile32x32b.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078429802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N RegFile32x32b:RegFile0\|register_N:reg0 " "Elaborating entity \"register_N\" for hierarchy \"RegFile32x32b:RegFile0\|register_N:reg0\"" {  } { { "../../src/RegFile32x32b.vhd" "reg0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/RegFile32x32b.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078429818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg RegFile32x32b:RegFile0\|register_N:reg0\|dffg:\\G_N_Register:0:r1 " "Elaborating entity \"dffg\" for hierarchy \"RegFile32x32b:RegFile0\|register_N:reg0\|dffg:\\G_N_Register:0:r1\"" {  } { { "../../src/register_N.vhd" "\\G_N_Register:0:r1" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/register_N.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078429834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gp_register_32 RegFile32x32b:RegFile0\|gp_register_32:reg28 " "Elaborating entity \"gp_register_32\" for hierarchy \"RegFile32x32b:RegFile0\|gp_register_32:reg28\"" {  } { { "../../src/RegFile32x32b.vhd" "reg28" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/RegFile32x32b.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078430289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_register_32 RegFile32x32b:RegFile0\|sp_register_32:reg29 " "Elaborating entity \"sp_register_32\" for hierarchy \"RegFile32x32b:RegFile0\|sp_register_32:reg29\"" {  } { { "../../src/RegFile32x32b.vhd" "reg29" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/RegFile32x32b.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078430409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1_N RegFile32x32b:RegFile0\|mux32t1_N:mux0 " "Elaborating entity \"mux32t1_N\" for hierarchy \"RegFile32x32b:RegFile0\|mux32t1_N:mux0\"" {  } { { "../../src/RegFile32x32b.vhd" "mux0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/RegFile32x32b.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078430559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:signExt0 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:signExt0\"" {  } { { "../../src/MIPS_Processor.vhd" "signExt0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078430658 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero sign_extend.vhd(44) " "VHDL Signal Declaration warning at sign_extend.vhd(44): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "../../src/sign_extend.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sign_extend.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636078430658 "|MIPS_Processor|sign_extend:signExt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N sign_extend:signExt0\|mux2t1_N:mux0 " "Elaborating entity \"mux2t1_N\" for hierarchy \"sign_extend:signExt0\|mux2t1_N:mux0\"" {  } { { "../../src/sign_extend.vhd" "mux0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/sign_extend.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078430669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:memToRegMux0 " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:memToRegMux0\"" {  } { { "../../src/MIPS_Processor.vhd" "memToRegMux0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078430720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fetch0 " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fetch0\"" {  } { { "../../src/MIPS_Processor.vhd" "fetch0" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078430732 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_WE Fetch.vhd(79) " "VHDL Signal Declaration warning at Fetch.vhd(79): used explicit default value for signal \"s_WE\" because signal was never assigned a value" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/Fetch.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636078430733 "|MIPS_Processor|Fetch:fetch0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "undefined Fetch.vhd(82) " "VHDL Signal Declaration warning at Fetch.vhd(82): used explicit default value for signal \"undefined\" because signal was never assigned a value" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/Fetch.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636078430733 "|MIPS_Processor|Fetch:fetch0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_C Fetch.vhd(83) " "Verilog HDL or VHDL warning at Fetch.vhd(83): object \"s_C\" assigned a value but never read" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/Fetch.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636078430733 "|MIPS_Processor|Fetch:fetch0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_OV Fetch.vhd(84) " "Verilog HDL or VHDL warning at Fetch.vhd(84): object \"s_OV\" assigned a value but never read" {  } { { "../../src/Fetch.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/Fetch.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636078430733 "|MIPS_Processor|Fetch:fetch0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register_32 Fetch:fetch0\|pc_register_32:PC " "Elaborating entity \"pc_register_32\" for hierarchy \"Fetch:fetch0\|pc_register_32:PC\"" {  } { { "../../src/Fetch.vhd" "PC" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/Fetch.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078430753 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1636078433253 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1636078433253 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1636078433253 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1636078433793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636078733410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636078840672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636078840672 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/ianjohn/cpre381/cpre381-project1/Synthesis-toolflow/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636078848474 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1636078848474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114834 " "Implemented 114834 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636078848475 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636078848475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114735 " "Implemented 114735 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636078848475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636078848475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636078848648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 21:20:48 2021 " "Processing ended: Thu Nov  4 21:20:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636078848648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:10 " "Elapsed time: 00:07:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636078848648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:17 " "Total CPU time (on all processors): 00:07:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636078848648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636078848648 ""}
