#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan  2 15:42:25 2024
# Process ID: 66664
# Current directory: C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent86268 C:\Users\brenn\OneDrive\Desktop\Git_workspace\Multi_Core_Fault_Tolerant_FPGA\ip_repo\dwc_SM_V2\testbench\project_1\project_1.xpr
# Log file: C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/vivado.log
# Journal file: C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1\vivado.jou
# Running On: DESKTOP-51U64JG, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 32, Host memory: 34262 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/brenn/OneDrive/Desktop/Carlow/4thYear/Design_Project/2_0/dwc_SM_V2/testbench/project_1' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/AppData/Roaming/Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store'; using path 'C:/Users/brenn/AppData/Roaming/Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.578 ; gain = 356.434
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.719 ; gain = 40.805
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 560 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1242.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 640 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 720 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1250.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 720 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1250.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 720 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Jan  2 20:40:15 2024] Launched synth_1...
Run output will be captured here: C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 600 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1259.664 ; gain = 3.887
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 600 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 920 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 560 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1262.168 ; gain = 0.852
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 560 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 560 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dwc_SM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dwc_SM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dwc_SM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dwc_SM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dwc_SM_tb_behav xil_defaultlib.dwc_SM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dwc_SM
Compiling module xil_defaultlib.dwc_SM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dwc_SM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dwc_SM_tb_behav -key {Behavioral:sim_1:Functional:dwc_SM_tb} -tclbatch {dwc_SM_tb.tcl} -view {C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/project_1/dwc_SM_tb_behav.wcfg
source dwc_SM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 560 ns : File "C:/Users/brenn/OneDrive/Desktop/Git_workspace/Multi_Core_Fault_Tolerant_FPGA/ip_repo/dwc_SM_V2/testbench/dwc_SM_tb.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dwc_SM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  3 13:37:04 2024...
