// Seed: 3453375194
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output tri0 id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri id_12,
    output tri0 id_13,
    output wor id_14,
    input supply0 id_15
);
  tri0 id_17;
  assign id_13 = id_7;
  assign module_1.id_5 = 0;
  assign id_17 = 1 == -1;
  logic [1 : 1 'b0] id_18;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wor id_2,
    output supply0 id_3,
    output wire id_4,
    input wand id_5,
    input supply0 id_6,
    output tri0 id_7,
    output uwire id_8,
    input supply1 id_9
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_9,
      id_1,
      id_6,
      id_7,
      id_2,
      id_1,
      id_9,
      id_0,
      id_3,
      id_6,
      id_1,
      id_4,
      id_6
  );
  integer id_11 = id_6;
endmodule
