ğŸ‡ºğŸ‡¸ ğŸ—½ ğŸ‡ºğŸ‡¸ ğŸ—½ ğŸ‡ºğŸ‡¸ ğŸ—½ ğŸ‡ºğŸ‡¸ ğŸ—½ ğŸ‡ºğŸ‡¸ ğŸ—½ ğŸ‡ºğŸ‡¸ ğŸ—½ ğŸ‡ºğŸ‡¸ ğŸ—½ ğŸ‡ºğŸ‡¸ ğŸ—½ ğŸ‡ºğŸ‡¸ 
## Design verification interview materials summary
~~(ä¸€ä¸ªèŠ¯ç‰‡éªŒè¯å·¥ç¨‹å¸ˆçš„è‡ªæˆ‘ä¿®å…»)~~

#### all VLSI design verification materials are included in this repository:
- ##### `1.` UVM source code / UVM design pattern
- ##### `2.`Verilog 
- ##### `3.`SystemVerilog 
- ##### `4.`Perl 
- ##### `5.`Python (pandas, nupmy, openpyxl, matplotlib)
- ##### `6.`Shell
- ##### `7.`regular expression
- ##### `8.`TCL
- ##### `9.`C++
- ##### `10.`Makefile
- ##### `11.`reference books
- ##### `12.`reference links
    * ###### [UVM1.2_API]  https://www.dvteclipse.com/uvm-1.2_Public_API/
    * ###### [UVM1.2_SOURCE CODE] https://verificationacademy.com/verification-methodology-reference/uvm/docs_1.2/html/index.html
    * ###### [UVM Tutorial for Candy Lovers] https://github.com/jiru1997/uvm-tutorial-for-candy-lovers
    * ###### [REGULAR EXPRESSION ONLINE TOOL] http://tool.rbtree.cn
