
all: $(TARGET)

clean:
	rm -f *.o *.a

depend:

Makefile.dep: Makefile.in
	$(CC) -MM $(CFLAGS) $(addsuffix .c,$(basename $(OBJS))) > Makefile.dep

%.o: %.c
	$(CC) -c $(CFLAGS) -o $@ $<

