<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3507" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3507{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3507{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3507{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3507{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_3507{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3507{left:70px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.82px;}
#t7_3507{left:70px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_3507{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_3507{left:70px;bottom:1008px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_3507{left:70px;bottom:984px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#tb_3507{left:70px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tc_3507{left:70px;bottom:943px;letter-spacing:-0.17px;}
#td_3507{left:116px;bottom:943px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#te_3507{left:70px;bottom:926px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_3507{left:70px;bottom:909px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tg_3507{left:70px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_3507{left:70px;bottom:875px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#ti_3507{left:70px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tj_3507{left:70px;bottom:834px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tk_3507{left:70px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tl_3507{left:70px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3507{left:70px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_3507{left:70px;bottom:759px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#to_3507{left:70px;bottom:709px;letter-spacing:-0.1px;}
#tp_3507{left:156px;bottom:709px;letter-spacing:-0.11px;}
#tq_3507{left:70px;bottom:685px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tr_3507{left:70px;bottom:668px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#ts_3507{left:70px;bottom:437px;}
#tt_3507{left:96px;bottom:440px;letter-spacing:-0.18px;word-spacing:-1.41px;}
#tu_3507{left:433px;bottom:440px;letter-spacing:-0.15px;word-spacing:-1.44px;}
#tv_3507{left:96px;bottom:423px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tw_3507{left:96px;bottom:406px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#tx_3507{left:70px;bottom:380px;}
#ty_3507{left:96px;bottom:384px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3507{left:70px;bottom:334px;letter-spacing:-0.09px;}
#t10_3507{left:156px;bottom:334px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t11_3507{left:70px;bottom:310px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t12_3507{left:70px;bottom:293px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t13_3507{left:70px;bottom:268px;letter-spacing:-0.17px;}
#t14_3507{left:117px;bottom:268px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t15_3507{left:70px;bottom:251px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t16_3507{left:276px;bottom:492px;letter-spacing:0.12px;word-spacing:0.02px;}
#t17_3507{left:377px;bottom:492px;letter-spacing:0.16px;word-spacing:-0.08px;}
#t18_3507{left:676px;bottom:616px;}
#t19_3507{left:690px;bottom:616px;}
#t1a_3507{left:224px;bottom:616px;letter-spacing:0.11px;}
#t1b_3507{left:394px;bottom:591px;letter-spacing:0.11px;}
#t1c_3507{left:229px;bottom:530px;letter-spacing:0.14px;word-spacing:0.01px;}

.s1_3507{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3507{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3507{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3507{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3507{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3507{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3507{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3507{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3507{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3507" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3507Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3507" style="-webkit-user-select: none;"><object width="935" height="1210" data="3507/3507.svg" type="image/svg+xml" id="pdf3507" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3507" class="t s1_3507">Vol. 3B </span><span id="t2_3507" class="t s1_3507">15-17 </span>
<span id="t3_3507" class="t s2_3507">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3507" class="t s3_3507">15.4.8 </span><span id="t5_3507" class="t s3_3507">Fast Write of Uncore MSR (Model Specific Feature) </span>
<span id="t6_3507" class="t s4_3507">There are a few logical processor scope MSRs whose values need to be observed outside the logical processor. The </span>
<span id="t7_3507" class="t s4_3507">WRMSR instruction takes over 1000 cycles to complete (retire) for those MSRs. This overhead forces operating </span>
<span id="t8_3507" class="t s4_3507">systems to avoid writing them too often whereas in many cases it is preferable that the OS writes them quite </span>
<span id="t9_3507" class="t s4_3507">frequently for optimal power/performance operation of the processor. </span>
<span id="ta_3507" class="t s4_3507">The model specific “Fast Write MSR” feature reduces this overhead by an order of magnitude to a level of 100 cycles </span>
<span id="tb_3507" class="t s4_3507">for a selected subset of MSRs. </span>
<span id="tc_3507" class="t s5_3507">Note: </span><span id="td_3507" class="t s4_3507">Writes to Fast Write MSRs are posted, i.e., when the WRMSR instruction completes, the data may still be “in </span>
<span id="te_3507" class="t s4_3507">transit” within the processor. Software can check the status by querying the processor to ensure data is already </span>
<span id="tf_3507" class="t s4_3507">visible outside the logical processor (see Section 15.4.8.3 for additional details). Once the data is visible outside </span>
<span id="tg_3507" class="t s4_3507">the logical processor, software is ensured that later writes by the same logical processor to the same MSR will be </span>
<span id="th_3507" class="t s4_3507">visible later (will not bypass the earlier writes). </span>
<span id="ti_3507" class="t s4_3507">MSRs that are selected for Fast Write are specified in a special capability MSR (see Section 15.4.8.1). Architectural </span>
<span id="tj_3507" class="t s4_3507">MSRs that existed prior to the introduction of this feature and are selected for Fast Write, thus turning from slow to </span>
<span id="tk_3507" class="t s4_3507">fast write MSRs, will be noted as such via a new CPUID bit. New MSRs that are fast upon introduction will be docu- </span>
<span id="tl_3507" class="t s4_3507">mented as such without an additional CPUID bit. </span>
<span id="tm_3507" class="t s4_3507">Three model specific MSRs are associated with the feature itself. They enable enumerating, controlling, and moni- </span>
<span id="tn_3507" class="t s4_3507">toring it. All three are logical processor scope. </span>
<span id="to_3507" class="t s6_3507">15.4.8.1 </span><span id="tp_3507" class="t s6_3507">FAST_UNCORE_MSRS_CAPABILITY (Address: 0x65F, Logical Processor Scope) </span>
<span id="tq_3507" class="t s4_3507">Operating systems or BIOS can read the FAST_UNCORE_MSRS_CAPABILITY MSR to enumerate those MSRs that </span>
<span id="tr_3507" class="t s4_3507">are Fast Write MSRs. </span>
<span id="ts_3507" class="t s7_3507">• </span><span id="tt_3507" class="t s5_3507">FAST_IA32_HWP_REQUEST MSR (bit 0, RO) </span><span id="tu_3507" class="t s4_3507">— When set (1), indicates that the IA32_HWP_REQUEST MSR </span>
<span id="tv_3507" class="t s4_3507">is supported as a Fast Write MSR. A value of 0 indicates the IA32_HWP_REQUEST MSR is not supported as a </span>
<span id="tw_3507" class="t s4_3507">Fast Write MSR. </span>
<span id="tx_3507" class="t s7_3507">• </span><span id="ty_3507" class="t s4_3507">Bits 63:1 are reserved and must be zero. </span>
<span id="tz_3507" class="t s6_3507">15.4.8.2 </span><span id="t10_3507" class="t s6_3507">FAST_UNCORE_MSRS_CTL (Address: 0x657, Logical Processor Scope) </span>
<span id="t11_3507" class="t s4_3507">Operating Systems or BIOS can use the FAST_UNCORE_MSRS_CTL MSR to opt-in or opt-out for fast write of </span>
<span id="t12_3507" class="t s4_3507">specific MSRs that are enabled for Fast Write by the processor. </span>
<span id="t13_3507" class="t s5_3507">Note: </span><span id="t14_3507" class="t s4_3507">Not all MSRs that are selected for this feature will necessarily have this opt-in/opt-out option. They may be </span>
<span id="t15_3507" class="t s4_3507">supported in fast write mode only. </span>
<span id="t16_3507" class="t s8_3507">Figure 15-13. </span><span id="t17_3507" class="t s8_3507">FAST_UNCORE_MSRS_CAPABILITY MSR </span>
<span id="t18_3507" class="t s9_3507">1 </span><span id="t19_3507" class="t s9_3507">0 </span><span id="t1a_3507" class="t s9_3507">63 </span>
<span id="t1b_3507" class="t s9_3507">Reserved </span>
<span id="t1c_3507" class="t s9_3507">FAST_IA32_HWP_REQUEST MSR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
