<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIWholeQuadMode.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIWholeQuadMode.cpp.html'>SIWholeQuadMode.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIWholeQuadMode.cpp - enter and suspend whole quad mode -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass adds instructions to enable whole quad mode for pixel</i></td></tr>
<tr><th id="11">11</th><td><i>/// shaders, and whole wavefront mode for all programs.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// Whole quad mode is required for derivative computations, but it interferes</i></td></tr>
<tr><th id="14">14</th><td><i>/// with shader side effects (stores and atomics). This pass is run on the</i></td></tr>
<tr><th id="15">15</th><td><i>/// scheduled machine IR but before register coalescing, so that machine SSA is</i></td></tr>
<tr><th id="16">16</th><td><i>/// available for analysis. It ensures that WQM is enabled when necessary, but</i></td></tr>
<tr><th id="17">17</th><td><i>/// disabled around stores and atomics.</i></td></tr>
<tr><th id="18">18</th><td><i>///</i></td></tr>
<tr><th id="19">19</th><td><i>/// When necessary, this pass creates a function prolog</i></td></tr>
<tr><th id="20">20</th><td><i>///</i></td></tr>
<tr><th id="21">21</th><td><i>///   S_MOV_B64 LiveMask, EXEC</i></td></tr>
<tr><th id="22">22</th><td><i>///   S_WQM_B64 EXEC, EXEC</i></td></tr>
<tr><th id="23">23</th><td><i>///</i></td></tr>
<tr><th id="24">24</th><td><i>/// to enter WQM at the top of the function and surrounds blocks of Exact</i></td></tr>
<tr><th id="25">25</th><td><i>/// instructions by</i></td></tr>
<tr><th id="26">26</th><td><i>///</i></td></tr>
<tr><th id="27">27</th><td><i>///   S_AND_SAVEEXEC_B64 Tmp, LiveMask</i></td></tr>
<tr><th id="28">28</th><td><i>///   ...</i></td></tr>
<tr><th id="29">29</th><td><i>///   S_MOV_B64 EXEC, Tmp</i></td></tr>
<tr><th id="30">30</th><td><i>///</i></td></tr>
<tr><th id="31">31</th><td><i>/// We also compute when a sequence of instructions requires Whole Wavefront</i></td></tr>
<tr><th id="32">32</th><td><i>/// Mode (WWM) and insert instructions to save and restore it:</i></td></tr>
<tr><th id="33">33</th><td><i>///</i></td></tr>
<tr><th id="34">34</th><td><i>/// S_OR_SAVEEXEC_B64 Tmp, -1</i></td></tr>
<tr><th id="35">35</th><td><i>/// ...</i></td></tr>
<tr><th id="36">36</th><td><i>/// S_MOV_B64 EXEC, Tmp</i></td></tr>
<tr><th id="37">37</th><td><i>///</i></td></tr>
<tr><th id="38">38</th><td><i>/// In order to avoid excessive switching during sequences of Exact</i></td></tr>
<tr><th id="39">39</th><td><i>/// instructions, the pass first analyzes which instructions must be run in WQM</i></td></tr>
<tr><th id="40">40</th><td><i>/// (aka which instructions produce values that lead to derivative</i></td></tr>
<tr><th id="41">41</th><td><i>/// computations).</i></td></tr>
<tr><th id="42">42</th><td><i>///</i></td></tr>
<tr><th id="43">43</th><td><i>/// Basic blocks are always exited in WQM as long as some successor needs WQM.</i></td></tr>
<tr><th id="44">44</th><td><i>///</i></td></tr>
<tr><th id="45">45</th><td><i>/// There is room for improvement given better control flow analysis:</i></td></tr>
<tr><th id="46">46</th><td><i>///</i></td></tr>
<tr><th id="47">47</th><td><i>///  (1) at the top level (outside of control flow statements, and as long as</i></td></tr>
<tr><th id="48">48</th><td><i>///      kill hasn't been used), one SGPR can be saved by recovering WQM from</i></td></tr>
<tr><th id="49">49</th><td><i>///      the LiveMask (this is implemented for the entry block).</i></td></tr>
<tr><th id="50">50</th><td><i>///</i></td></tr>
<tr><th id="51">51</th><td><i>///  (2) when entire regions (e.g. if-else blocks or entire loops) only</i></td></tr>
<tr><th id="52">52</th><td><i>///      consist of exact and don't-care instructions, the switch only has to</i></td></tr>
<tr><th id="53">53</th><td><i>///      be done at the entry and exit points rather than potentially in each</i></td></tr>
<tr><th id="54">54</th><td><i>///      block of the region.</i></td></tr>
<tr><th id="55">55</th><td><i>///</i></td></tr>
<tr><th id="56">56</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="84">84</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="85">85</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-wqm"</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>namespace</b> {</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><b>enum</b> {</td></tr>
<tr><th id="94">94</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-type='1' data-ref="(anonymousnamespace)::StateWQM">StateWQM</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="95">95</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-type='2' data-ref="(anonymousnamespace)::StateWWM">StateWWM</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="96">96</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-type='4' data-ref="(anonymousnamespace)::StateExact">StateExact</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="97">97</th><td>};</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PrintState" title='(anonymous namespace)::PrintState' data-ref="(anonymousnamespace)::PrintState">PrintState</dfn> {</td></tr>
<tr><th id="100">100</th><td><b>public</b>:</td></tr>
<tr><th id="101">101</th><td>  <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::PrintState::State" title='(anonymous namespace)::PrintState::State' data-type='int' data-ref="(anonymousnamespace)::PrintState::State">State</dfn>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110PrintStateC1Ei" title='(anonymous namespace)::PrintState::PrintState' data-type='void (anonymous namespace)::PrintState::PrintState(int State)' data-ref="_ZN12_GLOBAL__N_110PrintStateC1Ei">PrintState</dfn>(<em>int</em> <dfn class="local col1 decl" id="1State" title='State' data-type='int' data-ref="1State">State</dfn>) : <a class="tu member" href="#(anonymousnamespace)::PrintState::State" title='(anonymous namespace)::PrintState::State' data-use='w' data-ref="(anonymousnamespace)::PrintState::State">State</a>(<a class="local col1 ref" href="#1State" title='State' data-ref="1State">State</a>) {}</td></tr>
<tr><th id="104">104</th><td>};</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="106">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="107">107</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintState &amp; PS)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="2OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="2OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintState" title='(anonymous namespace)::PrintState' data-ref="(anonymousnamespace)::PrintState">PrintState</a> &amp;<dfn class="local col3 decl" id="3PS" title='PS' data-type='const (anonymous namespace)::PrintState &amp;' data-ref="3PS">PS</dfn>) {</td></tr>
<tr><th id="108">108</th><td>  <b>if</b> (<a class="local col3 ref" href="#3PS" title='PS' data-ref="3PS">PS</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintState::State" title='(anonymous namespace)::PrintState::State' data-use='r' data-ref="(anonymousnamespace)::PrintState::State">State</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>)</td></tr>
<tr><th id="109">109</th><td>    <a class="local col2 ref" href="#2OS" title='OS' data-ref="2OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"WQM"</q>;</td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (<a class="local col3 ref" href="#3PS" title='PS' data-ref="3PS">PS</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintState::State" title='(anonymous namespace)::PrintState::State' data-use='r' data-ref="(anonymousnamespace)::PrintState::State">State</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>) {</td></tr>
<tr><th id="111">111</th><td>    <b>if</b> (<a class="local col3 ref" href="#3PS" title='PS' data-ref="3PS">PS</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintState::State" title='(anonymous namespace)::PrintState::State' data-use='r' data-ref="(anonymousnamespace)::PrintState::State">State</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>)</td></tr>
<tr><th id="112">112</th><td>      <a class="local col2 ref" href="#2OS" title='OS' data-ref="2OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'|'</kbd>;</td></tr>
<tr><th id="113">113</th><td>    <a class="local col2 ref" href="#2OS" title='OS' data-ref="2OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"WWM"</q>;</td></tr>
<tr><th id="114">114</th><td>  }</td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (<a class="local col3 ref" href="#3PS" title='PS' data-ref="3PS">PS</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintState::State" title='(anonymous namespace)::PrintState::State' data-use='r' data-ref="(anonymousnamespace)::PrintState::State">State</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>) {</td></tr>
<tr><th id="116">116</th><td>    <b>if</b> (<a class="local col3 ref" href="#3PS" title='PS' data-ref="3PS">PS</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintState::State" title='(anonymous namespace)::PrintState::State' data-use='r' data-ref="(anonymousnamespace)::PrintState::State">State</a> &amp; (<a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>))</td></tr>
<tr><th id="117">117</th><td>      <a class="local col2 ref" href="#2OS" title='OS' data-ref="2OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'|'</kbd>;</td></tr>
<tr><th id="118">118</th><td>    <a class="local col2 ref" href="#2OS" title='OS' data-ref="2OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Exact"</q>;</td></tr>
<tr><th id="119">119</th><td>  }</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <b>return</b> <a class="local col2 ref" href="#2OS" title='OS' data-ref="2OS">OS</a>;</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td><u>#<span data-ppcond="106">endif</span></u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo">InstrInfo</dfn> {</td></tr>
<tr><th id="126">126</th><td>  <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-type='char' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</dfn> = <var>0</var>;</td></tr>
<tr><th id="127">127</th><td>  <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-type='char' data-ref="(anonymousnamespace)::InstrInfo::Disabled">Disabled</dfn> = <var>0</var>;</td></tr>
<tr><th id="128">128</th><td>  <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-type='char' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</dfn> = <var>0</var>;</td></tr>
<tr><th id="129">129</th><td>};</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo">BlockInfo</dfn> {</td></tr>
<tr><th id="132">132</th><td>  <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-type='char' data-ref="(anonymousnamespace)::BlockInfo::Needs">Needs</dfn> = <var>0</var>;</td></tr>
<tr><th id="133">133</th><td>  <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-type='char' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</dfn> = <var>0</var>;</td></tr>
<tr><th id="134">134</th><td>  <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-type='char' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</dfn> = <var>0</var>;</td></tr>
<tr><th id="135">135</th><td>};</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</dfn> {</td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::WorkItem::MBB" title='(anonymous namespace)::WorkItem::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::WorkItem::MBB">MBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::WorkItem::MI" title='(anonymous namespace)::WorkItem::MI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::WorkItem::MI">MI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <dfn class="tu decl" id="_ZN12_GLOBAL__N_18WorkItemC1Ev" title='(anonymous namespace)::WorkItem::WorkItem' data-type='void (anonymous namespace)::WorkItem::WorkItem()' data-ref="_ZN12_GLOBAL__N_18WorkItemC1Ev">WorkItem</dfn>() = <b>default</b>;</td></tr>
<tr><th id="142">142</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-type='void (anonymous namespace)::WorkItem::WorkItem(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE">WorkItem</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="4MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="4MBB">MBB</dfn>) : <a class="tu member" href="#(anonymousnamespace)::WorkItem::MBB" title='(anonymous namespace)::WorkItem::MBB' data-use='w' data-ref="(anonymousnamespace)::WorkItem::MBB">MBB</a>(<a class="local col4 ref" href="#4MBB" title='MBB' data-ref="4MBB">MBB</a>) {}</td></tr>
<tr><th id="143">143</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::WorkItem::WorkItem' data-type='void (anonymous namespace)::WorkItem::WorkItem(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE">WorkItem</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr *' data-ref="5MI">MI</dfn>) : <a class="tu member" href="#(anonymousnamespace)::WorkItem::MI" title='(anonymous namespace)::WorkItem::MI' data-use='w' data-ref="(anonymousnamespace)::WorkItem::MI">MI</a>(<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>) {}</td></tr>
<tr><th id="144">144</th><td>};</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="147">147</th><td><b>private</b>:</td></tr>
<tr><th id="148">148</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::CallingConv" title='(anonymous namespace)::SIWholeQuadMode::CallingConv' data-type='CallingConv::ID' data-ref="(anonymousnamespace)::SIWholeQuadMode::CallingConv">CallingConv</dfn>;</td></tr>
<tr><th id="149">149</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII">TII</dfn>;</td></tr>
<tr><th id="150">150</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI">TRI</dfn>;</td></tr>
<tr><th id="151">151</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI">MRI</dfn>;</td></tr>
<tr><th id="152">152</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo">InstrInfo</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-type='DenseMap&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</dfn>;</td></tr>
<tr><th id="155">155</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo">BlockInfo</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-type='DenseMap&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</dfn>;</td></tr>
<tr><th id="156">156</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>1</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-type='SmallVector&lt;llvm::MachineInstr *, 1&gt;' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries">LiveMaskQueries</dfn>;</td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs">LowerToCopyInstrs</dfn>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode9printInfoEv" title='(anonymous namespace)::SIWholeQuadMode::printInfo' data-type='void (anonymous namespace)::SIWholeQuadMode::printInfo()' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode9printInfoEv">printInfo</a>();</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-type='void (anonymous namespace)::SIWholeQuadMode::markInstruction(llvm::MachineInstr &amp; MI, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="6MI">MI</dfn>, <em>char</em> <dfn class="local col7 decl" id="7Flag" title='Flag' data-type='char' data-ref="7Flag">Flag</dfn>,</td></tr>
<tr><th id="162">162</th><td>                       <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col8 decl" id="8Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="8Worklist">Worklist</dfn>);</td></tr>
<tr><th id="163">163</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-type='void (anonymous namespace)::SIWholeQuadMode::markInstructionUses(const llvm::MachineInstr &amp; MI, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn>, <em>char</em> <dfn class="local col0 decl" id="10Flag" title='Flag' data-type='char' data-ref="10Flag">Flag</dfn>,</td></tr>
<tr><th id="164">164</th><td>                           <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col1 decl" id="11Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="11Worklist">Worklist</dfn>);</td></tr>
<tr><th id="165">165</th><td>  <em>char</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::scanInstructions' data-type='char (anonymous namespace)::SIWholeQuadMode::scanInstructions(llvm::MachineFunction &amp; MF, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">scanInstructions</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="12MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="12MF">MF</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col3 decl" id="13Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="13Worklist">Worklist</dfn>);</td></tr>
<tr><th id="166">166</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateInstruction' data-type='void (anonymous namespace)::SIWholeQuadMode::propagateInstruction(llvm::MachineInstr &amp; MI, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE">propagateInstruction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col5 decl" id="15Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="15Worklist">Worklist</dfn>);</td></tr>
<tr><th id="167">167</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateBlock' data-type='void (anonymous namespace)::SIWholeQuadMode::propagateBlock(llvm::MachineBasicBlock &amp; MBB, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE">propagateBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="16MBB">MBB</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col7 decl" id="17Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="17Worklist">Worklist</dfn>);</td></tr>
<tr><th id="168">168</th><td>  <em>char</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::analyzeFunction' data-type='char (anonymous namespace)::SIWholeQuadMode::analyzeFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE">analyzeFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="18MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="18MF">MF</dfn>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIWholeQuadMode::requiresCorrectState' data-type='bool (anonymous namespace)::SIWholeQuadMode::requiresCorrectState(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE">requiresCorrectState</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="19MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIWholeQuadMode::saveSCC' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIWholeQuadMode::saveSCC(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">saveSCC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB">MBB</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="21Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="21Before">Before</dfn>);</td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="175">175</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb" title='(anonymous namespace)::SIWholeQuadMode::prepareInsertion' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIWholeQuadMode::prepareInsertion(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator First, MachineBasicBlock::iterator Last, bool PreferLast, bool SaveSCC)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">prepareInsertion</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="22MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="22MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="23First" title='First' data-type='MachineBasicBlock::iterator' data-ref="23First">First</dfn>,</td></tr>
<tr><th id="176">176</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="24Last" title='Last' data-type='MachineBasicBlock::iterator' data-ref="24Last">Last</dfn>, <em>bool</em> <dfn class="local col5 decl" id="25PreferLast" title='PreferLast' data-type='bool' data-ref="25PreferLast">PreferLast</dfn>,</td></tr>
<tr><th id="177">177</th><td>                   <em>bool</em> <dfn class="local col6 decl" id="26SaveSCC" title='SaveSCC' data-type='bool' data-ref="26SaveSCC">SaveSCC</dfn>);</td></tr>
<tr><th id="178">178</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" title='(anonymous namespace)::SIWholeQuadMode::toExact' data-type='void (anonymous namespace)::SIWholeQuadMode::toExact(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SaveWQM, unsigned int LiveMaskReg)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj">toExact</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="28Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="28Before">Before</dfn>,</td></tr>
<tr><th id="179">179</th><td>               <em>unsigned</em> <dfn class="local col9 decl" id="29SaveWQM" title='SaveWQM' data-type='unsigned int' data-ref="29SaveWQM">SaveWQM</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="30LiveMaskReg">LiveMaskReg</dfn>);</td></tr>
<tr><th id="180">180</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWQM' data-type='void (anonymous namespace)::SIWholeQuadMode::toWQM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SavedWQM)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWQM</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="31MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="31MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="32Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="32Before">Before</dfn>,</td></tr>
<tr><th id="181">181</th><td>             <em>unsigned</em> <dfn class="local col3 decl" id="33SavedWQM" title='SavedWQM' data-type='unsigned int' data-ref="33SavedWQM">SavedWQM</dfn>);</td></tr>
<tr><th id="182">182</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWWM' data-type='void (anonymous namespace)::SIWholeQuadMode::toWWM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SaveOrig)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWWM</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="35Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="35Before">Before</dfn>,</td></tr>
<tr><th id="183">183</th><td>             <em>unsigned</em> <dfn class="local col6 decl" id="36SaveOrig" title='SaveOrig' data-type='unsigned int' data-ref="36SaveOrig">SaveOrig</dfn>);</td></tr>
<tr><th id="184">184</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::fromWWM' data-type='void (anonymous namespace)::SIWholeQuadMode::fromWWM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SavedOrig)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">fromWWM</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="37MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="37MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="38Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="38Before">Before</dfn>,</td></tr>
<tr><th id="185">185</th><td>               <em>unsigned</em> <dfn class="local col9 decl" id="39SavedOrig" title='SavedOrig' data-type='unsigned int' data-ref="39SavedOrig">SavedOrig</dfn>);</td></tr>
<tr><th id="186">186</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb" title='(anonymous namespace)::SIWholeQuadMode::processBlock' data-type='void (anonymous namespace)::SIWholeQuadMode::processBlock(llvm::MachineBasicBlock &amp; MBB, unsigned int LiveMaskReg, bool isEntry)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb">processBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="40MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="41LiveMaskReg">LiveMaskReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="42isEntry" title='isEntry' data-type='bool' data-ref="42isEntry">isEntry</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" title='(anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries' data-type='void (anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries(unsigned int LiveMaskReg)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj">lowerLiveMaskQueries</a>(<em>unsigned</em> <dfn class="local col3 decl" id="43LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="43LiveMaskReg">LiveMaskReg</dfn>);</td></tr>
<tr><th id="189">189</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" title='(anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs' data-type='void (anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs()' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv">lowerCopyInstrs</a>();</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><b>public</b>:</td></tr>
<tr><th id="192">192</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::ID" title='(anonymous namespace)::SIWholeQuadMode::ID' data-type='char' data-ref="(anonymousnamespace)::SIWholeQuadMode::ID">ID</dfn>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev" title='(anonymous namespace)::SIWholeQuadMode::SIWholeQuadMode' data-type='void (anonymous namespace)::SIWholeQuadMode::SIWholeQuadMode()' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev">SIWholeQuadMode</dfn>() :</td></tr>
<tr><th id="195">195</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::ID" title='(anonymous namespace)::SIWholeQuadMode::ID' data-use='a' data-ref="(anonymousnamespace)::SIWholeQuadMode::ID">ID</a>) { }</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::runOnMachineFunction' data-type='bool (anonymous namespace)::SIWholeQuadMode::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="44MF">MF</dfn>) override;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SIWholeQuadMode11getPassNameEv" title='(anonymous namespace)::SIWholeQuadMode::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIWholeQuadMode::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115SIWholeQuadMode11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Whole Quad Mode"</q>; }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SIWholeQuadMode16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIWholeQuadMode::getAnalysisUsage' data-type='void (anonymous namespace)::SIWholeQuadMode::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115SIWholeQuadMode16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="45AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="45AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="202">202</th><td>    <a class="local col5 ref" href="#45AU" title='AU' data-ref="45AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="203">203</th><td>    <a class="local col5 ref" href="#45AU" title='AU' data-ref="45AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="204">204</th><td>    <a class="local col5 ref" href="#45AU" title='AU' data-ref="45AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="205">205</th><td>    <a class="local col5 ref" href="#45AU" title='AU' data-ref="45AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="206">206</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col5 ref" href="#45AU" title='AU' data-ref="45AU">AU</a></span>);</td></tr>
<tr><th id="207">207</th><td>  }</td></tr>
<tr><th id="208">208</th><td>};</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIWholeQuadMode::ID" title='(anonymous namespace)::SIWholeQuadMode::ID' data-type='char' data-ref="(anonymousnamespace)::SIWholeQuadMode::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeSIWholeQuadModePassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIWholeQuadMode, DEBUG_TYPE, <q>"SI Whole Quad Mode"</q>, <b>false</b>,</td></tr>
<tr><th id="215">215</th><td>                      <b>false</b>)</td></tr>
<tr><th id="216">216</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="217">217</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;SI Whole Quad Mode&quot;, &quot;si-wqm&quot;, &amp;SIWholeQuadMode::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIWholeQuadMode&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIWholeQuadModePassFlag; void llvm::initializeSIWholeQuadModePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIWholeQuadModePassFlag, initializeSIWholeQuadModePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>, <a class="macro" href="#89" title="&quot;si-wqm&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Whole Quad Mode"</q>, <b>false</b>,</td></tr>
<tr><th id="218">218</th><td>                    <b>false</b>)</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIWholeQuadModeID" title='llvm::SIWholeQuadModeID' data-ref="llvm::SIWholeQuadModeID">SIWholeQuadModeID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<a class="tu ref" href="#(anonymousnamespace)::SIWholeQuadMode::ID" title='(anonymous namespace)::SIWholeQuadMode::ID' data-ref="(anonymousnamespace)::SIWholeQuadMode::ID">ID</a>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25createSIWholeQuadModePassEv" title='llvm::createSIWholeQuadModePass' data-ref="_ZN4llvm25createSIWholeQuadModePassEv">createSIWholeQuadModePass</dfn>() {</td></tr>
<tr><th id="223">223</th><td>  <b>return</b> <b>new</b> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev" title='(anonymous namespace)::SIWholeQuadMode::SIWholeQuadMode' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev"></a><a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>;</td></tr>
<tr><th id="224">224</th><td>}</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#<span data-ppcond="226">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="227">227</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode9printInfoEv" title='(anonymous namespace)::SIWholeQuadMode::printInfo' data-type='void (anonymous namespace)::SIWholeQuadMode::printInfo()' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode9printInfoEv">printInfo</dfn>() {</td></tr>
<tr><th id="228">228</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="46BII" title='BII' data-type='const llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt; &amp;' data-ref="46BII">BII</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a>) {</td></tr>
<tr><th id="229">229</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q></td></tr>
<tr><th id="230">230</th><td>           <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col6 ref" href="#46BII" title='BII' data-ref="46BII">BII</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::first' data-use='r' data-ref="std::pair::first">first</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q></td></tr>
<tr><th id="231">231</th><td>           <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  InNeeds = "</q> <a class="tu ref" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE" title='(anonymous namespace)::operator&lt;&lt;' data-use='c' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE">&lt;&lt;</a> <a class="tu type" href="#(anonymousnamespace)::PrintState" title='(anonymous namespace)::PrintState' data-ref="(anonymousnamespace)::PrintState">PrintState</a><a class="tu ref" href="#_ZN12_GLOBAL__N_110PrintStateC1Ei" title='(anonymous namespace)::PrintState::PrintState' data-use='c' data-ref="_ZN12_GLOBAL__N_110PrintStateC1Ei">(</a><a class="local col6 ref" href="#46BII" title='BII' data-ref="46BII">BII</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a>)</td></tr>
<tr><th id="232">232</th><td>           <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", Needs = "</q> <a class="tu ref" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE" title='(anonymous namespace)::operator&lt;&lt;' data-use='c' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE">&lt;&lt;</a> <a class="tu type" href="#(anonymousnamespace)::PrintState" title='(anonymous namespace)::PrintState' data-ref="(anonymousnamespace)::PrintState">PrintState</a><a class="tu ref" href="#_ZN12_GLOBAL__N_110PrintStateC1Ei" title='(anonymous namespace)::PrintState::PrintState' data-use='c' data-ref="_ZN12_GLOBAL__N_110PrintStateC1Ei">(</a><a class="local col6 ref" href="#46BII" title='BII' data-ref="46BII">BII</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::Needs">Needs</a>)</td></tr>
<tr><th id="233">233</th><td>           <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", OutNeeds = "</q> <a class="tu ref" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE" title='(anonymous namespace)::operator&lt;&lt;' data-use='c' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE">&lt;&lt;</a> <a class="tu type" href="#(anonymousnamespace)::PrintState" title='(anonymous namespace)::PrintState' data-ref="(anonymousnamespace)::PrintState">PrintState</a><a class="tu ref" href="#_ZN12_GLOBAL__N_110PrintStateC1Ei" title='(anonymous namespace)::PrintState::PrintState' data-use='c' data-ref="_ZN12_GLOBAL__N_110PrintStateC1Ei">(</a><a class="local col6 ref" href="#46BII" title='BII' data-ref="46BII">BII</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="47MI">MI</dfn> : *<a class="local col6 ref" href="#46BII" title='BII' data-ref="46BII">BII</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::first' data-use='r' data-ref="std::pair::first">first</a>) {</td></tr>
<tr><th id="236">236</th><td>      <em>auto</em> <dfn class="local col8 decl" id="48III" title='III' data-type='llvm::DenseMapIterator&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo, llvm::DenseMapInfo&lt;const llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;, false&gt;' data-ref="48III">III</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>);</td></tr>
<tr><th id="237">237</th><td>      <b>if</b> (<a class="local col8 ref" href="#48III" title='III' data-ref="48III">III</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="238">238</th><td>        <b>continue</b>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Needs = "</q> <a class="tu ref" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE" title='(anonymous namespace)::operator&lt;&lt;' data-use='c' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE">&lt;&lt;</a> <a class="tu type" href="#(anonymousnamespace)::PrintState" title='(anonymous namespace)::PrintState' data-ref="(anonymousnamespace)::PrintState">PrintState</a><a class="tu ref" href="#_ZN12_GLOBAL__N_110PrintStateC1Ei" title='(anonymous namespace)::PrintState::PrintState' data-use='c' data-ref="_ZN12_GLOBAL__N_110PrintStateC1Ei">(</a><a class="local col8 ref" href="#48III" title='III' data-ref="48III">III</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a>)</td></tr>
<tr><th id="241">241</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", OutNeeds = "</q> <a class="tu ref" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE" title='(anonymous namespace)::operator&lt;&lt;' data-use='c' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_10PrintStateE">&lt;&lt;</a> <a class="tu type" href="#(anonymousnamespace)::PrintState" title='(anonymous namespace)::PrintState' data-ref="(anonymousnamespace)::PrintState">PrintState</a><a class="tu ref" href="#_ZN12_GLOBAL__N_110PrintStateC1Ei" title='(anonymous namespace)::PrintState::PrintState' data-use='c' data-ref="_ZN12_GLOBAL__N_110PrintStateC1Ei">(</a><a class="local col8 ref" href="#48III" title='III' data-ref="48III">III</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="242">242</th><td>    }</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td><u>#<span data-ppcond="226">endif</span></u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-type='void (anonymous namespace)::SIWholeQuadMode::markInstruction(llvm::MachineInstr &amp; MI, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="49MI">MI</dfn>, <em>char</em> <dfn class="local col0 decl" id="50Flag" title='Flag' data-type='char' data-ref="50Flag">Flag</dfn>,</td></tr>
<tr><th id="248">248</th><td>                                      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col1 decl" id="51Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="51Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="249">249</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo">InstrInfo</a> &amp;<dfn class="local col2 decl" id="52II" title='II' data-type='(anonymous namespace)::InstrInfo &amp;' data-ref="52II">II</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>]</a>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(Flag &amp; StateExact) &amp;&amp; Flag != 0) ? void (0) : __assert_fail (&quot;!(Flag &amp; StateExact) &amp;&amp; Flag != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp&quot;, 251, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag">Flag</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>) &amp;&amp; <a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag">Flag</a> != <var>0</var>);</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <i>// Remove any disabled states from the flag. The user that required it gets</i></td></tr>
<tr><th id="254">254</th><td><i>  // an undefined value in the helper lanes. For example, this can happen if</i></td></tr>
<tr><th id="255">255</th><td><i>  // the result of an atomic is used by instruction that requires WQM, where</i></td></tr>
<tr><th id="256">256</th><td><i>  // ignoring the request for WQM is correct as per the relevant specs.</i></td></tr>
<tr><th id="257">257</th><td>  <a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag">Flag</a> &amp;= ~<a class="local col2 ref" href="#52II" title='II' data-ref="52II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Disabled">Disabled</a>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i>// Ignore if the flag is already encompassed by the existing needs, or we</i></td></tr>
<tr><th id="260">260</th><td><i>  // just disabled everything.</i></td></tr>
<tr><th id="261">261</th><td>  <b>if</b> ((<a class="local col2 ref" href="#52II" title='II' data-ref="52II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> &amp; <a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag">Flag</a>) == <a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag">Flag</a>)</td></tr>
<tr><th id="262">262</th><td>    <b>return</b>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <a class="local col2 ref" href="#52II" title='II' data-ref="52II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> |= <a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag">Flag</a>;</td></tr>
<tr><th id="265">265</th><td>  <a class="local col1 ref" href="#51Worklist" title='Worklist' data-ref="51Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE"></a>&amp;<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>);</td></tr>
<tr><th id="266">266</th><td>}</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">/// Mark all instructions defining the uses in<span class="command"> \p</span> <span class="arg">MI</span> with<span class="command"> \p</span> <span class="arg">Flag.</span></i></td></tr>
<tr><th id="269">269</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-type='void (anonymous namespace)::SIWholeQuadMode::markInstructionUses(const llvm::MachineInstr &amp; MI, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="53MI">MI</dfn>, <em>char</em> <dfn class="local col4 decl" id="54Flag" title='Flag' data-type='char' data-ref="54Flag">Flag</dfn>,</td></tr>
<tr><th id="270">270</th><td>                                          <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col5 decl" id="55Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="55Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="271">271</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="56Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="56Use">Use</dfn> : <a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="272">272</th><td>    <b>if</b> (!<a class="local col6 ref" href="#56Use" title='Use' data-ref="56Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#56Use" title='Use' data-ref="56Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="273">273</th><td>      <b>continue</b>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="57Reg" title='Reg' data-type='unsigned int' data-ref="57Reg">Reg</dfn> = <a class="local col6 ref" href="#56Use" title='Use' data-ref="56Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>    <i>// Handle physical registers that we need to track; this is mostly relevant</i></td></tr>
<tr><th id="278">278</th><td><i>    // for VCC, which can appear as the (implicit) input of a uniform branch,</i></td></tr>
<tr><th id="279">279</th><td><i>    // e.g. when a loop counter is stored in a VGPR.</i></td></tr>
<tr><th id="280">280</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg">Reg</a>)) {</td></tr>
<tr><th id="281">281</th><td>      <b>if</b> (Reg == AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="282">282</th><td>        <b>continue</b>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCRegUnitIterator&apos;"><dfn class="local col8 decl" id="58RegUnit" title='RegUnit' data-type='llvm::MCRegUnitIterator' data-ref="58RegUnit">RegUnit</dfn></span>(Reg, TRI); RegUnit.isValid(); ++RegUnit) {</td></tr>
<tr><th id="285">285</th><td>        <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col9 decl" id="59LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="59LR">LR</dfn> = LIS-&gt;getRegUnit(*RegUnit);</td></tr>
<tr><th id="286">286</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="60Value" title='Value' data-type='const llvm::VNInfo *' data-ref="60Value">Value</dfn> = <a class="local col9 ref" href="#59LR" title='LR' data-ref="59LR">LR</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a>)).<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="287">287</th><td>        <b>if</b> (!<a class="local col0 ref" href="#60Value" title='Value' data-ref="60Value">Value</a>)</td></tr>
<tr><th id="288">288</th><td>          <b>continue</b>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>        <i>// Since we're in machine SSA, we do not need to track physical</i></td></tr>
<tr><th id="291">291</th><td><i>        // registers across basic blocks.</i></td></tr>
<tr><th id="292">292</th><td>        <b>if</b> (<a class="local col0 ref" href="#60Value" title='Value' data-ref="60Value">Value</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>())</td></tr>
<tr><th id="293">293</th><td>          <b>continue</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#60Value" title='Value' data-ref="60Value">Value</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>)</span>, <a class="local col4 ref" href="#54Flag" title='Flag' data-ref="54Flag">Flag</a>,</td></tr>
<tr><th id="296">296</th><td>                        <span class='refarg'><a class="local col5 ref" href="#55Worklist" title='Worklist' data-ref="55Worklist">Worklist</a></span>);</td></tr>
<tr><th id="297">297</th><td>      }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>      <b>continue</b>;</td></tr>
<tr><th id="300">300</th><td>    }</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="61DefMI">DefMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsEj" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj">def_instructions</a>(<a class="local col6 ref" href="#56Use" title='Use' data-ref="56Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="303">303</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'><a class="local col1 ref" href="#61DefMI" title='DefMI' data-ref="61DefMI">DefMI</a></span>, <a class="local col4 ref" href="#54Flag" title='Flag' data-ref="54Flag">Flag</a>, <span class='refarg'><a class="local col5 ref" href="#55Worklist" title='Worklist' data-ref="55Worklist">Worklist</a></span>);</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td>}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">// Scan instructions to determine which ones require an Exact execmask and</i></td></tr>
<tr><th id="308">308</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">// which ones seed WQM requirements.</i></td></tr>
<tr><th id="309">309</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::scanInstructions' data-type='char (anonymous namespace)::SIWholeQuadMode::scanInstructions(llvm::MachineFunction &amp; MF, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">scanInstructions</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="62MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="62MF">MF</dfn>,</td></tr>
<tr><th id="310">310</th><td>                                       <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col3 decl" id="63Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="63Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="311">311</th><td>  <em>char</em> <dfn class="local col4 decl" id="64GlobalFlags" title='GlobalFlags' data-type='char' data-ref="64GlobalFlags">GlobalFlags</dfn> = <var>0</var>;</td></tr>
<tr><th id="312">312</th><td>  <em>bool</em> <dfn class="local col5 decl" id="65WQMOutputs" title='WQMOutputs' data-type='bool' data-ref="65WQMOutputs">WQMOutputs</dfn> = <a class="local col2 ref" href="#62MF" title='MF' data-ref="62MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-ps-wqm-outputs"</q>);</td></tr>
<tr><th id="313">313</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="66SetInactiveInstrs" title='SetInactiveInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="66SetInactiveInstrs">SetInactiveInstrs</dfn>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <i>// We need to visit the basic blocks in reverse post-order so that we visit</i></td></tr>
<tr><th id="316">316</th><td><i>  // defs before uses, in particular so that we don't accidentally mark an</i></td></tr>
<tr><th id="317">317</th><td><i>  // instruction as needing e.g. WQM before visiting it and realizing it needs</i></td></tr>
<tr><th id="318">318</th><td><i>  // WQM disabled.</i></td></tr>
<tr><th id="319">319</th><td>  <a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *&gt; <dfn class="local col7 decl" id="67RPOT" title='RPOT' data-type='ReversePostOrderTraversal&lt;llvm::MachineFunction *&gt;' data-ref="67RPOT">RPOT</dfn><a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a>&amp;<a class="local col2 ref" href="#62MF" title='MF' data-ref="62MF">MF</a>);</td></tr>
<tr><th id="320">320</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="68BI" title='BI' data-type='std::reverse_iterator&lt;__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt; &gt;' data-ref="68BI">BI</dfn> = <a class="local col7 ref" href="#67RPOT" title='RPOT' data-ref="67RPOT">RPOT</a>.<a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal5beginEv" title='llvm::ReversePostOrderTraversal::begin' data-ref="_ZN4llvm25ReversePostOrderTraversal5beginEv">begin</a>(), <dfn class="local col9 decl" id="69BE" title='BE' data-type='std::reverse_iterator&lt;__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt; &gt;' data-ref="69BE">BE</dfn> = <a class="local col7 ref" href="#67RPOT" title='RPOT' data-ref="67RPOT">RPOT</a>.<a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal3endEv" title='llvm::ReversePostOrderTraversal::end' data-ref="_ZN4llvm25ReversePostOrderTraversal3endEv">end</a>(); <a class="local col8 ref" href="#68BI" title='BI' data-ref="68BI">BI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col9 ref" href="#69BE" title='BE' data-ref="69BE">BE</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col8 ref" href="#68BI" title='BI' data-ref="68BI">BI</a>) {</td></tr>
<tr><th id="321">321</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="70MBB">MBB</dfn> = *<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col8 ref" href="#68BI" title='BI' data-ref="68BI">BI</a>;</td></tr>
<tr><th id="322">322</th><td>    <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo">BlockInfo</a> &amp;<dfn class="local col1 decl" id="71BBI" title='BBI' data-type='(anonymous namespace)::BlockInfo &amp;' data-ref="71BBI">BBI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>]</a>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="72II" title='II' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="72II">II</dfn> = <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col3 decl" id="73IE" title='IE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="73IE">IE</dfn> = <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col2 ref" href="#72II" title='II' data-ref="72II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#73IE" title='IE' data-ref="73IE">IE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#72II" title='II' data-ref="72II">II</a>) {</td></tr>
<tr><th id="325">325</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="74MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72II" title='II' data-ref="72II">II</a>;</td></tr>
<tr><th id="326">326</th><td>      <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo">InstrInfo</a> &amp;<dfn class="local col5 decl" id="75III" title='III' data-type='(anonymous namespace)::InstrInfo &amp;' data-ref="75III">III</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>]</a>;</td></tr>
<tr><th id="327">327</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="76Opcode" title='Opcode' data-type='unsigned int' data-ref="76Opcode">Opcode</dfn> = <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="328">328</th><td>      <em>char</em> <dfn class="local col7 decl" id="77Flags" title='Flags' data-type='char' data-ref="77Flags">Flags</dfn> = <var>0</var>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo5isWQMEt" title='llvm::SIInstrInfo::isWQM' data-ref="_ZNK4llvm11SIInstrInfo5isWQMEt">isWQM</a>(<a class="local col6 ref" href="#76Opcode" title='Opcode' data-ref="76Opcode">Opcode</a>)) {</td></tr>
<tr><th id="331">331</th><td>        <i>// Sampling instructions don't need to produce results for all pixels</i></td></tr>
<tr><th id="332">332</th><td><i>        // in a quad, they just require all inputs of a quad to have been</i></td></tr>
<tr><th id="333">333</th><td><i>        // computed for derivatives.</i></td></tr>
<tr><th id="334">334</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</a>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>, <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>, <span class='refarg'><a class="local col3 ref" href="#63Worklist" title='Worklist' data-ref="63Worklist">Worklist</a></span>);</td></tr>
<tr><th id="335">335</th><td>        <a class="local col4 ref" href="#64GlobalFlags" title='GlobalFlags' data-ref="64GlobalFlags">GlobalFlags</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="336">336</th><td>        <b>continue</b>;</td></tr>
<tr><th id="337">337</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#76Opcode" title='Opcode' data-ref="76Opcode">Opcode</a> == <span class="namespace"><span class='error' title="no member named &apos;WQM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::SIInstrFlags::WQM&apos;?">AMDGPU</span>::<a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::WQM" title='llvm::SIInstrFlags::WQM' data-ref="llvm::SIInstrFlags::WQM">WQM</a></span>) {</td></tr>
<tr><th id="338">338</th><td>        <i>// The WQM intrinsic requires its output to have all the helper lanes</i></td></tr>
<tr><th id="339">339</th><td><i>        // correct, so we need it to be in WQM.</i></td></tr>
<tr><th id="340">340</th><td>        <a class="local col7 ref" href="#77Flags" title='Flags' data-ref="77Flags">Flags</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="341">341</th><td>        <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs">LowerToCopyInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>);</td></tr>
<tr><th id="342">342</th><td>      } <b>else</b> <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">WWM</span>) {</td></tr>
<tr><th id="343">343</th><td>        <i>// The WWM intrinsic doesn't make the same guarantee, and plus it needs</i></td></tr>
<tr><th id="344">344</th><td><i>        // to be executed in WQM or Exact so that its copy doesn't clobber</i></td></tr>
<tr><th id="345">345</th><td><i>        // inactive lanes.</i></td></tr>
<tr><th id="346">346</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</a>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>, <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>, <span class='refarg'><a class="local col3 ref" href="#63Worklist" title='Worklist' data-ref="63Worklist">Worklist</a></span>);</td></tr>
<tr><th id="347">347</th><td>        <a class="local col4 ref" href="#64GlobalFlags" title='GlobalFlags' data-ref="64GlobalFlags">GlobalFlags</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>;</td></tr>
<tr><th id="348">348</th><td>        <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs">LowerToCopyInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>);</td></tr>
<tr><th id="349">349</th><td>        <b>continue</b>;</td></tr>
<tr><th id="350">350</th><td>      } <b>else</b> <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;V_SET_INACTIVE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SET_INACTIVE_B32</span> ||</td></tr>
<tr><th id="351">351</th><td>                 Opcode == AMDGPU::<span class='error' title="no member named &apos;V_SET_INACTIVE_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SET_INACTIVE_B64</span>) {</td></tr>
<tr><th id="352">352</th><td>        <a class="local col5 ref" href="#75III" title='III' data-ref="75III">III</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Disabled">Disabled</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>;</td></tr>
<tr><th id="353">353</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="78Inactive" title='Inactive' data-type='llvm::MachineOperand &amp;' data-ref="78Inactive">Inactive</dfn> = <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="354">354</th><td>        <b>if</b> (<a class="local col8 ref" href="#78Inactive" title='Inactive' data-ref="78Inactive">Inactive</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="355">355</th><td>          <b>if</b> (<a class="local col8 ref" href="#78Inactive" title='Inactive' data-ref="78Inactive">Inactive</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="356">356</th><td>            <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs">LowerToCopyInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>);</td></tr>
<tr><th id="357">357</th><td>          } <b>else</b> {</td></tr>
<tr><th id="358">358</th><td>            <em>unsigned</em> <dfn class="local col9 decl" id="79Reg" title='Reg' data-type='unsigned int' data-ref="79Reg">Reg</dfn> = <a class="local col8 ref" href="#78Inactive" title='Inactive' data-ref="78Inactive">Inactive</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="359">359</th><td>            <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg">Reg</a>)) {</td></tr>
<tr><th id="360">360</th><td>              <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="80DefMI">DefMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsEj" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj">def_instructions</a>(<a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg">Reg</a>))</td></tr>
<tr><th id="361">361</th><td>                <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'><a class="local col0 ref" href="#80DefMI" title='DefMI' data-ref="80DefMI">DefMI</a></span>, <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>, <span class='refarg'><a class="local col3 ref" href="#63Worklist" title='Worklist' data-ref="63Worklist">Worklist</a></span>);</td></tr>
<tr><th id="362">362</th><td>            }</td></tr>
<tr><th id="363">363</th><td>          }</td></tr>
<tr><th id="364">364</th><td>        }</td></tr>
<tr><th id="365">365</th><td>        <a class="local col6 ref" href="#66SetInactiveInstrs" title='SetInactiveInstrs' data-ref="66SetInactiveInstrs">SetInactiveInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>);</td></tr>
<tr><th id="366">366</th><td>        <b>continue</b>;</td></tr>
<tr><th id="367">367</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDisableWQM' data-ref="_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE">isDisableWQM</a>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>)) {</td></tr>
<tr><th id="368">368</th><td>        <a class="local col1 ref" href="#71BBI" title='BBI' data-ref="71BBI">BBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::Needs">Needs</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>;</td></tr>
<tr><th id="369">369</th><td>        <b>if</b> (!(<a class="local col1 ref" href="#71BBI" title='BBI' data-ref="71BBI">BBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>)) {</td></tr>
<tr><th id="370">370</th><td>          <a class="local col1 ref" href="#71BBI" title='BBI' data-ref="71BBI">BBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>;</td></tr>
<tr><th id="371">371</th><td>          <a class="local col3 ref" href="#63Worklist" title='Worklist' data-ref="63Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE"></a>&amp;<a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>);</td></tr>
<tr><th id="372">372</th><td>        }</td></tr>
<tr><th id="373">373</th><td>        <a class="local col4 ref" href="#64GlobalFlags" title='GlobalFlags' data-ref="64GlobalFlags">GlobalFlags</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>;</td></tr>
<tr><th id="374">374</th><td>        <a class="local col5 ref" href="#75III" title='III' data-ref="75III">III</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Disabled">Disabled</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>;</td></tr>
<tr><th id="375">375</th><td>        <b>continue</b>;</td></tr>
<tr><th id="376">376</th><td>      } <b>else</b> {</td></tr>
<tr><th id="377">377</th><td>        <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;SI_PS_LIVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_PS_LIVE</span>) {</td></tr>
<tr><th id="378">378</th><td>          <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries">LiveMaskQueries</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>);</td></tr>
<tr><th id="379">379</th><td>        } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#65WQMOutputs" title='WQMOutputs' data-ref="65WQMOutputs">WQMOutputs</a>) {</td></tr>
<tr><th id="380">380</th><td>          <i>// The function is in machine SSA form, which means that physical</i></td></tr>
<tr><th id="381">381</th><td><i>          // VGPRs correspond to shader inputs and outputs. Inputs are</i></td></tr>
<tr><th id="382">382</th><td><i>          // only used, outputs are only defined.</i></td></tr>
<tr><th id="383">383</th><td>          <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="81MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="81MO">MO</dfn> : <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="384">384</th><td>            <b>if</b> (!<a class="local col1 ref" href="#81MO" title='MO' data-ref="81MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="385">385</th><td>              <b>continue</b>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>            <em>unsigned</em> <dfn class="local col2 decl" id="82Reg" title='Reg' data-type='unsigned int' data-ref="82Reg">Reg</dfn> = <a class="local col1 ref" href="#81MO" title='MO' data-ref="81MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>            <b>if</b> (!TRI-&gt;<span class='error' title="no member named &apos;isVirtualRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isVirtualRegister</span>(Reg) &amp;&amp;</td></tr>
<tr><th id="390">390</th><td>                TRI-&gt;hasVGPRs(TRI-&gt;getPhysRegClass(Reg))) {</td></tr>
<tr><th id="391">391</th><td>              <a class="local col7 ref" href="#77Flags" title='Flags' data-ref="77Flags">Flags</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="392">392</th><td>              <b>break</b>;</td></tr>
<tr><th id="393">393</th><td>            }</td></tr>
<tr><th id="394">394</th><td>          }</td></tr>
<tr><th id="395">395</th><td>        }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>        <b>if</b> (!<a class="local col7 ref" href="#77Flags" title='Flags' data-ref="77Flags">Flags</a>)</td></tr>
<tr><th id="398">398</th><td>          <b>continue</b>;</td></tr>
<tr><th id="399">399</th><td>      }</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'><a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a></span>, <a class="local col7 ref" href="#77Flags" title='Flags' data-ref="77Flags">Flags</a>, <span class='refarg'><a class="local col3 ref" href="#63Worklist" title='Worklist' data-ref="63Worklist">Worklist</a></span>);</td></tr>
<tr><th id="402">402</th><td>      <a class="local col4 ref" href="#64GlobalFlags" title='GlobalFlags' data-ref="64GlobalFlags">GlobalFlags</a> |= <a class="local col7 ref" href="#77Flags" title='Flags' data-ref="77Flags">Flags</a>;</td></tr>
<tr><th id="403">403</th><td>    }</td></tr>
<tr><th id="404">404</th><td>  }</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i>// Mark sure that any SET_INACTIVE instructions are computed in WQM if WQM is</i></td></tr>
<tr><th id="407">407</th><td><i>  // ever used anywhere in the function. This implements the corresponding</i></td></tr>
<tr><th id="408">408</th><td><i>  // semantics of @llvm.amdgcn.set.inactive.</i></td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (<a class="local col4 ref" href="#64GlobalFlags" title='GlobalFlags' data-ref="64GlobalFlags">GlobalFlags</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>) {</td></tr>
<tr><th id="410">410</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83MI" title='MI' data-type='llvm::MachineInstr *' data-ref="83MI">MI</dfn> : <a class="local col6 ref" href="#66SetInactiveInstrs" title='SetInactiveInstrs' data-ref="66SetInactiveInstrs">SetInactiveInstrs</a>)</td></tr>
<tr><th id="411">411</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'>*<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a></span>, <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>, <span class='refarg'><a class="local col3 ref" href="#63Worklist" title='Worklist' data-ref="63Worklist">Worklist</a></span>);</td></tr>
<tr><th id="412">412</th><td>  }</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <a class="local col4 ref" href="#64GlobalFlags" title='GlobalFlags' data-ref="64GlobalFlags">GlobalFlags</a>;</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateInstruction' data-type='void (anonymous namespace)::SIWholeQuadMode::propagateInstruction(llvm::MachineInstr &amp; MI, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE">propagateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI">MI</dfn>,</td></tr>
<tr><th id="418">418</th><td>                                           <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt;&amp; <dfn class="local col5 decl" id="85Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="85Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="419">419</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="86MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="86MBB">MBB</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="420">420</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo">InstrInfo</a> <dfn class="local col7 decl" id="87II" title='II' data-type='(anonymous namespace)::InstrInfo' data-ref="87II">II</dfn> = <a class="tu ref fake" href="#125" title='(anonymous namespace)::InstrInfo::InstrInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_19InstrInfoC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>]</a>; <i>// take a copy to prevent dangling references</i></td></tr>
<tr><th id="421">421</th><td>  <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo">BlockInfo</a> &amp;<dfn class="local col8 decl" id="88BI" title='BI' data-type='(anonymous namespace)::BlockInfo &amp;' data-ref="88BI">BI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB">MBB</a>]</a>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <i>// Control flow-type instructions and stores to temporary memory that are</i></td></tr>
<tr><th id="424">424</th><td><i>  // followed by WQM computations must themselves be in WQM.</i></td></tr>
<tr><th id="425">425</th><td>  <b>if</b> ((<a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>) &amp;&amp; !(<a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Disabled">Disabled</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>) &amp;&amp;</td></tr>
<tr><th id="426">426</th><td>      (<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || (<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesVM_CNT' data-ref="_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE">usesVM_CNT</a>(<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>) &amp;&amp; <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()))) {</td></tr>
<tr><th id="427">427</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="428">428</th><td>    <a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="429">429</th><td>  }</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <i>// Propagate to block level</i></td></tr>
<tr><th id="432">432</th><td>  <b>if</b> (<a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>) {</td></tr>
<tr><th id="433">433</th><td>    <a class="local col8 ref" href="#88BI" title='BI' data-ref="88BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::Needs">Needs</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="434">434</th><td>    <b>if</b> (!(<a class="local col8 ref" href="#88BI" title='BI' data-ref="88BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>)) {</td></tr>
<tr><th id="435">435</th><td>      <a class="local col8 ref" href="#88BI" title='BI' data-ref="88BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="436">436</th><td>      <a class="local col5 ref" href="#85Worklist" title='Worklist' data-ref="85Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE"></a><a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB">MBB</a>);</td></tr>
<tr><th id="437">437</th><td>    }</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <i>// Propagate backwards within block</i></td></tr>
<tr><th id="441">441</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89PrevMI" title='PrevMI' data-type='llvm::MachineInstr *' data-ref="89PrevMI"><a class="local col9 ref" href="#89PrevMI" title='PrevMI' data-ref="89PrevMI">PrevMI</a></dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getPrevNodeEv" title='llvm::ilist_node_with_parent::getPrevNode' data-ref="_ZN4llvm22ilist_node_with_parent11getPrevNodeEv">getPrevNode</a>()) {</td></tr>
<tr><th id="442">442</th><td>    <em>char</em> <dfn class="local col0 decl" id="90InNeeds" title='InNeeds' data-type='char' data-ref="90InNeeds">InNeeds</dfn> = (<a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> &amp; ~<a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>) | <a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a>;</td></tr>
<tr><th id="443">443</th><td>    <b>if</b> (!<a class="local col9 ref" href="#89PrevMI" title='PrevMI' data-ref="89PrevMI">PrevMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="444">444</th><td>      <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo">InstrInfo</a> &amp;<dfn class="local col1 decl" id="91PrevII" title='PrevII' data-type='(anonymous namespace)::InstrInfo &amp;' data-ref="91PrevII">PrevII</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col9 ref" href="#89PrevMI" title='PrevMI' data-ref="89PrevMI">PrevMI</a>]</a>;</td></tr>
<tr><th id="445">445</th><td>      <b>if</b> ((<a class="local col1 ref" href="#91PrevII" title='PrevII' data-ref="91PrevII">PrevII</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a> | <a class="local col0 ref" href="#90InNeeds" title='InNeeds' data-ref="90InNeeds">InNeeds</a>) != <a class="local col1 ref" href="#91PrevII" title='PrevII' data-ref="91PrevII">PrevII</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a>) {</td></tr>
<tr><th id="446">446</th><td>        <a class="local col1 ref" href="#91PrevII" title='PrevII' data-ref="91PrevII">PrevII</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a> |= <a class="local col0 ref" href="#90InNeeds" title='InNeeds' data-ref="90InNeeds">InNeeds</a>;</td></tr>
<tr><th id="447">447</th><td>        <a class="local col5 ref" href="#85Worklist" title='Worklist' data-ref="85Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE"></a><a class="local col9 ref" href="#89PrevMI" title='PrevMI' data-ref="89PrevMI">PrevMI</a>);</td></tr>
<tr><th id="448">448</th><td>      }</td></tr>
<tr><th id="449">449</th><td>    }</td></tr>
<tr><th id="450">450</th><td>  }</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i>// Propagate WQM flag to instruction inputs</i></td></tr>
<tr><th id="453">453</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(II.Needs &amp; StateExact)) ? void (0) : __assert_fail (&quot;!(II.Needs &amp; StateExact)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp&quot;, 453, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>));</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <b>if</b> (<a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> != <var>0</var>)</td></tr>
<tr><th id="456">456</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</a>(<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>, <a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a>, <span class='refarg'><a class="local col5 ref" href="#85Worklist" title='Worklist' data-ref="85Worklist">Worklist</a></span>);</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <i>// Ensure we process a block containing WWM, even if it does not require any</i></td></tr>
<tr><th id="459">459</th><td><i>  // WQM transitions.</i></td></tr>
<tr><th id="460">460</th><td>  <b>if</b> (<a class="local col7 ref" href="#87II" title='II' data-ref="87II">II</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>)</td></tr>
<tr><th id="461">461</th><td>    <a class="local col8 ref" href="#88BI" title='BI' data-ref="88BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::Needs">Needs</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>;</td></tr>
<tr><th id="462">462</th><td>}</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateBlock' data-type='void (anonymous namespace)::SIWholeQuadMode::propagateBlock(llvm::MachineBasicBlock &amp; MBB, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE">propagateBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="92MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="92MBB">MBB</dfn>,</td></tr>
<tr><th id="465">465</th><td>                                     <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt;&amp; <dfn class="local col3 decl" id="93Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="93Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="466">466</th><td>  <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo">BlockInfo</a> <dfn class="local col4 decl" id="94BI" title='BI' data-type='(anonymous namespace)::BlockInfo' data-ref="94BI">BI</dfn> = <a class="tu ref fake" href="#131" title='(anonymous namespace)::BlockInfo::BlockInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_19BlockInfoC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>]</a>; <i>// Make a copy to prevent dangling references.</i></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <i>// Propagate through instructions</i></td></tr>
<tr><th id="469">469</th><td>  <b>if</b> (!<a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) {</td></tr>
<tr><th id="470">470</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="95LastMI" title='LastMI' data-type='llvm::MachineInstr *' data-ref="95LastMI">LastMI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>();</td></tr>
<tr><th id="471">471</th><td>    <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo">InstrInfo</a> &amp;<dfn class="local col6 decl" id="96LastII" title='LastII' data-type='(anonymous namespace)::InstrInfo &amp;' data-ref="96LastII">LastII</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#95LastMI" title='LastMI' data-ref="95LastMI">LastMI</a>]</a>;</td></tr>
<tr><th id="472">472</th><td>    <b>if</b> ((<a class="local col6 ref" href="#96LastII" title='LastII' data-ref="96LastII">LastII</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a> | <a class="local col4 ref" href="#94BI" title='BI' data-ref="94BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a>) != <a class="local col6 ref" href="#96LastII" title='LastII' data-ref="96LastII">LastII</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a>) {</td></tr>
<tr><th id="473">473</th><td>      <a class="local col6 ref" href="#96LastII" title='LastII' data-ref="96LastII">LastII</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a> |= <a class="local col4 ref" href="#94BI" title='BI' data-ref="94BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a>;</td></tr>
<tr><th id="474">474</th><td>      <a class="local col3 ref" href="#93Worklist" title='Worklist' data-ref="93Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE"></a><a class="local col5 ref" href="#95LastMI" title='LastMI' data-ref="95LastMI">LastMI</a>);</td></tr>
<tr><th id="475">475</th><td>    }</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i>// Predecessor blocks must provide for our WQM/Exact needs.</i></td></tr>
<tr><th id="479">479</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="97Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="97Pred">Pred</dfn> : <a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="480">480</th><td>    <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo">BlockInfo</a> &amp;<dfn class="local col8 decl" id="98PredBI" title='PredBI' data-type='(anonymous namespace)::BlockInfo &amp;' data-ref="98PredBI">PredBI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#97Pred" title='Pred' data-ref="97Pred">Pred</a>]</a>;</td></tr>
<tr><th id="481">481</th><td>    <b>if</b> ((<a class="local col8 ref" href="#98PredBI" title='PredBI' data-ref="98PredBI">PredBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a> | <a class="local col4 ref" href="#94BI" title='BI' data-ref="94BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a>) == <a class="local col8 ref" href="#98PredBI" title='PredBI' data-ref="98PredBI">PredBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a>)</td></tr>
<tr><th id="482">482</th><td>      <b>continue</b>;</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>    <a class="local col8 ref" href="#98PredBI" title='PredBI' data-ref="98PredBI">PredBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a> |= <a class="local col4 ref" href="#94BI" title='BI' data-ref="94BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a>;</td></tr>
<tr><th id="485">485</th><td>    <a class="local col8 ref" href="#98PredBI" title='PredBI' data-ref="98PredBI">PredBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a> |= <a class="local col4 ref" href="#94BI" title='BI' data-ref="94BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a>;</td></tr>
<tr><th id="486">486</th><td>    <a class="local col3 ref" href="#93Worklist" title='Worklist' data-ref="93Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE"></a><a class="local col7 ref" href="#97Pred" title='Pred' data-ref="97Pred">Pred</a>);</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <i>// All successors must be prepared to accept the same set of WQM/Exact data.</i></td></tr>
<tr><th id="490">490</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="99Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="99Succ">Succ</dfn> : <a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="491">491</th><td>    <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo">BlockInfo</a> &amp;<dfn class="local col0 decl" id="100SuccBI" title='SuccBI' data-type='(anonymous namespace)::BlockInfo &amp;' data-ref="100SuccBI">SuccBI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col9 ref" href="#99Succ" title='Succ' data-ref="99Succ">Succ</a>]</a>;</td></tr>
<tr><th id="492">492</th><td>    <b>if</b> ((<a class="local col0 ref" href="#100SuccBI" title='SuccBI' data-ref="100SuccBI">SuccBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a> | <a class="local col4 ref" href="#94BI" title='BI' data-ref="94BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a>) == <a class="local col0 ref" href="#100SuccBI" title='SuccBI' data-ref="100SuccBI">SuccBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a>)</td></tr>
<tr><th id="493">493</th><td>      <b>continue</b>;</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>    <a class="local col0 ref" href="#100SuccBI" title='SuccBI' data-ref="100SuccBI">SuccBI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a> |= <a class="local col4 ref" href="#94BI" title='BI' data-ref="94BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a>;</td></tr>
<tr><th id="496">496</th><td>    <a class="local col3 ref" href="#93Worklist" title='Worklist' data-ref="93Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE"></a><a class="local col9 ref" href="#99Succ" title='Succ' data-ref="99Succ">Succ</a>);</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td>}</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::analyzeFunction' data-type='char (anonymous namespace)::SIWholeQuadMode::analyzeFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE">analyzeFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="101MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="101MF">MF</dfn>) {</td></tr>
<tr><th id="501">501</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="102Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt;' data-ref="102Worklist">Worklist</dfn>;</td></tr>
<tr><th id="502">502</th><td>  <em>char</em> <dfn class="local col3 decl" id="103GlobalFlags" title='GlobalFlags' data-type='char' data-ref="103GlobalFlags">GlobalFlags</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::scanInstructions' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">scanInstructions</a>(<span class='refarg'><a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF">MF</a></span>, <span class='refarg'><a class="local col2 ref" href="#102Worklist" title='Worklist' data-ref="102Worklist">Worklist</a></span>);</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <b>while</b> (!<a class="local col2 ref" href="#102Worklist" title='Worklist' data-ref="102Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-use='c' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="505">505</th><td>    <a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem">WorkItem</a> <dfn class="local col4 decl" id="104WI" title='WI' data-type='(anonymous namespace)::WorkItem' data-ref="104WI">WI</dfn> = <a class="tu ref fake" href="#137" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1ERKS0_"></a><a class="local col2 ref" href="#102Worklist" title='Worklist' data-ref="102Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-use='c' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="506">506</th><td>    <a class="local col2 ref" href="#102Worklist" title='Worklist' data-ref="102Worklist">Worklist</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-use='c' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>    <b>if</b> (<a class="local col4 ref" href="#104WI" title='WI' data-ref="104WI">WI</a>.<a class="tu ref" href="#(anonymousnamespace)::WorkItem::MI" title='(anonymous namespace)::WorkItem::MI' data-use='r' data-ref="(anonymousnamespace)::WorkItem::MI">MI</a>)</td></tr>
<tr><th id="509">509</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE">propagateInstruction</a>(<span class='refarg'>*<a class="local col4 ref" href="#104WI" title='WI' data-ref="104WI">WI</a>.<a class="tu ref" href="#(anonymousnamespace)::WorkItem::MI" title='(anonymous namespace)::WorkItem::MI' data-use='r' data-ref="(anonymousnamespace)::WorkItem::MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#102Worklist" title='Worklist' data-ref="102Worklist">Worklist</a></span>);</td></tr>
<tr><th id="510">510</th><td>    <b>else</b></td></tr>
<tr><th id="511">511</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE">propagateBlock</a>(<span class='refarg'>*<a class="local col4 ref" href="#104WI" title='WI' data-ref="104WI">WI</a>.<a class="tu ref" href="#(anonymousnamespace)::WorkItem::MBB" title='(anonymous namespace)::WorkItem::MBB' data-use='r' data-ref="(anonymousnamespace)::WorkItem::MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#102Worklist" title='Worklist' data-ref="102Worklist">Worklist</a></span>);</td></tr>
<tr><th id="512">512</th><td>  }</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <b>return</b> <a class="local col3 ref" href="#103GlobalFlags" title='GlobalFlags' data-ref="103GlobalFlags">GlobalFlags</a>;</td></tr>
<tr><th id="515">515</th><td>}</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE">/// Whether<span class="command"> \p</span> <span class="arg">MI</span> really requires the exec state computed during analysis.</i></td></tr>
<tr><th id="518">518</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="519">519</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE">/// Scalar instructions must occasionally be marked WQM for correct propagation</i></td></tr>
<tr><th id="520">520</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE">/// (e.g. thread masks leading up to branches), but when it comes to actual</i></td></tr>
<tr><th id="521">521</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE">/// execution, they don't care about EXEC.</i></td></tr>
<tr><th id="522">522</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIWholeQuadMode::requiresCorrectState' data-type='bool (anonymous namespace)::SIWholeQuadMode::requiresCorrectState(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE">requiresCorrectState</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="105MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="105MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="524">524</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <i>// Skip instructions that are not affected by EXEC</i></td></tr>
<tr><th id="527">527</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo12isScalarUnitERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isScalarUnit' data-ref="_ZN4llvm11SIInstrInfo12isScalarUnitERKNS_12MachineInstrE">isScalarUnit</a>(<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>))</td></tr>
<tr><th id="528">528</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i>// Generic instructions such as COPY will either disappear by register</i></td></tr>
<tr><th id="531">531</th><td><i>  // coalescing or be lowered to SALU or VALU instructions.</i></td></tr>
<tr><th id="532">532</th><td>  <b>if</b> (<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>()) {</td></tr>
<tr><th id="533">533</th><td>    <b>if</b> (<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() &gt;= <var>1</var>) {</td></tr>
<tr><th id="534">534</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="106Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="106Op">Op</dfn> = <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="535">535</th><td>      <b>if</b> (<a class="local col6 ref" href="#106Op" title='Op' data-ref="106Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="536">536</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</a>(*<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI">MRI</a>, <a class="local col6 ref" href="#106Op" title='Op' data-ref="106Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="537">537</th><td>          <i>// SGPR instructions are not affected by EXEC</i></td></tr>
<tr><th id="538">538</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="539">539</th><td>        }</td></tr>
<tr><th id="540">540</th><td>      }</td></tr>
<tr><th id="541">541</th><td>    }</td></tr>
<tr><th id="542">542</th><td>  }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="545">545</th><td>}</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="548">548</th><td><a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIWholeQuadMode::saveSCC' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIWholeQuadMode::saveSCC(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">saveSCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="107MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="107MBB">MBB</dfn>,</td></tr>
<tr><th id="549">549</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="108Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="108Before">Before</dfn>) {</td></tr>
<tr><th id="550">550</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109SaveReg" title='SaveReg' data-type='unsigned int' data-ref="109SaveReg">SaveReg</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110Save" title='Save' data-type='llvm::MachineInstr *' data-ref="110Save">Save</dfn> =</td></tr>
<tr><th id="553">553</th><td>      BuildMI(MBB, Before, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), SaveReg)</td></tr>
<tr><th id="554">554</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>);</td></tr>
<tr><th id="555">555</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="111Restore" title='Restore' data-type='llvm::MachineInstr *' data-ref="111Restore">Restore</dfn> =</td></tr>
<tr><th id="556">556</th><td>      BuildMI(MBB, Before, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>)</td></tr>
<tr><th id="557">557</th><td>          .addReg(SaveReg);</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col0 ref" href="#110Save" title='Save' data-ref="110Save">Save</a></span>);</td></tr>
<tr><th id="560">560</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#111Restore" title='Restore' data-ref="111Restore">Restore</a></span>);</td></tr>
<tr><th id="561">561</th><td>  LIS-&gt;createAndComputeVirtRegInterval(SaveReg);</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#111Restore" title='Restore' data-ref="111Restore">Restore</a>;</td></tr>
<tr><th id="564">564</th><td>}</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">// Return an iterator in the (inclusive) range [First, Last] at which</i></td></tr>
<tr><th id="567">567</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">// instructions can be safely inserted, keeping in mind that some of the</i></td></tr>
<tr><th id="568">568</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">// instructions we want to add necessarily clobber SCC.</i></td></tr>
<tr><th id="569">569</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb" title='(anonymous namespace)::SIWholeQuadMode::prepareInsertion' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIWholeQuadMode::prepareInsertion(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator First, MachineBasicBlock::iterator Last, bool PreferLast, bool SaveSCC)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">prepareInsertion</dfn>(</td></tr>
<tr><th id="570">570</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="112MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="112MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="113First" title='First' data-type='MachineBasicBlock::iterator' data-ref="113First">First</dfn>,</td></tr>
<tr><th id="571">571</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="114Last" title='Last' data-type='MachineBasicBlock::iterator' data-ref="114Last">Last</dfn>, <em>bool</em> <dfn class="local col5 decl" id="115PreferLast" title='PreferLast' data-type='bool' data-ref="115PreferLast">PreferLast</dfn>, <em>bool</em> <dfn class="local col6 decl" id="116SaveSCC" title='SaveSCC' data-type='bool' data-ref="116SaveSCC">SaveSCC</dfn>) {</td></tr>
<tr><th id="572">572</th><td>  <b>if</b> (!<a class="local col6 ref" href="#116SaveSCC" title='SaveSCC' data-ref="116SaveSCC">SaveSCC</a>)</td></tr>
<tr><th id="573">573</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#115PreferLast" title='PreferLast' data-ref="115PreferLast">PreferLast</a> ? <a class="local col4 ref" href="#114Last" title='Last' data-ref="114Last">Last</a> : <a class="local col3 ref" href="#113First" title='First' data-ref="113First">First</a>;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col7 decl" id="117LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="117LR">LR</dfn> = LIS-&gt;getRegUnit(*MCRegUnitIterator(AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>, TRI));</td></tr>
<tr><th id="576">576</th><td>  <em>auto</em> <dfn class="local col8 decl" id="118MBBE" title='MBBE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="118MBBE">MBBE</dfn> = <a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="577">577</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="119FirstIdx" title='FirstIdx' data-type='llvm::SlotIndex' data-ref="119FirstIdx">FirstIdx</dfn> = <a class="local col3 ref" href="#113First" title='First' data-ref="113First">First</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#118MBBE" title='MBBE' data-ref="118MBBE">MBBE</a> ? <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#113First" title='First' data-ref="113First">First</a>)</td></tr>
<tr><th id="578">578</th><td>                                     : <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(&amp;<a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB">MBB</a>);</td></tr>
<tr><th id="579">579</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="120LastIdx" title='LastIdx' data-type='llvm::SlotIndex' data-ref="120LastIdx">LastIdx</dfn> =</td></tr>
<tr><th id="580">580</th><td>      <a class="local col4 ref" href="#114Last" title='Last' data-ref="114Last">Last</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#118MBBE" title='MBBE' data-ref="118MBBE">MBBE</a> ? <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#114Last" title='Last' data-ref="114Last">Last</a>) : <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(&amp;<a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB">MBB</a>);</td></tr>
<tr><th id="581">581</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="121Idx" title='Idx' data-type='llvm::SlotIndex' data-ref="121Idx">Idx</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#115PreferLast" title='PreferLast' data-ref="115PreferLast">PreferLast</a> ? <a class="local col0 ref" href="#120LastIdx" title='LastIdx' data-ref="120LastIdx">LastIdx</a> : <a class="local col9 ref" href="#119FirstIdx" title='FirstIdx' data-ref="119FirstIdx">FirstIdx</a>;</td></tr>
<tr><th id="582">582</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> *<dfn class="local col2 decl" id="122S" title='S' data-type='const LiveRange::Segment *' data-ref="122S">S</dfn>;</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <b>for</b> (;;) {</td></tr>
<tr><th id="585">585</th><td>    S = LR.getSegmentContaining(Idx);</td></tr>
<tr><th id="586">586</th><td>    <b>if</b> (!<a class="local col2 ref" href="#122S" title='S' data-ref="122S">S</a>)</td></tr>
<tr><th id="587">587</th><td>      <b>break</b>;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>    <b>if</b> (<a class="local col5 ref" href="#115PreferLast" title='PreferLast' data-ref="115PreferLast">PreferLast</a>) {</td></tr>
<tr><th id="590">590</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="123Next" title='Next' data-type='llvm::SlotIndex' data-ref="123Next">Next</dfn> = <a class="local col2 ref" href="#122S" title='S' data-ref="122S">S</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="591">591</th><td>      <b>if</b> (<a class="local col3 ref" href="#123Next" title='Next' data-ref="123Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#119FirstIdx" title='FirstIdx' data-ref="119FirstIdx">FirstIdx</a>)</td></tr>
<tr><th id="592">592</th><td>        <b>break</b>;</td></tr>
<tr><th id="593">593</th><td>      <a class="local col1 ref" href="#121Idx" title='Idx' data-ref="121Idx">Idx</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col3 ref" href="#123Next" title='Next' data-ref="123Next">Next</a>;</td></tr>
<tr><th id="594">594</th><td>    } <b>else</b> {</td></tr>
<tr><th id="595">595</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="124Next" title='Next' data-type='llvm::SlotIndex' data-ref="124Next">Next</dfn> = <a class="local col2 ref" href="#122S" title='S' data-ref="122S">S</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getNextIndexEv" title='llvm::SlotIndex::getNextIndex' data-ref="_ZNK4llvm9SlotIndex12getNextIndexEv">getNextIndex</a>().<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="596">596</th><td>      <b>if</b> (<a class="local col4 ref" href="#124Next" title='Next' data-ref="124Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#120LastIdx" title='LastIdx' data-ref="120LastIdx">LastIdx</a>)</td></tr>
<tr><th id="597">597</th><td>        <b>break</b>;</td></tr>
<tr><th id="598">598</th><td>      <a class="local col1 ref" href="#121Idx" title='Idx' data-ref="121Idx">Idx</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col4 ref" href="#124Next" title='Next' data-ref="124Next">Next</a>;</td></tr>
<tr><th id="599">599</th><td>    }</td></tr>
<tr><th id="600">600</th><td>  }</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col5 decl" id="125MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="125MBBI">MBBI</dfn>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="126MI" title='MI' data-type='llvm::MachineInstr *' data-ref="126MI"><a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#121Idx" title='Idx' data-ref="121Idx">Idx</a>))</td></tr>
<tr><th id="605">605</th><td>    <a class="local col5 ref" href="#125MBBI" title='MBBI' data-ref="125MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>;</td></tr>
<tr><th id="606">606</th><td>  <b>else</b> {</td></tr>
<tr><th id="607">607</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx == LIS-&gt;getMBBEndIdx(&amp;MBB)) ? void (0) : __assert_fail (&quot;Idx == LIS-&gt;getMBBEndIdx(&amp;MBB)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp&quot;, 607, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#121Idx" title='Idx' data-ref="121Idx">Idx</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(&amp;<a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB">MBB</a>));</td></tr>
<tr><th id="608">608</th><td>    <a class="local col5 ref" href="#125MBBI" title='MBBI' data-ref="125MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <b>if</b> (<a class="local col2 ref" href="#122S" title='S' data-ref="122S">S</a>)</td></tr>
<tr><th id="612">612</th><td>    <a class="local col5 ref" href="#125MBBI" title='MBBI' data-ref="125MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIWholeQuadMode::saveSCC' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">saveSCC</a>(<span class='refarg'><a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#125MBBI" title='MBBI' data-ref="125MBBI">MBBI</a>);</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <b>return</b> <a class="local col5 ref" href="#125MBBI" title='MBBI' data-ref="125MBBI">MBBI</a>;</td></tr>
<tr><th id="615">615</th><td>}</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" title='(anonymous namespace)::SIWholeQuadMode::toExact' data-type='void (anonymous namespace)::SIWholeQuadMode::toExact(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SaveWQM, unsigned int LiveMaskReg)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj">toExact</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="127MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="127MBB">MBB</dfn>,</td></tr>
<tr><th id="618">618</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="128Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="128Before">Before</dfn>,</td></tr>
<tr><th id="619">619</th><td>                              <em>unsigned</em> <dfn class="local col9 decl" id="129SaveWQM" title='SaveWQM' data-type='unsigned int' data-ref="129SaveWQM">SaveWQM</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="130LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="130LiveMaskReg">LiveMaskReg</dfn>) {</td></tr>
<tr><th id="620">620</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="131MI" title='MI' data-type='llvm::MachineInstr *' data-ref="131MI">MI</dfn>;</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <b>if</b> (<a class="local col9 ref" href="#129SaveWQM" title='SaveWQM' data-ref="129SaveWQM">SaveWQM</a>) {</td></tr>
<tr><th id="623">623</th><td>    MI = BuildMI(MBB, Before, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_SAVEEXEC_B64</span>),</td></tr>
<tr><th id="624">624</th><td>                 SaveWQM)</td></tr>
<tr><th id="625">625</th><td>             .addReg(LiveMaskReg);</td></tr>
<tr><th id="626">626</th><td>  } <b>else</b> {</td></tr>
<tr><th id="627">627</th><td>    MI = BuildMI(MBB, Before, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>),</td></tr>
<tr><th id="628">628</th><td>                 AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="629">629</th><td>             .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="630">630</th><td>             .addReg(LiveMaskReg);</td></tr>
<tr><th id="631">631</th><td>  }</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#131MI" title='MI' data-ref="131MI">MI</a></span>);</td></tr>
<tr><th id="634">634</th><td>}</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWQM' data-type='void (anonymous namespace)::SIWholeQuadMode::toWQM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SavedWQM)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWQM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="132MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="132MBB">MBB</dfn>,</td></tr>
<tr><th id="637">637</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="133Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="133Before">Before</dfn>,</td></tr>
<tr><th id="638">638</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="134SavedWQM" title='SavedWQM' data-type='unsigned int' data-ref="134SavedWQM">SavedWQM</dfn>) {</td></tr>
<tr><th id="639">639</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="135MI" title='MI' data-type='llvm::MachineInstr *' data-ref="135MI">MI</dfn>;</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <b>if</b> (<a class="local col4 ref" href="#134SavedWQM" title='SavedWQM' data-ref="134SavedWQM">SavedWQM</a>) {</td></tr>
<tr><th id="642">642</th><td>    MI = BuildMI(MBB, Before, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="643">643</th><td>             .addReg(SavedWQM);</td></tr>
<tr><th id="644">644</th><td>  } <b>else</b> {</td></tr>
<tr><th id="645">645</th><td>    MI = BuildMI(MBB, Before, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WQM_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WQM_B64</span>),</td></tr>
<tr><th id="646">646</th><td>                 AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="647">647</th><td>             .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="648">648</th><td>  }</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a></span>);</td></tr>
<tr><th id="651">651</th><td>}</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWWM' data-type='void (anonymous namespace)::SIWholeQuadMode::toWWM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SaveOrig)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWWM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="136MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="136MBB">MBB</dfn>,</td></tr>
<tr><th id="654">654</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="137Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="137Before">Before</dfn>,</td></tr>
<tr><th id="655">655</th><td>                            <em>unsigned</em> <dfn class="local col8 decl" id="138SaveOrig" title='SaveOrig' data-type='unsigned int' data-ref="138SaveOrig">SaveOrig</dfn>) {</td></tr>
<tr><th id="656">656</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="139MI" title='MI' data-type='llvm::MachineInstr *' data-ref="139MI">MI</dfn>;</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SaveOrig) ? void (0) : __assert_fail (&quot;SaveOrig&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp&quot;, 658, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#138SaveOrig" title='SaveOrig' data-ref="138SaveOrig">SaveOrig</a>);</td></tr>
<tr><th id="659">659</th><td>  MI = BuildMI(MBB, Before, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;ENTER_WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">ENTER_WWM</span>), SaveOrig)</td></tr>
<tr><th id="660">660</th><td>           .addImm(-<var>1</var>);</td></tr>
<tr><th id="661">661</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a></span>);</td></tr>
<tr><th id="662">662</th><td>}</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::fromWWM' data-type='void (anonymous namespace)::SIWholeQuadMode::fromWWM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SavedOrig)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">fromWWM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="140MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="140MBB">MBB</dfn>,</td></tr>
<tr><th id="665">665</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="141Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="141Before">Before</dfn>,</td></tr>
<tr><th id="666">666</th><td>                              <em>unsigned</em> <dfn class="local col2 decl" id="142SavedOrig" title='SavedOrig' data-type='unsigned int' data-ref="142SavedOrig">SavedOrig</dfn>) {</td></tr>
<tr><th id="667">667</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="143MI" title='MI' data-type='llvm::MachineInstr *' data-ref="143MI">MI</dfn>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SavedOrig) ? void (0) : __assert_fail (&quot;SavedOrig&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp&quot;, 669, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#142SavedOrig" title='SavedOrig' data-ref="142SavedOrig">SavedOrig</a>);</td></tr>
<tr><th id="670">670</th><td>  MI = BuildMI(MBB, Before, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;EXIT_WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">EXIT_WWM</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="671">671</th><td>           .addReg(SavedOrig);</td></tr>
<tr><th id="672">672</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI">MI</a></span>);</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb" title='(anonymous namespace)::SIWholeQuadMode::processBlock' data-type='void (anonymous namespace)::SIWholeQuadMode::processBlock(llvm::MachineBasicBlock &amp; MBB, unsigned int LiveMaskReg, bool isEntry)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="144MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="144MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="145LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="145LiveMaskReg">LiveMaskReg</dfn>,</td></tr>
<tr><th id="676">676</th><td>                                   <em>bool</em> <dfn class="local col6 decl" id="146isEntry" title='isEntry' data-type='bool' data-ref="146isEntry">isEntry</dfn>) {</td></tr>
<tr><th id="677">677</th><td>  <em>auto</em> <dfn class="local col7 decl" id="147BII" title='BII' data-type='llvm::DenseMapIterator&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;, false&gt;' data-ref="147BII">BII</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB">MBB</a>);</td></tr>
<tr><th id="678">678</th><td>  <b>if</b> (<a class="local col7 ref" href="#147BII" title='BII' data-ref="147BII">BII</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="679">679</th><td>    <b>return</b>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo">BlockInfo</a> &amp;<dfn class="local col8 decl" id="148BI" title='BI' data-type='const (anonymous namespace)::BlockInfo &amp;' data-ref="148BI">BI</dfn> = <a class="local col7 ref" href="#147BII" title='BII' data-ref="147BII">BII</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::second' data-use='r' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <i>// This is a non-entry block that is WQM throughout, so no need to do</i></td></tr>
<tr><th id="684">684</th><td><i>  // anything.</i></td></tr>
<tr><th id="685">685</th><td>  <b>if</b> (!<a class="local col6 ref" href="#146isEntry" title='isEntry' data-ref="146isEntry">isEntry</a> &amp;&amp; <a class="local col8 ref" href="#148BI" title='BI' data-ref="148BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a> &amp;&amp; <a class="local col8 ref" href="#148BI" title='BI' data-ref="148BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a> != <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>)</td></tr>
<tr><th id="686">686</th><td>    <b>return</b>;</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-wqm&quot;)) { dbgs() &lt;&lt; &quot;\nProcessing block &quot; &lt;&lt; printMBBReference(MBB) &lt;&lt; &quot;:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nProcessing block "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB">MBB</a>)</td></tr>
<tr><th id="689">689</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>);</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149SavedWQMReg" title='SavedWQMReg' data-type='unsigned int' data-ref="149SavedWQMReg">SavedWQMReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="692">692</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150SavedNonWWMReg" title='SavedNonWWMReg' data-type='unsigned int' data-ref="150SavedNonWWMReg">SavedNonWWMReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="693">693</th><td>  <em>bool</em> <dfn class="local col1 decl" id="151WQMFromExec" title='WQMFromExec' data-type='bool' data-ref="151WQMFromExec">WQMFromExec</dfn> = <a class="local col6 ref" href="#146isEntry" title='isEntry' data-ref="146isEntry">isEntry</a>;</td></tr>
<tr><th id="694">694</th><td>  <em>char</em> <dfn class="local col2 decl" id="152State" title='State' data-type='char' data-ref="152State">State</dfn> = (<a class="local col6 ref" href="#146isEntry" title='isEntry' data-ref="146isEntry">isEntry</a> || !(<a class="local col8 ref" href="#148BI" title='BI' data-ref="148BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds">InNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>)) ? <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a> : <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="695">695</th><td>  <em>char</em> <dfn class="local col3 decl" id="153NonWWMState" title='NonWWMState' data-type='char' data-ref="153NonWWMState">NonWWMState</dfn> = <var>0</var>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <em>auto</em> <dfn class="local col4 decl" id="154II" title='II' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="154II">II</dfn> = <a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(), <dfn class="local col5 decl" id="155IE" title='IE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="155IE">IE</dfn> = <a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="698">698</th><td>  <b>if</b> (<a class="local col6 ref" href="#146isEntry" title='isEntry' data-ref="146isEntry">isEntry</a>)</td></tr>
<tr><th id="699">699</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#154II" title='II' data-ref="154II">II</a>; <i>// Skip the instruction that saves LiveMask</i></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>  <i>// This stores the first instruction where it's safe to switch from WQM to</i></td></tr>
<tr><th id="702">702</th><td><i>  // Exact or vice versa.</i></td></tr>
<tr><th id="703">703</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="156FirstWQM" title='FirstWQM' data-type='MachineBasicBlock::iterator' data-ref="156FirstWQM">FirstWQM</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155IE" title='IE' data-ref="155IE">IE</a>;</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>  <i>// This stores the first instruction where it's safe to switch from WWM to</i></td></tr>
<tr><th id="706">706</th><td><i>  // Exact/WQM or to switch to WWM. It must always be the same as, or after,</i></td></tr>
<tr><th id="707">707</th><td><i>  // FirstWQM since if it's safe to switch to/from WWM, it must be safe to</i></td></tr>
<tr><th id="708">708</th><td><i>  // switch to/from WQM as well.</i></td></tr>
<tr><th id="709">709</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="157FirstWWM" title='FirstWWM' data-type='MachineBasicBlock::iterator' data-ref="157FirstWWM">FirstWWM</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155IE" title='IE' data-ref="155IE">IE</a>;</td></tr>
<tr><th id="710">710</th><td>  <b>for</b> (;;) {</td></tr>
<tr><th id="711">711</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="158Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="158Next">Next</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#154II" title='II' data-ref="154II">II</a>;</td></tr>
<tr><th id="712">712</th><td>    <em>char</em> <dfn class="local col9 decl" id="159Needs" title='Needs' data-type='char' data-ref="159Needs">Needs</dfn> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>; <i>// WWM is disabled by default</i></td></tr>
<tr><th id="713">713</th><td>    <em>char</em> <dfn class="local col0 decl" id="160OutNeeds" title='OutNeeds' data-type='char' data-ref="160OutNeeds">OutNeeds</dfn> = <var>0</var>;</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>    <b>if</b> (<a class="local col6 ref" href="#156FirstWQM" title='FirstWQM' data-ref="156FirstWQM">FirstWQM</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#155IE" title='IE' data-ref="155IE">IE</a>)</td></tr>
<tr><th id="716">716</th><td>      <a class="local col6 ref" href="#156FirstWQM" title='FirstWQM' data-ref="156FirstWQM">FirstWQM</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col4 ref" href="#154II" title='II' data-ref="154II">II</a>;</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>    <b>if</b> (<a class="local col7 ref" href="#157FirstWWM" title='FirstWWM' data-ref="157FirstWWM">FirstWWM</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#155IE" title='IE' data-ref="155IE">IE</a>)</td></tr>
<tr><th id="719">719</th><td>      <a class="local col7 ref" href="#157FirstWWM" title='FirstWWM' data-ref="157FirstWWM">FirstWWM</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col4 ref" href="#154II" title='II' data-ref="154II">II</a>;</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>    <i>// First, figure out the allowed states (Needs) based on the propagated</i></td></tr>
<tr><th id="722">722</th><td><i>    // flags.</i></td></tr>
<tr><th id="723">723</th><td>    <b>if</b> (<a class="local col4 ref" href="#154II" title='II' data-ref="154II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#155IE" title='IE' data-ref="155IE">IE</a>) {</td></tr>
<tr><th id="724">724</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="161MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#154II" title='II' data-ref="154II">II</a>;</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIWholeQuadMode::requiresCorrectState' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SIWholeQuadMode20requiresCorrectStateERKN4llvm12MachineInstrE">requiresCorrectState</a>(<a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>)) {</td></tr>
<tr><th id="727">727</th><td>        <em>auto</em> <dfn class="local col2 decl" id="162III" title='III' data-type='llvm::DenseMapIterator&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo, llvm::DenseMapInfo&lt;const llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;, false&gt;' data-ref="162III">III</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>);</td></tr>
<tr><th id="728">728</th><td>        <b>if</b> (<a class="local col2 ref" href="#162III" title='III' data-ref="162III">III</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="729">729</th><td>          <b>if</b> (<a class="local col2 ref" href="#162III" title='III' data-ref="162III">III</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>)</td></tr>
<tr><th id="730">730</th><td>            <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>;</td></tr>
<tr><th id="731">731</th><td>          <b>else</b> <b>if</b> (<a class="local col2 ref" href="#162III" title='III' data-ref="162III">III</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>)</td></tr>
<tr><th id="732">732</th><td>            <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="733">733</th><td>          <b>else</b></td></tr>
<tr><th id="734">734</th><td>            <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> &amp;= ~<a class="local col2 ref" href="#162III" title='III' data-ref="162III">III</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Disabled">Disabled</a>;</td></tr>
<tr><th id="735">735</th><td>          <a class="local col0 ref" href="#160OutNeeds" title='OutNeeds' data-ref="160OutNeeds">OutNeeds</a> = <a class="local col2 ref" href="#162III" title='III' data-ref="162III">III</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds">OutNeeds</a>;</td></tr>
<tr><th id="736">736</th><td>        }</td></tr>
<tr><th id="737">737</th><td>      } <b>else</b> {</td></tr>
<tr><th id="738">738</th><td>        <i>// If the instruction doesn't actually need a correct EXEC, then we can</i></td></tr>
<tr><th id="739">739</th><td><i>        // safely leave WWM enabled.</i></td></tr>
<tr><th id="740">740</th><td>        <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>;</td></tr>
<tr><th id="741">741</th><td>      }</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>      <b>if</b> (<a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() &amp;&amp; <a class="local col0 ref" href="#160OutNeeds" title='OutNeeds' data-ref="160OutNeeds">OutNeeds</a> == <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>)</td></tr>
<tr><th id="744">744</th><td>        <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_ELSE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_ELSE</span> &amp;&amp; BI.OutNeeds == StateExact)</td></tr>
<tr><th id="747">747</th><td>        <a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>1</var>);</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#158Next" title='Next' data-ref="158Next">Next</a>;</td></tr>
<tr><th id="750">750</th><td>    } <b>else</b> {</td></tr>
<tr><th id="751">751</th><td>      <i>// End of basic block</i></td></tr>
<tr><th id="752">752</th><td>      <b>if</b> (<a class="local col8 ref" href="#148BI" title='BI' data-ref="148BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>)</td></tr>
<tr><th id="753">753</th><td>        <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="754">754</th><td>      <b>else</b> <b>if</b> (<a class="local col8 ref" href="#148BI" title='BI' data-ref="148BI">BI</a>.<a class="tu ref" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds">OutNeeds</a> == <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>)</td></tr>
<tr><th id="755">755</th><td>        <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>;</td></tr>
<tr><th id="756">756</th><td>      <b>else</b></td></tr>
<tr><th id="757">757</th><td>        <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a> | <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>;</td></tr>
<tr><th id="758">758</th><td>    }</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>    <i>// Now, transition if necessary.</i></td></tr>
<tr><th id="761">761</th><td>    <b>if</b> (!(<a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> &amp; <a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a>)) {</td></tr>
<tr><th id="762">762</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col3 decl" id="163First" title='First' data-type='MachineBasicBlock::iterator' data-ref="163First">First</dfn>;</td></tr>
<tr><th id="763">763</th><td>      <b>if</b> (<a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a> || <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>) {</td></tr>
<tr><th id="764">764</th><td>        <i>// We must switch to or from WWM</i></td></tr>
<tr><th id="765">765</th><td>        <a class="local col3 ref" href="#163First" title='First' data-ref="163First">First</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#157FirstWWM" title='FirstWWM' data-ref="157FirstWWM">FirstWWM</a>;</td></tr>
<tr><th id="766">766</th><td>      } <b>else</b> {</td></tr>
<tr><th id="767">767</th><td>        <i>// We only need to switch to/from WQM, so we can use FirstWQM</i></td></tr>
<tr><th id="768">768</th><td>        <a class="local col3 ref" href="#163First" title='First' data-ref="163First">First</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#156FirstWQM" title='FirstWQM' data-ref="156FirstWQM">FirstWQM</a>;</td></tr>
<tr><th id="769">769</th><td>      }</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="164Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="164Before">Before</dfn> =</td></tr>
<tr><th id="772">772</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb" title='(anonymous namespace)::SIWholeQuadMode::prepareInsertion' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">prepareInsertion</a>(<span class='refarg'><a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#163First" title='First' data-ref="163First">First</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#154II" title='II' data-ref="154II">II</a>, <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>,</td></tr>
<tr><th id="773">773</th><td>                           <a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a> || <a class="local col1 ref" href="#151WQMFromExec" title='WQMFromExec' data-ref="151WQMFromExec">WQMFromExec</a>);</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>      <b>if</b> (<a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>) {</td></tr>
<tr><th id="776">776</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SavedNonWWMReg) ? void (0) : __assert_fail (&quot;SavedNonWWMReg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp&quot;, 776, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#150SavedNonWWMReg" title='SavedNonWWMReg' data-ref="150SavedNonWWMReg">SavedNonWWMReg</a>);</td></tr>
<tr><th id="777">777</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::fromWWM' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">fromWWM</a>(<span class='refarg'><a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#164Before" title='Before' data-ref="164Before">Before</a>, <a class="local col0 ref" href="#150SavedNonWWMReg" title='SavedNonWWMReg' data-ref="150SavedNonWWMReg">SavedNonWWMReg</a>);</td></tr>
<tr><th id="778">778</th><td>        <a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a> = <a class="local col3 ref" href="#153NonWWMState" title='NonWWMState' data-ref="153NonWWMState">NonWWMState</a>;</td></tr>
<tr><th id="779">779</th><td>      }</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>      <b>if</b> (<a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>) {</td></tr>
<tr><th id="782">782</th><td>        <a class="local col3 ref" href="#153NonWWMState" title='NonWWMState' data-ref="153NonWWMState">NonWWMState</a> = <a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a>;</td></tr>
<tr><th id="783">783</th><td>        SavedNonWWMReg = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="784">784</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWWM' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWWM</a>(<span class='refarg'><a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#164Before" title='Before' data-ref="164Before">Before</a>, <a class="local col0 ref" href="#150SavedNonWWMReg" title='SavedNonWWMReg' data-ref="150SavedNonWWMReg">SavedNonWWMReg</a>);</td></tr>
<tr><th id="785">785</th><td>        <a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>;</td></tr>
<tr><th id="786">786</th><td>      } <b>else</b> {</td></tr>
<tr><th id="787">787</th><td>        <b>if</b> (<a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a> &amp;&amp; (<a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>) &amp;&amp; !(<a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>)) {</td></tr>
<tr><th id="788">788</th><td>          <b>if</b> (!WQMFromExec &amp;&amp; (OutNeeds &amp; StateWQM))</td></tr>
<tr><th id="789">789</th><td>            SavedWQMReg = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" title='(anonymous namespace)::SIWholeQuadMode::toExact' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj">toExact</a>(<span class='refarg'><a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#164Before" title='Before' data-ref="164Before">Before</a>, <a class="local col9 ref" href="#149SavedWQMReg" title='SavedWQMReg' data-ref="149SavedWQMReg">SavedWQMReg</a>, <a class="local col5 ref" href="#145LiveMaskReg" title='LiveMaskReg' data-ref="145LiveMaskReg">LiveMaskReg</a>);</td></tr>
<tr><th id="792">792</th><td>          <a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>;</td></tr>
<tr><th id="793">793</th><td>        } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a> == <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a> &amp;&amp; (<a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>) &amp;&amp;</td></tr>
<tr><th id="794">794</th><td>                   !(<a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a>)) {</td></tr>
<tr><th id="795">795</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WQMFromExec == (SavedWQMReg == 0)) ? void (0) : __assert_fail (&quot;WQMFromExec == (SavedWQMReg == 0)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp&quot;, 795, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#151WQMFromExec" title='WQMFromExec' data-ref="151WQMFromExec">WQMFromExec</a> == (<a class="local col9 ref" href="#149SavedWQMReg" title='SavedWQMReg' data-ref="149SavedWQMReg">SavedWQMReg</a> == <var>0</var>));</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWQM' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWQM</a>(<span class='refarg'><a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#164Before" title='Before' data-ref="164Before">Before</a>, <a class="local col9 ref" href="#149SavedWQMReg" title='SavedWQMReg' data-ref="149SavedWQMReg">SavedWQMReg</a>);</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>          <b>if</b> (<a class="local col9 ref" href="#149SavedWQMReg" title='SavedWQMReg' data-ref="149SavedWQMReg">SavedWQMReg</a>) {</td></tr>
<tr><th id="800">800</th><td>            <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col9 ref" href="#149SavedWQMReg" title='SavedWQMReg' data-ref="149SavedWQMReg">SavedWQMReg</a>);</td></tr>
<tr><th id="801">801</th><td>            <a class="local col9 ref" href="#149SavedWQMReg" title='SavedWQMReg' data-ref="149SavedWQMReg">SavedWQMReg</a> = <var>0</var>;</td></tr>
<tr><th id="802">802</th><td>          }</td></tr>
<tr><th id="803">803</th><td>          <a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>;</td></tr>
<tr><th id="804">804</th><td>        } <b>else</b> {</td></tr>
<tr><th id="805">805</th><td>          <i>// We can get here if we transitioned from WWM to a non-WWM state that</i></td></tr>
<tr><th id="806">806</th><td><i>          // already matches our needs, but we shouldn't need to do anything.</i></td></tr>
<tr><th id="807">807</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Needs &amp; State) ? void (0) : __assert_fail (&quot;Needs &amp; State&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp&quot;, 807, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> &amp; <a class="local col2 ref" href="#152State" title='State' data-ref="152State">State</a>);</td></tr>
<tr><th id="808">808</th><td>        }</td></tr>
<tr><th id="809">809</th><td>      }</td></tr>
<tr><th id="810">810</th><td>    }</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>    <b>if</b> (<a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> != (<a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>)) {</td></tr>
<tr><th id="813">813</th><td>      <b>if</b> (<a class="local col9 ref" href="#159Needs" title='Needs' data-ref="159Needs">Needs</a> != (<a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>))</td></tr>
<tr><th id="814">814</th><td>        <a class="local col6 ref" href="#156FirstWQM" title='FirstWQM' data-ref="156FirstWQM">FirstWQM</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col5 ref" href="#155IE" title='IE' data-ref="155IE">IE</a>;</td></tr>
<tr><th id="815">815</th><td>      <a class="local col7 ref" href="#157FirstWWM" title='FirstWWM' data-ref="157FirstWWM">FirstWWM</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col5 ref" href="#155IE" title='IE' data-ref="155IE">IE</a>;</td></tr>
<tr><th id="816">816</th><td>    }</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>    <b>if</b> (<a class="local col4 ref" href="#154II" title='II' data-ref="154II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#155IE" title='IE' data-ref="155IE">IE</a>)</td></tr>
<tr><th id="819">819</th><td>      <b>break</b>;</td></tr>
<tr><th id="820">820</th><td>    <a class="local col4 ref" href="#154II" title='II' data-ref="154II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col8 ref" href="#158Next" title='Next' data-ref="158Next">Next</a>;</td></tr>
<tr><th id="821">821</th><td>  }</td></tr>
<tr><th id="822">822</th><td>}</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" title='(anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries' data-type='void (anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries(unsigned int LiveMaskReg)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj">lowerLiveMaskQueries</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="165LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="165LiveMaskReg">LiveMaskReg</dfn>) {</td></tr>
<tr><th id="825">825</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="166MI" title='MI' data-type='llvm::MachineInstr *' data-ref="166MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries">LiveMaskQueries</a>) {</td></tr>
<tr><th id="826">826</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="167DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="167DL">DL</dfn> = <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="827">827</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="168Dest" title='Dest' data-type='unsigned int' data-ref="168Dest">Dest</dfn> = <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="828">828</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="169Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="169Copy">Copy</dfn> =</td></tr>
<tr><th id="829">829</th><td>        BuildMI(*MI-&gt;getParent(), MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), Dest)</td></tr>
<tr><th id="830">830</th><td>            .addReg(LiveMaskReg);</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#169Copy" title='Copy' data-ref="169Copy">Copy</a></span>);</td></tr>
<tr><th id="833">833</th><td>    <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="834">834</th><td>  }</td></tr>
<tr><th id="835">835</th><td>}</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" title='(anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs' data-type='void (anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs()' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv">lowerCopyInstrs</dfn>() {</td></tr>
<tr><th id="838">838</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="170MI" title='MI' data-type='llvm::MachineInstr *' data-ref="170MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs">LowerToCopyInstrs</a>) {</td></tr>
<tr><th id="839">839</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="171i" title='i' data-type='unsigned int' data-ref="171i">i</dfn> = <a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() - <var>1</var>; <a class="local col1 ref" href="#171i" title='i' data-ref="171i">i</a> &gt; <var>1</var>; <a class="local col1 ref" href="#171i" title='i' data-ref="171i">i</a>--)</td></tr>
<tr><th id="840">840</th><td>      <a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col1 ref" href="#171i" title='i' data-ref="171i">i</a>);</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="172Reg" title='Reg' data-type='const unsigned int' data-ref="172Reg">Reg</dfn> = <a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(*<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI">MRI</a>, <a class="local col2 ref" href="#172Reg" title='Reg' data-ref="172Reg">Reg</a>)) {</td></tr>
<tr><th id="845">845</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="173regClass" title='regClass' data-type='const llvm::TargetRegisterClass *' data-ref="173regClass">regClass</dfn> =</td></tr>
<tr><th id="846">846</th><td>          <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#172Reg" title='Reg' data-ref="172Reg">Reg</a>)</td></tr>
<tr><th id="847">847</th><td>              ? <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#172Reg" title='Reg' data-ref="172Reg">Reg</a>)</td></tr>
<tr><th id="848">848</th><td>              : <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col2 ref" href="#172Reg" title='Reg' data-ref="172Reg">Reg</a>);</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="174MovOp" title='MovOp' data-type='const unsigned int' data-ref="174MovOp">MovOp</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" title='llvm::SIInstrInfo::getMovOpcode' data-ref="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE">getMovOpcode</a>(<a class="local col3 ref" href="#173regClass" title='regClass' data-ref="173regClass">regClass</a>);</td></tr>
<tr><th id="851">851</th><td>      MI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(MovOp));</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>      <i>// And make it implicitly depend on exec (like all VALU movs should do).</i></td></tr>
<tr><th id="854">854</th><td>      MI-&gt;addOperand(MachineOperand::CreateReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="855">855</th><td>    } <b>else</b> {</td></tr>
<tr><th id="856">856</th><td>      MI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>));</td></tr>
<tr><th id="857">857</th><td>    }</td></tr>
<tr><th id="858">858</th><td>  }</td></tr>
<tr><th id="859">859</th><td>}</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::runOnMachineFunction' data-type='bool (anonymous namespace)::SIWholeQuadMode::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="175MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="175MF">MF</dfn>) {</td></tr>
<tr><th id="862">862</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions">Instructions</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-use='c' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="863">863</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-use='c' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="864">864</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries">LiveMaskQueries</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="865">865</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs">LowerToCopyInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="866">866</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::CallingConv" title='(anonymous namespace)::SIWholeQuadMode::CallingConv' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::CallingConv">CallingConv</a> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="176ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="176ST">ST</dfn> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII">TII</a> = <a class="local col6 ref" href="#176ST" title='ST' data-ref="176ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="871">871</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI">TRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="872">872</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI">MRI</a> = &amp;<a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="873">873</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <em>char</em> <dfn class="local col7 decl" id="177GlobalFlags" title='GlobalFlags' data-type='char' data-ref="177GlobalFlags">GlobalFlags</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::analyzeFunction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE">analyzeFunction</a>(<span class='refarg'><a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a></span>);</td></tr>
<tr><th id="876">876</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="178LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="178LiveMaskReg">LiveMaskReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="877">877</th><td>  <b>if</b> (!(<a class="local col7 ref" href="#177GlobalFlags" title='GlobalFlags' data-ref="177GlobalFlags">GlobalFlags</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>)) {</td></tr>
<tr><th id="878">878</th><td>    lowerLiveMaskQueries(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="879">879</th><td>    <b>if</b> (!(<a class="local col7 ref" href="#177GlobalFlags" title='GlobalFlags' data-ref="177GlobalFlags">GlobalFlags</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM">StateWWM</a>))</td></tr>
<tr><th id="880">880</th><td>      <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries">LiveMaskQueries</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="881">881</th><td>  } <b>else</b> {</td></tr>
<tr><th id="882">882</th><td>    <i>// Store a copy of the original live mask when required</i></td></tr>
<tr><th id="883">883</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="179Entry" title='Entry' data-type='llvm::MachineBasicBlock &amp;' data-ref="179Entry">Entry</dfn> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="884">884</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="180EntryMI" title='EntryMI' data-type='MachineBasicBlock::iterator' data-ref="180EntryMI">EntryMI</dfn> = <a class="local col9 ref" href="#179Entry" title='Entry' data-ref="179Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>    <b>if</b> (<a class="local col7 ref" href="#177GlobalFlags" title='GlobalFlags' data-ref="177GlobalFlags">GlobalFlags</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact">StateExact</a> || !<a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries">LiveMaskQueries</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="887">887</th><td>      LiveMaskReg = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="888">888</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="181MI" title='MI' data-type='llvm::MachineInstr *' data-ref="181MI">MI</dfn> = BuildMI(Entry, EntryMI, DebugLoc(),</td></tr>
<tr><th id="889">889</th><td>                                 TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), LiveMaskReg)</td></tr>
<tr><th id="890">890</th><td>                             .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="891">891</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a></span>);</td></tr>
<tr><th id="892">892</th><td>    }</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" title='(anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj">lowerLiveMaskQueries</a>(<a class="local col8 ref" href="#178LiveMaskReg" title='LiveMaskReg' data-ref="178LiveMaskReg">LiveMaskReg</a>);</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>    <b>if</b> (<a class="local col7 ref" href="#177GlobalFlags" title='GlobalFlags' data-ref="177GlobalFlags">GlobalFlags</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM">StateWQM</a>) {</td></tr>
<tr><th id="897">897</th><td>      <i>// For a shader that needs only WQM, we can just set it once.</i></td></tr>
<tr><th id="898">898</th><td>      BuildMI(Entry, EntryMI, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_WQM_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WQM_B64</span>),</td></tr>
<tr><th id="899">899</th><td>              AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="900">900</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" title='(anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv">lowerCopyInstrs</a>();</td></tr>
<tr><th id="903">903</th><td>      <i>// EntryMI may become invalid here</i></td></tr>
<tr><th id="904">904</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="905">905</th><td>    }</td></tr>
<tr><th id="906">906</th><td>  }</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-wqm&quot;)) { printInfo(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode9printInfoEv" title='(anonymous namespace)::SIWholeQuadMode::printInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode9printInfoEv">printInfo</a>());</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" title='(anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv">lowerCopyInstrs</a>();</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>  <i>// Handle the general case</i></td></tr>
<tr><th id="913">913</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="182BII" title='BII' data-type='llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;' data-ref="182BII">BII</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks">Blocks</a>)</td></tr>
<tr><th id="914">914</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb" title='(anonymous namespace)::SIWholeQuadMode::processBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb">processBlock</a>(<span class='refarg'>*<a class="local col2 ref" href="#182BII" title='BII' data-ref="182BII">BII</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::first' data-use='r' data-ref="std::pair::first">first</a></span>, <a class="local col8 ref" href="#178LiveMaskReg" title='LiveMaskReg' data-ref="178LiveMaskReg">LiveMaskReg</a>, <a class="local col2 ref" href="#182BII" title='BII' data-ref="182BII">BII</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::first' data-use='r' data-ref="std::pair::first">first</a> == &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>());</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <i>// Physical registers like SCC aren't tracked by default anyway, so just</i></td></tr>
<tr><th id="917">917</th><td><i>  // removing the ranges we computed is the simplest option for maintaining</i></td></tr>
<tr><th id="918">918</th><td><i>  // the analysis results.</i></td></tr>
<tr><th id="919">919</th><td>  LIS-&gt;removeRegUnit(*MCRegUnitIterator(AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>, TRI));</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="922">922</th><td>}</td></tr>
<tr><th id="923">923</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
