#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 15 09:21:54 2022
# Process ID: 9968
# Current directory: E:/ZYNQ_7z020/axi_xadc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7936 E:\ZYNQ_7z020\axi_xadc\axi_xadc.xpr
# Log file: E:/ZYNQ_7z020/axi_xadc/vivado.log
# Journal file: E:/ZYNQ_7z020/axi_xadc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZYNQ_7z020/axi_xadc/axi_xadc.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd}
startgroup
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_bd_cells xadc_wiz_0]
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -directory E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/ZYNQ_7z020/axi_xadc/axi_xadc_hw.xsa
startgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
generate_target all [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
startgroup
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [get_designs rtl_1]
endgroup
file mkdir E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/constrs_1/new
close [ open E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/constrs_1/new/axi_xadc_xdc.xdc w ]
add_files -fileset constrs_1 E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/constrs_1/new/axi_xadc_xdc.xdc
set_property target_constrs_file E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/constrs_1/new/axi_xadc_xdc.xdc [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property synth_checkpoint_mode Hierarchical [get_files  E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
generate_target all [get_files  E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
catch { config_ip_cache -export [get_ips -all axi_xadc_bd_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all axi_xadc_bd_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all axi_xadc_bd_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all axi_xadc_bd_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
launch_runs axi_xadc_bd_processing_system7_0_0_synth_1 axi_xadc_bd_xadc_wiz_0_0_synth_1 axi_xadc_bd_rst_ps7_0_50M_0_synth_1 axi_xadc_bd_auto_pc_0_synth_1 -jobs 8
wait_on_run axi_xadc_bd_processing_system7_0_0_synth_1
wait_on_run axi_xadc_bd_xadc_wiz_0_0_synth_1
wait_on_run axi_xadc_bd_rst_ps7_0_50M_0_synth_1
wait_on_run axi_xadc_bd_auto_pc_0_synth_1
export_simulation -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -directory E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/ZYNQ_7z020/axi_xadc/axi_xadc_bd_wrapper.xsa
