############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2013 Xilinx Inc. All rights reserved.
############################################################
open_project combiner
set_top combiner_top
puts [pwd]
add_files combiner/HLS/combiner/source/combiner_top.h
add_files combiner/HLS/combiner/source/combiner_top.cpp
add_files -tb combiner/HLS/combiner/simulation/tb_io.h
add_files -tb combiner/HLS/combiner/simulation/tb_io.cpp
add_files -tb ./test_data/intermediate.mat
add_files -tb ./test_data/data_points_N128_K4_D3_s0.75.mat
add_files -tb ./test_data/data_points.mat
add_files -tb combiner/HLS/combiner/simulation/combiner_tb.cpp
open_solution "combiner"
set_part {xc7z020clg484-1}
create_clock -period 10 -name default
#source "directives.tcl"
#csim_design
csynth_design
#cosim_design -trace_level none
export_design -evaluate vhdl -format ip_catalog -description "An IP generated by Vivado HLS" -vendor "xilinx.com" -library "hls" -version "1.0"
