

================================================================
== Vitis HLS Report for 'store_block_C_proc479'
================================================================
* Date:           Tue Sep  5 22:48:51 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 3.547 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      290|      290| 1.029 us | 1.029 us |  290|  290|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_block_C_L  |      288|      288|         3|          2|          1|   144|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      133|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      452|    -|
|Register             |        -|     -|      224|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      224|      647|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Bert_layer_add_12ns_12ns_12_1_1_U3224  |Bert_layer_add_12ns_12ns_12_1_1  |        0|   0|  0|  12|    0|
    |Bert_layer_add_24ns_24ns_24_1_1_U3227  |Bert_layer_add_24ns_24ns_24_1_1  |        0|   0|  0|  24|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U3223     |Bert_layer_add_4ns_4ns_4_1_1     |        0|   0|  0|   6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U3225     |Bert_layer_add_4ns_4ns_4_1_1     |        0|   0|  0|   6|    0|
    |Bert_layer_add_8ns_8ns_8_1_1_U3222     |Bert_layer_add_8ns_8ns_8_1_1     |        0|   0|  0|   8|    0|
    |Bert_layer_mux_124_24_1_1_U3226        |Bert_layer_mux_124_24_1_1        |        0|   0|  0|  65|    0|
    |Bert_layer_sub_12ns_12ns_12_1_1_U3221  |Bert_layer_sub_12ns_12ns_12_1_1  |        0|   0|  0|  12|    0|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Total                                  |                                 |        0|   0|  0| 133|    0|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage1_11001         |    and   |   0|  0|   2|           1|           1|
    |ap_condition_437                  |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op61_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op63_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op65_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op67_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op69_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op71_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op73_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op75_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op77_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op79_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op81_read_state3     |    and   |   0|  0|   2|           1|           1|
    |icmp_ln223_fu_444_p2              |   icmp   |   0|  0|  11|           8|           8|
    |icmp_ln225_fu_462_p2              |   icmp   |   0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |   0|  0|   2|           1|           1|
    |ap_condition_270                  |    or    |   0|  0|   2|           1|           1|
    |select_ln223_fu_476_p3            |  select  |   0|  0|   4|           1|           4|
    |select_ln225_fu_468_p3            |  select  |   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  62|          31|          35|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  27|          5|    1|          5|
    |ap_done                                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_360_p4           |   9|          2|    8|         16|
    |ap_phi_mux_indvars_iv39_0_i_i_phi_fu_382_p4       |   9|          2|    4|          8|
    |ap_phi_mux_indvars_iv43_0_t367_i_i_phi_fu_371_p4  |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter1_p_0_reg_389                  |  56|         13|   24|        312|
    |block_C_drainer_0_V_V25_blk_n                     |   9|          2|    1|          2|
    |block_C_drainer_10_V_V35_blk_n                    |   9|          2|    1|          2|
    |block_C_drainer_11_V_V36_blk_n                    |   9|          2|    1|          2|
    |block_C_drainer_1_V_V26_blk_n                     |   9|          2|    1|          2|
    |block_C_drainer_2_V_V27_blk_n                     |   9|          2|    1|          2|
    |block_C_drainer_3_V_V28_blk_n                     |   9|          2|    1|          2|
    |block_C_drainer_4_V_V29_blk_n                     |   9|          2|    1|          2|
    |block_C_drainer_5_V_V30_blk_n                     |   9|          2|    1|          2|
    |block_C_drainer_6_V_V31_blk_n                     |   9|          2|    1|          2|
    |block_C_drainer_7_V_V32_blk_n                     |   9|          2|    1|          2|
    |block_C_drainer_8_V_V33_blk_n                     |   9|          2|    1|          2|
    |block_C_drainer_9_V_V34_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten_reg_356                            |   9|          2|    8|         16|
    |indvars_iv39_0_i_i_reg_378                        |   9|          2|    4|          8|
    |indvars_iv43_0_t367_i_i_reg_367                   |   9|          2|    4|          8|
    |indvars_iv47_0_blk_n                              |   9|          2|    1|          2|
    |outp1_0_V_address0                                |  15|          3|   12|         36|
    |outp1_10_V_address0                               |  15|          3|   12|         36|
    |outp1_11_V_address0                               |  15|          3|   12|         36|
    |outp1_1_V_address0                                |  15|          3|   12|         36|
    |outp1_2_V_address0                                |  15|          3|   12|         36|
    |outp1_3_V_address0                                |  15|          3|   12|         36|
    |outp1_4_V_address0                                |  15|          3|   12|         36|
    |outp1_5_V_address0                                |  15|          3|   12|         36|
    |outp1_6_V_address0                                |  15|          3|   12|         36|
    |outp1_7_V_address0                                |  15|          3|   12|         36|
    |outp1_8_V_address0                                |  15|          3|   12|         36|
    |outp1_9_V_address0                                |  15|          3|   12|         36|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 452|         96|  216|        843|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln223_1_reg_569               |   8|   0|    8|          0|
    |add_ln225_reg_706                 |   4|   0|    4|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_0_reg_389  |  24|   0|   24|          0|
    |empty_reg_560                     |  12|   0|   12|          0|
    |icmp_ln223_reg_565                |   1|   0|    1|          0|
    |indvar_flatten_reg_356            |   8|   0|    8|          0|
    |indvars_iv39_0_i_i_reg_378        |   4|   0|    4|          0|
    |indvars_iv43_0_t367_i_i_reg_367   |   4|   0|    4|          0|
    |outp1_0_V_addr_reg_646            |  12|   0|   12|          0|
    |outp1_10_V_addr_reg_696           |  12|   0|   12|          0|
    |outp1_11_V_addr_reg_701           |  12|   0|   12|          0|
    |outp1_1_V_addr_reg_651            |  12|   0|   12|          0|
    |outp1_2_V_addr_reg_656            |  12|   0|   12|          0|
    |outp1_3_V_addr_reg_661            |  12|   0|   12|          0|
    |outp1_4_V_addr_reg_666            |  12|   0|   12|          0|
    |outp1_5_V_addr_reg_671            |  12|   0|   12|          0|
    |outp1_6_V_addr_reg_676            |  12|   0|   12|          0|
    |outp1_7_V_addr_reg_681            |  12|   0|   12|          0|
    |outp1_8_V_addr_reg_686            |  12|   0|   12|          0|
    |outp1_9_V_addr_reg_691            |  12|   0|   12|          0|
    |select_ln223_reg_580              |   4|   0|    4|          0|
    |select_ln225_reg_574              |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 224|   0|  224|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |   store_block_C_proc479  | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |   store_block_C_proc479  | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |   store_block_C_proc479  | return value |
|ap_done                           | out |    1| ap_ctrl_hs |   store_block_C_proc479  | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |   store_block_C_proc479  | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |   store_block_C_proc479  | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |   store_block_C_proc479  | return value |
|indvars_iv47_0_dout               |  in |    8|   ap_fifo  |      indvars_iv47_0      |    pointer   |
|indvars_iv47_0_empty_n            |  in |    1|   ap_fifo  |      indvars_iv47_0      |    pointer   |
|indvars_iv47_0_read               | out |    1|   ap_fifo  |      indvars_iv47_0      |    pointer   |
|outp1_0_V_address0                | out |   12|  ap_memory |         outp1_0_V        |     array    |
|outp1_0_V_ce0                     | out |    1|  ap_memory |         outp1_0_V        |     array    |
|outp1_0_V_we0                     | out |    1|  ap_memory |         outp1_0_V        |     array    |
|outp1_0_V_d0                      | out |   24|  ap_memory |         outp1_0_V        |     array    |
|outp1_0_V_q0                      |  in |   24|  ap_memory |         outp1_0_V        |     array    |
|outp1_1_V_address0                | out |   12|  ap_memory |         outp1_1_V        |     array    |
|outp1_1_V_ce0                     | out |    1|  ap_memory |         outp1_1_V        |     array    |
|outp1_1_V_we0                     | out |    1|  ap_memory |         outp1_1_V        |     array    |
|outp1_1_V_d0                      | out |   24|  ap_memory |         outp1_1_V        |     array    |
|outp1_1_V_q0                      |  in |   24|  ap_memory |         outp1_1_V        |     array    |
|outp1_2_V_address0                | out |   12|  ap_memory |         outp1_2_V        |     array    |
|outp1_2_V_ce0                     | out |    1|  ap_memory |         outp1_2_V        |     array    |
|outp1_2_V_we0                     | out |    1|  ap_memory |         outp1_2_V        |     array    |
|outp1_2_V_d0                      | out |   24|  ap_memory |         outp1_2_V        |     array    |
|outp1_2_V_q0                      |  in |   24|  ap_memory |         outp1_2_V        |     array    |
|outp1_3_V_address0                | out |   12|  ap_memory |         outp1_3_V        |     array    |
|outp1_3_V_ce0                     | out |    1|  ap_memory |         outp1_3_V        |     array    |
|outp1_3_V_we0                     | out |    1|  ap_memory |         outp1_3_V        |     array    |
|outp1_3_V_d0                      | out |   24|  ap_memory |         outp1_3_V        |     array    |
|outp1_3_V_q0                      |  in |   24|  ap_memory |         outp1_3_V        |     array    |
|outp1_4_V_address0                | out |   12|  ap_memory |         outp1_4_V        |     array    |
|outp1_4_V_ce0                     | out |    1|  ap_memory |         outp1_4_V        |     array    |
|outp1_4_V_we0                     | out |    1|  ap_memory |         outp1_4_V        |     array    |
|outp1_4_V_d0                      | out |   24|  ap_memory |         outp1_4_V        |     array    |
|outp1_4_V_q0                      |  in |   24|  ap_memory |         outp1_4_V        |     array    |
|outp1_5_V_address0                | out |   12|  ap_memory |         outp1_5_V        |     array    |
|outp1_5_V_ce0                     | out |    1|  ap_memory |         outp1_5_V        |     array    |
|outp1_5_V_we0                     | out |    1|  ap_memory |         outp1_5_V        |     array    |
|outp1_5_V_d0                      | out |   24|  ap_memory |         outp1_5_V        |     array    |
|outp1_5_V_q0                      |  in |   24|  ap_memory |         outp1_5_V        |     array    |
|outp1_6_V_address0                | out |   12|  ap_memory |         outp1_6_V        |     array    |
|outp1_6_V_ce0                     | out |    1|  ap_memory |         outp1_6_V        |     array    |
|outp1_6_V_we0                     | out |    1|  ap_memory |         outp1_6_V        |     array    |
|outp1_6_V_d0                      | out |   24|  ap_memory |         outp1_6_V        |     array    |
|outp1_6_V_q0                      |  in |   24|  ap_memory |         outp1_6_V        |     array    |
|outp1_7_V_address0                | out |   12|  ap_memory |         outp1_7_V        |     array    |
|outp1_7_V_ce0                     | out |    1|  ap_memory |         outp1_7_V        |     array    |
|outp1_7_V_we0                     | out |    1|  ap_memory |         outp1_7_V        |     array    |
|outp1_7_V_d0                      | out |   24|  ap_memory |         outp1_7_V        |     array    |
|outp1_7_V_q0                      |  in |   24|  ap_memory |         outp1_7_V        |     array    |
|outp1_8_V_address0                | out |   12|  ap_memory |         outp1_8_V        |     array    |
|outp1_8_V_ce0                     | out |    1|  ap_memory |         outp1_8_V        |     array    |
|outp1_8_V_we0                     | out |    1|  ap_memory |         outp1_8_V        |     array    |
|outp1_8_V_d0                      | out |   24|  ap_memory |         outp1_8_V        |     array    |
|outp1_8_V_q0                      |  in |   24|  ap_memory |         outp1_8_V        |     array    |
|outp1_9_V_address0                | out |   12|  ap_memory |         outp1_9_V        |     array    |
|outp1_9_V_ce0                     | out |    1|  ap_memory |         outp1_9_V        |     array    |
|outp1_9_V_we0                     | out |    1|  ap_memory |         outp1_9_V        |     array    |
|outp1_9_V_d0                      | out |   24|  ap_memory |         outp1_9_V        |     array    |
|outp1_9_V_q0                      |  in |   24|  ap_memory |         outp1_9_V        |     array    |
|outp1_10_V_address0               | out |   12|  ap_memory |        outp1_10_V        |     array    |
|outp1_10_V_ce0                    | out |    1|  ap_memory |        outp1_10_V        |     array    |
|outp1_10_V_we0                    | out |    1|  ap_memory |        outp1_10_V        |     array    |
|outp1_10_V_d0                     | out |   24|  ap_memory |        outp1_10_V        |     array    |
|outp1_10_V_q0                     |  in |   24|  ap_memory |        outp1_10_V        |     array    |
|outp1_11_V_address0               | out |   12|  ap_memory |        outp1_11_V        |     array    |
|outp1_11_V_ce0                    | out |    1|  ap_memory |        outp1_11_V        |     array    |
|outp1_11_V_we0                    | out |    1|  ap_memory |        outp1_11_V        |     array    |
|outp1_11_V_d0                     | out |   24|  ap_memory |        outp1_11_V        |     array    |
|outp1_11_V_q0                     |  in |   24|  ap_memory |        outp1_11_V        |     array    |
|block_C_drainer_0_V_V25_dout      |  in |   24|   ap_fifo  |  block_C_drainer_0_V_V25 |    pointer   |
|block_C_drainer_0_V_V25_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_0_V_V25 |    pointer   |
|block_C_drainer_0_V_V25_read      | out |    1|   ap_fifo  |  block_C_drainer_0_V_V25 |    pointer   |
|block_C_drainer_1_V_V26_dout      |  in |   24|   ap_fifo  |  block_C_drainer_1_V_V26 |    pointer   |
|block_C_drainer_1_V_V26_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_1_V_V26 |    pointer   |
|block_C_drainer_1_V_V26_read      | out |    1|   ap_fifo  |  block_C_drainer_1_V_V26 |    pointer   |
|block_C_drainer_2_V_V27_dout      |  in |   24|   ap_fifo  |  block_C_drainer_2_V_V27 |    pointer   |
|block_C_drainer_2_V_V27_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_2_V_V27 |    pointer   |
|block_C_drainer_2_V_V27_read      | out |    1|   ap_fifo  |  block_C_drainer_2_V_V27 |    pointer   |
|block_C_drainer_3_V_V28_dout      |  in |   24|   ap_fifo  |  block_C_drainer_3_V_V28 |    pointer   |
|block_C_drainer_3_V_V28_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_3_V_V28 |    pointer   |
|block_C_drainer_3_V_V28_read      | out |    1|   ap_fifo  |  block_C_drainer_3_V_V28 |    pointer   |
|block_C_drainer_4_V_V29_dout      |  in |   24|   ap_fifo  |  block_C_drainer_4_V_V29 |    pointer   |
|block_C_drainer_4_V_V29_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_4_V_V29 |    pointer   |
|block_C_drainer_4_V_V29_read      | out |    1|   ap_fifo  |  block_C_drainer_4_V_V29 |    pointer   |
|block_C_drainer_5_V_V30_dout      |  in |   24|   ap_fifo  |  block_C_drainer_5_V_V30 |    pointer   |
|block_C_drainer_5_V_V30_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_5_V_V30 |    pointer   |
|block_C_drainer_5_V_V30_read      | out |    1|   ap_fifo  |  block_C_drainer_5_V_V30 |    pointer   |
|block_C_drainer_6_V_V31_dout      |  in |   24|   ap_fifo  |  block_C_drainer_6_V_V31 |    pointer   |
|block_C_drainer_6_V_V31_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_6_V_V31 |    pointer   |
|block_C_drainer_6_V_V31_read      | out |    1|   ap_fifo  |  block_C_drainer_6_V_V31 |    pointer   |
|block_C_drainer_7_V_V32_dout      |  in |   24|   ap_fifo  |  block_C_drainer_7_V_V32 |    pointer   |
|block_C_drainer_7_V_V32_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_7_V_V32 |    pointer   |
|block_C_drainer_7_V_V32_read      | out |    1|   ap_fifo  |  block_C_drainer_7_V_V32 |    pointer   |
|block_C_drainer_8_V_V33_dout      |  in |   24|   ap_fifo  |  block_C_drainer_8_V_V33 |    pointer   |
|block_C_drainer_8_V_V33_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_8_V_V33 |    pointer   |
|block_C_drainer_8_V_V33_read      | out |    1|   ap_fifo  |  block_C_drainer_8_V_V33 |    pointer   |
|block_C_drainer_9_V_V34_dout      |  in |   24|   ap_fifo  |  block_C_drainer_9_V_V34 |    pointer   |
|block_C_drainer_9_V_V34_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_9_V_V34 |    pointer   |
|block_C_drainer_9_V_V34_read      | out |    1|   ap_fifo  |  block_C_drainer_9_V_V34 |    pointer   |
|block_C_drainer_10_V_V35_dout     |  in |   24|   ap_fifo  | block_C_drainer_10_V_V35 |    pointer   |
|block_C_drainer_10_V_V35_empty_n  |  in |    1|   ap_fifo  | block_C_drainer_10_V_V35 |    pointer   |
|block_C_drainer_10_V_V35_read     | out |    1|   ap_fifo  | block_C_drainer_10_V_V35 |    pointer   |
|block_C_drainer_11_V_V36_dout     |  in |   24|   ap_fifo  | block_C_drainer_11_V_V36 |    pointer   |
|block_C_drainer_11_V_V36_empty_n  |  in |    1|   ap_fifo  | block_C_drainer_11_V_V36 |    pointer   |
|block_C_drainer_11_V_V36_read     | out |    1|   ap_fifo  | block_C_drainer_11_V_V36 |    pointer   |
+----------------------------------+-----+-----+------------+--------------------------+--------------+

