============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:27:34 pm
  Module:                 carry_select_adder_661010_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[13]
       Endpoint: (R) S[23]

                   Capture    Launch  
      Path Delay:+    2050         -  
      Drv Adjust:+       0         0  
         Arrival:=    2050            
                                      
   Required Time:=    2050            
       Data Path:-    2050            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2050            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  A[13]                                                   -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g2578/X                                                 -       A->X  F     sky130_fd_sc_hd__clkbuf_1      2 10.5    85   352     352    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g188/Y       -       A->Y  R     sky130_fd_sc_hd__inv_2         2 11.1    62    84     436    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g183__5122/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.5    36    50     486    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g181__2802/Y -       B->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    64     550    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g179__3680/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     604    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g121__1881/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     661    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g119__7098/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    45    55     716    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g118__9945/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58     774    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g116__6161/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    44    55     829    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g118__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58     887    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g116__7410/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    45    56     942    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g118__5526/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58    1001    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g116__4319/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    45    56    1056    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g118__5122/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58    1115    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g116__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    44    55    1170    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g119__7482/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58    1228    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g117__1881/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    45    56    1283    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g94__2346/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58    1342    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g92__9945/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    45    56    1397    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g96__5107/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    59    1456    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g94__5477/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  9.6    50    60    1516    (-,-) 
  g3112__6783/Y                                           -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 20.5    82    83    1599    (-,-) 
  g3139__7482/Y                                           -       B->Y  F     sky130_fd_sc_hd__nand2_4      11 45.1   105   113    1712    (-,-) 
  g3098__2883/Y                                           -       B->Y  R     sky130_fd_sc_hd__nor2_1        1  6.1   135   145    1856    (-,-) 
  g3088__6131/X                                           -       B1->X R     sky130_fd_sc_hd__a21o_4        1 51.3   149   193    2050    (-,-) 
  S[23]                                                   <<<     -     R     (port)                         -    -     -     0    2050    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

