xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../m1afinal.srcs/sources_1/ip/clkdiv"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../m1afinal.srcs/sources_1/ip/clkdiv"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../m1afinal.srcs/sources_1/ip/clkdiv"
clkdiv_sim_netlist.v,verilog,xil_defaultlib,../../../../m1afinal.srcs/sources_1/ip/clkdiv/clkdiv_sim_netlist.v,incdir="../../../../m1afinal.srcs/sources_1/ip/clkdiv"
glbl.v,Verilog,xil_defaultlib,glbl.v
