<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,       611, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    15548, user unroll pragmas are applied</column>
            <column name="">(2) simplification,     9316, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,     8847, user inline pragmas are applied</column>
            <column name="">(4) simplification,     8787, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1040904 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    22321, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    22323, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    22384, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    22805, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    22403, loop and instruction simplification</column>
            <column name="">(2) parallelization,    22001, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    22001, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    22001, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    22017, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    22047, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:137" col2="611" col3="8787" col4="22805" col5="22001" col6="22047">
                    <row id="1" col0="load_y" col1="code_generated.cpp:12" col2="54" col3="22" col4="1053" col5="1052" col6="1057"/>
                    <row id="6" col0="load_tmp" col1="code_generated.cpp:21" col2="54" col3="22" col4="1003" col5="1002" col6="1007"/>
                    <row id="10" col0="load_x" col1="code_generated.cpp:30" col2="54" col3="22" col4="1053" col5="1052" col6="1057"/>
                    <row id="4" col0="load_A" col1="code_generated.cpp:39" col2="69" col3="29" col4="3736" col5="3735" col6="3741"/>
                    <row id="9" col0="task0" col1="code_generated.cpp:71" col2="35" col3="621" col4="833" col5="833" col6="837"/>
                    <row id="3" col0="task1" col1="code_generated.cpp:84" col2="35" col3="591" col4="793" col5="793" col6="797"/>
                    <row id="5" col0="task2" col1="code_generated.cpp:97" col2="71" col3="4111" col4="4871" col5="4461" col6="4465"/>
                    <row id="2" col0="task3" col1="code_generated.cpp:118" col2="68" col3="3287" col4="4910" col5="4110" col6="4114"/>
                    <row id="8" col0="store_tmp" col1="code_generated.cpp:60" col2="54" col3="22" col4="419" col5="29" col6="31"/>
                    <row id="7" col0="store_y" col1="code_generated.cpp:50" col2="54" col3="22" col4="439" col5="29" col6="31"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

