Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec 12 22:14:21 2023
| Host         : 4SXLN73 running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 inst_queue/read_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            rs_mul/V_j_row_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 2.033ns (21.600%)  route 7.379ns (78.400%))
  Logic Levels:           10  (LDCE=1 LUT2=2 LUT3=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3203, estimated)     1.729     5.237    inst_queue/clk_100mhz_IBUF_BUFG
    SLICE_X30Y113        FDRE                                         r  inst_queue/read_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  inst_queue/read_counter_reg[0]/Q
                         net (fo=34, estimated)       1.371     7.126    inst_queue/instruction_queue_reg_0_3_24_29/ADDRB0
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.250 f  inst_queue/instruction_queue_reg_0_3_24_29/RAMB_D1/O
                         net (fo=7, estimated)        0.976     8.226    inst_queue/iq_instruction_out[27]
    SLICE_X33Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.350 r  inst_queue/aluFunc_out_reg[0]_i_8/O
                         net (fo=2, estimated)        0.162     8.512    inst_queue/aluFunc_out_reg[0]_i_8_n_0
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.124     8.636 r  inst_queue/iType_out_reg[3]_i_3/O
                         net (fo=5, estimated)        0.533     9.169    inst_queue/iType_out_reg[3]_i_3_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I0_O)        0.124     9.293 r  inst_queue/iType_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.293    decoder/D[3]
    SLICE_X31Y108        LDCE (DToQ_ldce_D_Q)         0.371     9.664 r  decoder/iType_out_reg[3]/Q
                         net (fo=25, estimated)       0.363    10.027    decoder/Q[3]
    SLICE_X31Y109        LUT2 (Prop_lut2_I1_O)        0.124    10.151 f  decoder/iType_buffer[7][3]_i_4/O
                         net (fo=2, estimated)        0.495    10.646    rs_mul/rob_ix_row_reg_0_3_0_2_i_6__0
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.770 f  rs_mul/rob_ix_row_reg_0_3_0_2_i_8/O
                         net (fo=2, estimated)        0.990    11.760    inst_queue/Q_j_row_reg[2][0]
    SLICE_X14Y111        LUT5 (Prop_lut5_I0_O)        0.124    11.884 f  inst_queue/rob_ix_row_reg_0_3_0_2_i_6__0/O
                         net (fo=6, estimated)        0.594    12.478    rs_mul/Q_j_row_reg[2][0]_0
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.124    12.602 r  rs_mul/j_ready_row[1]_i_3/O
                         net (fo=69, estimated)       1.409    14.011    reorder_buffer/V_j_row_reg[1][0]_0
    SLICE_X26Y104        LUT3 (Prop_lut3_I1_O)        0.152    14.163 r  reorder_buffer/V_j_row[1][4]_i_1__0/O
                         net (fo=1, estimated)        0.486    14.649    rs_mul/V_j_row_reg[1][31]_0[4]
    SLICE_X27Y102        FDRE                                         r  rs_mul/V_j_row_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3203, estimated)     1.610    14.945    rs_mul/clk_100mhz_IBUF_BUFG
    SLICE_X27Y102        FDRE                                         r  rs_mul/V_j_row_reg[1][4]/C
                         clock pessimism              0.262    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X27Y102        FDRE (Setup_fdre_C_D)       -0.242    14.929    rs_mul/V_j_row_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -14.649    
  -------------------------------------------------------------------
                         slack                                  0.280    




