INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sim_1/new/SIPO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO_tb
