// Seed: 1581819035
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5
);
  assign id_5 = 1;
  assign id_5 = id_4;
  reg id_6;
  type_11(
      1 ^ "", id_0, id_0, id_3
  );
  always @(posedge ~id_0) id_6 <= 1;
endmodule
