
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[3/5] x86/microcode/intel: Add a helper which gives the microcode revision - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [3/5] x86/microcode/intel: Add a helper which gives the microcode revision</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=7500">Borislav Petkov</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Jan. 9, 2017, 11:41 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20170109114147.5082-4-bp@alien8.de&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9504477/mbox/"
   >mbox</a>
|
   <a href="/patch/9504477/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9504477/">/patch/9504477/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	1C2F860757 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  9 Jan 2017 11:44:05 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 09B962849C
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  9 Jan 2017 11:44:05 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id F2662284AA; Mon,  9 Jan 2017 11:44:04 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 6395E2849C
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  9 Jan 2017 11:44:03 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S966862AbdAILnu (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 9 Jan 2017 06:43:50 -0500
Received: from mail.skyhub.de ([78.46.96.112]:58637 &quot;EHLO mail.skyhub.de&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S965283AbdAILlw (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 9 Jan 2017 06:41:52 -0500
X-Virus-Scanned: Nedap ESD1 at mail.skyhub.de
Received: from mail.skyhub.de ([127.0.0.1])
	by localhost (door.skyhub.de [127.0.0.1]) (amavisd-new, port 10026)
	with ESMTP id GvrC5YkvS4xF; Mon,  9 Jan 2017 12:41:49 +0100 (CET)
Received: from pd.tnic (p2003008C2F20D5006052E7FE0203548D.dip0.t-ipconnect.de
	[IPv6:2003:8c:2f20:d500:6052:e7fe:203:548d])
	(using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mail.skyhub.de (SuperMail on ZX Spectrum 128k) with ESMTPSA id
	A91401DA2A8; Mon,  9 Jan 2017 12:41:48 +0100 (CET)
Received: by pd.tnic (Postfix, from userid 1000)
	id E4230161010; Mon,  9 Jan 2017 12:41:47 +0100 (CET)
From: Borislav Petkov &lt;bp@alien8.de&gt;
To: X86 ML &lt;x86@kernel.org&gt;
Cc: LKML &lt;linux-kernel@vger.kernel.org&gt;
Subject: [PATCH 3/5] x86/microcode/intel: Add a helper which gives the
	microcode revision
Date: Mon,  9 Jan 2017 12:41:45 +0100
Message-Id: &lt;20170109114147.5082-4-bp@alien8.de&gt;
X-Mailer: git-send-email 2.11.0
In-Reply-To: &lt;20170109114147.5082-1-bp@alien8.de&gt;
References: &lt;20170109114147.5082-1-bp@alien8.de&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=7500">Borislav Petkov</a> - Jan. 9, 2017, 11:41 a.m.</div>
<pre class="content">
<span class="from">From: Borislav Petkov &lt;bp@suse.de&gt;</span>

Since on Intel we&#39;re required to do CPUID(1) first, before reading
the microcode revision MSR, let&#39;s add a special helper which does the
required steps so that we don&#39;t forget to do them next time, when we
want to read the microcode revision.
<span class="signed-off-by">
Signed-off-by: Borislav Petkov &lt;bp@suse.de&gt;</span>
---
 arch/x86/include/asm/microcode_intel.h | 15 ++++++++++++
 arch/x86/kernel/cpu/intel.c            | 11 +++------
 arch/x86/kernel/cpu/microcode/intel.c  | 43 ++++++++++------------------------
 3 files changed, 31 insertions(+), 38 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/microcode_intel.h b/arch/x86/include/asm/microcode_intel.h</span>
<span class="p_header">index 195becc6f780..e793fc9a9b20 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/microcode_intel.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/microcode_intel.h</span>
<span class="p_chunk">@@ -52,6 +52,21 @@</span> <span class="p_context"> struct extended_sigtable {</span>
 
 #define exttable_size(et) ((et)-&gt;count * EXT_SIGNATURE_SIZE + EXT_HEADER_SIZE)
 
<span class="p_add">+static inline u32 intel_get_microcode_revision(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	u32 rev, dummy;</span>
<span class="p_add">+</span>
<span class="p_add">+	native_wrmsrl(MSR_IA32_UCODE_REV, 0);</span>
<span class="p_add">+</span>
<span class="p_add">+	/* As documented in the SDM: Do a CPUID 1 here */</span>
<span class="p_add">+	native_cpuid_eax(1);</span>
<span class="p_add">+</span>
<span class="p_add">+	/* get the current revision from MSR 0x8B */</span>
<span class="p_add">+	native_rdmsr(MSR_IA32_UCODE_REV, dummy, rev);</span>
<span class="p_add">+</span>
<span class="p_add">+	return rev;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 #ifdef CONFIG_MICROCODE_INTEL
 extern void __init load_ucode_intel_bsp(void);
 extern void load_ucode_intel_ap(void);
<span class="p_header">diff --git a/arch/x86/kernel/cpu/intel.c b/arch/x86/kernel/cpu/intel.c</span>
<span class="p_header">index 2d49aa949fa1..203f860d2ab3 100644</span>
<span class="p_header">--- a/arch/x86/kernel/cpu/intel.c</span>
<span class="p_header">+++ b/arch/x86/kernel/cpu/intel.c</span>
<span class="p_chunk">@@ -14,6 +14,7 @@</span> <span class="p_context"></span>
 #include &lt;asm/bugs.h&gt;
 #include &lt;asm/cpu.h&gt;
 #include &lt;asm/intel-family.h&gt;
<span class="p_add">+#include &lt;asm/microcode_intel.h&gt;</span>
 
 #ifdef CONFIG_X86_64
 #include &lt;linux/topology.h&gt;
<span class="p_chunk">@@ -78,14 +79,8 @@</span> <span class="p_context"> static void early_init_intel(struct cpuinfo_x86 *c)</span>
 		(c-&gt;x86 == 0x6 &amp;&amp; c-&gt;x86_model &gt;= 0x0e))
 		set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);
 
<span class="p_del">-	if (c-&gt;x86 &gt;= 6 &amp;&amp; !cpu_has(c, X86_FEATURE_IA64)) {</span>
<span class="p_del">-		unsigned lower_word;</span>
<span class="p_del">-</span>
<span class="p_del">-		wrmsr(MSR_IA32_UCODE_REV, 0, 0);</span>
<span class="p_del">-		/* Required by the SDM */</span>
<span class="p_del">-		native_cpuid_eax(1);</span>
<span class="p_del">-		rdmsr(MSR_IA32_UCODE_REV, lower_word, c-&gt;microcode);</span>
<span class="p_del">-	}</span>
<span class="p_add">+	if (c-&gt;x86 &gt;= 6 &amp;&amp; !cpu_has(c, X86_FEATURE_IA64))</span>
<span class="p_add">+		c-&gt;microcode = intel_get_microcode_revision();</span>
 
 	/*
 	 * Atom erratum AAE44/AAF40/AAG38/AAH41:
<span class="p_header">diff --git a/arch/x86/kernel/cpu/microcode/intel.c b/arch/x86/kernel/cpu/microcode/intel.c</span>
<span class="p_header">index f79249fab389..faec8fa68ffd 100644</span>
<span class="p_header">--- a/arch/x86/kernel/cpu/microcode/intel.c</span>
<span class="p_header">+++ b/arch/x86/kernel/cpu/microcode/intel.c</span>
<span class="p_chunk">@@ -390,15 +390,8 @@</span> <span class="p_context"> static int collect_cpu_info_early(struct ucode_cpu_info *uci)</span>
 		native_rdmsr(MSR_IA32_PLATFORM_ID, val[0], val[1]);
 		csig.pf = 1 &lt;&lt; ((val[1] &gt;&gt; 18) &amp; 7);
 	}
<span class="p_del">-	native_wrmsrl(MSR_IA32_UCODE_REV, 0);</span>
 
<span class="p_del">-	/* As documented in the SDM: Do a CPUID 1 here */</span>
<span class="p_del">-	native_cpuid_eax(1);</span>
<span class="p_del">-</span>
<span class="p_del">-	/* get the current revision from MSR 0x8B */</span>
<span class="p_del">-	native_rdmsr(MSR_IA32_UCODE_REV, val[0], val[1]);</span>
<span class="p_del">-</span>
<span class="p_del">-	csig.rev = val[1];</span>
<span class="p_add">+	csig.rev = intel_get_microcode_revision();</span>
 
 	uci-&gt;cpu_sig = csig;
 	uci-&gt;valid = 1;
<span class="p_chunk">@@ -582,7 +575,7 @@</span> <span class="p_context"> static inline void print_ucode(struct ucode_cpu_info *uci)</span>
 static int apply_microcode_early(struct ucode_cpu_info *uci, bool early)
 {
 	struct microcode_intel *mc;
<span class="p_del">-	unsigned int val[2];</span>
<span class="p_add">+	u32 rev;</span>
 
 	mc = uci-&gt;mc;
 	if (!mc)
<span class="p_chunk">@@ -590,21 +583,16 @@</span> <span class="p_context"> static int apply_microcode_early(struct ucode_cpu_info *uci, bool early)</span>
 
 	/* write microcode via MSR 0x79 */
 	native_wrmsrl(MSR_IA32_UCODE_WRITE, (unsigned long)mc-&gt;bits);
<span class="p_del">-	native_wrmsrl(MSR_IA32_UCODE_REV, 0);</span>
 
<span class="p_del">-	/* As documented in the SDM: Do a CPUID 1 here */</span>
<span class="p_del">-	native_cpuid_eax(1);</span>
<span class="p_del">-</span>
<span class="p_del">-	/* get the current revision from MSR 0x8B */</span>
<span class="p_del">-	native_rdmsr(MSR_IA32_UCODE_REV, val[0], val[1]);</span>
<span class="p_del">-	if (val[1] != mc-&gt;hdr.rev)</span>
<span class="p_add">+	rev = intel_get_microcode_revision();</span>
<span class="p_add">+	if (rev != mc-&gt;hdr.rev)</span>
 		return -1;
 
 #ifdef CONFIG_X86_64
 	/* Flush global tlb. This is precaution. */
 	flush_tlb_early();
 #endif
<span class="p_del">-	uci-&gt;cpu_sig.rev = val[1];</span>
<span class="p_add">+	uci-&gt;cpu_sig.rev = rev;</span>
 
 	if (early)
 		print_ucode(uci);
<span class="p_chunk">@@ -784,8 +772,8 @@</span> <span class="p_context"> static int apply_microcode_intel(int cpu)</span>
 	struct microcode_intel *mc;
 	struct ucode_cpu_info *uci;
 	struct cpuinfo_x86 *c;
<span class="p_del">-	unsigned int val[2];</span>
 	static int prev_rev;
<span class="p_add">+	u32 rev;</span>
 
 	/* We should bind the task to the CPU */
 	if (WARN_ON(raw_smp_processor_id() != cpu))
<span class="p_chunk">@@ -802,33 +790,28 @@</span> <span class="p_context"> static int apply_microcode_intel(int cpu)</span>
 
 	/* write microcode via MSR 0x79 */
 	wrmsrl(MSR_IA32_UCODE_WRITE, (unsigned long)mc-&gt;bits);
<span class="p_del">-	wrmsrl(MSR_IA32_UCODE_REV, 0);</span>
<span class="p_del">-</span>
<span class="p_del">-	/* As documented in the SDM: Do a CPUID 1 here */</span>
<span class="p_del">-	native_cpuid_eax(1);</span>
 
<span class="p_del">-	/* get the current revision from MSR 0x8B */</span>
<span class="p_del">-	rdmsr(MSR_IA32_UCODE_REV, val[0], val[1]);</span>
<span class="p_add">+	rev = intel_get_microcode_revision();</span>
 
<span class="p_del">-	if (val[1] != mc-&gt;hdr.rev) {</span>
<span class="p_add">+	if (rev != mc-&gt;hdr.rev) {</span>
 		pr_err(&quot;CPU%d update to revision 0x%x failed\n&quot;,
 		       cpu, mc-&gt;hdr.rev);
 		return -1;
 	}
 
<span class="p_del">-	if (val[1] != prev_rev) {</span>
<span class="p_add">+	if (rev != prev_rev) {</span>
 		pr_info(&quot;updated to revision 0x%x, date = %04x-%02x-%02x\n&quot;,
<span class="p_del">-			val[1],</span>
<span class="p_add">+			rev,</span>
 			mc-&gt;hdr.date &amp; 0xffff,
 			mc-&gt;hdr.date &gt;&gt; 24,
 			(mc-&gt;hdr.date &gt;&gt; 16) &amp; 0xff);
<span class="p_del">-		prev_rev = val[1];</span>
<span class="p_add">+		prev_rev = rev;</span>
 	}
 
 	c = &amp;cpu_data(cpu);
 
<span class="p_del">-	uci-&gt;cpu_sig.rev = val[1];</span>
<span class="p_del">-	c-&gt;microcode = val[1];</span>
<span class="p_add">+	uci-&gt;cpu_sig.rev = rev;</span>
<span class="p_add">+	c-&gt;microcode = rev;</span>
 
 	return 0;
 }

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



