#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 13 20:49:09 2020
# Process ID: 7328
# Current directory: W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1
# Command line: vivado.exe -log multiplexer_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source multiplexer_wrapper.tcl -notrace
# Log file: W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1/multiplexer_wrapper.vdi
# Journal file: W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source multiplexer_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 304.918 ; gain = 11.625
Command: link_design -top multiplexer_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_c_counter_binary_0_0/multiplexer_c_counter_binary_0_0.dcp' for cell 'multiplexer_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_c_counter_binary_0_1/multiplexer_c_counter_binary_0_1.dcp' for cell 'multiplexer_i/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_c_counter_binary_1_0/multiplexer_c_counter_binary_1_0.dcp' for cell 'multiplexer_i/c_counter_binary_2'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_c_counter_binary_1_1/multiplexer_c_counter_binary_1_1.dcp' for cell 'multiplexer_i/c_counter_binary_3'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_4_to_1_mux_vector_0_8/multiplexer_xup_4_to_1_mux_vector_0_8.dcp' for cell 'multiplexer_i/xup_4_to_1_mux_vector_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_4_to_1_mux_vector_0_0/multiplexer_xup_4_to_1_mux_vector_0_0.dcp' for cell 'multiplexer_i/Enable_Mux/xup_4_to_1_mux_vector_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_4_to_1_mux_vector_0_1/multiplexer_xup_4_to_1_mux_vector_0_1.dcp' for cell 'multiplexer_i/Enable_Mux/xup_4_to_1_mux_vector_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_4_to_1_mux_vector_0_2/multiplexer_xup_4_to_1_mux_vector_0_2.dcp' for cell 'multiplexer_i/Enable_Mux/xup_4_to_1_mux_vector_2'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_4_to_1_mux_vector_0_3/multiplexer_xup_4_to_1_mux_vector_0_3.dcp' for cell 'multiplexer_i/Enable_Mux/xup_4_to_1_mux_vector_3'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and3_0_0/multiplexer_xup_and3_0_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_A/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and4_0_0/multiplexer_xup_and4_0_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_A/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_0_0/multiplexer_xup_inv_0_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_A/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_1_0/multiplexer_xup_inv_1_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_A/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_2_0/multiplexer_xup_inv_2_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_A/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_3_0/multiplexer_xup_inv_3_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_A/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_4_0/multiplexer_xup_inv_4_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_A/xup_inv_4'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_or2_0_0/multiplexer_xup_or2_0_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_A/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and2_0_0/multiplexer_xup_and2_0_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_B/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_xor2_0_0/multiplexer_xup_xor2_0_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_B/xup_xor2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and3_0_1/multiplexer_xup_and3_0_1.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_C/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_0_1/multiplexer_xup_inv_0_1.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_C/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_1_1/multiplexer_xup_inv_1_1.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_C/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and2_0_1/multiplexer_xup_and2_0_1.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_D/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and4_0_1/multiplexer_xup_and4_0_1.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_D/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_0_2/multiplexer_xup_inv_0_2.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_D/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_1_2/multiplexer_xup_inv_1_2.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_D/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_2_1/multiplexer_xup_inv_2_1.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_D/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_3_1/multiplexer_xup_inv_3_1.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_D/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_or2_0_1/multiplexer_xup_or2_0_1.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_D/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_xor2_0_1/multiplexer_xup_xor2_0_1.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_D/xup_xor2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and2_0_2/multiplexer_xup_and2_0_2.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_E/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_0_3/multiplexer_xup_inv_0_3.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_E/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_or2_0_2/multiplexer_xup_or2_0_2.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_E/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and2_0_3/multiplexer_xup_and2_0_3.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_F/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and2_1_0/multiplexer_xup_and2_1_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_F/xup_and2_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and2_2_0/multiplexer_xup_and2_2_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_F/xup_and2_2'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_0_4/multiplexer_xup_inv_0_4.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_F/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_2_2/multiplexer_xup_inv_2_2.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_F/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_or2_0_3/multiplexer_xup_or2_0_3.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_F/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_or2_1_0/multiplexer_xup_or2_1_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_F/xup_or2_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and3_0_2/multiplexer_xup_and3_0_2.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_G/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_and3_1_0/multiplexer_xup_and3_1_0.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_G/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_0_5/multiplexer_xup_inv_0_5.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_G/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_1_3/multiplexer_xup_inv_1_3.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_G/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_inv_2_3/multiplexer_xup_inv_2_3.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_G/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_or2_0_4/multiplexer_xup_or2_0_4.dcp' for cell 'multiplexer_i/Seg_Decoder/segment_G/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_0_3/multiplexer_xup_clk_divider_0_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_1_3/multiplexer_xup_clk_divider_1_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_10_3/multiplexer_xup_clk_divider_10_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_10'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_11_3/multiplexer_xup_clk_divider_11_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_11'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_12_3/multiplexer_xup_clk_divider_12_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_12'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_13_3/multiplexer_xup_clk_divider_13_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_13'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_14_3/multiplexer_xup_clk_divider_14_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_14'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_15_3/multiplexer_xup_clk_divider_15_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_15'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_16_3/multiplexer_xup_clk_divider_16_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_16'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_17_3/multiplexer_xup_clk_divider_17_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_17'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_18_3/multiplexer_xup_clk_divider_18_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_18'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_19_3/multiplexer_xup_clk_divider_19_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_19'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_2_3/multiplexer_xup_clk_divider_2_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_2'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_20_3/multiplexer_xup_clk_divider_20_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_20'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_21_3/multiplexer_xup_clk_divider_21_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_21'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_22_3/multiplexer_xup_clk_divider_22_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_22'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_3_3/multiplexer_xup_clk_divider_3_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_3'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_4_3/multiplexer_xup_clk_divider_4_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_4'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_5_3/multiplexer_xup_clk_divider_5_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_5'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_6_3/multiplexer_xup_clk_divider_6_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_6'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_7_3/multiplexer_xup_clk_divider_7_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_7'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_8_3/multiplexer_xup_clk_divider_8_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_8'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_9_3/multiplexer_xup_clk_divider_9_3.dcp' for cell 'multiplexer_i/clk_divide_10Hz/xup_clk_divider_9'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_0_0/multiplexer_xup_clk_divider_0_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_1_0/multiplexer_xup_clk_divider_1_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_10_0/multiplexer_xup_clk_divider_10_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_10'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_11_0/multiplexer_xup_clk_divider_11_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_11'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_12_0/multiplexer_xup_clk_divider_12_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_12'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_13_0/multiplexer_xup_clk_divider_13_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_13'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_14_0/multiplexer_xup_clk_divider_14_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_14'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_15_0/multiplexer_xup_clk_divider_15_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_15'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_16_0/multiplexer_xup_clk_divider_16_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_16'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_17_0/multiplexer_xup_clk_divider_17_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_17'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_18_0/multiplexer_xup_clk_divider_18_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_18'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_19_0/multiplexer_xup_clk_divider_19_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_19'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_2_0/multiplexer_xup_clk_divider_2_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_2'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_20_0/multiplexer_xup_clk_divider_20_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_20'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_21_0/multiplexer_xup_clk_divider_21_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_21'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_22_0/multiplexer_xup_clk_divider_22_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_22'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_23_0/multiplexer_xup_clk_divider_23_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_23'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_24_0/multiplexer_xup_clk_divider_24_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_24'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_25_0/multiplexer_xup_clk_divider_25_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_25'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_26_0/multiplexer_xup_clk_divider_26_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_26'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_3_0/multiplexer_xup_clk_divider_3_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_3'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_4_0/multiplexer_xup_clk_divider_4_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_4'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_5_0/multiplexer_xup_clk_divider_5_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_5'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_6_0/multiplexer_xup_clk_divider_6_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_6'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_7_0/multiplexer_xup_clk_divider_7_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_7'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_8_0/multiplexer_xup_clk_divider_8_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_8'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_9_0/multiplexer_xup_clk_divider_9_0.dcp' for cell 'multiplexer_i/clk_divide_1Hz/xup_clk_divider_9'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_0_1/multiplexer_xup_clk_divider_0_1.dcp' for cell 'multiplexer_i/clk_divide_1kHz/xup_clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_1_1/multiplexer_xup_clk_divider_1_1.dcp' for cell 'multiplexer_i/clk_divide_1kHz/xup_clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_10_1/multiplexer_xup_clk_divider_10_1.dcp' for cell 'multiplexer_i/clk_divide_1kHz/xup_clk_divider_10'
INFO: [Project 1-454] Reading design checkpoint 'w:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ip/multiplexer_xup_clk_divider_11_1/multiplexer_xup_clk_divider_11_1.dcp' for cell 'multiplexer_i/clk_divide_1kHz/xup_clk_divider_11'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/constrs_1/new/top_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/constrs_1/new/top_pins.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/constrs_1/new/top_pins.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/constrs_1/new/top_pins.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/constrs_1/new/top_pins.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/constrs_1/new/top_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 702.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

111 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 702.957 ; gain = 398.039
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.558 . Memory (MB): peak = 716.816 ; gain = 13.859

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ac1e7471

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1271.594 ; gain = 554.777

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 126463f11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 25 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 126463f11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13e4469f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13e4469f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f6db77df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f6db77df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              25  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1370.832 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f6db77df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1370.832 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f6db77df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1370.832 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f6db77df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1370.832 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1370.832 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f6db77df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1370.832 ; gain = 667.875
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1370.832 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1/multiplexer_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file multiplexer_wrapper_drc_opted.rpt -pb multiplexer_wrapper_drc_opted.pb -rpx multiplexer_wrapper_drc_opted.rpx
Command: report_drc -file multiplexer_wrapper_drc_opted.rpt -pb multiplexer_wrapper_drc_opted.pb -rpx multiplexer_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1/multiplexer_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1370.832 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 113ffd806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1370.832 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ffbdea6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c10fd3f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c10fd3f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.626 . Memory (MB): peak = 1370.832 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c10fd3f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c10fd3f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.648 . Memory (MB): peak = 1370.832 ; gain = 0.000
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 16c506471

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16c506471

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1783970c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 165ee4eef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 165ee4eef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13e3eb144

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13e3eb144

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13e3eb144

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13e3eb144

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 13e3eb144

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13e3eb144

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13e3eb144

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1370.832 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 152809ede

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 152809ede

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000
Ending Placer Task | Checksum: 1386cdcdf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1370.832 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1/multiplexer_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file multiplexer_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1370.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file multiplexer_wrapper_utilization_placed.rpt -pb multiplexer_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file multiplexer_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1370.832 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 62b20d54 ConstDB: 0 ShapeSum: d5bacf8b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6bd9b353

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1467.371 ; gain = 96.539
Post Restoration Checksum: NetGraph: 6404030a NumContArr: 7d5b049 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6bd9b353

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1473.363 ; gain = 102.531

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6bd9b353

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1473.363 ; gain = 102.531
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1a3115f4e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1474.203 ; gain = 103.371

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: db3edaae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.195 ; gain = 105.363

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: cede02b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.195 ; gain = 105.363
Phase 4 Rip-up And Reroute | Checksum: cede02b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.195 ; gain = 105.363

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: cede02b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.195 ; gain = 105.363

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: cede02b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.195 ; gain = 105.363
Phase 6 Post Hold Fix | Checksum: cede02b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.195 ; gain = 105.363

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.010763 %
  Global Horizontal Routing Utilization  = 0.0124935 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 7.20721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: cede02b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.195 ; gain = 105.363

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cede02b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1478.199 ; gain = 107.367

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ce44167e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1478.199 ; gain = 107.367
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1478.199 ; gain = 107.367

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1478.199 ; gain = 107.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1478.199 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1478.590 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1480.945 ; gain = 2.746
INFO: [Common 17-1381] The checkpoint 'W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1/multiplexer_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file multiplexer_wrapper_drc_routed.rpt -pb multiplexer_wrapper_drc_routed.pb -rpx multiplexer_wrapper_drc_routed.rpx
Command: report_drc -file multiplexer_wrapper_drc_routed.rpt -pb multiplexer_wrapper_drc_routed.pb -rpx multiplexer_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1/multiplexer_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file multiplexer_wrapper_methodology_drc_routed.rpt -pb multiplexer_wrapper_methodology_drc_routed.pb -rpx multiplexer_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file multiplexer_wrapper_methodology_drc_routed.rpt -pb multiplexer_wrapper_methodology_drc_routed.pb -rpx multiplexer_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1/multiplexer_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file multiplexer_wrapper_power_routed.rpt -pb multiplexer_wrapper_power_summary_routed.pb -rpx multiplexer_wrapper_power_routed.rpx
Command: report_power -file multiplexer_wrapper_power_routed.rpt -pb multiplexer_wrapper_power_summary_routed.pb -rpx multiplexer_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
168 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file multiplexer_wrapper_route_status.rpt -pb multiplexer_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file multiplexer_wrapper_timing_summary_routed.rpt -pb multiplexer_wrapper_timing_summary_routed.pb -rpx multiplexer_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file multiplexer_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file multiplexer_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file multiplexer_wrapper_bus_skew_routed.rpt -pb multiplexer_wrapper_bus_skew_routed.pb -rpx multiplexer_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 20:50:17 2020...
