Oh no...

Cycle: 6
Incorrect Write to Register File
MARS instruction number: 3	Instruction: jal 4194328
MARS: Register Write to Reg: 0x1F Val: 0x0040000C
Student: Register Write to Reg: 0x10 Val: 0x00000000

Cycle: 9
Incorrect Write to Register File
MARS instruction number: 6	Instruction: addiu $4,$4,1
MARS: Register Write to Reg: 0x04 Val: 0x00000005
Student: Register Write to Reg: 0x04 Val: 0x00000001

Cycle: 9
Incorrect Write to Memory
MARS instruction number: 7	Instruction: sw $31,0($29)
MARS: Memory Write to Addr: 0x7FFFEFFC Val: 0x0040000C
Student: Memory Write to Addr: 0x00000000 Val: 0x0000000C

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


