<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Calculator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Intergenator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Intergenator_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="StackTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="StackTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="StateMachine.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="StateMachine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="StateMachine.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="StateMachine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="StateMachine.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="StateMachine_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="StateMachine_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="StateMachine_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="StateMachine_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestIntergenator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestIntergenator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab_design_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab_design_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_design_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab_design_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab_design_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab_design_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab_design_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_design_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uartBufferTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uartBufferTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="uartBufferTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uartBufferTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1493676973" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1493676973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493677761" xil_pn:in_ck="6503351019416039591" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1493677761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DeIntegernator.vhd"/>
      <outfile xil_pn:name="Intergenator.vhd"/>
      <outfile xil_pn:name="Stack.vhd"/>
      <outfile xil_pn:name="StackTest.vhd"/>
      <outfile xil_pn:name="StateMachine.vhd"/>
      <outfile xil_pn:name="TestIntergenator.vhd"/>
      <outfile xil_pn:name="UART-tx-buffer.vhd"/>
      <outfile xil_pn:name="UART_baudRateGenerator.vhd"/>
      <outfile xil_pn:name="UART_receiver.vhd"/>
      <outfile xil_pn:name="UART_transmitter.vhd"/>
      <outfile xil_pn:name="character-decoder.vhd"/>
      <outfile xil_pn:name="character_encoder.vhd"/>
      <outfile xil_pn:name="lab_design_top.vhd"/>
      <outfile xil_pn:name="uart.vhd"/>
      <outfile xil_pn:name="uartBufferTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1493676973" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1691393781096676652" xil_pn:start_ts="1493676973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493676973" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8628272850033399382" xil_pn:start_ts="1493676973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493676973" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3259060014753638551" xil_pn:start_ts="1493676973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493677761" xil_pn:in_ck="6503351019416039591" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1493677761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DeIntegernator.vhd"/>
      <outfile xil_pn:name="Intergenator.vhd"/>
      <outfile xil_pn:name="Stack.vhd"/>
      <outfile xil_pn:name="StackTest.vhd"/>
      <outfile xil_pn:name="StateMachine.vhd"/>
      <outfile xil_pn:name="TestIntergenator.vhd"/>
      <outfile xil_pn:name="UART-tx-buffer.vhd"/>
      <outfile xil_pn:name="UART_baudRateGenerator.vhd"/>
      <outfile xil_pn:name="UART_receiver.vhd"/>
      <outfile xil_pn:name="UART_transmitter.vhd"/>
      <outfile xil_pn:name="character-decoder.vhd"/>
      <outfile xil_pn:name="character_encoder.vhd"/>
      <outfile xil_pn:name="lab_design_top.vhd"/>
      <outfile xil_pn:name="uart.vhd"/>
      <outfile xil_pn:name="uartBufferTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1493677766" xil_pn:in_ck="6503351019416039591" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4492208227884387128" xil_pn:start_ts="1493677761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="uartBufferTest_beh.prj"/>
      <outfile xil_pn:name="uartBufferTest_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1493677766" xil_pn:in_ck="6389469610237047596" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="534888925989743173" xil_pn:start_ts="1493677766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="uartBufferTest_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1491581619" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1491581619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493676828" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4053533457021867383" xil_pn:start_ts="1493676828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493676828" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3259060014753638551" xil_pn:start_ts="1493676828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493676828" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1493676828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493676828" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3114689189596806151" xil_pn:start_ts="1493676828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493676828" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1493676828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493676828" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2185210487010034975" xil_pn:start_ts="1493676828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493678159" xil_pn:in_ck="-1219054565330367911" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5800613225589640016" xil_pn:start_ts="1493678152">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="StateMachine.lso"/>
      <outfile xil_pn:name="StateMachine.prj"/>
      <outfile xil_pn:name="StateMachine.syr"/>
      <outfile xil_pn:name="StateMachine.xst"/>
      <outfile xil_pn:name="StateMachine_stx_beh.prj"/>
      <outfile xil_pn:name="StateMachine_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1493675221" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8950217066873356786" xil_pn:start_ts="1493675221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
