

Implementation tool: Xilinx Vivado v.2024.2
Project:             fast_ip
Solution:            hls
Device target:       xc7z020-clg484-1
Report date:         Sun Feb 09 15:27:13 +0700 2025

#=== Post-Implementation Resource usage ===
SLICE:          571
LUT:           1626
FF:             657
DSP:              0
BRAM:           112
URAM:             0
LATCH:            0
SRL:              4
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.299
CP achieved post-implementation: 8.161
Timing met
