(*
     Memory access unit test harness

     Copyright 2004 Ken Rose
     All rights reserved
*)


(*environment "/usr/local/Confluence/lib/Logic.cf"*)

with
Core Core_res Msg (*:Imem :Dmem *)
is

Core <- import "../src/pipe.cf"

Core_res <- {Core.T}
{reset {input "reset"   8 1 $} Core_res}

(*
{VectorRamWbr 32 '0' '0x0000' Core_res.Iaddr'[17:2] '0x00000000' Core_res.IMem}
{VectorRamWbr 32 Core_res.WriteEnable Core_res.Daddr'[15:0] Core_res.Daddr'[15:0] Core_res.WriteData Core_res.DMem}
*)



Core_res.IMem <- {input "imem"   1 32 $}
Core_res.DMem <- {input "dmem"   2 32 $}
Core_res.Iaddr -> {output "iaddr"        3 $} 
Core_res.Daddr -> {output "daddr"        4 $}
Core_res.WriteData -> {output "write_data"   5 $}
Core_res.WriteEnable -> {output "write_enable" 6 $}
Core_res.ReadEnable -> {output "read_enable" 7 $}
Core_res.BusError <- {input "buserr"   8 1 $}
Core_res.TimerIRQ <- {input "timer_irq"   9 1 $}
Core_res.ExternIRQ <- {input "extern_irq"   10 1 $}
Core_res.ITLBmiss <- {input "itlb_miss"   11 1 $}
Core_res.DTLBmiss <- {input "dtlb_miss"   12 1 $}


Msg <- "Confluence OpenRisc 1000\nCopyright 2003, 2004 Ken Rose\nAll rights reserved"

{set "FileName" "Cpu"}
{set "BuildName" "Cpu"}
{set "Header" Msg}
{set "GenVerilog" true}
{set "GenC" true}

