;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_Bypass__0__MASK EQU 0x10
ADC_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_Bypass__0__PORT EQU 0
ADC_Bypass__0__SHIFT EQU 4
ADC_Bypass__AG EQU CYREG_PRT0_AG
ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Bypass__DR EQU CYREG_PRT0_DR
ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Bypass__MASK EQU 0x10
ADC_Bypass__PORT EQU 0
ADC_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Bypass__PS EQU CYREG_PRT0_PS
ADC_Bypass__SHIFT EQU 4
ADC_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; Com
Com__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Com__0__MASK EQU 0x01
Com__0__PC EQU CYREG_PRT0_PC0
Com__0__PORT EQU 0
Com__0__SHIFT EQU 0
Com__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Com__1__MASK EQU 0x02
Com__1__PC EQU CYREG_PRT0_PC1
Com__1__PORT EQU 0
Com__1__SHIFT EQU 1
Com__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
Com__2__MASK EQU 0x04
Com__2__PC EQU CYREG_PRT0_PC2
Com__2__PORT EQU 0
Com__2__SHIFT EQU 2
Com__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
Com__3__MASK EQU 0x08
Com__3__PC EQU CYREG_PRT0_PC3
Com__3__PORT EQU 0
Com__3__SHIFT EQU 3
Com__AG EQU CYREG_PRT0_AG
Com__AMUX EQU CYREG_PRT0_AMUX
Com__BIE EQU CYREG_PRT0_BIE
Com__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Com__BYP EQU CYREG_PRT0_BYP
Com__CTL EQU CYREG_PRT0_CTL
Com__DM0 EQU CYREG_PRT0_DM0
Com__DM1 EQU CYREG_PRT0_DM1
Com__DM2 EQU CYREG_PRT0_DM2
Com__DR EQU CYREG_PRT0_DR
Com__INP_DIS EQU CYREG_PRT0_INP_DIS
Com__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Com__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Com__LCD_EN EQU CYREG_PRT0_LCD_EN
Com__MASK EQU 0x0F
Com__PORT EQU 0
Com__PRT EQU CYREG_PRT0_PRT
Com__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Com__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Com__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Com__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Com__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Com__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Com__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Com__PS EQU CYREG_PRT0_PS
Com__SHIFT EQU 0
Com__SLW EQU CYREG_PRT0_SLW

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; Seg
Seg__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Seg__0__MASK EQU 0x01
Seg__0__PC EQU CYREG_PRT3_PC0
Seg__0__PORT EQU 3
Seg__0__SHIFT EQU 0
Seg__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Seg__1__MASK EQU 0x02
Seg__1__PC EQU CYREG_PRT3_PC1
Seg__1__PORT EQU 3
Seg__1__SHIFT EQU 1
Seg__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
Seg__2__MASK EQU 0x04
Seg__2__PC EQU CYREG_PRT3_PC2
Seg__2__PORT EQU 3
Seg__2__SHIFT EQU 2
Seg__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
Seg__3__MASK EQU 0x08
Seg__3__PC EQU CYREG_PRT3_PC3
Seg__3__PORT EQU 3
Seg__3__SHIFT EQU 3
Seg__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
Seg__4__MASK EQU 0x10
Seg__4__PC EQU CYREG_PRT3_PC4
Seg__4__PORT EQU 3
Seg__4__SHIFT EQU 4
Seg__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
Seg__5__MASK EQU 0x20
Seg__5__PC EQU CYREG_PRT3_PC5
Seg__5__PORT EQU 3
Seg__5__SHIFT EQU 5
Seg__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
Seg__6__MASK EQU 0x40
Seg__6__PC EQU CYREG_PRT3_PC6
Seg__6__PORT EQU 3
Seg__6__SHIFT EQU 6
Seg__AG EQU CYREG_PRT3_AG
Seg__AMUX EQU CYREG_PRT3_AMUX
Seg__BIE EQU CYREG_PRT3_BIE
Seg__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg__BYP EQU CYREG_PRT3_BYP
Seg__CTL EQU CYREG_PRT3_CTL
Seg__DM0 EQU CYREG_PRT3_DM0
Seg__DM1 EQU CYREG_PRT3_DM1
Seg__DM2 EQU CYREG_PRT3_DM2
Seg__DR EQU CYREG_PRT3_DR
Seg__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Seg__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg__MASK EQU 0x7F
Seg__PORT EQU 3
Seg__PRT EQU CYREG_PRT3_PRT
Seg__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg__PS EQU CYREG_PRT3_PS
Seg__SHIFT EQU 0
Seg__SLW EQU CYREG_PRT3_SLW

; aum
aum__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
aum__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
aum__INTC_MASK EQU 0x02
aum__INTC_NUMBER EQU 1
aum__INTC_PRIOR_NUM EQU 7
aum__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
aum__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
aum__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; tem
tem__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
tem__0__MASK EQU 0x80
tem__0__PC EQU CYREG_PRT0_PC7
tem__0__PORT EQU 0
tem__0__SHIFT EQU 7
tem__AG EQU CYREG_PRT0_AG
tem__AMUX EQU CYREG_PRT0_AMUX
tem__BIE EQU CYREG_PRT0_BIE
tem__BIT_MASK EQU CYREG_PRT0_BIT_MASK
tem__BYP EQU CYREG_PRT0_BYP
tem__CTL EQU CYREG_PRT0_CTL
tem__DM0 EQU CYREG_PRT0_DM0
tem__DM1 EQU CYREG_PRT0_DM1
tem__DM2 EQU CYREG_PRT0_DM2
tem__DR EQU CYREG_PRT0_DR
tem__INP_DIS EQU CYREG_PRT0_INP_DIS
tem__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
tem__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
tem__LCD_EN EQU CYREG_PRT0_LCD_EN
tem__MASK EQU 0x80
tem__PORT EQU 0
tem__PRT EQU CYREG_PRT0_PRT
tem__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
tem__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
tem__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
tem__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
tem__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
tem__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
tem__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
tem__PS EQU CYREG_PRT0_PS
tem__SHIFT EQU 7
tem__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; data
data__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
data__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
data__INTC_MASK EQU 0x04
data__INTC_NUMBER EQU 2
data__INTC_PRIOR_NUM EQU 7
data__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
data__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
data__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; dism
dism__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
dism__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
dism__INTC_MASK EQU 0x08
dism__INTC_NUMBER EQU 3
dism__INTC_PRIOR_NUM EQU 7
dism__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
dism__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
dism__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; tilt
tilt__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
tilt__0__MASK EQU 0x01
tilt__0__PC EQU CYREG_IO_PC_PRT15_PC0
tilt__0__PORT EQU 15
tilt__0__SHIFT EQU 0
tilt__AG EQU CYREG_PRT15_AG
tilt__AMUX EQU CYREG_PRT15_AMUX
tilt__BIE EQU CYREG_PRT15_BIE
tilt__BIT_MASK EQU CYREG_PRT15_BIT_MASK
tilt__BYP EQU CYREG_PRT15_BYP
tilt__CTL EQU CYREG_PRT15_CTL
tilt__DM0 EQU CYREG_PRT15_DM0
tilt__DM1 EQU CYREG_PRT15_DM1
tilt__DM2 EQU CYREG_PRT15_DM2
tilt__DR EQU CYREG_PRT15_DR
tilt__INP_DIS EQU CYREG_PRT15_INP_DIS
tilt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
tilt__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
tilt__LCD_EN EQU CYREG_PRT15_LCD_EN
tilt__MASK EQU 0x01
tilt__PORT EQU 15
tilt__PRT EQU CYREG_PRT15_PRT
tilt__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
tilt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
tilt__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
tilt__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
tilt__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
tilt__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
tilt__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
tilt__PS EQU CYREG_PRT15_PS
tilt__SHIFT EQU 0
tilt__SLW EQU CYREG_PRT15_SLW

; aviso
aviso__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
aviso__0__MASK EQU 0x01
aviso__0__PC EQU CYREG_PRT12_PC0
aviso__0__PORT EQU 12
aviso__0__SHIFT EQU 0
aviso__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
aviso__1__MASK EQU 0x02
aviso__1__PC EQU CYREG_PRT12_PC1
aviso__1__PORT EQU 12
aviso__1__SHIFT EQU 1
aviso__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
aviso__2__MASK EQU 0x04
aviso__2__PC EQU CYREG_PRT12_PC2
aviso__2__PORT EQU 12
aviso__2__SHIFT EQU 2
aviso__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
aviso__3__MASK EQU 0x08
aviso__3__PC EQU CYREG_PRT12_PC3
aviso__3__PORT EQU 12
aviso__3__SHIFT EQU 3
aviso__AG EQU CYREG_PRT12_AG
aviso__BIE EQU CYREG_PRT12_BIE
aviso__BIT_MASK EQU CYREG_PRT12_BIT_MASK
aviso__BYP EQU CYREG_PRT12_BYP
aviso__DM0 EQU CYREG_PRT12_DM0
aviso__DM1 EQU CYREG_PRT12_DM1
aviso__DM2 EQU CYREG_PRT12_DM2
aviso__DR EQU CYREG_PRT12_DR
aviso__INP_DIS EQU CYREG_PRT12_INP_DIS
aviso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
aviso__MASK EQU 0x0F
aviso__PORT EQU 12
aviso__PRT EQU CYREG_PRT12_PRT
aviso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
aviso__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
aviso__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
aviso__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
aviso__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
aviso__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
aviso__PS EQU CYREG_PRT12_PS
aviso__SHIFT EQU 0
aviso__SIO_CFG EQU CYREG_PRT12_SIO_CFG
aviso__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
aviso__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
aviso__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
aviso__SLW EQU CYREG_PRT12_SLW

; motor
motor__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
motor__0__MASK EQU 0x04
motor__0__PC EQU CYREG_PRT1_PC2
motor__0__PORT EQU 1
motor__0__SHIFT EQU 2
motor__AG EQU CYREG_PRT1_AG
motor__AMUX EQU CYREG_PRT1_AMUX
motor__BIE EQU CYREG_PRT1_BIE
motor__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor__BYP EQU CYREG_PRT1_BYP
motor__CTL EQU CYREG_PRT1_CTL
motor__DM0 EQU CYREG_PRT1_DM0
motor__DM1 EQU CYREG_PRT1_DM1
motor__DM2 EQU CYREG_PRT1_DM2
motor__DR EQU CYREG_PRT1_DR
motor__INP_DIS EQU CYREG_PRT1_INP_DIS
motor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor__LCD_EN EQU CYREG_PRT1_LCD_EN
motor__MASK EQU 0x04
motor__PORT EQU 1
motor__PRT EQU CYREG_PRT1_PRT
motor__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor__PS EQU CYREG_PRT1_PS
motor__SHIFT EQU 2
motor__SLW EQU CYREG_PRT1_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; bt_aum
bt_aum__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
bt_aum__0__MASK EQU 0x20
bt_aum__0__PC EQU CYREG_PRT0_PC5
bt_aum__0__PORT EQU 0
bt_aum__0__SHIFT EQU 5
bt_aum__AG EQU CYREG_PRT0_AG
bt_aum__AMUX EQU CYREG_PRT0_AMUX
bt_aum__BIE EQU CYREG_PRT0_BIE
bt_aum__BIT_MASK EQU CYREG_PRT0_BIT_MASK
bt_aum__BYP EQU CYREG_PRT0_BYP
bt_aum__CTL EQU CYREG_PRT0_CTL
bt_aum__DM0 EQU CYREG_PRT0_DM0
bt_aum__DM1 EQU CYREG_PRT0_DM1
bt_aum__DM2 EQU CYREG_PRT0_DM2
bt_aum__DR EQU CYREG_PRT0_DR
bt_aum__INP_DIS EQU CYREG_PRT0_INP_DIS
bt_aum__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
bt_aum__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
bt_aum__LCD_EN EQU CYREG_PRT0_LCD_EN
bt_aum__MASK EQU 0x20
bt_aum__PORT EQU 0
bt_aum__PRT EQU CYREG_PRT0_PRT
bt_aum__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
bt_aum__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
bt_aum__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
bt_aum__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
bt_aum__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
bt_aum__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
bt_aum__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
bt_aum__PS EQU CYREG_PRT0_PS
bt_aum__SHIFT EQU 5
bt_aum__SLW EQU CYREG_PRT0_SLW

; bt_dis
bt_dis__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
bt_dis__0__MASK EQU 0x40
bt_dis__0__PC EQU CYREG_PRT0_PC6
bt_dis__0__PORT EQU 0
bt_dis__0__SHIFT EQU 6
bt_dis__AG EQU CYREG_PRT0_AG
bt_dis__AMUX EQU CYREG_PRT0_AMUX
bt_dis__BIE EQU CYREG_PRT0_BIE
bt_dis__BIT_MASK EQU CYREG_PRT0_BIT_MASK
bt_dis__BYP EQU CYREG_PRT0_BYP
bt_dis__CTL EQU CYREG_PRT0_CTL
bt_dis__DM0 EQU CYREG_PRT0_DM0
bt_dis__DM1 EQU CYREG_PRT0_DM1
bt_dis__DM2 EQU CYREG_PRT0_DM2
bt_dis__DR EQU CYREG_PRT0_DR
bt_dis__INP_DIS EQU CYREG_PRT0_INP_DIS
bt_dis__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
bt_dis__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
bt_dis__LCD_EN EQU CYREG_PRT0_LCD_EN
bt_dis__MASK EQU 0x40
bt_dis__PORT EQU 0
bt_dis__PRT EQU CYREG_PRT0_PRT
bt_dis__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
bt_dis__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
bt_dis__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
bt_dis__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
bt_dis__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
bt_dis__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
bt_dis__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
bt_dis__PS EQU CYREG_PRT0_PS
bt_dis__SHIFT EQU 6
bt_dis__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x04
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x10
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x10

; Counter_1
Counter_1_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_1_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_1_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_1_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_1_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_1_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_1_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_1_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_1_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_1_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_1_CounterHW__PM_ACT_MSK EQU 0x01
Counter_1_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_1_CounterHW__PM_STBY_MSK EQU 0x01
Counter_1_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_1_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_1_CounterHW__SR0 EQU CYREG_TMR0_SR0

; LED_Driver
LED_Driver_ClkInternal__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
LED_Driver_ClkInternal__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
LED_Driver_ClkInternal__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
LED_Driver_ClkInternal__CFG2_SRC_SEL_MASK EQU 0x07
LED_Driver_ClkInternal__INDEX EQU 0x03
LED_Driver_ClkInternal__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LED_Driver_ClkInternal__PM_ACT_MSK EQU 0x08
LED_Driver_ClkInternal__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LED_Driver_ClkInternal__PM_STBY_MSK EQU 0x08
LED_Driver_Com_Driver_Sync_ctrl_reg__0__MASK EQU 0x01
LED_Driver_Com_Driver_Sync_ctrl_reg__0__POS EQU 0
LED_Driver_Com_Driver_Sync_ctrl_reg__1__MASK EQU 0x02
LED_Driver_Com_Driver_Sync_ctrl_reg__1__POS EQU 1
LED_Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LED_Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LED_Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LED_Driver_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LED_Driver_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LED_Driver_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LED_Driver_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LED_Driver_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LED_Driver_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LED_Driver_Com_Driver_Sync_ctrl_reg__2__MASK EQU 0x04
LED_Driver_Com_Driver_Sync_ctrl_reg__2__POS EQU 2
LED_Driver_Com_Driver_Sync_ctrl_reg__3__MASK EQU 0x08
LED_Driver_Com_Driver_Sync_ctrl_reg__3__POS EQU 3
LED_Driver_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LED_Driver_Com_Driver_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
LED_Driver_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LED_Driver_Com_Driver_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
LED_Driver_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LED_Driver_Com_Driver_Sync_ctrl_reg__MASK EQU 0x0F
LED_Driver_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LED_Driver_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LED_Driver_Com_Driver_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
LED_Driver_DMA_Com__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LED_Driver_DMA_Com__DRQ_NUMBER EQU 0
LED_Driver_DMA_Com__NUMBEROF_TDS EQU 0
LED_Driver_DMA_Com__PRIORITY EQU 2
LED_Driver_DMA_Com__TERMIN_EN EQU 0
LED_Driver_DMA_Com__TERMIN_SEL EQU 0
LED_Driver_DMA_Com__TERMOUT0_EN EQU 1
LED_Driver_DMA_Com__TERMOUT0_SEL EQU 0
LED_Driver_DMA_Com__TERMOUT1_EN EQU 0
LED_Driver_DMA_Com__TERMOUT1_SEL EQU 0
LED_Driver_DMA_Seg__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LED_Driver_DMA_Seg__DRQ_NUMBER EQU 1
LED_Driver_DMA_Seg__NUMBEROF_TDS EQU 0
LED_Driver_DMA_Seg__PRIORITY EQU 2
LED_Driver_DMA_Seg__TERMIN_EN EQU 0
LED_Driver_DMA_Seg__TERMIN_SEL EQU 0
LED_Driver_DMA_Seg__TERMOUT0_EN EQU 1
LED_Driver_DMA_Seg__TERMOUT0_SEL EQU 1
LED_Driver_DMA_Seg__TERMOUT1_EN EQU 0
LED_Driver_DMA_Seg__TERMOUT1_SEL EQU 0
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__0__MASK EQU 0x01
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__0__POS EQU 0
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__1__MASK EQU 0x02
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__1__POS EQU 1
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__2__MASK EQU 0x04
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__2__POS EQU 2
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__3__MASK EQU 0x08
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__3__POS EQU 3
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__4__MASK EQU 0x10
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__4__POS EQU 4
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__5__MASK EQU 0x20
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__5__POS EQU 5
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__6__MASK EQU 0x40
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__6__POS EQU 6
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__MASK EQU 0x7F
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LED_Driver_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; isr_contador
isr_contador__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_contador__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_contador__INTC_MASK EQU 0x10
isr_contador__INTC_NUMBER EQU 4
isr_contador__INTC_PRIOR_NUM EQU 7
isr_contador__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_contador__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_contador__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
