
PMIK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008738  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b8  08008848  08008848  00018848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e00  08008e00  00020224  2**0
                  CONTENTS
  4 .ARM          00000008  08008e00  08008e00  00018e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e08  08008e08  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e08  08008e08  00018e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e0c  08008e0c  00018e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  08008e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b58  20000224  08009034  00020224  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d7c  08009034  00020d7c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001290e  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002afe  00000000  00000000  00032b5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010a0  00000000  00000000  00035660  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f90  00000000  00000000  00036700  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000192c4  00000000  00000000  00037690  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f37d  00000000  00000000  00050954  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008d867  00000000  00000000  0005fcd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ed538  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000507c  00000000  00000000  000ed5b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000224 	.word	0x20000224
 800012c:	00000000 	.word	0x00000000
 8000130:	08008830 	.word	0x08008830

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000228 	.word	0x20000228
 800014c:	08008830 	.word	0x08008830

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_ldivmod>:
 8000f44:	b97b      	cbnz	r3, 8000f66 <__aeabi_ldivmod+0x22>
 8000f46:	b972      	cbnz	r2, 8000f66 <__aeabi_ldivmod+0x22>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	bfbe      	ittt	lt
 8000f4c:	2000      	movlt	r0, #0
 8000f4e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000f52:	e006      	blt.n	8000f62 <__aeabi_ldivmod+0x1e>
 8000f54:	bf08      	it	eq
 8000f56:	2800      	cmpeq	r0, #0
 8000f58:	bf1c      	itt	ne
 8000f5a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000f5e:	f04f 30ff 	movne.w	r0, #4294967295
 8000f62:	f000 b9a7 	b.w	80012b4 <__aeabi_idiv0>
 8000f66:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f6a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f6e:	2900      	cmp	r1, #0
 8000f70:	db09      	blt.n	8000f86 <__aeabi_ldivmod+0x42>
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	db1a      	blt.n	8000fac <__aeabi_ldivmod+0x68>
 8000f76:	f000 f835 	bl	8000fe4 <__udivmoddi4>
 8000f7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f82:	b004      	add	sp, #16
 8000f84:	4770      	bx	lr
 8000f86:	4240      	negs	r0, r0
 8000f88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db1b      	blt.n	8000fc8 <__aeabi_ldivmod+0x84>
 8000f90:	f000 f828 	bl	8000fe4 <__udivmoddi4>
 8000f94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f9c:	b004      	add	sp, #16
 8000f9e:	4240      	negs	r0, r0
 8000fa0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fa4:	4252      	negs	r2, r2
 8000fa6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000faa:	4770      	bx	lr
 8000fac:	4252      	negs	r2, r2
 8000fae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fb2:	f000 f817 	bl	8000fe4 <__udivmoddi4>
 8000fb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fbe:	b004      	add	sp, #16
 8000fc0:	4240      	negs	r0, r0
 8000fc2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fc6:	4770      	bx	lr
 8000fc8:	4252      	negs	r2, r2
 8000fca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fce:	f000 f809 	bl	8000fe4 <__udivmoddi4>
 8000fd2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fda:	b004      	add	sp, #16
 8000fdc:	4252      	negs	r2, r2
 8000fde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fe2:	4770      	bx	lr

08000fe4 <__udivmoddi4>:
 8000fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fe8:	468c      	mov	ip, r1
 8000fea:	4604      	mov	r4, r0
 8000fec:	9e08      	ldr	r6, [sp, #32]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d14b      	bne.n	800108a <__udivmoddi4+0xa6>
 8000ff2:	428a      	cmp	r2, r1
 8000ff4:	4615      	mov	r5, r2
 8000ff6:	d967      	bls.n	80010c8 <__udivmoddi4+0xe4>
 8000ff8:	fab2 f282 	clz	r2, r2
 8000ffc:	b14a      	cbz	r2, 8001012 <__udivmoddi4+0x2e>
 8000ffe:	f1c2 0720 	rsb	r7, r2, #32
 8001002:	fa01 f302 	lsl.w	r3, r1, r2
 8001006:	fa20 f707 	lsr.w	r7, r0, r7
 800100a:	4095      	lsls	r5, r2
 800100c:	ea47 0c03 	orr.w	ip, r7, r3
 8001010:	4094      	lsls	r4, r2
 8001012:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001016:	fbbc f7fe 	udiv	r7, ip, lr
 800101a:	fa1f f885 	uxth.w	r8, r5
 800101e:	fb0e c317 	mls	r3, lr, r7, ip
 8001022:	fb07 f908 	mul.w	r9, r7, r8
 8001026:	0c21      	lsrs	r1, r4, #16
 8001028:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800102c:	4599      	cmp	r9, r3
 800102e:	d909      	bls.n	8001044 <__udivmoddi4+0x60>
 8001030:	18eb      	adds	r3, r5, r3
 8001032:	f107 31ff 	add.w	r1, r7, #4294967295
 8001036:	f080 811c 	bcs.w	8001272 <__udivmoddi4+0x28e>
 800103a:	4599      	cmp	r9, r3
 800103c:	f240 8119 	bls.w	8001272 <__udivmoddi4+0x28e>
 8001040:	3f02      	subs	r7, #2
 8001042:	442b      	add	r3, r5
 8001044:	eba3 0309 	sub.w	r3, r3, r9
 8001048:	fbb3 f0fe 	udiv	r0, r3, lr
 800104c:	fb0e 3310 	mls	r3, lr, r0, r3
 8001050:	fb00 f108 	mul.w	r1, r0, r8
 8001054:	b2a4      	uxth	r4, r4
 8001056:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800105a:	42a1      	cmp	r1, r4
 800105c:	d909      	bls.n	8001072 <__udivmoddi4+0x8e>
 800105e:	192c      	adds	r4, r5, r4
 8001060:	f100 33ff 	add.w	r3, r0, #4294967295
 8001064:	f080 8107 	bcs.w	8001276 <__udivmoddi4+0x292>
 8001068:	42a1      	cmp	r1, r4
 800106a:	f240 8104 	bls.w	8001276 <__udivmoddi4+0x292>
 800106e:	3802      	subs	r0, #2
 8001070:	442c      	add	r4, r5
 8001072:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001076:	2700      	movs	r7, #0
 8001078:	1a64      	subs	r4, r4, r1
 800107a:	b11e      	cbz	r6, 8001084 <__udivmoddi4+0xa0>
 800107c:	2300      	movs	r3, #0
 800107e:	40d4      	lsrs	r4, r2
 8001080:	e9c6 4300 	strd	r4, r3, [r6]
 8001084:	4639      	mov	r1, r7
 8001086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800108a:	428b      	cmp	r3, r1
 800108c:	d909      	bls.n	80010a2 <__udivmoddi4+0xbe>
 800108e:	2e00      	cmp	r6, #0
 8001090:	f000 80ec 	beq.w	800126c <__udivmoddi4+0x288>
 8001094:	2700      	movs	r7, #0
 8001096:	e9c6 0100 	strd	r0, r1, [r6]
 800109a:	4638      	mov	r0, r7
 800109c:	4639      	mov	r1, r7
 800109e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010a2:	fab3 f783 	clz	r7, r3
 80010a6:	2f00      	cmp	r7, #0
 80010a8:	d148      	bne.n	800113c <__udivmoddi4+0x158>
 80010aa:	428b      	cmp	r3, r1
 80010ac:	d302      	bcc.n	80010b4 <__udivmoddi4+0xd0>
 80010ae:	4282      	cmp	r2, r0
 80010b0:	f200 80fb 	bhi.w	80012aa <__udivmoddi4+0x2c6>
 80010b4:	1a84      	subs	r4, r0, r2
 80010b6:	eb61 0303 	sbc.w	r3, r1, r3
 80010ba:	2001      	movs	r0, #1
 80010bc:	469c      	mov	ip, r3
 80010be:	2e00      	cmp	r6, #0
 80010c0:	d0e0      	beq.n	8001084 <__udivmoddi4+0xa0>
 80010c2:	e9c6 4c00 	strd	r4, ip, [r6]
 80010c6:	e7dd      	b.n	8001084 <__udivmoddi4+0xa0>
 80010c8:	b902      	cbnz	r2, 80010cc <__udivmoddi4+0xe8>
 80010ca:	deff      	udf	#255	; 0xff
 80010cc:	fab2 f282 	clz	r2, r2
 80010d0:	2a00      	cmp	r2, #0
 80010d2:	f040 808f 	bne.w	80011f4 <__udivmoddi4+0x210>
 80010d6:	2701      	movs	r7, #1
 80010d8:	1b49      	subs	r1, r1, r5
 80010da:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80010de:	fa1f f985 	uxth.w	r9, r5
 80010e2:	fbb1 fef8 	udiv	lr, r1, r8
 80010e6:	fb08 111e 	mls	r1, r8, lr, r1
 80010ea:	fb09 f00e 	mul.w	r0, r9, lr
 80010ee:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80010f2:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 80010f6:	4298      	cmp	r0, r3
 80010f8:	d907      	bls.n	800110a <__udivmoddi4+0x126>
 80010fa:	18eb      	adds	r3, r5, r3
 80010fc:	f10e 31ff 	add.w	r1, lr, #4294967295
 8001100:	d202      	bcs.n	8001108 <__udivmoddi4+0x124>
 8001102:	4298      	cmp	r0, r3
 8001104:	f200 80cd 	bhi.w	80012a2 <__udivmoddi4+0x2be>
 8001108:	468e      	mov	lr, r1
 800110a:	1a1b      	subs	r3, r3, r0
 800110c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001110:	fb08 3310 	mls	r3, r8, r0, r3
 8001114:	fb09 f900 	mul.w	r9, r9, r0
 8001118:	b2a4      	uxth	r4, r4
 800111a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800111e:	45a1      	cmp	r9, r4
 8001120:	d907      	bls.n	8001132 <__udivmoddi4+0x14e>
 8001122:	192c      	adds	r4, r5, r4
 8001124:	f100 33ff 	add.w	r3, r0, #4294967295
 8001128:	d202      	bcs.n	8001130 <__udivmoddi4+0x14c>
 800112a:	45a1      	cmp	r9, r4
 800112c:	f200 80b6 	bhi.w	800129c <__udivmoddi4+0x2b8>
 8001130:	4618      	mov	r0, r3
 8001132:	eba4 0409 	sub.w	r4, r4, r9
 8001136:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800113a:	e79e      	b.n	800107a <__udivmoddi4+0x96>
 800113c:	f1c7 0520 	rsb	r5, r7, #32
 8001140:	40bb      	lsls	r3, r7
 8001142:	fa22 fc05 	lsr.w	ip, r2, r5
 8001146:	ea4c 0c03 	orr.w	ip, ip, r3
 800114a:	fa21 f405 	lsr.w	r4, r1, r5
 800114e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001152:	fbb4 f9fe 	udiv	r9, r4, lr
 8001156:	fa1f f88c 	uxth.w	r8, ip
 800115a:	fb0e 4419 	mls	r4, lr, r9, r4
 800115e:	fa20 f305 	lsr.w	r3, r0, r5
 8001162:	40b9      	lsls	r1, r7
 8001164:	fb09 fa08 	mul.w	sl, r9, r8
 8001168:	4319      	orrs	r1, r3
 800116a:	0c0b      	lsrs	r3, r1, #16
 800116c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001170:	45a2      	cmp	sl, r4
 8001172:	fa02 f207 	lsl.w	r2, r2, r7
 8001176:	fa00 f307 	lsl.w	r3, r0, r7
 800117a:	d90b      	bls.n	8001194 <__udivmoddi4+0x1b0>
 800117c:	eb1c 0404 	adds.w	r4, ip, r4
 8001180:	f109 30ff 	add.w	r0, r9, #4294967295
 8001184:	f080 8088 	bcs.w	8001298 <__udivmoddi4+0x2b4>
 8001188:	45a2      	cmp	sl, r4
 800118a:	f240 8085 	bls.w	8001298 <__udivmoddi4+0x2b4>
 800118e:	f1a9 0902 	sub.w	r9, r9, #2
 8001192:	4464      	add	r4, ip
 8001194:	eba4 040a 	sub.w	r4, r4, sl
 8001198:	fbb4 f0fe 	udiv	r0, r4, lr
 800119c:	fb0e 4410 	mls	r4, lr, r0, r4
 80011a0:	fb00 fa08 	mul.w	sl, r0, r8
 80011a4:	b289      	uxth	r1, r1
 80011a6:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80011aa:	45a2      	cmp	sl, r4
 80011ac:	d908      	bls.n	80011c0 <__udivmoddi4+0x1dc>
 80011ae:	eb1c 0404 	adds.w	r4, ip, r4
 80011b2:	f100 31ff 	add.w	r1, r0, #4294967295
 80011b6:	d26b      	bcs.n	8001290 <__udivmoddi4+0x2ac>
 80011b8:	45a2      	cmp	sl, r4
 80011ba:	d969      	bls.n	8001290 <__udivmoddi4+0x2ac>
 80011bc:	3802      	subs	r0, #2
 80011be:	4464      	add	r4, ip
 80011c0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80011c4:	fba0 8902 	umull	r8, r9, r0, r2
 80011c8:	eba4 040a 	sub.w	r4, r4, sl
 80011cc:	454c      	cmp	r4, r9
 80011ce:	4641      	mov	r1, r8
 80011d0:	46ce      	mov	lr, r9
 80011d2:	d354      	bcc.n	800127e <__udivmoddi4+0x29a>
 80011d4:	d051      	beq.n	800127a <__udivmoddi4+0x296>
 80011d6:	2e00      	cmp	r6, #0
 80011d8:	d069      	beq.n	80012ae <__udivmoddi4+0x2ca>
 80011da:	1a5a      	subs	r2, r3, r1
 80011dc:	eb64 040e 	sbc.w	r4, r4, lr
 80011e0:	fa04 f505 	lsl.w	r5, r4, r5
 80011e4:	fa22 f307 	lsr.w	r3, r2, r7
 80011e8:	40fc      	lsrs	r4, r7
 80011ea:	431d      	orrs	r5, r3
 80011ec:	e9c6 5400 	strd	r5, r4, [r6]
 80011f0:	2700      	movs	r7, #0
 80011f2:	e747      	b.n	8001084 <__udivmoddi4+0xa0>
 80011f4:	4095      	lsls	r5, r2
 80011f6:	f1c2 0320 	rsb	r3, r2, #32
 80011fa:	fa21 f003 	lsr.w	r0, r1, r3
 80011fe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8001202:	fbb0 f7f8 	udiv	r7, r0, r8
 8001206:	fa1f f985 	uxth.w	r9, r5
 800120a:	fb08 0017 	mls	r0, r8, r7, r0
 800120e:	fa24 f303 	lsr.w	r3, r4, r3
 8001212:	4091      	lsls	r1, r2
 8001214:	fb07 fc09 	mul.w	ip, r7, r9
 8001218:	430b      	orrs	r3, r1
 800121a:	0c19      	lsrs	r1, r3, #16
 800121c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001220:	458c      	cmp	ip, r1
 8001222:	fa04 f402 	lsl.w	r4, r4, r2
 8001226:	d907      	bls.n	8001238 <__udivmoddi4+0x254>
 8001228:	1869      	adds	r1, r5, r1
 800122a:	f107 30ff 	add.w	r0, r7, #4294967295
 800122e:	d231      	bcs.n	8001294 <__udivmoddi4+0x2b0>
 8001230:	458c      	cmp	ip, r1
 8001232:	d92f      	bls.n	8001294 <__udivmoddi4+0x2b0>
 8001234:	3f02      	subs	r7, #2
 8001236:	4429      	add	r1, r5
 8001238:	eba1 010c 	sub.w	r1, r1, ip
 800123c:	fbb1 f0f8 	udiv	r0, r1, r8
 8001240:	fb08 1c10 	mls	ip, r8, r0, r1
 8001244:	fb00 fe09 	mul.w	lr, r0, r9
 8001248:	b299      	uxth	r1, r3
 800124a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800124e:	458e      	cmp	lr, r1
 8001250:	d907      	bls.n	8001262 <__udivmoddi4+0x27e>
 8001252:	1869      	adds	r1, r5, r1
 8001254:	f100 33ff 	add.w	r3, r0, #4294967295
 8001258:	d218      	bcs.n	800128c <__udivmoddi4+0x2a8>
 800125a:	458e      	cmp	lr, r1
 800125c:	d916      	bls.n	800128c <__udivmoddi4+0x2a8>
 800125e:	3802      	subs	r0, #2
 8001260:	4429      	add	r1, r5
 8001262:	eba1 010e 	sub.w	r1, r1, lr
 8001266:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800126a:	e73a      	b.n	80010e2 <__udivmoddi4+0xfe>
 800126c:	4637      	mov	r7, r6
 800126e:	4630      	mov	r0, r6
 8001270:	e708      	b.n	8001084 <__udivmoddi4+0xa0>
 8001272:	460f      	mov	r7, r1
 8001274:	e6e6      	b.n	8001044 <__udivmoddi4+0x60>
 8001276:	4618      	mov	r0, r3
 8001278:	e6fb      	b.n	8001072 <__udivmoddi4+0x8e>
 800127a:	4543      	cmp	r3, r8
 800127c:	d2ab      	bcs.n	80011d6 <__udivmoddi4+0x1f2>
 800127e:	ebb8 0102 	subs.w	r1, r8, r2
 8001282:	eb69 020c 	sbc.w	r2, r9, ip
 8001286:	3801      	subs	r0, #1
 8001288:	4696      	mov	lr, r2
 800128a:	e7a4      	b.n	80011d6 <__udivmoddi4+0x1f2>
 800128c:	4618      	mov	r0, r3
 800128e:	e7e8      	b.n	8001262 <__udivmoddi4+0x27e>
 8001290:	4608      	mov	r0, r1
 8001292:	e795      	b.n	80011c0 <__udivmoddi4+0x1dc>
 8001294:	4607      	mov	r7, r0
 8001296:	e7cf      	b.n	8001238 <__udivmoddi4+0x254>
 8001298:	4681      	mov	r9, r0
 800129a:	e77b      	b.n	8001194 <__udivmoddi4+0x1b0>
 800129c:	3802      	subs	r0, #2
 800129e:	442c      	add	r4, r5
 80012a0:	e747      	b.n	8001132 <__udivmoddi4+0x14e>
 80012a2:	f1ae 0e02 	sub.w	lr, lr, #2
 80012a6:	442b      	add	r3, r5
 80012a8:	e72f      	b.n	800110a <__udivmoddi4+0x126>
 80012aa:	4638      	mov	r0, r7
 80012ac:	e707      	b.n	80010be <__udivmoddi4+0xda>
 80012ae:	4637      	mov	r7, r6
 80012b0:	e6e8      	b.n	8001084 <__udivmoddi4+0xa0>
 80012b2:	bf00      	nop

080012b4 <__aeabi_idiv0>:
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop

080012b8 <getIP>:

float measure;
char* ip_ad;
/*****************************************************************************************************************************************/

char* getIP(){
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
	return ip_ad;
 80012bc:	4b02      	ldr	r3, [pc, #8]	; (80012c8 <getIP+0x10>)
 80012be:	681b      	ldr	r3, [r3, #0]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr
 80012c8:	20000a70 	.word	0x20000a70

080012cc <ESP_Init>:

void ESP_Init (char *SSID, char *PASSWD)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b098      	sub	sp, #96	; 0x60
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
	char data[80];

	Ringbuf_init();
 80012d6:	f000 fa03 	bl	80016e0 <Ringbuf_init>

	Uart_sendstring("AT+RST\r\n", wifi_uart);
 80012da:	4968      	ldr	r1, [pc, #416]	; (800147c <ESP_Init+0x1b0>)
 80012dc:	4868      	ldr	r0, [pc, #416]	; (8001480 <ESP_Init+0x1b4>)
 80012de:	f000 fc12 	bl	8001b06 <Uart_sendstring>
	Uart_sendstring("RESETTING.", pc_uart);
 80012e2:	4968      	ldr	r1, [pc, #416]	; (8001484 <ESP_Init+0x1b8>)
 80012e4:	4868      	ldr	r0, [pc, #416]	; (8001488 <ESP_Init+0x1bc>)
 80012e6:	f000 fc0e 	bl	8001b06 <Uart_sendstring>
	for (int i=0; i<5; i++)
 80012ea:	2300      	movs	r3, #0
 80012ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80012ee:	e00a      	b.n	8001306 <ESP_Init+0x3a>
	{
		Uart_sendstring(".", pc_uart);
 80012f0:	4964      	ldr	r1, [pc, #400]	; (8001484 <ESP_Init+0x1b8>)
 80012f2:	4866      	ldr	r0, [pc, #408]	; (800148c <ESP_Init+0x1c0>)
 80012f4:	f000 fc07 	bl	8001b06 <Uart_sendstring>
		HAL_Delay(1000);
 80012f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012fc:	f002 f930 	bl	8003560 <HAL_Delay>
	for (int i=0; i<5; i++)
 8001300:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001302:	3301      	adds	r3, #1
 8001304:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001306:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001308:	2b04      	cmp	r3, #4
 800130a:	ddf1      	ble.n	80012f0 <ESP_Init+0x24>
	}

	/********* AT **********/
	Uart_flush(wifi_uart);
 800130c:	485b      	ldr	r0, [pc, #364]	; (800147c <ESP_Init+0x1b0>)
 800130e:	f000 fa4f 	bl	80017b0 <Uart_flush>
	Uart_sendstring("AT\r\n", wifi_uart);
 8001312:	495a      	ldr	r1, [pc, #360]	; (800147c <ESP_Init+0x1b0>)
 8001314:	485e      	ldr	r0, [pc, #376]	; (8001490 <ESP_Init+0x1c4>)
 8001316:	f000 fbf6 	bl	8001b06 <Uart_sendstring>
	while(!(Wait_for("OK\r\n", wifi_uart)));
 800131a:	bf00      	nop
 800131c:	4957      	ldr	r1, [pc, #348]	; (800147c <ESP_Init+0x1b0>)
 800131e:	485d      	ldr	r0, [pc, #372]	; (8001494 <ESP_Init+0x1c8>)
 8001320:	f000 fc86 	bl	8001c30 <Wait_for>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d0f8      	beq.n	800131c <ESP_Init+0x50>
	Uart_sendstring("AT---->OK\n\n", pc_uart);
 800132a:	4956      	ldr	r1, [pc, #344]	; (8001484 <ESP_Init+0x1b8>)
 800132c:	485a      	ldr	r0, [pc, #360]	; (8001498 <ESP_Init+0x1cc>)
 800132e:	f000 fbea 	bl	8001b06 <Uart_sendstring>


	/********* AT+CWMODE=1 **********/
	Uart_flush(wifi_uart);
 8001332:	4852      	ldr	r0, [pc, #328]	; (800147c <ESP_Init+0x1b0>)
 8001334:	f000 fa3c 	bl	80017b0 <Uart_flush>
	Uart_sendstring("AT+CWMODE=1\r\n", wifi_uart);
 8001338:	4950      	ldr	r1, [pc, #320]	; (800147c <ESP_Init+0x1b0>)
 800133a:	4858      	ldr	r0, [pc, #352]	; (800149c <ESP_Init+0x1d0>)
 800133c:	f000 fbe3 	bl	8001b06 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 8001340:	bf00      	nop
 8001342:	494e      	ldr	r1, [pc, #312]	; (800147c <ESP_Init+0x1b0>)
 8001344:	4853      	ldr	r0, [pc, #332]	; (8001494 <ESP_Init+0x1c8>)
 8001346:	f000 fc73 	bl	8001c30 <Wait_for>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0f8      	beq.n	8001342 <ESP_Init+0x76>
	Uart_sendstring("CW MODE---->1\n\n", pc_uart);
 8001350:	494c      	ldr	r1, [pc, #304]	; (8001484 <ESP_Init+0x1b8>)
 8001352:	4853      	ldr	r0, [pc, #332]	; (80014a0 <ESP_Init+0x1d4>)
 8001354:	f000 fbd7 	bl	8001b06 <Uart_sendstring>


	/********* AT+CWJAP="SSID","PASSWD" **********/
	Uart_flush(wifi_uart);
 8001358:	4848      	ldr	r0, [pc, #288]	; (800147c <ESP_Init+0x1b0>)
 800135a:	f000 fa29 	bl	80017b0 <Uart_flush>
	Uart_sendstring("connecting... to the provided AP\n", pc_uart);
 800135e:	4949      	ldr	r1, [pc, #292]	; (8001484 <ESP_Init+0x1b8>)
 8001360:	4850      	ldr	r0, [pc, #320]	; (80014a4 <ESP_Init+0x1d8>)
 8001362:	f000 fbd0 	bl	8001b06 <Uart_sendstring>
	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 8001366:	f107 0008 	add.w	r0, r7, #8
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	494e      	ldr	r1, [pc, #312]	; (80014a8 <ESP_Init+0x1dc>)
 8001370:	f005 ff18 	bl	80071a4 <siprintf>
	Uart_sendstring(data, wifi_uart);
 8001374:	f107 0308 	add.w	r3, r7, #8
 8001378:	4940      	ldr	r1, [pc, #256]	; (800147c <ESP_Init+0x1b0>)
 800137a:	4618      	mov	r0, r3
 800137c:	f000 fbc3 	bl	8001b06 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 8001380:	bf00      	nop
 8001382:	493e      	ldr	r1, [pc, #248]	; (800147c <ESP_Init+0x1b0>)
 8001384:	4843      	ldr	r0, [pc, #268]	; (8001494 <ESP_Init+0x1c8>)
 8001386:	f000 fc53 	bl	8001c30 <Wait_for>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d0f8      	beq.n	8001382 <ESP_Init+0xb6>
	sprintf (data, "Connected to,\"%s\"\n\n", SSID);
 8001390:	f107 0308 	add.w	r3, r7, #8
 8001394:	687a      	ldr	r2, [r7, #4]
 8001396:	4945      	ldr	r1, [pc, #276]	; (80014ac <ESP_Init+0x1e0>)
 8001398:	4618      	mov	r0, r3
 800139a:	f005 ff03 	bl	80071a4 <siprintf>
	Uart_sendstring(data,pc_uart);
 800139e:	f107 0308 	add.w	r3, r7, #8
 80013a2:	4938      	ldr	r1, [pc, #224]	; (8001484 <ESP_Init+0x1b8>)
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 fbae 	bl	8001b06 <Uart_sendstring>


	/********* AT+CIFSR **********/
	Uart_flush(wifi_uart);
 80013aa:	4834      	ldr	r0, [pc, #208]	; (800147c <ESP_Init+0x1b0>)
 80013ac:	f000 fa00 	bl	80017b0 <Uart_flush>
	Uart_sendstring("AT+CIFSR\r\n", wifi_uart);
 80013b0:	4932      	ldr	r1, [pc, #200]	; (800147c <ESP_Init+0x1b0>)
 80013b2:	483f      	ldr	r0, [pc, #252]	; (80014b0 <ESP_Init+0x1e4>)
 80013b4:	f000 fba7 	bl	8001b06 <Uart_sendstring>
	while (!(Wait_for("CIFSR:STAIP,\"", wifi_uart)));
 80013b8:	bf00      	nop
 80013ba:	4930      	ldr	r1, [pc, #192]	; (800147c <ESP_Init+0x1b0>)
 80013bc:	483d      	ldr	r0, [pc, #244]	; (80014b4 <ESP_Init+0x1e8>)
 80013be:	f000 fc37 	bl	8001c30 <Wait_for>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d0f8      	beq.n	80013ba <ESP_Init+0xee>
	while (!(Copy_upto("\"",buffer, wifi_uart)));
 80013c8:	bf00      	nop
 80013ca:	4a2c      	ldr	r2, [pc, #176]	; (800147c <ESP_Init+0x1b0>)
 80013cc:	493a      	ldr	r1, [pc, #232]	; (80014b8 <ESP_Init+0x1ec>)
 80013ce:	483b      	ldr	r0, [pc, #236]	; (80014bc <ESP_Init+0x1f0>)
 80013d0:	f000 fbb0 	bl	8001b34 <Copy_upto>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d0f7      	beq.n	80013ca <ESP_Init+0xfe>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 80013da:	bf00      	nop
 80013dc:	4927      	ldr	r1, [pc, #156]	; (800147c <ESP_Init+0x1b0>)
 80013de:	482d      	ldr	r0, [pc, #180]	; (8001494 <ESP_Init+0x1c8>)
 80013e0:	f000 fc26 	bl	8001c30 <Wait_for>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f8      	beq.n	80013dc <ESP_Init+0x110>
	int len = strlen (buffer);
 80013ea:	4833      	ldr	r0, [pc, #204]	; (80014b8 <ESP_Init+0x1ec>)
 80013ec:	f7fe feb0 	bl	8000150 <strlen>
 80013f0:	4603      	mov	r3, r0
 80013f2:	65bb      	str	r3, [r7, #88]	; 0x58
	buffer[len-1] = '\0';
 80013f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013f6:	3b01      	subs	r3, #1
 80013f8:	4a2f      	ldr	r2, [pc, #188]	; (80014b8 <ESP_Init+0x1ec>)
 80013fa:	2100      	movs	r1, #0
 80013fc:	54d1      	strb	r1, [r2, r3]
	ip_ad = buffer;
 80013fe:	4b30      	ldr	r3, [pc, #192]	; (80014c0 <ESP_Init+0x1f4>)
 8001400:	4a2d      	ldr	r2, [pc, #180]	; (80014b8 <ESP_Init+0x1ec>)
 8001402:	601a      	str	r2, [r3, #0]
	sprintf (data, "IP ADDR: %s\n\n", buffer);
 8001404:	f107 0308 	add.w	r3, r7, #8
 8001408:	4a2b      	ldr	r2, [pc, #172]	; (80014b8 <ESP_Init+0x1ec>)
 800140a:	492e      	ldr	r1, [pc, #184]	; (80014c4 <ESP_Init+0x1f8>)
 800140c:	4618      	mov	r0, r3
 800140e:	f005 fec9 	bl	80071a4 <siprintf>
	Uart_sendstring(data, pc_uart);
 8001412:	f107 0308 	add.w	r3, r7, #8
 8001416:	491b      	ldr	r1, [pc, #108]	; (8001484 <ESP_Init+0x1b8>)
 8001418:	4618      	mov	r0, r3
 800141a:	f000 fb74 	bl	8001b06 <Uart_sendstring>

	/********* AT+CIPMUX **********/
	Uart_flush(wifi_uart);
 800141e:	4817      	ldr	r0, [pc, #92]	; (800147c <ESP_Init+0x1b0>)
 8001420:	f000 f9c6 	bl	80017b0 <Uart_flush>
	Uart_sendstring("AT+CIPMUX=1\r\n", wifi_uart);
 8001424:	4915      	ldr	r1, [pc, #84]	; (800147c <ESP_Init+0x1b0>)
 8001426:	4828      	ldr	r0, [pc, #160]	; (80014c8 <ESP_Init+0x1fc>)
 8001428:	f000 fb6d 	bl	8001b06 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 800142c:	bf00      	nop
 800142e:	4913      	ldr	r1, [pc, #76]	; (800147c <ESP_Init+0x1b0>)
 8001430:	4818      	ldr	r0, [pc, #96]	; (8001494 <ESP_Init+0x1c8>)
 8001432:	f000 fbfd 	bl	8001c30 <Wait_for>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d0f8      	beq.n	800142e <ESP_Init+0x162>
	Uart_sendstring("CIPMUX---->OK\n\n", pc_uart);
 800143c:	4911      	ldr	r1, [pc, #68]	; (8001484 <ESP_Init+0x1b8>)
 800143e:	4823      	ldr	r0, [pc, #140]	; (80014cc <ESP_Init+0x200>)
 8001440:	f000 fb61 	bl	8001b06 <Uart_sendstring>

	/********* AT+CIPSERVER **********/
	Uart_flush(wifi_uart);
 8001444:	480d      	ldr	r0, [pc, #52]	; (800147c <ESP_Init+0x1b0>)
 8001446:	f000 f9b3 	bl	80017b0 <Uart_flush>
	Uart_sendstring("AT+CIPSERVER=1,80\r\n", wifi_uart);
 800144a:	490c      	ldr	r1, [pc, #48]	; (800147c <ESP_Init+0x1b0>)
 800144c:	4820      	ldr	r0, [pc, #128]	; (80014d0 <ESP_Init+0x204>)
 800144e:	f000 fb5a 	bl	8001b06 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 8001452:	bf00      	nop
 8001454:	4909      	ldr	r1, [pc, #36]	; (800147c <ESP_Init+0x1b0>)
 8001456:	480f      	ldr	r0, [pc, #60]	; (8001494 <ESP_Init+0x1c8>)
 8001458:	f000 fbea 	bl	8001c30 <Wait_for>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d0f8      	beq.n	8001454 <ESP_Init+0x188>
	Uart_sendstring("CIPSERVER---->OK\n\n", pc_uart);
 8001462:	4908      	ldr	r1, [pc, #32]	; (8001484 <ESP_Init+0x1b8>)
 8001464:	481b      	ldr	r0, [pc, #108]	; (80014d4 <ESP_Init+0x208>)
 8001466:	f000 fb4e 	bl	8001b06 <Uart_sendstring>

	Uart_sendstring("Now Connect to the IP ADRESS\n\n", pc_uart);
 800146a:	4906      	ldr	r1, [pc, #24]	; (8001484 <ESP_Init+0x1b8>)
 800146c:	481a      	ldr	r0, [pc, #104]	; (80014d8 <ESP_Init+0x20c>)
 800146e:	f000 fb4a 	bl	8001b06 <Uart_sendstring>

}
 8001472:	bf00      	nop
 8001474:	3760      	adds	r7, #96	; 0x60
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000cf4 	.word	0x20000cf4
 8001480:	0800896c 	.word	0x0800896c
 8001484:	20000d34 	.word	0x20000d34
 8001488:	08008978 	.word	0x08008978
 800148c:	08008984 	.word	0x08008984
 8001490:	08008988 	.word	0x08008988
 8001494:	08008990 	.word	0x08008990
 8001498:	08008998 	.word	0x08008998
 800149c:	080089a4 	.word	0x080089a4
 80014a0:	080089b4 	.word	0x080089b4
 80014a4:	080089c4 	.word	0x080089c4
 80014a8:	080089e8 	.word	0x080089e8
 80014ac:	08008a00 	.word	0x08008a00
 80014b0:	08008a14 	.word	0x08008a14
 80014b4:	08008a20 	.word	0x08008a20
 80014b8:	20000a78 	.word	0x20000a78
 80014bc:	08008a30 	.word	0x08008a30
 80014c0:	20000a70 	.word	0x20000a70
 80014c4:	08008a34 	.word	0x08008a34
 80014c8:	08008a44 	.word	0x08008a44
 80014cc:	08008a54 	.word	0x08008a54
 80014d0:	08008a64 	.word	0x08008a64
 80014d4:	08008a78 	.word	0x08008a78
 80014d8:	08008a8c 	.word	0x08008a8c

080014dc <Server_Send>:




int Server_Send (char *str, int Link_ID)
{
 80014dc:	b590      	push	{r4, r7, lr}
 80014de:	b099      	sub	sp, #100	; 0x64
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
	int len = strlen (str);
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7fe fe32 	bl	8000150 <strlen>
 80014ec:	4603      	mov	r3, r0
 80014ee:	65fb      	str	r3, [r7, #92]	; 0x5c
	char data[80];
	sprintf (data, "AT+CIPSEND=%d,%d\r\n", Link_ID, len);
 80014f0:	f107 000c 	add.w	r0, r7, #12
 80014f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014f6:	683a      	ldr	r2, [r7, #0]
 80014f8:	491b      	ldr	r1, [pc, #108]	; (8001568 <Server_Send+0x8c>)
 80014fa:	f005 fe53 	bl	80071a4 <siprintf>
	Uart_sendstring(data, wifi_uart);
 80014fe:	f107 030c 	add.w	r3, r7, #12
 8001502:	491a      	ldr	r1, [pc, #104]	; (800156c <Server_Send+0x90>)
 8001504:	4618      	mov	r0, r3
 8001506:	f000 fafe 	bl	8001b06 <Uart_sendstring>
	while (!(Wait_for(">", wifi_uart)));
 800150a:	bf00      	nop
 800150c:	4917      	ldr	r1, [pc, #92]	; (800156c <Server_Send+0x90>)
 800150e:	4818      	ldr	r0, [pc, #96]	; (8001570 <Server_Send+0x94>)
 8001510:	f000 fb8e 	bl	8001c30 <Wait_for>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0f8      	beq.n	800150c <Server_Send+0x30>
	Uart_sendstring (str, wifi_uart);
 800151a:	4914      	ldr	r1, [pc, #80]	; (800156c <Server_Send+0x90>)
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 faf2 	bl	8001b06 <Uart_sendstring>
	while (!(Wait_for("SEND OK", wifi_uart)));
 8001522:	bf00      	nop
 8001524:	4911      	ldr	r1, [pc, #68]	; (800156c <Server_Send+0x90>)
 8001526:	4813      	ldr	r0, [pc, #76]	; (8001574 <Server_Send+0x98>)
 8001528:	f000 fb82 	bl	8001c30 <Wait_for>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d0f8      	beq.n	8001524 <Server_Send+0x48>
	sprintf (data, "AT+CIPCLOSE=5\r\n");
 8001532:	f107 030c 	add.w	r3, r7, #12
 8001536:	4a10      	ldr	r2, [pc, #64]	; (8001578 <Server_Send+0x9c>)
 8001538:	461c      	mov	r4, r3
 800153a:	4613      	mov	r3, r2
 800153c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800153e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	Uart_sendstring(data, wifi_uart);
 8001542:	f107 030c 	add.w	r3, r7, #12
 8001546:	4909      	ldr	r1, [pc, #36]	; (800156c <Server_Send+0x90>)
 8001548:	4618      	mov	r0, r3
 800154a:	f000 fadc 	bl	8001b06 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 800154e:	bf00      	nop
 8001550:	4906      	ldr	r1, [pc, #24]	; (800156c <Server_Send+0x90>)
 8001552:	480a      	ldr	r0, [pc, #40]	; (800157c <Server_Send+0xa0>)
 8001554:	f000 fb6c 	bl	8001c30 <Wait_for>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0f8      	beq.n	8001550 <Server_Send+0x74>
	return 1;
 800155e:	2301      	movs	r3, #1
}
 8001560:	4618      	mov	r0, r3
 8001562:	3764      	adds	r7, #100	; 0x64
 8001564:	46bd      	mov	sp, r7
 8001566:	bd90      	pop	{r4, r7, pc}
 8001568:	08008aac 	.word	0x08008aac
 800156c:	20000cf4 	.word	0x20000cf4
 8001570:	08008ac0 	.word	0x08008ac0
 8001574:	08008ac4 	.word	0x08008ac4
 8001578:	08008acc 	.word	0x08008acc
 800157c:	08008990 	.word	0x08008990

08001580 <Server_Handle>:

void Server_Handle (char *str, int Link_ID)
{
 8001580:	b590      	push	{r4, r7, lr}
 8001582:	f2ad 4d7c 	subw	sp, sp, #1148	; 0x47c
 8001586:	af02      	add	r7, sp, #8
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	6018      	str	r0, [r3, #0]
 800158c:	463b      	mov	r3, r7
 800158e:	6019      	str	r1, [r3, #0]
	char datatosend[1024] = {0};
 8001590:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001594:	4618      	mov	r0, r3
 8001596:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800159a:	461a      	mov	r2, r3
 800159c:	2100      	movs	r1, #0
 800159e:	f005 f8bf 	bl	8006720 <memset>
		sprintf (datatosend, Basic_inclusion);
 80015a2:	4b27      	ldr	r3, [pc, #156]	; (8001640 <Server_Handle+0xc0>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015aa:	4611      	mov	r1, r2
 80015ac:	4618      	mov	r0, r3
 80015ae:	f005 fdf9 	bl	80071a4 <siprintf>
		strcat(datatosend, "<p>");
 80015b2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe fdca 	bl	8000150 <strlen>
 80015bc:	4603      	mov	r3, r0
 80015be:	461a      	mov	r2, r3
 80015c0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015c4:	4413      	add	r3, r2
 80015c6:	4a1f      	ldr	r2, [pc, #124]	; (8001644 <Server_Handle+0xc4>)
 80015c8:	6810      	ldr	r0, [r2, #0]
 80015ca:	6018      	str	r0, [r3, #0]
		char buffer[100];
		snprintf(buffer, 10, "%.2f", measure);
 80015cc:	4b1e      	ldr	r3, [pc, #120]	; (8001648 <Server_Handle+0xc8>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe ff29 	bl	8000428 <__aeabi_f2d>
 80015d6:	4603      	mov	r3, r0
 80015d8:	460c      	mov	r4, r1
 80015da:	f107 000c 	add.w	r0, r7, #12
 80015de:	e9cd 3400 	strd	r3, r4, [sp]
 80015e2:	4a1a      	ldr	r2, [pc, #104]	; (800164c <Server_Handle+0xcc>)
 80015e4:	210a      	movs	r1, #10
 80015e6:	f005 fda9 	bl	800713c <sniprintf>
		strcat(datatosend, buffer);
 80015ea:	f107 020c 	add.w	r2, r7, #12
 80015ee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015f2:	4611      	mov	r1, r2
 80015f4:	4618      	mov	r0, r3
 80015f6:	f005 fdf5 	bl	80071e4 <strcat>
		strcat(datatosend, "</p>");
 80015fa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015fe:	4618      	mov	r0, r3
 8001600:	f7fe fda6 	bl	8000150 <strlen>
 8001604:	4603      	mov	r3, r0
 8001606:	461a      	mov	r2, r3
 8001608:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800160c:	4413      	add	r3, r2
 800160e:	4a10      	ldr	r2, [pc, #64]	; (8001650 <Server_Handle+0xd0>)
 8001610:	6810      	ldr	r0, [r2, #0]
 8001612:	6018      	str	r0, [r3, #0]
 8001614:	7912      	ldrb	r2, [r2, #4]
 8001616:	711a      	strb	r2, [r3, #4]
		strcat(datatosend, Terminate);
 8001618:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <Server_Handle+0xd4>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001620:	4611      	mov	r1, r2
 8001622:	4618      	mov	r0, r3
 8001624:	f005 fdde 	bl	80071e4 <strcat>
		Server_Send(datatosend, Link_ID);
 8001628:	463b      	mov	r3, r7
 800162a:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800162e:	6819      	ldr	r1, [r3, #0]
 8001630:	4610      	mov	r0, r2
 8001632:	f7ff ff53 	bl	80014dc <Server_Send>
}
 8001636:	bf00      	nop
 8001638:	f207 4774 	addw	r7, r7, #1140	; 0x474
 800163c:	46bd      	mov	sp, r7
 800163e:	bd90      	pop	{r4, r7, pc}
 8001640:	20000000 	.word	0x20000000
 8001644:	08008adc 	.word	0x08008adc
 8001648:	20000a74 	.word	0x20000a74
 800164c:	08008ae0 	.word	0x08008ae0
 8001650:	08008ae8 	.word	0x08008ae8
 8001654:	20000004 	.word	0x20000004

08001658 <Server_Start>:

void Server_Start ()
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b092      	sub	sp, #72	; 0x48
 800165c:	af00      	add	r7, sp, #0
	char buftocopyinto[64] = {0};
 800165e:	f107 0308 	add.w	r3, r7, #8
 8001662:	2240      	movs	r2, #64	; 0x40
 8001664:	2100      	movs	r1, #0
 8001666:	4618      	mov	r0, r3
 8001668:	f005 f85a 	bl	8006720 <memset>
	char Link_ID;
	while (!(Get_after("+IPD,", 1, &Link_ID, wifi_uart)));
 800166c:	bf00      	nop
 800166e:	1dfa      	adds	r2, r7, #7
 8001670:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <Server_Start+0x58>)
 8001672:	2101      	movs	r1, #1
 8001674:	480f      	ldr	r0, [pc, #60]	; (80016b4 <Server_Start+0x5c>)
 8001676:	f000 fa17 	bl	8001aa8 <Get_after>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d0f6      	beq.n	800166e <Server_Start+0x16>
	Link_ID -= 48;
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	3b30      	subs	r3, #48	; 0x30
 8001684:	b2db      	uxtb	r3, r3
 8001686:	71fb      	strb	r3, [r7, #7]
	while (!(Copy_upto(" HTTP/1.1", buftocopyinto, wifi_uart)));
 8001688:	bf00      	nop
 800168a:	f107 0308 	add.w	r3, r7, #8
 800168e:	4a08      	ldr	r2, [pc, #32]	; (80016b0 <Server_Start+0x58>)
 8001690:	4619      	mov	r1, r3
 8001692:	4809      	ldr	r0, [pc, #36]	; (80016b8 <Server_Start+0x60>)
 8001694:	f000 fa4e 	bl	8001b34 <Copy_upto>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0f5      	beq.n	800168a <Server_Start+0x32>
	Server_Handle("/ ", Link_ID);
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	4619      	mov	r1, r3
 80016a2:	4806      	ldr	r0, [pc, #24]	; (80016bc <Server_Start+0x64>)
 80016a4:	f7ff ff6c 	bl	8001580 <Server_Handle>
}
 80016a8:	bf00      	nop
 80016aa:	3748      	adds	r7, #72	; 0x48
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000cf4 	.word	0x20000cf4
 80016b4:	08008af0 	.word	0x08008af0
 80016b8:	08008af8 	.word	0x08008af8
 80016bc:	08008b04 	.word	0x08008b04

080016c0 <SetTemperaturePointer>:

void SetTemperaturePointer(float* var){
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	measure = *var;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a03      	ldr	r2, [pc, #12]	; (80016dc <SetTemperaturePointer+0x1c>)
 80016ce:	6013      	str	r3, [r2, #0]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	20000a74 	.word	0x20000a74

080016e0 <Ringbuf_init>:

void store_char (unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  _rx_buffer1 = &rx_buffer1;
 80016e4:	4b17      	ldr	r3, [pc, #92]	; (8001744 <Ringbuf_init+0x64>)
 80016e6:	4a18      	ldr	r2, [pc, #96]	; (8001748 <Ringbuf_init+0x68>)
 80016e8:	601a      	str	r2, [r3, #0]
  _tx_buffer1 = &tx_buffer1;
 80016ea:	4b18      	ldr	r3, [pc, #96]	; (800174c <Ringbuf_init+0x6c>)
 80016ec:	4a18      	ldr	r2, [pc, #96]	; (8001750 <Ringbuf_init+0x70>)
 80016ee:	601a      	str	r2, [r3, #0]
  _rx_buffer2 = &rx_buffer2;
 80016f0:	4b18      	ldr	r3, [pc, #96]	; (8001754 <Ringbuf_init+0x74>)
 80016f2:	4a19      	ldr	r2, [pc, #100]	; (8001758 <Ringbuf_init+0x78>)
 80016f4:	601a      	str	r2, [r3, #0]
  _tx_buffer2 = &tx_buffer2;
 80016f6:	4b19      	ldr	r3, [pc, #100]	; (800175c <Ringbuf_init+0x7c>)
 80016f8:	4a19      	ldr	r2, [pc, #100]	; (8001760 <Ringbuf_init+0x80>)
 80016fa:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(device_uart, UART_IT_ERR);
 80016fc:	4b19      	ldr	r3, [pc, #100]	; (8001764 <Ringbuf_init+0x84>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	695a      	ldr	r2, [r3, #20]
 8001702:	4b18      	ldr	r3, [pc, #96]	; (8001764 <Ringbuf_init+0x84>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f042 0201 	orr.w	r2, r2, #1
 800170a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(pc_uart, UART_IT_ERR);
 800170c:	4b16      	ldr	r3, [pc, #88]	; (8001768 <Ringbuf_init+0x88>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	695a      	ldr	r2, [r3, #20]
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <Ringbuf_init+0x88>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f042 0201 	orr.w	r2, r2, #1
 800171a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(device_uart, UART_IT_RXNE);
 800171c:	4b11      	ldr	r3, [pc, #68]	; (8001764 <Ringbuf_init+0x84>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	68da      	ldr	r2, [r3, #12]
 8001722:	4b10      	ldr	r3, [pc, #64]	; (8001764 <Ringbuf_init+0x84>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f042 0220 	orr.w	r2, r2, #32
 800172a:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(pc_uart, UART_IT_RXNE);
 800172c:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <Ringbuf_init+0x88>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68da      	ldr	r2, [r3, #12]
 8001732:	4b0d      	ldr	r3, [pc, #52]	; (8001768 <Ringbuf_init+0x88>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f042 0220 	orr.w	r2, r2, #32
 800173a:	60da      	str	r2, [r3, #12]
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	20000a90 	.word	0x20000a90
 8001748:	20000240 	.word	0x20000240
 800174c:	20000a94 	.word	0x20000a94
 8001750:	20000448 	.word	0x20000448
 8001754:	20000a98 	.word	0x20000a98
 8001758:	20000650 	.word	0x20000650
 800175c:	20000a8c 	.word	0x20000a8c
 8001760:	20000858 	.word	0x20000858
 8001764:	20000cf4 	.word	0x20000cf4
 8001768:	20000d34 	.word	0x20000d34

0800176c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	6039      	str	r1, [r7, #0]
 8001776:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800177e:	3301      	adds	r3, #1
 8001780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001784:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	429a      	cmp	r2, r3
 8001790:	d009      	beq.n	80017a6 <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	79f9      	ldrb	r1, [r7, #7]
 800179c:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <Uart_flush>:
	}
}


void Uart_flush (UART_HandleTypeDef *uart)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a12      	ldr	r2, [pc, #72]	; (8001804 <Uart_flush+0x54>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d10c      	bne.n	80017da <Uart_flush+0x2a>
	{
		memset(_rx_buffer1->buffer,'\0', UART_BUFFER_SIZE);
 80017c0:	4b11      	ldr	r3, [pc, #68]	; (8001808 <Uart_flush+0x58>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017c8:	2100      	movs	r1, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f004 ffa8 	bl	8006720 <memset>
		_rx_buffer1->head = 0;
 80017d0:	4b0d      	ldr	r3, [pc, #52]	; (8001808 <Uart_flush+0x58>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}
	if (uart == pc_uart)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a0b      	ldr	r2, [pc, #44]	; (800180c <Uart_flush+0x5c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d10c      	bne.n	80017fc <Uart_flush+0x4c>
	{
		memset(_rx_buffer2->buffer,'\0', UART_BUFFER_SIZE);
 80017e2:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <Uart_flush+0x60>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017ea:	2100      	movs	r1, #0
 80017ec:	4618      	mov	r0, r3
 80017ee:	f004 ff97 	bl	8006720 <memset>
		_rx_buffer2->head = 0;
 80017f2:	4b07      	ldr	r3, [pc, #28]	; (8001810 <Uart_flush+0x60>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}
}
 80017fc:	bf00      	nop
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20000cf4 	.word	0x20000cf4
 8001808:	20000a90 	.word	0x20000a90
 800180c:	20000d34 	.word	0x20000d34
 8001810:	20000a98 	.word	0x20000a98

08001814 <Uart_peek>:


int Uart_peek(UART_HandleTypeDef *uart)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a1c      	ldr	r2, [pc, #112]	; (8001890 <Uart_peek+0x7c>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d114      	bne.n	800184e <Uart_peek+0x3a>
	{
		  if(_rx_buffer1->head == _rx_buffer1->tail)
 8001824:	4b1b      	ldr	r3, [pc, #108]	; (8001894 <Uart_peek+0x80>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800182c:	4b19      	ldr	r3, [pc, #100]	; (8001894 <Uart_peek+0x80>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001834:	429a      	cmp	r2, r3
 8001836:	d102      	bne.n	800183e <Uart_peek+0x2a>
		  {
		    return -1;
 8001838:	f04f 33ff 	mov.w	r3, #4294967295
 800183c:	e022      	b.n	8001884 <Uart_peek+0x70>
		  }
		  else
		  {
		    return _rx_buffer1->buffer[_rx_buffer1->tail];
 800183e:	4b15      	ldr	r3, [pc, #84]	; (8001894 <Uart_peek+0x80>)
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	4b14      	ldr	r3, [pc, #80]	; (8001894 <Uart_peek+0x80>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800184a:	5cd3      	ldrb	r3, [r2, r3]
 800184c:	e01a      	b.n	8001884 <Uart_peek+0x70>
		  }
	}

	else if (uart == pc_uart)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a11      	ldr	r2, [pc, #68]	; (8001898 <Uart_peek+0x84>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d114      	bne.n	8001880 <Uart_peek+0x6c>
	{
		  if(_rx_buffer2->head == _rx_buffer2->tail)
 8001856:	4b11      	ldr	r3, [pc, #68]	; (800189c <Uart_peek+0x88>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800185e:	4b0f      	ldr	r3, [pc, #60]	; (800189c <Uart_peek+0x88>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001866:	429a      	cmp	r2, r3
 8001868:	d102      	bne.n	8001870 <Uart_peek+0x5c>
		  {
		    return -1;
 800186a:	f04f 33ff 	mov.w	r3, #4294967295
 800186e:	e009      	b.n	8001884 <Uart_peek+0x70>
		  }
		  else
		  {
		    return _rx_buffer2->buffer[_rx_buffer2->tail];
 8001870:	4b0a      	ldr	r3, [pc, #40]	; (800189c <Uart_peek+0x88>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4b09      	ldr	r3, [pc, #36]	; (800189c <Uart_peek+0x88>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800187c:	5cd3      	ldrb	r3, [r2, r3]
 800187e:	e001      	b.n	8001884 <Uart_peek+0x70>
		  }
	}

	return -1;
 8001880:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001884:	4618      	mov	r0, r3
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	20000cf4 	.word	0x20000cf4
 8001894:	20000a90 	.word	0x20000a90
 8001898:	20000d34 	.word	0x20000d34
 800189c:	20000a98 	.word	0x20000a98

080018a0 <Uart_read>:

int Uart_read(UART_HandleTypeDef *uart)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a29      	ldr	r2, [pc, #164]	; (8001950 <Uart_read+0xb0>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d121      	bne.n	80018f4 <Uart_read+0x54>
	{
		  // if the head isn't ahead of the tail, we don't have any characters
		  if(_rx_buffer1->head == _rx_buffer1->tail)
 80018b0:	4b28      	ldr	r3, [pc, #160]	; (8001954 <Uart_read+0xb4>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80018b8:	4b26      	ldr	r3, [pc, #152]	; (8001954 <Uart_read+0xb4>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d102      	bne.n	80018ca <Uart_read+0x2a>
		  {
		    return -1;
 80018c4:	f04f 33ff 	mov.w	r3, #4294967295
 80018c8:	e03c      	b.n	8001944 <Uart_read+0xa4>
		  }
		  else
		  {
		    unsigned char c = _rx_buffer1->buffer[_rx_buffer1->tail];
 80018ca:	4b22      	ldr	r3, [pc, #136]	; (8001954 <Uart_read+0xb4>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	4b21      	ldr	r3, [pc, #132]	; (8001954 <Uart_read+0xb4>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80018d6:	5cd3      	ldrb	r3, [r2, r3]
 80018d8:	73bb      	strb	r3, [r7, #14]
		    _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 80018da:	4b1e      	ldr	r3, [pc, #120]	; (8001954 <Uart_read+0xb4>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80018e2:	1c5a      	adds	r2, r3, #1
 80018e4:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <Uart_read+0xb4>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80018ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 80018f0:	7bbb      	ldrb	r3, [r7, #14]
 80018f2:	e027      	b.n	8001944 <Uart_read+0xa4>
		  }
	}

	else if (uart == pc_uart)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a18      	ldr	r2, [pc, #96]	; (8001958 <Uart_read+0xb8>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d121      	bne.n	8001940 <Uart_read+0xa0>
	{
		  // if the head isn't ahead of the tail, we don't have any characters
		  if(_rx_buffer2->head == _rx_buffer2->tail)
 80018fc:	4b17      	ldr	r3, [pc, #92]	; (800195c <Uart_read+0xbc>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001904:	4b15      	ldr	r3, [pc, #84]	; (800195c <Uart_read+0xbc>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800190c:	429a      	cmp	r2, r3
 800190e:	d102      	bne.n	8001916 <Uart_read+0x76>
		  {
		    return -1;
 8001910:	f04f 33ff 	mov.w	r3, #4294967295
 8001914:	e016      	b.n	8001944 <Uart_read+0xa4>
		  }
		  else
		  {
		    unsigned char c = _rx_buffer2->buffer[_rx_buffer2->tail];
 8001916:	4b11      	ldr	r3, [pc, #68]	; (800195c <Uart_read+0xbc>)
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <Uart_read+0xbc>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001922:	5cd3      	ldrb	r3, [r2, r3]
 8001924:	73fb      	strb	r3, [r7, #15]
		    _rx_buffer2->tail = (unsigned int)(_rx_buffer2->tail + 1) % UART_BUFFER_SIZE;
 8001926:	4b0d      	ldr	r3, [pc, #52]	; (800195c <Uart_read+0xbc>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800192e:	1c5a      	adds	r2, r3, #1
 8001930:	4b0a      	ldr	r3, [pc, #40]	; (800195c <Uart_read+0xbc>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001938:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 800193c:	7bfb      	ldrb	r3, [r7, #15]
 800193e:	e001      	b.n	8001944 <Uart_read+0xa4>
		  }
	}

	else return -1;
 8001940:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001944:	4618      	mov	r0, r3
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	bc80      	pop	{r7}
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000cf4 	.word	0x20000cf4
 8001954:	20000a90 	.word	0x20000a90
 8001958:	20000d34 	.word	0x20000d34
 800195c:	20000a98 	.word	0x20000a98

08001960 <Uart_write>:

void Uart_write(int c, UART_HandleTypeDef *uart)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
	if (c>=0)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2b00      	cmp	r3, #0
 800196e:	db54      	blt.n	8001a1a <Uart_write+0xba>
	{
		if (uart == device_uart){
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	4a2c      	ldr	r2, [pc, #176]	; (8001a24 <Uart_write+0xc4>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d126      	bne.n	80019c6 <Uart_write+0x66>
		int i = (_tx_buffer1->head + 1) % UART_BUFFER_SIZE;
 8001978:	4b2b      	ldr	r3, [pc, #172]	; (8001a28 <Uart_write+0xc8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001980:	3301      	adds	r3, #1
 8001982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001986:	60bb      	str	r3, [r7, #8]

		// If the output buffer is full, there's nothing for it other than to
		// wait for the interrupt handler to empty it a bit
		// ???: return 0 here instead?
		while (i == _tx_buffer1->tail);
 8001988:	bf00      	nop
 800198a:	4b27      	ldr	r3, [pc, #156]	; (8001a28 <Uart_write+0xc8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	429a      	cmp	r2, r3
 8001996:	d0f8      	beq.n	800198a <Uart_write+0x2a>

		_tx_buffer1->buffer[_tx_buffer1->head] = (uint8_t)c;
 8001998:	4b23      	ldr	r3, [pc, #140]	; (8001a28 <Uart_write+0xc8>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4b22      	ldr	r3, [pc, #136]	; (8001a28 <Uart_write+0xc8>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019a4:	6879      	ldr	r1, [r7, #4]
 80019a6:	b2c9      	uxtb	r1, r1
 80019a8:	54d1      	strb	r1, [r2, r3]
		_tx_buffer1->head = i;
 80019aa:	4b1f      	ldr	r3, [pc, #124]	; (8001a28 <Uart_write+0xc8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	68ba      	ldr	r2, [r7, #8]
 80019b0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

		__HAL_UART_ENABLE_IT(device_uart, UART_IT_TXE); // Enable UART transmission interrupt
 80019b4:	4b1b      	ldr	r3, [pc, #108]	; (8001a24 <Uart_write+0xc4>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	68da      	ldr	r2, [r3, #12]
 80019ba:	4b1a      	ldr	r3, [pc, #104]	; (8001a24 <Uart_write+0xc4>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80019c2:	60da      	str	r2, [r3, #12]
			_tx_buffer2->head = i;

			__HAL_UART_ENABLE_IT(pc_uart, UART_IT_TXE); // Enable UART transmission interrupt
			}
	}
}
 80019c4:	e029      	b.n	8001a1a <Uart_write+0xba>
		else if (uart == pc_uart){
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	4a18      	ldr	r2, [pc, #96]	; (8001a2c <Uart_write+0xcc>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d125      	bne.n	8001a1a <Uart_write+0xba>
			int i = (_tx_buffer2->head + 1) % UART_BUFFER_SIZE;
 80019ce:	4b18      	ldr	r3, [pc, #96]	; (8001a30 <Uart_write+0xd0>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019d6:	3301      	adds	r3, #1
 80019d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019dc:	60fb      	str	r3, [r7, #12]
			while (i == _tx_buffer2->tail);
 80019de:	bf00      	nop
 80019e0:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <Uart_write+0xd0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d0f8      	beq.n	80019e0 <Uart_write+0x80>
			_tx_buffer2->buffer[_tx_buffer2->head] = (uint8_t)c;
 80019ee:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <Uart_write+0xd0>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <Uart_write+0xd0>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019fa:	6879      	ldr	r1, [r7, #4]
 80019fc:	b2c9      	uxtb	r1, r1
 80019fe:	54d1      	strb	r1, [r2, r3]
			_tx_buffer2->head = i;
 8001a00:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <Uart_write+0xd0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	68fa      	ldr	r2, [r7, #12]
 8001a06:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			__HAL_UART_ENABLE_IT(pc_uart, UART_IT_TXE); // Enable UART transmission interrupt
 8001a0a:	4b08      	ldr	r3, [pc, #32]	; (8001a2c <Uart_write+0xcc>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	68da      	ldr	r2, [r3, #12]
 8001a10:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <Uart_write+0xcc>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a18:	60da      	str	r2, [r3, #12]
}
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr
 8001a24:	20000cf4 	.word	0x20000cf4
 8001a28:	20000a94 	.word	0x20000a94
 8001a2c:	20000d34 	.word	0x20000d34
 8001a30:	20000a8c 	.word	0x20000a8c

08001a34 <IsDataAvailable>:

int IsDataAvailable(UART_HandleTypeDef *uart)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
	if (uart == device_uart) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer1->head - _rx_buffer1->tail) % UART_BUFFER_SIZE;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4a16      	ldr	r2, [pc, #88]	; (8001a98 <IsDataAvailable+0x64>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d10e      	bne.n	8001a62 <IsDataAvailable+0x2e>
 8001a44:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <IsDataAvailable+0x68>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001a4c:	b29a      	uxth	r2, r3
 8001a4e:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <IsDataAvailable+0x68>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a60:	e014      	b.n	8001a8c <IsDataAvailable+0x58>
	else if (uart == pc_uart) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer2->head - _rx_buffer2->tail) % UART_BUFFER_SIZE;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a0e      	ldr	r2, [pc, #56]	; (8001aa0 <IsDataAvailable+0x6c>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d10e      	bne.n	8001a88 <IsDataAvailable+0x54>
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <IsDataAvailable+0x70>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <IsDataAvailable+0x70>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a86:	e001      	b.n	8001a8c <IsDataAvailable+0x58>
	return -1;
 8001a88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	20000cf4 	.word	0x20000cf4
 8001a9c:	20000a90 	.word	0x20000a90
 8001aa0:	20000d34 	.word	0x20000d34
 8001aa4:	20000a98 	.word	0x20000a98

08001aa8 <Get_after>:



int Get_after (char *string, uint8_t numberofchars, char *buffertosave, UART_HandleTypeDef *uart)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	603b      	str	r3, [r7, #0]
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	72fb      	strb	r3, [r7, #11]

	while (Wait_for(string, uart) != 1);
 8001ab8:	bf00      	nop
 8001aba:	6839      	ldr	r1, [r7, #0]
 8001abc:	68f8      	ldr	r0, [r7, #12]
 8001abe:	f000 f8b7 	bl	8001c30 <Wait_for>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d1f8      	bne.n	8001aba <Get_after+0x12>
	for (int indx=0; indx<numberofchars; indx++)
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
 8001acc:	e012      	b.n	8001af4 <Get_after+0x4c>
	{
		while (!(IsDataAvailable(uart)));
 8001ace:	bf00      	nop
 8001ad0:	6838      	ldr	r0, [r7, #0]
 8001ad2:	f7ff ffaf 	bl	8001a34 <IsDataAvailable>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d0f9      	beq.n	8001ad0 <Get_after+0x28>
		buffertosave[indx] = Uart_read(uart);
 8001adc:	6838      	ldr	r0, [r7, #0]
 8001ade:	f7ff fedf 	bl	80018a0 <Uart_read>
 8001ae2:	4601      	mov	r1, r0
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	b2ca      	uxtb	r2, r1
 8001aec:	701a      	strb	r2, [r3, #0]
	for (int indx=0; indx<numberofchars; indx++)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	7afb      	ldrb	r3, [r7, #11]
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dbe8      	blt.n	8001ace <Get_after+0x26>
	}
	return 1;
 8001afc:	2301      	movs	r3, #1
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <Uart_sendstring>:

void Uart_sendstring (const char *s, UART_HandleTypeDef *uart)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b082      	sub	sp, #8
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
 8001b0e:	6039      	str	r1, [r7, #0]
	while(*s!='\0') Uart_write(*s++, uart);
 8001b10:	e007      	b.n	8001b22 <Uart_sendstring+0x1c>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	1c5a      	adds	r2, r3, #1
 8001b16:	607a      	str	r2, [r7, #4]
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	6839      	ldr	r1, [r7, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff ff1f 	bl	8001960 <Uart_write>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1f3      	bne.n	8001b12 <Uart_sendstring+0xc>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <Copy_upto>:
  while(*s) Uart_write(*s++, uart);
}


int Copy_upto (char *string, char *buffertocopyinto, UART_HandleTypeDef *uart)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b088      	sub	sp, #32
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
	int so_far =0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 8001b44:	68f8      	ldr	r0, [r7, #12]
 8001b46:	f7fe fb03 	bl	8000150 <strlen>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61bb      	str	r3, [r7, #24]

again:
	while (!IsDataAvailable(uart));
 8001b52:	bf00      	nop
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff ff6d 	bl	8001a34 <IsDataAvailable>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d0f9      	beq.n	8001b54 <Copy_upto+0x20>
	while (Uart_peek(uart) != string[so_far])
 8001b60:	e01f      	b.n	8001ba2 <Copy_upto+0x6e>
		{
			buffertocopyinto[indx] = _rx_buffer1->buffer[_rx_buffer1->tail];
 8001b62:	4b32      	ldr	r3, [pc, #200]	; (8001c2c <Copy_upto+0xf8>)
 8001b64:	6819      	ldr	r1, [r3, #0]
 8001b66:	4b31      	ldr	r3, [pc, #196]	; (8001c2c <Copy_upto+0xf8>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	68b8      	ldr	r0, [r7, #8]
 8001b72:	4403      	add	r3, r0
 8001b74:	5c8a      	ldrb	r2, [r1, r2]
 8001b76:	701a      	strb	r2, [r3, #0]
			_rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8001b78:	4b2c      	ldr	r3, [pc, #176]	; (8001c2c <Copy_upto+0xf8>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001b80:	1c5a      	adds	r2, r3, #1
 8001b82:	4b2a      	ldr	r3, [pc, #168]	; (8001c2c <Copy_upto+0xf8>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b8a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
			indx++;
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	3301      	adds	r3, #1
 8001b92:	61bb      	str	r3, [r7, #24]
			while (!IsDataAvailable(uart));
 8001b94:	bf00      	nop
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff ff4c 	bl	8001a34 <IsDataAvailable>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d0f9      	beq.n	8001b96 <Copy_upto+0x62>
	while (Uart_peek(uart) != string[so_far])
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7ff fe36 	bl	8001814 <Uart_peek>
 8001ba8:	4601      	mov	r1, r0
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	68fa      	ldr	r2, [r7, #12]
 8001bae:	4413      	add	r3, r2
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	4299      	cmp	r1, r3
 8001bb4:	d1d5      	bne.n	8001b62 <Copy_upto+0x2e>

		}
	while (Uart_peek(uart) == string [so_far])
 8001bb6:	e01b      	b.n	8001bf0 <Copy_upto+0xbc>
	{
		so_far++;
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = Uart_read(uart);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff fe6e 	bl	80018a0 <Uart_read>
 8001bc4:	4601      	mov	r1, r0
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	1c5a      	adds	r2, r3, #1
 8001bca:	61ba      	str	r2, [r7, #24]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	b2ca      	uxtb	r2, r1
 8001bd4:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8001bd6:	69fa      	ldr	r2, [r7, #28]
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d101      	bne.n	8001be2 <Copy_upto+0xae>
 8001bde:	2301      	movs	r3, #1
 8001be0:	e01f      	b.n	8001c22 <Copy_upto+0xee>
		while (!IsDataAvailable(uart));
 8001be2:	bf00      	nop
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f7ff ff25 	bl	8001a34 <IsDataAvailable>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0f9      	beq.n	8001be4 <Copy_upto+0xb0>
	while (Uart_peek(uart) == string [so_far])
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f7ff fe0f 	bl	8001814 <Uart_peek>
 8001bf6:	4601      	mov	r1, r0
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	4299      	cmp	r1, r3
 8001c02:	d0d9      	beq.n	8001bb8 <Copy_upto+0x84>
	}

	if (so_far != len)
 8001c04:	69fa      	ldr	r2, [r7, #28]
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d002      	beq.n	8001c12 <Copy_upto+0xde>
	{
		so_far = 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61fb      	str	r3, [r7, #28]
		goto again;
 8001c10:	e79f      	b.n	8001b52 <Copy_upto+0x1e>
	}

	if (so_far == len) return 1;
 8001c12:	69fa      	ldr	r2, [r7, #28]
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d101      	bne.n	8001c1e <Copy_upto+0xea>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e001      	b.n	8001c22 <Copy_upto+0xee>
	else return -1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295

}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3720      	adds	r7, #32
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000a90 	.word	0x20000a90

08001c30 <Wait_for>:


int Wait_for (char *string,UART_HandleTypeDef *uart)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f7fe fa86 	bl	8000150 <strlen>
 8001c44:	4603      	mov	r3, r0
 8001c46:	60bb      	str	r3, [r7, #8]

again_device:
	while (!IsDataAvailable(uart));
 8001c48:	bf00      	nop
 8001c4a:	6838      	ldr	r0, [r7, #0]
 8001c4c:	f7ff fef2 	bl	8001a34 <IsDataAvailable>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0f9      	beq.n	8001c4a <Wait_for+0x1a>
	if (Uart_peek(uart) != string[so_far])
 8001c56:	6838      	ldr	r0, [r7, #0]
 8001c58:	f7ff fddc 	bl	8001814 <Uart_peek>
 8001c5c:	4601      	mov	r1, r0
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	4413      	add	r3, r2
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	4299      	cmp	r1, r3
 8001c68:	d01e      	beq.n	8001ca8 <Wait_for+0x78>
	{
		 _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE ;
 8001c6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ce4 <Wait_for+0xb4>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001c72:	1c5a      	adds	r2, r3, #1
 8001c74:	4b1b      	ldr	r3, [pc, #108]	; (8001ce4 <Wait_for+0xb4>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c7c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		goto again_device;
 8001c80:	e7e2      	b.n	8001c48 <Wait_for+0x18>

	}
	while (Uart_peek(uart) == string [so_far])
	{
		so_far++;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	3301      	adds	r3, #1
 8001c86:	60fb      	str	r3, [r7, #12]
		Uart_read(uart);
 8001c88:	6838      	ldr	r0, [r7, #0]
 8001c8a:	f7ff fe09 	bl	80018a0 <Uart_read>
		if (so_far == len) return 1;
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d101      	bne.n	8001c9a <Wait_for+0x6a>
 8001c96:	2301      	movs	r3, #1
 8001c98:	e01f      	b.n	8001cda <Wait_for+0xaa>
		while (!IsDataAvailable(uart));
 8001c9a:	bf00      	nop
 8001c9c:	6838      	ldr	r0, [r7, #0]
 8001c9e:	f7ff fec9 	bl	8001a34 <IsDataAvailable>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f9      	beq.n	8001c9c <Wait_for+0x6c>
	while (Uart_peek(uart) == string [so_far])
 8001ca8:	6838      	ldr	r0, [r7, #0]
 8001caa:	f7ff fdb3 	bl	8001814 <Uart_peek>
 8001cae:	4601      	mov	r1, r0
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	4299      	cmp	r1, r3
 8001cba:	d0e2      	beq.n	8001c82 <Wait_for+0x52>
	}

	if (so_far != len)
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d002      	beq.n	8001cca <Wait_for+0x9a>
	{
		so_far = 0;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
		goto again_device;
 8001cc8:	e7be      	b.n	8001c48 <Wait_for+0x18>
	}

	if (so_far == len) return 1;
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d101      	bne.n	8001cd6 <Wait_for+0xa6>
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e001      	b.n	8001cda <Wait_for+0xaa>
	else return -1;
 8001cd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000a90 	.word	0x20000a90

08001ce8 <Uart_isr>:

void Uart_isr (UART_HandleTypeDef *huart)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	f003 0320 	and.w	r3, r3, #32
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d023      	beq.n	8001d52 <Uart_isr+0x6a>
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	f003 0320 	and.w	r3, r3, #32
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d01e      	beq.n	8001d52 <Uart_isr+0x6a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	73fb      	strb	r3, [r7, #15]
        if (huart == device_uart)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a3f      	ldr	r2, [pc, #252]	; (8001e24 <Uart_isr+0x13c>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d107      	bne.n	8001d3a <Uart_isr+0x52>
        {
        	store_char (c, _rx_buffer1);  // store data in buffer
 8001d2a:	4b3f      	ldr	r3, [pc, #252]	; (8001e28 <Uart_isr+0x140>)
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
 8001d30:	4611      	mov	r1, r2
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff fd1a 	bl	800176c <store_char>
        else if (huart == pc_uart)
        {
           	store_char (c, _rx_buffer2);  // store data in buffer
        }

        return;
 8001d38:	e06e      	b.n	8001e18 <Uart_isr+0x130>
        else if (huart == pc_uart)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a3b      	ldr	r2, [pc, #236]	; (8001e2c <Uart_isr+0x144>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d16a      	bne.n	8001e18 <Uart_isr+0x130>
           	store_char (c, _rx_buffer2);  // store data in buffer
 8001d42:	4b3b      	ldr	r3, [pc, #236]	; (8001e30 <Uart_isr+0x148>)
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
 8001d48:	4611      	mov	r1, r2
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fd0e 	bl	800176c <store_char>
        return;
 8001d50:	e062      	b.n	8001e18 <Uart_isr+0x130>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d060      	beq.n	8001e1e <Uart_isr+0x136>
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d05b      	beq.n	8001e1e <Uart_isr+0x136>
    {
    	if (huart == device_uart){
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a2e      	ldr	r2, [pc, #184]	; (8001e24 <Uart_isr+0x13c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d127      	bne.n	8001dbe <Uart_isr+0xd6>
    	if(tx_buffer1.head == tx_buffer1.tail)
 8001d6e:	4b31      	ldr	r3, [pc, #196]	; (8001e34 <Uart_isr+0x14c>)
 8001d70:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001d74:	4b2f      	ldr	r3, [pc, #188]	; (8001e34 <Uart_isr+0x14c>)
 8001d76:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d108      	bne.n	8001d90 <Uart_isr+0xa8>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d8c:	60da      	str	r2, [r3, #12]
        	      huart->Instance->SR;
        	      huart->Instance->DR = c;

        	    }
        	}
    	return;
 8001d8e:	e045      	b.n	8001e1c <Uart_isr+0x134>
    	      unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 8001d90:	4b28      	ldr	r3, [pc, #160]	; (8001e34 <Uart_isr+0x14c>)
 8001d92:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001d96:	4a27      	ldr	r2, [pc, #156]	; (8001e34 <Uart_isr+0x14c>)
 8001d98:	5cd3      	ldrb	r3, [r2, r3]
 8001d9a:	737b      	strb	r3, [r7, #13]
    	      tx_buffer1.tail = (tx_buffer1.tail + 1) % UART_BUFFER_SIZE;
 8001d9c:	4b25      	ldr	r3, [pc, #148]	; (8001e34 <Uart_isr+0x14c>)
 8001d9e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001da2:	3301      	adds	r3, #1
 8001da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001da8:	4a22      	ldr	r2, [pc, #136]	; (8001e34 <Uart_isr+0x14c>)
 8001daa:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	7b7a      	ldrb	r2, [r7, #13]
 8001dba:	605a      	str	r2, [r3, #4]
    	return;
 8001dbc:	e02e      	b.n	8001e1c <Uart_isr+0x134>
    	else if (huart == pc_uart){
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a1a      	ldr	r2, [pc, #104]	; (8001e2c <Uart_isr+0x144>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d12a      	bne.n	8001e1c <Uart_isr+0x134>
        	if(tx_buffer2.head == tx_buffer2.tail)
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	; (8001e38 <Uart_isr+0x150>)
 8001dc8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001dcc:	4b1a      	ldr	r3, [pc, #104]	; (8001e38 <Uart_isr+0x150>)
 8001dce:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d108      	bne.n	8001de8 <Uart_isr+0x100>
        	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68da      	ldr	r2, [r3, #12]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001de4:	60da      	str	r2, [r3, #12]
    	return;
 8001de6:	e019      	b.n	8001e1c <Uart_isr+0x134>
        	      unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 8001de8:	4b13      	ldr	r3, [pc, #76]	; (8001e38 <Uart_isr+0x150>)
 8001dea:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001dee:	4a12      	ldr	r2, [pc, #72]	; (8001e38 <Uart_isr+0x150>)
 8001df0:	5cd3      	ldrb	r3, [r2, r3]
 8001df2:	73bb      	strb	r3, [r7, #14]
        	      tx_buffer2.tail = (tx_buffer2.tail + 1) % UART_BUFFER_SIZE;
 8001df4:	4b10      	ldr	r3, [pc, #64]	; (8001e38 <Uart_isr+0x150>)
 8001df6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e00:	4a0d      	ldr	r2, [pc, #52]	; (8001e38 <Uart_isr+0x150>)
 8001e02:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
        	      huart->Instance->SR;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
        	      huart->Instance->DR = c;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	7bba      	ldrb	r2, [r7, #14]
 8001e12:	605a      	str	r2, [r3, #4]
    	return;
 8001e14:	bf00      	nop
 8001e16:	e001      	b.n	8001e1c <Uart_isr+0x134>
        return;
 8001e18:	bf00      	nop
 8001e1a:	e000      	b.n	8001e1e <Uart_isr+0x136>
    	return;
 8001e1c:	bf00      	nop
    }
}
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000cf4 	.word	0x20000cf4
 8001e28:	20000a90 	.word	0x20000a90
 8001e2c:	20000d34 	.word	0x20000d34
 8001e30:	20000a98 	.word	0x20000a98
 8001e34:	20000448 	.word	0x20000448
 8001e38:	20000858 	.word	0x20000858

08001e3c <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2203      	movs	r2, #3
 8001e48:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2203      	movs	r2, #3
 8001e54:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2203      	movs	r2, #3
 8001e5a:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2203      	movs	r2, #3
 8001e60:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2203      	movs	r2, #3
 8001e66:	715a      	strb	r2, [r3, #5]
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bc80      	pop	{r7}
 8001e70:	4770      	bx	lr

08001e72 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b08a      	sub	sp, #40	; 0x28
 8001e76:	af04      	add	r7, sp, #16
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	607a      	str	r2, [r7, #4]
 8001e7e:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001e8c:	7afb      	ldrb	r3, [r7, #11]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	8af9      	ldrh	r1, [r7, #22]
 8001e92:	f241 3388 	movw	r3, #5000	; 0x1388
 8001e96:	9302      	str	r3, [sp, #8]
 8001e98:	2302      	movs	r3, #2
 8001e9a:	9301      	str	r3, [sp, #4]
 8001e9c:	f107 0314 	add.w	r3, r7, #20
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	f002 f9d6 	bl	8004254 <HAL_I2C_Mem_Read>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10b      	bne.n	8001ec6 <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8001eae:	7d7b      	ldrb	r3, [r7, #21]
 8001eb0:	021b      	lsls	r3, r3, #8
 8001eb2:	b21a      	sxth	r2, r3
 8001eb4:	7d3b      	ldrb	r3, [r7, #20]
 8001eb6:	b21b      	sxth	r3, r3
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	b21b      	sxth	r3, r3
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	801a      	strh	r2, [r3, #0]
		return true;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e000      	b.n	8001ec8 <read_register16+0x56>
	} else
		return false;
 8001ec6:	2300      	movs	r3, #0

}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 8001ed0:	b590      	push	{r4, r7, lr}
 8001ed2:	b08b      	sub	sp, #44	; 0x2c
 8001ed4:	af04      	add	r7, sp, #16
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	607a      	str	r2, [r7, #4]
 8001eda:	461a      	mov	r2, r3
 8001edc:	460b      	mov	r3, r1
 8001ede:	72fb      	strb	r3, [r7, #11]
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001ef0:	7afb      	ldrb	r3, [r7, #11]
 8001ef2:	b29c      	uxth	r4, r3
 8001ef4:	7abb      	ldrb	r3, [r7, #10]
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	8af9      	ldrh	r1, [r7, #22]
 8001efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001efe:	9202      	str	r2, [sp, #8]
 8001f00:	9301      	str	r3, [sp, #4]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	2301      	movs	r3, #1
 8001f08:	4622      	mov	r2, r4
 8001f0a:	f002 f9a3 	bl	8004254 <HAL_I2C_Mem_Read>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d101      	bne.n	8001f18 <read_data+0x48>
		return 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	e000      	b.n	8001f1a <read_data+0x4a>
	else
		return 1;
 8001f18:	2301      	movs	r3, #1

}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	371c      	adds	r7, #28
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd90      	pop	{r4, r7, pc}

08001f22 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b082      	sub	sp, #8
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	2188      	movs	r1, #136	; 0x88
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7ff ff9e 	bl	8001e72 <read_register16>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d06f      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3302      	adds	r3, #2
 8001f40:	461a      	mov	r2, r3
 8001f42:	218a      	movs	r1, #138	; 0x8a
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7ff ff94 	bl	8001e72 <read_register16>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d065      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3304      	adds	r3, #4
 8001f54:	461a      	mov	r2, r3
 8001f56:	218c      	movs	r1, #140	; 0x8c
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff ff8a 	bl	8001e72 <read_register16>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d05b      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3306      	adds	r3, #6
 8001f68:	461a      	mov	r2, r3
 8001f6a:	218e      	movs	r1, #142	; 0x8e
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f7ff ff80 	bl	8001e72 <read_register16>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d051      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3308      	adds	r3, #8
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2190      	movs	r1, #144	; 0x90
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff ff76 	bl	8001e72 <read_register16>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d047      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	330a      	adds	r3, #10
 8001f90:	461a      	mov	r2, r3
 8001f92:	2192      	movs	r1, #146	; 0x92
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff ff6c 	bl	8001e72 <read_register16>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d03d      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	330c      	adds	r3, #12
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	2194      	movs	r1, #148	; 0x94
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7ff ff62 	bl	8001e72 <read_register16>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d033      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	330e      	adds	r3, #14
 8001fb8:	461a      	mov	r2, r3
 8001fba:	2196      	movs	r1, #150	; 0x96
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7ff ff58 	bl	8001e72 <read_register16>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d029      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3310      	adds	r3, #16
 8001fcc:	461a      	mov	r2, r3
 8001fce:	2198      	movs	r1, #152	; 0x98
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7ff ff4e 	bl	8001e72 <read_register16>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d01f      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3312      	adds	r3, #18
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	219a      	movs	r1, #154	; 0x9a
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ff44 	bl	8001e72 <read_register16>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d015      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3314      	adds	r3, #20
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	219c      	movs	r1, #156	; 0x9c
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f7ff ff3a 	bl	8001e72 <read_register16>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d00b      	beq.n	800201c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 8002008:	461a      	mov	r2, r3
 800200a:	219e      	movs	r1, #158	; 0x9e
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff ff30 	bl	8001e72 <read_register16>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <read_calibration_data+0xfa>

		return true;
 8002018:	2301      	movs	r3, #1
 800201a:	e000      	b.n	800201e <read_calibration_data+0xfc>
	}

	return false;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 8002026:	b580      	push	{r7, lr}
 8002028:	b084      	sub	sp, #16
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f103 0218 	add.w	r2, r3, #24
 8002034:	2301      	movs	r3, #1
 8002036:	21a1      	movs	r1, #161	; 0xa1
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f7ff ff49 	bl	8001ed0 <read_data>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d14b      	bne.n	80020dc <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	331a      	adds	r3, #26
 8002048:	461a      	mov	r2, r3
 800204a:	21e1      	movs	r1, #225	; 0xe1
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f7ff ff10 	bl	8001e72 <read_register16>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d041      	beq.n	80020dc <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f103 021c 	add.w	r2, r3, #28
 800205e:	2301      	movs	r3, #1
 8002060:	21e3      	movs	r1, #227	; 0xe3
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff ff34 	bl	8001ed0 <read_data>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d136      	bne.n	80020dc <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 800206e:	f107 030e 	add.w	r3, r7, #14
 8002072:	461a      	mov	r2, r3
 8002074:	21e4      	movs	r1, #228	; 0xe4
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7ff fefb 	bl	8001e72 <read_register16>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d02c      	beq.n	80020dc <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 8002082:	f107 030c 	add.w	r3, r7, #12
 8002086:	461a      	mov	r2, r3
 8002088:	21e5      	movs	r1, #229	; 0xe5
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff fef1 	bl	8001e72 <read_register16>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d022      	beq.n	80020dc <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f103 0222 	add.w	r2, r3, #34	; 0x22
 800209c:	2301      	movs	r3, #1
 800209e:	21e7      	movs	r1, #231	; 0xe7
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ff15 	bl	8001ed0 <read_data>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d117      	bne.n	80020dc <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 80020ac:	89fb      	ldrh	r3, [r7, #14]
 80020ae:	011b      	lsls	r3, r3, #4
 80020b0:	b21b      	sxth	r3, r3
 80020b2:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 80020b6:	b21a      	sxth	r2, r3
 80020b8:	89fb      	ldrh	r3, [r7, #14]
 80020ba:	121b      	asrs	r3, r3, #8
 80020bc:	b21b      	sxth	r3, r3
 80020be:	f003 030f 	and.w	r3, r3, #15
 80020c2:	b21b      	sxth	r3, r3
 80020c4:	4313      	orrs	r3, r2
 80020c6:	b21a      	sxth	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 80020cc:	89bb      	ldrh	r3, [r7, #12]
 80020ce:	091b      	lsrs	r3, r3, #4
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	b21a      	sxth	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	841a      	strh	r2, [r3, #32]

		return true;
 80020d8:	2301      	movs	r3, #1
 80020da:	e000      	b.n	80020de <read_hum_calibration_data+0xb8>
	}

	return false;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b088      	sub	sp, #32
 80020ea:	af04      	add	r7, sp, #16
 80020ec:	6078      	str	r0, [r7, #4]
 80020ee:	460b      	mov	r3, r1
 80020f0:	70fb      	strb	r3, [r7, #3]
 80020f2:	4613      	mov	r3, r2
 80020f4:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002102:	78fb      	ldrb	r3, [r7, #3]
 8002104:	b29a      	uxth	r2, r3
 8002106:	89f9      	ldrh	r1, [r7, #14]
 8002108:	f242 7310 	movw	r3, #10000	; 0x2710
 800210c:	9302      	str	r3, [sp, #8]
 800210e:	2301      	movs	r3, #1
 8002110:	9301      	str	r3, [sp, #4]
 8002112:	1cbb      	adds	r3, r7, #2
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	2301      	movs	r3, #1
 8002118:	f001 ffa2 	bl	8004060 <HAL_I2C_Mem_Write>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <write_register8+0x40>
		return false;
 8002122:	2300      	movs	r3, #0
 8002124:	e000      	b.n	8002128 <write_register8+0x42>
	else
		return true;
 8002126:	2301      	movs	r3, #1
}
 8002128:	4618      	mov	r0, r3
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800213e:	2b76      	cmp	r3, #118	; 0x76
 8002140:	d005      	beq.n	800214e <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002146:	2b77      	cmp	r3, #119	; 0x77
 8002148:	d001      	beq.n	800214e <bmp280_init+0x1e>

		return false;
 800214a:	2300      	movs	r3, #0
 800214c:	e099      	b.n	8002282 <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002154:	2301      	movs	r3, #1
 8002156:	21d0      	movs	r1, #208	; 0xd0
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f7ff feb9 	bl	8001ed0 <read_data>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <bmp280_init+0x38>
		return false;
 8002164:	2300      	movs	r3, #0
 8002166:	e08c      	b.n	8002282 <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800216e:	2b58      	cmp	r3, #88	; 0x58
 8002170:	d006      	beq.n	8002180 <bmp280_init+0x50>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002178:	2b60      	cmp	r3, #96	; 0x60
 800217a:	d001      	beq.n	8002180 <bmp280_init+0x50>

		return false;
 800217c:	2300      	movs	r3, #0
 800217e:	e080      	b.n	8002282 <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8002180:	22b6      	movs	r2, #182	; 0xb6
 8002182:	21e0      	movs	r1, #224	; 0xe0
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7ff ffae 	bl	80020e6 <write_register8>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <bmp280_init+0x64>
		return false;
 8002190:	2300      	movs	r3, #0
 8002192:	e076      	b.n	8002282 <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8002194:	f107 020c 	add.w	r2, r7, #12
 8002198:	2301      	movs	r3, #1
 800219a:	21f3      	movs	r1, #243	; 0xf3
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f7ff fe97 	bl	8001ed0 <read_data>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d1f5      	bne.n	8002194 <bmp280_init+0x64>
				&& (status & 1) == 0)
 80021a8:	7b3b      	ldrb	r3, [r7, #12]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1f0      	bne.n	8002194 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff feb5 	bl	8001f22 <read_calibration_data>
 80021b8:	4603      	mov	r3, r0
 80021ba:	f083 0301 	eor.w	r3, r3, #1
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d100      	bne.n	80021c6 <bmp280_init+0x96>
 80021c4:	e001      	b.n	80021ca <bmp280_init+0x9a>
		return false;
 80021c6:	2300      	movs	r3, #0
 80021c8:	e05b      	b.n	8002282 <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80021d0:	2b60      	cmp	r3, #96	; 0x60
 80021d2:	d10a      	bne.n	80021ea <bmp280_init+0xba>
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f7ff ff26 	bl	8002026 <read_hum_calibration_data>
 80021da:	4603      	mov	r3, r0
 80021dc:	f083 0301 	eor.w	r3, r3, #1
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <bmp280_init+0xba>
		return false;
 80021e6:	2300      	movs	r3, #0
 80021e8:	e04b      	b.n	8002282 <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	795b      	ldrb	r3, [r3, #5]
 80021ee:	015b      	lsls	r3, r3, #5
 80021f0:	b25a      	sxtb	r2, r3
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	785b      	ldrb	r3, [r3, #1]
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	b25b      	sxtb	r3, r3
 80021fa:	4313      	orrs	r3, r2
 80021fc:	b25b      	sxtb	r3, r3
 80021fe:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	461a      	mov	r2, r3
 8002204:	21f5      	movs	r1, #245	; 0xf5
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f7ff ff6d 	bl	80020e6 <write_register8>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <bmp280_init+0xe6>
		return false;
 8002212:	2300      	movs	r3, #0
 8002214:	e035      	b.n	8002282 <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d102      	bne.n	8002224 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	2200      	movs	r2, #0
 8002222:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	78db      	ldrb	r3, [r3, #3]
 8002228:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 800222a:	b25a      	sxtb	r2, r3
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	789b      	ldrb	r3, [r3, #2]
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	b25b      	sxtb	r3, r3
 8002234:	4313      	orrs	r3, r2
 8002236:	b25a      	sxtb	r2, r3
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	b25b      	sxtb	r3, r3
 800223e:	4313      	orrs	r3, r2
 8002240:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 8002242:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800224a:	2b60      	cmp	r3, #96	; 0x60
 800224c:	d10d      	bne.n	800226a <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	791b      	ldrb	r3, [r3, #4]
 8002252:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8002254:	7b7b      	ldrb	r3, [r7, #13]
 8002256:	461a      	mov	r2, r3
 8002258:	21f2      	movs	r1, #242	; 0xf2
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7ff ff43 	bl	80020e6 <write_register8>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <bmp280_init+0x13a>
			return false;
 8002266:	2300      	movs	r3, #0
 8002268:	e00b      	b.n	8002282 <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 800226a:	7bbb      	ldrb	r3, [r7, #14]
 800226c:	461a      	mov	r2, r3
 800226e:	21f4      	movs	r1, #244	; 0xf4
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f7ff ff38 	bl	80020e6 <write_register8>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <bmp280_init+0x150>
		return false;
 800227c:	2300      	movs	r3, #0
 800227e:	e000      	b.n	8002282 <bmp280_init+0x152>
	}

	return true;
 8002280:	2301      	movs	r3, #1
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 800228a:	b480      	push	{r7}
 800228c:	b087      	sub	sp, #28
 800228e:	af00      	add	r7, sp, #0
 8002290:	60f8      	str	r0, [r7, #12]
 8002292:	60b9      	str	r1, [r7, #8]
 8002294:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	10da      	asrs	r2, r3, #3
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	881b      	ldrh	r3, [r3, #0]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80022a8:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80022ac:	12db      	asrs	r3, r3, #11
 80022ae:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	111b      	asrs	r3, r3, #4
 80022b4:	68fa      	ldr	r2, [r7, #12]
 80022b6:	8812      	ldrh	r2, [r2, #0]
 80022b8:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	1112      	asrs	r2, r2, #4
 80022be:	68f9      	ldr	r1, [r7, #12]
 80022c0:	8809      	ldrh	r1, [r1, #0]
 80022c2:	1a52      	subs	r2, r2, r1
 80022c4:	fb02 f303 	mul.w	r3, r2, r3
 80022c8:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80022d0:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80022d4:	139b      	asrs	r3, r3, #14
 80022d6:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	441a      	add	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	4613      	mov	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4413      	add	r3, r2
 80022ec:	3380      	adds	r3, #128	; 0x80
 80022ee:	121b      	asrs	r3, r3, #8
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	371c      	adds	r7, #28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bc80      	pop	{r7}
 80022f8:	4770      	bx	lr

080022fa <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 80022fa:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 80022fe:	b08a      	sub	sp, #40	; 0x28
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4619      	mov	r1, r3
 800230c:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8002310:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 8002314:	f142 34ff 	adc.w	r4, r2, #4294967295
 8002318:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 800231c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231e:	6a3a      	ldr	r2, [r7, #32]
 8002320:	fb02 f203 	mul.w	r2, r2, r3
 8002324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002326:	6a39      	ldr	r1, [r7, #32]
 8002328:	fb01 f303 	mul.w	r3, r1, r3
 800232c:	441a      	add	r2, r3
 800232e:	6a39      	ldr	r1, [r7, #32]
 8002330:	6a3b      	ldr	r3, [r7, #32]
 8002332:	fba1 3403 	umull	r3, r4, r1, r3
 8002336:	4422      	add	r2, r4
 8002338:	4614      	mov	r4, r2
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8002340:	b211      	sxth	r1, r2
 8002342:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8002346:	fb01 f504 	mul.w	r5, r1, r4
 800234a:	fb03 f002 	mul.w	r0, r3, r2
 800234e:	4428      	add	r0, r5
 8002350:	fba3 3401 	umull	r3, r4, r3, r1
 8002354:	1902      	adds	r2, r0, r4
 8002356:	4614      	mov	r4, r2
 8002358:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800235c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002366:	b21b      	sxth	r3, r3
 8002368:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800236c:	6a3a      	ldr	r2, [r7, #32]
 800236e:	fb04 f102 	mul.w	r1, r4, r2
 8002372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002374:	fb03 f202 	mul.w	r2, r3, r2
 8002378:	1888      	adds	r0, r1, r2
 800237a:	6a3a      	ldr	r2, [r7, #32]
 800237c:	fba2 1203 	umull	r1, r2, r2, r3
 8002380:	1883      	adds	r3, r0, r2
 8002382:	461a      	mov	r2, r3
 8002384:	f04f 0500 	mov.w	r5, #0
 8002388:	f04f 0600 	mov.w	r6, #0
 800238c:	0456      	lsls	r6, r2, #17
 800238e:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 8002392:	044d      	lsls	r5, r1, #17
 8002394:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002398:	186b      	adds	r3, r5, r1
 800239a:	eb46 0402 	adc.w	r4, r6, r2
 800239e:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80023a8:	b219      	sxth	r1, r3
 80023aa:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80023ae:	f04f 0500 	mov.w	r5, #0
 80023b2:	f04f 0600 	mov.w	r6, #0
 80023b6:	00ce      	lsls	r6, r1, #3
 80023b8:	2500      	movs	r5, #0
 80023ba:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80023be:	186b      	adds	r3, r5, r1
 80023c0:	eb46 0402 	adc.w	r4, r6, r2
 80023c4:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 80023c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ca:	6a3a      	ldr	r2, [r7, #32]
 80023cc:	fb02 f203 	mul.w	r2, r2, r3
 80023d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d2:	6a39      	ldr	r1, [r7, #32]
 80023d4:	fb01 f303 	mul.w	r3, r1, r3
 80023d8:	441a      	add	r2, r3
 80023da:	6a39      	ldr	r1, [r7, #32]
 80023dc:	6a3b      	ldr	r3, [r7, #32]
 80023de:	fba1 3403 	umull	r3, r4, r1, r3
 80023e2:	4422      	add	r2, r4
 80023e4:	4614      	mov	r4, r2
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80023ec:	b211      	sxth	r1, r2
 80023ee:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80023f2:	fb01 f504 	mul.w	r5, r1, r4
 80023f6:	fb03 f002 	mul.w	r0, r3, r2
 80023fa:	4428      	add	r0, r5
 80023fc:	fba3 3401 	umull	r3, r4, r3, r1
 8002400:	1902      	adds	r2, r0, r4
 8002402:	4614      	mov	r4, r2
 8002404:	f04f 0100 	mov.w	r1, #0
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	0a19      	lsrs	r1, r3, #8
 800240e:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8002412:	1222      	asrs	r2, r4, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800241a:	b21b      	sxth	r3, r3
 800241c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002420:	6a38      	ldr	r0, [r7, #32]
 8002422:	fb04 f500 	mul.w	r5, r4, r0
 8002426:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002428:	fb03 f000 	mul.w	r0, r3, r0
 800242c:	4428      	add	r0, r5
 800242e:	6a3d      	ldr	r5, [r7, #32]
 8002430:	fba5 5603 	umull	r5, r6, r5, r3
 8002434:	1983      	adds	r3, r0, r6
 8002436:	461e      	mov	r6, r3
 8002438:	f04f 0b00 	mov.w	fp, #0
 800243c:	f04f 0c00 	mov.w	ip, #0
 8002440:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 8002444:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 8002448:	ea4f 3b05 	mov.w	fp, r5, lsl #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 800244c:	eb1b 0301 	adds.w	r3, fp, r1
 8002450:	eb4c 0402 	adc.w	r4, ip, r2
 8002454:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8002458:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800245c:	1c19      	adds	r1, r3, #0
 800245e:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	88db      	ldrh	r3, [r3, #6]
 8002466:	b29b      	uxth	r3, r3
 8002468:	f04f 0400 	mov.w	r4, #0
 800246c:	fb03 f502 	mul.w	r5, r3, r2
 8002470:	fb01 f004 	mul.w	r0, r1, r4
 8002474:	4428      	add	r0, r5
 8002476:	fba1 3403 	umull	r3, r4, r1, r3
 800247a:	1902      	adds	r2, r0, r4
 800247c:	4614      	mov	r4, r2
 800247e:	f04f 0100 	mov.w	r1, #0
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	1061      	asrs	r1, r4, #1
 8002488:	17e2      	asrs	r2, r4, #31
 800248a:	e9c7 1208 	strd	r1, r2, [r7, #32]

	if (var1 == 0) {
 800248e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002492:	4323      	orrs	r3, r4
 8002494:	d101      	bne.n	800249a <compensate_pressure+0x1a0>
		return 0;  // avoid exception caused by division by zero
 8002496:	2300      	movs	r3, #0
 8002498:	e0d4      	b.n	8002644 <compensate_pressure+0x34a>
	}

	p = 1048576 - adc_press;
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80024a0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80024a4:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = (((p << 31) - var2) * 3125) / var1;
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	ea4f 0963 	mov.w	r9, r3, asr #1
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 80024b4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80024b8:	4645      	mov	r5, r8
 80024ba:	464e      	mov	r6, r9
 80024bc:	1aed      	subs	r5, r5, r3
 80024be:	eb66 0604 	sbc.w	r6, r6, r4
 80024c2:	46a8      	mov	r8, r5
 80024c4:	46b1      	mov	r9, r6
 80024c6:	eb18 0308 	adds.w	r3, r8, r8
 80024ca:	eb49 0409 	adc.w	r4, r9, r9
 80024ce:	4698      	mov	r8, r3
 80024d0:	46a1      	mov	r9, r4
 80024d2:	eb18 0805 	adds.w	r8, r8, r5
 80024d6:	eb49 0906 	adc.w	r9, r9, r6
 80024da:	f04f 0100 	mov.w	r1, #0
 80024de:	f04f 0200 	mov.w	r2, #0
 80024e2:	ea4f 1289 	mov.w	r2, r9, lsl #6
 80024e6:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 80024ea:	ea4f 1188 	mov.w	r1, r8, lsl #6
 80024ee:	eb18 0801 	adds.w	r8, r8, r1
 80024f2:	eb49 0902 	adc.w	r9, r9, r2
 80024f6:	f04f 0100 	mov.w	r1, #0
 80024fa:	f04f 0200 	mov.w	r2, #0
 80024fe:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8002502:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 8002506:	ea4f 0188 	mov.w	r1, r8, lsl #2
 800250a:	4688      	mov	r8, r1
 800250c:	4691      	mov	r9, r2
 800250e:	eb18 0805 	adds.w	r8, r8, r5
 8002512:	eb49 0906 	adc.w	r9, r9, r6
 8002516:	f04f 0100 	mov.w	r1, #0
 800251a:	f04f 0200 	mov.w	r2, #0
 800251e:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8002522:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 8002526:	ea4f 0188 	mov.w	r1, r8, lsl #2
 800252a:	4688      	mov	r8, r1
 800252c:	4691      	mov	r9, r2
 800252e:	eb18 0005 	adds.w	r0, r8, r5
 8002532:	eb49 0106 	adc.w	r1, r9, r6
 8002536:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800253a:	f7fe fd03 	bl	8000f44 <__aeabi_ldivmod>
 800253e:	4603      	mov	r3, r0
 8002540:	460c      	mov	r4, r1
 8002542:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800254c:	b219      	sxth	r1, r3
 800254e:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8002552:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 8002556:	f04f 0300 	mov.w	r3, #0
 800255a:	f04f 0400 	mov.w	r4, #0
 800255e:	0b6b      	lsrs	r3, r5, #13
 8002560:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8002564:	1374      	asrs	r4, r6, #13
 8002566:	fb03 f502 	mul.w	r5, r3, r2
 800256a:	fb01 f004 	mul.w	r0, r1, r4
 800256e:	4428      	add	r0, r5
 8002570:	fba1 1203 	umull	r1, r2, r1, r3
 8002574:	1883      	adds	r3, r0, r2
 8002576:	461a      	mov	r2, r3
 8002578:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 800257c:	f04f 0300 	mov.w	r3, #0
 8002580:	f04f 0400 	mov.w	r4, #0
 8002584:	0b6b      	lsrs	r3, r5, #13
 8002586:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 800258a:	1374      	asrs	r4, r6, #13
 800258c:	fb03 f502 	mul.w	r5, r3, r2
 8002590:	fb01 f004 	mul.w	r0, r1, r4
 8002594:	4428      	add	r0, r5
 8002596:	fba1 1203 	umull	r1, r2, r1, r3
 800259a:	1883      	adds	r3, r0, r2
 800259c:	461a      	mov	r2, r3
 800259e:	f04f 0300 	mov.w	r3, #0
 80025a2:	f04f 0400 	mov.w	r4, #0
 80025a6:	0e4b      	lsrs	r3, r1, #25
 80025a8:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 80025ac:	1654      	asrs	r4, r2, #25
 80025ae:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80025b8:	b21b      	sxth	r3, r3
 80025ba:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	fb04 f102 	mul.w	r1, r4, r2
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	fb03 f202 	mul.w	r2, r3, r2
 80025ca:	1888      	adds	r0, r1, r2
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	fba2 1203 	umull	r1, r2, r2, r3
 80025d2:	1883      	adds	r3, r0, r2
 80025d4:	461a      	mov	r2, r3
 80025d6:	f04f 0300 	mov.w	r3, #0
 80025da:	f04f 0400 	mov.w	r4, #0
 80025de:	0ccb      	lsrs	r3, r1, #19
 80025e0:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80025e4:	14d4      	asrs	r4, r2, #19
 80025e6:	e9c7 3406 	strd	r3, r4, [r7, #24]

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 80025ea:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80025ee:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80025f2:	eb11 0803 	adds.w	r8, r1, r3
 80025f6:	eb42 0904 	adc.w	r9, r2, r4
 80025fa:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80025fe:	eb13 0508 	adds.w	r5, r3, r8
 8002602:	eb44 0609 	adc.w	r6, r4, r9
 8002606:	f04f 0100 	mov.w	r1, #0
 800260a:	f04f 0200 	mov.w	r2, #0
 800260e:	0a29      	lsrs	r1, r5, #8
 8002610:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 8002614:	1232      	asrs	r2, r6, #8
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800261c:	b21d      	sxth	r5, r3
 800261e:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8002622:	f04f 0800 	mov.w	r8, #0
 8002626:	f04f 0900 	mov.w	r9, #0
 800262a:	ea4f 1906 	mov.w	r9, r6, lsl #4
 800262e:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 8002632:	ea4f 1805 	mov.w	r8, r5, lsl #4
 8002636:	eb18 0301 	adds.w	r3, r8, r1
 800263a:	eb49 0402 	adc.w	r4, r9, r2
 800263e:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return p;
 8002642:	693b      	ldr	r3, [r7, #16]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3728      	adds	r7, #40	; 0x28
 8002648:	46bd      	mov	sp, r7
 800264a:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}

0800264e <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 800264e:	b480      	push	{r7}
 8002650:	b087      	sub	sp, #28
 8002652:	af00      	add	r7, sp, #0
 8002654:	60f8      	str	r0, [r7, #12]
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8002660:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	039a      	lsls	r2, r3, #14
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800266c:	051b      	lsls	r3, r3, #20
 800266e:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002676:	4619      	mov	r1, r3
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	fb03 f301 	mul.w	r3, r3, r1
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002684:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 800268c:	4611      	mov	r1, r2
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	fb02 f201 	mul.w	r2, r2, r1
 8002694:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8002696:	68f9      	ldr	r1, [r7, #12]
 8002698:	7f09      	ldrb	r1, [r1, #28]
 800269a:	4608      	mov	r0, r1
 800269c:	6979      	ldr	r1, [r7, #20]
 800269e:	fb01 f100 	mul.w	r1, r1, r0
 80026a2:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 80026a4:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 80026a8:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 80026ac:	1292      	asrs	r2, r2, #10
 80026ae:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 80026b2:	68f9      	ldr	r1, [r7, #12]
 80026b4:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 80026b8:	fb01 f202 	mul.w	r2, r1, r2
 80026bc:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80026c0:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 80026c2:	fb02 f303 	mul.w	r3, r2, r3
 80026c6:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	13db      	asrs	r3, r3, #15
 80026cc:	697a      	ldr	r2, [r7, #20]
 80026ce:	13d2      	asrs	r2, r2, #15
 80026d0:	fb02 f303 	mul.w	r3, r2, r3
 80026d4:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	7e12      	ldrb	r2, [r2, #24]
 80026da:	fb02 f303 	mul.w	r3, r2, r3
 80026de:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80026ec:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80026f4:	bfa8      	it	ge
 80026f6:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80026fa:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	131b      	asrs	r3, r3, #12
}
 8002700:	4618      	mov	r0, r3
 8002702:	371c      	adds	r7, #28
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr

0800270a <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 800270a:	b580      	push	{r7, lr}
 800270c:	b08c      	sub	sp, #48	; 0x30
 800270e:	af00      	add	r7, sp, #0
 8002710:	60f8      	str	r0, [r7, #12]
 8002712:	60b9      	str	r1, [r7, #8]
 8002714:	607a      	str	r2, [r7, #4]
 8002716:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800271e:	2b60      	cmp	r3, #96	; 0x60
 8002720:	d007      	beq.n	8002732 <bmp280_read_fixed+0x28>
		if (humidity)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d002      	beq.n	800272e <bmp280_read_fixed+0x24>
			*humidity = 0;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 800272e:	2300      	movs	r3, #0
 8002730:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <bmp280_read_fixed+0x32>
 8002738:	2308      	movs	r3, #8
 800273a:	e000      	b.n	800273e <bmp280_read_fixed+0x34>
 800273c:	2306      	movs	r3, #6
 800273e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8002740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002742:	b2db      	uxtb	r3, r3
 8002744:	f107 0218 	add.w	r2, r7, #24
 8002748:	21f7      	movs	r1, #247	; 0xf7
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	f7ff fbc0 	bl	8001ed0 <read_data>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <bmp280_read_fixed+0x50>
		return false;
 8002756:	2300      	movs	r3, #0
 8002758:	e038      	b.n	80027cc <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800275a:	7e3b      	ldrb	r3, [r7, #24]
 800275c:	031a      	lsls	r2, r3, #12
 800275e:	7e7b      	ldrb	r3, [r7, #25]
 8002760:	011b      	lsls	r3, r3, #4
 8002762:	4313      	orrs	r3, r2
 8002764:	7eba      	ldrb	r2, [r7, #26]
 8002766:	0912      	lsrs	r2, r2, #4
 8002768:	b2d2      	uxtb	r2, r2
 800276a:	4313      	orrs	r3, r2
 800276c:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 800276e:	7efb      	ldrb	r3, [r7, #27]
 8002770:	031a      	lsls	r2, r3, #12
 8002772:	7f3b      	ldrb	r3, [r7, #28]
 8002774:	011b      	lsls	r3, r3, #4
 8002776:	4313      	orrs	r3, r2
 8002778:	7f7a      	ldrb	r2, [r7, #29]
 800277a:	0912      	lsrs	r2, r2, #4
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	4313      	orrs	r3, r2
 8002780:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8002782:	f107 0314 	add.w	r3, r7, #20
 8002786:	461a      	mov	r2, r3
 8002788:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f7ff fd7d 	bl	800228a <compensate_temperature>
 8002790:	4602      	mov	r2, r0
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	461a      	mov	r2, r3
 800279a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f7ff fdac 	bl	80022fa <compensate_pressure>
 80027a2:	4602      	mov	r2, r0
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	601a      	str	r2, [r3, #0]

	if (humidity) {
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00d      	beq.n	80027ca <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 80027ae:	7fbb      	ldrb	r3, [r7, #30]
 80027b0:	021b      	lsls	r3, r3, #8
 80027b2:	7ffa      	ldrb	r2, [r7, #31]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	461a      	mov	r2, r3
 80027bc:	6a39      	ldr	r1, [r7, #32]
 80027be:	68f8      	ldr	r0, [r7, #12]
 80027c0:	f7ff ff45 	bl	800264e <compensate_humidity>
 80027c4:	4602      	mov	r2, r0
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	601a      	str	r2, [r3, #0]
	}

	return true;
 80027ca:	2301      	movs	r3, #1
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3730      	adds	r7, #48	; 0x30
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
 80027e0:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d002      	beq.n	80027ee <bmp280_read_float+0x1a>
 80027e8:	f107 0314 	add.w	r3, r7, #20
 80027ec:	e000      	b.n	80027f0 <bmp280_read_float+0x1c>
 80027ee:	2300      	movs	r3, #0
 80027f0:	f107 0218 	add.w	r2, r7, #24
 80027f4:	f107 011c 	add.w	r1, r7, #28
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f7ff ff86 	bl	800270a <bmp280_read_fixed>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d02d      	beq.n	8002860 <bmp280_read_float+0x8c>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe f9f8 	bl	8000bfc <__aeabi_i2f>
 800280c:	4603      	mov	r3, r0
 800280e:	4917      	ldr	r1, [pc, #92]	; (800286c <bmp280_read_float+0x98>)
 8002810:	4618      	mov	r0, r3
 8002812:	f7fe fafb 	bl	8000e0c <__aeabi_fdiv>
 8002816:	4603      	mov	r3, r0
 8002818:	461a      	mov	r2, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	601a      	str	r2, [r3, #0]
		*pressure = (float) fixed_pressure / 256;
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	4618      	mov	r0, r3
 8002822:	f7fe f9e7 	bl	8000bf4 <__aeabi_ui2f>
 8002826:	4603      	mov	r3, r0
 8002828:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800282c:	4618      	mov	r0, r3
 800282e:	f7fe faed 	bl	8000e0c <__aeabi_fdiv>
 8002832:	4603      	mov	r3, r0
 8002834:	461a      	mov	r2, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	601a      	str	r2, [r3, #0]
		if (humidity)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00d      	beq.n	800285c <bmp280_read_float+0x88>
			*humidity = (float) fixed_humidity / 1024;
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	4618      	mov	r0, r3
 8002844:	f7fe f9d6 	bl	8000bf4 <__aeabi_ui2f>
 8002848:	4603      	mov	r3, r0
 800284a:	f04f 4189 	mov.w	r1, #1149239296	; 0x44800000
 800284e:	4618      	mov	r0, r3
 8002850:	f7fe fadc 	bl	8000e0c <__aeabi_fdiv>
 8002854:	4603      	mov	r3, r0
 8002856:	461a      	mov	r2, r3
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	601a      	str	r2, [r3, #0]
		return true;
 800285c:	2301      	movs	r3, #1
 800285e:	e000      	b.n	8002862 <bmp280_read_float+0x8e>
	}

	return false;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3720      	adds	r7, #32
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	42c80000 	.word	0x42c80000

08002870 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b088      	sub	sp, #32
 8002874:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002876:	f107 0310 	add.w	r3, r7, #16
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002884:	4b2d      	ldr	r3, [pc, #180]	; (800293c <MX_GPIO_Init+0xcc>)
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	4a2c      	ldr	r2, [pc, #176]	; (800293c <MX_GPIO_Init+0xcc>)
 800288a:	f043 0310 	orr.w	r3, r3, #16
 800288e:	6193      	str	r3, [r2, #24]
 8002890:	4b2a      	ldr	r3, [pc, #168]	; (800293c <MX_GPIO_Init+0xcc>)
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	f003 0310 	and.w	r3, r3, #16
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800289c:	4b27      	ldr	r3, [pc, #156]	; (800293c <MX_GPIO_Init+0xcc>)
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	4a26      	ldr	r2, [pc, #152]	; (800293c <MX_GPIO_Init+0xcc>)
 80028a2:	f043 0320 	orr.w	r3, r3, #32
 80028a6:	6193      	str	r3, [r2, #24]
 80028a8:	4b24      	ldr	r3, [pc, #144]	; (800293c <MX_GPIO_Init+0xcc>)
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	f003 0320 	and.w	r3, r3, #32
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b4:	4b21      	ldr	r3, [pc, #132]	; (800293c <MX_GPIO_Init+0xcc>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a20      	ldr	r2, [pc, #128]	; (800293c <MX_GPIO_Init+0xcc>)
 80028ba:	f043 0304 	orr.w	r3, r3, #4
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b1e      	ldr	r3, [pc, #120]	; (800293c <MX_GPIO_Init+0xcc>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	607b      	str	r3, [r7, #4]
 80028ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028cc:	4b1b      	ldr	r3, [pc, #108]	; (800293c <MX_GPIO_Init+0xcc>)
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	4a1a      	ldr	r2, [pc, #104]	; (800293c <MX_GPIO_Init+0xcc>)
 80028d2:	f043 0308 	orr.w	r3, r3, #8
 80028d6:	6193      	str	r3, [r2, #24]
 80028d8:	4b18      	ldr	r3, [pc, #96]	; (800293c <MX_GPIO_Init+0xcc>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	f003 0308 	and.w	r3, r3, #8
 80028e0:	603b      	str	r3, [r7, #0]
 80028e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80028e4:	2200      	movs	r2, #0
 80028e6:	2120      	movs	r1, #32
 80028e8:	4815      	ldr	r0, [pc, #84]	; (8002940 <MX_GPIO_Init+0xd0>)
 80028ea:	f001 f939 	bl	8003b60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 80028ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028f4:	4b13      	ldr	r3, [pc, #76]	; (8002944 <MX_GPIO_Init+0xd4>)
 80028f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80028fc:	f107 0310 	add.w	r3, r7, #16
 8002900:	4619      	mov	r1, r3
 8002902:	4811      	ldr	r0, [pc, #68]	; (8002948 <MX_GPIO_Init+0xd8>)
 8002904:	f000 ffd2 	bl	80038ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002908:	2320      	movs	r3, #32
 800290a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800290c:	2301      	movs	r3, #1
 800290e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002910:	2300      	movs	r3, #0
 8002912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002914:	2302      	movs	r3, #2
 8002916:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002918:	f107 0310 	add.w	r3, r7, #16
 800291c:	4619      	mov	r1, r3
 800291e:	4808      	ldr	r0, [pc, #32]	; (8002940 <MX_GPIO_Init+0xd0>)
 8002920:	f000 ffc4 	bl	80038ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002924:	2200      	movs	r2, #0
 8002926:	2100      	movs	r1, #0
 8002928:	2028      	movs	r0, #40	; 0x28
 800292a:	f000 ff12 	bl	8003752 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800292e:	2028      	movs	r0, #40	; 0x28
 8002930:	f000 ff2b 	bl	800378a <HAL_NVIC_EnableIRQ>

}
 8002934:	bf00      	nop
 8002936:	3720      	adds	r7, #32
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40021000 	.word	0x40021000
 8002940:	40010800 	.word	0x40010800
 8002944:	10210000 	.word	0x10210000
 8002948:	40011000 	.word	0x40011000

0800294c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002950:	4b12      	ldr	r3, [pc, #72]	; (800299c <MX_I2C1_Init+0x50>)
 8002952:	4a13      	ldr	r2, [pc, #76]	; (80029a0 <MX_I2C1_Init+0x54>)
 8002954:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002956:	4b11      	ldr	r3, [pc, #68]	; (800299c <MX_I2C1_Init+0x50>)
 8002958:	4a12      	ldr	r2, [pc, #72]	; (80029a4 <MX_I2C1_Init+0x58>)
 800295a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800295c:	4b0f      	ldr	r3, [pc, #60]	; (800299c <MX_I2C1_Init+0x50>)
 800295e:	2200      	movs	r2, #0
 8002960:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002962:	4b0e      	ldr	r3, [pc, #56]	; (800299c <MX_I2C1_Init+0x50>)
 8002964:	2200      	movs	r2, #0
 8002966:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002968:	4b0c      	ldr	r3, [pc, #48]	; (800299c <MX_I2C1_Init+0x50>)
 800296a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800296e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002970:	4b0a      	ldr	r3, [pc, #40]	; (800299c <MX_I2C1_Init+0x50>)
 8002972:	2200      	movs	r2, #0
 8002974:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002976:	4b09      	ldr	r3, [pc, #36]	; (800299c <MX_I2C1_Init+0x50>)
 8002978:	2200      	movs	r2, #0
 800297a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800297c:	4b07      	ldr	r3, [pc, #28]	; (800299c <MX_I2C1_Init+0x50>)
 800297e:	2200      	movs	r2, #0
 8002980:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002982:	4b06      	ldr	r3, [pc, #24]	; (800299c <MX_I2C1_Init+0x50>)
 8002984:	2200      	movs	r2, #0
 8002986:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002988:	4804      	ldr	r0, [pc, #16]	; (800299c <MX_I2C1_Init+0x50>)
 800298a:	f001 f933 	bl	8003bf4 <HAL_I2C_Init>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002994:	f000 fb44 	bl	8003020 <Error_Handler>
  }

}
 8002998:	bf00      	nop
 800299a:	bd80      	pop	{r7, pc}
 800299c:	20000a9c 	.word	0x20000a9c
 80029a0:	40005400 	.word	0x40005400
 80029a4:	000186a0 	.word	0x000186a0

080029a8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80029ac:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029ae:	4a13      	ldr	r2, [pc, #76]	; (80029fc <MX_I2C2_Init+0x54>)
 80029b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80029b2:	4b11      	ldr	r3, [pc, #68]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029b4:	4a12      	ldr	r2, [pc, #72]	; (8002a00 <MX_I2C2_Init+0x58>)
 80029b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029b8:	4b0f      	ldr	r3, [pc, #60]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80029be:	4b0e      	ldr	r3, [pc, #56]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029c4:	4b0c      	ldr	r3, [pc, #48]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029ca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029cc:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80029d2:	4b09      	ldr	r3, [pc, #36]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029d8:	4b07      	ldr	r3, [pc, #28]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029da:	2200      	movs	r2, #0
 80029dc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029de:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80029e4:	4804      	ldr	r0, [pc, #16]	; (80029f8 <MX_I2C2_Init+0x50>)
 80029e6:	f001 f905 	bl	8003bf4 <HAL_I2C_Init>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80029f0:	f000 fb16 	bl	8003020 <Error_Handler>
  }

}
 80029f4:	bf00      	nop
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	20000af0 	.word	0x20000af0
 80029fc:	40005800 	.word	0x40005800
 8002a00:	000186a0 	.word	0x000186a0

08002a04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08c      	sub	sp, #48	; 0x30
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a0c:	f107 031c 	add.w	r3, r7, #28
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	605a      	str	r2, [r3, #4]
 8002a16:	609a      	str	r2, [r3, #8]
 8002a18:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a32      	ldr	r2, [pc, #200]	; (8002ae8 <HAL_I2C_MspInit+0xe4>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d133      	bne.n	8002a8c <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a24:	4b31      	ldr	r3, [pc, #196]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	4a30      	ldr	r2, [pc, #192]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002a2a:	f043 0308 	orr.w	r3, r3, #8
 8002a2e:	6193      	str	r3, [r2, #24]
 8002a30:	4b2e      	ldr	r3, [pc, #184]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	f003 0308 	and.w	r3, r3, #8
 8002a38:	61bb      	str	r3, [r7, #24]
 8002a3a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a3c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a42:	2312      	movs	r3, #18
 8002a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a46:	2303      	movs	r3, #3
 8002a48:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a4a:	f107 031c 	add.w	r3, r7, #28
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4827      	ldr	r0, [pc, #156]	; (8002af0 <HAL_I2C_MspInit+0xec>)
 8002a52:	f000 ff2b 	bl	80038ac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002a56:	4b27      	ldr	r3, [pc, #156]	; (8002af4 <HAL_I2C_MspInit+0xf0>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a5e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002a62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a66:	f043 0302 	orr.w	r3, r3, #2
 8002a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a6c:	4a21      	ldr	r2, [pc, #132]	; (8002af4 <HAL_I2C_MspInit+0xf0>)
 8002a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a70:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a72:	4b1e      	ldr	r3, [pc, #120]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	4a1d      	ldr	r2, [pc, #116]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002a78:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a7c:	61d3      	str	r3, [r2, #28]
 8002a7e:	4b1b      	ldr	r3, [pc, #108]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a86:	617b      	str	r3, [r7, #20]
 8002a88:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8002a8a:	e029      	b.n	8002ae0 <HAL_I2C_MspInit+0xdc>
  else if(i2cHandle->Instance==I2C2)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a19      	ldr	r2, [pc, #100]	; (8002af8 <HAL_I2C_MspInit+0xf4>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d124      	bne.n	8002ae0 <HAL_I2C_MspInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a96:	4b15      	ldr	r3, [pc, #84]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	4a14      	ldr	r2, [pc, #80]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002a9c:	f043 0308 	orr.w	r3, r3, #8
 8002aa0:	6193      	str	r3, [r2, #24]
 8002aa2:	4b12      	ldr	r3, [pc, #72]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	f003 0308 	and.w	r3, r3, #8
 8002aaa:	613b      	str	r3, [r7, #16]
 8002aac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002aae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ab4:	2312      	movs	r3, #18
 8002ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002abc:	f107 031c 	add.w	r3, r7, #28
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	480b      	ldr	r0, [pc, #44]	; (8002af0 <HAL_I2C_MspInit+0xec>)
 8002ac4:	f000 fef2 	bl	80038ac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002ac8:	4b08      	ldr	r3, [pc, #32]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002aca:	69db      	ldr	r3, [r3, #28]
 8002acc:	4a07      	ldr	r2, [pc, #28]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002ace:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ad2:	61d3      	str	r3, [r2, #28]
 8002ad4:	4b05      	ldr	r3, [pc, #20]	; (8002aec <HAL_I2C_MspInit+0xe8>)
 8002ad6:	69db      	ldr	r3, [r3, #28]
 8002ad8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	68fb      	ldr	r3, [r7, #12]
}
 8002ae0:	bf00      	nop
 8002ae2:	3730      	adds	r7, #48	; 0x30
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40005400 	.word	0x40005400
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40010c00 	.word	0x40010c00
 8002af4:	40010000 	.word	0x40010000
 8002af8:	40005800 	.word	0x40005800

08002afc <lcd_init>:
#include "lcd_chars.h"
#include "stm32f1xx_hal.h"
#include "i2c.h"

void lcd_init(struct lcd_disp * lcd)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	73fb      	strb	r3, [r7, #15]
	/* set backlight */
	if(lcd->bl)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <lcd_init+0x1a>
	{
		xpin = BL_PIN;
 8002b12:	2308      	movs	r3, #8
 8002b14:	73fb      	strb	r3, [r7, #15]
	}

	/* init sequence */
	HAL_Delay(40);
 8002b16:	2028      	movs	r0, #40	; 0x28
 8002b18:	f000 fd22 	bl	8003560 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	7bfa      	ldrb	r2, [r7, #15]
 8002b22:	2130      	movs	r1, #48	; 0x30
 8002b24:	4618      	mov	r0, r3
 8002b26:	f000 f82f 	bl	8002b88 <lcd_write>
	HAL_Delay(5);
 8002b2a:	2005      	movs	r0, #5
 8002b2c:	f000 fd18 	bl	8003560 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	7bfa      	ldrb	r2, [r7, #15]
 8002b36:	2130      	movs	r1, #48	; 0x30
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f000 f825 	bl	8002b88 <lcd_write>
	HAL_Delay(1);
 8002b3e:	2001      	movs	r0, #1
 8002b40:	f000 fd0e 	bl	8003560 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	7bfa      	ldrb	r2, [r7, #15]
 8002b4a:	2130      	movs	r1, #48	; 0x30
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f000 f81b 	bl	8002b88 <lcd_write>

	/* set 4-bit mode */
	lcd_write(lcd->addr, INIT_4_BIT_MODE, xpin);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	7bfa      	ldrb	r2, [r7, #15]
 8002b58:	2102      	movs	r1, #2
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f000 f814 	bl	8002b88 <lcd_write>
	HAL_Delay(5);
 8002b60:	2005      	movs	r0, #5
 8002b62:	f000 fcfd 	bl	8003560 <HAL_Delay>

	/* set cursor mode */
	lcd_write(lcd->addr, UNDERLINE_OFF_BLINK_OFF, xpin);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	7bfa      	ldrb	r2, [r7, #15]
 8002b6c:	210c      	movs	r1, #12
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f000 f80a 	bl	8002b88 <lcd_write>
	HAL_Delay(5);
 8002b74:	2005      	movs	r0, #5
 8002b76:	f000 fcf3 	bl	8003560 <HAL_Delay>

	/* clear */
	lcd_clear(lcd);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f8a7 	bl	8002cce <lcd_clear>
}
 8002b80:	bf00      	nop
 8002b82:	3710      	adds	r7, #16
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <lcd_write>:

void lcd_write(uint8_t addr, uint8_t data, uint8_t xpin)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71fb      	strb	r3, [r7, #7]
 8002b92:	460b      	mov	r3, r1
 8002b94:	71bb      	strb	r3, [r7, #6]
 8002b96:	4613      	mov	r3, r2
 8002b98:	717b      	strb	r3, [r7, #5]
	uint8_t tx_data[4];

	/* split data */
	tx_data[0] = (data & 0xF0) | EN_PIN | xpin;
 8002b9a:	79bb      	ldrb	r3, [r7, #6]
 8002b9c:	f023 030f 	bic.w	r3, r3, #15
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	797b      	ldrb	r3, [r7, #5]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	f043 0304 	orr.w	r3, r3, #4
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	733b      	strb	r3, [r7, #12]
	tx_data[1] = (data & 0xF0) | xpin;
 8002bb0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002bb4:	f023 030f 	bic.w	r3, r3, #15
 8002bb8:	b25a      	sxtb	r2, r3
 8002bba:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	b25b      	sxtb	r3, r3
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	737b      	strb	r3, [r7, #13]
	tx_data[2] = (data << 4) | EN_PIN | xpin;
 8002bc6:	79bb      	ldrb	r3, [r7, #6]
 8002bc8:	011b      	lsls	r3, r3, #4
 8002bca:	b2da      	uxtb	r2, r3
 8002bcc:	797b      	ldrb	r3, [r7, #5]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	f043 0304 	orr.w	r3, r3, #4
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	73bb      	strb	r3, [r7, #14]
	tx_data[3] = (data << 4) | xpin;
 8002bda:	79bb      	ldrb	r3, [r7, #6]
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	b25a      	sxtb	r2, r3
 8002be0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	b25b      	sxtb	r3, r3
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	73fb      	strb	r3, [r7, #15]

	/* send data via i2c */
	HAL_I2C_Master_Transmit(&HI2C_DEF, addr, tx_data, 4, 100);
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	b299      	uxth	r1, r3
 8002bf0:	f107 020c 	add.w	r2, r7, #12
 8002bf4:	2364      	movs	r3, #100	; 0x64
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	2304      	movs	r3, #4
 8002bfa:	4803      	ldr	r0, [pc, #12]	; (8002c08 <lcd_write+0x80>)
 8002bfc:	f001 f932 	bl	8003e64 <HAL_I2C_Master_Transmit>
}
 8002c00:	bf00      	nop
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	20000af0 	.word	0x20000af0

08002c0c <lcd_display>:

void lcd_display(struct lcd_disp * lcd)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0, i = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	73fb      	strb	r3, [r7, #15]
 8002c18:	2300      	movs	r3, #0
 8002c1a:	73bb      	strb	r3, [r7, #14]
	char ch;

	/* set backlight */
	if(lcd->bl)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <lcd_display+0x1e>
	{
		xpin = BL_PIN;
 8002c26:	2308      	movs	r3, #8
 8002c28:	73fb      	strb	r3, [r7, #15]
	}

	lcd_clear(lcd);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f000 f84f 	bl	8002cce <lcd_clear>

	/* send first line data */
	lcd_write(lcd->addr, FIRST_CHAR_LINE_1, xpin);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	7bfa      	ldrb	r2, [r7, #15]
 8002c36:	2180      	movs	r1, #128	; 0x80
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7ff ffa5 	bl	8002b88 <lcd_write>
	while(ch = lcd->f_line[i])
 8002c3e:	e015      	b.n	8002c6c <lcd_display+0x60>
	{
		if (ch < 9)
 8002c40:	7b7b      	ldrb	r3, [r7, #13]
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d802      	bhi.n	8002c4c <lcd_display+0x40>
		{
			ch--;
 8002c46:	7b7b      	ldrb	r3, [r7, #13]
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	737b      	strb	r3, [r7, #13]
		}
		lcd_write(lcd->addr, lcd->f_line[i], (xpin | RS_PIN));
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	7818      	ldrb	r0, [r3, #0]
 8002c50:	7bbb      	ldrb	r3, [r7, #14]
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	4413      	add	r3, r2
 8002c56:	7859      	ldrb	r1, [r3, #1]
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
 8002c5a:	f043 0301 	orr.w	r3, r3, #1
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	461a      	mov	r2, r3
 8002c62:	f7ff ff91 	bl	8002b88 <lcd_write>
		i++;
 8002c66:	7bbb      	ldrb	r3, [r7, #14]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	73bb      	strb	r3, [r7, #14]
	while(ch = lcd->f_line[i])
 8002c6c:	7bbb      	ldrb	r3, [r7, #14]
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	4413      	add	r3, r2
 8002c72:	785b      	ldrb	r3, [r3, #1]
 8002c74:	737b      	strb	r3, [r7, #13]
 8002c76:	7b7b      	ldrb	r3, [r7, #13]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d1e1      	bne.n	8002c40 <lcd_display+0x34>
	}

	/* send second line data */
	i = 0;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	73bb      	strb	r3, [r7, #14]
	lcd_write(lcd->addr, FIRST_CHAR_LINE_2, xpin);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	7bfa      	ldrb	r2, [r7, #15]
 8002c86:	21c0      	movs	r1, #192	; 0xc0
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff7d 	bl	8002b88 <lcd_write>
	while(ch = lcd->s_line[i])
 8002c8e:	e012      	b.n	8002cb6 <lcd_display+0xaa>
	{
		if (ch < 9)
 8002c90:	7b7b      	ldrb	r3, [r7, #13]
 8002c92:	2b08      	cmp	r3, #8
 8002c94:	d802      	bhi.n	8002c9c <lcd_display+0x90>
		{
			ch--;
 8002c96:	7b7b      	ldrb	r3, [r7, #13]
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	737b      	strb	r3, [r7, #13]
		}
		lcd_write(lcd->addr, ch, (xpin | RS_PIN));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	7818      	ldrb	r0, [r3, #0]
 8002ca0:	7bfb      	ldrb	r3, [r7, #15]
 8002ca2:	f043 0301 	orr.w	r3, r3, #1
 8002ca6:	b2da      	uxtb	r2, r3
 8002ca8:	7b7b      	ldrb	r3, [r7, #13]
 8002caa:	4619      	mov	r1, r3
 8002cac:	f7ff ff6c 	bl	8002b88 <lcd_write>
		i++;
 8002cb0:	7bbb      	ldrb	r3, [r7, #14]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	73bb      	strb	r3, [r7, #14]
	while(ch = lcd->s_line[i])
 8002cb6:	7bbb      	ldrb	r3, [r7, #14]
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	4413      	add	r3, r2
 8002cbc:	7c9b      	ldrb	r3, [r3, #18]
 8002cbe:	737b      	strb	r3, [r7, #13]
 8002cc0:	7b7b      	ldrb	r3, [r7, #13]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1e4      	bne.n	8002c90 <lcd_display+0x84>
	}
}
 8002cc6:	bf00      	nop
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <lcd_clear>:

void lcd_clear(struct lcd_disp * lcd)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b084      	sub	sp, #16
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	73fb      	strb	r3, [r7, #15]

	/* set backlight */
	if(lcd->bl)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <lcd_clear+0x1a>
	{
		xpin = BL_PIN;
 8002ce4:	2308      	movs	r3, #8
 8002ce6:	73fb      	strb	r3, [r7, #15]
	}

	/* clear display */
	lcd_write(lcd->addr, CLEAR_LCD, xpin);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	7bfa      	ldrb	r2, [r7, #15]
 8002cee:	2101      	movs	r1, #1
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff ff49 	bl	8002b88 <lcd_write>
//	HAL_Delay(2);
}
 8002cf6:	bf00      	nop
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
	...

08002d00 <lcd_prog>:


void lcd_prog(struct lcd_disp * lcd)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0, i, j;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	73fb      	strb	r3, [r7, #15]

	/* set backlight */
	if(lcd->bl)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <lcd_prog+0x1a>
	{
		xpin = BL_PIN;
 8002d16:	2308      	movs	r3, #8
 8002d18:	73fb      	strb	r3, [r7, #15]
	}

	/* send 8 custom chars */
	lcd_write(lcd->addr, (CG_FIRST_CHAR), xpin);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	7bfa      	ldrb	r2, [r7, #15]
 8002d20:	2140      	movs	r1, #64	; 0x40
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff ff30 	bl	8002b88 <lcd_write>
	for(i = 0; i <= 7; i++)
 8002d28:	2300      	movs	r3, #0
 8002d2a:	73bb      	strb	r3, [r7, #14]
 8002d2c:	e01b      	b.n	8002d66 <lcd_prog+0x66>
	{
		for(j = 0; j <= 7; j ++)
 8002d2e:	2300      	movs	r3, #0
 8002d30:	737b      	strb	r3, [r7, #13]
 8002d32:	e012      	b.n	8002d5a <lcd_prog+0x5a>
		{
			lcd_write(lcd->addr, (user_chars[i][j]), (xpin | RS_PIN));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	7818      	ldrb	r0, [r3, #0]
 8002d38:	7bba      	ldrb	r2, [r7, #14]
 8002d3a:	7b7b      	ldrb	r3, [r7, #13]
 8002d3c:	490d      	ldr	r1, [pc, #52]	; (8002d74 <lcd_prog+0x74>)
 8002d3e:	00d2      	lsls	r2, r2, #3
 8002d40:	440a      	add	r2, r1
 8002d42:	4413      	add	r3, r2
 8002d44:	7819      	ldrb	r1, [r3, #0]
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	f043 0301 	orr.w	r3, r3, #1
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	461a      	mov	r2, r3
 8002d50:	f7ff ff1a 	bl	8002b88 <lcd_write>
		for(j = 0; j <= 7; j ++)
 8002d54:	7b7b      	ldrb	r3, [r7, #13]
 8002d56:	3301      	adds	r3, #1
 8002d58:	737b      	strb	r3, [r7, #13]
 8002d5a:	7b7b      	ldrb	r3, [r7, #13]
 8002d5c:	2b07      	cmp	r3, #7
 8002d5e:	d9e9      	bls.n	8002d34 <lcd_prog+0x34>
	for(i = 0; i <= 7; i++)
 8002d60:	7bbb      	ldrb	r3, [r7, #14]
 8002d62:	3301      	adds	r3, #1
 8002d64:	73bb      	strb	r3, [r7, #14]
 8002d66:	7bbb      	ldrb	r3, [r7, #14]
 8002d68:	2b07      	cmp	r3, #7
 8002d6a:	d9e0      	bls.n	8002d2e <lcd_prog+0x2e>
		}
	}
}
 8002d6c:	bf00      	nop
 8002d6e:	3710      	adds	r7, #16
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	20000008 	.word	0x20000008

08002d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08a      	sub	sp, #40	; 0x28
 8002d7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d7e:	f000 fb8d 	bl	800349c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d82:	f000 f8a7 	bl	8002ed4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d86:	f7ff fd73 	bl	8002870 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002d8a:	f000 faaf 	bl	80032ec <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002d8e:	f000 fa83 	bl	8003298 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002d92:	f7ff fddb 	bl	800294c <MX_I2C1_Init>
  MX_TIM4_Init();
 8002d96:	f000 fa0b 	bl	80031b0 <MX_TIM4_Init>
  MX_I2C2_Init();
 8002d9a:	f7ff fe05 	bl	80029a8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 8002d9e:	483a      	ldr	r0, [pc, #232]	; (8002e88 <main+0x110>)
 8002da0:	f002 fd02 	bl	80057a8 <HAL_TIM_Base_Start_IT>

  ESP_Init("HUAWEI-B315-4735","RE7EF6GRR7L");
 8002da4:	4939      	ldr	r1, [pc, #228]	; (8002e8c <main+0x114>)
 8002da6:	483a      	ldr	r0, [pc, #232]	; (8002e90 <main+0x118>)
 8002da8:	f7fe fa90 	bl	80012cc <ESP_Init>

  bmp280_init_default_params(&bmp280.params);
 8002dac:	4839      	ldr	r0, [pc, #228]	; (8002e94 <main+0x11c>)
 8002dae:	f7ff f845 	bl	8001e3c <bmp280_init_default_params>
  bmp280.addr = BMP280_I2C_ADDRESS_0;
 8002db2:	4b39      	ldr	r3, [pc, #228]	; (8002e98 <main+0x120>)
 8002db4:	2276      	movs	r2, #118	; 0x76
 8002db6:	849a      	strh	r2, [r3, #36]	; 0x24
  bmp280.i2c = &hi2c1;
 8002db8:	4b37      	ldr	r3, [pc, #220]	; (8002e98 <main+0x120>)
 8002dba:	4a38      	ldr	r2, [pc, #224]	; (8002e9c <main+0x124>)
 8002dbc:	629a      	str	r2, [r3, #40]	; 0x28


  bmp280_init(&bmp280, &bmp280.params);
 8002dbe:	4935      	ldr	r1, [pc, #212]	; (8002e94 <main+0x11c>)
 8002dc0:	4835      	ldr	r0, [pc, #212]	; (8002e98 <main+0x120>)
 8002dc2:	f7ff f9b5 	bl	8002130 <bmp280_init>
//  while (!bmp280_init(&bmp280, &bmp280.params)) {
//    		size = sprintf((char *)Data, "BMP280 initialization failed\n");
//    		HAL_UART_Transmit(&huart2, Data, size, 1000);
//    		HAL_Delay(2000);
//    }
    bool bme280p = bmp280.id == BME280_CHIP_ID;
 8002dc6:	4b34      	ldr	r3, [pc, #208]	; (8002e98 <main+0x120>)
 8002dc8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002dcc:	2b60      	cmp	r3, #96	; 0x60
 8002dce:	bf0c      	ite	eq
 8002dd0:	2301      	moveq	r3, #1
 8002dd2:	2300      	movne	r3, #0
 8002dd4:	77fb      	strb	r3, [r7, #31]
    size = sprintf((char *)Data, "BMP280: found %s\n", bme280p ? "BME280" : "BMP280");
 8002dd6:	7ffb      	ldrb	r3, [r7, #31]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <main+0x68>
 8002ddc:	4b30      	ldr	r3, [pc, #192]	; (8002ea0 <main+0x128>)
 8002dde:	e000      	b.n	8002de2 <main+0x6a>
 8002de0:	4b30      	ldr	r3, [pc, #192]	; (8002ea4 <main+0x12c>)
 8002de2:	461a      	mov	r2, r3
 8002de4:	4930      	ldr	r1, [pc, #192]	; (8002ea8 <main+0x130>)
 8002de6:	4831      	ldr	r0, [pc, #196]	; (8002eac <main+0x134>)
 8002de8:	f004 f9dc 	bl	80071a4 <siprintf>
 8002dec:	4603      	mov	r3, r0
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	4b2f      	ldr	r3, [pc, #188]	; (8002eb0 <main+0x138>)
 8002df2:	801a      	strh	r2, [r3, #0]
    HAL_UART_Transmit(&huart2, Data, size, 1000);
 8002df4:	4b2e      	ldr	r3, [pc, #184]	; (8002eb0 <main+0x138>)
 8002df6:	881a      	ldrh	r2, [r3, #0]
 8002df8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dfc:	492b      	ldr	r1, [pc, #172]	; (8002eac <main+0x134>)
 8002dfe:	482d      	ldr	r0, [pc, #180]	; (8002eb4 <main+0x13c>)
 8002e00:	f003 f8bd 	bl	8005f7e <HAL_UART_Transmit>

      disp.addr = (0x27 << 1);
 8002e04:	4b2c      	ldr	r3, [pc, #176]	; (8002eb8 <main+0x140>)
 8002e06:	224e      	movs	r2, #78	; 0x4e
 8002e08:	701a      	strb	r2, [r3, #0]
      disp.bl = true;
 8002e0a:	4b2b      	ldr	r3, [pc, #172]	; (8002eb8 <main+0x140>)
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
      lcd_init(&disp);
 8002e12:	4829      	ldr	r0, [pc, #164]	; (8002eb8 <main+0x140>)
 8002e14:	f7ff fe72 	bl	8002afc <lcd_init>
      lcd_prog(&disp);
 8002e18:	4827      	ldr	r0, [pc, #156]	; (8002eb8 <main+0x140>)
 8002e1a:	f7ff ff71 	bl	8002d00 <lcd_prog>
      char* front = "  ";
 8002e1e:	4b27      	ldr	r3, [pc, #156]	; (8002ebc <main+0x144>)
 8002e20:	61bb      	str	r3, [r7, #24]
      char* addr = getIP();
 8002e22:	f7fe fa49 	bl	80012b8 <getIP>
 8002e26:	4603      	mov	r3, r0
 8002e28:	617b      	str	r3, [r7, #20]
      char* txtlcd;
      txtlcd = malloc(strlen(front)+1+4);
 8002e2a:	69b8      	ldr	r0, [r7, #24]
 8002e2c:	f7fd f990 	bl	8000150 <strlen>
 8002e30:	4603      	mov	r3, r0
 8002e32:	3305      	adds	r3, #5
 8002e34:	4618      	mov	r0, r3
 8002e36:	f003 fc6b 	bl	8006710 <malloc>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	613b      	str	r3, [r7, #16]
      strcpy(txtlcd, front);
 8002e3e:	69b9      	ldr	r1, [r7, #24]
 8002e40:	6938      	ldr	r0, [r7, #16]
 8002e42:	f004 f9de 	bl	8007202 <strcpy>
      strcat(txtlcd, addr);
 8002e46:	6979      	ldr	r1, [r7, #20]
 8002e48:	6938      	ldr	r0, [r7, #16]
 8002e4a:	f004 f9cb 	bl	80071e4 <strcat>
      sprintf(disp.f_line, txtlcd);
 8002e4e:	6939      	ldr	r1, [r7, #16]
 8002e50:	481b      	ldr	r0, [pc, #108]	; (8002ec0 <main+0x148>)
 8002e52:	f004 f9a7 	bl	80071a4 <siprintf>
      sprintf(disp.s_line, "Temp.: %.2fC%c", temperature, '\x1');
 8002e56:	4b1b      	ldr	r3, [pc, #108]	; (8002ec4 <main+0x14c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fd fae4 	bl	8000428 <__aeabi_f2d>
 8002e60:	460a      	mov	r2, r1
 8002e62:	4601      	mov	r1, r0
 8002e64:	2301      	movs	r3, #1
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	460a      	mov	r2, r1
 8002e6c:	4916      	ldr	r1, [pc, #88]	; (8002ec8 <main+0x150>)
 8002e6e:	4817      	ldr	r0, [pc, #92]	; (8002ecc <main+0x154>)
 8002e70:	f004 f998 	bl	80071a4 <siprintf>
      lcd_display(&disp);
 8002e74:	4810      	ldr	r0, [pc, #64]	; (8002eb8 <main+0x140>)
 8002e76:	f7ff fec9 	bl	8002c0c <lcd_display>

      is_LCD_avaliable = true;
 8002e7a:	4b15      	ldr	r3, [pc, #84]	; (8002ed0 <main+0x158>)
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	701a      	strb	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  bmp280_read_float(&bmp280, &temperature, &pressure, &humidity);
	  Server_Start();
 8002e80:	f7fe fbea 	bl	8001658 <Server_Start>
 8002e84:	e7fc      	b.n	8002e80 <main+0x108>
 8002e86:	bf00      	nop
 8002e88:	20000cac 	.word	0x20000cac
 8002e8c:	08008b08 	.word	0x08008b08
 8002e90:	08008b14 	.word	0x08008b14
 8002e94:	20000c80 	.word	0x20000c80
 8002e98:	20000c54 	.word	0x20000c54
 8002e9c:	20000a9c 	.word	0x20000a9c
 8002ea0:	08008b28 	.word	0x08008b28
 8002ea4:	08008b30 	.word	0x08008b30
 8002ea8:	08008b38 	.word	0x08008b38
 8002eac:	20000b50 	.word	0x20000b50
 8002eb0:	20000c50 	.word	0x20000c50
 8002eb4:	20000d34 	.word	0x20000d34
 8002eb8:	20000c88 	.word	0x20000c88
 8002ebc:	08008b4c 	.word	0x08008b4c
 8002ec0:	20000c89 	.word	0x20000c89
 8002ec4:	20000b44 	.word	0x20000b44
 8002ec8:	08008b50 	.word	0x08008b50
 8002ecc:	20000c9a 	.word	0x20000c9a
 8002ed0:	20000a60 	.word	0x20000a60

08002ed4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b090      	sub	sp, #64	; 0x40
 8002ed8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eda:	f107 0318 	add.w	r3, r7, #24
 8002ede:	2228      	movs	r2, #40	; 0x28
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f003 fc1c 	bl	8006720 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ee8:	1d3b      	adds	r3, r7, #4
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	605a      	str	r2, [r3, #4]
 8002ef0:	609a      	str	r2, [r3, #8]
 8002ef2:	60da      	str	r2, [r3, #12]
 8002ef4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002efa:	2301      	movs	r3, #1
 8002efc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002efe:	2310      	movs	r3, #16
 8002f00:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f02:	2302      	movs	r3, #2
 8002f04:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002f06:	2300      	movs	r3, #0
 8002f08:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002f0a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f10:	f107 0318 	add.w	r3, r7, #24
 8002f14:	4618      	mov	r0, r3
 8002f16:	f001 ffdb 	bl	8004ed0 <HAL_RCC_OscConfig>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8002f20:	f000 f87e 	bl	8003020 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f24:	230f      	movs	r3, #15
 8002f26:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f28:	2302      	movs	r3, #2
 8002f2a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002f3a:	1d3b      	adds	r3, r7, #4
 8002f3c:	2102      	movs	r1, #2
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f002 fa46 	bl	80053d0 <HAL_RCC_ClockConfig>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8002f4a:	f000 f869 	bl	8003020 <Error_Handler>
  }
}
 8002f4e:	bf00      	nop
 8002f50:	3740      	adds	r7, #64	; 0x40
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002f58:	b590      	push	{r4, r7, lr}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4){
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a12      	ldr	r2, [pc, #72]	; (8002fb0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d11d      	bne.n	8002fa6 <HAL_TIM_PeriodElapsedCallback+0x4e>
//		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		bmp280_read_float(&bmp280, &temperature, &pressure, &humidity);
 8002f6a:	4b12      	ldr	r3, [pc, #72]	; (8002fb4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002f6c:	4a12      	ldr	r2, [pc, #72]	; (8002fb8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002f6e:	4913      	ldr	r1, [pc, #76]	; (8002fbc <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002f70:	4813      	ldr	r0, [pc, #76]	; (8002fc0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002f72:	f7ff fc2f 	bl	80027d4 <bmp280_read_float>
//		size = sprintf((char *)Data,"Temperature: %.2f C\n",temperature);
		float temp = temperature;
 8002f76:	4b11      	ldr	r3, [pc, #68]	; (8002fbc <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	60fb      	str	r3, [r7, #12]
		SetTemperaturePointer(&temperature);
 8002f7c:	480f      	ldr	r0, [pc, #60]	; (8002fbc <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002f7e:	f7fe fb9f 	bl	80016c0 <SetTemperaturePointer>
		if(is_LCD_avaliable){
 8002f82:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00d      	beq.n	8002fa6 <HAL_TIM_PeriodElapsedCallback+0x4e>
			sprintf(disp.s_line, "Temp.:%.2fC", temp);
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f7fd fa4c 	bl	8000428 <__aeabi_f2d>
 8002f90:	4603      	mov	r3, r0
 8002f92:	460c      	mov	r4, r1
 8002f94:	461a      	mov	r2, r3
 8002f96:	4623      	mov	r3, r4
 8002f98:	490b      	ldr	r1, [pc, #44]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002f9a:	480c      	ldr	r0, [pc, #48]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002f9c:	f004 f902 	bl	80071a4 <siprintf>
		    lcd_display(&disp);
 8002fa0:	480b      	ldr	r0, [pc, #44]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002fa2:	f7ff fe33 	bl	8002c0c <lcd_display>
		}
	}
}
 8002fa6:	bf00      	nop
 8002fa8:	3714      	adds	r7, #20
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd90      	pop	{r4, r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	40000800 	.word	0x40000800
 8002fb4:	20000b4c 	.word	0x20000b4c
 8002fb8:	20000b48 	.word	0x20000b48
 8002fbc:	20000b44 	.word	0x20000b44
 8002fc0:	20000c54 	.word	0x20000c54
 8002fc4:	20000a60 	.word	0x20000a60
 8002fc8:	08008b60 	.word	0x08008b60
 8002fcc:	20000c9a 	.word	0x20000c9a
 8002fd0:	20000c88 	.word	0x20000c88

08002fd4 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002fd4:	b590      	push	{r4, r7, lr}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == Button_Pin){
 8002fde:	88fb      	ldrh	r3, [r7, #6]
 8002fe0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fe4:	d110      	bne.n	8003008 <HAL_GPIO_EXTI_Callback+0x34>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002fe6:	2120      	movs	r1, #32
 8002fe8:	4809      	ldr	r0, [pc, #36]	; (8003010 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002fea:	f000 fdd1 	bl	8003b90 <HAL_GPIO_TogglePin>
		sprintf((char *)disp.f_line, "");
 8002fee:	4b09      	ldr	r3, [pc, #36]	; (8003014 <HAL_GPIO_EXTI_Callback+0x40>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	705a      	strb	r2, [r3, #1]
		sprintf((char *)disp.s_line, "     ******");
 8002ff4:	4a08      	ldr	r2, [pc, #32]	; (8003018 <HAL_GPIO_EXTI_Callback+0x44>)
 8002ff6:	4b09      	ldr	r3, [pc, #36]	; (800301c <HAL_GPIO_EXTI_Callback+0x48>)
 8002ff8:	4614      	mov	r4, r2
 8002ffa:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002ffc:	6020      	str	r0, [r4, #0]
 8002ffe:	6061      	str	r1, [r4, #4]
 8003000:	60a2      	str	r2, [r4, #8]
		lcd_display(&disp);
 8003002:	4804      	ldr	r0, [pc, #16]	; (8003014 <HAL_GPIO_EXTI_Callback+0x40>)
 8003004:	f7ff fe02 	bl	8002c0c <lcd_display>
	}
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	bd90      	pop	{r4, r7, pc}
 8003010:	40010800 	.word	0x40010800
 8003014:	20000c88 	.word	0x20000c88
 8003018:	20000c9a 	.word	0x20000c9a
 800301c:	08008b6c 	.word	0x08008b6c

08003020 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	bc80      	pop	{r7}
 800302a:	4770      	bx	lr

0800302c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003032:	4b15      	ldr	r3, [pc, #84]	; (8003088 <HAL_MspInit+0x5c>)
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	4a14      	ldr	r2, [pc, #80]	; (8003088 <HAL_MspInit+0x5c>)
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	6193      	str	r3, [r2, #24]
 800303e:	4b12      	ldr	r3, [pc, #72]	; (8003088 <HAL_MspInit+0x5c>)
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	60bb      	str	r3, [r7, #8]
 8003048:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800304a:	4b0f      	ldr	r3, [pc, #60]	; (8003088 <HAL_MspInit+0x5c>)
 800304c:	69db      	ldr	r3, [r3, #28]
 800304e:	4a0e      	ldr	r2, [pc, #56]	; (8003088 <HAL_MspInit+0x5c>)
 8003050:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003054:	61d3      	str	r3, [r2, #28]
 8003056:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <HAL_MspInit+0x5c>)
 8003058:	69db      	ldr	r3, [r3, #28]
 800305a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800305e:	607b      	str	r3, [r7, #4]
 8003060:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003062:	4b0a      	ldr	r3, [pc, #40]	; (800308c <HAL_MspInit+0x60>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	60fb      	str	r3, [r7, #12]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003076:	60fb      	str	r3, [r7, #12]
 8003078:	4a04      	ldr	r2, [pc, #16]	; (800308c <HAL_MspInit+0x60>)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800307e:	bf00      	nop
 8003080:	3714      	adds	r7, #20
 8003082:	46bd      	mov	sp, r7
 8003084:	bc80      	pop	{r7}
 8003086:	4770      	bx	lr
 8003088:	40021000 	.word	0x40021000
 800308c:	40010000 	.word	0x40010000

08003090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003094:	bf00      	nop
 8003096:	46bd      	mov	sp, r7
 8003098:	bc80      	pop	{r7}
 800309a:	4770      	bx	lr

0800309c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030a0:	e7fe      	b.n	80030a0 <HardFault_Handler+0x4>

080030a2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030a2:	b480      	push	{r7}
 80030a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030a6:	e7fe      	b.n	80030a6 <MemManage_Handler+0x4>

080030a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ac:	e7fe      	b.n	80030ac <BusFault_Handler+0x4>

080030ae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030ae:	b480      	push	{r7}
 80030b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030b2:	e7fe      	b.n	80030b2 <UsageFault_Handler+0x4>

080030b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030b8:	bf00      	nop
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr

080030c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030c4:	bf00      	nop
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr

080030cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030d0:	bf00      	nop
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr

080030d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030dc:	f000 fa24 	bl	8003528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030e0:	bf00      	nop
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80030e8:	4802      	ldr	r0, [pc, #8]	; (80030f4 <TIM4_IRQHandler+0x10>)
 80030ea:	f002 fbaf 	bl	800584c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000cac 	.word	0x20000cac

080030f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 80030fc:	4803      	ldr	r0, [pc, #12]	; (800310c <USART1_IRQHandler+0x14>)
 80030fe:	f7fe fdf3 	bl	8001ce8 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003102:	4802      	ldr	r0, [pc, #8]	; (800310c <USART1_IRQHandler+0x14>)
 8003104:	f002 ffce 	bl	80060a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003108:	bf00      	nop
 800310a:	bd80      	pop	{r7, pc}
 800310c:	20000cf4 	.word	0x20000cf4

08003110 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	Uart_isr(&huart2);
 8003114:	4803      	ldr	r0, [pc, #12]	; (8003124 <USART2_IRQHandler+0x14>)
 8003116:	f7fe fde7 	bl	8001ce8 <Uart_isr>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800311a:	4802      	ldr	r0, [pc, #8]	; (8003124 <USART2_IRQHandler+0x14>)
 800311c:	f002 ffc2 	bl	80060a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003120:	bf00      	nop
 8003122:	bd80      	pop	{r7, pc}
 8003124:	20000d34 	.word	0x20000d34

08003128 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800312c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003130:	f000 fd48 	bl	8003bc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003134:	bf00      	nop
 8003136:	bd80      	pop	{r7, pc}

08003138 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003140:	4a14      	ldr	r2, [pc, #80]	; (8003194 <_sbrk+0x5c>)
 8003142:	4b15      	ldr	r3, [pc, #84]	; (8003198 <_sbrk+0x60>)
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800314c:	4b13      	ldr	r3, [pc, #76]	; (800319c <_sbrk+0x64>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d102      	bne.n	800315a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003154:	4b11      	ldr	r3, [pc, #68]	; (800319c <_sbrk+0x64>)
 8003156:	4a12      	ldr	r2, [pc, #72]	; (80031a0 <_sbrk+0x68>)
 8003158:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800315a:	4b10      	ldr	r3, [pc, #64]	; (800319c <_sbrk+0x64>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4413      	add	r3, r2
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	429a      	cmp	r2, r3
 8003166:	d207      	bcs.n	8003178 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003168:	f003 faa8 	bl	80066bc <__errno>
 800316c:	4602      	mov	r2, r0
 800316e:	230c      	movs	r3, #12
 8003170:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003172:	f04f 33ff 	mov.w	r3, #4294967295
 8003176:	e009      	b.n	800318c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003178:	4b08      	ldr	r3, [pc, #32]	; (800319c <_sbrk+0x64>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800317e:	4b07      	ldr	r3, [pc, #28]	; (800319c <_sbrk+0x64>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4413      	add	r3, r2
 8003186:	4a05      	ldr	r2, [pc, #20]	; (800319c <_sbrk+0x64>)
 8003188:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800318a:	68fb      	ldr	r3, [r7, #12]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3718      	adds	r7, #24
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20005000 	.word	0x20005000
 8003198:	00000400 	.word	0x00000400
 800319c:	20000a64 	.word	0x20000a64
 80031a0:	20000d80 	.word	0x20000d80

080031a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031a8:	bf00      	nop
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr

080031b0 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031b6:	f107 0308 	add.w	r3, r7, #8
 80031ba:	2200      	movs	r2, #0
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	605a      	str	r2, [r3, #4]
 80031c0:	609a      	str	r2, [r3, #8]
 80031c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031c4:	463b      	mov	r3, r7
 80031c6:	2200      	movs	r2, #0
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 80031cc:	4b1d      	ldr	r3, [pc, #116]	; (8003244 <MX_TIM4_Init+0x94>)
 80031ce:	4a1e      	ldr	r2, [pc, #120]	; (8003248 <MX_TIM4_Init+0x98>)
 80031d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6399 ;
 80031d2:	4b1c      	ldr	r3, [pc, #112]	; (8003244 <MX_TIM4_Init+0x94>)
 80031d4:	f641 02ff 	movw	r2, #6399	; 0x18ff
 80031d8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031da:	4b1a      	ldr	r3, [pc, #104]	; (8003244 <MX_TIM4_Init+0x94>)
 80031dc:	2200      	movs	r2, #0
 80031de:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999 ;
 80031e0:	4b18      	ldr	r3, [pc, #96]	; (8003244 <MX_TIM4_Init+0x94>)
 80031e2:	f242 720f 	movw	r2, #9999	; 0x270f
 80031e6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031e8:	4b16      	ldr	r3, [pc, #88]	; (8003244 <MX_TIM4_Init+0x94>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031ee:	4b15      	ldr	r3, [pc, #84]	; (8003244 <MX_TIM4_Init+0x94>)
 80031f0:	2280      	movs	r2, #128	; 0x80
 80031f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80031f4:	4813      	ldr	r0, [pc, #76]	; (8003244 <MX_TIM4_Init+0x94>)
 80031f6:	f002 fa87 	bl	8005708 <HAL_TIM_Base_Init>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8003200:	f7ff ff0e 	bl	8003020 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003204:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003208:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800320a:	f107 0308 	add.w	r3, r7, #8
 800320e:	4619      	mov	r1, r3
 8003210:	480c      	ldr	r0, [pc, #48]	; (8003244 <MX_TIM4_Init+0x94>)
 8003212:	f002 fc23 	bl	8005a5c <HAL_TIM_ConfigClockSource>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800321c:	f7ff ff00 	bl	8003020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003220:	2300      	movs	r3, #0
 8003222:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003224:	2300      	movs	r3, #0
 8003226:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003228:	463b      	mov	r3, r7
 800322a:	4619      	mov	r1, r3
 800322c:	4805      	ldr	r0, [pc, #20]	; (8003244 <MX_TIM4_Init+0x94>)
 800322e:	f002 fde9 	bl	8005e04 <HAL_TIMEx_MasterConfigSynchronization>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003238:	f7ff fef2 	bl	8003020 <Error_Handler>
  }

}
 800323c:	bf00      	nop
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	20000cac 	.word	0x20000cac
 8003248:	40000800 	.word	0x40000800

0800324c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a0d      	ldr	r2, [pc, #52]	; (8003290 <HAL_TIM_Base_MspInit+0x44>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d113      	bne.n	8003286 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800325e:	4b0d      	ldr	r3, [pc, #52]	; (8003294 <HAL_TIM_Base_MspInit+0x48>)
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	4a0c      	ldr	r2, [pc, #48]	; (8003294 <HAL_TIM_Base_MspInit+0x48>)
 8003264:	f043 0304 	orr.w	r3, r3, #4
 8003268:	61d3      	str	r3, [r2, #28]
 800326a:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <HAL_TIM_Base_MspInit+0x48>)
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	f003 0304 	and.w	r3, r3, #4
 8003272:	60fb      	str	r3, [r7, #12]
 8003274:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003276:	2200      	movs	r2, #0
 8003278:	2100      	movs	r1, #0
 800327a:	201e      	movs	r0, #30
 800327c:	f000 fa69 	bl	8003752 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003280:	201e      	movs	r0, #30
 8003282:	f000 fa82 	bl	800378a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003286:	bf00      	nop
 8003288:	3710      	adds	r7, #16
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	40000800 	.word	0x40000800
 8003294:	40021000 	.word	0x40021000

08003298 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800329c:	4b11      	ldr	r3, [pc, #68]	; (80032e4 <MX_USART1_UART_Init+0x4c>)
 800329e:	4a12      	ldr	r2, [pc, #72]	; (80032e8 <MX_USART1_UART_Init+0x50>)
 80032a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80032a2:	4b10      	ldr	r3, [pc, #64]	; (80032e4 <MX_USART1_UART_Init+0x4c>)
 80032a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80032a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80032aa:	4b0e      	ldr	r3, [pc, #56]	; (80032e4 <MX_USART1_UART_Init+0x4c>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80032b0:	4b0c      	ldr	r3, [pc, #48]	; (80032e4 <MX_USART1_UART_Init+0x4c>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80032b6:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <MX_USART1_UART_Init+0x4c>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80032bc:	4b09      	ldr	r3, [pc, #36]	; (80032e4 <MX_USART1_UART_Init+0x4c>)
 80032be:	220c      	movs	r2, #12
 80032c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032c2:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <MX_USART1_UART_Init+0x4c>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80032c8:	4b06      	ldr	r3, [pc, #24]	; (80032e4 <MX_USART1_UART_Init+0x4c>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80032ce:	4805      	ldr	r0, [pc, #20]	; (80032e4 <MX_USART1_UART_Init+0x4c>)
 80032d0:	f002 fe08 	bl	8005ee4 <HAL_UART_Init>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80032da:	f7ff fea1 	bl	8003020 <Error_Handler>
  }

}
 80032de:	bf00      	nop
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20000cf4 	.word	0x20000cf4
 80032e8:	40013800 	.word	0x40013800

080032ec <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80032f0:	4b11      	ldr	r3, [pc, #68]	; (8003338 <MX_USART2_UART_Init+0x4c>)
 80032f2:	4a12      	ldr	r2, [pc, #72]	; (800333c <MX_USART2_UART_Init+0x50>)
 80032f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80032f6:	4b10      	ldr	r3, [pc, #64]	; (8003338 <MX_USART2_UART_Init+0x4c>)
 80032f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80032fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80032fe:	4b0e      	ldr	r3, [pc, #56]	; (8003338 <MX_USART2_UART_Init+0x4c>)
 8003300:	2200      	movs	r2, #0
 8003302:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003304:	4b0c      	ldr	r3, [pc, #48]	; (8003338 <MX_USART2_UART_Init+0x4c>)
 8003306:	2200      	movs	r2, #0
 8003308:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800330a:	4b0b      	ldr	r3, [pc, #44]	; (8003338 <MX_USART2_UART_Init+0x4c>)
 800330c:	2200      	movs	r2, #0
 800330e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003310:	4b09      	ldr	r3, [pc, #36]	; (8003338 <MX_USART2_UART_Init+0x4c>)
 8003312:	220c      	movs	r2, #12
 8003314:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003316:	4b08      	ldr	r3, [pc, #32]	; (8003338 <MX_USART2_UART_Init+0x4c>)
 8003318:	2200      	movs	r2, #0
 800331a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800331c:	4b06      	ldr	r3, [pc, #24]	; (8003338 <MX_USART2_UART_Init+0x4c>)
 800331e:	2200      	movs	r2, #0
 8003320:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003322:	4805      	ldr	r0, [pc, #20]	; (8003338 <MX_USART2_UART_Init+0x4c>)
 8003324:	f002 fdde 	bl	8005ee4 <HAL_UART_Init>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800332e:	f7ff fe77 	bl	8003020 <Error_Handler>
  }

}
 8003332:	bf00      	nop
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000d34 	.word	0x20000d34
 800333c:	40004400 	.word	0x40004400

08003340 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b08a      	sub	sp, #40	; 0x28
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003348:	f107 0318 	add.w	r3, r7, #24
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	605a      	str	r2, [r3, #4]
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a39      	ldr	r2, [pc, #228]	; (8003440 <HAL_UART_MspInit+0x100>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d13a      	bne.n	80033d6 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003360:	4b38      	ldr	r3, [pc, #224]	; (8003444 <HAL_UART_MspInit+0x104>)
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	4a37      	ldr	r2, [pc, #220]	; (8003444 <HAL_UART_MspInit+0x104>)
 8003366:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800336a:	6193      	str	r3, [r2, #24]
 800336c:	4b35      	ldr	r3, [pc, #212]	; (8003444 <HAL_UART_MspInit+0x104>)
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003374:	617b      	str	r3, [r7, #20]
 8003376:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003378:	4b32      	ldr	r3, [pc, #200]	; (8003444 <HAL_UART_MspInit+0x104>)
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	4a31      	ldr	r2, [pc, #196]	; (8003444 <HAL_UART_MspInit+0x104>)
 800337e:	f043 0304 	orr.w	r3, r3, #4
 8003382:	6193      	str	r3, [r2, #24]
 8003384:	4b2f      	ldr	r3, [pc, #188]	; (8003444 <HAL_UART_MspInit+0x104>)
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	f003 0304 	and.w	r3, r3, #4
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003390:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003394:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003396:	2302      	movs	r3, #2
 8003398:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800339a:	2303      	movs	r3, #3
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339e:	f107 0318 	add.w	r3, r7, #24
 80033a2:	4619      	mov	r1, r3
 80033a4:	4828      	ldr	r0, [pc, #160]	; (8003448 <HAL_UART_MspInit+0x108>)
 80033a6:	f000 fa81 	bl	80038ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033b0:	2300      	movs	r3, #0
 80033b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b4:	2300      	movs	r3, #0
 80033b6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b8:	f107 0318 	add.w	r3, r7, #24
 80033bc:	4619      	mov	r1, r3
 80033be:	4822      	ldr	r0, [pc, #136]	; (8003448 <HAL_UART_MspInit+0x108>)
 80033c0:	f000 fa74 	bl	80038ac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80033c4:	2200      	movs	r2, #0
 80033c6:	2100      	movs	r1, #0
 80033c8:	2025      	movs	r0, #37	; 0x25
 80033ca:	f000 f9c2 	bl	8003752 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80033ce:	2025      	movs	r0, #37	; 0x25
 80033d0:	f000 f9db 	bl	800378a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80033d4:	e030      	b.n	8003438 <HAL_UART_MspInit+0xf8>
  else if(uartHandle->Instance==USART2)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a1c      	ldr	r2, [pc, #112]	; (800344c <HAL_UART_MspInit+0x10c>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d12b      	bne.n	8003438 <HAL_UART_MspInit+0xf8>
    __HAL_RCC_USART2_CLK_ENABLE();
 80033e0:	4b18      	ldr	r3, [pc, #96]	; (8003444 <HAL_UART_MspInit+0x104>)
 80033e2:	69db      	ldr	r3, [r3, #28]
 80033e4:	4a17      	ldr	r2, [pc, #92]	; (8003444 <HAL_UART_MspInit+0x104>)
 80033e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033ea:	61d3      	str	r3, [r2, #28]
 80033ec:	4b15      	ldr	r3, [pc, #84]	; (8003444 <HAL_UART_MspInit+0x104>)
 80033ee:	69db      	ldr	r3, [r3, #28]
 80033f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033f8:	4b12      	ldr	r3, [pc, #72]	; (8003444 <HAL_UART_MspInit+0x104>)
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	4a11      	ldr	r2, [pc, #68]	; (8003444 <HAL_UART_MspInit+0x104>)
 80033fe:	f043 0304 	orr.w	r3, r3, #4
 8003402:	6193      	str	r3, [r2, #24]
 8003404:	4b0f      	ldr	r3, [pc, #60]	; (8003444 <HAL_UART_MspInit+0x104>)
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	60bb      	str	r3, [r7, #8]
 800340e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003410:	230c      	movs	r3, #12
 8003412:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003414:	2302      	movs	r3, #2
 8003416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003418:	2302      	movs	r3, #2
 800341a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800341c:	f107 0318 	add.w	r3, r7, #24
 8003420:	4619      	mov	r1, r3
 8003422:	4809      	ldr	r0, [pc, #36]	; (8003448 <HAL_UART_MspInit+0x108>)
 8003424:	f000 fa42 	bl	80038ac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003428:	2200      	movs	r2, #0
 800342a:	2100      	movs	r1, #0
 800342c:	2026      	movs	r0, #38	; 0x26
 800342e:	f000 f990 	bl	8003752 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003432:	2026      	movs	r0, #38	; 0x26
 8003434:	f000 f9a9 	bl	800378a <HAL_NVIC_EnableIRQ>
}
 8003438:	bf00      	nop
 800343a:	3728      	adds	r7, #40	; 0x28
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	40013800 	.word	0x40013800
 8003444:	40021000 	.word	0x40021000
 8003448:	40010800 	.word	0x40010800
 800344c:	40004400 	.word	0x40004400

08003450 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003450:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003452:	e003      	b.n	800345c <LoopCopyDataInit>

08003454 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003454:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003456:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003458:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800345a:	3104      	adds	r1, #4

0800345c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800345c:	480a      	ldr	r0, [pc, #40]	; (8003488 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800345e:	4b0b      	ldr	r3, [pc, #44]	; (800348c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003460:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003462:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003464:	d3f6      	bcc.n	8003454 <CopyDataInit>
  ldr r2, =_sbss
 8003466:	4a0a      	ldr	r2, [pc, #40]	; (8003490 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003468:	e002      	b.n	8003470 <LoopFillZerobss>

0800346a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800346a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800346c:	f842 3b04 	str.w	r3, [r2], #4

08003470 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003470:	4b08      	ldr	r3, [pc, #32]	; (8003494 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003472:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003474:	d3f9      	bcc.n	800346a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003476:	f7ff fe95 	bl	80031a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800347a:	f003 f925 	bl	80066c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800347e:	f7ff fc7b 	bl	8002d78 <main>
  bx lr
 8003482:	4770      	bx	lr
  ldr r3, =_sidata
 8003484:	08008e10 	.word	0x08008e10
  ldr r0, =_sdata
 8003488:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800348c:	20000224 	.word	0x20000224
  ldr r2, =_sbss
 8003490:	20000224 	.word	0x20000224
  ldr r3, = _ebss
 8003494:	20000d7c 	.word	0x20000d7c

08003498 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003498:	e7fe      	b.n	8003498 <ADC1_2_IRQHandler>
	...

0800349c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034a0:	4b08      	ldr	r3, [pc, #32]	; (80034c4 <HAL_Init+0x28>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a07      	ldr	r2, [pc, #28]	; (80034c4 <HAL_Init+0x28>)
 80034a6:	f043 0310 	orr.w	r3, r3, #16
 80034aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034ac:	2003      	movs	r0, #3
 80034ae:	f000 f945 	bl	800373c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034b2:	2000      	movs	r0, #0
 80034b4:	f000 f808 	bl	80034c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034b8:	f7ff fdb8 	bl	800302c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40022000 	.word	0x40022000

080034c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034d0:	4b12      	ldr	r3, [pc, #72]	; (800351c <HAL_InitTick+0x54>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	4b12      	ldr	r3, [pc, #72]	; (8003520 <HAL_InitTick+0x58>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	4619      	mov	r1, r3
 80034da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034de:	fbb3 f3f1 	udiv	r3, r3, r1
 80034e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 f95d 	bl	80037a6 <HAL_SYSTICK_Config>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e00e      	b.n	8003514 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b0f      	cmp	r3, #15
 80034fa:	d80a      	bhi.n	8003512 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034fc:	2200      	movs	r2, #0
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	f04f 30ff 	mov.w	r0, #4294967295
 8003504:	f000 f925 	bl	8003752 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003508:	4a06      	ldr	r2, [pc, #24]	; (8003524 <HAL_InitTick+0x5c>)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800350e:	2300      	movs	r3, #0
 8003510:	e000      	b.n	8003514 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
}
 8003514:	4618      	mov	r0, r3
 8003516:	3708      	adds	r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	20000048 	.word	0x20000048
 8003520:	20000050 	.word	0x20000050
 8003524:	2000004c 	.word	0x2000004c

08003528 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800352c:	4b05      	ldr	r3, [pc, #20]	; (8003544 <HAL_IncTick+0x1c>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	461a      	mov	r2, r3
 8003532:	4b05      	ldr	r3, [pc, #20]	; (8003548 <HAL_IncTick+0x20>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4413      	add	r3, r2
 8003538:	4a03      	ldr	r2, [pc, #12]	; (8003548 <HAL_IncTick+0x20>)
 800353a:	6013      	str	r3, [r2, #0]
}
 800353c:	bf00      	nop
 800353e:	46bd      	mov	sp, r7
 8003540:	bc80      	pop	{r7}
 8003542:	4770      	bx	lr
 8003544:	20000050 	.word	0x20000050
 8003548:	20000d74 	.word	0x20000d74

0800354c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  return uwTick;
 8003550:	4b02      	ldr	r3, [pc, #8]	; (800355c <HAL_GetTick+0x10>)
 8003552:	681b      	ldr	r3, [r3, #0]
}
 8003554:	4618      	mov	r0, r3
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr
 800355c:	20000d74 	.word	0x20000d74

08003560 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003568:	f7ff fff0 	bl	800354c <HAL_GetTick>
 800356c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003578:	d005      	beq.n	8003586 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800357a:	4b09      	ldr	r3, [pc, #36]	; (80035a0 <HAL_Delay+0x40>)
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	461a      	mov	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	4413      	add	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003586:	bf00      	nop
 8003588:	f7ff ffe0 	bl	800354c <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	429a      	cmp	r2, r3
 8003596:	d8f7      	bhi.n	8003588 <HAL_Delay+0x28>
  {
  }
}
 8003598:	bf00      	nop
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	20000050 	.word	0x20000050

080035a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f003 0307 	and.w	r3, r3, #7
 80035b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035b4:	4b0c      	ldr	r3, [pc, #48]	; (80035e8 <__NVIC_SetPriorityGrouping+0x44>)
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035ba:	68ba      	ldr	r2, [r7, #8]
 80035bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035c0:	4013      	ands	r3, r2
 80035c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035d6:	4a04      	ldr	r2, [pc, #16]	; (80035e8 <__NVIC_SetPriorityGrouping+0x44>)
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	60d3      	str	r3, [r2, #12]
}
 80035dc:	bf00      	nop
 80035de:	3714      	adds	r7, #20
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bc80      	pop	{r7}
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	e000ed00 	.word	0xe000ed00

080035ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035f0:	4b04      	ldr	r3, [pc, #16]	; (8003604 <__NVIC_GetPriorityGrouping+0x18>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	0a1b      	lsrs	r3, r3, #8
 80035f6:	f003 0307 	and.w	r3, r3, #7
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bc80      	pop	{r7}
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	e000ed00 	.word	0xe000ed00

08003608 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003616:	2b00      	cmp	r3, #0
 8003618:	db0b      	blt.n	8003632 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800361a:	79fb      	ldrb	r3, [r7, #7]
 800361c:	f003 021f 	and.w	r2, r3, #31
 8003620:	4906      	ldr	r1, [pc, #24]	; (800363c <__NVIC_EnableIRQ+0x34>)
 8003622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003626:	095b      	lsrs	r3, r3, #5
 8003628:	2001      	movs	r0, #1
 800362a:	fa00 f202 	lsl.w	r2, r0, r2
 800362e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003632:	bf00      	nop
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr
 800363c:	e000e100 	.word	0xe000e100

08003640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	6039      	str	r1, [r7, #0]
 800364a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800364c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003650:	2b00      	cmp	r3, #0
 8003652:	db0a      	blt.n	800366a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	b2da      	uxtb	r2, r3
 8003658:	490c      	ldr	r1, [pc, #48]	; (800368c <__NVIC_SetPriority+0x4c>)
 800365a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800365e:	0112      	lsls	r2, r2, #4
 8003660:	b2d2      	uxtb	r2, r2
 8003662:	440b      	add	r3, r1
 8003664:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003668:	e00a      	b.n	8003680 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	b2da      	uxtb	r2, r3
 800366e:	4908      	ldr	r1, [pc, #32]	; (8003690 <__NVIC_SetPriority+0x50>)
 8003670:	79fb      	ldrb	r3, [r7, #7]
 8003672:	f003 030f 	and.w	r3, r3, #15
 8003676:	3b04      	subs	r3, #4
 8003678:	0112      	lsls	r2, r2, #4
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	440b      	add	r3, r1
 800367e:	761a      	strb	r2, [r3, #24]
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	bc80      	pop	{r7}
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	e000e100 	.word	0xe000e100
 8003690:	e000ed00 	.word	0xe000ed00

08003694 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003694:	b480      	push	{r7}
 8003696:	b089      	sub	sp, #36	; 0x24
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f003 0307 	and.w	r3, r3, #7
 80036a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	f1c3 0307 	rsb	r3, r3, #7
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	bf28      	it	cs
 80036b2:	2304      	movcs	r3, #4
 80036b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	3304      	adds	r3, #4
 80036ba:	2b06      	cmp	r3, #6
 80036bc:	d902      	bls.n	80036c4 <NVIC_EncodePriority+0x30>
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	3b03      	subs	r3, #3
 80036c2:	e000      	b.n	80036c6 <NVIC_EncodePriority+0x32>
 80036c4:	2300      	movs	r3, #0
 80036c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036c8:	f04f 32ff 	mov.w	r2, #4294967295
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43da      	mvns	r2, r3
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	401a      	ands	r2, r3
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036dc:	f04f 31ff 	mov.w	r1, #4294967295
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	fa01 f303 	lsl.w	r3, r1, r3
 80036e6:	43d9      	mvns	r1, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036ec:	4313      	orrs	r3, r2
         );
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3724      	adds	r7, #36	; 0x24
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr

080036f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	3b01      	subs	r3, #1
 8003704:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003708:	d301      	bcc.n	800370e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800370a:	2301      	movs	r3, #1
 800370c:	e00f      	b.n	800372e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800370e:	4a0a      	ldr	r2, [pc, #40]	; (8003738 <SysTick_Config+0x40>)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3b01      	subs	r3, #1
 8003714:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003716:	210f      	movs	r1, #15
 8003718:	f04f 30ff 	mov.w	r0, #4294967295
 800371c:	f7ff ff90 	bl	8003640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003720:	4b05      	ldr	r3, [pc, #20]	; (8003738 <SysTick_Config+0x40>)
 8003722:	2200      	movs	r2, #0
 8003724:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003726:	4b04      	ldr	r3, [pc, #16]	; (8003738 <SysTick_Config+0x40>)
 8003728:	2207      	movs	r2, #7
 800372a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	e000e010 	.word	0xe000e010

0800373c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7ff ff2d 	bl	80035a4 <__NVIC_SetPriorityGrouping>
}
 800374a:	bf00      	nop
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003752:	b580      	push	{r7, lr}
 8003754:	b086      	sub	sp, #24
 8003756:	af00      	add	r7, sp, #0
 8003758:	4603      	mov	r3, r0
 800375a:	60b9      	str	r1, [r7, #8]
 800375c:	607a      	str	r2, [r7, #4]
 800375e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003760:	2300      	movs	r3, #0
 8003762:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003764:	f7ff ff42 	bl	80035ec <__NVIC_GetPriorityGrouping>
 8003768:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	68b9      	ldr	r1, [r7, #8]
 800376e:	6978      	ldr	r0, [r7, #20]
 8003770:	f7ff ff90 	bl	8003694 <NVIC_EncodePriority>
 8003774:	4602      	mov	r2, r0
 8003776:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800377a:	4611      	mov	r1, r2
 800377c:	4618      	mov	r0, r3
 800377e:	f7ff ff5f 	bl	8003640 <__NVIC_SetPriority>
}
 8003782:	bf00      	nop
 8003784:	3718      	adds	r7, #24
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800378a:	b580      	push	{r7, lr}
 800378c:	b082      	sub	sp, #8
 800378e:	af00      	add	r7, sp, #0
 8003790:	4603      	mov	r3, r0
 8003792:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003798:	4618      	mov	r0, r3
 800379a:	f7ff ff35 	bl	8003608 <__NVIC_EnableIRQ>
}
 800379e:	bf00      	nop
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b082      	sub	sp, #8
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7ff ffa2 	bl	80036f8 <SysTick_Config>
 80037b4:	4603      	mov	r3, r0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
	...

080037c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037c8:	2300      	movs	r3, #0
 80037ca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d005      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2204      	movs	r2, #4
 80037da:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	73fb      	strb	r3, [r7, #15]
 80037e0:	e051      	b.n	8003886 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 020e 	bic.w	r2, r2, #14
 80037f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f022 0201 	bic.w	r2, r2, #1
 8003800:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a22      	ldr	r2, [pc, #136]	; (8003890 <HAL_DMA_Abort_IT+0xd0>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d029      	beq.n	8003860 <HAL_DMA_Abort_IT+0xa0>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a20      	ldr	r2, [pc, #128]	; (8003894 <HAL_DMA_Abort_IT+0xd4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d022      	beq.n	800385c <HAL_DMA_Abort_IT+0x9c>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a1f      	ldr	r2, [pc, #124]	; (8003898 <HAL_DMA_Abort_IT+0xd8>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d01a      	beq.n	8003856 <HAL_DMA_Abort_IT+0x96>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a1d      	ldr	r2, [pc, #116]	; (800389c <HAL_DMA_Abort_IT+0xdc>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d012      	beq.n	8003850 <HAL_DMA_Abort_IT+0x90>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a1c      	ldr	r2, [pc, #112]	; (80038a0 <HAL_DMA_Abort_IT+0xe0>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d00a      	beq.n	800384a <HAL_DMA_Abort_IT+0x8a>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a1a      	ldr	r2, [pc, #104]	; (80038a4 <HAL_DMA_Abort_IT+0xe4>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d102      	bne.n	8003844 <HAL_DMA_Abort_IT+0x84>
 800383e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003842:	e00e      	b.n	8003862 <HAL_DMA_Abort_IT+0xa2>
 8003844:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003848:	e00b      	b.n	8003862 <HAL_DMA_Abort_IT+0xa2>
 800384a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800384e:	e008      	b.n	8003862 <HAL_DMA_Abort_IT+0xa2>
 8003850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003854:	e005      	b.n	8003862 <HAL_DMA_Abort_IT+0xa2>
 8003856:	f44f 7380 	mov.w	r3, #256	; 0x100
 800385a:	e002      	b.n	8003862 <HAL_DMA_Abort_IT+0xa2>
 800385c:	2310      	movs	r3, #16
 800385e:	e000      	b.n	8003862 <HAL_DMA_Abort_IT+0xa2>
 8003860:	2301      	movs	r3, #1
 8003862:	4a11      	ldr	r2, [pc, #68]	; (80038a8 <HAL_DMA_Abort_IT+0xe8>)
 8003864:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	4798      	blx	r3
    } 
  }
  return status;
 8003886:	7bfb      	ldrb	r3, [r7, #15]
}
 8003888:	4618      	mov	r0, r3
 800388a:	3710      	adds	r7, #16
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	40020008 	.word	0x40020008
 8003894:	4002001c 	.word	0x4002001c
 8003898:	40020030 	.word	0x40020030
 800389c:	40020044 	.word	0x40020044
 80038a0:	40020058 	.word	0x40020058
 80038a4:	4002006c 	.word	0x4002006c
 80038a8:	40020000 	.word	0x40020000

080038ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b08b      	sub	sp, #44	; 0x2c
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038b6:	2300      	movs	r3, #0
 80038b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80038ba:	2300      	movs	r3, #0
 80038bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038be:	e127      	b.n	8003b10 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80038c0:	2201      	movs	r2, #1
 80038c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69fa      	ldr	r2, [r7, #28]
 80038d0:	4013      	ands	r3, r2
 80038d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	429a      	cmp	r2, r3
 80038da:	f040 8116 	bne.w	8003b0a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	2b12      	cmp	r3, #18
 80038e4:	d034      	beq.n	8003950 <HAL_GPIO_Init+0xa4>
 80038e6:	2b12      	cmp	r3, #18
 80038e8:	d80d      	bhi.n	8003906 <HAL_GPIO_Init+0x5a>
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d02b      	beq.n	8003946 <HAL_GPIO_Init+0x9a>
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d804      	bhi.n	80038fc <HAL_GPIO_Init+0x50>
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d031      	beq.n	800395a <HAL_GPIO_Init+0xae>
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d01c      	beq.n	8003934 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80038fa:	e048      	b.n	800398e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80038fc:	2b03      	cmp	r3, #3
 80038fe:	d043      	beq.n	8003988 <HAL_GPIO_Init+0xdc>
 8003900:	2b11      	cmp	r3, #17
 8003902:	d01b      	beq.n	800393c <HAL_GPIO_Init+0x90>
          break;
 8003904:	e043      	b.n	800398e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003906:	4a89      	ldr	r2, [pc, #548]	; (8003b2c <HAL_GPIO_Init+0x280>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d026      	beq.n	800395a <HAL_GPIO_Init+0xae>
 800390c:	4a87      	ldr	r2, [pc, #540]	; (8003b2c <HAL_GPIO_Init+0x280>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d806      	bhi.n	8003920 <HAL_GPIO_Init+0x74>
 8003912:	4a87      	ldr	r2, [pc, #540]	; (8003b30 <HAL_GPIO_Init+0x284>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d020      	beq.n	800395a <HAL_GPIO_Init+0xae>
 8003918:	4a86      	ldr	r2, [pc, #536]	; (8003b34 <HAL_GPIO_Init+0x288>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d01d      	beq.n	800395a <HAL_GPIO_Init+0xae>
          break;
 800391e:	e036      	b.n	800398e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003920:	4a85      	ldr	r2, [pc, #532]	; (8003b38 <HAL_GPIO_Init+0x28c>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d019      	beq.n	800395a <HAL_GPIO_Init+0xae>
 8003926:	4a85      	ldr	r2, [pc, #532]	; (8003b3c <HAL_GPIO_Init+0x290>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d016      	beq.n	800395a <HAL_GPIO_Init+0xae>
 800392c:	4a84      	ldr	r2, [pc, #528]	; (8003b40 <HAL_GPIO_Init+0x294>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d013      	beq.n	800395a <HAL_GPIO_Init+0xae>
          break;
 8003932:	e02c      	b.n	800398e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	623b      	str	r3, [r7, #32]
          break;
 800393a:	e028      	b.n	800398e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	3304      	adds	r3, #4
 8003942:	623b      	str	r3, [r7, #32]
          break;
 8003944:	e023      	b.n	800398e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	3308      	adds	r3, #8
 800394c:	623b      	str	r3, [r7, #32]
          break;
 800394e:	e01e      	b.n	800398e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	330c      	adds	r3, #12
 8003956:	623b      	str	r3, [r7, #32]
          break;
 8003958:	e019      	b.n	800398e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d102      	bne.n	8003968 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003962:	2304      	movs	r3, #4
 8003964:	623b      	str	r3, [r7, #32]
          break;
 8003966:	e012      	b.n	800398e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d105      	bne.n	800397c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003970:	2308      	movs	r3, #8
 8003972:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	69fa      	ldr	r2, [r7, #28]
 8003978:	611a      	str	r2, [r3, #16]
          break;
 800397a:	e008      	b.n	800398e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800397c:	2308      	movs	r3, #8
 800397e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	69fa      	ldr	r2, [r7, #28]
 8003984:	615a      	str	r2, [r3, #20]
          break;
 8003986:	e002      	b.n	800398e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003988:	2300      	movs	r3, #0
 800398a:	623b      	str	r3, [r7, #32]
          break;
 800398c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	2bff      	cmp	r3, #255	; 0xff
 8003992:	d801      	bhi.n	8003998 <HAL_GPIO_Init+0xec>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	e001      	b.n	800399c <HAL_GPIO_Init+0xf0>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	3304      	adds	r3, #4
 800399c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	2bff      	cmp	r3, #255	; 0xff
 80039a2:	d802      	bhi.n	80039aa <HAL_GPIO_Init+0xfe>
 80039a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	e002      	b.n	80039b0 <HAL_GPIO_Init+0x104>
 80039aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ac:	3b08      	subs	r3, #8
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	210f      	movs	r1, #15
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	fa01 f303 	lsl.w	r3, r1, r3
 80039be:	43db      	mvns	r3, r3
 80039c0:	401a      	ands	r2, r3
 80039c2:	6a39      	ldr	r1, [r7, #32]
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	fa01 f303 	lsl.w	r3, r1, r3
 80039ca:	431a      	orrs	r2, r3
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f000 8096 	beq.w	8003b0a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80039de:	4b59      	ldr	r3, [pc, #356]	; (8003b44 <HAL_GPIO_Init+0x298>)
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	4a58      	ldr	r2, [pc, #352]	; (8003b44 <HAL_GPIO_Init+0x298>)
 80039e4:	f043 0301 	orr.w	r3, r3, #1
 80039e8:	6193      	str	r3, [r2, #24]
 80039ea:	4b56      	ldr	r3, [pc, #344]	; (8003b44 <HAL_GPIO_Init+0x298>)
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	60bb      	str	r3, [r7, #8]
 80039f4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80039f6:	4a54      	ldr	r2, [pc, #336]	; (8003b48 <HAL_GPIO_Init+0x29c>)
 80039f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fa:	089b      	lsrs	r3, r3, #2
 80039fc:	3302      	adds	r3, #2
 80039fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a02:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a06:	f003 0303 	and.w	r3, r3, #3
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	220f      	movs	r2, #15
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	43db      	mvns	r3, r3
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4013      	ands	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a4b      	ldr	r2, [pc, #300]	; (8003b4c <HAL_GPIO_Init+0x2a0>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d013      	beq.n	8003a4a <HAL_GPIO_Init+0x19e>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a4a      	ldr	r2, [pc, #296]	; (8003b50 <HAL_GPIO_Init+0x2a4>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d00d      	beq.n	8003a46 <HAL_GPIO_Init+0x19a>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a49      	ldr	r2, [pc, #292]	; (8003b54 <HAL_GPIO_Init+0x2a8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d007      	beq.n	8003a42 <HAL_GPIO_Init+0x196>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a48      	ldr	r2, [pc, #288]	; (8003b58 <HAL_GPIO_Init+0x2ac>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d101      	bne.n	8003a3e <HAL_GPIO_Init+0x192>
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e006      	b.n	8003a4c <HAL_GPIO_Init+0x1a0>
 8003a3e:	2304      	movs	r3, #4
 8003a40:	e004      	b.n	8003a4c <HAL_GPIO_Init+0x1a0>
 8003a42:	2302      	movs	r3, #2
 8003a44:	e002      	b.n	8003a4c <HAL_GPIO_Init+0x1a0>
 8003a46:	2301      	movs	r3, #1
 8003a48:	e000      	b.n	8003a4c <HAL_GPIO_Init+0x1a0>
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a4e:	f002 0203 	and.w	r2, r2, #3
 8003a52:	0092      	lsls	r2, r2, #2
 8003a54:	4093      	lsls	r3, r2
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a5c:	493a      	ldr	r1, [pc, #232]	; (8003b48 <HAL_GPIO_Init+0x29c>)
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a60:	089b      	lsrs	r3, r3, #2
 8003a62:	3302      	adds	r3, #2
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d006      	beq.n	8003a84 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a76:	4b39      	ldr	r3, [pc, #228]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	4938      	ldr	r1, [pc, #224]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	600b      	str	r3, [r1, #0]
 8003a82:	e006      	b.n	8003a92 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a84:	4b35      	ldr	r3, [pc, #212]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	43db      	mvns	r3, r3
 8003a8c:	4933      	ldr	r1, [pc, #204]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003a8e:	4013      	ands	r3, r2
 8003a90:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d006      	beq.n	8003aac <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003a9e:	4b2f      	ldr	r3, [pc, #188]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	492e      	ldr	r1, [pc, #184]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	604b      	str	r3, [r1, #4]
 8003aaa:	e006      	b.n	8003aba <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003aac:	4b2b      	ldr	r3, [pc, #172]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	43db      	mvns	r3, r3
 8003ab4:	4929      	ldr	r1, [pc, #164]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d006      	beq.n	8003ad4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ac6:	4b25      	ldr	r3, [pc, #148]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	4924      	ldr	r1, [pc, #144]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	608b      	str	r3, [r1, #8]
 8003ad2:	e006      	b.n	8003ae2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ad4:	4b21      	ldr	r3, [pc, #132]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	43db      	mvns	r3, r3
 8003adc:	491f      	ldr	r1, [pc, #124]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003ade:	4013      	ands	r3, r2
 8003ae0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d006      	beq.n	8003afc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003aee:	4b1b      	ldr	r3, [pc, #108]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003af0:	68da      	ldr	r2, [r3, #12]
 8003af2:	491a      	ldr	r1, [pc, #104]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	60cb      	str	r3, [r1, #12]
 8003afa:	e006      	b.n	8003b0a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003afc:	4b17      	ldr	r3, [pc, #92]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	43db      	mvns	r3, r3
 8003b04:	4915      	ldr	r1, [pc, #84]	; (8003b5c <HAL_GPIO_Init+0x2b0>)
 8003b06:	4013      	ands	r3, r2
 8003b08:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b16:	fa22 f303 	lsr.w	r3, r2, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f47f aed0 	bne.w	80038c0 <HAL_GPIO_Init+0x14>
  }
}
 8003b20:	bf00      	nop
 8003b22:	372c      	adds	r7, #44	; 0x2c
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bc80      	pop	{r7}
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	10210000 	.word	0x10210000
 8003b30:	10110000 	.word	0x10110000
 8003b34:	10120000 	.word	0x10120000
 8003b38:	10310000 	.word	0x10310000
 8003b3c:	10320000 	.word	0x10320000
 8003b40:	10220000 	.word	0x10220000
 8003b44:	40021000 	.word	0x40021000
 8003b48:	40010000 	.word	0x40010000
 8003b4c:	40010800 	.word	0x40010800
 8003b50:	40010c00 	.word	0x40010c00
 8003b54:	40011000 	.word	0x40011000
 8003b58:	40011400 	.word	0x40011400
 8003b5c:	40010400 	.word	0x40010400

08003b60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	460b      	mov	r3, r1
 8003b6a:	807b      	strh	r3, [r7, #2]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b70:	787b      	ldrb	r3, [r7, #1]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b76:	887a      	ldrh	r2, [r7, #2]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003b7c:	e003      	b.n	8003b86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b7e:	887b      	ldrh	r3, [r7, #2]
 8003b80:	041a      	lsls	r2, r3, #16
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	611a      	str	r2, [r3, #16]
}
 8003b86:	bf00      	nop
 8003b88:	370c      	adds	r7, #12
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bc80      	pop	{r7}
 8003b8e:	4770      	bx	lr

08003b90 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	460b      	mov	r3, r1
 8003b9a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ba2:	887a      	ldrh	r2, [r7, #2]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	041a      	lsls	r2, r3, #16
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	43d9      	mvns	r1, r3
 8003bae:	887b      	ldrh	r3, [r7, #2]
 8003bb0:	400b      	ands	r3, r1
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	611a      	str	r2, [r3, #16]
}
 8003bb8:	bf00      	nop
 8003bba:	3714      	adds	r7, #20
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bc80      	pop	{r7}
 8003bc0:	4770      	bx	lr
	...

08003bc4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	4603      	mov	r3, r0
 8003bcc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003bce:	4b08      	ldr	r3, [pc, #32]	; (8003bf0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bd0:	695a      	ldr	r2, [r3, #20]
 8003bd2:	88fb      	ldrh	r3, [r7, #6]
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d006      	beq.n	8003be8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bda:	4a05      	ldr	r2, [pc, #20]	; (8003bf0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bdc:	88fb      	ldrh	r3, [r7, #6]
 8003bde:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003be0:	88fb      	ldrh	r3, [r7, #6]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff f9f6 	bl	8002fd4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003be8:	bf00      	nop
 8003bea:	3708      	adds	r7, #8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40010400 	.word	0x40010400

08003bf4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e11f      	b.n	8003e46 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d106      	bne.n	8003c20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f7fe fef2 	bl	8002a04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2224      	movs	r2, #36	; 0x24
 8003c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0201 	bic.w	r2, r2, #1
 8003c36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c58:	f001 fd10 	bl	800567c <HAL_RCC_GetPCLK1Freq>
 8003c5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	4a7b      	ldr	r2, [pc, #492]	; (8003e50 <HAL_I2C_Init+0x25c>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d807      	bhi.n	8003c78 <HAL_I2C_Init+0x84>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4a7a      	ldr	r2, [pc, #488]	; (8003e54 <HAL_I2C_Init+0x260>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	bf94      	ite	ls
 8003c70:	2301      	movls	r3, #1
 8003c72:	2300      	movhi	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	e006      	b.n	8003c86 <HAL_I2C_Init+0x92>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	4a77      	ldr	r2, [pc, #476]	; (8003e58 <HAL_I2C_Init+0x264>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	bf94      	ite	ls
 8003c80:	2301      	movls	r3, #1
 8003c82:	2300      	movhi	r3, #0
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e0db      	b.n	8003e46 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	4a72      	ldr	r2, [pc, #456]	; (8003e5c <HAL_I2C_Init+0x268>)
 8003c92:	fba2 2303 	umull	r2, r3, r2, r3
 8003c96:	0c9b      	lsrs	r3, r3, #18
 8003c98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	4a64      	ldr	r2, [pc, #400]	; (8003e50 <HAL_I2C_Init+0x25c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d802      	bhi.n	8003cc8 <HAL_I2C_Init+0xd4>
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	e009      	b.n	8003cdc <HAL_I2C_Init+0xe8>
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003cce:	fb02 f303 	mul.w	r3, r2, r3
 8003cd2:	4a63      	ldr	r2, [pc, #396]	; (8003e60 <HAL_I2C_Init+0x26c>)
 8003cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd8:	099b      	lsrs	r3, r3, #6
 8003cda:	3301      	adds	r3, #1
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	6812      	ldr	r2, [r2, #0]
 8003ce0:	430b      	orrs	r3, r1
 8003ce2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	69db      	ldr	r3, [r3, #28]
 8003cea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003cee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	4956      	ldr	r1, [pc, #344]	; (8003e50 <HAL_I2C_Init+0x25c>)
 8003cf8:	428b      	cmp	r3, r1
 8003cfa:	d80d      	bhi.n	8003d18 <HAL_I2C_Init+0x124>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	1e59      	subs	r1, r3, #1
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d10:	2b04      	cmp	r3, #4
 8003d12:	bf38      	it	cc
 8003d14:	2304      	movcc	r3, #4
 8003d16:	e04f      	b.n	8003db8 <HAL_I2C_Init+0x1c4>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d111      	bne.n	8003d44 <HAL_I2C_Init+0x150>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	1e58      	subs	r0, r3, #1
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6859      	ldr	r1, [r3, #4]
 8003d28:	460b      	mov	r3, r1
 8003d2a:	005b      	lsls	r3, r3, #1
 8003d2c:	440b      	add	r3, r1
 8003d2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d32:	3301      	adds	r3, #1
 8003d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	bf0c      	ite	eq
 8003d3c:	2301      	moveq	r3, #1
 8003d3e:	2300      	movne	r3, #0
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	e012      	b.n	8003d6a <HAL_I2C_Init+0x176>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	1e58      	subs	r0, r3, #1
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6859      	ldr	r1, [r3, #4]
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	0099      	lsls	r1, r3, #2
 8003d54:	440b      	add	r3, r1
 8003d56:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	bf0c      	ite	eq
 8003d64:	2301      	moveq	r3, #1
 8003d66:	2300      	movne	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <HAL_I2C_Init+0x17e>
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e022      	b.n	8003db8 <HAL_I2C_Init+0x1c4>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10e      	bne.n	8003d98 <HAL_I2C_Init+0x1a4>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	1e58      	subs	r0, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6859      	ldr	r1, [r3, #4]
 8003d82:	460b      	mov	r3, r1
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	440b      	add	r3, r1
 8003d88:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d8c:	3301      	adds	r3, #1
 8003d8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d96:	e00f      	b.n	8003db8 <HAL_I2C_Init+0x1c4>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	1e58      	subs	r0, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6859      	ldr	r1, [r3, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	0099      	lsls	r1, r3, #2
 8003da8:	440b      	add	r3, r1
 8003daa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dae:	3301      	adds	r3, #1
 8003db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003db4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003db8:	6879      	ldr	r1, [r7, #4]
 8003dba:	6809      	ldr	r1, [r1, #0]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	69da      	ldr	r2, [r3, #28]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003de6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6911      	ldr	r1, [r2, #16]
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	68d2      	ldr	r2, [r2, #12]
 8003df2:	4311      	orrs	r1, r2
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6812      	ldr	r2, [r2, #0]
 8003df8:	430b      	orrs	r3, r1
 8003dfa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	695a      	ldr	r2, [r3, #20]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f042 0201 	orr.w	r2, r2, #1
 8003e26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2220      	movs	r2, #32
 8003e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	000186a0 	.word	0x000186a0
 8003e54:	001e847f 	.word	0x001e847f
 8003e58:	003d08ff 	.word	0x003d08ff
 8003e5c:	431bde83 	.word	0x431bde83
 8003e60:	10624dd3 	.word	0x10624dd3

08003e64 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b088      	sub	sp, #32
 8003e68:	af02      	add	r7, sp, #8
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	607a      	str	r2, [r7, #4]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	460b      	mov	r3, r1
 8003e72:	817b      	strh	r3, [r7, #10]
 8003e74:	4613      	mov	r3, r2
 8003e76:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e78:	f7ff fb68 	bl	800354c <HAL_GetTick>
 8003e7c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b20      	cmp	r3, #32
 8003e88:	f040 80e0 	bne.w	800404c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	2319      	movs	r3, #25
 8003e92:	2201      	movs	r2, #1
 8003e94:	4970      	ldr	r1, [pc, #448]	; (8004058 <HAL_I2C_Master_Transmit+0x1f4>)
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 fe3e 	bl	8004b18 <I2C_WaitOnFlagUntilTimeout>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e0d3      	b.n	800404e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d101      	bne.n	8003eb4 <HAL_I2C_Master_Transmit+0x50>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	e0cc      	b.n	800404e <HAL_I2C_Master_Transmit+0x1ea>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d007      	beq.n	8003eda <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f042 0201 	orr.w	r2, r2, #1
 8003ed8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ee8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2221      	movs	r2, #33	; 0x21
 8003eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2210      	movs	r2, #16
 8003ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	893a      	ldrh	r2, [r7, #8]
 8003f0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f10:	b29a      	uxth	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	4a50      	ldr	r2, [pc, #320]	; (800405c <HAL_I2C_Master_Transmit+0x1f8>)
 8003f1a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f1c:	8979      	ldrh	r1, [r7, #10]
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	6a3a      	ldr	r2, [r7, #32]
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f000 fbf8 	bl	8004718 <I2C_MasterRequestWrite>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d001      	beq.n	8003f32 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e08d      	b.n	800404e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f32:	2300      	movs	r3, #0
 8003f34:	613b      	str	r3, [r7, #16]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	613b      	str	r3, [r7, #16]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	613b      	str	r3, [r7, #16]
 8003f46:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f48:	e066      	b.n	8004018 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	6a39      	ldr	r1, [r7, #32]
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 feb8 	bl	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00d      	beq.n	8003f76 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	2b04      	cmp	r3, #4
 8003f60:	d107      	bne.n	8003f72 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e06b      	b.n	800404e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7a:	781a      	ldrb	r2, [r3, #0]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f86:	1c5a      	adds	r2, r3, #1
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	3b01      	subs	r3, #1
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	f003 0304 	and.w	r3, r3, #4
 8003fb0:	2b04      	cmp	r3, #4
 8003fb2:	d11b      	bne.n	8003fec <HAL_I2C_Master_Transmit+0x188>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d017      	beq.n	8003fec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc0:	781a      	ldrb	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fcc:	1c5a      	adds	r2, r3, #1
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	6a39      	ldr	r1, [r7, #32]
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f000 fea8 	bl	8004d46 <I2C_WaitOnBTFFlagUntilTimeout>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d00d      	beq.n	8004018 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004000:	2b04      	cmp	r3, #4
 8004002:	d107      	bne.n	8004014 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004012:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e01a      	b.n	800404e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800401c:	2b00      	cmp	r3, #0
 800401e:	d194      	bne.n	8003f4a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800402e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004048:	2300      	movs	r3, #0
 800404a:	e000      	b.n	800404e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800404c:	2302      	movs	r3, #2
  }
}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	00100002 	.word	0x00100002
 800405c:	ffff0000 	.word	0xffff0000

08004060 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b088      	sub	sp, #32
 8004064:	af02      	add	r7, sp, #8
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	4608      	mov	r0, r1
 800406a:	4611      	mov	r1, r2
 800406c:	461a      	mov	r2, r3
 800406e:	4603      	mov	r3, r0
 8004070:	817b      	strh	r3, [r7, #10]
 8004072:	460b      	mov	r3, r1
 8004074:	813b      	strh	r3, [r7, #8]
 8004076:	4613      	mov	r3, r2
 8004078:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800407a:	f7ff fa67 	bl	800354c <HAL_GetTick>
 800407e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2b20      	cmp	r3, #32
 800408a:	f040 80d9 	bne.w	8004240 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	2319      	movs	r3, #25
 8004094:	2201      	movs	r2, #1
 8004096:	496d      	ldr	r1, [pc, #436]	; (800424c <HAL_I2C_Mem_Write+0x1ec>)
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 fd3d 	bl	8004b18 <I2C_WaitOnFlagUntilTimeout>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80040a4:	2302      	movs	r3, #2
 80040a6:	e0cc      	b.n	8004242 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d101      	bne.n	80040b6 <HAL_I2C_Mem_Write+0x56>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e0c5      	b.n	8004242 <HAL_I2C_Mem_Write+0x1e2>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d007      	beq.n	80040dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f042 0201 	orr.w	r2, r2, #1
 80040da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2221      	movs	r2, #33	; 0x21
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2240      	movs	r2, #64	; 0x40
 80040f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6a3a      	ldr	r2, [r7, #32]
 8004106:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800410c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004112:	b29a      	uxth	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	4a4d      	ldr	r2, [pc, #308]	; (8004250 <HAL_I2C_Mem_Write+0x1f0>)
 800411c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800411e:	88f8      	ldrh	r0, [r7, #6]
 8004120:	893a      	ldrh	r2, [r7, #8]
 8004122:	8979      	ldrh	r1, [r7, #10]
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	9301      	str	r3, [sp, #4]
 8004128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	4603      	mov	r3, r0
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 fb74 	bl	800481c <I2C_RequestMemoryWrite>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d052      	beq.n	80041e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e081      	b.n	8004242 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800413e:	697a      	ldr	r2, [r7, #20]
 8004140:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 fdbe 	bl	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00d      	beq.n	800416a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004152:	2b04      	cmp	r3, #4
 8004154:	d107      	bne.n	8004166 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004164:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e06b      	b.n	8004242 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416e:	781a      	ldrb	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417a:	1c5a      	adds	r2, r3, #1
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004184:	3b01      	subs	r3, #1
 8004186:	b29a      	uxth	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004190:	b29b      	uxth	r3, r3
 8004192:	3b01      	subs	r3, #1
 8004194:	b29a      	uxth	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	f003 0304 	and.w	r3, r3, #4
 80041a4:	2b04      	cmp	r3, #4
 80041a6:	d11b      	bne.n	80041e0 <HAL_I2C_Mem_Write+0x180>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d017      	beq.n	80041e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b4:	781a      	ldrb	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	3b01      	subs	r3, #1
 80041da:	b29a      	uxth	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1aa      	bne.n	800413e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f000 fdaa 	bl	8004d46 <I2C_WaitOnBTFFlagUntilTimeout>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00d      	beq.n	8004214 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fc:	2b04      	cmp	r3, #4
 80041fe:	d107      	bne.n	8004210 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800420e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e016      	b.n	8004242 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004222:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2220      	movs	r2, #32
 8004228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	e000      	b.n	8004242 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004240:	2302      	movs	r3, #2
  }
}
 8004242:	4618      	mov	r0, r3
 8004244:	3718      	adds	r7, #24
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	00100002 	.word	0x00100002
 8004250:	ffff0000 	.word	0xffff0000

08004254 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b08c      	sub	sp, #48	; 0x30
 8004258:	af02      	add	r7, sp, #8
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	4608      	mov	r0, r1
 800425e:	4611      	mov	r1, r2
 8004260:	461a      	mov	r2, r3
 8004262:	4603      	mov	r3, r0
 8004264:	817b      	strh	r3, [r7, #10]
 8004266:	460b      	mov	r3, r1
 8004268:	813b      	strh	r3, [r7, #8]
 800426a:	4613      	mov	r3, r2
 800426c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800426e:	2300      	movs	r3, #0
 8004270:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004272:	f7ff f96b 	bl	800354c <HAL_GetTick>
 8004276:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800427e:	b2db      	uxtb	r3, r3
 8004280:	2b20      	cmp	r3, #32
 8004282:	f040 823d 	bne.w	8004700 <HAL_I2C_Mem_Read+0x4ac>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004288:	9300      	str	r3, [sp, #0]
 800428a:	2319      	movs	r3, #25
 800428c:	2201      	movs	r2, #1
 800428e:	4981      	ldr	r1, [pc, #516]	; (8004494 <HAL_I2C_Mem_Read+0x240>)
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f000 fc41 	bl	8004b18 <I2C_WaitOnFlagUntilTimeout>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d001      	beq.n	80042a0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800429c:	2302      	movs	r3, #2
 800429e:	e230      	b.n	8004702 <HAL_I2C_Mem_Read+0x4ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d101      	bne.n	80042ae <HAL_I2C_Mem_Read+0x5a>
 80042aa:	2302      	movs	r3, #2
 80042ac:	e229      	b.n	8004702 <HAL_I2C_Mem_Read+0x4ae>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d007      	beq.n	80042d4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2222      	movs	r2, #34	; 0x22
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2240      	movs	r2, #64	; 0x40
 80042f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004304:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4a61      	ldr	r2, [pc, #388]	; (8004498 <HAL_I2C_Mem_Read+0x244>)
 8004314:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004316:	88f8      	ldrh	r0, [r7, #6]
 8004318:	893a      	ldrh	r2, [r7, #8]
 800431a:	8979      	ldrh	r1, [r7, #10]
 800431c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431e:	9301      	str	r3, [sp, #4]
 8004320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	4603      	mov	r3, r0
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f000 fb0e 	bl	8004948 <I2C_RequestMemoryRead>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e1e5      	b.n	8004702 <HAL_I2C_Mem_Read+0x4ae>
    }

    if (hi2c->XferSize == 0U)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800433a:	2b00      	cmp	r3, #0
 800433c:	d113      	bne.n	8004366 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	61fb      	str	r3, [r7, #28]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	61fb      	str	r3, [r7, #28]
 8004352:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004362:	601a      	str	r2, [r3, #0]
 8004364:	e1b9      	b.n	80046da <HAL_I2C_Mem_Read+0x486>
    }
    else if (hi2c->XferSize == 1U)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800436a:	2b01      	cmp	r3, #1
 800436c:	d11d      	bne.n	80043aa <HAL_I2C_Mem_Read+0x156>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800437c:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800437e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004380:	2300      	movs	r3, #0
 8004382:	61bb      	str	r3, [r7, #24]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	61bb      	str	r3, [r7, #24]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	61bb      	str	r3, [r7, #24]
 8004394:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043a4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80043a6:	b662      	cpsie	i
 80043a8:	e197      	b.n	80046da <HAL_I2C_Mem_Read+0x486>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d11d      	bne.n	80043ee <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80043c2:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043c4:	2300      	movs	r3, #0
 80043c6:	617b      	str	r3, [r7, #20]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	617b      	str	r3, [r7, #20]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	617b      	str	r3, [r7, #20]
 80043d8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043e8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80043ea:	b662      	cpsie	i
 80043ec:	e175      	b.n	80046da <HAL_I2C_Mem_Read+0x486>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043fc:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043fe:	2300      	movs	r3, #0
 8004400:	613b      	str	r3, [r7, #16]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	695b      	ldr	r3, [r3, #20]
 8004408:	613b      	str	r3, [r7, #16]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	613b      	str	r3, [r7, #16]
 8004412:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004414:	e161      	b.n	80046da <HAL_I2C_Mem_Read+0x486>
    {
      if (hi2c->XferSize <= 3U)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800441a:	2b03      	cmp	r3, #3
 800441c:	f200 811a 	bhi.w	8004654 <HAL_I2C_Mem_Read+0x400>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004424:	2b01      	cmp	r3, #1
 8004426:	d123      	bne.n	8004470 <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004428:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800442a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800442c:	68f8      	ldr	r0, [r7, #12]
 800442e:	f000 fccb 	bl	8004dc8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d001      	beq.n	800443c <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e162      	b.n	8004702 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	691a      	ldr	r2, [r3, #16]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004446:	b2d2      	uxtb	r2, r2
 8004448:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444e:	1c5a      	adds	r2, r3, #1
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004458:	3b01      	subs	r3, #1
 800445a:	b29a      	uxth	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004464:	b29b      	uxth	r3, r3
 8004466:	3b01      	subs	r3, #1
 8004468:	b29a      	uxth	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800446e:	e134      	b.n	80046da <HAL_I2C_Mem_Read+0x486>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004474:	2b02      	cmp	r3, #2
 8004476:	d150      	bne.n	800451a <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800447e:	2200      	movs	r2, #0
 8004480:	4906      	ldr	r1, [pc, #24]	; (800449c <HAL_I2C_Mem_Read+0x248>)
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f000 fb48 	bl	8004b18 <I2C_WaitOnFlagUntilTimeout>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d008      	beq.n	80044a0 <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e137      	b.n	8004702 <HAL_I2C_Mem_Read+0x4ae>
 8004492:	bf00      	nop
 8004494:	00100002 	.word	0x00100002
 8004498:	ffff0000 	.word	0xffff0000
 800449c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80044a0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044b0:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	691a      	ldr	r2, [r3, #16]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044bc:	b2d2      	uxtb	r2, r2
 80044be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c4:	1c5a      	adds	r2, r3, #1
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ce:	3b01      	subs	r3, #1
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044da:	b29b      	uxth	r3, r3
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29a      	uxth	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80044e4:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	691a      	ldr	r2, [r3, #16]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f0:	b2d2      	uxtb	r2, r2
 80044f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004502:	3b01      	subs	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800450e:	b29b      	uxth	r3, r3
 8004510:	3b01      	subs	r3, #1
 8004512:	b29a      	uxth	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004518:	e0df      	b.n	80046da <HAL_I2C_Mem_Read+0x486>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451c:	9300      	str	r3, [sp, #0]
 800451e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004520:	2200      	movs	r2, #0
 8004522:	497a      	ldr	r1, [pc, #488]	; (800470c <HAL_I2C_Mem_Read+0x4b8>)
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f000 faf7 	bl	8004b18 <I2C_WaitOnFlagUntilTimeout>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d001      	beq.n	8004534 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e0e6      	b.n	8004702 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004542:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004544:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	691a      	ldr	r2, [r3, #16]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004550:	b2d2      	uxtb	r2, r2
 8004552:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004558:	1c5a      	adds	r2, r3, #1
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004562:	3b01      	subs	r3, #1
 8004564:	b29a      	uxth	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800456e:	b29b      	uxth	r3, r3
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004578:	4b65      	ldr	r3, [pc, #404]	; (8004710 <HAL_I2C_Mem_Read+0x4bc>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	08db      	lsrs	r3, r3, #3
 800457e:	4a65      	ldr	r2, [pc, #404]	; (8004714 <HAL_I2C_Mem_Read+0x4c0>)
 8004580:	fba2 2303 	umull	r2, r3, r2, r3
 8004584:	0a1a      	lsrs	r2, r3, #8
 8004586:	4613      	mov	r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	4413      	add	r3, r2
 800458c:	00da      	lsls	r2, r3, #3
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	3b01      	subs	r3, #1
 8004596:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004598:	6a3b      	ldr	r3, [r7, #32]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d117      	bne.n	80045ce <HAL_I2C_Mem_Read+0x37a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2220      	movs	r2, #32
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b8:	f043 0220 	orr.w	r2, r3, #32
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80045c0:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e099      	b.n	8004702 <HAL_I2C_Mem_Read+0x4ae>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	f003 0304 	and.w	r3, r3, #4
 80045d8:	2b04      	cmp	r3, #4
 80045da:	d1da      	bne.n	8004592 <HAL_I2C_Mem_Read+0x33e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	691a      	ldr	r2, [r3, #16]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f6:	b2d2      	uxtb	r2, r2
 80045f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fe:	1c5a      	adds	r2, r3, #1
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004608:	3b01      	subs	r3, #1
 800460a:	b29a      	uxth	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004614:	b29b      	uxth	r3, r3
 8004616:	3b01      	subs	r3, #1
 8004618:	b29a      	uxth	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800461e:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	691a      	ldr	r2, [r3, #16]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	1c5a      	adds	r2, r3, #1
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800463c:	3b01      	subs	r3, #1
 800463e:	b29a      	uxth	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004648:	b29b      	uxth	r3, r3
 800464a:	3b01      	subs	r3, #1
 800464c:	b29a      	uxth	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004652:	e042      	b.n	80046da <HAL_I2C_Mem_Read+0x486>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004654:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004656:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f000 fbb5 	bl	8004dc8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <HAL_I2C_Mem_Read+0x414>
        {
          return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e04c      	b.n	8004702 <HAL_I2C_Mem_Read+0x4ae>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	691a      	ldr	r2, [r3, #16]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004672:	b2d2      	uxtb	r2, r2
 8004674:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467a:	1c5a      	adds	r2, r3, #1
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004684:	3b01      	subs	r3, #1
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004690:	b29b      	uxth	r3, r3
 8004692:	3b01      	subs	r3, #1
 8004694:	b29a      	uxth	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	f003 0304 	and.w	r3, r3, #4
 80046a4:	2b04      	cmp	r3, #4
 80046a6:	d118      	bne.n	80046da <HAL_I2C_Mem_Read+0x486>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	691a      	ldr	r2, [r3, #16]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b2:	b2d2      	uxtb	r2, r2
 80046b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ba:	1c5a      	adds	r2, r3, #1
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046c4:	3b01      	subs	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	3b01      	subs	r3, #1
 80046d4:	b29a      	uxth	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046de:	2b00      	cmp	r3, #0
 80046e0:	f47f ae99 	bne.w	8004416 <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80046fc:	2300      	movs	r3, #0
 80046fe:	e000      	b.n	8004702 <HAL_I2C_Mem_Read+0x4ae>
  }
  else
  {
    return HAL_BUSY;
 8004700:	2302      	movs	r3, #2
  }
}
 8004702:	4618      	mov	r0, r3
 8004704:	3728      	adds	r7, #40	; 0x28
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	00010004 	.word	0x00010004
 8004710:	20000048 	.word	0x20000048
 8004714:	14f8b589 	.word	0x14f8b589

08004718 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b088      	sub	sp, #32
 800471c:	af02      	add	r7, sp, #8
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	607a      	str	r2, [r7, #4]
 8004722:	603b      	str	r3, [r7, #0]
 8004724:	460b      	mov	r3, r1
 8004726:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	2b08      	cmp	r3, #8
 8004732:	d006      	beq.n	8004742 <I2C_MasterRequestWrite+0x2a>
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d003      	beq.n	8004742 <I2C_MasterRequestWrite+0x2a>
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004740:	d108      	bne.n	8004754 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004750:	601a      	str	r2, [r3, #0]
 8004752:	e00b      	b.n	800476c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004758:	2b12      	cmp	r3, #18
 800475a:	d107      	bne.n	800476c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800476a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 f9cd 	bl	8004b18 <I2C_WaitOnFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00d      	beq.n	80047a0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800478e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004792:	d103      	bne.n	800479c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f44f 7200 	mov.w	r2, #512	; 0x200
 800479a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e035      	b.n	800480c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047a8:	d108      	bne.n	80047bc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047aa:	897b      	ldrh	r3, [r7, #10]
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	461a      	mov	r2, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80047b8:	611a      	str	r2, [r3, #16]
 80047ba:	e01b      	b.n	80047f4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80047bc:	897b      	ldrh	r3, [r7, #10]
 80047be:	11db      	asrs	r3, r3, #7
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	f003 0306 	and.w	r3, r3, #6
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	f063 030f 	orn	r3, r3, #15
 80047cc:	b2da      	uxtb	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	490e      	ldr	r1, [pc, #56]	; (8004814 <I2C_MasterRequestWrite+0xfc>)
 80047da:	68f8      	ldr	r0, [r7, #12]
 80047dc:	f000 f9f3 	bl	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d001      	beq.n	80047ea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e010      	b.n	800480c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80047ea:	897b      	ldrh	r3, [r7, #10]
 80047ec:	b2da      	uxtb	r2, r3
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	4907      	ldr	r1, [pc, #28]	; (8004818 <I2C_MasterRequestWrite+0x100>)
 80047fa:	68f8      	ldr	r0, [r7, #12]
 80047fc:	f000 f9e3 	bl	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d001      	beq.n	800480a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e000      	b.n	800480c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	3718      	adds	r7, #24
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	00010008 	.word	0x00010008
 8004818:	00010002 	.word	0x00010002

0800481c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b088      	sub	sp, #32
 8004820:	af02      	add	r7, sp, #8
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	4608      	mov	r0, r1
 8004826:	4611      	mov	r1, r2
 8004828:	461a      	mov	r2, r3
 800482a:	4603      	mov	r3, r0
 800482c:	817b      	strh	r3, [r7, #10]
 800482e:	460b      	mov	r3, r1
 8004830:	813b      	strh	r3, [r7, #8]
 8004832:	4613      	mov	r3, r2
 8004834:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004844:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	6a3b      	ldr	r3, [r7, #32]
 800484c:	2200      	movs	r2, #0
 800484e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 f960 	bl	8004b18 <I2C_WaitOnFlagUntilTimeout>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00d      	beq.n	800487a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004868:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800486c:	d103      	bne.n	8004876 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004874:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e05f      	b.n	800493a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800487a:	897b      	ldrh	r3, [r7, #10]
 800487c:	b2db      	uxtb	r3, r3
 800487e:	461a      	mov	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004888:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800488a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488c:	6a3a      	ldr	r2, [r7, #32]
 800488e:	492d      	ldr	r1, [pc, #180]	; (8004944 <I2C_RequestMemoryWrite+0x128>)
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f000 f998 	bl	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d001      	beq.n	80048a0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e04c      	b.n	800493a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048a0:	2300      	movs	r3, #0
 80048a2:	617b      	str	r3, [r7, #20]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	617b      	str	r3, [r7, #20]
 80048b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048b8:	6a39      	ldr	r1, [r7, #32]
 80048ba:	68f8      	ldr	r0, [r7, #12]
 80048bc:	f000 fa02 	bl	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00d      	beq.n	80048e2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	d107      	bne.n	80048de <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e02b      	b.n	800493a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048e2:	88fb      	ldrh	r3, [r7, #6]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d105      	bne.n	80048f4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048e8:	893b      	ldrh	r3, [r7, #8]
 80048ea:	b2da      	uxtb	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	611a      	str	r2, [r3, #16]
 80048f2:	e021      	b.n	8004938 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80048f4:	893b      	ldrh	r3, [r7, #8]
 80048f6:	0a1b      	lsrs	r3, r3, #8
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	b2da      	uxtb	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004904:	6a39      	ldr	r1, [r7, #32]
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	f000 f9dc 	bl	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00d      	beq.n	800492e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	2b04      	cmp	r3, #4
 8004918:	d107      	bne.n	800492a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004928:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e005      	b.n	800493a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800492e:	893b      	ldrh	r3, [r7, #8]
 8004930:	b2da      	uxtb	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3718      	adds	r7, #24
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	00010002 	.word	0x00010002

08004948 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af02      	add	r7, sp, #8
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	4608      	mov	r0, r1
 8004952:	4611      	mov	r1, r2
 8004954:	461a      	mov	r2, r3
 8004956:	4603      	mov	r3, r0
 8004958:	817b      	strh	r3, [r7, #10]
 800495a:	460b      	mov	r3, r1
 800495c:	813b      	strh	r3, [r7, #8]
 800495e:	4613      	mov	r3, r2
 8004960:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004970:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004980:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	6a3b      	ldr	r3, [r7, #32]
 8004988:	2200      	movs	r2, #0
 800498a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f000 f8c2 	bl	8004b18 <I2C_WaitOnFlagUntilTimeout>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d00d      	beq.n	80049b6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049a8:	d103      	bne.n	80049b2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e0aa      	b.n	8004b0c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049b6:	897b      	ldrh	r3, [r7, #10]
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	461a      	mov	r2, r3
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80049c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c8:	6a3a      	ldr	r2, [r7, #32]
 80049ca:	4952      	ldr	r1, [pc, #328]	; (8004b14 <I2C_RequestMemoryRead+0x1cc>)
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f000 f8fa 	bl	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e097      	b.n	8004b0c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049dc:	2300      	movs	r3, #0
 80049de:	617b      	str	r3, [r7, #20]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	617b      	str	r3, [r7, #20]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	617b      	str	r3, [r7, #20]
 80049f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049f4:	6a39      	ldr	r1, [r7, #32]
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f964 	bl	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00d      	beq.n	8004a1e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a06:	2b04      	cmp	r3, #4
 8004a08:	d107      	bne.n	8004a1a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a18:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e076      	b.n	8004b0c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a1e:	88fb      	ldrh	r3, [r7, #6]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d105      	bne.n	8004a30 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a24:	893b      	ldrh	r3, [r7, #8]
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	611a      	str	r2, [r3, #16]
 8004a2e:	e021      	b.n	8004a74 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004a30:	893b      	ldrh	r3, [r7, #8]
 8004a32:	0a1b      	lsrs	r3, r3, #8
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a40:	6a39      	ldr	r1, [r7, #32]
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f000 f93e 	bl	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00d      	beq.n	8004a6a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a52:	2b04      	cmp	r3, #4
 8004a54:	d107      	bne.n	8004a66 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a64:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e050      	b.n	8004b0c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a6a:	893b      	ldrh	r3, [r7, #8]
 8004a6c:	b2da      	uxtb	r2, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a76:	6a39      	ldr	r1, [r7, #32]
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 f923 	bl	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00d      	beq.n	8004aa0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a88:	2b04      	cmp	r3, #4
 8004a8a:	d107      	bne.n	8004a9c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a9a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e035      	b.n	8004b0c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004aae:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab2:	9300      	str	r3, [sp, #0]
 8004ab4:	6a3b      	ldr	r3, [r7, #32]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 f82b 	bl	8004b18 <I2C_WaitOnFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00d      	beq.n	8004ae4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ad6:	d103      	bne.n	8004ae0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ade:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e013      	b.n	8004b0c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004ae4:	897b      	ldrh	r3, [r7, #10]
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	f043 0301 	orr.w	r3, r3, #1
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af6:	6a3a      	ldr	r2, [r7, #32]
 8004af8:	4906      	ldr	r1, [pc, #24]	; (8004b14 <I2C_RequestMemoryRead+0x1cc>)
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f000 f863 	bl	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d001      	beq.n	8004b0a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e000      	b.n	8004b0c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3718      	adds	r7, #24
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	00010002 	.word	0x00010002

08004b18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	603b      	str	r3, [r7, #0]
 8004b24:	4613      	mov	r3, r2
 8004b26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b28:	e025      	b.n	8004b76 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b30:	d021      	beq.n	8004b76 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b32:	f7fe fd0b 	bl	800354c <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d302      	bcc.n	8004b48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d116      	bne.n	8004b76 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2220      	movs	r2, #32
 8004b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b62:	f043 0220 	orr.w	r2, r3, #32
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e023      	b.n	8004bbe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	0c1b      	lsrs	r3, r3, #16
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d10d      	bne.n	8004b9c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	43da      	mvns	r2, r3
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	bf0c      	ite	eq
 8004b92:	2301      	moveq	r3, #1
 8004b94:	2300      	movne	r3, #0
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	461a      	mov	r2, r3
 8004b9a:	e00c      	b.n	8004bb6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	43da      	mvns	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	bf0c      	ite	eq
 8004bae:	2301      	moveq	r3, #1
 8004bb0:	2300      	movne	r3, #0
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d0b6      	beq.n	8004b2a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b084      	sub	sp, #16
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	60f8      	str	r0, [r7, #12]
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	607a      	str	r2, [r7, #4]
 8004bd2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bd4:	e051      	b.n	8004c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004be4:	d123      	bne.n	8004c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bf4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004bfe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2220      	movs	r2, #32
 8004c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1a:	f043 0204 	orr.w	r2, r3, #4
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e046      	b.n	8004cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c34:	d021      	beq.n	8004c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c36:	f7fe fc89 	bl	800354c <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d302      	bcc.n	8004c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d116      	bne.n	8004c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2220      	movs	r2, #32
 8004c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c66:	f043 0220 	orr.w	r2, r3, #32
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e020      	b.n	8004cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	0c1b      	lsrs	r3, r3, #16
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d10c      	bne.n	8004c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	43da      	mvns	r2, r3
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	4013      	ands	r3, r2
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	bf14      	ite	ne
 8004c96:	2301      	movne	r3, #1
 8004c98:	2300      	moveq	r3, #0
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	e00b      	b.n	8004cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	43da      	mvns	r2, r3
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	4013      	ands	r3, r2
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	bf14      	ite	ne
 8004cb0:	2301      	movne	r3, #1
 8004cb2:	2300      	moveq	r3, #0
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d18d      	bne.n	8004bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3710      	adds	r7, #16
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cd0:	e02d      	b.n	8004d2e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 f8ce 	bl	8004e74 <I2C_IsAcknowledgeFailed>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e02d      	b.n	8004d3e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce8:	d021      	beq.n	8004d2e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cea:	f7fe fc2f 	bl	800354c <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d302      	bcc.n	8004d00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d116      	bne.n	8004d2e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1a:	f043 0220 	orr.w	r2, r3, #32
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e007      	b.n	8004d3e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d38:	2b80      	cmp	r3, #128	; 0x80
 8004d3a:	d1ca      	bne.n	8004cd2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b084      	sub	sp, #16
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	60f8      	str	r0, [r7, #12]
 8004d4e:	60b9      	str	r1, [r7, #8]
 8004d50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d52:	e02d      	b.n	8004db0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	f000 f88d 	bl	8004e74 <I2C_IsAcknowledgeFailed>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d001      	beq.n	8004d64 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e02d      	b.n	8004dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6a:	d021      	beq.n	8004db0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d6c:	f7fe fbee 	bl	800354c <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d302      	bcc.n	8004d82 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d116      	bne.n	8004db0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9c:	f043 0220 	orr.w	r2, r3, #32
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e007      	b.n	8004dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	f003 0304 	and.w	r3, r3, #4
 8004dba:	2b04      	cmp	r3, #4
 8004dbc:	d1ca      	bne.n	8004d54 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004dd4:	e042      	b.n	8004e5c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	f003 0310 	and.w	r3, r3, #16
 8004de0:	2b10      	cmp	r3, #16
 8004de2:	d119      	bne.n	8004e18 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f06f 0210 	mvn.w	r2, #16
 8004dec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2220      	movs	r2, #32
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e029      	b.n	8004e6c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e18:	f7fe fb98 	bl	800354c <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	68ba      	ldr	r2, [r7, #8]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d302      	bcc.n	8004e2e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d116      	bne.n	8004e5c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2220      	movs	r2, #32
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e48:	f043 0220 	orr.w	r2, r3, #32
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e007      	b.n	8004e6c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e66:	2b40      	cmp	r3, #64	; 0x40
 8004e68:	d1b5      	bne.n	8004dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3710      	adds	r7, #16
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e8a:	d11b      	bne.n	8004ec4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e94:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb0:	f043 0204 	orr.w	r2, r3, #4
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e000      	b.n	8004ec6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bc80      	pop	{r7}
 8004ece:	4770      	bx	lr

08004ed0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b086      	sub	sp, #24
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e26c      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0301 	and.w	r3, r3, #1
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	f000 8087 	beq.w	8004ffe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ef0:	4b92      	ldr	r3, [pc, #584]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 030c 	and.w	r3, r3, #12
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d00c      	beq.n	8004f16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004efc:	4b8f      	ldr	r3, [pc, #572]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f003 030c 	and.w	r3, r3, #12
 8004f04:	2b08      	cmp	r3, #8
 8004f06:	d112      	bne.n	8004f2e <HAL_RCC_OscConfig+0x5e>
 8004f08:	4b8c      	ldr	r3, [pc, #560]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f14:	d10b      	bne.n	8004f2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f16:	4b89      	ldr	r3, [pc, #548]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d06c      	beq.n	8004ffc <HAL_RCC_OscConfig+0x12c>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d168      	bne.n	8004ffc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e246      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f36:	d106      	bne.n	8004f46 <HAL_RCC_OscConfig+0x76>
 8004f38:	4b80      	ldr	r3, [pc, #512]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a7f      	ldr	r2, [pc, #508]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f42:	6013      	str	r3, [r2, #0]
 8004f44:	e02e      	b.n	8004fa4 <HAL_RCC_OscConfig+0xd4>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10c      	bne.n	8004f68 <HAL_RCC_OscConfig+0x98>
 8004f4e:	4b7b      	ldr	r3, [pc, #492]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a7a      	ldr	r2, [pc, #488]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f58:	6013      	str	r3, [r2, #0]
 8004f5a:	4b78      	ldr	r3, [pc, #480]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a77      	ldr	r2, [pc, #476]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f64:	6013      	str	r3, [r2, #0]
 8004f66:	e01d      	b.n	8004fa4 <HAL_RCC_OscConfig+0xd4>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f70:	d10c      	bne.n	8004f8c <HAL_RCC_OscConfig+0xbc>
 8004f72:	4b72      	ldr	r3, [pc, #456]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a71      	ldr	r2, [pc, #452]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	4b6f      	ldr	r3, [pc, #444]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a6e      	ldr	r2, [pc, #440]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f88:	6013      	str	r3, [r2, #0]
 8004f8a:	e00b      	b.n	8004fa4 <HAL_RCC_OscConfig+0xd4>
 8004f8c:	4b6b      	ldr	r3, [pc, #428]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a6a      	ldr	r2, [pc, #424]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f96:	6013      	str	r3, [r2, #0]
 8004f98:	4b68      	ldr	r3, [pc, #416]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a67      	ldr	r2, [pc, #412]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004f9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fa2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d013      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fac:	f7fe face 	bl	800354c <HAL_GetTick>
 8004fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fb2:	e008      	b.n	8004fc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fb4:	f7fe faca 	bl	800354c <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b64      	cmp	r3, #100	; 0x64
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e1fa      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fc6:	4b5d      	ldr	r3, [pc, #372]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d0f0      	beq.n	8004fb4 <HAL_RCC_OscConfig+0xe4>
 8004fd2:	e014      	b.n	8004ffe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fd4:	f7fe faba 	bl	800354c <HAL_GetTick>
 8004fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fda:	e008      	b.n	8004fee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fdc:	f7fe fab6 	bl	800354c <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b64      	cmp	r3, #100	; 0x64
 8004fe8:	d901      	bls.n	8004fee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e1e6      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fee:	4b53      	ldr	r3, [pc, #332]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1f0      	bne.n	8004fdc <HAL_RCC_OscConfig+0x10c>
 8004ffa:	e000      	b.n	8004ffe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ffc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0302 	and.w	r3, r3, #2
 8005006:	2b00      	cmp	r3, #0
 8005008:	d063      	beq.n	80050d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800500a:	4b4c      	ldr	r3, [pc, #304]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f003 030c 	and.w	r3, r3, #12
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00b      	beq.n	800502e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005016:	4b49      	ldr	r3, [pc, #292]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f003 030c 	and.w	r3, r3, #12
 800501e:	2b08      	cmp	r3, #8
 8005020:	d11c      	bne.n	800505c <HAL_RCC_OscConfig+0x18c>
 8005022:	4b46      	ldr	r3, [pc, #280]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d116      	bne.n	800505c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800502e:	4b43      	ldr	r3, [pc, #268]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	2b00      	cmp	r3, #0
 8005038:	d005      	beq.n	8005046 <HAL_RCC_OscConfig+0x176>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d001      	beq.n	8005046 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e1ba      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005046:	4b3d      	ldr	r3, [pc, #244]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	00db      	lsls	r3, r3, #3
 8005054:	4939      	ldr	r1, [pc, #228]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8005056:	4313      	orrs	r3, r2
 8005058:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800505a:	e03a      	b.n	80050d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d020      	beq.n	80050a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005064:	4b36      	ldr	r3, [pc, #216]	; (8005140 <HAL_RCC_OscConfig+0x270>)
 8005066:	2201      	movs	r2, #1
 8005068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800506a:	f7fe fa6f 	bl	800354c <HAL_GetTick>
 800506e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005070:	e008      	b.n	8005084 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005072:	f7fe fa6b 	bl	800354c <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	2b02      	cmp	r3, #2
 800507e:	d901      	bls.n	8005084 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	e19b      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005084:	4b2d      	ldr	r3, [pc, #180]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d0f0      	beq.n	8005072 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005090:	4b2a      	ldr	r3, [pc, #168]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	695b      	ldr	r3, [r3, #20]
 800509c:	00db      	lsls	r3, r3, #3
 800509e:	4927      	ldr	r1, [pc, #156]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	600b      	str	r3, [r1, #0]
 80050a4:	e015      	b.n	80050d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050a6:	4b26      	ldr	r3, [pc, #152]	; (8005140 <HAL_RCC_OscConfig+0x270>)
 80050a8:	2200      	movs	r2, #0
 80050aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ac:	f7fe fa4e 	bl	800354c <HAL_GetTick>
 80050b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050b2:	e008      	b.n	80050c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050b4:	f7fe fa4a 	bl	800354c <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e17a      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050c6:	4b1d      	ldr	r3, [pc, #116]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0302 	and.w	r3, r3, #2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1f0      	bne.n	80050b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 0308 	and.w	r3, r3, #8
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d03a      	beq.n	8005154 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d019      	beq.n	800511a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050e6:	4b17      	ldr	r3, [pc, #92]	; (8005144 <HAL_RCC_OscConfig+0x274>)
 80050e8:	2201      	movs	r2, #1
 80050ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050ec:	f7fe fa2e 	bl	800354c <HAL_GetTick>
 80050f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f2:	e008      	b.n	8005106 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050f4:	f7fe fa2a 	bl	800354c <HAL_GetTick>
 80050f8:	4602      	mov	r2, r0
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e15a      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005106:	4b0d      	ldr	r3, [pc, #52]	; (800513c <HAL_RCC_OscConfig+0x26c>)
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d0f0      	beq.n	80050f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005112:	2001      	movs	r0, #1
 8005114:	f000 fada 	bl	80056cc <RCC_Delay>
 8005118:	e01c      	b.n	8005154 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800511a:	4b0a      	ldr	r3, [pc, #40]	; (8005144 <HAL_RCC_OscConfig+0x274>)
 800511c:	2200      	movs	r2, #0
 800511e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005120:	f7fe fa14 	bl	800354c <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005126:	e00f      	b.n	8005148 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005128:	f7fe fa10 	bl	800354c <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b02      	cmp	r3, #2
 8005134:	d908      	bls.n	8005148 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e140      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
 800513a:	bf00      	nop
 800513c:	40021000 	.word	0x40021000
 8005140:	42420000 	.word	0x42420000
 8005144:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005148:	4b9e      	ldr	r3, [pc, #632]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 800514a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514c:	f003 0302 	and.w	r3, r3, #2
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1e9      	bne.n	8005128 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b00      	cmp	r3, #0
 800515e:	f000 80a6 	beq.w	80052ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005162:	2300      	movs	r3, #0
 8005164:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005166:	4b97      	ldr	r3, [pc, #604]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005168:	69db      	ldr	r3, [r3, #28]
 800516a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10d      	bne.n	800518e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005172:	4b94      	ldr	r3, [pc, #592]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005174:	69db      	ldr	r3, [r3, #28]
 8005176:	4a93      	ldr	r2, [pc, #588]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800517c:	61d3      	str	r3, [r2, #28]
 800517e:	4b91      	ldr	r3, [pc, #580]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005186:	60bb      	str	r3, [r7, #8]
 8005188:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800518a:	2301      	movs	r3, #1
 800518c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800518e:	4b8e      	ldr	r3, [pc, #568]	; (80053c8 <HAL_RCC_OscConfig+0x4f8>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005196:	2b00      	cmp	r3, #0
 8005198:	d118      	bne.n	80051cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800519a:	4b8b      	ldr	r3, [pc, #556]	; (80053c8 <HAL_RCC_OscConfig+0x4f8>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a8a      	ldr	r2, [pc, #552]	; (80053c8 <HAL_RCC_OscConfig+0x4f8>)
 80051a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051a6:	f7fe f9d1 	bl	800354c <HAL_GetTick>
 80051aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ac:	e008      	b.n	80051c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051ae:	f7fe f9cd 	bl	800354c <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b64      	cmp	r3, #100	; 0x64
 80051ba:	d901      	bls.n	80051c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e0fd      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051c0:	4b81      	ldr	r3, [pc, #516]	; (80053c8 <HAL_RCC_OscConfig+0x4f8>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0f0      	beq.n	80051ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d106      	bne.n	80051e2 <HAL_RCC_OscConfig+0x312>
 80051d4:	4b7b      	ldr	r3, [pc, #492]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80051d6:	6a1b      	ldr	r3, [r3, #32]
 80051d8:	4a7a      	ldr	r2, [pc, #488]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80051da:	f043 0301 	orr.w	r3, r3, #1
 80051de:	6213      	str	r3, [r2, #32]
 80051e0:	e02d      	b.n	800523e <HAL_RCC_OscConfig+0x36e>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d10c      	bne.n	8005204 <HAL_RCC_OscConfig+0x334>
 80051ea:	4b76      	ldr	r3, [pc, #472]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	4a75      	ldr	r2, [pc, #468]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80051f0:	f023 0301 	bic.w	r3, r3, #1
 80051f4:	6213      	str	r3, [r2, #32]
 80051f6:	4b73      	ldr	r3, [pc, #460]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	4a72      	ldr	r2, [pc, #456]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80051fc:	f023 0304 	bic.w	r3, r3, #4
 8005200:	6213      	str	r3, [r2, #32]
 8005202:	e01c      	b.n	800523e <HAL_RCC_OscConfig+0x36e>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	2b05      	cmp	r3, #5
 800520a:	d10c      	bne.n	8005226 <HAL_RCC_OscConfig+0x356>
 800520c:	4b6d      	ldr	r3, [pc, #436]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	4a6c      	ldr	r2, [pc, #432]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005212:	f043 0304 	orr.w	r3, r3, #4
 8005216:	6213      	str	r3, [r2, #32]
 8005218:	4b6a      	ldr	r3, [pc, #424]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	4a69      	ldr	r2, [pc, #420]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 800521e:	f043 0301 	orr.w	r3, r3, #1
 8005222:	6213      	str	r3, [r2, #32]
 8005224:	e00b      	b.n	800523e <HAL_RCC_OscConfig+0x36e>
 8005226:	4b67      	ldr	r3, [pc, #412]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	4a66      	ldr	r2, [pc, #408]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 800522c:	f023 0301 	bic.w	r3, r3, #1
 8005230:	6213      	str	r3, [r2, #32]
 8005232:	4b64      	ldr	r3, [pc, #400]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	4a63      	ldr	r2, [pc, #396]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005238:	f023 0304 	bic.w	r3, r3, #4
 800523c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d015      	beq.n	8005272 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005246:	f7fe f981 	bl	800354c <HAL_GetTick>
 800524a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800524c:	e00a      	b.n	8005264 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800524e:	f7fe f97d 	bl	800354c <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	f241 3288 	movw	r2, #5000	; 0x1388
 800525c:	4293      	cmp	r3, r2
 800525e:	d901      	bls.n	8005264 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e0ab      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005264:	4b57      	ldr	r3, [pc, #348]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005266:	6a1b      	ldr	r3, [r3, #32]
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b00      	cmp	r3, #0
 800526e:	d0ee      	beq.n	800524e <HAL_RCC_OscConfig+0x37e>
 8005270:	e014      	b.n	800529c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005272:	f7fe f96b 	bl	800354c <HAL_GetTick>
 8005276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005278:	e00a      	b.n	8005290 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800527a:	f7fe f967 	bl	800354c <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	f241 3288 	movw	r2, #5000	; 0x1388
 8005288:	4293      	cmp	r3, r2
 800528a:	d901      	bls.n	8005290 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	e095      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005290:	4b4c      	ldr	r3, [pc, #304]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1ee      	bne.n	800527a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800529c:	7dfb      	ldrb	r3, [r7, #23]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d105      	bne.n	80052ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052a2:	4b48      	ldr	r3, [pc, #288]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	4a47      	ldr	r2, [pc, #284]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80052a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	f000 8081 	beq.w	80053ba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052b8:	4b42      	ldr	r3, [pc, #264]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f003 030c 	and.w	r3, r3, #12
 80052c0:	2b08      	cmp	r3, #8
 80052c2:	d061      	beq.n	8005388 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	69db      	ldr	r3, [r3, #28]
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d146      	bne.n	800535a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052cc:	4b3f      	ldr	r3, [pc, #252]	; (80053cc <HAL_RCC_OscConfig+0x4fc>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d2:	f7fe f93b 	bl	800354c <HAL_GetTick>
 80052d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052d8:	e008      	b.n	80052ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052da:	f7fe f937 	bl	800354c <HAL_GetTick>
 80052de:	4602      	mov	r2, r0
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d901      	bls.n	80052ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e067      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052ec:	4b35      	ldr	r3, [pc, #212]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1f0      	bne.n	80052da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a1b      	ldr	r3, [r3, #32]
 80052fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005300:	d108      	bne.n	8005314 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005302:	4b30      	ldr	r3, [pc, #192]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	492d      	ldr	r1, [pc, #180]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005310:	4313      	orrs	r3, r2
 8005312:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005314:	4b2b      	ldr	r3, [pc, #172]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a19      	ldr	r1, [r3, #32]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005324:	430b      	orrs	r3, r1
 8005326:	4927      	ldr	r1, [pc, #156]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005328:	4313      	orrs	r3, r2
 800532a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800532c:	4b27      	ldr	r3, [pc, #156]	; (80053cc <HAL_RCC_OscConfig+0x4fc>)
 800532e:	2201      	movs	r2, #1
 8005330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005332:	f7fe f90b 	bl	800354c <HAL_GetTick>
 8005336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005338:	e008      	b.n	800534c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800533a:	f7fe f907 	bl	800354c <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	2b02      	cmp	r3, #2
 8005346:	d901      	bls.n	800534c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e037      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800534c:	4b1d      	ldr	r3, [pc, #116]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d0f0      	beq.n	800533a <HAL_RCC_OscConfig+0x46a>
 8005358:	e02f      	b.n	80053ba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800535a:	4b1c      	ldr	r3, [pc, #112]	; (80053cc <HAL_RCC_OscConfig+0x4fc>)
 800535c:	2200      	movs	r2, #0
 800535e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005360:	f7fe f8f4 	bl	800354c <HAL_GetTick>
 8005364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005366:	e008      	b.n	800537a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005368:	f7fe f8f0 	bl	800354c <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	2b02      	cmp	r3, #2
 8005374:	d901      	bls.n	800537a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	e020      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800537a:	4b12      	ldr	r3, [pc, #72]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1f0      	bne.n	8005368 <HAL_RCC_OscConfig+0x498>
 8005386:	e018      	b.n	80053ba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	69db      	ldr	r3, [r3, #28]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d101      	bne.n	8005394 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e013      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005394:	4b0b      	ldr	r3, [pc, #44]	; (80053c4 <HAL_RCC_OscConfig+0x4f4>)
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d106      	bne.n	80053b6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d001      	beq.n	80053ba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e000      	b.n	80053bc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3718      	adds	r7, #24
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	40021000 	.word	0x40021000
 80053c8:	40007000 	.word	0x40007000
 80053cc:	42420060 	.word	0x42420060

080053d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d101      	bne.n	80053e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e0d0      	b.n	8005586 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053e4:	4b6a      	ldr	r3, [pc, #424]	; (8005590 <HAL_RCC_ClockConfig+0x1c0>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0307 	and.w	r3, r3, #7
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d910      	bls.n	8005414 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053f2:	4b67      	ldr	r3, [pc, #412]	; (8005590 <HAL_RCC_ClockConfig+0x1c0>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f023 0207 	bic.w	r2, r3, #7
 80053fa:	4965      	ldr	r1, [pc, #404]	; (8005590 <HAL_RCC_ClockConfig+0x1c0>)
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	4313      	orrs	r3, r2
 8005400:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005402:	4b63      	ldr	r3, [pc, #396]	; (8005590 <HAL_RCC_ClockConfig+0x1c0>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0307 	and.w	r3, r3, #7
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	429a      	cmp	r2, r3
 800540e:	d001      	beq.n	8005414 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e0b8      	b.n	8005586 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d020      	beq.n	8005462 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b00      	cmp	r3, #0
 800542a:	d005      	beq.n	8005438 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800542c:	4b59      	ldr	r3, [pc, #356]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	4a58      	ldr	r2, [pc, #352]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 8005432:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005436:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0308 	and.w	r3, r3, #8
 8005440:	2b00      	cmp	r3, #0
 8005442:	d005      	beq.n	8005450 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005444:	4b53      	ldr	r3, [pc, #332]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	4a52      	ldr	r2, [pc, #328]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 800544a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800544e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005450:	4b50      	ldr	r3, [pc, #320]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	494d      	ldr	r1, [pc, #308]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 800545e:	4313      	orrs	r3, r2
 8005460:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b00      	cmp	r3, #0
 800546c:	d040      	beq.n	80054f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d107      	bne.n	8005486 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005476:	4b47      	ldr	r3, [pc, #284]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d115      	bne.n	80054ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e07f      	b.n	8005586 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2b02      	cmp	r3, #2
 800548c:	d107      	bne.n	800549e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800548e:	4b41      	ldr	r3, [pc, #260]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d109      	bne.n	80054ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e073      	b.n	8005586 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800549e:	4b3d      	ldr	r3, [pc, #244]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e06b      	b.n	8005586 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054ae:	4b39      	ldr	r3, [pc, #228]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	f023 0203 	bic.w	r2, r3, #3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	4936      	ldr	r1, [pc, #216]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054c0:	f7fe f844 	bl	800354c <HAL_GetTick>
 80054c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054c6:	e00a      	b.n	80054de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054c8:	f7fe f840 	bl	800354c <HAL_GetTick>
 80054cc:	4602      	mov	r2, r0
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d901      	bls.n	80054de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e053      	b.n	8005586 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054de:	4b2d      	ldr	r3, [pc, #180]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f003 020c 	and.w	r2, r3, #12
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d1eb      	bne.n	80054c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054f0:	4b27      	ldr	r3, [pc, #156]	; (8005590 <HAL_RCC_ClockConfig+0x1c0>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0307 	and.w	r3, r3, #7
 80054f8:	683a      	ldr	r2, [r7, #0]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d210      	bcs.n	8005520 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054fe:	4b24      	ldr	r3, [pc, #144]	; (8005590 <HAL_RCC_ClockConfig+0x1c0>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f023 0207 	bic.w	r2, r3, #7
 8005506:	4922      	ldr	r1, [pc, #136]	; (8005590 <HAL_RCC_ClockConfig+0x1c0>)
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	4313      	orrs	r3, r2
 800550c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800550e:	4b20      	ldr	r3, [pc, #128]	; (8005590 <HAL_RCC_ClockConfig+0x1c0>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0307 	and.w	r3, r3, #7
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	429a      	cmp	r2, r3
 800551a:	d001      	beq.n	8005520 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e032      	b.n	8005586 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0304 	and.w	r3, r3, #4
 8005528:	2b00      	cmp	r3, #0
 800552a:	d008      	beq.n	800553e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800552c:	4b19      	ldr	r3, [pc, #100]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	4916      	ldr	r1, [pc, #88]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 800553a:	4313      	orrs	r3, r2
 800553c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0308 	and.w	r3, r3, #8
 8005546:	2b00      	cmp	r3, #0
 8005548:	d009      	beq.n	800555e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800554a:	4b12      	ldr	r3, [pc, #72]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	490e      	ldr	r1, [pc, #56]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 800555a:	4313      	orrs	r3, r2
 800555c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800555e:	f000 f821 	bl	80055a4 <HAL_RCC_GetSysClockFreq>
 8005562:	4601      	mov	r1, r0
 8005564:	4b0b      	ldr	r3, [pc, #44]	; (8005594 <HAL_RCC_ClockConfig+0x1c4>)
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	091b      	lsrs	r3, r3, #4
 800556a:	f003 030f 	and.w	r3, r3, #15
 800556e:	4a0a      	ldr	r2, [pc, #40]	; (8005598 <HAL_RCC_ClockConfig+0x1c8>)
 8005570:	5cd3      	ldrb	r3, [r2, r3]
 8005572:	fa21 f303 	lsr.w	r3, r1, r3
 8005576:	4a09      	ldr	r2, [pc, #36]	; (800559c <HAL_RCC_ClockConfig+0x1cc>)
 8005578:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800557a:	4b09      	ldr	r3, [pc, #36]	; (80055a0 <HAL_RCC_ClockConfig+0x1d0>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4618      	mov	r0, r3
 8005580:	f7fd ffa2 	bl	80034c8 <HAL_InitTick>

  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40022000 	.word	0x40022000
 8005594:	40021000 	.word	0x40021000
 8005598:	08008b8c 	.word	0x08008b8c
 800559c:	20000048 	.word	0x20000048
 80055a0:	2000004c 	.word	0x2000004c

080055a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055a4:	b490      	push	{r4, r7}
 80055a6:	b08a      	sub	sp, #40	; 0x28
 80055a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80055aa:	4b2a      	ldr	r3, [pc, #168]	; (8005654 <HAL_RCC_GetSysClockFreq+0xb0>)
 80055ac:	1d3c      	adds	r4, r7, #4
 80055ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80055b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80055b4:	4b28      	ldr	r3, [pc, #160]	; (8005658 <HAL_RCC_GetSysClockFreq+0xb4>)
 80055b6:	881b      	ldrh	r3, [r3, #0]
 80055b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055ba:	2300      	movs	r3, #0
 80055bc:	61fb      	str	r3, [r7, #28]
 80055be:	2300      	movs	r3, #0
 80055c0:	61bb      	str	r3, [r7, #24]
 80055c2:	2300      	movs	r3, #0
 80055c4:	627b      	str	r3, [r7, #36]	; 0x24
 80055c6:	2300      	movs	r3, #0
 80055c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80055ca:	2300      	movs	r3, #0
 80055cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80055ce:	4b23      	ldr	r3, [pc, #140]	; (800565c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	f003 030c 	and.w	r3, r3, #12
 80055da:	2b04      	cmp	r3, #4
 80055dc:	d002      	beq.n	80055e4 <HAL_RCC_GetSysClockFreq+0x40>
 80055de:	2b08      	cmp	r3, #8
 80055e0:	d003      	beq.n	80055ea <HAL_RCC_GetSysClockFreq+0x46>
 80055e2:	e02d      	b.n	8005640 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80055e4:	4b1e      	ldr	r3, [pc, #120]	; (8005660 <HAL_RCC_GetSysClockFreq+0xbc>)
 80055e6:	623b      	str	r3, [r7, #32]
      break;
 80055e8:	e02d      	b.n	8005646 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	0c9b      	lsrs	r3, r3, #18
 80055ee:	f003 030f 	and.w	r3, r3, #15
 80055f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80055f6:	4413      	add	r3, r2
 80055f8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80055fc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d013      	beq.n	8005630 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005608:	4b14      	ldr	r3, [pc, #80]	; (800565c <HAL_RCC_GetSysClockFreq+0xb8>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	0c5b      	lsrs	r3, r3, #17
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005616:	4413      	add	r3, r2
 8005618:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800561c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	4a0f      	ldr	r2, [pc, #60]	; (8005660 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005622:	fb02 f203 	mul.w	r2, r2, r3
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	fbb2 f3f3 	udiv	r3, r2, r3
 800562c:	627b      	str	r3, [r7, #36]	; 0x24
 800562e:	e004      	b.n	800563a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	4a0c      	ldr	r2, [pc, #48]	; (8005664 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005634:	fb02 f303 	mul.w	r3, r2, r3
 8005638:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800563a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563c:	623b      	str	r3, [r7, #32]
      break;
 800563e:	e002      	b.n	8005646 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005640:	4b07      	ldr	r3, [pc, #28]	; (8005660 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005642:	623b      	str	r3, [r7, #32]
      break;
 8005644:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005646:	6a3b      	ldr	r3, [r7, #32]
}
 8005648:	4618      	mov	r0, r3
 800564a:	3728      	adds	r7, #40	; 0x28
 800564c:	46bd      	mov	sp, r7
 800564e:	bc90      	pop	{r4, r7}
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	08008b78 	.word	0x08008b78
 8005658:	08008b88 	.word	0x08008b88
 800565c:	40021000 	.word	0x40021000
 8005660:	007a1200 	.word	0x007a1200
 8005664:	003d0900 	.word	0x003d0900

08005668 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800566c:	4b02      	ldr	r3, [pc, #8]	; (8005678 <HAL_RCC_GetHCLKFreq+0x10>)
 800566e:	681b      	ldr	r3, [r3, #0]
}
 8005670:	4618      	mov	r0, r3
 8005672:	46bd      	mov	sp, r7
 8005674:	bc80      	pop	{r7}
 8005676:	4770      	bx	lr
 8005678:	20000048 	.word	0x20000048

0800567c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005680:	f7ff fff2 	bl	8005668 <HAL_RCC_GetHCLKFreq>
 8005684:	4601      	mov	r1, r0
 8005686:	4b05      	ldr	r3, [pc, #20]	; (800569c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	0a1b      	lsrs	r3, r3, #8
 800568c:	f003 0307 	and.w	r3, r3, #7
 8005690:	4a03      	ldr	r2, [pc, #12]	; (80056a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005692:	5cd3      	ldrb	r3, [r2, r3]
 8005694:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005698:	4618      	mov	r0, r3
 800569a:	bd80      	pop	{r7, pc}
 800569c:	40021000 	.word	0x40021000
 80056a0:	08008b9c 	.word	0x08008b9c

080056a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056a8:	f7ff ffde 	bl	8005668 <HAL_RCC_GetHCLKFreq>
 80056ac:	4601      	mov	r1, r0
 80056ae:	4b05      	ldr	r3, [pc, #20]	; (80056c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	0adb      	lsrs	r3, r3, #11
 80056b4:	f003 0307 	and.w	r3, r3, #7
 80056b8:	4a03      	ldr	r2, [pc, #12]	; (80056c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056ba:	5cd3      	ldrb	r3, [r2, r3]
 80056bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	40021000 	.word	0x40021000
 80056c8:	08008b9c 	.word	0x08008b9c

080056cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80056d4:	4b0a      	ldr	r3, [pc, #40]	; (8005700 <RCC_Delay+0x34>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a0a      	ldr	r2, [pc, #40]	; (8005704 <RCC_Delay+0x38>)
 80056da:	fba2 2303 	umull	r2, r3, r2, r3
 80056de:	0a5b      	lsrs	r3, r3, #9
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	fb02 f303 	mul.w	r3, r2, r3
 80056e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80056e8:	bf00      	nop
  }
  while (Delay --);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	1e5a      	subs	r2, r3, #1
 80056ee:	60fa      	str	r2, [r7, #12]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1f9      	bne.n	80056e8 <RCC_Delay+0x1c>
}
 80056f4:	bf00      	nop
 80056f6:	3714      	adds	r7, #20
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bc80      	pop	{r7}
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	20000048 	.word	0x20000048
 8005704:	10624dd3 	.word	0x10624dd3

08005708 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e041      	b.n	800579e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d106      	bne.n	8005734 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f7fd fd8c 	bl	800324c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2202      	movs	r2, #2
 8005738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	3304      	adds	r3, #4
 8005744:	4619      	mov	r1, r3
 8005746:	4610      	mov	r0, r2
 8005748:	f000 fa64 	bl	8005c14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3708      	adds	r7, #8
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
	...

080057a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d001      	beq.n	80057c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e03a      	b.n	8005836 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2202      	movs	r2, #2
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68da      	ldr	r2, [r3, #12]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f042 0201 	orr.w	r2, r2, #1
 80057d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a18      	ldr	r2, [pc, #96]	; (8005840 <HAL_TIM_Base_Start_IT+0x98>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d00e      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0x58>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ea:	d009      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0x58>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a14      	ldr	r2, [pc, #80]	; (8005844 <HAL_TIM_Base_Start_IT+0x9c>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d004      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0x58>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a13      	ldr	r2, [pc, #76]	; (8005848 <HAL_TIM_Base_Start_IT+0xa0>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d111      	bne.n	8005824 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f003 0307 	and.w	r3, r3, #7
 800580a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2b06      	cmp	r3, #6
 8005810:	d010      	beq.n	8005834 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f042 0201 	orr.w	r2, r2, #1
 8005820:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005822:	e007      	b.n	8005834 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0201 	orr.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3714      	adds	r7, #20
 800583a:	46bd      	mov	sp, r7
 800583c:	bc80      	pop	{r7}
 800583e:	4770      	bx	lr
 8005840:	40012c00 	.word	0x40012c00
 8005844:	40000400 	.word	0x40000400
 8005848:	40000800 	.word	0x40000800

0800584c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b082      	sub	sp, #8
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	f003 0302 	and.w	r3, r3, #2
 800585e:	2b02      	cmp	r3, #2
 8005860:	d122      	bne.n	80058a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	2b02      	cmp	r3, #2
 800586e:	d11b      	bne.n	80058a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f06f 0202 	mvn.w	r2, #2
 8005878:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2201      	movs	r2, #1
 800587e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	699b      	ldr	r3, [r3, #24]
 8005886:	f003 0303 	and.w	r3, r3, #3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 f9a4 	bl	8005bdc <HAL_TIM_IC_CaptureCallback>
 8005894:	e005      	b.n	80058a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f997 	bl	8005bca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f9a6 	bl	8005bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	691b      	ldr	r3, [r3, #16]
 80058ae:	f003 0304 	and.w	r3, r3, #4
 80058b2:	2b04      	cmp	r3, #4
 80058b4:	d122      	bne.n	80058fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	f003 0304 	and.w	r3, r3, #4
 80058c0:	2b04      	cmp	r3, #4
 80058c2:	d11b      	bne.n	80058fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f06f 0204 	mvn.w	r2, #4
 80058cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2202      	movs	r2, #2
 80058d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	699b      	ldr	r3, [r3, #24]
 80058da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d003      	beq.n	80058ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f97a 	bl	8005bdc <HAL_TIM_IC_CaptureCallback>
 80058e8:	e005      	b.n	80058f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f96d 	bl	8005bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 f97c 	bl	8005bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	f003 0308 	and.w	r3, r3, #8
 8005906:	2b08      	cmp	r3, #8
 8005908:	d122      	bne.n	8005950 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	f003 0308 	and.w	r3, r3, #8
 8005914:	2b08      	cmp	r3, #8
 8005916:	d11b      	bne.n	8005950 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f06f 0208 	mvn.w	r2, #8
 8005920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2204      	movs	r2, #4
 8005926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	69db      	ldr	r3, [r3, #28]
 800592e:	f003 0303 	and.w	r3, r3, #3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d003      	beq.n	800593e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 f950 	bl	8005bdc <HAL_TIM_IC_CaptureCallback>
 800593c:	e005      	b.n	800594a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 f943 	bl	8005bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f952 	bl	8005bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	f003 0310 	and.w	r3, r3, #16
 800595a:	2b10      	cmp	r3, #16
 800595c:	d122      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	f003 0310 	and.w	r3, r3, #16
 8005968:	2b10      	cmp	r3, #16
 800596a:	d11b      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f06f 0210 	mvn.w	r2, #16
 8005974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2208      	movs	r2, #8
 800597a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005986:	2b00      	cmp	r3, #0
 8005988:	d003      	beq.n	8005992 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f926 	bl	8005bdc <HAL_TIM_IC_CaptureCallback>
 8005990:	e005      	b.n	800599e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f919 	bl	8005bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f928 	bl	8005bee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	691b      	ldr	r3, [r3, #16]
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d10e      	bne.n	80059d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	f003 0301 	and.w	r3, r3, #1
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d107      	bne.n	80059d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f06f 0201 	mvn.w	r2, #1
 80059c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7fd fac4 	bl	8002f58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059da:	2b80      	cmp	r3, #128	; 0x80
 80059dc:	d10e      	bne.n	80059fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e8:	2b80      	cmp	r3, #128	; 0x80
 80059ea:	d107      	bne.n	80059fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80059f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 fa6b 	bl	8005ed2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a06:	2b40      	cmp	r3, #64	; 0x40
 8005a08:	d10e      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a14:	2b40      	cmp	r3, #64	; 0x40
 8005a16:	d107      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f8ec 	bl	8005c00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	f003 0320 	and.w	r3, r3, #32
 8005a32:	2b20      	cmp	r3, #32
 8005a34:	d10e      	bne.n	8005a54 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f003 0320 	and.w	r3, r3, #32
 8005a40:	2b20      	cmp	r3, #32
 8005a42:	d107      	bne.n	8005a54 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f06f 0220 	mvn.w	r2, #32
 8005a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 fa36 	bl	8005ec0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a54:	bf00      	nop
 8005a56:	3708      	adds	r7, #8
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d101      	bne.n	8005a74 <HAL_TIM_ConfigClockSource+0x18>
 8005a70:	2302      	movs	r3, #2
 8005a72:	e0a6      	b.n	8005bc2 <HAL_TIM_ConfigClockSource+0x166>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2202      	movs	r2, #2
 8005a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a92:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a9a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2b40      	cmp	r3, #64	; 0x40
 8005aaa:	d067      	beq.n	8005b7c <HAL_TIM_ConfigClockSource+0x120>
 8005aac:	2b40      	cmp	r3, #64	; 0x40
 8005aae:	d80b      	bhi.n	8005ac8 <HAL_TIM_ConfigClockSource+0x6c>
 8005ab0:	2b10      	cmp	r3, #16
 8005ab2:	d073      	beq.n	8005b9c <HAL_TIM_ConfigClockSource+0x140>
 8005ab4:	2b10      	cmp	r3, #16
 8005ab6:	d802      	bhi.n	8005abe <HAL_TIM_ConfigClockSource+0x62>
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d06f      	beq.n	8005b9c <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005abc:	e078      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005abe:	2b20      	cmp	r3, #32
 8005ac0:	d06c      	beq.n	8005b9c <HAL_TIM_ConfigClockSource+0x140>
 8005ac2:	2b30      	cmp	r3, #48	; 0x30
 8005ac4:	d06a      	beq.n	8005b9c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005ac6:	e073      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005ac8:	2b70      	cmp	r3, #112	; 0x70
 8005aca:	d00d      	beq.n	8005ae8 <HAL_TIM_ConfigClockSource+0x8c>
 8005acc:	2b70      	cmp	r3, #112	; 0x70
 8005ace:	d804      	bhi.n	8005ada <HAL_TIM_ConfigClockSource+0x7e>
 8005ad0:	2b50      	cmp	r3, #80	; 0x50
 8005ad2:	d033      	beq.n	8005b3c <HAL_TIM_ConfigClockSource+0xe0>
 8005ad4:	2b60      	cmp	r3, #96	; 0x60
 8005ad6:	d041      	beq.n	8005b5c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005ad8:	e06a      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005ada:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ade:	d066      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x152>
 8005ae0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ae4:	d017      	beq.n	8005b16 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005ae6:	e063      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6818      	ldr	r0, [r3, #0]
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	6899      	ldr	r1, [r3, #8]
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	f000 f965 	bl	8005dc6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b0a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	609a      	str	r2, [r3, #8]
      break;
 8005b14:	e04c      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6818      	ldr	r0, [r3, #0]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	6899      	ldr	r1, [r3, #8]
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	f000 f94e 	bl	8005dc6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b38:	609a      	str	r2, [r3, #8]
      break;
 8005b3a:	e039      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6818      	ldr	r0, [r3, #0]
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	6859      	ldr	r1, [r3, #4]
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	461a      	mov	r2, r3
 8005b4a:	f000 f8c5 	bl	8005cd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2150      	movs	r1, #80	; 0x50
 8005b54:	4618      	mov	r0, r3
 8005b56:	f000 f91c 	bl	8005d92 <TIM_ITRx_SetConfig>
      break;
 8005b5a:	e029      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6818      	ldr	r0, [r3, #0]
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	6859      	ldr	r1, [r3, #4]
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	461a      	mov	r2, r3
 8005b6a:	f000 f8e3 	bl	8005d34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2160      	movs	r1, #96	; 0x60
 8005b74:	4618      	mov	r0, r3
 8005b76:	f000 f90c 	bl	8005d92 <TIM_ITRx_SetConfig>
      break;
 8005b7a:	e019      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6818      	ldr	r0, [r3, #0]
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	6859      	ldr	r1, [r3, #4]
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	461a      	mov	r2, r3
 8005b8a:	f000 f8a5 	bl	8005cd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2140      	movs	r1, #64	; 0x40
 8005b94:	4618      	mov	r0, r3
 8005b96:	f000 f8fc 	bl	8005d92 <TIM_ITRx_SetConfig>
      break;
 8005b9a:	e009      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	4610      	mov	r0, r2
 8005ba8:	f000 f8f3 	bl	8005d92 <TIM_ITRx_SetConfig>
        break;
 8005bac:	e000      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005bae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bd2:	bf00      	nop
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bc80      	pop	{r7}
 8005bda:	4770      	bx	lr

08005bdc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bc80      	pop	{r7}
 8005bec:	4770      	bx	lr

08005bee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b083      	sub	sp, #12
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bf6:	bf00      	nop
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bc80      	pop	{r7}
 8005bfe:	4770      	bx	lr

08005c00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bc80      	pop	{r7}
 8005c10:	4770      	bx	lr
	...

08005c14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a29      	ldr	r2, [pc, #164]	; (8005ccc <TIM_Base_SetConfig+0xb8>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d00b      	beq.n	8005c44 <TIM_Base_SetConfig+0x30>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c32:	d007      	beq.n	8005c44 <TIM_Base_SetConfig+0x30>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a26      	ldr	r2, [pc, #152]	; (8005cd0 <TIM_Base_SetConfig+0xbc>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d003      	beq.n	8005c44 <TIM_Base_SetConfig+0x30>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a25      	ldr	r2, [pc, #148]	; (8005cd4 <TIM_Base_SetConfig+0xc0>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d108      	bne.n	8005c56 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a1c      	ldr	r2, [pc, #112]	; (8005ccc <TIM_Base_SetConfig+0xb8>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d00b      	beq.n	8005c76 <TIM_Base_SetConfig+0x62>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c64:	d007      	beq.n	8005c76 <TIM_Base_SetConfig+0x62>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a19      	ldr	r2, [pc, #100]	; (8005cd0 <TIM_Base_SetConfig+0xbc>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d003      	beq.n	8005c76 <TIM_Base_SetConfig+0x62>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a18      	ldr	r2, [pc, #96]	; (8005cd4 <TIM_Base_SetConfig+0xc0>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d108      	bne.n	8005c88 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	689a      	ldr	r2, [r3, #8]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a07      	ldr	r2, [pc, #28]	; (8005ccc <TIM_Base_SetConfig+0xb8>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d103      	bne.n	8005cbc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	691a      	ldr	r2, [r3, #16]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	615a      	str	r2, [r3, #20]
}
 8005cc2:	bf00      	nop
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bc80      	pop	{r7}
 8005cca:	4770      	bx	lr
 8005ccc:	40012c00 	.word	0x40012c00
 8005cd0:	40000400 	.word	0x40000400
 8005cd4:	40000800 	.word	0x40000800

08005cd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b087      	sub	sp, #28
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6a1b      	ldr	r3, [r3, #32]
 8005ce8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	f023 0201 	bic.w	r2, r3, #1
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	011b      	lsls	r3, r3, #4
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	f023 030a 	bic.w	r3, r3, #10
 8005d14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	621a      	str	r2, [r3, #32]
}
 8005d2a:	bf00      	nop
 8005d2c:	371c      	adds	r7, #28
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bc80      	pop	{r7}
 8005d32:	4770      	bx	lr

08005d34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b087      	sub	sp, #28
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	f023 0210 	bic.w	r2, r3, #16
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6a1b      	ldr	r3, [r3, #32]
 8005d56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d5e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	031b      	lsls	r3, r3, #12
 8005d64:	697a      	ldr	r2, [r7, #20]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d70:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	011b      	lsls	r3, r3, #4
 8005d76:	693a      	ldr	r2, [r7, #16]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	621a      	str	r2, [r3, #32]
}
 8005d88:	bf00      	nop
 8005d8a:	371c      	adds	r7, #28
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bc80      	pop	{r7}
 8005d90:	4770      	bx	lr

08005d92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d92:	b480      	push	{r7}
 8005d94:	b085      	sub	sp, #20
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
 8005d9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005da8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005daa:	683a      	ldr	r2, [r7, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	f043 0307 	orr.w	r3, r3, #7
 8005db4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	609a      	str	r2, [r3, #8]
}
 8005dbc:	bf00      	nop
 8005dbe:	3714      	adds	r7, #20
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bc80      	pop	{r7}
 8005dc4:	4770      	bx	lr

08005dc6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	b087      	sub	sp, #28
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	60f8      	str	r0, [r7, #12]
 8005dce:	60b9      	str	r1, [r7, #8]
 8005dd0:	607a      	str	r2, [r7, #4]
 8005dd2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005de0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	021a      	lsls	r2, r3, #8
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	431a      	orrs	r2, r3
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	609a      	str	r2, [r3, #8]
}
 8005dfa:	bf00      	nop
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bc80      	pop	{r7}
 8005e02:	4770      	bx	lr

08005e04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b085      	sub	sp, #20
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d101      	bne.n	8005e1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e18:	2302      	movs	r3, #2
 8005e1a:	e046      	b.n	8005eaa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2202      	movs	r2, #2
 8005e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68fa      	ldr	r2, [r7, #12]
 8005e54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a16      	ldr	r2, [pc, #88]	; (8005eb4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d00e      	beq.n	8005e7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e68:	d009      	beq.n	8005e7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a12      	ldr	r2, [pc, #72]	; (8005eb8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d004      	beq.n	8005e7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a10      	ldr	r2, [pc, #64]	; (8005ebc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d10c      	bne.n	8005e98 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68ba      	ldr	r2, [r7, #8]
 8005e96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3714      	adds	r7, #20
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bc80      	pop	{r7}
 8005eb2:	4770      	bx	lr
 8005eb4:	40012c00 	.word	0x40012c00
 8005eb8:	40000400 	.word	0x40000400
 8005ebc:	40000800 	.word	0x40000800

08005ec0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bc80      	pop	{r7}
 8005ed0:	4770      	bx	lr

08005ed2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bc80      	pop	{r7}
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b082      	sub	sp, #8
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e03f      	b.n	8005f76 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d106      	bne.n	8005f10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7fd fa18 	bl	8003340 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2224      	movs	r2, #36	; 0x24
 8005f14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68da      	ldr	r2, [r3, #12]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 fb39 	bl	80065a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	691a      	ldr	r2, [r3, #16]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	695a      	ldr	r2, [r3, #20]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68da      	ldr	r2, [r3, #12]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2220      	movs	r2, #32
 8005f68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2220      	movs	r2, #32
 8005f70:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3708      	adds	r7, #8
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b08a      	sub	sp, #40	; 0x28
 8005f82:	af02      	add	r7, sp, #8
 8005f84:	60f8      	str	r0, [r7, #12]
 8005f86:	60b9      	str	r1, [r7, #8]
 8005f88:	603b      	str	r3, [r7, #0]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b20      	cmp	r3, #32
 8005f9c:	d17c      	bne.n	8006098 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d002      	beq.n	8005faa <HAL_UART_Transmit+0x2c>
 8005fa4:	88fb      	ldrh	r3, [r7, #6]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d101      	bne.n	8005fae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e075      	b.n	800609a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d101      	bne.n	8005fbc <HAL_UART_Transmit+0x3e>
 8005fb8:	2302      	movs	r3, #2
 8005fba:	e06e      	b.n	800609a <HAL_UART_Transmit+0x11c>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2221      	movs	r2, #33	; 0x21
 8005fce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005fd2:	f7fd fabb 	bl	800354c <HAL_GetTick>
 8005fd6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	88fa      	ldrh	r2, [r7, #6]
 8005fdc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	88fa      	ldrh	r2, [r7, #6]
 8005fe2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fec:	d108      	bne.n	8006000 <HAL_UART_Transmit+0x82>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d104      	bne.n	8006000 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	61bb      	str	r3, [r7, #24]
 8005ffe:	e003      	b.n	8006008 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006004:	2300      	movs	r3, #0
 8006006:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006010:	e02a      	b.n	8006068 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	9300      	str	r3, [sp, #0]
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	2200      	movs	r2, #0
 800601a:	2180      	movs	r1, #128	; 0x80
 800601c:	68f8      	ldr	r0, [r7, #12]
 800601e:	f000 f95c 	bl	80062da <UART_WaitOnFlagUntilTimeout>
 8006022:	4603      	mov	r3, r0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d001      	beq.n	800602c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006028:	2303      	movs	r3, #3
 800602a:	e036      	b.n	800609a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10b      	bne.n	800604a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	881b      	ldrh	r3, [r3, #0]
 8006036:	461a      	mov	r2, r3
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006040:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	3302      	adds	r3, #2
 8006046:	61bb      	str	r3, [r7, #24]
 8006048:	e007      	b.n	800605a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	781a      	ldrb	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	3301      	adds	r3, #1
 8006058:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800605e:	b29b      	uxth	r3, r3
 8006060:	3b01      	subs	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800606c:	b29b      	uxth	r3, r3
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1cf      	bne.n	8006012 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	9300      	str	r3, [sp, #0]
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	2200      	movs	r2, #0
 800607a:	2140      	movs	r1, #64	; 0x40
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f000 f92c 	bl	80062da <UART_WaitOnFlagUntilTimeout>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d001      	beq.n	800608c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006088:	2303      	movs	r3, #3
 800608a:	e006      	b.n	800609a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2220      	movs	r2, #32
 8006090:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006094:	2300      	movs	r3, #0
 8006096:	e000      	b.n	800609a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006098:	2302      	movs	r3, #2
  }
}
 800609a:	4618      	mov	r0, r3
 800609c:	3720      	adds	r7, #32
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
	...

080060a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b088      	sub	sp, #32
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80060c4:	2300      	movs	r3, #0
 80060c6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	f003 030f 	and.w	r3, r3, #15
 80060d2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d10d      	bne.n	80060f6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060da:	69fb      	ldr	r3, [r7, #28]
 80060dc:	f003 0320 	and.w	r3, r3, #32
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d008      	beq.n	80060f6 <HAL_UART_IRQHandler+0x52>
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d003      	beq.n	80060f6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f9d5 	bl	800649e <UART_Receive_IT>
      return;
 80060f4:	e0d1      	b.n	800629a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	f000 80b0 	beq.w	800625e <HAL_UART_IRQHandler+0x1ba>
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	f003 0301 	and.w	r3, r3, #1
 8006104:	2b00      	cmp	r3, #0
 8006106:	d105      	bne.n	8006114 <HAL_UART_IRQHandler+0x70>
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800610e:	2b00      	cmp	r3, #0
 8006110:	f000 80a5 	beq.w	800625e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00a      	beq.n	8006134 <HAL_UART_IRQHandler+0x90>
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006124:	2b00      	cmp	r3, #0
 8006126:	d005      	beq.n	8006134 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800612c:	f043 0201 	orr.w	r2, r3, #1
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	f003 0304 	and.w	r3, r3, #4
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00a      	beq.n	8006154 <HAL_UART_IRQHandler+0xb0>
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d005      	beq.n	8006154 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800614c:	f043 0202 	orr.w	r2, r3, #2
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <HAL_UART_IRQHandler+0xd0>
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b00      	cmp	r3, #0
 8006166:	d005      	beq.n	8006174 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616c:	f043 0204 	orr.w	r2, r3, #4
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	f003 0308 	and.w	r3, r3, #8
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00f      	beq.n	800619e <HAL_UART_IRQHandler+0xfa>
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	f003 0320 	and.w	r3, r3, #32
 8006184:	2b00      	cmp	r3, #0
 8006186:	d104      	bne.n	8006192 <HAL_UART_IRQHandler+0xee>
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	f003 0301 	and.w	r3, r3, #1
 800618e:	2b00      	cmp	r3, #0
 8006190:	d005      	beq.n	800619e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006196:	f043 0208 	orr.w	r2, r3, #8
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d078      	beq.n	8006298 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	f003 0320 	and.w	r3, r3, #32
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d007      	beq.n	80061c0 <HAL_UART_IRQHandler+0x11c>
 80061b0:	69bb      	ldr	r3, [r7, #24]
 80061b2:	f003 0320 	and.w	r3, r3, #32
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d002      	beq.n	80061c0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 f96f 	bl	800649e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	695b      	ldr	r3, [r3, #20]
 80061c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	bf14      	ite	ne
 80061ce:	2301      	movne	r3, #1
 80061d0:	2300      	moveq	r3, #0
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061da:	f003 0308 	and.w	r3, r3, #8
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d102      	bne.n	80061e8 <HAL_UART_IRQHandler+0x144>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d031      	beq.n	800624c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 f8c0 	bl	800636e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	695b      	ldr	r3, [r3, #20]
 80061f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d023      	beq.n	8006244 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	695a      	ldr	r2, [r3, #20]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800620a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006210:	2b00      	cmp	r3, #0
 8006212:	d013      	beq.n	800623c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006218:	4a21      	ldr	r2, [pc, #132]	; (80062a0 <HAL_UART_IRQHandler+0x1fc>)
 800621a:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006220:	4618      	mov	r0, r3
 8006222:	f7fd facd 	bl	80037c0 <HAL_DMA_Abort_IT>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d016      	beq.n	800625a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006236:	4610      	mov	r0, r2
 8006238:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800623a:	e00e      	b.n	800625a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 f843 	bl	80062c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006242:	e00a      	b.n	800625a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f000 f83f 	bl	80062c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800624a:	e006      	b.n	800625a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 f83b 	bl	80062c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006258:	e01e      	b.n	8006298 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800625a:	bf00      	nop
    return;
 800625c:	e01c      	b.n	8006298 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006264:	2b00      	cmp	r3, #0
 8006266:	d008      	beq.n	800627a <HAL_UART_IRQHandler+0x1d6>
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800626e:	2b00      	cmp	r3, #0
 8006270:	d003      	beq.n	800627a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 f8ac 	bl	80063d0 <UART_Transmit_IT>
    return;
 8006278:	e00f      	b.n	800629a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00a      	beq.n	800629a <HAL_UART_IRQHandler+0x1f6>
 8006284:	69bb      	ldr	r3, [r7, #24]
 8006286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628a:	2b00      	cmp	r3, #0
 800628c:	d005      	beq.n	800629a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 f8ed 	bl	800646e <UART_EndTransmit_IT>
    return;
 8006294:	bf00      	nop
 8006296:	e000      	b.n	800629a <HAL_UART_IRQHandler+0x1f6>
    return;
 8006298:	bf00      	nop
  }
}
 800629a:	3720      	adds	r7, #32
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	080063a9 	.word	0x080063a9

080062a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bc80      	pop	{r7}
 80062b4:	4770      	bx	lr

080062b6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b083      	sub	sp, #12
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80062be:	bf00      	nop
 80062c0:	370c      	adds	r7, #12
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bc80      	pop	{r7}
 80062c6:	4770      	bx	lr

080062c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bc80      	pop	{r7}
 80062d8:	4770      	bx	lr

080062da <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80062da:	b580      	push	{r7, lr}
 80062dc:	b084      	sub	sp, #16
 80062de:	af00      	add	r7, sp, #0
 80062e0:	60f8      	str	r0, [r7, #12]
 80062e2:	60b9      	str	r1, [r7, #8]
 80062e4:	603b      	str	r3, [r7, #0]
 80062e6:	4613      	mov	r3, r2
 80062e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062ea:	e02c      	b.n	8006346 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f2:	d028      	beq.n	8006346 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d007      	beq.n	800630a <UART_WaitOnFlagUntilTimeout+0x30>
 80062fa:	f7fd f927 	bl	800354c <HAL_GetTick>
 80062fe:	4602      	mov	r2, r0
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	69ba      	ldr	r2, [r7, #24]
 8006306:	429a      	cmp	r2, r3
 8006308:	d21d      	bcs.n	8006346 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	68da      	ldr	r2, [r3, #12]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006318:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	695a      	ldr	r2, [r3, #20]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f022 0201 	bic.w	r2, r2, #1
 8006328:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2220      	movs	r2, #32
 800632e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2220      	movs	r2, #32
 8006336:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e00f      	b.n	8006366 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	4013      	ands	r3, r2
 8006350:	68ba      	ldr	r2, [r7, #8]
 8006352:	429a      	cmp	r2, r3
 8006354:	bf0c      	ite	eq
 8006356:	2301      	moveq	r3, #1
 8006358:	2300      	movne	r3, #0
 800635a:	b2db      	uxtb	r3, r3
 800635c:	461a      	mov	r2, r3
 800635e:	79fb      	ldrb	r3, [r7, #7]
 8006360:	429a      	cmp	r2, r3
 8006362:	d0c3      	beq.n	80062ec <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3710      	adds	r7, #16
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800636e:	b480      	push	{r7}
 8006370:	b083      	sub	sp, #12
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68da      	ldr	r2, [r3, #12]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006384:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	695a      	ldr	r2, [r3, #20]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f022 0201 	bic.w	r2, r2, #1
 8006394:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2220      	movs	r2, #32
 800639a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bc80      	pop	{r7}
 80063a6:	4770      	bx	lr

080063a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2200      	movs	r2, #0
 80063ba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2200      	movs	r2, #0
 80063c0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f7ff ff80 	bl	80062c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063c8:	bf00      	nop
 80063ca:	3710      	adds	r7, #16
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b085      	sub	sp, #20
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b21      	cmp	r3, #33	; 0x21
 80063e2:	d13e      	bne.n	8006462 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063ec:	d114      	bne.n	8006418 <UART_Transmit_IT+0x48>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d110      	bne.n	8006418 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6a1b      	ldr	r3, [r3, #32]
 80063fa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	881b      	ldrh	r3, [r3, #0]
 8006400:	461a      	mov	r2, r3
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800640a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6a1b      	ldr	r3, [r3, #32]
 8006410:	1c9a      	adds	r2, r3, #2
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	621a      	str	r2, [r3, #32]
 8006416:	e008      	b.n	800642a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a1b      	ldr	r3, [r3, #32]
 800641c:	1c59      	adds	r1, r3, #1
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	6211      	str	r1, [r2, #32]
 8006422:	781a      	ldrb	r2, [r3, #0]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800642e:	b29b      	uxth	r3, r3
 8006430:	3b01      	subs	r3, #1
 8006432:	b29b      	uxth	r3, r3
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	4619      	mov	r1, r3
 8006438:	84d1      	strh	r1, [r2, #38]	; 0x26
 800643a:	2b00      	cmp	r3, #0
 800643c:	d10f      	bne.n	800645e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68da      	ldr	r2, [r3, #12]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800644c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68da      	ldr	r2, [r3, #12]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800645c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800645e:	2300      	movs	r3, #0
 8006460:	e000      	b.n	8006464 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006462:	2302      	movs	r3, #2
  }
}
 8006464:	4618      	mov	r0, r3
 8006466:	3714      	adds	r7, #20
 8006468:	46bd      	mov	sp, r7
 800646a:	bc80      	pop	{r7}
 800646c:	4770      	bx	lr

0800646e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800646e:	b580      	push	{r7, lr}
 8006470:	b082      	sub	sp, #8
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68da      	ldr	r2, [r3, #12]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006484:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2220      	movs	r2, #32
 800648a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f7ff ff08 	bl	80062a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006494:	2300      	movs	r3, #0
}
 8006496:	4618      	mov	r0, r3
 8006498:	3708      	adds	r7, #8
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}

0800649e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800649e:	b580      	push	{r7, lr}
 80064a0:	b084      	sub	sp, #16
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b22      	cmp	r3, #34	; 0x22
 80064b0:	d170      	bne.n	8006594 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ba:	d117      	bne.n	80064ec <UART_Receive_IT+0x4e>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d113      	bne.n	80064ec <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80064c4:	2300      	movs	r3, #0
 80064c6:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064cc:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064da:	b29a      	uxth	r2, r3
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e4:	1c9a      	adds	r2, r3, #2
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	629a      	str	r2, [r3, #40]	; 0x28
 80064ea:	e026      	b.n	800653a <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f0:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80064f2:	2300      	movs	r3, #0
 80064f4:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064fe:	d007      	beq.n	8006510 <UART_Receive_IT+0x72>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10a      	bne.n	800651e <UART_Receive_IT+0x80>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d106      	bne.n	800651e <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	b2da      	uxtb	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	701a      	strb	r2, [r3, #0]
 800651c:	e008      	b.n	8006530 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	b2db      	uxtb	r3, r3
 8006526:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800652a:	b2da      	uxtb	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006534:	1c5a      	adds	r2, r3, #1
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800653e:	b29b      	uxth	r3, r3
 8006540:	3b01      	subs	r3, #1
 8006542:	b29b      	uxth	r3, r3
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	4619      	mov	r1, r3
 8006548:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800654a:	2b00      	cmp	r3, #0
 800654c:	d120      	bne.n	8006590 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68da      	ldr	r2, [r3, #12]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 0220 	bic.w	r2, r2, #32
 800655c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68da      	ldr	r2, [r3, #12]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800656c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	695a      	ldr	r2, [r3, #20]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 0201 	bic.w	r2, r2, #1
 800657c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2220      	movs	r2, #32
 8006582:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f7ff fe95 	bl	80062b6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	e002      	b.n	8006596 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8006590:	2300      	movs	r3, #0
 8006592:	e000      	b.n	8006596 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8006594:	2302      	movs	r3, #2
  }
}
 8006596:	4618      	mov	r0, r3
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
	...

080065a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	689a      	ldr	r2, [r3, #8]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	431a      	orrs	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	695b      	ldr	r3, [r3, #20]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80065da:	f023 030c 	bic.w	r3, r3, #12
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	6812      	ldr	r2, [r2, #0]
 80065e2:	68b9      	ldr	r1, [r7, #8]
 80065e4:	430b      	orrs	r3, r1
 80065e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	695b      	ldr	r3, [r3, #20]
 80065ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	699a      	ldr	r2, [r3, #24]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a2c      	ldr	r2, [pc, #176]	; (80066b4 <UART_SetConfig+0x114>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d103      	bne.n	8006610 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006608:	f7ff f84c 	bl	80056a4 <HAL_RCC_GetPCLK2Freq>
 800660c:	60f8      	str	r0, [r7, #12]
 800660e:	e002      	b.n	8006616 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006610:	f7ff f834 	bl	800567c <HAL_RCC_GetPCLK1Freq>
 8006614:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	4613      	mov	r3, r2
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4413      	add	r3, r2
 800661e:	009a      	lsls	r2, r3, #2
 8006620:	441a      	add	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	fbb2 f3f3 	udiv	r3, r2, r3
 800662c:	4a22      	ldr	r2, [pc, #136]	; (80066b8 <UART_SetConfig+0x118>)
 800662e:	fba2 2303 	umull	r2, r3, r2, r3
 8006632:	095b      	lsrs	r3, r3, #5
 8006634:	0119      	lsls	r1, r3, #4
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	4613      	mov	r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	4413      	add	r3, r2
 800663e:	009a      	lsls	r2, r3, #2
 8006640:	441a      	add	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	fbb2 f2f3 	udiv	r2, r2, r3
 800664c:	4b1a      	ldr	r3, [pc, #104]	; (80066b8 <UART_SetConfig+0x118>)
 800664e:	fba3 0302 	umull	r0, r3, r3, r2
 8006652:	095b      	lsrs	r3, r3, #5
 8006654:	2064      	movs	r0, #100	; 0x64
 8006656:	fb00 f303 	mul.w	r3, r0, r3
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	011b      	lsls	r3, r3, #4
 800665e:	3332      	adds	r3, #50	; 0x32
 8006660:	4a15      	ldr	r2, [pc, #84]	; (80066b8 <UART_SetConfig+0x118>)
 8006662:	fba2 2303 	umull	r2, r3, r2, r3
 8006666:	095b      	lsrs	r3, r3, #5
 8006668:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800666c:	4419      	add	r1, r3
 800666e:	68fa      	ldr	r2, [r7, #12]
 8006670:	4613      	mov	r3, r2
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	4413      	add	r3, r2
 8006676:	009a      	lsls	r2, r3, #2
 8006678:	441a      	add	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	fbb2 f2f3 	udiv	r2, r2, r3
 8006684:	4b0c      	ldr	r3, [pc, #48]	; (80066b8 <UART_SetConfig+0x118>)
 8006686:	fba3 0302 	umull	r0, r3, r3, r2
 800668a:	095b      	lsrs	r3, r3, #5
 800668c:	2064      	movs	r0, #100	; 0x64
 800668e:	fb00 f303 	mul.w	r3, r0, r3
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	011b      	lsls	r3, r3, #4
 8006696:	3332      	adds	r3, #50	; 0x32
 8006698:	4a07      	ldr	r2, [pc, #28]	; (80066b8 <UART_SetConfig+0x118>)
 800669a:	fba2 2303 	umull	r2, r3, r2, r3
 800669e:	095b      	lsrs	r3, r3, #5
 80066a0:	f003 020f 	and.w	r2, r3, #15
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	440a      	add	r2, r1
 80066aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80066ac:	bf00      	nop
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}
 80066b4:	40013800 	.word	0x40013800
 80066b8:	51eb851f 	.word	0x51eb851f

080066bc <__errno>:
 80066bc:	4b01      	ldr	r3, [pc, #4]	; (80066c4 <__errno+0x8>)
 80066be:	6818      	ldr	r0, [r3, #0]
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	20000054 	.word	0x20000054

080066c8 <__libc_init_array>:
 80066c8:	b570      	push	{r4, r5, r6, lr}
 80066ca:	2500      	movs	r5, #0
 80066cc:	4e0c      	ldr	r6, [pc, #48]	; (8006700 <__libc_init_array+0x38>)
 80066ce:	4c0d      	ldr	r4, [pc, #52]	; (8006704 <__libc_init_array+0x3c>)
 80066d0:	1ba4      	subs	r4, r4, r6
 80066d2:	10a4      	asrs	r4, r4, #2
 80066d4:	42a5      	cmp	r5, r4
 80066d6:	d109      	bne.n	80066ec <__libc_init_array+0x24>
 80066d8:	f002 f8aa 	bl	8008830 <_init>
 80066dc:	2500      	movs	r5, #0
 80066de:	4e0a      	ldr	r6, [pc, #40]	; (8006708 <__libc_init_array+0x40>)
 80066e0:	4c0a      	ldr	r4, [pc, #40]	; (800670c <__libc_init_array+0x44>)
 80066e2:	1ba4      	subs	r4, r4, r6
 80066e4:	10a4      	asrs	r4, r4, #2
 80066e6:	42a5      	cmp	r5, r4
 80066e8:	d105      	bne.n	80066f6 <__libc_init_array+0x2e>
 80066ea:	bd70      	pop	{r4, r5, r6, pc}
 80066ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80066f0:	4798      	blx	r3
 80066f2:	3501      	adds	r5, #1
 80066f4:	e7ee      	b.n	80066d4 <__libc_init_array+0xc>
 80066f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80066fa:	4798      	blx	r3
 80066fc:	3501      	adds	r5, #1
 80066fe:	e7f2      	b.n	80066e6 <__libc_init_array+0x1e>
 8006700:	08008e08 	.word	0x08008e08
 8006704:	08008e08 	.word	0x08008e08
 8006708:	08008e08 	.word	0x08008e08
 800670c:	08008e0c 	.word	0x08008e0c

08006710 <malloc>:
 8006710:	4b02      	ldr	r3, [pc, #8]	; (800671c <malloc+0xc>)
 8006712:	4601      	mov	r1, r0
 8006714:	6818      	ldr	r0, [r3, #0]
 8006716:	f000 b857 	b.w	80067c8 <_malloc_r>
 800671a:	bf00      	nop
 800671c:	20000054 	.word	0x20000054

08006720 <memset>:
 8006720:	4603      	mov	r3, r0
 8006722:	4402      	add	r2, r0
 8006724:	4293      	cmp	r3, r2
 8006726:	d100      	bne.n	800672a <memset+0xa>
 8006728:	4770      	bx	lr
 800672a:	f803 1b01 	strb.w	r1, [r3], #1
 800672e:	e7f9      	b.n	8006724 <memset+0x4>

08006730 <_free_r>:
 8006730:	b538      	push	{r3, r4, r5, lr}
 8006732:	4605      	mov	r5, r0
 8006734:	2900      	cmp	r1, #0
 8006736:	d043      	beq.n	80067c0 <_free_r+0x90>
 8006738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800673c:	1f0c      	subs	r4, r1, #4
 800673e:	2b00      	cmp	r3, #0
 8006740:	bfb8      	it	lt
 8006742:	18e4      	addlt	r4, r4, r3
 8006744:	f001 fbcf 	bl	8007ee6 <__malloc_lock>
 8006748:	4a1e      	ldr	r2, [pc, #120]	; (80067c4 <_free_r+0x94>)
 800674a:	6813      	ldr	r3, [r2, #0]
 800674c:	4610      	mov	r0, r2
 800674e:	b933      	cbnz	r3, 800675e <_free_r+0x2e>
 8006750:	6063      	str	r3, [r4, #4]
 8006752:	6014      	str	r4, [r2, #0]
 8006754:	4628      	mov	r0, r5
 8006756:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800675a:	f001 bbc5 	b.w	8007ee8 <__malloc_unlock>
 800675e:	42a3      	cmp	r3, r4
 8006760:	d90b      	bls.n	800677a <_free_r+0x4a>
 8006762:	6821      	ldr	r1, [r4, #0]
 8006764:	1862      	adds	r2, r4, r1
 8006766:	4293      	cmp	r3, r2
 8006768:	bf01      	itttt	eq
 800676a:	681a      	ldreq	r2, [r3, #0]
 800676c:	685b      	ldreq	r3, [r3, #4]
 800676e:	1852      	addeq	r2, r2, r1
 8006770:	6022      	streq	r2, [r4, #0]
 8006772:	6063      	str	r3, [r4, #4]
 8006774:	6004      	str	r4, [r0, #0]
 8006776:	e7ed      	b.n	8006754 <_free_r+0x24>
 8006778:	4613      	mov	r3, r2
 800677a:	685a      	ldr	r2, [r3, #4]
 800677c:	b10a      	cbz	r2, 8006782 <_free_r+0x52>
 800677e:	42a2      	cmp	r2, r4
 8006780:	d9fa      	bls.n	8006778 <_free_r+0x48>
 8006782:	6819      	ldr	r1, [r3, #0]
 8006784:	1858      	adds	r0, r3, r1
 8006786:	42a0      	cmp	r0, r4
 8006788:	d10b      	bne.n	80067a2 <_free_r+0x72>
 800678a:	6820      	ldr	r0, [r4, #0]
 800678c:	4401      	add	r1, r0
 800678e:	1858      	adds	r0, r3, r1
 8006790:	4282      	cmp	r2, r0
 8006792:	6019      	str	r1, [r3, #0]
 8006794:	d1de      	bne.n	8006754 <_free_r+0x24>
 8006796:	6810      	ldr	r0, [r2, #0]
 8006798:	6852      	ldr	r2, [r2, #4]
 800679a:	4401      	add	r1, r0
 800679c:	6019      	str	r1, [r3, #0]
 800679e:	605a      	str	r2, [r3, #4]
 80067a0:	e7d8      	b.n	8006754 <_free_r+0x24>
 80067a2:	d902      	bls.n	80067aa <_free_r+0x7a>
 80067a4:	230c      	movs	r3, #12
 80067a6:	602b      	str	r3, [r5, #0]
 80067a8:	e7d4      	b.n	8006754 <_free_r+0x24>
 80067aa:	6820      	ldr	r0, [r4, #0]
 80067ac:	1821      	adds	r1, r4, r0
 80067ae:	428a      	cmp	r2, r1
 80067b0:	bf01      	itttt	eq
 80067b2:	6811      	ldreq	r1, [r2, #0]
 80067b4:	6852      	ldreq	r2, [r2, #4]
 80067b6:	1809      	addeq	r1, r1, r0
 80067b8:	6021      	streq	r1, [r4, #0]
 80067ba:	6062      	str	r2, [r4, #4]
 80067bc:	605c      	str	r4, [r3, #4]
 80067be:	e7c9      	b.n	8006754 <_free_r+0x24>
 80067c0:	bd38      	pop	{r3, r4, r5, pc}
 80067c2:	bf00      	nop
 80067c4:	20000a68 	.word	0x20000a68

080067c8 <_malloc_r>:
 80067c8:	b570      	push	{r4, r5, r6, lr}
 80067ca:	1ccd      	adds	r5, r1, #3
 80067cc:	f025 0503 	bic.w	r5, r5, #3
 80067d0:	3508      	adds	r5, #8
 80067d2:	2d0c      	cmp	r5, #12
 80067d4:	bf38      	it	cc
 80067d6:	250c      	movcc	r5, #12
 80067d8:	2d00      	cmp	r5, #0
 80067da:	4606      	mov	r6, r0
 80067dc:	db01      	blt.n	80067e2 <_malloc_r+0x1a>
 80067de:	42a9      	cmp	r1, r5
 80067e0:	d903      	bls.n	80067ea <_malloc_r+0x22>
 80067e2:	230c      	movs	r3, #12
 80067e4:	6033      	str	r3, [r6, #0]
 80067e6:	2000      	movs	r0, #0
 80067e8:	bd70      	pop	{r4, r5, r6, pc}
 80067ea:	f001 fb7c 	bl	8007ee6 <__malloc_lock>
 80067ee:	4a21      	ldr	r2, [pc, #132]	; (8006874 <_malloc_r+0xac>)
 80067f0:	6814      	ldr	r4, [r2, #0]
 80067f2:	4621      	mov	r1, r4
 80067f4:	b991      	cbnz	r1, 800681c <_malloc_r+0x54>
 80067f6:	4c20      	ldr	r4, [pc, #128]	; (8006878 <_malloc_r+0xb0>)
 80067f8:	6823      	ldr	r3, [r4, #0]
 80067fa:	b91b      	cbnz	r3, 8006804 <_malloc_r+0x3c>
 80067fc:	4630      	mov	r0, r6
 80067fe:	f000 fc8d 	bl	800711c <_sbrk_r>
 8006802:	6020      	str	r0, [r4, #0]
 8006804:	4629      	mov	r1, r5
 8006806:	4630      	mov	r0, r6
 8006808:	f000 fc88 	bl	800711c <_sbrk_r>
 800680c:	1c43      	adds	r3, r0, #1
 800680e:	d124      	bne.n	800685a <_malloc_r+0x92>
 8006810:	230c      	movs	r3, #12
 8006812:	4630      	mov	r0, r6
 8006814:	6033      	str	r3, [r6, #0]
 8006816:	f001 fb67 	bl	8007ee8 <__malloc_unlock>
 800681a:	e7e4      	b.n	80067e6 <_malloc_r+0x1e>
 800681c:	680b      	ldr	r3, [r1, #0]
 800681e:	1b5b      	subs	r3, r3, r5
 8006820:	d418      	bmi.n	8006854 <_malloc_r+0x8c>
 8006822:	2b0b      	cmp	r3, #11
 8006824:	d90f      	bls.n	8006846 <_malloc_r+0x7e>
 8006826:	600b      	str	r3, [r1, #0]
 8006828:	18cc      	adds	r4, r1, r3
 800682a:	50cd      	str	r5, [r1, r3]
 800682c:	4630      	mov	r0, r6
 800682e:	f001 fb5b 	bl	8007ee8 <__malloc_unlock>
 8006832:	f104 000b 	add.w	r0, r4, #11
 8006836:	1d23      	adds	r3, r4, #4
 8006838:	f020 0007 	bic.w	r0, r0, #7
 800683c:	1ac3      	subs	r3, r0, r3
 800683e:	d0d3      	beq.n	80067e8 <_malloc_r+0x20>
 8006840:	425a      	negs	r2, r3
 8006842:	50e2      	str	r2, [r4, r3]
 8006844:	e7d0      	b.n	80067e8 <_malloc_r+0x20>
 8006846:	684b      	ldr	r3, [r1, #4]
 8006848:	428c      	cmp	r4, r1
 800684a:	bf16      	itet	ne
 800684c:	6063      	strne	r3, [r4, #4]
 800684e:	6013      	streq	r3, [r2, #0]
 8006850:	460c      	movne	r4, r1
 8006852:	e7eb      	b.n	800682c <_malloc_r+0x64>
 8006854:	460c      	mov	r4, r1
 8006856:	6849      	ldr	r1, [r1, #4]
 8006858:	e7cc      	b.n	80067f4 <_malloc_r+0x2c>
 800685a:	1cc4      	adds	r4, r0, #3
 800685c:	f024 0403 	bic.w	r4, r4, #3
 8006860:	42a0      	cmp	r0, r4
 8006862:	d005      	beq.n	8006870 <_malloc_r+0xa8>
 8006864:	1a21      	subs	r1, r4, r0
 8006866:	4630      	mov	r0, r6
 8006868:	f000 fc58 	bl	800711c <_sbrk_r>
 800686c:	3001      	adds	r0, #1
 800686e:	d0cf      	beq.n	8006810 <_malloc_r+0x48>
 8006870:	6025      	str	r5, [r4, #0]
 8006872:	e7db      	b.n	800682c <_malloc_r+0x64>
 8006874:	20000a68 	.word	0x20000a68
 8006878:	20000a6c 	.word	0x20000a6c

0800687c <__cvt>:
 800687c:	2b00      	cmp	r3, #0
 800687e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006882:	461e      	mov	r6, r3
 8006884:	bfbb      	ittet	lt
 8006886:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800688a:	461e      	movlt	r6, r3
 800688c:	2300      	movge	r3, #0
 800688e:	232d      	movlt	r3, #45	; 0x2d
 8006890:	b088      	sub	sp, #32
 8006892:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006894:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8006898:	f027 0720 	bic.w	r7, r7, #32
 800689c:	2f46      	cmp	r7, #70	; 0x46
 800689e:	4614      	mov	r4, r2
 80068a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80068a2:	700b      	strb	r3, [r1, #0]
 80068a4:	d004      	beq.n	80068b0 <__cvt+0x34>
 80068a6:	2f45      	cmp	r7, #69	; 0x45
 80068a8:	d100      	bne.n	80068ac <__cvt+0x30>
 80068aa:	3501      	adds	r5, #1
 80068ac:	2302      	movs	r3, #2
 80068ae:	e000      	b.n	80068b2 <__cvt+0x36>
 80068b0:	2303      	movs	r3, #3
 80068b2:	aa07      	add	r2, sp, #28
 80068b4:	9204      	str	r2, [sp, #16]
 80068b6:	aa06      	add	r2, sp, #24
 80068b8:	e9cd a202 	strd	sl, r2, [sp, #8]
 80068bc:	e9cd 3500 	strd	r3, r5, [sp]
 80068c0:	4622      	mov	r2, r4
 80068c2:	4633      	mov	r3, r6
 80068c4:	f000 fd34 	bl	8007330 <_dtoa_r>
 80068c8:	2f47      	cmp	r7, #71	; 0x47
 80068ca:	4680      	mov	r8, r0
 80068cc:	d102      	bne.n	80068d4 <__cvt+0x58>
 80068ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068d0:	07db      	lsls	r3, r3, #31
 80068d2:	d526      	bpl.n	8006922 <__cvt+0xa6>
 80068d4:	2f46      	cmp	r7, #70	; 0x46
 80068d6:	eb08 0905 	add.w	r9, r8, r5
 80068da:	d111      	bne.n	8006900 <__cvt+0x84>
 80068dc:	f898 3000 	ldrb.w	r3, [r8]
 80068e0:	2b30      	cmp	r3, #48	; 0x30
 80068e2:	d10a      	bne.n	80068fa <__cvt+0x7e>
 80068e4:	2200      	movs	r2, #0
 80068e6:	2300      	movs	r3, #0
 80068e8:	4620      	mov	r0, r4
 80068ea:	4631      	mov	r1, r6
 80068ec:	f7fa f85c 	bl	80009a8 <__aeabi_dcmpeq>
 80068f0:	b918      	cbnz	r0, 80068fa <__cvt+0x7e>
 80068f2:	f1c5 0501 	rsb	r5, r5, #1
 80068f6:	f8ca 5000 	str.w	r5, [sl]
 80068fa:	f8da 3000 	ldr.w	r3, [sl]
 80068fe:	4499      	add	r9, r3
 8006900:	2200      	movs	r2, #0
 8006902:	2300      	movs	r3, #0
 8006904:	4620      	mov	r0, r4
 8006906:	4631      	mov	r1, r6
 8006908:	f7fa f84e 	bl	80009a8 <__aeabi_dcmpeq>
 800690c:	b938      	cbnz	r0, 800691e <__cvt+0xa2>
 800690e:	2230      	movs	r2, #48	; 0x30
 8006910:	9b07      	ldr	r3, [sp, #28]
 8006912:	454b      	cmp	r3, r9
 8006914:	d205      	bcs.n	8006922 <__cvt+0xa6>
 8006916:	1c59      	adds	r1, r3, #1
 8006918:	9107      	str	r1, [sp, #28]
 800691a:	701a      	strb	r2, [r3, #0]
 800691c:	e7f8      	b.n	8006910 <__cvt+0x94>
 800691e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006922:	4640      	mov	r0, r8
 8006924:	9b07      	ldr	r3, [sp, #28]
 8006926:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006928:	eba3 0308 	sub.w	r3, r3, r8
 800692c:	6013      	str	r3, [r2, #0]
 800692e:	b008      	add	sp, #32
 8006930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006934 <__exponent>:
 8006934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006936:	2900      	cmp	r1, #0
 8006938:	bfb4      	ite	lt
 800693a:	232d      	movlt	r3, #45	; 0x2d
 800693c:	232b      	movge	r3, #43	; 0x2b
 800693e:	4604      	mov	r4, r0
 8006940:	bfb8      	it	lt
 8006942:	4249      	neglt	r1, r1
 8006944:	2909      	cmp	r1, #9
 8006946:	f804 2b02 	strb.w	r2, [r4], #2
 800694a:	7043      	strb	r3, [r0, #1]
 800694c:	dd21      	ble.n	8006992 <__exponent+0x5e>
 800694e:	f10d 0307 	add.w	r3, sp, #7
 8006952:	461f      	mov	r7, r3
 8006954:	260a      	movs	r6, #10
 8006956:	fb91 f5f6 	sdiv	r5, r1, r6
 800695a:	fb06 1115 	mls	r1, r6, r5, r1
 800695e:	2d09      	cmp	r5, #9
 8006960:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8006964:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006968:	f103 32ff 	add.w	r2, r3, #4294967295
 800696c:	4629      	mov	r1, r5
 800696e:	dc09      	bgt.n	8006984 <__exponent+0x50>
 8006970:	3130      	adds	r1, #48	; 0x30
 8006972:	3b02      	subs	r3, #2
 8006974:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006978:	42bb      	cmp	r3, r7
 800697a:	4622      	mov	r2, r4
 800697c:	d304      	bcc.n	8006988 <__exponent+0x54>
 800697e:	1a10      	subs	r0, r2, r0
 8006980:	b003      	add	sp, #12
 8006982:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006984:	4613      	mov	r3, r2
 8006986:	e7e6      	b.n	8006956 <__exponent+0x22>
 8006988:	f813 2b01 	ldrb.w	r2, [r3], #1
 800698c:	f804 2b01 	strb.w	r2, [r4], #1
 8006990:	e7f2      	b.n	8006978 <__exponent+0x44>
 8006992:	2330      	movs	r3, #48	; 0x30
 8006994:	4419      	add	r1, r3
 8006996:	7083      	strb	r3, [r0, #2]
 8006998:	1d02      	adds	r2, r0, #4
 800699a:	70c1      	strb	r1, [r0, #3]
 800699c:	e7ef      	b.n	800697e <__exponent+0x4a>
	...

080069a0 <_printf_float>:
 80069a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a4:	b091      	sub	sp, #68	; 0x44
 80069a6:	460c      	mov	r4, r1
 80069a8:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80069aa:	4693      	mov	fp, r2
 80069ac:	461e      	mov	r6, r3
 80069ae:	4605      	mov	r5, r0
 80069b0:	f001 fa72 	bl	8007e98 <_localeconv_r>
 80069b4:	6803      	ldr	r3, [r0, #0]
 80069b6:	4618      	mov	r0, r3
 80069b8:	9309      	str	r3, [sp, #36]	; 0x24
 80069ba:	f7f9 fbc9 	bl	8000150 <strlen>
 80069be:	2300      	movs	r3, #0
 80069c0:	930e      	str	r3, [sp, #56]	; 0x38
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	900a      	str	r0, [sp, #40]	; 0x28
 80069c6:	3307      	adds	r3, #7
 80069c8:	f023 0307 	bic.w	r3, r3, #7
 80069cc:	f103 0208 	add.w	r2, r3, #8
 80069d0:	f894 8018 	ldrb.w	r8, [r4, #24]
 80069d4:	f8d4 a000 	ldr.w	sl, [r4]
 80069d8:	603a      	str	r2, [r7, #0]
 80069da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069de:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80069e2:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80069e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80069ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80069ec:	f04f 32ff 	mov.w	r2, #4294967295
 80069f0:	4ba6      	ldr	r3, [pc, #664]	; (8006c8c <_printf_float+0x2ec>)
 80069f2:	4638      	mov	r0, r7
 80069f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069f6:	f7fa f809 	bl	8000a0c <__aeabi_dcmpun>
 80069fa:	bb68      	cbnz	r0, 8006a58 <_printf_float+0xb8>
 80069fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006a00:	4ba2      	ldr	r3, [pc, #648]	; (8006c8c <_printf_float+0x2ec>)
 8006a02:	4638      	mov	r0, r7
 8006a04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a06:	f7f9 ffe3 	bl	80009d0 <__aeabi_dcmple>
 8006a0a:	bb28      	cbnz	r0, 8006a58 <_printf_float+0xb8>
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	2300      	movs	r3, #0
 8006a10:	4638      	mov	r0, r7
 8006a12:	4649      	mov	r1, r9
 8006a14:	f7f9 ffd2 	bl	80009bc <__aeabi_dcmplt>
 8006a18:	b110      	cbz	r0, 8006a20 <_printf_float+0x80>
 8006a1a:	232d      	movs	r3, #45	; 0x2d
 8006a1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a20:	4f9b      	ldr	r7, [pc, #620]	; (8006c90 <_printf_float+0x2f0>)
 8006a22:	4b9c      	ldr	r3, [pc, #624]	; (8006c94 <_printf_float+0x2f4>)
 8006a24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a28:	bf98      	it	ls
 8006a2a:	461f      	movls	r7, r3
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	f04f 0900 	mov.w	r9, #0
 8006a32:	6123      	str	r3, [r4, #16]
 8006a34:	f02a 0304 	bic.w	r3, sl, #4
 8006a38:	6023      	str	r3, [r4, #0]
 8006a3a:	9600      	str	r6, [sp, #0]
 8006a3c:	465b      	mov	r3, fp
 8006a3e:	aa0f      	add	r2, sp, #60	; 0x3c
 8006a40:	4621      	mov	r1, r4
 8006a42:	4628      	mov	r0, r5
 8006a44:	f000 f9e2 	bl	8006e0c <_printf_common>
 8006a48:	3001      	adds	r0, #1
 8006a4a:	f040 8090 	bne.w	8006b6e <_printf_float+0x1ce>
 8006a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a52:	b011      	add	sp, #68	; 0x44
 8006a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a58:	463a      	mov	r2, r7
 8006a5a:	464b      	mov	r3, r9
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	4649      	mov	r1, r9
 8006a60:	f7f9 ffd4 	bl	8000a0c <__aeabi_dcmpun>
 8006a64:	b110      	cbz	r0, 8006a6c <_printf_float+0xcc>
 8006a66:	4f8c      	ldr	r7, [pc, #560]	; (8006c98 <_printf_float+0x2f8>)
 8006a68:	4b8c      	ldr	r3, [pc, #560]	; (8006c9c <_printf_float+0x2fc>)
 8006a6a:	e7db      	b.n	8006a24 <_printf_float+0x84>
 8006a6c:	6863      	ldr	r3, [r4, #4]
 8006a6e:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8006a72:	1c59      	adds	r1, r3, #1
 8006a74:	a80d      	add	r0, sp, #52	; 0x34
 8006a76:	a90e      	add	r1, sp, #56	; 0x38
 8006a78:	d140      	bne.n	8006afc <_printf_float+0x15c>
 8006a7a:	2306      	movs	r3, #6
 8006a7c:	6063      	str	r3, [r4, #4]
 8006a7e:	f04f 0c00 	mov.w	ip, #0
 8006a82:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8006a86:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8006a8a:	6863      	ldr	r3, [r4, #4]
 8006a8c:	6022      	str	r2, [r4, #0]
 8006a8e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8006a92:	9300      	str	r3, [sp, #0]
 8006a94:	463a      	mov	r2, r7
 8006a96:	464b      	mov	r3, r9
 8006a98:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	f7ff feed 	bl	800687c <__cvt>
 8006aa2:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8006aa6:	2b47      	cmp	r3, #71	; 0x47
 8006aa8:	4607      	mov	r7, r0
 8006aaa:	d109      	bne.n	8006ac0 <_printf_float+0x120>
 8006aac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006aae:	1cd8      	adds	r0, r3, #3
 8006ab0:	db02      	blt.n	8006ab8 <_printf_float+0x118>
 8006ab2:	6862      	ldr	r2, [r4, #4]
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	dd47      	ble.n	8006b48 <_printf_float+0x1a8>
 8006ab8:	f1a8 0802 	sub.w	r8, r8, #2
 8006abc:	fa5f f888 	uxtb.w	r8, r8
 8006ac0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006ac4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006ac6:	d824      	bhi.n	8006b12 <_printf_float+0x172>
 8006ac8:	3901      	subs	r1, #1
 8006aca:	4642      	mov	r2, r8
 8006acc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006ad0:	910d      	str	r1, [sp, #52]	; 0x34
 8006ad2:	f7ff ff2f 	bl	8006934 <__exponent>
 8006ad6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ad8:	4681      	mov	r9, r0
 8006ada:	1813      	adds	r3, r2, r0
 8006adc:	2a01      	cmp	r2, #1
 8006ade:	6123      	str	r3, [r4, #16]
 8006ae0:	dc02      	bgt.n	8006ae8 <_printf_float+0x148>
 8006ae2:	6822      	ldr	r2, [r4, #0]
 8006ae4:	07d1      	lsls	r1, r2, #31
 8006ae6:	d501      	bpl.n	8006aec <_printf_float+0x14c>
 8006ae8:	3301      	adds	r3, #1
 8006aea:	6123      	str	r3, [r4, #16]
 8006aec:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d0a2      	beq.n	8006a3a <_printf_float+0x9a>
 8006af4:	232d      	movs	r3, #45	; 0x2d
 8006af6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006afa:	e79e      	b.n	8006a3a <_printf_float+0x9a>
 8006afc:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8006b00:	f000 816e 	beq.w	8006de0 <_printf_float+0x440>
 8006b04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006b08:	d1b9      	bne.n	8006a7e <_printf_float+0xde>
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1b7      	bne.n	8006a7e <_printf_float+0xde>
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e7b4      	b.n	8006a7c <_printf_float+0xdc>
 8006b12:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8006b16:	d119      	bne.n	8006b4c <_printf_float+0x1ac>
 8006b18:	2900      	cmp	r1, #0
 8006b1a:	6863      	ldr	r3, [r4, #4]
 8006b1c:	dd0c      	ble.n	8006b38 <_printf_float+0x198>
 8006b1e:	6121      	str	r1, [r4, #16]
 8006b20:	b913      	cbnz	r3, 8006b28 <_printf_float+0x188>
 8006b22:	6822      	ldr	r2, [r4, #0]
 8006b24:	07d2      	lsls	r2, r2, #31
 8006b26:	d502      	bpl.n	8006b2e <_printf_float+0x18e>
 8006b28:	3301      	adds	r3, #1
 8006b2a:	440b      	add	r3, r1
 8006b2c:	6123      	str	r3, [r4, #16]
 8006b2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b30:	f04f 0900 	mov.w	r9, #0
 8006b34:	65a3      	str	r3, [r4, #88]	; 0x58
 8006b36:	e7d9      	b.n	8006aec <_printf_float+0x14c>
 8006b38:	b913      	cbnz	r3, 8006b40 <_printf_float+0x1a0>
 8006b3a:	6822      	ldr	r2, [r4, #0]
 8006b3c:	07d0      	lsls	r0, r2, #31
 8006b3e:	d501      	bpl.n	8006b44 <_printf_float+0x1a4>
 8006b40:	3302      	adds	r3, #2
 8006b42:	e7f3      	b.n	8006b2c <_printf_float+0x18c>
 8006b44:	2301      	movs	r3, #1
 8006b46:	e7f1      	b.n	8006b2c <_printf_float+0x18c>
 8006b48:	f04f 0867 	mov.w	r8, #103	; 0x67
 8006b4c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006b50:	4293      	cmp	r3, r2
 8006b52:	db05      	blt.n	8006b60 <_printf_float+0x1c0>
 8006b54:	6822      	ldr	r2, [r4, #0]
 8006b56:	6123      	str	r3, [r4, #16]
 8006b58:	07d1      	lsls	r1, r2, #31
 8006b5a:	d5e8      	bpl.n	8006b2e <_printf_float+0x18e>
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	e7e5      	b.n	8006b2c <_printf_float+0x18c>
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	bfcc      	ite	gt
 8006b64:	2301      	movgt	r3, #1
 8006b66:	f1c3 0302 	rsble	r3, r3, #2
 8006b6a:	4413      	add	r3, r2
 8006b6c:	e7de      	b.n	8006b2c <_printf_float+0x18c>
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	055a      	lsls	r2, r3, #21
 8006b72:	d407      	bmi.n	8006b84 <_printf_float+0x1e4>
 8006b74:	6923      	ldr	r3, [r4, #16]
 8006b76:	463a      	mov	r2, r7
 8006b78:	4659      	mov	r1, fp
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	47b0      	blx	r6
 8006b7e:	3001      	adds	r0, #1
 8006b80:	d129      	bne.n	8006bd6 <_printf_float+0x236>
 8006b82:	e764      	b.n	8006a4e <_printf_float+0xae>
 8006b84:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006b88:	f240 80d7 	bls.w	8006d3a <_printf_float+0x39a>
 8006b8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b90:	2200      	movs	r2, #0
 8006b92:	2300      	movs	r3, #0
 8006b94:	f7f9 ff08 	bl	80009a8 <__aeabi_dcmpeq>
 8006b98:	b388      	cbz	r0, 8006bfe <_printf_float+0x25e>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	4a40      	ldr	r2, [pc, #256]	; (8006ca0 <_printf_float+0x300>)
 8006b9e:	4659      	mov	r1, fp
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	47b0      	blx	r6
 8006ba4:	3001      	adds	r0, #1
 8006ba6:	f43f af52 	beq.w	8006a4e <_printf_float+0xae>
 8006baa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	db02      	blt.n	8006bb8 <_printf_float+0x218>
 8006bb2:	6823      	ldr	r3, [r4, #0]
 8006bb4:	07d8      	lsls	r0, r3, #31
 8006bb6:	d50e      	bpl.n	8006bd6 <_printf_float+0x236>
 8006bb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bbc:	4659      	mov	r1, fp
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	47b0      	blx	r6
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	f43f af43 	beq.w	8006a4e <_printf_float+0xae>
 8006bc8:	2700      	movs	r7, #0
 8006bca:	f104 081a 	add.w	r8, r4, #26
 8006bce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bd0:	3b01      	subs	r3, #1
 8006bd2:	42bb      	cmp	r3, r7
 8006bd4:	dc09      	bgt.n	8006bea <_printf_float+0x24a>
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	079f      	lsls	r7, r3, #30
 8006bda:	f100 80fd 	bmi.w	8006dd8 <_printf_float+0x438>
 8006bde:	68e0      	ldr	r0, [r4, #12]
 8006be0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006be2:	4298      	cmp	r0, r3
 8006be4:	bfb8      	it	lt
 8006be6:	4618      	movlt	r0, r3
 8006be8:	e733      	b.n	8006a52 <_printf_float+0xb2>
 8006bea:	2301      	movs	r3, #1
 8006bec:	4642      	mov	r2, r8
 8006bee:	4659      	mov	r1, fp
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	47b0      	blx	r6
 8006bf4:	3001      	adds	r0, #1
 8006bf6:	f43f af2a 	beq.w	8006a4e <_printf_float+0xae>
 8006bfa:	3701      	adds	r7, #1
 8006bfc:	e7e7      	b.n	8006bce <_printf_float+0x22e>
 8006bfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	dc2b      	bgt.n	8006c5c <_printf_float+0x2bc>
 8006c04:	2301      	movs	r3, #1
 8006c06:	4a26      	ldr	r2, [pc, #152]	; (8006ca0 <_printf_float+0x300>)
 8006c08:	4659      	mov	r1, fp
 8006c0a:	4628      	mov	r0, r5
 8006c0c:	47b0      	blx	r6
 8006c0e:	3001      	adds	r0, #1
 8006c10:	f43f af1d 	beq.w	8006a4e <_printf_float+0xae>
 8006c14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c16:	b923      	cbnz	r3, 8006c22 <_printf_float+0x282>
 8006c18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c1a:	b913      	cbnz	r3, 8006c22 <_printf_float+0x282>
 8006c1c:	6823      	ldr	r3, [r4, #0]
 8006c1e:	07d9      	lsls	r1, r3, #31
 8006c20:	d5d9      	bpl.n	8006bd6 <_printf_float+0x236>
 8006c22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c26:	4659      	mov	r1, fp
 8006c28:	4628      	mov	r0, r5
 8006c2a:	47b0      	blx	r6
 8006c2c:	3001      	adds	r0, #1
 8006c2e:	f43f af0e 	beq.w	8006a4e <_printf_float+0xae>
 8006c32:	f04f 0800 	mov.w	r8, #0
 8006c36:	f104 091a 	add.w	r9, r4, #26
 8006c3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c3c:	425b      	negs	r3, r3
 8006c3e:	4543      	cmp	r3, r8
 8006c40:	dc01      	bgt.n	8006c46 <_printf_float+0x2a6>
 8006c42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c44:	e797      	b.n	8006b76 <_printf_float+0x1d6>
 8006c46:	2301      	movs	r3, #1
 8006c48:	464a      	mov	r2, r9
 8006c4a:	4659      	mov	r1, fp
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	47b0      	blx	r6
 8006c50:	3001      	adds	r0, #1
 8006c52:	f43f aefc 	beq.w	8006a4e <_printf_float+0xae>
 8006c56:	f108 0801 	add.w	r8, r8, #1
 8006c5a:	e7ee      	b.n	8006c3a <_printf_float+0x29a>
 8006c5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c60:	429a      	cmp	r2, r3
 8006c62:	bfa8      	it	ge
 8006c64:	461a      	movge	r2, r3
 8006c66:	2a00      	cmp	r2, #0
 8006c68:	4690      	mov	r8, r2
 8006c6a:	dd07      	ble.n	8006c7c <_printf_float+0x2dc>
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	4659      	mov	r1, fp
 8006c70:	463a      	mov	r2, r7
 8006c72:	4628      	mov	r0, r5
 8006c74:	47b0      	blx	r6
 8006c76:	3001      	adds	r0, #1
 8006c78:	f43f aee9 	beq.w	8006a4e <_printf_float+0xae>
 8006c7c:	f104 031a 	add.w	r3, r4, #26
 8006c80:	f04f 0a00 	mov.w	sl, #0
 8006c84:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8006c88:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c8a:	e015      	b.n	8006cb8 <_printf_float+0x318>
 8006c8c:	7fefffff 	.word	0x7fefffff
 8006c90:	08008ba8 	.word	0x08008ba8
 8006c94:	08008ba4 	.word	0x08008ba4
 8006c98:	08008bb0 	.word	0x08008bb0
 8006c9c:	08008bac 	.word	0x08008bac
 8006ca0:	08008bb4 	.word	0x08008bb4
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ca8:	4659      	mov	r1, fp
 8006caa:	4628      	mov	r0, r5
 8006cac:	47b0      	blx	r6
 8006cae:	3001      	adds	r0, #1
 8006cb0:	f43f aecd 	beq.w	8006a4e <_printf_float+0xae>
 8006cb4:	f10a 0a01 	add.w	sl, sl, #1
 8006cb8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8006cbc:	eba9 0308 	sub.w	r3, r9, r8
 8006cc0:	4553      	cmp	r3, sl
 8006cc2:	dcef      	bgt.n	8006ca4 <_printf_float+0x304>
 8006cc4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	444f      	add	r7, r9
 8006ccc:	db14      	blt.n	8006cf8 <_printf_float+0x358>
 8006cce:	6823      	ldr	r3, [r4, #0]
 8006cd0:	07da      	lsls	r2, r3, #31
 8006cd2:	d411      	bmi.n	8006cf8 <_printf_float+0x358>
 8006cd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cd6:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006cd8:	eba3 0209 	sub.w	r2, r3, r9
 8006cdc:	eba3 0901 	sub.w	r9, r3, r1
 8006ce0:	4591      	cmp	r9, r2
 8006ce2:	bfa8      	it	ge
 8006ce4:	4691      	movge	r9, r2
 8006ce6:	f1b9 0f00 	cmp.w	r9, #0
 8006cea:	dc0d      	bgt.n	8006d08 <_printf_float+0x368>
 8006cec:	2700      	movs	r7, #0
 8006cee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cf2:	f104 081a 	add.w	r8, r4, #26
 8006cf6:	e018      	b.n	8006d2a <_printf_float+0x38a>
 8006cf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cfc:	4659      	mov	r1, fp
 8006cfe:	4628      	mov	r0, r5
 8006d00:	47b0      	blx	r6
 8006d02:	3001      	adds	r0, #1
 8006d04:	d1e6      	bne.n	8006cd4 <_printf_float+0x334>
 8006d06:	e6a2      	b.n	8006a4e <_printf_float+0xae>
 8006d08:	464b      	mov	r3, r9
 8006d0a:	463a      	mov	r2, r7
 8006d0c:	4659      	mov	r1, fp
 8006d0e:	4628      	mov	r0, r5
 8006d10:	47b0      	blx	r6
 8006d12:	3001      	adds	r0, #1
 8006d14:	d1ea      	bne.n	8006cec <_printf_float+0x34c>
 8006d16:	e69a      	b.n	8006a4e <_printf_float+0xae>
 8006d18:	2301      	movs	r3, #1
 8006d1a:	4642      	mov	r2, r8
 8006d1c:	4659      	mov	r1, fp
 8006d1e:	4628      	mov	r0, r5
 8006d20:	47b0      	blx	r6
 8006d22:	3001      	adds	r0, #1
 8006d24:	f43f ae93 	beq.w	8006a4e <_printf_float+0xae>
 8006d28:	3701      	adds	r7, #1
 8006d2a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d2e:	1a9b      	subs	r3, r3, r2
 8006d30:	eba3 0309 	sub.w	r3, r3, r9
 8006d34:	42bb      	cmp	r3, r7
 8006d36:	dcef      	bgt.n	8006d18 <_printf_float+0x378>
 8006d38:	e74d      	b.n	8006bd6 <_printf_float+0x236>
 8006d3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d3c:	2a01      	cmp	r2, #1
 8006d3e:	dc01      	bgt.n	8006d44 <_printf_float+0x3a4>
 8006d40:	07db      	lsls	r3, r3, #31
 8006d42:	d538      	bpl.n	8006db6 <_printf_float+0x416>
 8006d44:	2301      	movs	r3, #1
 8006d46:	463a      	mov	r2, r7
 8006d48:	4659      	mov	r1, fp
 8006d4a:	4628      	mov	r0, r5
 8006d4c:	47b0      	blx	r6
 8006d4e:	3001      	adds	r0, #1
 8006d50:	f43f ae7d 	beq.w	8006a4e <_printf_float+0xae>
 8006d54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d58:	4659      	mov	r1, fp
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	47b0      	blx	r6
 8006d5e:	3001      	adds	r0, #1
 8006d60:	f107 0701 	add.w	r7, r7, #1
 8006d64:	f43f ae73 	beq.w	8006a4e <_printf_float+0xae>
 8006d68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f103 38ff 	add.w	r8, r3, #4294967295
 8006d74:	2300      	movs	r3, #0
 8006d76:	f7f9 fe17 	bl	80009a8 <__aeabi_dcmpeq>
 8006d7a:	b9c0      	cbnz	r0, 8006dae <_printf_float+0x40e>
 8006d7c:	4643      	mov	r3, r8
 8006d7e:	463a      	mov	r2, r7
 8006d80:	4659      	mov	r1, fp
 8006d82:	4628      	mov	r0, r5
 8006d84:	47b0      	blx	r6
 8006d86:	3001      	adds	r0, #1
 8006d88:	d10d      	bne.n	8006da6 <_printf_float+0x406>
 8006d8a:	e660      	b.n	8006a4e <_printf_float+0xae>
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	4642      	mov	r2, r8
 8006d90:	4659      	mov	r1, fp
 8006d92:	4628      	mov	r0, r5
 8006d94:	47b0      	blx	r6
 8006d96:	3001      	adds	r0, #1
 8006d98:	f43f ae59 	beq.w	8006a4e <_printf_float+0xae>
 8006d9c:	3701      	adds	r7, #1
 8006d9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006da0:	3b01      	subs	r3, #1
 8006da2:	42bb      	cmp	r3, r7
 8006da4:	dcf2      	bgt.n	8006d8c <_printf_float+0x3ec>
 8006da6:	464b      	mov	r3, r9
 8006da8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006dac:	e6e4      	b.n	8006b78 <_printf_float+0x1d8>
 8006dae:	2700      	movs	r7, #0
 8006db0:	f104 081a 	add.w	r8, r4, #26
 8006db4:	e7f3      	b.n	8006d9e <_printf_float+0x3fe>
 8006db6:	2301      	movs	r3, #1
 8006db8:	e7e1      	b.n	8006d7e <_printf_float+0x3de>
 8006dba:	2301      	movs	r3, #1
 8006dbc:	4642      	mov	r2, r8
 8006dbe:	4659      	mov	r1, fp
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	47b0      	blx	r6
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	f43f ae42 	beq.w	8006a4e <_printf_float+0xae>
 8006dca:	3701      	adds	r7, #1
 8006dcc:	68e3      	ldr	r3, [r4, #12]
 8006dce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006dd0:	1a9b      	subs	r3, r3, r2
 8006dd2:	42bb      	cmp	r3, r7
 8006dd4:	dcf1      	bgt.n	8006dba <_printf_float+0x41a>
 8006dd6:	e702      	b.n	8006bde <_printf_float+0x23e>
 8006dd8:	2700      	movs	r7, #0
 8006dda:	f104 0819 	add.w	r8, r4, #25
 8006dde:	e7f5      	b.n	8006dcc <_printf_float+0x42c>
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f43f ae94 	beq.w	8006b0e <_printf_float+0x16e>
 8006de6:	f04f 0c00 	mov.w	ip, #0
 8006dea:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8006dee:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8006df2:	6022      	str	r2, [r4, #0]
 8006df4:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8006df8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	463a      	mov	r2, r7
 8006e00:	464b      	mov	r3, r9
 8006e02:	4628      	mov	r0, r5
 8006e04:	f7ff fd3a 	bl	800687c <__cvt>
 8006e08:	4607      	mov	r7, r0
 8006e0a:	e64f      	b.n	8006aac <_printf_float+0x10c>

08006e0c <_printf_common>:
 8006e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e10:	4691      	mov	r9, r2
 8006e12:	461f      	mov	r7, r3
 8006e14:	688a      	ldr	r2, [r1, #8]
 8006e16:	690b      	ldr	r3, [r1, #16]
 8006e18:	4606      	mov	r6, r0
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	bfb8      	it	lt
 8006e1e:	4613      	movlt	r3, r2
 8006e20:	f8c9 3000 	str.w	r3, [r9]
 8006e24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e28:	460c      	mov	r4, r1
 8006e2a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e2e:	b112      	cbz	r2, 8006e36 <_printf_common+0x2a>
 8006e30:	3301      	adds	r3, #1
 8006e32:	f8c9 3000 	str.w	r3, [r9]
 8006e36:	6823      	ldr	r3, [r4, #0]
 8006e38:	0699      	lsls	r1, r3, #26
 8006e3a:	bf42      	ittt	mi
 8006e3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006e40:	3302      	addmi	r3, #2
 8006e42:	f8c9 3000 	strmi.w	r3, [r9]
 8006e46:	6825      	ldr	r5, [r4, #0]
 8006e48:	f015 0506 	ands.w	r5, r5, #6
 8006e4c:	d107      	bne.n	8006e5e <_printf_common+0x52>
 8006e4e:	f104 0a19 	add.w	sl, r4, #25
 8006e52:	68e3      	ldr	r3, [r4, #12]
 8006e54:	f8d9 2000 	ldr.w	r2, [r9]
 8006e58:	1a9b      	subs	r3, r3, r2
 8006e5a:	42ab      	cmp	r3, r5
 8006e5c:	dc29      	bgt.n	8006eb2 <_printf_common+0xa6>
 8006e5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006e62:	6822      	ldr	r2, [r4, #0]
 8006e64:	3300      	adds	r3, #0
 8006e66:	bf18      	it	ne
 8006e68:	2301      	movne	r3, #1
 8006e6a:	0692      	lsls	r2, r2, #26
 8006e6c:	d42e      	bmi.n	8006ecc <_printf_common+0xc0>
 8006e6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e72:	4639      	mov	r1, r7
 8006e74:	4630      	mov	r0, r6
 8006e76:	47c0      	blx	r8
 8006e78:	3001      	adds	r0, #1
 8006e7a:	d021      	beq.n	8006ec0 <_printf_common+0xb4>
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	68e5      	ldr	r5, [r4, #12]
 8006e80:	f003 0306 	and.w	r3, r3, #6
 8006e84:	2b04      	cmp	r3, #4
 8006e86:	bf18      	it	ne
 8006e88:	2500      	movne	r5, #0
 8006e8a:	f8d9 2000 	ldr.w	r2, [r9]
 8006e8e:	f04f 0900 	mov.w	r9, #0
 8006e92:	bf08      	it	eq
 8006e94:	1aad      	subeq	r5, r5, r2
 8006e96:	68a3      	ldr	r3, [r4, #8]
 8006e98:	6922      	ldr	r2, [r4, #16]
 8006e9a:	bf08      	it	eq
 8006e9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	bfc4      	itt	gt
 8006ea4:	1a9b      	subgt	r3, r3, r2
 8006ea6:	18ed      	addgt	r5, r5, r3
 8006ea8:	341a      	adds	r4, #26
 8006eaa:	454d      	cmp	r5, r9
 8006eac:	d11a      	bne.n	8006ee4 <_printf_common+0xd8>
 8006eae:	2000      	movs	r0, #0
 8006eb0:	e008      	b.n	8006ec4 <_printf_common+0xb8>
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	4652      	mov	r2, sl
 8006eb6:	4639      	mov	r1, r7
 8006eb8:	4630      	mov	r0, r6
 8006eba:	47c0      	blx	r8
 8006ebc:	3001      	adds	r0, #1
 8006ebe:	d103      	bne.n	8006ec8 <_printf_common+0xbc>
 8006ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ec8:	3501      	adds	r5, #1
 8006eca:	e7c2      	b.n	8006e52 <_printf_common+0x46>
 8006ecc:	2030      	movs	r0, #48	; 0x30
 8006ece:	18e1      	adds	r1, r4, r3
 8006ed0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ed4:	1c5a      	adds	r2, r3, #1
 8006ed6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006eda:	4422      	add	r2, r4
 8006edc:	3302      	adds	r3, #2
 8006ede:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ee2:	e7c4      	b.n	8006e6e <_printf_common+0x62>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	4622      	mov	r2, r4
 8006ee8:	4639      	mov	r1, r7
 8006eea:	4630      	mov	r0, r6
 8006eec:	47c0      	blx	r8
 8006eee:	3001      	adds	r0, #1
 8006ef0:	d0e6      	beq.n	8006ec0 <_printf_common+0xb4>
 8006ef2:	f109 0901 	add.w	r9, r9, #1
 8006ef6:	e7d8      	b.n	8006eaa <_printf_common+0x9e>

08006ef8 <_printf_i>:
 8006ef8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006efc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006f00:	460c      	mov	r4, r1
 8006f02:	7e09      	ldrb	r1, [r1, #24]
 8006f04:	b085      	sub	sp, #20
 8006f06:	296e      	cmp	r1, #110	; 0x6e
 8006f08:	4617      	mov	r7, r2
 8006f0a:	4606      	mov	r6, r0
 8006f0c:	4698      	mov	r8, r3
 8006f0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f10:	f000 80b3 	beq.w	800707a <_printf_i+0x182>
 8006f14:	d822      	bhi.n	8006f5c <_printf_i+0x64>
 8006f16:	2963      	cmp	r1, #99	; 0x63
 8006f18:	d036      	beq.n	8006f88 <_printf_i+0x90>
 8006f1a:	d80a      	bhi.n	8006f32 <_printf_i+0x3a>
 8006f1c:	2900      	cmp	r1, #0
 8006f1e:	f000 80b9 	beq.w	8007094 <_printf_i+0x19c>
 8006f22:	2958      	cmp	r1, #88	; 0x58
 8006f24:	f000 8083 	beq.w	800702e <_printf_i+0x136>
 8006f28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f2c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006f30:	e032      	b.n	8006f98 <_printf_i+0xa0>
 8006f32:	2964      	cmp	r1, #100	; 0x64
 8006f34:	d001      	beq.n	8006f3a <_printf_i+0x42>
 8006f36:	2969      	cmp	r1, #105	; 0x69
 8006f38:	d1f6      	bne.n	8006f28 <_printf_i+0x30>
 8006f3a:	6820      	ldr	r0, [r4, #0]
 8006f3c:	6813      	ldr	r3, [r2, #0]
 8006f3e:	0605      	lsls	r5, r0, #24
 8006f40:	f103 0104 	add.w	r1, r3, #4
 8006f44:	d52a      	bpl.n	8006f9c <_printf_i+0xa4>
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	6011      	str	r1, [r2, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	da03      	bge.n	8006f56 <_printf_i+0x5e>
 8006f4e:	222d      	movs	r2, #45	; 0x2d
 8006f50:	425b      	negs	r3, r3
 8006f52:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006f56:	486f      	ldr	r0, [pc, #444]	; (8007114 <_printf_i+0x21c>)
 8006f58:	220a      	movs	r2, #10
 8006f5a:	e039      	b.n	8006fd0 <_printf_i+0xd8>
 8006f5c:	2973      	cmp	r1, #115	; 0x73
 8006f5e:	f000 809d 	beq.w	800709c <_printf_i+0x1a4>
 8006f62:	d808      	bhi.n	8006f76 <_printf_i+0x7e>
 8006f64:	296f      	cmp	r1, #111	; 0x6f
 8006f66:	d020      	beq.n	8006faa <_printf_i+0xb2>
 8006f68:	2970      	cmp	r1, #112	; 0x70
 8006f6a:	d1dd      	bne.n	8006f28 <_printf_i+0x30>
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	f043 0320 	orr.w	r3, r3, #32
 8006f72:	6023      	str	r3, [r4, #0]
 8006f74:	e003      	b.n	8006f7e <_printf_i+0x86>
 8006f76:	2975      	cmp	r1, #117	; 0x75
 8006f78:	d017      	beq.n	8006faa <_printf_i+0xb2>
 8006f7a:	2978      	cmp	r1, #120	; 0x78
 8006f7c:	d1d4      	bne.n	8006f28 <_printf_i+0x30>
 8006f7e:	2378      	movs	r3, #120	; 0x78
 8006f80:	4865      	ldr	r0, [pc, #404]	; (8007118 <_printf_i+0x220>)
 8006f82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006f86:	e055      	b.n	8007034 <_printf_i+0x13c>
 8006f88:	6813      	ldr	r3, [r2, #0]
 8006f8a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f8e:	1d19      	adds	r1, r3, #4
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	6011      	str	r1, [r2, #0]
 8006f94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e08c      	b.n	80070b6 <_printf_i+0x1be>
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006fa2:	6011      	str	r1, [r2, #0]
 8006fa4:	bf18      	it	ne
 8006fa6:	b21b      	sxthne	r3, r3
 8006fa8:	e7cf      	b.n	8006f4a <_printf_i+0x52>
 8006faa:	6813      	ldr	r3, [r2, #0]
 8006fac:	6825      	ldr	r5, [r4, #0]
 8006fae:	1d18      	adds	r0, r3, #4
 8006fb0:	6010      	str	r0, [r2, #0]
 8006fb2:	0628      	lsls	r0, r5, #24
 8006fb4:	d501      	bpl.n	8006fba <_printf_i+0xc2>
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	e002      	b.n	8006fc0 <_printf_i+0xc8>
 8006fba:	0668      	lsls	r0, r5, #25
 8006fbc:	d5fb      	bpl.n	8006fb6 <_printf_i+0xbe>
 8006fbe:	881b      	ldrh	r3, [r3, #0]
 8006fc0:	296f      	cmp	r1, #111	; 0x6f
 8006fc2:	bf14      	ite	ne
 8006fc4:	220a      	movne	r2, #10
 8006fc6:	2208      	moveq	r2, #8
 8006fc8:	4852      	ldr	r0, [pc, #328]	; (8007114 <_printf_i+0x21c>)
 8006fca:	2100      	movs	r1, #0
 8006fcc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006fd0:	6865      	ldr	r5, [r4, #4]
 8006fd2:	2d00      	cmp	r5, #0
 8006fd4:	60a5      	str	r5, [r4, #8]
 8006fd6:	f2c0 8095 	blt.w	8007104 <_printf_i+0x20c>
 8006fda:	6821      	ldr	r1, [r4, #0]
 8006fdc:	f021 0104 	bic.w	r1, r1, #4
 8006fe0:	6021      	str	r1, [r4, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d13d      	bne.n	8007062 <_printf_i+0x16a>
 8006fe6:	2d00      	cmp	r5, #0
 8006fe8:	f040 808e 	bne.w	8007108 <_printf_i+0x210>
 8006fec:	4665      	mov	r5, ip
 8006fee:	2a08      	cmp	r2, #8
 8006ff0:	d10b      	bne.n	800700a <_printf_i+0x112>
 8006ff2:	6823      	ldr	r3, [r4, #0]
 8006ff4:	07db      	lsls	r3, r3, #31
 8006ff6:	d508      	bpl.n	800700a <_printf_i+0x112>
 8006ff8:	6923      	ldr	r3, [r4, #16]
 8006ffa:	6862      	ldr	r2, [r4, #4]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	bfde      	ittt	le
 8007000:	2330      	movle	r3, #48	; 0x30
 8007002:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007006:	f105 35ff 	addle.w	r5, r5, #4294967295
 800700a:	ebac 0305 	sub.w	r3, ip, r5
 800700e:	6123      	str	r3, [r4, #16]
 8007010:	f8cd 8000 	str.w	r8, [sp]
 8007014:	463b      	mov	r3, r7
 8007016:	aa03      	add	r2, sp, #12
 8007018:	4621      	mov	r1, r4
 800701a:	4630      	mov	r0, r6
 800701c:	f7ff fef6 	bl	8006e0c <_printf_common>
 8007020:	3001      	adds	r0, #1
 8007022:	d14d      	bne.n	80070c0 <_printf_i+0x1c8>
 8007024:	f04f 30ff 	mov.w	r0, #4294967295
 8007028:	b005      	add	sp, #20
 800702a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800702e:	4839      	ldr	r0, [pc, #228]	; (8007114 <_printf_i+0x21c>)
 8007030:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007034:	6813      	ldr	r3, [r2, #0]
 8007036:	6821      	ldr	r1, [r4, #0]
 8007038:	1d1d      	adds	r5, r3, #4
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6015      	str	r5, [r2, #0]
 800703e:	060a      	lsls	r2, r1, #24
 8007040:	d50b      	bpl.n	800705a <_printf_i+0x162>
 8007042:	07ca      	lsls	r2, r1, #31
 8007044:	bf44      	itt	mi
 8007046:	f041 0120 	orrmi.w	r1, r1, #32
 800704a:	6021      	strmi	r1, [r4, #0]
 800704c:	b91b      	cbnz	r3, 8007056 <_printf_i+0x15e>
 800704e:	6822      	ldr	r2, [r4, #0]
 8007050:	f022 0220 	bic.w	r2, r2, #32
 8007054:	6022      	str	r2, [r4, #0]
 8007056:	2210      	movs	r2, #16
 8007058:	e7b7      	b.n	8006fca <_printf_i+0xd2>
 800705a:	064d      	lsls	r5, r1, #25
 800705c:	bf48      	it	mi
 800705e:	b29b      	uxthmi	r3, r3
 8007060:	e7ef      	b.n	8007042 <_printf_i+0x14a>
 8007062:	4665      	mov	r5, ip
 8007064:	fbb3 f1f2 	udiv	r1, r3, r2
 8007068:	fb02 3311 	mls	r3, r2, r1, r3
 800706c:	5cc3      	ldrb	r3, [r0, r3]
 800706e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007072:	460b      	mov	r3, r1
 8007074:	2900      	cmp	r1, #0
 8007076:	d1f5      	bne.n	8007064 <_printf_i+0x16c>
 8007078:	e7b9      	b.n	8006fee <_printf_i+0xf6>
 800707a:	6813      	ldr	r3, [r2, #0]
 800707c:	6825      	ldr	r5, [r4, #0]
 800707e:	1d18      	adds	r0, r3, #4
 8007080:	6961      	ldr	r1, [r4, #20]
 8007082:	6010      	str	r0, [r2, #0]
 8007084:	0628      	lsls	r0, r5, #24
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	d501      	bpl.n	800708e <_printf_i+0x196>
 800708a:	6019      	str	r1, [r3, #0]
 800708c:	e002      	b.n	8007094 <_printf_i+0x19c>
 800708e:	066a      	lsls	r2, r5, #25
 8007090:	d5fb      	bpl.n	800708a <_printf_i+0x192>
 8007092:	8019      	strh	r1, [r3, #0]
 8007094:	2300      	movs	r3, #0
 8007096:	4665      	mov	r5, ip
 8007098:	6123      	str	r3, [r4, #16]
 800709a:	e7b9      	b.n	8007010 <_printf_i+0x118>
 800709c:	6813      	ldr	r3, [r2, #0]
 800709e:	1d19      	adds	r1, r3, #4
 80070a0:	6011      	str	r1, [r2, #0]
 80070a2:	681d      	ldr	r5, [r3, #0]
 80070a4:	6862      	ldr	r2, [r4, #4]
 80070a6:	2100      	movs	r1, #0
 80070a8:	4628      	mov	r0, r5
 80070aa:	f000 ff03 	bl	8007eb4 <memchr>
 80070ae:	b108      	cbz	r0, 80070b4 <_printf_i+0x1bc>
 80070b0:	1b40      	subs	r0, r0, r5
 80070b2:	6060      	str	r0, [r4, #4]
 80070b4:	6863      	ldr	r3, [r4, #4]
 80070b6:	6123      	str	r3, [r4, #16]
 80070b8:	2300      	movs	r3, #0
 80070ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070be:	e7a7      	b.n	8007010 <_printf_i+0x118>
 80070c0:	6923      	ldr	r3, [r4, #16]
 80070c2:	462a      	mov	r2, r5
 80070c4:	4639      	mov	r1, r7
 80070c6:	4630      	mov	r0, r6
 80070c8:	47c0      	blx	r8
 80070ca:	3001      	adds	r0, #1
 80070cc:	d0aa      	beq.n	8007024 <_printf_i+0x12c>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	079b      	lsls	r3, r3, #30
 80070d2:	d413      	bmi.n	80070fc <_printf_i+0x204>
 80070d4:	68e0      	ldr	r0, [r4, #12]
 80070d6:	9b03      	ldr	r3, [sp, #12]
 80070d8:	4298      	cmp	r0, r3
 80070da:	bfb8      	it	lt
 80070dc:	4618      	movlt	r0, r3
 80070de:	e7a3      	b.n	8007028 <_printf_i+0x130>
 80070e0:	2301      	movs	r3, #1
 80070e2:	464a      	mov	r2, r9
 80070e4:	4639      	mov	r1, r7
 80070e6:	4630      	mov	r0, r6
 80070e8:	47c0      	blx	r8
 80070ea:	3001      	adds	r0, #1
 80070ec:	d09a      	beq.n	8007024 <_printf_i+0x12c>
 80070ee:	3501      	adds	r5, #1
 80070f0:	68e3      	ldr	r3, [r4, #12]
 80070f2:	9a03      	ldr	r2, [sp, #12]
 80070f4:	1a9b      	subs	r3, r3, r2
 80070f6:	42ab      	cmp	r3, r5
 80070f8:	dcf2      	bgt.n	80070e0 <_printf_i+0x1e8>
 80070fa:	e7eb      	b.n	80070d4 <_printf_i+0x1dc>
 80070fc:	2500      	movs	r5, #0
 80070fe:	f104 0919 	add.w	r9, r4, #25
 8007102:	e7f5      	b.n	80070f0 <_printf_i+0x1f8>
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1ac      	bne.n	8007062 <_printf_i+0x16a>
 8007108:	7803      	ldrb	r3, [r0, #0]
 800710a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800710e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007112:	e76c      	b.n	8006fee <_printf_i+0xf6>
 8007114:	08008bb6 	.word	0x08008bb6
 8007118:	08008bc7 	.word	0x08008bc7

0800711c <_sbrk_r>:
 800711c:	b538      	push	{r3, r4, r5, lr}
 800711e:	2300      	movs	r3, #0
 8007120:	4c05      	ldr	r4, [pc, #20]	; (8007138 <_sbrk_r+0x1c>)
 8007122:	4605      	mov	r5, r0
 8007124:	4608      	mov	r0, r1
 8007126:	6023      	str	r3, [r4, #0]
 8007128:	f7fc f806 	bl	8003138 <_sbrk>
 800712c:	1c43      	adds	r3, r0, #1
 800712e:	d102      	bne.n	8007136 <_sbrk_r+0x1a>
 8007130:	6823      	ldr	r3, [r4, #0]
 8007132:	b103      	cbz	r3, 8007136 <_sbrk_r+0x1a>
 8007134:	602b      	str	r3, [r5, #0]
 8007136:	bd38      	pop	{r3, r4, r5, pc}
 8007138:	20000d78 	.word	0x20000d78

0800713c <sniprintf>:
 800713c:	b40c      	push	{r2, r3}
 800713e:	b530      	push	{r4, r5, lr}
 8007140:	4b17      	ldr	r3, [pc, #92]	; (80071a0 <sniprintf+0x64>)
 8007142:	1e0c      	subs	r4, r1, #0
 8007144:	b09d      	sub	sp, #116	; 0x74
 8007146:	681d      	ldr	r5, [r3, #0]
 8007148:	da08      	bge.n	800715c <sniprintf+0x20>
 800714a:	238b      	movs	r3, #139	; 0x8b
 800714c:	f04f 30ff 	mov.w	r0, #4294967295
 8007150:	602b      	str	r3, [r5, #0]
 8007152:	b01d      	add	sp, #116	; 0x74
 8007154:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007158:	b002      	add	sp, #8
 800715a:	4770      	bx	lr
 800715c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007160:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007164:	bf0c      	ite	eq
 8007166:	4623      	moveq	r3, r4
 8007168:	f104 33ff 	addne.w	r3, r4, #4294967295
 800716c:	9304      	str	r3, [sp, #16]
 800716e:	9307      	str	r3, [sp, #28]
 8007170:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007174:	9002      	str	r0, [sp, #8]
 8007176:	9006      	str	r0, [sp, #24]
 8007178:	f8ad 3016 	strh.w	r3, [sp, #22]
 800717c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800717e:	ab21      	add	r3, sp, #132	; 0x84
 8007180:	a902      	add	r1, sp, #8
 8007182:	4628      	mov	r0, r5
 8007184:	9301      	str	r3, [sp, #4]
 8007186:	f001 f9f5 	bl	8008574 <_svfiprintf_r>
 800718a:	1c43      	adds	r3, r0, #1
 800718c:	bfbc      	itt	lt
 800718e:	238b      	movlt	r3, #139	; 0x8b
 8007190:	602b      	strlt	r3, [r5, #0]
 8007192:	2c00      	cmp	r4, #0
 8007194:	d0dd      	beq.n	8007152 <sniprintf+0x16>
 8007196:	2200      	movs	r2, #0
 8007198:	9b02      	ldr	r3, [sp, #8]
 800719a:	701a      	strb	r2, [r3, #0]
 800719c:	e7d9      	b.n	8007152 <sniprintf+0x16>
 800719e:	bf00      	nop
 80071a0:	20000054 	.word	0x20000054

080071a4 <siprintf>:
 80071a4:	b40e      	push	{r1, r2, r3}
 80071a6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80071aa:	b500      	push	{lr}
 80071ac:	b09c      	sub	sp, #112	; 0x70
 80071ae:	ab1d      	add	r3, sp, #116	; 0x74
 80071b0:	9002      	str	r0, [sp, #8]
 80071b2:	9006      	str	r0, [sp, #24]
 80071b4:	9107      	str	r1, [sp, #28]
 80071b6:	9104      	str	r1, [sp, #16]
 80071b8:	4808      	ldr	r0, [pc, #32]	; (80071dc <siprintf+0x38>)
 80071ba:	4909      	ldr	r1, [pc, #36]	; (80071e0 <siprintf+0x3c>)
 80071bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80071c0:	9105      	str	r1, [sp, #20]
 80071c2:	6800      	ldr	r0, [r0, #0]
 80071c4:	a902      	add	r1, sp, #8
 80071c6:	9301      	str	r3, [sp, #4]
 80071c8:	f001 f9d4 	bl	8008574 <_svfiprintf_r>
 80071cc:	2200      	movs	r2, #0
 80071ce:	9b02      	ldr	r3, [sp, #8]
 80071d0:	701a      	strb	r2, [r3, #0]
 80071d2:	b01c      	add	sp, #112	; 0x70
 80071d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80071d8:	b003      	add	sp, #12
 80071da:	4770      	bx	lr
 80071dc:	20000054 	.word	0x20000054
 80071e0:	ffff0208 	.word	0xffff0208

080071e4 <strcat>:
 80071e4:	4603      	mov	r3, r0
 80071e6:	b510      	push	{r4, lr}
 80071e8:	781a      	ldrb	r2, [r3, #0]
 80071ea:	1c5c      	adds	r4, r3, #1
 80071ec:	b93a      	cbnz	r2, 80071fe <strcat+0x1a>
 80071ee:	3b01      	subs	r3, #1
 80071f0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071f4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071f8:	2a00      	cmp	r2, #0
 80071fa:	d1f9      	bne.n	80071f0 <strcat+0xc>
 80071fc:	bd10      	pop	{r4, pc}
 80071fe:	4623      	mov	r3, r4
 8007200:	e7f2      	b.n	80071e8 <strcat+0x4>

08007202 <strcpy>:
 8007202:	4603      	mov	r3, r0
 8007204:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007208:	f803 2b01 	strb.w	r2, [r3], #1
 800720c:	2a00      	cmp	r2, #0
 800720e:	d1f9      	bne.n	8007204 <strcpy+0x2>
 8007210:	4770      	bx	lr

08007212 <quorem>:
 8007212:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007216:	6903      	ldr	r3, [r0, #16]
 8007218:	690c      	ldr	r4, [r1, #16]
 800721a:	4680      	mov	r8, r0
 800721c:	42a3      	cmp	r3, r4
 800721e:	f2c0 8084 	blt.w	800732a <quorem+0x118>
 8007222:	3c01      	subs	r4, #1
 8007224:	f101 0714 	add.w	r7, r1, #20
 8007228:	f100 0614 	add.w	r6, r0, #20
 800722c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007230:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007234:	3501      	adds	r5, #1
 8007236:	fbb0 f5f5 	udiv	r5, r0, r5
 800723a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800723e:	eb06 030c 	add.w	r3, r6, ip
 8007242:	eb07 090c 	add.w	r9, r7, ip
 8007246:	9301      	str	r3, [sp, #4]
 8007248:	b39d      	cbz	r5, 80072b2 <quorem+0xa0>
 800724a:	f04f 0a00 	mov.w	sl, #0
 800724e:	4638      	mov	r0, r7
 8007250:	46b6      	mov	lr, r6
 8007252:	46d3      	mov	fp, sl
 8007254:	f850 2b04 	ldr.w	r2, [r0], #4
 8007258:	b293      	uxth	r3, r2
 800725a:	fb05 a303 	mla	r3, r5, r3, sl
 800725e:	0c12      	lsrs	r2, r2, #16
 8007260:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007264:	fb05 a202 	mla	r2, r5, r2, sl
 8007268:	b29b      	uxth	r3, r3
 800726a:	ebab 0303 	sub.w	r3, fp, r3
 800726e:	f8de b000 	ldr.w	fp, [lr]
 8007272:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007276:	fa1f fb8b 	uxth.w	fp, fp
 800727a:	445b      	add	r3, fp
 800727c:	fa1f fb82 	uxth.w	fp, r2
 8007280:	f8de 2000 	ldr.w	r2, [lr]
 8007284:	4581      	cmp	r9, r0
 8007286:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800728a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800728e:	b29b      	uxth	r3, r3
 8007290:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007294:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007298:	f84e 3b04 	str.w	r3, [lr], #4
 800729c:	d2da      	bcs.n	8007254 <quorem+0x42>
 800729e:	f856 300c 	ldr.w	r3, [r6, ip]
 80072a2:	b933      	cbnz	r3, 80072b2 <quorem+0xa0>
 80072a4:	9b01      	ldr	r3, [sp, #4]
 80072a6:	3b04      	subs	r3, #4
 80072a8:	429e      	cmp	r6, r3
 80072aa:	461a      	mov	r2, r3
 80072ac:	d331      	bcc.n	8007312 <quorem+0x100>
 80072ae:	f8c8 4010 	str.w	r4, [r8, #16]
 80072b2:	4640      	mov	r0, r8
 80072b4:	f001 f82e 	bl	8008314 <__mcmp>
 80072b8:	2800      	cmp	r0, #0
 80072ba:	db26      	blt.n	800730a <quorem+0xf8>
 80072bc:	4630      	mov	r0, r6
 80072be:	f04f 0c00 	mov.w	ip, #0
 80072c2:	3501      	adds	r5, #1
 80072c4:	f857 1b04 	ldr.w	r1, [r7], #4
 80072c8:	f8d0 e000 	ldr.w	lr, [r0]
 80072cc:	b28b      	uxth	r3, r1
 80072ce:	ebac 0303 	sub.w	r3, ip, r3
 80072d2:	fa1f f28e 	uxth.w	r2, lr
 80072d6:	4413      	add	r3, r2
 80072d8:	0c0a      	lsrs	r2, r1, #16
 80072da:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80072de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072e8:	45b9      	cmp	r9, r7
 80072ea:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80072ee:	f840 3b04 	str.w	r3, [r0], #4
 80072f2:	d2e7      	bcs.n	80072c4 <quorem+0xb2>
 80072f4:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80072f8:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80072fc:	b92a      	cbnz	r2, 800730a <quorem+0xf8>
 80072fe:	3b04      	subs	r3, #4
 8007300:	429e      	cmp	r6, r3
 8007302:	461a      	mov	r2, r3
 8007304:	d30b      	bcc.n	800731e <quorem+0x10c>
 8007306:	f8c8 4010 	str.w	r4, [r8, #16]
 800730a:	4628      	mov	r0, r5
 800730c:	b003      	add	sp, #12
 800730e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007312:	6812      	ldr	r2, [r2, #0]
 8007314:	3b04      	subs	r3, #4
 8007316:	2a00      	cmp	r2, #0
 8007318:	d1c9      	bne.n	80072ae <quorem+0x9c>
 800731a:	3c01      	subs	r4, #1
 800731c:	e7c4      	b.n	80072a8 <quorem+0x96>
 800731e:	6812      	ldr	r2, [r2, #0]
 8007320:	3b04      	subs	r3, #4
 8007322:	2a00      	cmp	r2, #0
 8007324:	d1ef      	bne.n	8007306 <quorem+0xf4>
 8007326:	3c01      	subs	r4, #1
 8007328:	e7ea      	b.n	8007300 <quorem+0xee>
 800732a:	2000      	movs	r0, #0
 800732c:	e7ee      	b.n	800730c <quorem+0xfa>
	...

08007330 <_dtoa_r>:
 8007330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007334:	4616      	mov	r6, r2
 8007336:	461f      	mov	r7, r3
 8007338:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800733a:	b095      	sub	sp, #84	; 0x54
 800733c:	4604      	mov	r4, r0
 800733e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8007342:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007346:	b93d      	cbnz	r5, 8007358 <_dtoa_r+0x28>
 8007348:	2010      	movs	r0, #16
 800734a:	f7ff f9e1 	bl	8006710 <malloc>
 800734e:	6260      	str	r0, [r4, #36]	; 0x24
 8007350:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007354:	6005      	str	r5, [r0, #0]
 8007356:	60c5      	str	r5, [r0, #12]
 8007358:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800735a:	6819      	ldr	r1, [r3, #0]
 800735c:	b151      	cbz	r1, 8007374 <_dtoa_r+0x44>
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	2301      	movs	r3, #1
 8007362:	4093      	lsls	r3, r2
 8007364:	604a      	str	r2, [r1, #4]
 8007366:	608b      	str	r3, [r1, #8]
 8007368:	4620      	mov	r0, r4
 800736a:	f000 fdf2 	bl	8007f52 <_Bfree>
 800736e:	2200      	movs	r2, #0
 8007370:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007372:	601a      	str	r2, [r3, #0]
 8007374:	1e3b      	subs	r3, r7, #0
 8007376:	bfaf      	iteee	ge
 8007378:	2300      	movge	r3, #0
 800737a:	2201      	movlt	r2, #1
 800737c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007380:	9303      	strlt	r3, [sp, #12]
 8007382:	bfac      	ite	ge
 8007384:	f8c8 3000 	strge.w	r3, [r8]
 8007388:	f8c8 2000 	strlt.w	r2, [r8]
 800738c:	4bae      	ldr	r3, [pc, #696]	; (8007648 <_dtoa_r+0x318>)
 800738e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007392:	ea33 0308 	bics.w	r3, r3, r8
 8007396:	d11b      	bne.n	80073d0 <_dtoa_r+0xa0>
 8007398:	f242 730f 	movw	r3, #9999	; 0x270f
 800739c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800739e:	6013      	str	r3, [r2, #0]
 80073a0:	9b02      	ldr	r3, [sp, #8]
 80073a2:	b923      	cbnz	r3, 80073ae <_dtoa_r+0x7e>
 80073a4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80073a8:	2800      	cmp	r0, #0
 80073aa:	f000 8545 	beq.w	8007e38 <_dtoa_r+0xb08>
 80073ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073b0:	b953      	cbnz	r3, 80073c8 <_dtoa_r+0x98>
 80073b2:	4ba6      	ldr	r3, [pc, #664]	; (800764c <_dtoa_r+0x31c>)
 80073b4:	e021      	b.n	80073fa <_dtoa_r+0xca>
 80073b6:	4ba6      	ldr	r3, [pc, #664]	; (8007650 <_dtoa_r+0x320>)
 80073b8:	9306      	str	r3, [sp, #24]
 80073ba:	3308      	adds	r3, #8
 80073bc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80073be:	6013      	str	r3, [r2, #0]
 80073c0:	9806      	ldr	r0, [sp, #24]
 80073c2:	b015      	add	sp, #84	; 0x54
 80073c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c8:	4ba0      	ldr	r3, [pc, #640]	; (800764c <_dtoa_r+0x31c>)
 80073ca:	9306      	str	r3, [sp, #24]
 80073cc:	3303      	adds	r3, #3
 80073ce:	e7f5      	b.n	80073bc <_dtoa_r+0x8c>
 80073d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80073d4:	2200      	movs	r2, #0
 80073d6:	2300      	movs	r3, #0
 80073d8:	4630      	mov	r0, r6
 80073da:	4639      	mov	r1, r7
 80073dc:	f7f9 fae4 	bl	80009a8 <__aeabi_dcmpeq>
 80073e0:	4682      	mov	sl, r0
 80073e2:	b160      	cbz	r0, 80073fe <_dtoa_r+0xce>
 80073e4:	2301      	movs	r3, #1
 80073e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80073e8:	6013      	str	r3, [r2, #0]
 80073ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f000 8520 	beq.w	8007e32 <_dtoa_r+0xb02>
 80073f2:	4b98      	ldr	r3, [pc, #608]	; (8007654 <_dtoa_r+0x324>)
 80073f4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80073f6:	6013      	str	r3, [r2, #0]
 80073f8:	3b01      	subs	r3, #1
 80073fa:	9306      	str	r3, [sp, #24]
 80073fc:	e7e0      	b.n	80073c0 <_dtoa_r+0x90>
 80073fe:	ab12      	add	r3, sp, #72	; 0x48
 8007400:	9301      	str	r3, [sp, #4]
 8007402:	ab13      	add	r3, sp, #76	; 0x4c
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	4632      	mov	r2, r6
 8007408:	463b      	mov	r3, r7
 800740a:	4620      	mov	r0, r4
 800740c:	f000 fffa 	bl	8008404 <__d2b>
 8007410:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007414:	4683      	mov	fp, r0
 8007416:	2d00      	cmp	r5, #0
 8007418:	d07d      	beq.n	8007516 <_dtoa_r+0x1e6>
 800741a:	46b0      	mov	r8, r6
 800741c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007420:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8007424:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8007428:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800742c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8007430:	2200      	movs	r2, #0
 8007432:	4b89      	ldr	r3, [pc, #548]	; (8007658 <_dtoa_r+0x328>)
 8007434:	4640      	mov	r0, r8
 8007436:	4649      	mov	r1, r9
 8007438:	f7f8 fe96 	bl	8000168 <__aeabi_dsub>
 800743c:	a37c      	add	r3, pc, #496	; (adr r3, 8007630 <_dtoa_r+0x300>)
 800743e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007442:	f7f9 f849 	bl	80004d8 <__aeabi_dmul>
 8007446:	a37c      	add	r3, pc, #496	; (adr r3, 8007638 <_dtoa_r+0x308>)
 8007448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744c:	f7f8 fe8e 	bl	800016c <__adddf3>
 8007450:	4606      	mov	r6, r0
 8007452:	4628      	mov	r0, r5
 8007454:	460f      	mov	r7, r1
 8007456:	f7f8 ffd5 	bl	8000404 <__aeabi_i2d>
 800745a:	a379      	add	r3, pc, #484	; (adr r3, 8007640 <_dtoa_r+0x310>)
 800745c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007460:	f7f9 f83a 	bl	80004d8 <__aeabi_dmul>
 8007464:	4602      	mov	r2, r0
 8007466:	460b      	mov	r3, r1
 8007468:	4630      	mov	r0, r6
 800746a:	4639      	mov	r1, r7
 800746c:	f7f8 fe7e 	bl	800016c <__adddf3>
 8007470:	4606      	mov	r6, r0
 8007472:	460f      	mov	r7, r1
 8007474:	f7f9 fae0 	bl	8000a38 <__aeabi_d2iz>
 8007478:	2200      	movs	r2, #0
 800747a:	4682      	mov	sl, r0
 800747c:	2300      	movs	r3, #0
 800747e:	4630      	mov	r0, r6
 8007480:	4639      	mov	r1, r7
 8007482:	f7f9 fa9b 	bl	80009bc <__aeabi_dcmplt>
 8007486:	b148      	cbz	r0, 800749c <_dtoa_r+0x16c>
 8007488:	4650      	mov	r0, sl
 800748a:	f7f8 ffbb 	bl	8000404 <__aeabi_i2d>
 800748e:	4632      	mov	r2, r6
 8007490:	463b      	mov	r3, r7
 8007492:	f7f9 fa89 	bl	80009a8 <__aeabi_dcmpeq>
 8007496:	b908      	cbnz	r0, 800749c <_dtoa_r+0x16c>
 8007498:	f10a 3aff 	add.w	sl, sl, #4294967295
 800749c:	f1ba 0f16 	cmp.w	sl, #22
 80074a0:	d85a      	bhi.n	8007558 <_dtoa_r+0x228>
 80074a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80074a6:	496d      	ldr	r1, [pc, #436]	; (800765c <_dtoa_r+0x32c>)
 80074a8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80074ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074b0:	f7f9 faa2 	bl	80009f8 <__aeabi_dcmpgt>
 80074b4:	2800      	cmp	r0, #0
 80074b6:	d051      	beq.n	800755c <_dtoa_r+0x22c>
 80074b8:	2300      	movs	r3, #0
 80074ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074be:	930d      	str	r3, [sp, #52]	; 0x34
 80074c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074c2:	1b5d      	subs	r5, r3, r5
 80074c4:	1e6b      	subs	r3, r5, #1
 80074c6:	9307      	str	r3, [sp, #28]
 80074c8:	bf43      	ittte	mi
 80074ca:	2300      	movmi	r3, #0
 80074cc:	f1c5 0901 	rsbmi	r9, r5, #1
 80074d0:	9307      	strmi	r3, [sp, #28]
 80074d2:	f04f 0900 	movpl.w	r9, #0
 80074d6:	f1ba 0f00 	cmp.w	sl, #0
 80074da:	db41      	blt.n	8007560 <_dtoa_r+0x230>
 80074dc:	9b07      	ldr	r3, [sp, #28]
 80074de:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80074e2:	4453      	add	r3, sl
 80074e4:	9307      	str	r3, [sp, #28]
 80074e6:	2300      	movs	r3, #0
 80074e8:	9308      	str	r3, [sp, #32]
 80074ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80074ec:	2b09      	cmp	r3, #9
 80074ee:	f200 808f 	bhi.w	8007610 <_dtoa_r+0x2e0>
 80074f2:	2b05      	cmp	r3, #5
 80074f4:	bfc4      	itt	gt
 80074f6:	3b04      	subgt	r3, #4
 80074f8:	931e      	strgt	r3, [sp, #120]	; 0x78
 80074fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80074fc:	bfc8      	it	gt
 80074fe:	2500      	movgt	r5, #0
 8007500:	f1a3 0302 	sub.w	r3, r3, #2
 8007504:	bfd8      	it	le
 8007506:	2501      	movle	r5, #1
 8007508:	2b03      	cmp	r3, #3
 800750a:	f200 808d 	bhi.w	8007628 <_dtoa_r+0x2f8>
 800750e:	e8df f003 	tbb	[pc, r3]
 8007512:	7d7b      	.short	0x7d7b
 8007514:	6f2f      	.short	0x6f2f
 8007516:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800751a:	441d      	add	r5, r3
 800751c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007520:	2820      	cmp	r0, #32
 8007522:	dd13      	ble.n	800754c <_dtoa_r+0x21c>
 8007524:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007528:	9b02      	ldr	r3, [sp, #8]
 800752a:	fa08 f800 	lsl.w	r8, r8, r0
 800752e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007532:	fa23 f000 	lsr.w	r0, r3, r0
 8007536:	ea48 0000 	orr.w	r0, r8, r0
 800753a:	f7f8 ff53 	bl	80003e4 <__aeabi_ui2d>
 800753e:	2301      	movs	r3, #1
 8007540:	4680      	mov	r8, r0
 8007542:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8007546:	3d01      	subs	r5, #1
 8007548:	9310      	str	r3, [sp, #64]	; 0x40
 800754a:	e771      	b.n	8007430 <_dtoa_r+0x100>
 800754c:	9b02      	ldr	r3, [sp, #8]
 800754e:	f1c0 0020 	rsb	r0, r0, #32
 8007552:	fa03 f000 	lsl.w	r0, r3, r0
 8007556:	e7f0      	b.n	800753a <_dtoa_r+0x20a>
 8007558:	2301      	movs	r3, #1
 800755a:	e7b0      	b.n	80074be <_dtoa_r+0x18e>
 800755c:	900d      	str	r0, [sp, #52]	; 0x34
 800755e:	e7af      	b.n	80074c0 <_dtoa_r+0x190>
 8007560:	f1ca 0300 	rsb	r3, sl, #0
 8007564:	9308      	str	r3, [sp, #32]
 8007566:	2300      	movs	r3, #0
 8007568:	eba9 090a 	sub.w	r9, r9, sl
 800756c:	930c      	str	r3, [sp, #48]	; 0x30
 800756e:	e7bc      	b.n	80074ea <_dtoa_r+0x1ba>
 8007570:	2301      	movs	r3, #1
 8007572:	9309      	str	r3, [sp, #36]	; 0x24
 8007574:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007576:	2b00      	cmp	r3, #0
 8007578:	dd74      	ble.n	8007664 <_dtoa_r+0x334>
 800757a:	4698      	mov	r8, r3
 800757c:	9304      	str	r3, [sp, #16]
 800757e:	2200      	movs	r2, #0
 8007580:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007582:	6072      	str	r2, [r6, #4]
 8007584:	2204      	movs	r2, #4
 8007586:	f102 0014 	add.w	r0, r2, #20
 800758a:	4298      	cmp	r0, r3
 800758c:	6871      	ldr	r1, [r6, #4]
 800758e:	d96e      	bls.n	800766e <_dtoa_r+0x33e>
 8007590:	4620      	mov	r0, r4
 8007592:	f000 fcaa 	bl	8007eea <_Balloc>
 8007596:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007598:	6030      	str	r0, [r6, #0]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f1b8 0f0e 	cmp.w	r8, #14
 80075a0:	9306      	str	r3, [sp, #24]
 80075a2:	f200 80ed 	bhi.w	8007780 <_dtoa_r+0x450>
 80075a6:	2d00      	cmp	r5, #0
 80075a8:	f000 80ea 	beq.w	8007780 <_dtoa_r+0x450>
 80075ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075b0:	f1ba 0f00 	cmp.w	sl, #0
 80075b4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80075b8:	dd77      	ble.n	80076aa <_dtoa_r+0x37a>
 80075ba:	4a28      	ldr	r2, [pc, #160]	; (800765c <_dtoa_r+0x32c>)
 80075bc:	f00a 030f 	and.w	r3, sl, #15
 80075c0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80075c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80075c8:	06f0      	lsls	r0, r6, #27
 80075ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80075d2:	d568      	bpl.n	80076a6 <_dtoa_r+0x376>
 80075d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80075d8:	4b21      	ldr	r3, [pc, #132]	; (8007660 <_dtoa_r+0x330>)
 80075da:	2503      	movs	r5, #3
 80075dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075e0:	f7f9 f8a4 	bl	800072c <__aeabi_ddiv>
 80075e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075e8:	f006 060f 	and.w	r6, r6, #15
 80075ec:	4f1c      	ldr	r7, [pc, #112]	; (8007660 <_dtoa_r+0x330>)
 80075ee:	e04f      	b.n	8007690 <_dtoa_r+0x360>
 80075f0:	2301      	movs	r3, #1
 80075f2:	9309      	str	r3, [sp, #36]	; 0x24
 80075f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80075f6:	4453      	add	r3, sl
 80075f8:	f103 0801 	add.w	r8, r3, #1
 80075fc:	9304      	str	r3, [sp, #16]
 80075fe:	4643      	mov	r3, r8
 8007600:	2b01      	cmp	r3, #1
 8007602:	bfb8      	it	lt
 8007604:	2301      	movlt	r3, #1
 8007606:	e7ba      	b.n	800757e <_dtoa_r+0x24e>
 8007608:	2300      	movs	r3, #0
 800760a:	e7b2      	b.n	8007572 <_dtoa_r+0x242>
 800760c:	2300      	movs	r3, #0
 800760e:	e7f0      	b.n	80075f2 <_dtoa_r+0x2c2>
 8007610:	2501      	movs	r5, #1
 8007612:	2300      	movs	r3, #0
 8007614:	9509      	str	r5, [sp, #36]	; 0x24
 8007616:	931e      	str	r3, [sp, #120]	; 0x78
 8007618:	f04f 33ff 	mov.w	r3, #4294967295
 800761c:	2200      	movs	r2, #0
 800761e:	9304      	str	r3, [sp, #16]
 8007620:	4698      	mov	r8, r3
 8007622:	2312      	movs	r3, #18
 8007624:	921f      	str	r2, [sp, #124]	; 0x7c
 8007626:	e7aa      	b.n	800757e <_dtoa_r+0x24e>
 8007628:	2301      	movs	r3, #1
 800762a:	9309      	str	r3, [sp, #36]	; 0x24
 800762c:	e7f4      	b.n	8007618 <_dtoa_r+0x2e8>
 800762e:	bf00      	nop
 8007630:	636f4361 	.word	0x636f4361
 8007634:	3fd287a7 	.word	0x3fd287a7
 8007638:	8b60c8b3 	.word	0x8b60c8b3
 800763c:	3fc68a28 	.word	0x3fc68a28
 8007640:	509f79fb 	.word	0x509f79fb
 8007644:	3fd34413 	.word	0x3fd34413
 8007648:	7ff00000 	.word	0x7ff00000
 800764c:	08008be1 	.word	0x08008be1
 8007650:	08008bd8 	.word	0x08008bd8
 8007654:	08008bb5 	.word	0x08008bb5
 8007658:	3ff80000 	.word	0x3ff80000
 800765c:	08008c10 	.word	0x08008c10
 8007660:	08008be8 	.word	0x08008be8
 8007664:	2301      	movs	r3, #1
 8007666:	9304      	str	r3, [sp, #16]
 8007668:	4698      	mov	r8, r3
 800766a:	461a      	mov	r2, r3
 800766c:	e7da      	b.n	8007624 <_dtoa_r+0x2f4>
 800766e:	3101      	adds	r1, #1
 8007670:	6071      	str	r1, [r6, #4]
 8007672:	0052      	lsls	r2, r2, #1
 8007674:	e787      	b.n	8007586 <_dtoa_r+0x256>
 8007676:	07f1      	lsls	r1, r6, #31
 8007678:	d508      	bpl.n	800768c <_dtoa_r+0x35c>
 800767a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800767e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007682:	f7f8 ff29 	bl	80004d8 <__aeabi_dmul>
 8007686:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800768a:	3501      	adds	r5, #1
 800768c:	1076      	asrs	r6, r6, #1
 800768e:	3708      	adds	r7, #8
 8007690:	2e00      	cmp	r6, #0
 8007692:	d1f0      	bne.n	8007676 <_dtoa_r+0x346>
 8007694:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007698:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800769c:	f7f9 f846 	bl	800072c <__aeabi_ddiv>
 80076a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076a4:	e01b      	b.n	80076de <_dtoa_r+0x3ae>
 80076a6:	2502      	movs	r5, #2
 80076a8:	e7a0      	b.n	80075ec <_dtoa_r+0x2bc>
 80076aa:	f000 80a4 	beq.w	80077f6 <_dtoa_r+0x4c6>
 80076ae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80076b2:	f1ca 0600 	rsb	r6, sl, #0
 80076b6:	4ba0      	ldr	r3, [pc, #640]	; (8007938 <_dtoa_r+0x608>)
 80076b8:	f006 020f 	and.w	r2, r6, #15
 80076bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c4:	f7f8 ff08 	bl	80004d8 <__aeabi_dmul>
 80076c8:	2502      	movs	r5, #2
 80076ca:	2300      	movs	r3, #0
 80076cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076d0:	4f9a      	ldr	r7, [pc, #616]	; (800793c <_dtoa_r+0x60c>)
 80076d2:	1136      	asrs	r6, r6, #4
 80076d4:	2e00      	cmp	r6, #0
 80076d6:	f040 8083 	bne.w	80077e0 <_dtoa_r+0x4b0>
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1e0      	bne.n	80076a0 <_dtoa_r+0x370>
 80076de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f000 808a 	beq.w	80077fa <_dtoa_r+0x4ca>
 80076e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076ea:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80076ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80076f2:	2200      	movs	r2, #0
 80076f4:	4b92      	ldr	r3, [pc, #584]	; (8007940 <_dtoa_r+0x610>)
 80076f6:	f7f9 f961 	bl	80009bc <__aeabi_dcmplt>
 80076fa:	2800      	cmp	r0, #0
 80076fc:	d07d      	beq.n	80077fa <_dtoa_r+0x4ca>
 80076fe:	f1b8 0f00 	cmp.w	r8, #0
 8007702:	d07a      	beq.n	80077fa <_dtoa_r+0x4ca>
 8007704:	9b04      	ldr	r3, [sp, #16]
 8007706:	2b00      	cmp	r3, #0
 8007708:	dd36      	ble.n	8007778 <_dtoa_r+0x448>
 800770a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800770e:	2200      	movs	r2, #0
 8007710:	4b8c      	ldr	r3, [pc, #560]	; (8007944 <_dtoa_r+0x614>)
 8007712:	f7f8 fee1 	bl	80004d8 <__aeabi_dmul>
 8007716:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800771a:	9e04      	ldr	r6, [sp, #16]
 800771c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8007720:	3501      	adds	r5, #1
 8007722:	4628      	mov	r0, r5
 8007724:	f7f8 fe6e 	bl	8000404 <__aeabi_i2d>
 8007728:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800772c:	f7f8 fed4 	bl	80004d8 <__aeabi_dmul>
 8007730:	2200      	movs	r2, #0
 8007732:	4b85      	ldr	r3, [pc, #532]	; (8007948 <_dtoa_r+0x618>)
 8007734:	f7f8 fd1a 	bl	800016c <__adddf3>
 8007738:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800773c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007740:	950b      	str	r5, [sp, #44]	; 0x2c
 8007742:	2e00      	cmp	r6, #0
 8007744:	d15c      	bne.n	8007800 <_dtoa_r+0x4d0>
 8007746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800774a:	2200      	movs	r2, #0
 800774c:	4b7f      	ldr	r3, [pc, #508]	; (800794c <_dtoa_r+0x61c>)
 800774e:	f7f8 fd0b 	bl	8000168 <__aeabi_dsub>
 8007752:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007754:	462b      	mov	r3, r5
 8007756:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800775a:	f7f9 f94d 	bl	80009f8 <__aeabi_dcmpgt>
 800775e:	2800      	cmp	r0, #0
 8007760:	f040 8281 	bne.w	8007c66 <_dtoa_r+0x936>
 8007764:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007768:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800776a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800776e:	f7f9 f925 	bl	80009bc <__aeabi_dcmplt>
 8007772:	2800      	cmp	r0, #0
 8007774:	f040 8275 	bne.w	8007c62 <_dtoa_r+0x932>
 8007778:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800777c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007780:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007782:	2b00      	cmp	r3, #0
 8007784:	f2c0 814b 	blt.w	8007a1e <_dtoa_r+0x6ee>
 8007788:	f1ba 0f0e 	cmp.w	sl, #14
 800778c:	f300 8147 	bgt.w	8007a1e <_dtoa_r+0x6ee>
 8007790:	4b69      	ldr	r3, [pc, #420]	; (8007938 <_dtoa_r+0x608>)
 8007792:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800779a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800779e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	f280 80d7 	bge.w	8007954 <_dtoa_r+0x624>
 80077a6:	f1b8 0f00 	cmp.w	r8, #0
 80077aa:	f300 80d3 	bgt.w	8007954 <_dtoa_r+0x624>
 80077ae:	f040 8257 	bne.w	8007c60 <_dtoa_r+0x930>
 80077b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077b6:	2200      	movs	r2, #0
 80077b8:	4b64      	ldr	r3, [pc, #400]	; (800794c <_dtoa_r+0x61c>)
 80077ba:	f7f8 fe8d 	bl	80004d8 <__aeabi_dmul>
 80077be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077c2:	f7f9 f90f 	bl	80009e4 <__aeabi_dcmpge>
 80077c6:	4646      	mov	r6, r8
 80077c8:	4647      	mov	r7, r8
 80077ca:	2800      	cmp	r0, #0
 80077cc:	f040 822d 	bne.w	8007c2a <_dtoa_r+0x8fa>
 80077d0:	9b06      	ldr	r3, [sp, #24]
 80077d2:	9a06      	ldr	r2, [sp, #24]
 80077d4:	1c5d      	adds	r5, r3, #1
 80077d6:	2331      	movs	r3, #49	; 0x31
 80077d8:	f10a 0a01 	add.w	sl, sl, #1
 80077dc:	7013      	strb	r3, [r2, #0]
 80077de:	e228      	b.n	8007c32 <_dtoa_r+0x902>
 80077e0:	07f2      	lsls	r2, r6, #31
 80077e2:	d505      	bpl.n	80077f0 <_dtoa_r+0x4c0>
 80077e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077e8:	f7f8 fe76 	bl	80004d8 <__aeabi_dmul>
 80077ec:	2301      	movs	r3, #1
 80077ee:	3501      	adds	r5, #1
 80077f0:	1076      	asrs	r6, r6, #1
 80077f2:	3708      	adds	r7, #8
 80077f4:	e76e      	b.n	80076d4 <_dtoa_r+0x3a4>
 80077f6:	2502      	movs	r5, #2
 80077f8:	e771      	b.n	80076de <_dtoa_r+0x3ae>
 80077fa:	4657      	mov	r7, sl
 80077fc:	4646      	mov	r6, r8
 80077fe:	e790      	b.n	8007722 <_dtoa_r+0x3f2>
 8007800:	4b4d      	ldr	r3, [pc, #308]	; (8007938 <_dtoa_r+0x608>)
 8007802:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007806:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800780a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800780c:	2b00      	cmp	r3, #0
 800780e:	d048      	beq.n	80078a2 <_dtoa_r+0x572>
 8007810:	4602      	mov	r2, r0
 8007812:	460b      	mov	r3, r1
 8007814:	2000      	movs	r0, #0
 8007816:	494e      	ldr	r1, [pc, #312]	; (8007950 <_dtoa_r+0x620>)
 8007818:	f7f8 ff88 	bl	800072c <__aeabi_ddiv>
 800781c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007820:	f7f8 fca2 	bl	8000168 <__aeabi_dsub>
 8007824:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007828:	9d06      	ldr	r5, [sp, #24]
 800782a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800782e:	f7f9 f903 	bl	8000a38 <__aeabi_d2iz>
 8007832:	9011      	str	r0, [sp, #68]	; 0x44
 8007834:	f7f8 fde6 	bl	8000404 <__aeabi_i2d>
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007840:	f7f8 fc92 	bl	8000168 <__aeabi_dsub>
 8007844:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007846:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800784a:	3330      	adds	r3, #48	; 0x30
 800784c:	f805 3b01 	strb.w	r3, [r5], #1
 8007850:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007854:	f7f9 f8b2 	bl	80009bc <__aeabi_dcmplt>
 8007858:	2800      	cmp	r0, #0
 800785a:	d163      	bne.n	8007924 <_dtoa_r+0x5f4>
 800785c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007860:	2000      	movs	r0, #0
 8007862:	4937      	ldr	r1, [pc, #220]	; (8007940 <_dtoa_r+0x610>)
 8007864:	f7f8 fc80 	bl	8000168 <__aeabi_dsub>
 8007868:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800786c:	f7f9 f8a6 	bl	80009bc <__aeabi_dcmplt>
 8007870:	2800      	cmp	r0, #0
 8007872:	f040 80b5 	bne.w	80079e0 <_dtoa_r+0x6b0>
 8007876:	9b06      	ldr	r3, [sp, #24]
 8007878:	1aeb      	subs	r3, r5, r3
 800787a:	429e      	cmp	r6, r3
 800787c:	f77f af7c 	ble.w	8007778 <_dtoa_r+0x448>
 8007880:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007884:	2200      	movs	r2, #0
 8007886:	4b2f      	ldr	r3, [pc, #188]	; (8007944 <_dtoa_r+0x614>)
 8007888:	f7f8 fe26 	bl	80004d8 <__aeabi_dmul>
 800788c:	2200      	movs	r2, #0
 800788e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007892:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007896:	4b2b      	ldr	r3, [pc, #172]	; (8007944 <_dtoa_r+0x614>)
 8007898:	f7f8 fe1e 	bl	80004d8 <__aeabi_dmul>
 800789c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078a0:	e7c3      	b.n	800782a <_dtoa_r+0x4fa>
 80078a2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80078a6:	f7f8 fe17 	bl	80004d8 <__aeabi_dmul>
 80078aa:	9b06      	ldr	r3, [sp, #24]
 80078ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80078b0:	199d      	adds	r5, r3, r6
 80078b2:	461e      	mov	r6, r3
 80078b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078b8:	f7f9 f8be 	bl	8000a38 <__aeabi_d2iz>
 80078bc:	9011      	str	r0, [sp, #68]	; 0x44
 80078be:	f7f8 fda1 	bl	8000404 <__aeabi_i2d>
 80078c2:	4602      	mov	r2, r0
 80078c4:	460b      	mov	r3, r1
 80078c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078ca:	f7f8 fc4d 	bl	8000168 <__aeabi_dsub>
 80078ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80078d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078d4:	3330      	adds	r3, #48	; 0x30
 80078d6:	f806 3b01 	strb.w	r3, [r6], #1
 80078da:	42ae      	cmp	r6, r5
 80078dc:	f04f 0200 	mov.w	r2, #0
 80078e0:	d124      	bne.n	800792c <_dtoa_r+0x5fc>
 80078e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078e6:	4b1a      	ldr	r3, [pc, #104]	; (8007950 <_dtoa_r+0x620>)
 80078e8:	f7f8 fc40 	bl	800016c <__adddf3>
 80078ec:	4602      	mov	r2, r0
 80078ee:	460b      	mov	r3, r1
 80078f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078f4:	f7f9 f880 	bl	80009f8 <__aeabi_dcmpgt>
 80078f8:	2800      	cmp	r0, #0
 80078fa:	d171      	bne.n	80079e0 <_dtoa_r+0x6b0>
 80078fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007900:	2000      	movs	r0, #0
 8007902:	4913      	ldr	r1, [pc, #76]	; (8007950 <_dtoa_r+0x620>)
 8007904:	f7f8 fc30 	bl	8000168 <__aeabi_dsub>
 8007908:	4602      	mov	r2, r0
 800790a:	460b      	mov	r3, r1
 800790c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007910:	f7f9 f854 	bl	80009bc <__aeabi_dcmplt>
 8007914:	2800      	cmp	r0, #0
 8007916:	f43f af2f 	beq.w	8007778 <_dtoa_r+0x448>
 800791a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800791e:	1e6a      	subs	r2, r5, #1
 8007920:	2b30      	cmp	r3, #48	; 0x30
 8007922:	d001      	beq.n	8007928 <_dtoa_r+0x5f8>
 8007924:	46ba      	mov	sl, r7
 8007926:	e04a      	b.n	80079be <_dtoa_r+0x68e>
 8007928:	4615      	mov	r5, r2
 800792a:	e7f6      	b.n	800791a <_dtoa_r+0x5ea>
 800792c:	4b05      	ldr	r3, [pc, #20]	; (8007944 <_dtoa_r+0x614>)
 800792e:	f7f8 fdd3 	bl	80004d8 <__aeabi_dmul>
 8007932:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007936:	e7bd      	b.n	80078b4 <_dtoa_r+0x584>
 8007938:	08008c10 	.word	0x08008c10
 800793c:	08008be8 	.word	0x08008be8
 8007940:	3ff00000 	.word	0x3ff00000
 8007944:	40240000 	.word	0x40240000
 8007948:	401c0000 	.word	0x401c0000
 800794c:	40140000 	.word	0x40140000
 8007950:	3fe00000 	.word	0x3fe00000
 8007954:	9d06      	ldr	r5, [sp, #24]
 8007956:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800795a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800795e:	4630      	mov	r0, r6
 8007960:	4639      	mov	r1, r7
 8007962:	f7f8 fee3 	bl	800072c <__aeabi_ddiv>
 8007966:	f7f9 f867 	bl	8000a38 <__aeabi_d2iz>
 800796a:	4681      	mov	r9, r0
 800796c:	f7f8 fd4a 	bl	8000404 <__aeabi_i2d>
 8007970:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007974:	f7f8 fdb0 	bl	80004d8 <__aeabi_dmul>
 8007978:	4602      	mov	r2, r0
 800797a:	460b      	mov	r3, r1
 800797c:	4630      	mov	r0, r6
 800797e:	4639      	mov	r1, r7
 8007980:	f7f8 fbf2 	bl	8000168 <__aeabi_dsub>
 8007984:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8007988:	f805 6b01 	strb.w	r6, [r5], #1
 800798c:	9e06      	ldr	r6, [sp, #24]
 800798e:	4602      	mov	r2, r0
 8007990:	1bae      	subs	r6, r5, r6
 8007992:	45b0      	cmp	r8, r6
 8007994:	460b      	mov	r3, r1
 8007996:	d135      	bne.n	8007a04 <_dtoa_r+0x6d4>
 8007998:	f7f8 fbe8 	bl	800016c <__adddf3>
 800799c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079a0:	4606      	mov	r6, r0
 80079a2:	460f      	mov	r7, r1
 80079a4:	f7f9 f828 	bl	80009f8 <__aeabi_dcmpgt>
 80079a8:	b9c8      	cbnz	r0, 80079de <_dtoa_r+0x6ae>
 80079aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079ae:	4630      	mov	r0, r6
 80079b0:	4639      	mov	r1, r7
 80079b2:	f7f8 fff9 	bl	80009a8 <__aeabi_dcmpeq>
 80079b6:	b110      	cbz	r0, 80079be <_dtoa_r+0x68e>
 80079b8:	f019 0f01 	tst.w	r9, #1
 80079bc:	d10f      	bne.n	80079de <_dtoa_r+0x6ae>
 80079be:	4659      	mov	r1, fp
 80079c0:	4620      	mov	r0, r4
 80079c2:	f000 fac6 	bl	8007f52 <_Bfree>
 80079c6:	2300      	movs	r3, #0
 80079c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80079ca:	702b      	strb	r3, [r5, #0]
 80079cc:	f10a 0301 	add.w	r3, sl, #1
 80079d0:	6013      	str	r3, [r2, #0]
 80079d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	f43f acf3 	beq.w	80073c0 <_dtoa_r+0x90>
 80079da:	601d      	str	r5, [r3, #0]
 80079dc:	e4f0      	b.n	80073c0 <_dtoa_r+0x90>
 80079de:	4657      	mov	r7, sl
 80079e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80079e4:	1e6b      	subs	r3, r5, #1
 80079e6:	2a39      	cmp	r2, #57	; 0x39
 80079e8:	d106      	bne.n	80079f8 <_dtoa_r+0x6c8>
 80079ea:	9a06      	ldr	r2, [sp, #24]
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d107      	bne.n	8007a00 <_dtoa_r+0x6d0>
 80079f0:	2330      	movs	r3, #48	; 0x30
 80079f2:	7013      	strb	r3, [r2, #0]
 80079f4:	4613      	mov	r3, r2
 80079f6:	3701      	adds	r7, #1
 80079f8:	781a      	ldrb	r2, [r3, #0]
 80079fa:	3201      	adds	r2, #1
 80079fc:	701a      	strb	r2, [r3, #0]
 80079fe:	e791      	b.n	8007924 <_dtoa_r+0x5f4>
 8007a00:	461d      	mov	r5, r3
 8007a02:	e7ed      	b.n	80079e0 <_dtoa_r+0x6b0>
 8007a04:	2200      	movs	r2, #0
 8007a06:	4b99      	ldr	r3, [pc, #612]	; (8007c6c <_dtoa_r+0x93c>)
 8007a08:	f7f8 fd66 	bl	80004d8 <__aeabi_dmul>
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2300      	movs	r3, #0
 8007a10:	4606      	mov	r6, r0
 8007a12:	460f      	mov	r7, r1
 8007a14:	f7f8 ffc8 	bl	80009a8 <__aeabi_dcmpeq>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	d09e      	beq.n	800795a <_dtoa_r+0x62a>
 8007a1c:	e7cf      	b.n	80079be <_dtoa_r+0x68e>
 8007a1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a20:	2a00      	cmp	r2, #0
 8007a22:	f000 8088 	beq.w	8007b36 <_dtoa_r+0x806>
 8007a26:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007a28:	2a01      	cmp	r2, #1
 8007a2a:	dc6d      	bgt.n	8007b08 <_dtoa_r+0x7d8>
 8007a2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a2e:	2a00      	cmp	r2, #0
 8007a30:	d066      	beq.n	8007b00 <_dtoa_r+0x7d0>
 8007a32:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007a36:	464d      	mov	r5, r9
 8007a38:	9e08      	ldr	r6, [sp, #32]
 8007a3a:	9a07      	ldr	r2, [sp, #28]
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	441a      	add	r2, r3
 8007a40:	4620      	mov	r0, r4
 8007a42:	4499      	add	r9, r3
 8007a44:	9207      	str	r2, [sp, #28]
 8007a46:	f000 fb24 	bl	8008092 <__i2b>
 8007a4a:	4607      	mov	r7, r0
 8007a4c:	2d00      	cmp	r5, #0
 8007a4e:	dd0b      	ble.n	8007a68 <_dtoa_r+0x738>
 8007a50:	9b07      	ldr	r3, [sp, #28]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	dd08      	ble.n	8007a68 <_dtoa_r+0x738>
 8007a56:	42ab      	cmp	r3, r5
 8007a58:	bfa8      	it	ge
 8007a5a:	462b      	movge	r3, r5
 8007a5c:	9a07      	ldr	r2, [sp, #28]
 8007a5e:	eba9 0903 	sub.w	r9, r9, r3
 8007a62:	1aed      	subs	r5, r5, r3
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	9307      	str	r3, [sp, #28]
 8007a68:	9b08      	ldr	r3, [sp, #32]
 8007a6a:	b1eb      	cbz	r3, 8007aa8 <_dtoa_r+0x778>
 8007a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d065      	beq.n	8007b3e <_dtoa_r+0x80e>
 8007a72:	b18e      	cbz	r6, 8007a98 <_dtoa_r+0x768>
 8007a74:	4639      	mov	r1, r7
 8007a76:	4632      	mov	r2, r6
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f000 fba9 	bl	80081d0 <__pow5mult>
 8007a7e:	465a      	mov	r2, fp
 8007a80:	4601      	mov	r1, r0
 8007a82:	4607      	mov	r7, r0
 8007a84:	4620      	mov	r0, r4
 8007a86:	f000 fb0d 	bl	80080a4 <__multiply>
 8007a8a:	4659      	mov	r1, fp
 8007a8c:	900a      	str	r0, [sp, #40]	; 0x28
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f000 fa5f 	bl	8007f52 <_Bfree>
 8007a94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a96:	469b      	mov	fp, r3
 8007a98:	9b08      	ldr	r3, [sp, #32]
 8007a9a:	1b9a      	subs	r2, r3, r6
 8007a9c:	d004      	beq.n	8007aa8 <_dtoa_r+0x778>
 8007a9e:	4659      	mov	r1, fp
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	f000 fb95 	bl	80081d0 <__pow5mult>
 8007aa6:	4683      	mov	fp, r0
 8007aa8:	2101      	movs	r1, #1
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f000 faf1 	bl	8008092 <__i2b>
 8007ab0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ab2:	4606      	mov	r6, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	f000 81c6 	beq.w	8007e46 <_dtoa_r+0xb16>
 8007aba:	461a      	mov	r2, r3
 8007abc:	4601      	mov	r1, r0
 8007abe:	4620      	mov	r0, r4
 8007ac0:	f000 fb86 	bl	80081d0 <__pow5mult>
 8007ac4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	dc3e      	bgt.n	8007b4a <_dtoa_r+0x81a>
 8007acc:	9b02      	ldr	r3, [sp, #8]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d137      	bne.n	8007b42 <_dtoa_r+0x812>
 8007ad2:	9b03      	ldr	r3, [sp, #12]
 8007ad4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d134      	bne.n	8007b46 <_dtoa_r+0x816>
 8007adc:	9b03      	ldr	r3, [sp, #12]
 8007ade:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ae2:	0d1b      	lsrs	r3, r3, #20
 8007ae4:	051b      	lsls	r3, r3, #20
 8007ae6:	b12b      	cbz	r3, 8007af4 <_dtoa_r+0x7c4>
 8007ae8:	9b07      	ldr	r3, [sp, #28]
 8007aea:	f109 0901 	add.w	r9, r9, #1
 8007aee:	3301      	adds	r3, #1
 8007af0:	9307      	str	r3, [sp, #28]
 8007af2:	2301      	movs	r3, #1
 8007af4:	9308      	str	r3, [sp, #32]
 8007af6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d128      	bne.n	8007b4e <_dtoa_r+0x81e>
 8007afc:	2001      	movs	r0, #1
 8007afe:	e02e      	b.n	8007b5e <_dtoa_r+0x82e>
 8007b00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b02:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007b06:	e796      	b.n	8007a36 <_dtoa_r+0x706>
 8007b08:	9b08      	ldr	r3, [sp, #32]
 8007b0a:	f108 36ff 	add.w	r6, r8, #4294967295
 8007b0e:	42b3      	cmp	r3, r6
 8007b10:	bfb7      	itett	lt
 8007b12:	9b08      	ldrlt	r3, [sp, #32]
 8007b14:	1b9e      	subge	r6, r3, r6
 8007b16:	1af2      	sublt	r2, r6, r3
 8007b18:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8007b1a:	bfbf      	itttt	lt
 8007b1c:	9608      	strlt	r6, [sp, #32]
 8007b1e:	189b      	addlt	r3, r3, r2
 8007b20:	930c      	strlt	r3, [sp, #48]	; 0x30
 8007b22:	2600      	movlt	r6, #0
 8007b24:	f1b8 0f00 	cmp.w	r8, #0
 8007b28:	bfb9      	ittee	lt
 8007b2a:	eba9 0508 	sublt.w	r5, r9, r8
 8007b2e:	2300      	movlt	r3, #0
 8007b30:	464d      	movge	r5, r9
 8007b32:	4643      	movge	r3, r8
 8007b34:	e781      	b.n	8007a3a <_dtoa_r+0x70a>
 8007b36:	9e08      	ldr	r6, [sp, #32]
 8007b38:	464d      	mov	r5, r9
 8007b3a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007b3c:	e786      	b.n	8007a4c <_dtoa_r+0x71c>
 8007b3e:	9a08      	ldr	r2, [sp, #32]
 8007b40:	e7ad      	b.n	8007a9e <_dtoa_r+0x76e>
 8007b42:	2300      	movs	r3, #0
 8007b44:	e7d6      	b.n	8007af4 <_dtoa_r+0x7c4>
 8007b46:	9b02      	ldr	r3, [sp, #8]
 8007b48:	e7d4      	b.n	8007af4 <_dtoa_r+0x7c4>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	9308      	str	r3, [sp, #32]
 8007b4e:	6933      	ldr	r3, [r6, #16]
 8007b50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007b54:	6918      	ldr	r0, [r3, #16]
 8007b56:	f000 fa4e 	bl	8007ff6 <__hi0bits>
 8007b5a:	f1c0 0020 	rsb	r0, r0, #32
 8007b5e:	9b07      	ldr	r3, [sp, #28]
 8007b60:	4418      	add	r0, r3
 8007b62:	f010 001f 	ands.w	r0, r0, #31
 8007b66:	d047      	beq.n	8007bf8 <_dtoa_r+0x8c8>
 8007b68:	f1c0 0320 	rsb	r3, r0, #32
 8007b6c:	2b04      	cmp	r3, #4
 8007b6e:	dd3b      	ble.n	8007be8 <_dtoa_r+0x8b8>
 8007b70:	9b07      	ldr	r3, [sp, #28]
 8007b72:	f1c0 001c 	rsb	r0, r0, #28
 8007b76:	4481      	add	r9, r0
 8007b78:	4405      	add	r5, r0
 8007b7a:	4403      	add	r3, r0
 8007b7c:	9307      	str	r3, [sp, #28]
 8007b7e:	f1b9 0f00 	cmp.w	r9, #0
 8007b82:	dd05      	ble.n	8007b90 <_dtoa_r+0x860>
 8007b84:	4659      	mov	r1, fp
 8007b86:	464a      	mov	r2, r9
 8007b88:	4620      	mov	r0, r4
 8007b8a:	f000 fb6f 	bl	800826c <__lshift>
 8007b8e:	4683      	mov	fp, r0
 8007b90:	9b07      	ldr	r3, [sp, #28]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	dd05      	ble.n	8007ba2 <_dtoa_r+0x872>
 8007b96:	4631      	mov	r1, r6
 8007b98:	461a      	mov	r2, r3
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	f000 fb66 	bl	800826c <__lshift>
 8007ba0:	4606      	mov	r6, r0
 8007ba2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ba4:	b353      	cbz	r3, 8007bfc <_dtoa_r+0x8cc>
 8007ba6:	4631      	mov	r1, r6
 8007ba8:	4658      	mov	r0, fp
 8007baa:	f000 fbb3 	bl	8008314 <__mcmp>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	da24      	bge.n	8007bfc <_dtoa_r+0x8cc>
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	4659      	mov	r1, fp
 8007bb6:	220a      	movs	r2, #10
 8007bb8:	4620      	mov	r0, r4
 8007bba:	f000 f9e1 	bl	8007f80 <__multadd>
 8007bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bc0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007bc4:	4683      	mov	fp, r0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f000 8144 	beq.w	8007e54 <_dtoa_r+0xb24>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	4639      	mov	r1, r7
 8007bd0:	220a      	movs	r2, #10
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	f000 f9d4 	bl	8007f80 <__multadd>
 8007bd8:	9b04      	ldr	r3, [sp, #16]
 8007bda:	4607      	mov	r7, r0
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	dc4d      	bgt.n	8007c7c <_dtoa_r+0x94c>
 8007be0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	dd4a      	ble.n	8007c7c <_dtoa_r+0x94c>
 8007be6:	e011      	b.n	8007c0c <_dtoa_r+0x8dc>
 8007be8:	d0c9      	beq.n	8007b7e <_dtoa_r+0x84e>
 8007bea:	9a07      	ldr	r2, [sp, #28]
 8007bec:	331c      	adds	r3, #28
 8007bee:	441a      	add	r2, r3
 8007bf0:	4499      	add	r9, r3
 8007bf2:	441d      	add	r5, r3
 8007bf4:	4613      	mov	r3, r2
 8007bf6:	e7c1      	b.n	8007b7c <_dtoa_r+0x84c>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	e7f6      	b.n	8007bea <_dtoa_r+0x8ba>
 8007bfc:	f1b8 0f00 	cmp.w	r8, #0
 8007c00:	dc36      	bgt.n	8007c70 <_dtoa_r+0x940>
 8007c02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007c04:	2b02      	cmp	r3, #2
 8007c06:	dd33      	ble.n	8007c70 <_dtoa_r+0x940>
 8007c08:	f8cd 8010 	str.w	r8, [sp, #16]
 8007c0c:	9b04      	ldr	r3, [sp, #16]
 8007c0e:	b963      	cbnz	r3, 8007c2a <_dtoa_r+0x8fa>
 8007c10:	4631      	mov	r1, r6
 8007c12:	2205      	movs	r2, #5
 8007c14:	4620      	mov	r0, r4
 8007c16:	f000 f9b3 	bl	8007f80 <__multadd>
 8007c1a:	4601      	mov	r1, r0
 8007c1c:	4606      	mov	r6, r0
 8007c1e:	4658      	mov	r0, fp
 8007c20:	f000 fb78 	bl	8008314 <__mcmp>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	f73f add3 	bgt.w	80077d0 <_dtoa_r+0x4a0>
 8007c2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c2c:	9d06      	ldr	r5, [sp, #24]
 8007c2e:	ea6f 0a03 	mvn.w	sl, r3
 8007c32:	f04f 0900 	mov.w	r9, #0
 8007c36:	4631      	mov	r1, r6
 8007c38:	4620      	mov	r0, r4
 8007c3a:	f000 f98a 	bl	8007f52 <_Bfree>
 8007c3e:	2f00      	cmp	r7, #0
 8007c40:	f43f aebd 	beq.w	80079be <_dtoa_r+0x68e>
 8007c44:	f1b9 0f00 	cmp.w	r9, #0
 8007c48:	d005      	beq.n	8007c56 <_dtoa_r+0x926>
 8007c4a:	45b9      	cmp	r9, r7
 8007c4c:	d003      	beq.n	8007c56 <_dtoa_r+0x926>
 8007c4e:	4649      	mov	r1, r9
 8007c50:	4620      	mov	r0, r4
 8007c52:	f000 f97e 	bl	8007f52 <_Bfree>
 8007c56:	4639      	mov	r1, r7
 8007c58:	4620      	mov	r0, r4
 8007c5a:	f000 f97a 	bl	8007f52 <_Bfree>
 8007c5e:	e6ae      	b.n	80079be <_dtoa_r+0x68e>
 8007c60:	2600      	movs	r6, #0
 8007c62:	4637      	mov	r7, r6
 8007c64:	e7e1      	b.n	8007c2a <_dtoa_r+0x8fa>
 8007c66:	46ba      	mov	sl, r7
 8007c68:	4637      	mov	r7, r6
 8007c6a:	e5b1      	b.n	80077d0 <_dtoa_r+0x4a0>
 8007c6c:	40240000 	.word	0x40240000
 8007c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c72:	f8cd 8010 	str.w	r8, [sp, #16]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f000 80f3 	beq.w	8007e62 <_dtoa_r+0xb32>
 8007c7c:	2d00      	cmp	r5, #0
 8007c7e:	dd05      	ble.n	8007c8c <_dtoa_r+0x95c>
 8007c80:	4639      	mov	r1, r7
 8007c82:	462a      	mov	r2, r5
 8007c84:	4620      	mov	r0, r4
 8007c86:	f000 faf1 	bl	800826c <__lshift>
 8007c8a:	4607      	mov	r7, r0
 8007c8c:	9b08      	ldr	r3, [sp, #32]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d04c      	beq.n	8007d2c <_dtoa_r+0x9fc>
 8007c92:	6879      	ldr	r1, [r7, #4]
 8007c94:	4620      	mov	r0, r4
 8007c96:	f000 f928 	bl	8007eea <_Balloc>
 8007c9a:	4605      	mov	r5, r0
 8007c9c:	693a      	ldr	r2, [r7, #16]
 8007c9e:	f107 010c 	add.w	r1, r7, #12
 8007ca2:	3202      	adds	r2, #2
 8007ca4:	0092      	lsls	r2, r2, #2
 8007ca6:	300c      	adds	r0, #12
 8007ca8:	f000 f912 	bl	8007ed0 <memcpy>
 8007cac:	2201      	movs	r2, #1
 8007cae:	4629      	mov	r1, r5
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	f000 fadb 	bl	800826c <__lshift>
 8007cb6:	46b9      	mov	r9, r7
 8007cb8:	4607      	mov	r7, r0
 8007cba:	9b06      	ldr	r3, [sp, #24]
 8007cbc:	9307      	str	r3, [sp, #28]
 8007cbe:	9b02      	ldr	r3, [sp, #8]
 8007cc0:	f003 0301 	and.w	r3, r3, #1
 8007cc4:	9308      	str	r3, [sp, #32]
 8007cc6:	4631      	mov	r1, r6
 8007cc8:	4658      	mov	r0, fp
 8007cca:	f7ff faa2 	bl	8007212 <quorem>
 8007cce:	4649      	mov	r1, r9
 8007cd0:	4605      	mov	r5, r0
 8007cd2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007cd6:	4658      	mov	r0, fp
 8007cd8:	f000 fb1c 	bl	8008314 <__mcmp>
 8007cdc:	463a      	mov	r2, r7
 8007cde:	9002      	str	r0, [sp, #8]
 8007ce0:	4631      	mov	r1, r6
 8007ce2:	4620      	mov	r0, r4
 8007ce4:	f000 fb30 	bl	8008348 <__mdiff>
 8007ce8:	68c3      	ldr	r3, [r0, #12]
 8007cea:	4602      	mov	r2, r0
 8007cec:	bb03      	cbnz	r3, 8007d30 <_dtoa_r+0xa00>
 8007cee:	4601      	mov	r1, r0
 8007cf0:	9009      	str	r0, [sp, #36]	; 0x24
 8007cf2:	4658      	mov	r0, fp
 8007cf4:	f000 fb0e 	bl	8008314 <__mcmp>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cfc:	4611      	mov	r1, r2
 8007cfe:	4620      	mov	r0, r4
 8007d00:	9309      	str	r3, [sp, #36]	; 0x24
 8007d02:	f000 f926 	bl	8007f52 <_Bfree>
 8007d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d08:	b9a3      	cbnz	r3, 8007d34 <_dtoa_r+0xa04>
 8007d0a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007d0c:	b992      	cbnz	r2, 8007d34 <_dtoa_r+0xa04>
 8007d0e:	9a08      	ldr	r2, [sp, #32]
 8007d10:	b982      	cbnz	r2, 8007d34 <_dtoa_r+0xa04>
 8007d12:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007d16:	d029      	beq.n	8007d6c <_dtoa_r+0xa3c>
 8007d18:	9b02      	ldr	r3, [sp, #8]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	dd01      	ble.n	8007d22 <_dtoa_r+0x9f2>
 8007d1e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007d22:	9b07      	ldr	r3, [sp, #28]
 8007d24:	1c5d      	adds	r5, r3, #1
 8007d26:	f883 8000 	strb.w	r8, [r3]
 8007d2a:	e784      	b.n	8007c36 <_dtoa_r+0x906>
 8007d2c:	4638      	mov	r0, r7
 8007d2e:	e7c2      	b.n	8007cb6 <_dtoa_r+0x986>
 8007d30:	2301      	movs	r3, #1
 8007d32:	e7e3      	b.n	8007cfc <_dtoa_r+0x9cc>
 8007d34:	9a02      	ldr	r2, [sp, #8]
 8007d36:	2a00      	cmp	r2, #0
 8007d38:	db04      	blt.n	8007d44 <_dtoa_r+0xa14>
 8007d3a:	d123      	bne.n	8007d84 <_dtoa_r+0xa54>
 8007d3c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007d3e:	bb0a      	cbnz	r2, 8007d84 <_dtoa_r+0xa54>
 8007d40:	9a08      	ldr	r2, [sp, #32]
 8007d42:	b9fa      	cbnz	r2, 8007d84 <_dtoa_r+0xa54>
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	ddec      	ble.n	8007d22 <_dtoa_r+0x9f2>
 8007d48:	4659      	mov	r1, fp
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	f000 fa8d 	bl	800826c <__lshift>
 8007d52:	4631      	mov	r1, r6
 8007d54:	4683      	mov	fp, r0
 8007d56:	f000 fadd 	bl	8008314 <__mcmp>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	dc03      	bgt.n	8007d66 <_dtoa_r+0xa36>
 8007d5e:	d1e0      	bne.n	8007d22 <_dtoa_r+0x9f2>
 8007d60:	f018 0f01 	tst.w	r8, #1
 8007d64:	d0dd      	beq.n	8007d22 <_dtoa_r+0x9f2>
 8007d66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007d6a:	d1d8      	bne.n	8007d1e <_dtoa_r+0x9ee>
 8007d6c:	9b07      	ldr	r3, [sp, #28]
 8007d6e:	9a07      	ldr	r2, [sp, #28]
 8007d70:	1c5d      	adds	r5, r3, #1
 8007d72:	2339      	movs	r3, #57	; 0x39
 8007d74:	7013      	strb	r3, [r2, #0]
 8007d76:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007d7a:	1e6a      	subs	r2, r5, #1
 8007d7c:	2b39      	cmp	r3, #57	; 0x39
 8007d7e:	d04d      	beq.n	8007e1c <_dtoa_r+0xaec>
 8007d80:	3301      	adds	r3, #1
 8007d82:	e052      	b.n	8007e2a <_dtoa_r+0xafa>
 8007d84:	9a07      	ldr	r2, [sp, #28]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	f102 0501 	add.w	r5, r2, #1
 8007d8c:	dd06      	ble.n	8007d9c <_dtoa_r+0xa6c>
 8007d8e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007d92:	d0eb      	beq.n	8007d6c <_dtoa_r+0xa3c>
 8007d94:	f108 0801 	add.w	r8, r8, #1
 8007d98:	9b07      	ldr	r3, [sp, #28]
 8007d9a:	e7c4      	b.n	8007d26 <_dtoa_r+0x9f6>
 8007d9c:	9b06      	ldr	r3, [sp, #24]
 8007d9e:	9a04      	ldr	r2, [sp, #16]
 8007da0:	1aeb      	subs	r3, r5, r3
 8007da2:	4293      	cmp	r3, r2
 8007da4:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007da8:	d021      	beq.n	8007dee <_dtoa_r+0xabe>
 8007daa:	4659      	mov	r1, fp
 8007dac:	2300      	movs	r3, #0
 8007dae:	220a      	movs	r2, #10
 8007db0:	4620      	mov	r0, r4
 8007db2:	f000 f8e5 	bl	8007f80 <__multadd>
 8007db6:	45b9      	cmp	r9, r7
 8007db8:	4683      	mov	fp, r0
 8007dba:	f04f 0300 	mov.w	r3, #0
 8007dbe:	f04f 020a 	mov.w	r2, #10
 8007dc2:	4649      	mov	r1, r9
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	d105      	bne.n	8007dd4 <_dtoa_r+0xaa4>
 8007dc8:	f000 f8da 	bl	8007f80 <__multadd>
 8007dcc:	4681      	mov	r9, r0
 8007dce:	4607      	mov	r7, r0
 8007dd0:	9507      	str	r5, [sp, #28]
 8007dd2:	e778      	b.n	8007cc6 <_dtoa_r+0x996>
 8007dd4:	f000 f8d4 	bl	8007f80 <__multadd>
 8007dd8:	4639      	mov	r1, r7
 8007dda:	4681      	mov	r9, r0
 8007ddc:	2300      	movs	r3, #0
 8007dde:	220a      	movs	r2, #10
 8007de0:	4620      	mov	r0, r4
 8007de2:	f000 f8cd 	bl	8007f80 <__multadd>
 8007de6:	4607      	mov	r7, r0
 8007de8:	e7f2      	b.n	8007dd0 <_dtoa_r+0xaa0>
 8007dea:	f04f 0900 	mov.w	r9, #0
 8007dee:	4659      	mov	r1, fp
 8007df0:	2201      	movs	r2, #1
 8007df2:	4620      	mov	r0, r4
 8007df4:	f000 fa3a 	bl	800826c <__lshift>
 8007df8:	4631      	mov	r1, r6
 8007dfa:	4683      	mov	fp, r0
 8007dfc:	f000 fa8a 	bl	8008314 <__mcmp>
 8007e00:	2800      	cmp	r0, #0
 8007e02:	dcb8      	bgt.n	8007d76 <_dtoa_r+0xa46>
 8007e04:	d102      	bne.n	8007e0c <_dtoa_r+0xadc>
 8007e06:	f018 0f01 	tst.w	r8, #1
 8007e0a:	d1b4      	bne.n	8007d76 <_dtoa_r+0xa46>
 8007e0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007e10:	1e6a      	subs	r2, r5, #1
 8007e12:	2b30      	cmp	r3, #48	; 0x30
 8007e14:	f47f af0f 	bne.w	8007c36 <_dtoa_r+0x906>
 8007e18:	4615      	mov	r5, r2
 8007e1a:	e7f7      	b.n	8007e0c <_dtoa_r+0xadc>
 8007e1c:	9b06      	ldr	r3, [sp, #24]
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d105      	bne.n	8007e2e <_dtoa_r+0xafe>
 8007e22:	2331      	movs	r3, #49	; 0x31
 8007e24:	9a06      	ldr	r2, [sp, #24]
 8007e26:	f10a 0a01 	add.w	sl, sl, #1
 8007e2a:	7013      	strb	r3, [r2, #0]
 8007e2c:	e703      	b.n	8007c36 <_dtoa_r+0x906>
 8007e2e:	4615      	mov	r5, r2
 8007e30:	e7a1      	b.n	8007d76 <_dtoa_r+0xa46>
 8007e32:	4b17      	ldr	r3, [pc, #92]	; (8007e90 <_dtoa_r+0xb60>)
 8007e34:	f7ff bae1 	b.w	80073fa <_dtoa_r+0xca>
 8007e38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	f47f aabb 	bne.w	80073b6 <_dtoa_r+0x86>
 8007e40:	4b14      	ldr	r3, [pc, #80]	; (8007e94 <_dtoa_r+0xb64>)
 8007e42:	f7ff bada 	b.w	80073fa <_dtoa_r+0xca>
 8007e46:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	f77f ae3f 	ble.w	8007acc <_dtoa_r+0x79c>
 8007e4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e50:	9308      	str	r3, [sp, #32]
 8007e52:	e653      	b.n	8007afc <_dtoa_r+0x7cc>
 8007e54:	9b04      	ldr	r3, [sp, #16]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	dc03      	bgt.n	8007e62 <_dtoa_r+0xb32>
 8007e5a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007e5c:	2b02      	cmp	r3, #2
 8007e5e:	f73f aed5 	bgt.w	8007c0c <_dtoa_r+0x8dc>
 8007e62:	9d06      	ldr	r5, [sp, #24]
 8007e64:	4631      	mov	r1, r6
 8007e66:	4658      	mov	r0, fp
 8007e68:	f7ff f9d3 	bl	8007212 <quorem>
 8007e6c:	9b06      	ldr	r3, [sp, #24]
 8007e6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007e72:	f805 8b01 	strb.w	r8, [r5], #1
 8007e76:	9a04      	ldr	r2, [sp, #16]
 8007e78:	1aeb      	subs	r3, r5, r3
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	ddb5      	ble.n	8007dea <_dtoa_r+0xaba>
 8007e7e:	4659      	mov	r1, fp
 8007e80:	2300      	movs	r3, #0
 8007e82:	220a      	movs	r2, #10
 8007e84:	4620      	mov	r0, r4
 8007e86:	f000 f87b 	bl	8007f80 <__multadd>
 8007e8a:	4683      	mov	fp, r0
 8007e8c:	e7ea      	b.n	8007e64 <_dtoa_r+0xb34>
 8007e8e:	bf00      	nop
 8007e90:	08008bb4 	.word	0x08008bb4
 8007e94:	08008bd8 	.word	0x08008bd8

08007e98 <_localeconv_r>:
 8007e98:	4b04      	ldr	r3, [pc, #16]	; (8007eac <_localeconv_r+0x14>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	6a18      	ldr	r0, [r3, #32]
 8007e9e:	4b04      	ldr	r3, [pc, #16]	; (8007eb0 <_localeconv_r+0x18>)
 8007ea0:	2800      	cmp	r0, #0
 8007ea2:	bf08      	it	eq
 8007ea4:	4618      	moveq	r0, r3
 8007ea6:	30f0      	adds	r0, #240	; 0xf0
 8007ea8:	4770      	bx	lr
 8007eaa:	bf00      	nop
 8007eac:	20000054 	.word	0x20000054
 8007eb0:	200000b8 	.word	0x200000b8

08007eb4 <memchr>:
 8007eb4:	b510      	push	{r4, lr}
 8007eb6:	b2c9      	uxtb	r1, r1
 8007eb8:	4402      	add	r2, r0
 8007eba:	4290      	cmp	r0, r2
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	d101      	bne.n	8007ec4 <memchr+0x10>
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	e003      	b.n	8007ecc <memchr+0x18>
 8007ec4:	781c      	ldrb	r4, [r3, #0]
 8007ec6:	3001      	adds	r0, #1
 8007ec8:	428c      	cmp	r4, r1
 8007eca:	d1f6      	bne.n	8007eba <memchr+0x6>
 8007ecc:	4618      	mov	r0, r3
 8007ece:	bd10      	pop	{r4, pc}

08007ed0 <memcpy>:
 8007ed0:	b510      	push	{r4, lr}
 8007ed2:	1e43      	subs	r3, r0, #1
 8007ed4:	440a      	add	r2, r1
 8007ed6:	4291      	cmp	r1, r2
 8007ed8:	d100      	bne.n	8007edc <memcpy+0xc>
 8007eda:	bd10      	pop	{r4, pc}
 8007edc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ee0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ee4:	e7f7      	b.n	8007ed6 <memcpy+0x6>

08007ee6 <__malloc_lock>:
 8007ee6:	4770      	bx	lr

08007ee8 <__malloc_unlock>:
 8007ee8:	4770      	bx	lr

08007eea <_Balloc>:
 8007eea:	b570      	push	{r4, r5, r6, lr}
 8007eec:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007eee:	4604      	mov	r4, r0
 8007ef0:	460e      	mov	r6, r1
 8007ef2:	b93d      	cbnz	r5, 8007f04 <_Balloc+0x1a>
 8007ef4:	2010      	movs	r0, #16
 8007ef6:	f7fe fc0b 	bl	8006710 <malloc>
 8007efa:	6260      	str	r0, [r4, #36]	; 0x24
 8007efc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f00:	6005      	str	r5, [r0, #0]
 8007f02:	60c5      	str	r5, [r0, #12]
 8007f04:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007f06:	68eb      	ldr	r3, [r5, #12]
 8007f08:	b183      	cbz	r3, 8007f2c <_Balloc+0x42>
 8007f0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f0c:	68db      	ldr	r3, [r3, #12]
 8007f0e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007f12:	b9b8      	cbnz	r0, 8007f44 <_Balloc+0x5a>
 8007f14:	2101      	movs	r1, #1
 8007f16:	fa01 f506 	lsl.w	r5, r1, r6
 8007f1a:	1d6a      	adds	r2, r5, #5
 8007f1c:	0092      	lsls	r2, r2, #2
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f000 fabf 	bl	80084a2 <_calloc_r>
 8007f24:	b160      	cbz	r0, 8007f40 <_Balloc+0x56>
 8007f26:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007f2a:	e00e      	b.n	8007f4a <_Balloc+0x60>
 8007f2c:	2221      	movs	r2, #33	; 0x21
 8007f2e:	2104      	movs	r1, #4
 8007f30:	4620      	mov	r0, r4
 8007f32:	f000 fab6 	bl	80084a2 <_calloc_r>
 8007f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f38:	60e8      	str	r0, [r5, #12]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1e4      	bne.n	8007f0a <_Balloc+0x20>
 8007f40:	2000      	movs	r0, #0
 8007f42:	bd70      	pop	{r4, r5, r6, pc}
 8007f44:	6802      	ldr	r2, [r0, #0]
 8007f46:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f50:	e7f7      	b.n	8007f42 <_Balloc+0x58>

08007f52 <_Bfree>:
 8007f52:	b570      	push	{r4, r5, r6, lr}
 8007f54:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007f56:	4606      	mov	r6, r0
 8007f58:	460d      	mov	r5, r1
 8007f5a:	b93c      	cbnz	r4, 8007f6c <_Bfree+0x1a>
 8007f5c:	2010      	movs	r0, #16
 8007f5e:	f7fe fbd7 	bl	8006710 <malloc>
 8007f62:	6270      	str	r0, [r6, #36]	; 0x24
 8007f64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f68:	6004      	str	r4, [r0, #0]
 8007f6a:	60c4      	str	r4, [r0, #12]
 8007f6c:	b13d      	cbz	r5, 8007f7e <_Bfree+0x2c>
 8007f6e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007f70:	686a      	ldr	r2, [r5, #4]
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f78:	6029      	str	r1, [r5, #0]
 8007f7a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007f7e:	bd70      	pop	{r4, r5, r6, pc}

08007f80 <__multadd>:
 8007f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f84:	461f      	mov	r7, r3
 8007f86:	4606      	mov	r6, r0
 8007f88:	460c      	mov	r4, r1
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	690d      	ldr	r5, [r1, #16]
 8007f8e:	f101 0c14 	add.w	ip, r1, #20
 8007f92:	f8dc 0000 	ldr.w	r0, [ip]
 8007f96:	3301      	adds	r3, #1
 8007f98:	b281      	uxth	r1, r0
 8007f9a:	fb02 7101 	mla	r1, r2, r1, r7
 8007f9e:	0c00      	lsrs	r0, r0, #16
 8007fa0:	0c0f      	lsrs	r7, r1, #16
 8007fa2:	fb02 7000 	mla	r0, r2, r0, r7
 8007fa6:	b289      	uxth	r1, r1
 8007fa8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007fac:	429d      	cmp	r5, r3
 8007fae:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007fb2:	f84c 1b04 	str.w	r1, [ip], #4
 8007fb6:	dcec      	bgt.n	8007f92 <__multadd+0x12>
 8007fb8:	b1d7      	cbz	r7, 8007ff0 <__multadd+0x70>
 8007fba:	68a3      	ldr	r3, [r4, #8]
 8007fbc:	42ab      	cmp	r3, r5
 8007fbe:	dc12      	bgt.n	8007fe6 <__multadd+0x66>
 8007fc0:	6861      	ldr	r1, [r4, #4]
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	3101      	adds	r1, #1
 8007fc6:	f7ff ff90 	bl	8007eea <_Balloc>
 8007fca:	4680      	mov	r8, r0
 8007fcc:	6922      	ldr	r2, [r4, #16]
 8007fce:	f104 010c 	add.w	r1, r4, #12
 8007fd2:	3202      	adds	r2, #2
 8007fd4:	0092      	lsls	r2, r2, #2
 8007fd6:	300c      	adds	r0, #12
 8007fd8:	f7ff ff7a 	bl	8007ed0 <memcpy>
 8007fdc:	4621      	mov	r1, r4
 8007fde:	4630      	mov	r0, r6
 8007fe0:	f7ff ffb7 	bl	8007f52 <_Bfree>
 8007fe4:	4644      	mov	r4, r8
 8007fe6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007fea:	3501      	adds	r5, #1
 8007fec:	615f      	str	r7, [r3, #20]
 8007fee:	6125      	str	r5, [r4, #16]
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007ff6 <__hi0bits>:
 8007ff6:	0c02      	lsrs	r2, r0, #16
 8007ff8:	0412      	lsls	r2, r2, #16
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	b9b2      	cbnz	r2, 800802c <__hi0bits+0x36>
 8007ffe:	0403      	lsls	r3, r0, #16
 8008000:	2010      	movs	r0, #16
 8008002:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008006:	bf04      	itt	eq
 8008008:	021b      	lsleq	r3, r3, #8
 800800a:	3008      	addeq	r0, #8
 800800c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008010:	bf04      	itt	eq
 8008012:	011b      	lsleq	r3, r3, #4
 8008014:	3004      	addeq	r0, #4
 8008016:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800801a:	bf04      	itt	eq
 800801c:	009b      	lsleq	r3, r3, #2
 800801e:	3002      	addeq	r0, #2
 8008020:	2b00      	cmp	r3, #0
 8008022:	db06      	blt.n	8008032 <__hi0bits+0x3c>
 8008024:	005b      	lsls	r3, r3, #1
 8008026:	d503      	bpl.n	8008030 <__hi0bits+0x3a>
 8008028:	3001      	adds	r0, #1
 800802a:	4770      	bx	lr
 800802c:	2000      	movs	r0, #0
 800802e:	e7e8      	b.n	8008002 <__hi0bits+0xc>
 8008030:	2020      	movs	r0, #32
 8008032:	4770      	bx	lr

08008034 <__lo0bits>:
 8008034:	6803      	ldr	r3, [r0, #0]
 8008036:	4601      	mov	r1, r0
 8008038:	f013 0207 	ands.w	r2, r3, #7
 800803c:	d00b      	beq.n	8008056 <__lo0bits+0x22>
 800803e:	07da      	lsls	r2, r3, #31
 8008040:	d423      	bmi.n	800808a <__lo0bits+0x56>
 8008042:	0798      	lsls	r0, r3, #30
 8008044:	bf49      	itett	mi
 8008046:	085b      	lsrmi	r3, r3, #1
 8008048:	089b      	lsrpl	r3, r3, #2
 800804a:	2001      	movmi	r0, #1
 800804c:	600b      	strmi	r3, [r1, #0]
 800804e:	bf5c      	itt	pl
 8008050:	600b      	strpl	r3, [r1, #0]
 8008052:	2002      	movpl	r0, #2
 8008054:	4770      	bx	lr
 8008056:	b298      	uxth	r0, r3
 8008058:	b9a8      	cbnz	r0, 8008086 <__lo0bits+0x52>
 800805a:	2010      	movs	r0, #16
 800805c:	0c1b      	lsrs	r3, r3, #16
 800805e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008062:	bf04      	itt	eq
 8008064:	0a1b      	lsreq	r3, r3, #8
 8008066:	3008      	addeq	r0, #8
 8008068:	071a      	lsls	r2, r3, #28
 800806a:	bf04      	itt	eq
 800806c:	091b      	lsreq	r3, r3, #4
 800806e:	3004      	addeq	r0, #4
 8008070:	079a      	lsls	r2, r3, #30
 8008072:	bf04      	itt	eq
 8008074:	089b      	lsreq	r3, r3, #2
 8008076:	3002      	addeq	r0, #2
 8008078:	07da      	lsls	r2, r3, #31
 800807a:	d402      	bmi.n	8008082 <__lo0bits+0x4e>
 800807c:	085b      	lsrs	r3, r3, #1
 800807e:	d006      	beq.n	800808e <__lo0bits+0x5a>
 8008080:	3001      	adds	r0, #1
 8008082:	600b      	str	r3, [r1, #0]
 8008084:	4770      	bx	lr
 8008086:	4610      	mov	r0, r2
 8008088:	e7e9      	b.n	800805e <__lo0bits+0x2a>
 800808a:	2000      	movs	r0, #0
 800808c:	4770      	bx	lr
 800808e:	2020      	movs	r0, #32
 8008090:	4770      	bx	lr

08008092 <__i2b>:
 8008092:	b510      	push	{r4, lr}
 8008094:	460c      	mov	r4, r1
 8008096:	2101      	movs	r1, #1
 8008098:	f7ff ff27 	bl	8007eea <_Balloc>
 800809c:	2201      	movs	r2, #1
 800809e:	6144      	str	r4, [r0, #20]
 80080a0:	6102      	str	r2, [r0, #16]
 80080a2:	bd10      	pop	{r4, pc}

080080a4 <__multiply>:
 80080a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a8:	4614      	mov	r4, r2
 80080aa:	690a      	ldr	r2, [r1, #16]
 80080ac:	6923      	ldr	r3, [r4, #16]
 80080ae:	4688      	mov	r8, r1
 80080b0:	429a      	cmp	r2, r3
 80080b2:	bfbe      	ittt	lt
 80080b4:	460b      	movlt	r3, r1
 80080b6:	46a0      	movlt	r8, r4
 80080b8:	461c      	movlt	r4, r3
 80080ba:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80080be:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80080c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80080c6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80080ca:	eb07 0609 	add.w	r6, r7, r9
 80080ce:	42b3      	cmp	r3, r6
 80080d0:	bfb8      	it	lt
 80080d2:	3101      	addlt	r1, #1
 80080d4:	f7ff ff09 	bl	8007eea <_Balloc>
 80080d8:	f100 0514 	add.w	r5, r0, #20
 80080dc:	462b      	mov	r3, r5
 80080de:	2200      	movs	r2, #0
 80080e0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80080e4:	4573      	cmp	r3, lr
 80080e6:	d316      	bcc.n	8008116 <__multiply+0x72>
 80080e8:	f104 0214 	add.w	r2, r4, #20
 80080ec:	f108 0114 	add.w	r1, r8, #20
 80080f0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80080f4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	9b00      	ldr	r3, [sp, #0]
 80080fc:	9201      	str	r2, [sp, #4]
 80080fe:	4293      	cmp	r3, r2
 8008100:	d80c      	bhi.n	800811c <__multiply+0x78>
 8008102:	2e00      	cmp	r6, #0
 8008104:	dd03      	ble.n	800810e <__multiply+0x6a>
 8008106:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800810a:	2b00      	cmp	r3, #0
 800810c:	d05d      	beq.n	80081ca <__multiply+0x126>
 800810e:	6106      	str	r6, [r0, #16]
 8008110:	b003      	add	sp, #12
 8008112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008116:	f843 2b04 	str.w	r2, [r3], #4
 800811a:	e7e3      	b.n	80080e4 <__multiply+0x40>
 800811c:	f8b2 b000 	ldrh.w	fp, [r2]
 8008120:	f1bb 0f00 	cmp.w	fp, #0
 8008124:	d023      	beq.n	800816e <__multiply+0xca>
 8008126:	4689      	mov	r9, r1
 8008128:	46ac      	mov	ip, r5
 800812a:	f04f 0800 	mov.w	r8, #0
 800812e:	f859 4b04 	ldr.w	r4, [r9], #4
 8008132:	f8dc a000 	ldr.w	sl, [ip]
 8008136:	b2a3      	uxth	r3, r4
 8008138:	fa1f fa8a 	uxth.w	sl, sl
 800813c:	fb0b a303 	mla	r3, fp, r3, sl
 8008140:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008144:	f8dc 4000 	ldr.w	r4, [ip]
 8008148:	4443      	add	r3, r8
 800814a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800814e:	fb0b 840a 	mla	r4, fp, sl, r8
 8008152:	46e2      	mov	sl, ip
 8008154:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008158:	b29b      	uxth	r3, r3
 800815a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800815e:	454f      	cmp	r7, r9
 8008160:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008164:	f84a 3b04 	str.w	r3, [sl], #4
 8008168:	d82b      	bhi.n	80081c2 <__multiply+0x11e>
 800816a:	f8cc 8004 	str.w	r8, [ip, #4]
 800816e:	9b01      	ldr	r3, [sp, #4]
 8008170:	3204      	adds	r2, #4
 8008172:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008176:	f1ba 0f00 	cmp.w	sl, #0
 800817a:	d020      	beq.n	80081be <__multiply+0x11a>
 800817c:	4689      	mov	r9, r1
 800817e:	46a8      	mov	r8, r5
 8008180:	f04f 0b00 	mov.w	fp, #0
 8008184:	682b      	ldr	r3, [r5, #0]
 8008186:	f8b9 c000 	ldrh.w	ip, [r9]
 800818a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800818e:	b29b      	uxth	r3, r3
 8008190:	fb0a 440c 	mla	r4, sl, ip, r4
 8008194:	46c4      	mov	ip, r8
 8008196:	445c      	add	r4, fp
 8008198:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800819c:	f84c 3b04 	str.w	r3, [ip], #4
 80081a0:	f859 3b04 	ldr.w	r3, [r9], #4
 80081a4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80081a8:	0c1b      	lsrs	r3, r3, #16
 80081aa:	fb0a b303 	mla	r3, sl, r3, fp
 80081ae:	454f      	cmp	r7, r9
 80081b0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80081b4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80081b8:	d805      	bhi.n	80081c6 <__multiply+0x122>
 80081ba:	f8c8 3004 	str.w	r3, [r8, #4]
 80081be:	3504      	adds	r5, #4
 80081c0:	e79b      	b.n	80080fa <__multiply+0x56>
 80081c2:	46d4      	mov	ip, sl
 80081c4:	e7b3      	b.n	800812e <__multiply+0x8a>
 80081c6:	46e0      	mov	r8, ip
 80081c8:	e7dd      	b.n	8008186 <__multiply+0xe2>
 80081ca:	3e01      	subs	r6, #1
 80081cc:	e799      	b.n	8008102 <__multiply+0x5e>
	...

080081d0 <__pow5mult>:
 80081d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081d4:	4615      	mov	r5, r2
 80081d6:	f012 0203 	ands.w	r2, r2, #3
 80081da:	4606      	mov	r6, r0
 80081dc:	460f      	mov	r7, r1
 80081de:	d007      	beq.n	80081f0 <__pow5mult+0x20>
 80081e0:	4c21      	ldr	r4, [pc, #132]	; (8008268 <__pow5mult+0x98>)
 80081e2:	3a01      	subs	r2, #1
 80081e4:	2300      	movs	r3, #0
 80081e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081ea:	f7ff fec9 	bl	8007f80 <__multadd>
 80081ee:	4607      	mov	r7, r0
 80081f0:	10ad      	asrs	r5, r5, #2
 80081f2:	d035      	beq.n	8008260 <__pow5mult+0x90>
 80081f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80081f6:	b93c      	cbnz	r4, 8008208 <__pow5mult+0x38>
 80081f8:	2010      	movs	r0, #16
 80081fa:	f7fe fa89 	bl	8006710 <malloc>
 80081fe:	6270      	str	r0, [r6, #36]	; 0x24
 8008200:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008204:	6004      	str	r4, [r0, #0]
 8008206:	60c4      	str	r4, [r0, #12]
 8008208:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800820c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008210:	b94c      	cbnz	r4, 8008226 <__pow5mult+0x56>
 8008212:	f240 2171 	movw	r1, #625	; 0x271
 8008216:	4630      	mov	r0, r6
 8008218:	f7ff ff3b 	bl	8008092 <__i2b>
 800821c:	2300      	movs	r3, #0
 800821e:	4604      	mov	r4, r0
 8008220:	f8c8 0008 	str.w	r0, [r8, #8]
 8008224:	6003      	str	r3, [r0, #0]
 8008226:	f04f 0800 	mov.w	r8, #0
 800822a:	07eb      	lsls	r3, r5, #31
 800822c:	d50a      	bpl.n	8008244 <__pow5mult+0x74>
 800822e:	4639      	mov	r1, r7
 8008230:	4622      	mov	r2, r4
 8008232:	4630      	mov	r0, r6
 8008234:	f7ff ff36 	bl	80080a4 <__multiply>
 8008238:	4681      	mov	r9, r0
 800823a:	4639      	mov	r1, r7
 800823c:	4630      	mov	r0, r6
 800823e:	f7ff fe88 	bl	8007f52 <_Bfree>
 8008242:	464f      	mov	r7, r9
 8008244:	106d      	asrs	r5, r5, #1
 8008246:	d00b      	beq.n	8008260 <__pow5mult+0x90>
 8008248:	6820      	ldr	r0, [r4, #0]
 800824a:	b938      	cbnz	r0, 800825c <__pow5mult+0x8c>
 800824c:	4622      	mov	r2, r4
 800824e:	4621      	mov	r1, r4
 8008250:	4630      	mov	r0, r6
 8008252:	f7ff ff27 	bl	80080a4 <__multiply>
 8008256:	6020      	str	r0, [r4, #0]
 8008258:	f8c0 8000 	str.w	r8, [r0]
 800825c:	4604      	mov	r4, r0
 800825e:	e7e4      	b.n	800822a <__pow5mult+0x5a>
 8008260:	4638      	mov	r0, r7
 8008262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008266:	bf00      	nop
 8008268:	08008cd8 	.word	0x08008cd8

0800826c <__lshift>:
 800826c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008270:	460c      	mov	r4, r1
 8008272:	4607      	mov	r7, r0
 8008274:	4616      	mov	r6, r2
 8008276:	6923      	ldr	r3, [r4, #16]
 8008278:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800827c:	eb0a 0903 	add.w	r9, sl, r3
 8008280:	6849      	ldr	r1, [r1, #4]
 8008282:	68a3      	ldr	r3, [r4, #8]
 8008284:	f109 0501 	add.w	r5, r9, #1
 8008288:	42ab      	cmp	r3, r5
 800828a:	db32      	blt.n	80082f2 <__lshift+0x86>
 800828c:	4638      	mov	r0, r7
 800828e:	f7ff fe2c 	bl	8007eea <_Balloc>
 8008292:	2300      	movs	r3, #0
 8008294:	4680      	mov	r8, r0
 8008296:	461a      	mov	r2, r3
 8008298:	f100 0114 	add.w	r1, r0, #20
 800829c:	4553      	cmp	r3, sl
 800829e:	db2b      	blt.n	80082f8 <__lshift+0x8c>
 80082a0:	6920      	ldr	r0, [r4, #16]
 80082a2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082a6:	f104 0314 	add.w	r3, r4, #20
 80082aa:	f016 021f 	ands.w	r2, r6, #31
 80082ae:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082b2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082b6:	d025      	beq.n	8008304 <__lshift+0x98>
 80082b8:	2000      	movs	r0, #0
 80082ba:	f1c2 0e20 	rsb	lr, r2, #32
 80082be:	468a      	mov	sl, r1
 80082c0:	681e      	ldr	r6, [r3, #0]
 80082c2:	4096      	lsls	r6, r2
 80082c4:	4330      	orrs	r0, r6
 80082c6:	f84a 0b04 	str.w	r0, [sl], #4
 80082ca:	f853 0b04 	ldr.w	r0, [r3], #4
 80082ce:	459c      	cmp	ip, r3
 80082d0:	fa20 f00e 	lsr.w	r0, r0, lr
 80082d4:	d814      	bhi.n	8008300 <__lshift+0x94>
 80082d6:	6048      	str	r0, [r1, #4]
 80082d8:	b108      	cbz	r0, 80082de <__lshift+0x72>
 80082da:	f109 0502 	add.w	r5, r9, #2
 80082de:	3d01      	subs	r5, #1
 80082e0:	4638      	mov	r0, r7
 80082e2:	f8c8 5010 	str.w	r5, [r8, #16]
 80082e6:	4621      	mov	r1, r4
 80082e8:	f7ff fe33 	bl	8007f52 <_Bfree>
 80082ec:	4640      	mov	r0, r8
 80082ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082f2:	3101      	adds	r1, #1
 80082f4:	005b      	lsls	r3, r3, #1
 80082f6:	e7c7      	b.n	8008288 <__lshift+0x1c>
 80082f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80082fc:	3301      	adds	r3, #1
 80082fe:	e7cd      	b.n	800829c <__lshift+0x30>
 8008300:	4651      	mov	r1, sl
 8008302:	e7dc      	b.n	80082be <__lshift+0x52>
 8008304:	3904      	subs	r1, #4
 8008306:	f853 2b04 	ldr.w	r2, [r3], #4
 800830a:	459c      	cmp	ip, r3
 800830c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008310:	d8f9      	bhi.n	8008306 <__lshift+0x9a>
 8008312:	e7e4      	b.n	80082de <__lshift+0x72>

08008314 <__mcmp>:
 8008314:	6903      	ldr	r3, [r0, #16]
 8008316:	690a      	ldr	r2, [r1, #16]
 8008318:	b530      	push	{r4, r5, lr}
 800831a:	1a9b      	subs	r3, r3, r2
 800831c:	d10c      	bne.n	8008338 <__mcmp+0x24>
 800831e:	0092      	lsls	r2, r2, #2
 8008320:	3014      	adds	r0, #20
 8008322:	3114      	adds	r1, #20
 8008324:	1884      	adds	r4, r0, r2
 8008326:	4411      	add	r1, r2
 8008328:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800832c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008330:	4295      	cmp	r5, r2
 8008332:	d003      	beq.n	800833c <__mcmp+0x28>
 8008334:	d305      	bcc.n	8008342 <__mcmp+0x2e>
 8008336:	2301      	movs	r3, #1
 8008338:	4618      	mov	r0, r3
 800833a:	bd30      	pop	{r4, r5, pc}
 800833c:	42a0      	cmp	r0, r4
 800833e:	d3f3      	bcc.n	8008328 <__mcmp+0x14>
 8008340:	e7fa      	b.n	8008338 <__mcmp+0x24>
 8008342:	f04f 33ff 	mov.w	r3, #4294967295
 8008346:	e7f7      	b.n	8008338 <__mcmp+0x24>

08008348 <__mdiff>:
 8008348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800834c:	460d      	mov	r5, r1
 800834e:	4607      	mov	r7, r0
 8008350:	4611      	mov	r1, r2
 8008352:	4628      	mov	r0, r5
 8008354:	4614      	mov	r4, r2
 8008356:	f7ff ffdd 	bl	8008314 <__mcmp>
 800835a:	1e06      	subs	r6, r0, #0
 800835c:	d108      	bne.n	8008370 <__mdiff+0x28>
 800835e:	4631      	mov	r1, r6
 8008360:	4638      	mov	r0, r7
 8008362:	f7ff fdc2 	bl	8007eea <_Balloc>
 8008366:	2301      	movs	r3, #1
 8008368:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800836c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008370:	bfa4      	itt	ge
 8008372:	4623      	movge	r3, r4
 8008374:	462c      	movge	r4, r5
 8008376:	4638      	mov	r0, r7
 8008378:	6861      	ldr	r1, [r4, #4]
 800837a:	bfa6      	itte	ge
 800837c:	461d      	movge	r5, r3
 800837e:	2600      	movge	r6, #0
 8008380:	2601      	movlt	r6, #1
 8008382:	f7ff fdb2 	bl	8007eea <_Balloc>
 8008386:	f04f 0e00 	mov.w	lr, #0
 800838a:	60c6      	str	r6, [r0, #12]
 800838c:	692b      	ldr	r3, [r5, #16]
 800838e:	6926      	ldr	r6, [r4, #16]
 8008390:	f104 0214 	add.w	r2, r4, #20
 8008394:	f105 0914 	add.w	r9, r5, #20
 8008398:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800839c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80083a0:	f100 0114 	add.w	r1, r0, #20
 80083a4:	f852 ab04 	ldr.w	sl, [r2], #4
 80083a8:	f859 5b04 	ldr.w	r5, [r9], #4
 80083ac:	fa1f f38a 	uxth.w	r3, sl
 80083b0:	4473      	add	r3, lr
 80083b2:	b2ac      	uxth	r4, r5
 80083b4:	1b1b      	subs	r3, r3, r4
 80083b6:	0c2c      	lsrs	r4, r5, #16
 80083b8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80083bc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80083c0:	b29b      	uxth	r3, r3
 80083c2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80083c6:	45c8      	cmp	r8, r9
 80083c8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80083cc:	4694      	mov	ip, r2
 80083ce:	f841 4b04 	str.w	r4, [r1], #4
 80083d2:	d8e7      	bhi.n	80083a4 <__mdiff+0x5c>
 80083d4:	45bc      	cmp	ip, r7
 80083d6:	d304      	bcc.n	80083e2 <__mdiff+0x9a>
 80083d8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80083dc:	b183      	cbz	r3, 8008400 <__mdiff+0xb8>
 80083de:	6106      	str	r6, [r0, #16]
 80083e0:	e7c4      	b.n	800836c <__mdiff+0x24>
 80083e2:	f85c 4b04 	ldr.w	r4, [ip], #4
 80083e6:	b2a2      	uxth	r2, r4
 80083e8:	4472      	add	r2, lr
 80083ea:	1413      	asrs	r3, r2, #16
 80083ec:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80083f0:	b292      	uxth	r2, r2
 80083f2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80083f6:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80083fa:	f841 2b04 	str.w	r2, [r1], #4
 80083fe:	e7e9      	b.n	80083d4 <__mdiff+0x8c>
 8008400:	3e01      	subs	r6, #1
 8008402:	e7e9      	b.n	80083d8 <__mdiff+0x90>

08008404 <__d2b>:
 8008404:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008408:	461c      	mov	r4, r3
 800840a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800840e:	2101      	movs	r1, #1
 8008410:	4690      	mov	r8, r2
 8008412:	f7ff fd6a 	bl	8007eea <_Balloc>
 8008416:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800841a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800841e:	4607      	mov	r7, r0
 8008420:	bb34      	cbnz	r4, 8008470 <__d2b+0x6c>
 8008422:	9201      	str	r2, [sp, #4]
 8008424:	f1b8 0200 	subs.w	r2, r8, #0
 8008428:	d027      	beq.n	800847a <__d2b+0x76>
 800842a:	a802      	add	r0, sp, #8
 800842c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8008430:	f7ff fe00 	bl	8008034 <__lo0bits>
 8008434:	9900      	ldr	r1, [sp, #0]
 8008436:	b1f0      	cbz	r0, 8008476 <__d2b+0x72>
 8008438:	9a01      	ldr	r2, [sp, #4]
 800843a:	f1c0 0320 	rsb	r3, r0, #32
 800843e:	fa02 f303 	lsl.w	r3, r2, r3
 8008442:	430b      	orrs	r3, r1
 8008444:	40c2      	lsrs	r2, r0
 8008446:	617b      	str	r3, [r7, #20]
 8008448:	9201      	str	r2, [sp, #4]
 800844a:	9b01      	ldr	r3, [sp, #4]
 800844c:	2b00      	cmp	r3, #0
 800844e:	bf14      	ite	ne
 8008450:	2102      	movne	r1, #2
 8008452:	2101      	moveq	r1, #1
 8008454:	61bb      	str	r3, [r7, #24]
 8008456:	6139      	str	r1, [r7, #16]
 8008458:	b1c4      	cbz	r4, 800848c <__d2b+0x88>
 800845a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800845e:	4404      	add	r4, r0
 8008460:	6034      	str	r4, [r6, #0]
 8008462:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008466:	6028      	str	r0, [r5, #0]
 8008468:	4638      	mov	r0, r7
 800846a:	b002      	add	sp, #8
 800846c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008470:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008474:	e7d5      	b.n	8008422 <__d2b+0x1e>
 8008476:	6179      	str	r1, [r7, #20]
 8008478:	e7e7      	b.n	800844a <__d2b+0x46>
 800847a:	a801      	add	r0, sp, #4
 800847c:	f7ff fdda 	bl	8008034 <__lo0bits>
 8008480:	2101      	movs	r1, #1
 8008482:	9b01      	ldr	r3, [sp, #4]
 8008484:	6139      	str	r1, [r7, #16]
 8008486:	617b      	str	r3, [r7, #20]
 8008488:	3020      	adds	r0, #32
 800848a:	e7e5      	b.n	8008458 <__d2b+0x54>
 800848c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008490:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008494:	6030      	str	r0, [r6, #0]
 8008496:	6918      	ldr	r0, [r3, #16]
 8008498:	f7ff fdad 	bl	8007ff6 <__hi0bits>
 800849c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80084a0:	e7e1      	b.n	8008466 <__d2b+0x62>

080084a2 <_calloc_r>:
 80084a2:	b538      	push	{r3, r4, r5, lr}
 80084a4:	fb02 f401 	mul.w	r4, r2, r1
 80084a8:	4621      	mov	r1, r4
 80084aa:	f7fe f98d 	bl	80067c8 <_malloc_r>
 80084ae:	4605      	mov	r5, r0
 80084b0:	b118      	cbz	r0, 80084ba <_calloc_r+0x18>
 80084b2:	4622      	mov	r2, r4
 80084b4:	2100      	movs	r1, #0
 80084b6:	f7fe f933 	bl	8006720 <memset>
 80084ba:	4628      	mov	r0, r5
 80084bc:	bd38      	pop	{r3, r4, r5, pc}

080084be <__ssputs_r>:
 80084be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084c2:	688e      	ldr	r6, [r1, #8]
 80084c4:	4682      	mov	sl, r0
 80084c6:	429e      	cmp	r6, r3
 80084c8:	460c      	mov	r4, r1
 80084ca:	4690      	mov	r8, r2
 80084cc:	4699      	mov	r9, r3
 80084ce:	d837      	bhi.n	8008540 <__ssputs_r+0x82>
 80084d0:	898a      	ldrh	r2, [r1, #12]
 80084d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084d6:	d031      	beq.n	800853c <__ssputs_r+0x7e>
 80084d8:	2302      	movs	r3, #2
 80084da:	6825      	ldr	r5, [r4, #0]
 80084dc:	6909      	ldr	r1, [r1, #16]
 80084de:	1a6f      	subs	r7, r5, r1
 80084e0:	6965      	ldr	r5, [r4, #20]
 80084e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084e6:	fb95 f5f3 	sdiv	r5, r5, r3
 80084ea:	f109 0301 	add.w	r3, r9, #1
 80084ee:	443b      	add	r3, r7
 80084f0:	429d      	cmp	r5, r3
 80084f2:	bf38      	it	cc
 80084f4:	461d      	movcc	r5, r3
 80084f6:	0553      	lsls	r3, r2, #21
 80084f8:	d530      	bpl.n	800855c <__ssputs_r+0x9e>
 80084fa:	4629      	mov	r1, r5
 80084fc:	f7fe f964 	bl	80067c8 <_malloc_r>
 8008500:	4606      	mov	r6, r0
 8008502:	b950      	cbnz	r0, 800851a <__ssputs_r+0x5c>
 8008504:	230c      	movs	r3, #12
 8008506:	f04f 30ff 	mov.w	r0, #4294967295
 800850a:	f8ca 3000 	str.w	r3, [sl]
 800850e:	89a3      	ldrh	r3, [r4, #12]
 8008510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008514:	81a3      	strh	r3, [r4, #12]
 8008516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800851a:	463a      	mov	r2, r7
 800851c:	6921      	ldr	r1, [r4, #16]
 800851e:	f7ff fcd7 	bl	8007ed0 <memcpy>
 8008522:	89a3      	ldrh	r3, [r4, #12]
 8008524:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800852c:	81a3      	strh	r3, [r4, #12]
 800852e:	6126      	str	r6, [r4, #16]
 8008530:	443e      	add	r6, r7
 8008532:	6026      	str	r6, [r4, #0]
 8008534:	464e      	mov	r6, r9
 8008536:	6165      	str	r5, [r4, #20]
 8008538:	1bed      	subs	r5, r5, r7
 800853a:	60a5      	str	r5, [r4, #8]
 800853c:	454e      	cmp	r6, r9
 800853e:	d900      	bls.n	8008542 <__ssputs_r+0x84>
 8008540:	464e      	mov	r6, r9
 8008542:	4632      	mov	r2, r6
 8008544:	4641      	mov	r1, r8
 8008546:	6820      	ldr	r0, [r4, #0]
 8008548:	f000 f91e 	bl	8008788 <memmove>
 800854c:	68a3      	ldr	r3, [r4, #8]
 800854e:	2000      	movs	r0, #0
 8008550:	1b9b      	subs	r3, r3, r6
 8008552:	60a3      	str	r3, [r4, #8]
 8008554:	6823      	ldr	r3, [r4, #0]
 8008556:	441e      	add	r6, r3
 8008558:	6026      	str	r6, [r4, #0]
 800855a:	e7dc      	b.n	8008516 <__ssputs_r+0x58>
 800855c:	462a      	mov	r2, r5
 800855e:	f000 f92c 	bl	80087ba <_realloc_r>
 8008562:	4606      	mov	r6, r0
 8008564:	2800      	cmp	r0, #0
 8008566:	d1e2      	bne.n	800852e <__ssputs_r+0x70>
 8008568:	6921      	ldr	r1, [r4, #16]
 800856a:	4650      	mov	r0, sl
 800856c:	f7fe f8e0 	bl	8006730 <_free_r>
 8008570:	e7c8      	b.n	8008504 <__ssputs_r+0x46>
	...

08008574 <_svfiprintf_r>:
 8008574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008578:	461d      	mov	r5, r3
 800857a:	898b      	ldrh	r3, [r1, #12]
 800857c:	b09d      	sub	sp, #116	; 0x74
 800857e:	061f      	lsls	r7, r3, #24
 8008580:	4680      	mov	r8, r0
 8008582:	460c      	mov	r4, r1
 8008584:	4616      	mov	r6, r2
 8008586:	d50f      	bpl.n	80085a8 <_svfiprintf_r+0x34>
 8008588:	690b      	ldr	r3, [r1, #16]
 800858a:	b96b      	cbnz	r3, 80085a8 <_svfiprintf_r+0x34>
 800858c:	2140      	movs	r1, #64	; 0x40
 800858e:	f7fe f91b 	bl	80067c8 <_malloc_r>
 8008592:	6020      	str	r0, [r4, #0]
 8008594:	6120      	str	r0, [r4, #16]
 8008596:	b928      	cbnz	r0, 80085a4 <_svfiprintf_r+0x30>
 8008598:	230c      	movs	r3, #12
 800859a:	f8c8 3000 	str.w	r3, [r8]
 800859e:	f04f 30ff 	mov.w	r0, #4294967295
 80085a2:	e0c8      	b.n	8008736 <_svfiprintf_r+0x1c2>
 80085a4:	2340      	movs	r3, #64	; 0x40
 80085a6:	6163      	str	r3, [r4, #20]
 80085a8:	2300      	movs	r3, #0
 80085aa:	9309      	str	r3, [sp, #36]	; 0x24
 80085ac:	2320      	movs	r3, #32
 80085ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085b2:	2330      	movs	r3, #48	; 0x30
 80085b4:	f04f 0b01 	mov.w	fp, #1
 80085b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085bc:	9503      	str	r5, [sp, #12]
 80085be:	4637      	mov	r7, r6
 80085c0:	463d      	mov	r5, r7
 80085c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80085c6:	b10b      	cbz	r3, 80085cc <_svfiprintf_r+0x58>
 80085c8:	2b25      	cmp	r3, #37	; 0x25
 80085ca:	d13e      	bne.n	800864a <_svfiprintf_r+0xd6>
 80085cc:	ebb7 0a06 	subs.w	sl, r7, r6
 80085d0:	d00b      	beq.n	80085ea <_svfiprintf_r+0x76>
 80085d2:	4653      	mov	r3, sl
 80085d4:	4632      	mov	r2, r6
 80085d6:	4621      	mov	r1, r4
 80085d8:	4640      	mov	r0, r8
 80085da:	f7ff ff70 	bl	80084be <__ssputs_r>
 80085de:	3001      	adds	r0, #1
 80085e0:	f000 80a4 	beq.w	800872c <_svfiprintf_r+0x1b8>
 80085e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085e6:	4453      	add	r3, sl
 80085e8:	9309      	str	r3, [sp, #36]	; 0x24
 80085ea:	783b      	ldrb	r3, [r7, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f000 809d 	beq.w	800872c <_svfiprintf_r+0x1b8>
 80085f2:	2300      	movs	r3, #0
 80085f4:	f04f 32ff 	mov.w	r2, #4294967295
 80085f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085fc:	9304      	str	r3, [sp, #16]
 80085fe:	9307      	str	r3, [sp, #28]
 8008600:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008604:	931a      	str	r3, [sp, #104]	; 0x68
 8008606:	462f      	mov	r7, r5
 8008608:	2205      	movs	r2, #5
 800860a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800860e:	4850      	ldr	r0, [pc, #320]	; (8008750 <_svfiprintf_r+0x1dc>)
 8008610:	f7ff fc50 	bl	8007eb4 <memchr>
 8008614:	9b04      	ldr	r3, [sp, #16]
 8008616:	b9d0      	cbnz	r0, 800864e <_svfiprintf_r+0xda>
 8008618:	06d9      	lsls	r1, r3, #27
 800861a:	bf44      	itt	mi
 800861c:	2220      	movmi	r2, #32
 800861e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008622:	071a      	lsls	r2, r3, #28
 8008624:	bf44      	itt	mi
 8008626:	222b      	movmi	r2, #43	; 0x2b
 8008628:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800862c:	782a      	ldrb	r2, [r5, #0]
 800862e:	2a2a      	cmp	r2, #42	; 0x2a
 8008630:	d015      	beq.n	800865e <_svfiprintf_r+0xea>
 8008632:	462f      	mov	r7, r5
 8008634:	2000      	movs	r0, #0
 8008636:	250a      	movs	r5, #10
 8008638:	9a07      	ldr	r2, [sp, #28]
 800863a:	4639      	mov	r1, r7
 800863c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008640:	3b30      	subs	r3, #48	; 0x30
 8008642:	2b09      	cmp	r3, #9
 8008644:	d94d      	bls.n	80086e2 <_svfiprintf_r+0x16e>
 8008646:	b1b8      	cbz	r0, 8008678 <_svfiprintf_r+0x104>
 8008648:	e00f      	b.n	800866a <_svfiprintf_r+0xf6>
 800864a:	462f      	mov	r7, r5
 800864c:	e7b8      	b.n	80085c0 <_svfiprintf_r+0x4c>
 800864e:	4a40      	ldr	r2, [pc, #256]	; (8008750 <_svfiprintf_r+0x1dc>)
 8008650:	463d      	mov	r5, r7
 8008652:	1a80      	subs	r0, r0, r2
 8008654:	fa0b f000 	lsl.w	r0, fp, r0
 8008658:	4318      	orrs	r0, r3
 800865a:	9004      	str	r0, [sp, #16]
 800865c:	e7d3      	b.n	8008606 <_svfiprintf_r+0x92>
 800865e:	9a03      	ldr	r2, [sp, #12]
 8008660:	1d11      	adds	r1, r2, #4
 8008662:	6812      	ldr	r2, [r2, #0]
 8008664:	9103      	str	r1, [sp, #12]
 8008666:	2a00      	cmp	r2, #0
 8008668:	db01      	blt.n	800866e <_svfiprintf_r+0xfa>
 800866a:	9207      	str	r2, [sp, #28]
 800866c:	e004      	b.n	8008678 <_svfiprintf_r+0x104>
 800866e:	4252      	negs	r2, r2
 8008670:	f043 0302 	orr.w	r3, r3, #2
 8008674:	9207      	str	r2, [sp, #28]
 8008676:	9304      	str	r3, [sp, #16]
 8008678:	783b      	ldrb	r3, [r7, #0]
 800867a:	2b2e      	cmp	r3, #46	; 0x2e
 800867c:	d10c      	bne.n	8008698 <_svfiprintf_r+0x124>
 800867e:	787b      	ldrb	r3, [r7, #1]
 8008680:	2b2a      	cmp	r3, #42	; 0x2a
 8008682:	d133      	bne.n	80086ec <_svfiprintf_r+0x178>
 8008684:	9b03      	ldr	r3, [sp, #12]
 8008686:	3702      	adds	r7, #2
 8008688:	1d1a      	adds	r2, r3, #4
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	9203      	str	r2, [sp, #12]
 800868e:	2b00      	cmp	r3, #0
 8008690:	bfb8      	it	lt
 8008692:	f04f 33ff 	movlt.w	r3, #4294967295
 8008696:	9305      	str	r3, [sp, #20]
 8008698:	4d2e      	ldr	r5, [pc, #184]	; (8008754 <_svfiprintf_r+0x1e0>)
 800869a:	2203      	movs	r2, #3
 800869c:	7839      	ldrb	r1, [r7, #0]
 800869e:	4628      	mov	r0, r5
 80086a0:	f7ff fc08 	bl	8007eb4 <memchr>
 80086a4:	b138      	cbz	r0, 80086b6 <_svfiprintf_r+0x142>
 80086a6:	2340      	movs	r3, #64	; 0x40
 80086a8:	1b40      	subs	r0, r0, r5
 80086aa:	fa03 f000 	lsl.w	r0, r3, r0
 80086ae:	9b04      	ldr	r3, [sp, #16]
 80086b0:	3701      	adds	r7, #1
 80086b2:	4303      	orrs	r3, r0
 80086b4:	9304      	str	r3, [sp, #16]
 80086b6:	7839      	ldrb	r1, [r7, #0]
 80086b8:	2206      	movs	r2, #6
 80086ba:	4827      	ldr	r0, [pc, #156]	; (8008758 <_svfiprintf_r+0x1e4>)
 80086bc:	1c7e      	adds	r6, r7, #1
 80086be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086c2:	f7ff fbf7 	bl	8007eb4 <memchr>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	d038      	beq.n	800873c <_svfiprintf_r+0x1c8>
 80086ca:	4b24      	ldr	r3, [pc, #144]	; (800875c <_svfiprintf_r+0x1e8>)
 80086cc:	bb13      	cbnz	r3, 8008714 <_svfiprintf_r+0x1a0>
 80086ce:	9b03      	ldr	r3, [sp, #12]
 80086d0:	3307      	adds	r3, #7
 80086d2:	f023 0307 	bic.w	r3, r3, #7
 80086d6:	3308      	adds	r3, #8
 80086d8:	9303      	str	r3, [sp, #12]
 80086da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086dc:	444b      	add	r3, r9
 80086de:	9309      	str	r3, [sp, #36]	; 0x24
 80086e0:	e76d      	b.n	80085be <_svfiprintf_r+0x4a>
 80086e2:	fb05 3202 	mla	r2, r5, r2, r3
 80086e6:	2001      	movs	r0, #1
 80086e8:	460f      	mov	r7, r1
 80086ea:	e7a6      	b.n	800863a <_svfiprintf_r+0xc6>
 80086ec:	2300      	movs	r3, #0
 80086ee:	250a      	movs	r5, #10
 80086f0:	4619      	mov	r1, r3
 80086f2:	3701      	adds	r7, #1
 80086f4:	9305      	str	r3, [sp, #20]
 80086f6:	4638      	mov	r0, r7
 80086f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086fc:	3a30      	subs	r2, #48	; 0x30
 80086fe:	2a09      	cmp	r2, #9
 8008700:	d903      	bls.n	800870a <_svfiprintf_r+0x196>
 8008702:	2b00      	cmp	r3, #0
 8008704:	d0c8      	beq.n	8008698 <_svfiprintf_r+0x124>
 8008706:	9105      	str	r1, [sp, #20]
 8008708:	e7c6      	b.n	8008698 <_svfiprintf_r+0x124>
 800870a:	fb05 2101 	mla	r1, r5, r1, r2
 800870e:	2301      	movs	r3, #1
 8008710:	4607      	mov	r7, r0
 8008712:	e7f0      	b.n	80086f6 <_svfiprintf_r+0x182>
 8008714:	ab03      	add	r3, sp, #12
 8008716:	9300      	str	r3, [sp, #0]
 8008718:	4622      	mov	r2, r4
 800871a:	4b11      	ldr	r3, [pc, #68]	; (8008760 <_svfiprintf_r+0x1ec>)
 800871c:	a904      	add	r1, sp, #16
 800871e:	4640      	mov	r0, r8
 8008720:	f7fe f93e 	bl	80069a0 <_printf_float>
 8008724:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008728:	4681      	mov	r9, r0
 800872a:	d1d6      	bne.n	80086da <_svfiprintf_r+0x166>
 800872c:	89a3      	ldrh	r3, [r4, #12]
 800872e:	065b      	lsls	r3, r3, #25
 8008730:	f53f af35 	bmi.w	800859e <_svfiprintf_r+0x2a>
 8008734:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008736:	b01d      	add	sp, #116	; 0x74
 8008738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800873c:	ab03      	add	r3, sp, #12
 800873e:	9300      	str	r3, [sp, #0]
 8008740:	4622      	mov	r2, r4
 8008742:	4b07      	ldr	r3, [pc, #28]	; (8008760 <_svfiprintf_r+0x1ec>)
 8008744:	a904      	add	r1, sp, #16
 8008746:	4640      	mov	r0, r8
 8008748:	f7fe fbd6 	bl	8006ef8 <_printf_i>
 800874c:	e7ea      	b.n	8008724 <_svfiprintf_r+0x1b0>
 800874e:	bf00      	nop
 8008750:	08008ce4 	.word	0x08008ce4
 8008754:	08008cea 	.word	0x08008cea
 8008758:	08008cee 	.word	0x08008cee
 800875c:	080069a1 	.word	0x080069a1
 8008760:	080084bf 	.word	0x080084bf

08008764 <__ascii_mbtowc>:
 8008764:	b082      	sub	sp, #8
 8008766:	b901      	cbnz	r1, 800876a <__ascii_mbtowc+0x6>
 8008768:	a901      	add	r1, sp, #4
 800876a:	b142      	cbz	r2, 800877e <__ascii_mbtowc+0x1a>
 800876c:	b14b      	cbz	r3, 8008782 <__ascii_mbtowc+0x1e>
 800876e:	7813      	ldrb	r3, [r2, #0]
 8008770:	600b      	str	r3, [r1, #0]
 8008772:	7812      	ldrb	r2, [r2, #0]
 8008774:	1c10      	adds	r0, r2, #0
 8008776:	bf18      	it	ne
 8008778:	2001      	movne	r0, #1
 800877a:	b002      	add	sp, #8
 800877c:	4770      	bx	lr
 800877e:	4610      	mov	r0, r2
 8008780:	e7fb      	b.n	800877a <__ascii_mbtowc+0x16>
 8008782:	f06f 0001 	mvn.w	r0, #1
 8008786:	e7f8      	b.n	800877a <__ascii_mbtowc+0x16>

08008788 <memmove>:
 8008788:	4288      	cmp	r0, r1
 800878a:	b510      	push	{r4, lr}
 800878c:	eb01 0302 	add.w	r3, r1, r2
 8008790:	d807      	bhi.n	80087a2 <memmove+0x1a>
 8008792:	1e42      	subs	r2, r0, #1
 8008794:	4299      	cmp	r1, r3
 8008796:	d00a      	beq.n	80087ae <memmove+0x26>
 8008798:	f811 4b01 	ldrb.w	r4, [r1], #1
 800879c:	f802 4f01 	strb.w	r4, [r2, #1]!
 80087a0:	e7f8      	b.n	8008794 <memmove+0xc>
 80087a2:	4283      	cmp	r3, r0
 80087a4:	d9f5      	bls.n	8008792 <memmove+0xa>
 80087a6:	1881      	adds	r1, r0, r2
 80087a8:	1ad2      	subs	r2, r2, r3
 80087aa:	42d3      	cmn	r3, r2
 80087ac:	d100      	bne.n	80087b0 <memmove+0x28>
 80087ae:	bd10      	pop	{r4, pc}
 80087b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80087b4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80087b8:	e7f7      	b.n	80087aa <memmove+0x22>

080087ba <_realloc_r>:
 80087ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087bc:	4607      	mov	r7, r0
 80087be:	4614      	mov	r4, r2
 80087c0:	460e      	mov	r6, r1
 80087c2:	b921      	cbnz	r1, 80087ce <_realloc_r+0x14>
 80087c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80087c8:	4611      	mov	r1, r2
 80087ca:	f7fd bffd 	b.w	80067c8 <_malloc_r>
 80087ce:	b922      	cbnz	r2, 80087da <_realloc_r+0x20>
 80087d0:	f7fd ffae 	bl	8006730 <_free_r>
 80087d4:	4625      	mov	r5, r4
 80087d6:	4628      	mov	r0, r5
 80087d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087da:	f000 f821 	bl	8008820 <_malloc_usable_size_r>
 80087de:	42a0      	cmp	r0, r4
 80087e0:	d20f      	bcs.n	8008802 <_realloc_r+0x48>
 80087e2:	4621      	mov	r1, r4
 80087e4:	4638      	mov	r0, r7
 80087e6:	f7fd ffef 	bl	80067c8 <_malloc_r>
 80087ea:	4605      	mov	r5, r0
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d0f2      	beq.n	80087d6 <_realloc_r+0x1c>
 80087f0:	4631      	mov	r1, r6
 80087f2:	4622      	mov	r2, r4
 80087f4:	f7ff fb6c 	bl	8007ed0 <memcpy>
 80087f8:	4631      	mov	r1, r6
 80087fa:	4638      	mov	r0, r7
 80087fc:	f7fd ff98 	bl	8006730 <_free_r>
 8008800:	e7e9      	b.n	80087d6 <_realloc_r+0x1c>
 8008802:	4635      	mov	r5, r6
 8008804:	e7e7      	b.n	80087d6 <_realloc_r+0x1c>

08008806 <__ascii_wctomb>:
 8008806:	b149      	cbz	r1, 800881c <__ascii_wctomb+0x16>
 8008808:	2aff      	cmp	r2, #255	; 0xff
 800880a:	bf8b      	itete	hi
 800880c:	238a      	movhi	r3, #138	; 0x8a
 800880e:	700a      	strbls	r2, [r1, #0]
 8008810:	6003      	strhi	r3, [r0, #0]
 8008812:	2001      	movls	r0, #1
 8008814:	bf88      	it	hi
 8008816:	f04f 30ff 	movhi.w	r0, #4294967295
 800881a:	4770      	bx	lr
 800881c:	4608      	mov	r0, r1
 800881e:	4770      	bx	lr

08008820 <_malloc_usable_size_r>:
 8008820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008824:	1f18      	subs	r0, r3, #4
 8008826:	2b00      	cmp	r3, #0
 8008828:	bfbc      	itt	lt
 800882a:	580b      	ldrlt	r3, [r1, r0]
 800882c:	18c0      	addlt	r0, r0, r3
 800882e:	4770      	bx	lr

08008830 <_init>:
 8008830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008832:	bf00      	nop
 8008834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008836:	bc08      	pop	{r3}
 8008838:	469e      	mov	lr, r3
 800883a:	4770      	bx	lr

0800883c <_fini>:
 800883c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800883e:	bf00      	nop
 8008840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008842:	bc08      	pop	{r3}
 8008844:	469e      	mov	lr, r3
 8008846:	4770      	bx	lr
