<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jun  6 15:19:46 2022" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo:part0:2.0" DEVICE="7z010" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cpu_0" PORT="rst"/>
        <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="rst"/>
        <CONNECTION INSTANCE="terminal_vga_0" PORT="RESET"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_cpu" SIGIS="clk" SIGNAME="External_Ports_clk_cpu">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cpu_0" PORT="clk"/>
        <CONNECTION INSTANCE="ram_0" PORT="clk"/>
        <CONNECTION INSTANCE="rom_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk50MHz" SIGIS="undef" SIGNAME="External_Ports_clk50MHz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="terminal_vga_0" PORT="clk50MHz"/>
        <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VGA_HS" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_HS_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="terminal_vga_0" PORT="VGA_HS_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VGA_VS" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_VS_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="terminal_vga_0" PORT="VGA_VS_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="VGA_R" RIGHT="0" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_R">
      <CONNECTIONS>
        <CONNECTION INSTANCE="terminal_vga_0" PORT="VGA_R"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="VGA_B" RIGHT="0" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="terminal_vga_0" PORT="VGA_B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="VGA_G" RIGHT="0" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_G">
      <CONNECTIONS>
        <CONNECTION INSTANCE="terminal_vga_0" PORT="VGA_G"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/cpu_0" HWVERSION="1.0" INSTANCE="cpu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cpu" VLNV="xilinx.com:module_ref:cpu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cpu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_cpu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_cpu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ROM_en" SIGIS="undef" SIGNAME="cpu_0_ROM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rom_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ROM_addr" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_ROM_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="PC"/>
            <CONNECTION INSTANCE="rom_0" PORT="address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IR_data" RIGHT="0" SIGIS="undef" SIGNAME="rom_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rom_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_din" RIGHT="0" SIGIS="undef" SIGNAME="ram_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_dout" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_ram_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_ram_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_0" PORT="address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RAM_we" SIGIS="undef" SIGNAME="cpu_0_RAM_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dbg_r0" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="r0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dbg_r1" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dbg_r2" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dbg_r3" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="r3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dbg_r4" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="r4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dbg_r5" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="r5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dbg_r6" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="r6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dbg_r7" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="r7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dbg_ir" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_ir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="IR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dbg_state" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="state"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/cpu_vga_dbg_0" HWVERSION="1.0" INSTANCE="cpu_vga_dbg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cpu_vga_dbg" VLNV="xilinx.com:module_ref:cpu_vga_dbg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cpu_vga_dbg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk50MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk50MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r0" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_r0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_r1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_r2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r3" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_r3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r4" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_r4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r5" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_r5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r6" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_r6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r7" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_r7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IR" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_ir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_ir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_ROM_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="ROM_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="state" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_dbg_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="dbg_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="w_addr" RIGHT="0" SIGIS="undef" SIGNAME="cpu_vga_dbg_0_w_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="terminal_vga_0" PORT="W_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="cpu_vga_dbg_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="terminal_vga_0" PORT="DIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr" SIGIS="undef" SIGNAME="cpu_vga_dbg_0_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="terminal_vga_0" PORT="WE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ram_0" HWVERSION="1.0" INSTANCE="ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ram" VLNV="xilinx.com:module_ref:ram:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="addr_width" VALUE="8"/>
        <PARAMETER NAME="data_width" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ram_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_cpu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_cpu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_ram_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="ram_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_ram_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="ram_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="cpu_0_RAM_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="RAM_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ram_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="ram_din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rom_0" HWVERSION="1.0" INSTANCE="rom_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rom" VLNV="xilinx.com:module_ref:rom:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="addr_width" VALUE="8"/>
        <PARAMETER NAME="data_width" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rom_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_cpu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_cpu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_ROM_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="ROM_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="cpu_0_ROM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="ROM_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="rom_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="IR_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/terminal_vga_0" HWVERSION="1.0" INSTANCE="terminal_vga_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="terminal_vga" VLNV="xilinx.com:module_ref:terminal_vga:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_terminal_vga_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk50MHz" SIGIS="undef" SIGNAME="External_Ports_clk50MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk50MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="W_ADDR" RIGHT="0" SIGIS="undef" SIGNAME="cpu_vga_dbg_0_w_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="w_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="DIN" RIGHT="0" SIGIS="undef" SIGNAME="cpu_vga_dbg_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WE" SIGIS="undef" SIGNAME="cpu_vga_dbg_0_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_vga_dbg_0" PORT="wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VGA_HS_O" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_HS_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_HS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VGA_VS_O" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_VS_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_VS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="VGA_R" RIGHT="0" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="VGA_B" RIGHT="0" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="VGA_G" RIGHT="0" SIGIS="undef" SIGNAME="terminal_vga_0_VGA_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_G"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
