/*
 ***************************************************************************
 * Ralink Tech Inc.
 * 4F, No. 2 Technology 5th Rd.
 * Science-based Industrial Park
 * Hsin-chu, Taiwan, R.O.C.
 *
 * (c) Copyright 2002-2006, Ralink Technology, Inc.
 *
 * All rights reserved. Ralink's source code is an unpublished work and the
 * use of a copyright notice does not imply otherwise. This source code
 * contains confidential trade secret material of Ralink Tech. Any attempt
 * or participation in deciphering, decoding, reverse engineering or in any
 * way altering the source code is stricitly prohibited, unless the prior
 * written consent of Ralink Technology, Inc. is obtained.
 ***************************************************************************

    Module Name:
    frame_engine.h

    Abstract:

    Revision History:
    Who         When            What
    --------    ----------      ----------------------------------------------
    Name        Date            Modification logs
    Steven Liu  2007-01-11      Initial version
*/

#ifndef _FE_WANTED
#define _FE_WANTED

#include <linux/version.h>

/*
 * DEFINITIONS AND MACROS
 */
#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,21)
#include <asm/rt2880/rt_mmap.h>
#define FE_BASE		    RALINK_FRAME_ENGINE_BASE
#define SYS_CTRL_BASE       RALINK_SYSCTL_BASE
#else
#if defined(CONFIG_RALINK_RT2880_SHUTTLE)
#define FE_BASE		   0xA0310000
#define SYS_CTRL_BASE      0xA0300000
#elif defined (CONFIG_RALINK_RT2880_MP)
#define FE_BASE		   0xA0400000
#define SYS_CTRL_BASE      0xA0300000
#else
#error Please Choose Chip Version 
#endif
#endif


#define CHIPID		    SYS_CTRL_BASE + 0x00
#define REVID		    SYS_CTRL_BASE + 0x0C

#define FE_GLO_BASE         FE_BASE
#define PPE_BASE	    FE_BASE + 0x200
#define AC_BASE		    FE_BASE + 0x400
#define METER_BASE	    FE_BASE + 0x600

#define FOE_TS		    FE_GLO_BASE+0x1C
#define GDMA1_BASE          FE_GLO_BASE+0x20
#define FE_GDMA1_SCH_CFG    GDMA1_BASE+0x04
#define GDMA2_BASE          FE_GLO_BASE+0x60
#define FE_GDMA2_SCH_CFG    GDMA2_BASE+0x04


#define PPE_GLO_CFG	    PPE_BASE + 0x00
#define PPE_STD_GA_H	    PPE_BASE + 0x04
#define PPE_STD_GA_L	    PPE_BASE + 0x08
#define PPE_ETD_GA_H	    PPE_BASE + 0x0C
#define PPE_EXT_GA_L	    PPE_BASE + 0x10
#define PPE_FLOW_SET	    PPE_BASE + 0x14
#define PPE_PRE_ACL	    PPE_BASE + 0x18
#define PPE_PRE_MTR	    PPE_BASE + 0x1C
#define PPE_PRE_AC	    PPE_BASE + 0x20
#define PPE_POST_MTR	    PPE_BASE + 0x24
#define PPE_POST_AC	    PPE_BASE + 0x28
#define PPE_POL_CFG	    PPE_BASE + 0x2C
#define PPE_FOE_CFG	    PPE_BASE + 0x30
#define PPE_FOE_BASE	    PPE_BASE + 0x34
#define PPE_FOE_USE	    PPE_BASE + 0x38
#define PPE_FOE_BNDR	    PPE_BASE + 0x3C
#define PPE_FOE_LMT1	    PPE_BASE + 0x40
#define PPE_FOE_LMT2	    PPE_BASE + 0x44
#define PPE_FOE_KA	    PPE_BASE + 0x48
#define PPE_FOE_UNB_AGE	    PPE_BASE + 0x4C
#define PPE_FOE_BND_AGE1    PPE_BASE + 0x50
#define PPE_FOE_BND_AGE2    PPE_BASE + 0x54
#define CPU_PORT_CFG	    PPE_BASE + 0x58
#define GE1_PORT_CFG	    PPE_BASE + 0x5C
#define DSCP0_7_MAP_UP	    PPE_BASE + 0x60
#define DSCP8_15_MAP_UP	    PPE_BASE + 0x64
#define DSCP16_23_MAP_UP    PPE_BASE + 0x68
#define DSCP24_31_MAP_UP    PPE_BASE + 0x6C
#define DSCP32_39_MAP_UP    PPE_BASE + 0x70
#define DSCP40_47_MAP_UP    PPE_BASE + 0x74
#define DSCP48_55_MAP_UP    PPE_BASE + 0x78
#define DSCP56_63_MAP_UP    PPE_BASE + 0x7C
#define AUTO_UP_CFG1	    PPE_BASE + 0x80
#define AUTO_UP_CFG2	    PPE_BASE + 0x84
#define UP_RES		    PPE_BASE + 0x88
#define UP_MAP_VPRI	    PPE_BASE + 0x8C
#define UP0_3_MAP_IDSCP	    PPE_BASE + 0x90
#define UP4_7_MAP_IDSCP	    PPE_BASE + 0x94
#define UP0_3_MAP_ODSCP	    PPE_BASE + 0x98
#define UP4_7_MAP_ODSCP	    PPE_BASE + 0x9C
#define UP_MAP_AC	    PPE_BASE + 0xA0

#define FE_GDMA1_FWD_CFG    FE_BASE + 0x20 
#define FE_GDMA2_FWD_CFG    FE_BASE + 0x60
#define FE_COS_MAP	    FE_BASE + 0xC8
#define IS_EXT_SW_EN(x)     (x & 1<<30)

/* GDMA1 My MAC unicast frame destination port */
#define GDM1_UFRC_P_CPU     (0 << 12) 
#define GDM1_UFRC_P_GDMA1   (1 << 12) 
#define GDM1_UFRC_P_PPE     (6 << 12)

/* GDMA1 broadcast frame MAC address destination port */
#define GDM1_BFRC_P_CPU     (0 << 8)
#define GDM1_BFRC_P_GDMA1   (1 << 8)
#define GDM1_BFRC_P_PPE     (6 << 8)

/* GDMA1 multicast frame MAC address destination port */
#define GDM1_MFRC_P_CPU     (0 << 4)
#define GDM1_MFRC_P_GDMA1   (1 << 4)
#define GDM1_MFRC_P_PPE     (6 << 4)

/* GDMA1 other MAC address frame destination port */
#define GDM1_OFRC_P_CPU     (0 << 0)
#define GDM1_OFRC_P_GDMA1   (1 << 0)
#define GDM1_OFRC_P_PPE     (6 << 0)


enum FoeSma {
    DROP = 0,		    /* Drop the packet */
    DROP2 = 1,		    /* Drop the packet */
    ONLY_FWD_CPU = 2,	    /* Only Forward to CPU */
    FWD_CPU_BUILD_ENTRY = 3 /* Forward to CPU and build new FOE entry */
};

enum BindDir {
    UPSTREAM_ONLY = 0, /* only speed up upstream flow */
    DOWNSTREAM_ONLY = 1, /* only speed up downstream flow */
    BIDIRECTION = 2 /* speed up bi-direction flow */
};

enum FoeCpuReason {
    TTL_0=0x80,				/* TTL=0 */
    FOE_EBL_NOT_IPV4_HLEN5=0x90,	/* FOE enable & not IPv4h5nf */
    FOE_EBL_NOT_TCP_UDP_L4_READY=0x91,  /* FOE enable & not TCP/UDP/L4_read */
    TCP_SYN_FIN_RST=0x92,		/* TCP SYN/FIN/RST */
    UN_HIT=0x93,			/* FOE Un-hit */
    HIT_UNBIND=0x94,			/* FOE Hit unbind */
    HIT_UNBIND_RATE_REACH=0x95,		/* FOE Hit unbind & rate reach */
    HIT_FIN=0x96,			/* FOE Hit fin */
    HIT_BIND_TTL_1=0x97,		/* FOE Hit bind & ttl=1 & ttl-1 */
    HIT_BIND_KEEPALIVE=0x98,		/* FOE Hit bind & keep alive */
    HIT_BIND_FORCE_TO_CPU=0x99,		/* FOE Hit bind & force to CPU */
    ACL_FOE_TBL_ERR=0x9A,		/* ACL link foe table error !(static & unbind) */
    ACL_TBL_TTL_1=0x9B,			/* ACL link FOE table & TTL=1 & TTL-1 */
    ACL_ALERT_CPU=0x9C,			/* ACL alert CPU */
    NO_FORCE_DEST_PORT=0xA0,		/* No force destination port */
    ACL_FORCE_PRIORITY0=0xA8,		/* ACL to UP0 */
    ACL_FORCE_PRIORITY1=0xA9,		/* ACL to UP1 */
    ACL_FORCE_PRIORITY2=0xAA,		/* ACL to UP2 */
    ACL_FORCE_PRIORITY3=0xAB,		/* ACL to UP3 */
    ACL_FORCE_PRIORITY4=0xAC,		/* ACL to UP4 */
    ACL_FORCE_PRIORITY5=0xAD,		/* ACL to UP5 */
    ACL_FORCE_PRIORITY6=0xAE,		/* ACL to UP6 */
    ACL_FORCE_PRIORITY7=0xAF,		/* ACL to UP7 */
    EXCEED_MTU=0xA1			/* Exceed mtu */
};	

#if 0
#define CONFIG_RA_NAT_HW

#define CONFIG_RA_HW_NAT_AUTO_BIND
//#define CONFIG_RA_HW_NAT_SEMIAUTO_BIND
//#define CONFIG_RA_HW_NAT_MANUAL_BIND

#define CONFIG_RA_HW_NAT_LAN_VLANID 2
#define CONFIG_RA_HW_NAT_WAN_VLANID 1

#define CONFIG_RA_HW_NAT_BINDING_THRESHOLD	30
#define CONFIG_RA_HW_NAT_QURT_LMT		100
#define CONFIG_RA_HW_NAT_HALF_LMT		50
#define CONFIG_RA_HW_NAT_FULL_LMT		25

//#define CONFIG_RA_HW_NAT_TBL_1K
//#define CONFIG_RA_HW_NAT_TBL_2K
#define CONFIG_RA_HW_NAT_TBL_4K
//#define CONFIG_RA_HW_NAT_TBL_8K
//#define CONFIG_RA_HW_NAT_TBL_16K

//#define CONFIG_RA_HW_NAT_HASH0
#define CONFIG_RA_HW_NAT_HASH1

#define CONFIG_RA_HW_NAT_PRE_ACL_SIZE		383
#define CONFIG_RA_HW_NAT_PRE_MTR_SIZE		32
#define CONFIG_RA_HW_NAT_PRE_AC_SIZE		32
#define CONFIG_RA_HW_NAT_POST_MTR_SIZE		32
#define CONFIG_RA_HW_NAT_POST_AC_SIZE		32
#define CONFIG_RA_HW_NAT_TCP_KA			1
#define CONFIG_RA_HW_NAT_UDP_KA			1
#define CONFIG_RA_HW_NAT_ACL_DLTA		3
#define CONFIG_RA_HW_NAT_UNB_DLTA		3
#define CONFIG_RA_HW_NAT_UNB_MNP		1000
#define CONFIG_RA_HW_NAT_UDP_DLTA		5
#define CONFIG_RA_HW_NAT_TCP_DLTA		5
#define CONFIG_RA_HW_NAT_FIN_DLTA		5

//#define CONFIG_RA_HW_NAT_IPV6

//#define CONFIG_RA_HW_NAT_ACL2UP_HELPER

#endif

/* PPE_GLO_CFG, Offset=0x200 */
#define DFL_TTL0_DRP		(1) /* 1:Drop, 0: Alert CPU */
#define DFL_VPRI_EN		(1) /* Use VLAN pri tag as priority desision */
#define DFL_DPRI_EN		(1) /* Use DSCP as priority decision */

#if defined (CONFIG_RA_HW_NAT_ACL2UP_HELPER)
#define DFL_REG_DSCP		(0) /* Re-gePnerate DSCP */
#define DFL_REG_VPRI		(1) /* Re-generate VLAN priority tag */
#else
#define DFL_REG_DSCP		(0) /* Re-gePnerate DSCP */
#define DFL_REG_VPRI		(0) /* Re-generate VLAN priority tag */
#endif

#define DFL_ACL_PRI_EN		(1) /* ACL force priority for hit unbind and rate reach */

/* FreeQueueLen	|RedMode=0| RedMode=1| RedMode=2 | RedMode=3
 * -------------+----------+----------+-----------+-----------
 *    0-31	  50%	    75%		100%	    100%
 *    32-63	  25%	    50%		75%	    100%
 *    64-95	   0%	    25%		50%	    75%
 *    96-128	   0%	    0%		25%	    50%
 */
#define DFL_RED_MODE		(1) 


/* DSCPx_y_MAP_UP=0x60~0x7C */
#define DFL_DSCP0_7_UP		(0x00000000) /* User priority of DSCP0~7 */
#define DFL_DSCP24_31_UP	(0x33333333) /* User priority of DSCP24~31 */
#define DFL_DSCP8_15_UP		(0x11111111) /* User priority of DSCP8~15 */
#define DFL_DSCP16_23_UP	(0x22222222) /* User priority of DSCP16~23 */
#define DFL_DSCP32_39_UP	(0x44444444) /* User priority of DSCP32~39 */
#define DFL_DSCP40_47_UP	(0x55555555) /* User priority of DSCP40~47 */
#define DFL_DSCP48_55_UP	(0x66666666) /* User priority of DSCP48~55 */
#define DFL_DSCP56_63_UP	(0x77777777) /* User priority of DSCP56~63 */

/* AUTO_UP_CFG=0x80~0x84 */

/* 
 * 0	    ATUP_BND1	    ATUP_BND2	    ATUP_BND3		16K
 * |-------------|-------------|-----------------|--------------|
 *    ATUP_R1_UP    ATUP_R2_UP	    ATUP_R3_UP	    ATUP_R4_UP
 */
#define DFL_ATUP_BND1		(256) /* packet length boundary 1 */
#define DFL_ATUP_BND2		(512) /* packet length boundary 2 */
#define DFL_ATUP_BND3		(1024) /* packet length boundary 3 */
#define DFL_ATUP_R1_UP		(0) /* user priority of range 1 */
#define DFL_ATUP_R2_UP		(2) /* user priority of range 2 */
#define DFL_ATUP_R3_UP		(4) /* user priority of range 3 */
#define DFL_ATUP_R4_UP		(6) /* user priority of range 4 */

/* UP_RES=0x88 */
#define PUP_WT_OFFSET		(0) /* weight of port priority */
#define VUP_WT_OFFSET		(4) /* weight of VLAN priority */
#define DUP_WT_OFFSET		(8) /* weight of DSCP priority */
#define AUP_WT_OFFSET		(12) /* weight of ACL priority */
#define FUP_WT_OFFSET		(16) /* weight of FOE priority */
#define ATP_WT_OFFSET		(20) /* weight of Auto priority */

#if defined (CONFIG_RA_HW_NAT_ACL2UP_HELPER)
#define DFL_UP_RES		 (7<<FUP_WT_OFFSET) /* use user priority in foe entry */
#else
#define DFL_UP_RES		((0<<ATP_WT_OFFSET) | (0<<VUP_WT_OFFSET) |\
				 (7<<DUP_WT_OFFSET) | (0<<AUP_WT_OFFSET) | \
				 (0<<FUP_WT_OFFSET) | (0<<ATP_WT_OFFSET) )
#endif
				
				

/* UP_MAP_VPRI=0x8C */
#define DFL_UP0_VPRI		(0x0) /* user pri 0 map to vlan pri tag */
#define DFL_UP3_VPRI		(0x3) /* user pri 3 map to vlan pri tag */
#define DFL_UP1_VPRI		(0x1) /* user pri 1 map to vlan pri tag */
#define DFL_UP2_VPRI		(0x2) /* user pri 2 map to vlan pri tag */
#define DFL_UP4_VPRI		(0x4) /* user pri 4 map to vlan pri tag */
#define DFL_UP5_VPRI		(0x5) /* user pri 5 map to vlan pri tag */
#define DFL_UP6_VPRI		(0x6) /* user pri 6 map to vlan pri tag */
#define DFL_UP7_VPRI		(0x7) /* user pri 7 map to vlan pri tag */

/* UPx_y_MAP_IDSCP=0x90~0x94 */
#define DFL_UP0_IDSCP		(0x00) /* user pri 0 map to in-profile DSCP */
#define DFL_UP3_IDSCP		(0x18) /* user pri 3 map to in-profile DSCP */
#define DFL_UP1_IDSCP		(0x08) /* user pri 1 map to in-profile DSCP */
#define DFL_UP2_IDSCP		(0x10) /* user pri 2 map to in-profile DSCP */
#define DFL_UP4_IDSCP		(0x20) /* user pri 4 map to in-profile DSCP */
#define DFL_UP5_IDSCP		(0x28) /* user pri 5 map to in-profile DSCP */
#define DFL_UP6_IDSCP		(0x30) /* user pri 6 map to in-profile DSCP */
#define DFL_UP7_IDSCP		(0x38) /* user pri 7 map to in-profile DSCP */

/* UPx_y_MAP_ODSCP=0x98~0x9C */
#define DFL_UP0_ODSCP		(0x00) /* user pri 0 map to out-profile DSCP */
#define DFL_UP3_ODSCP		(0x10) /* user pri 3 map to out-profile DSCP */
#define DFL_UP1_ODSCP		(0x00) /* user pri 1 map to out-profile DSCP */
#define DFL_UP2_ODSCP		(0x08) /* user pri 2 map to out-profile DSCP */
#define DFL_UP4_ODSCP		(0x18) /* user pri 4 map to out-profile DSCP */
#define DFL_UP5_ODSCP		(0x20) /* user pri 5 map to out-profile DSCP */
#define DFL_UP6_ODSCP		(0x28) /* user pri 6 map to out-profile DSCP */
#define DFL_UP7_ODSCP		(0x30) /* user pri 7 map to out-profile DSCP */

/* UP_MAP_AC=0xA0 */
/* GDMA Q3 for CPU(slow path), Q2-Q0 for HNAT(fast path) */
#define DFL_UP0_AC		(0) /* user pri 0 map to access category */
#define DFL_UP1_AC		(0) /* user pri 1 map to access category */
#define DFL_UP2_AC		(0) /* user pri 2 map to access category */
#define DFL_UP3_AC		(0) /* user pri 3 map to access category */
#define DFL_UP4_AC		(1) /* user pri 4 map to access category */
#define DFL_UP5_AC		(1) /* user pri 5 map to access category */
#define DFL_UP6_AC		(2) /* user pri 6 map to access category */
#define DFL_UP7_AC		(2) /* user pri 7 map to access category */

/* 
 * PPE Flow Set 
 */
#define BIT_FBC_POSA		(1<<0)  /* post-account engine for broadcase flow */
#define BIT_FBC_POSM		(1<<1)  /* post-meter engine for broadcast flow */
#define BIT_FBC_FOE		(1<<2)  /* FOE engine for broadcast flow*/
#define BIT_FBC_PREA		(1<<3)  /* pre-account engine for broadcast flow */
#define BIT_FBC_PREM		(1<<4)  /* pre-meter engine for broadcast flow */
#define BIT_FBC_ACL		(1<<5)  /* ACL engine for boardcast flow */

#define BIT_FMC_POSA		(1<<8)  /* post-account engine for broadcase flow */
#define BIT_FMC_POSM		(1<<9)  /* post-meter engine for multicast flow */
#define BIT_FMC_FOE		(1<<10) /* FOE engine for multicast flow*/
#define BIT_FMC_PREA		(1<<11) /* pre-account engine for multicast flow */
#define BIT_FMC_PREM		(1<<12) /* pre-meter engine for multicast flow */
#define BIT_FMC_ACL		(1<<13) /* ACL engine for multicast flow */

#define BIT_FUC_POSA		(1<<16) /* post-account engine for broadcase flow */
#define BIT_FUC_POSM	    	(1<<17) /* post-meter engine for multicast flow */
#define BIT_FUC_FOE		(1<<18) /* FOE engine for multicast flow*/
#define BIT_FUC_PREA		(1<<19) /* pre-account engine for multicast flow */
#define BIT_FUC_PREM		(1<<20) /* pre-meter engine for multicast flow */
#define BIT_FUC_ACL		(1<<21) /* ACL engine for boardcast flow */
#define BIT_IPV4_NAPT_EN        (1<<27) /* Enable HNAPT engine for IPv4 flow */
#define BIT_IPV4_NAT_EN         (1<<26) /* Enable HNAT engine for IPv4 flow */
#define BIT_IPV6_FOE_EN		(1<<24) /* plicy engine for IPV6 */
#define BIT_IPV6_PE_EN		(1<<25) /* FoE engine for IPV6 */

/* 
 * Pre/Post - ACL & MTR Table 
 */ 

/* Pre Access Control List Rule Start Index */
#define DFL_PRE_ACL_STR		0	

/* Pre Access Control List Rule End Index */
#define DFL_PRE_ACL_END		DFL_PRE_ACL_STR

/* Pre Meter Rule Start Index */
#define DFL_PRE_MTR_STR		DFL_PRE_ACL_STR + CONFIG_RA_HW_NAT_PRE_ACL_SIZE   
 /* Pre Meter Rule End Index */
#define DFL_PRE_MTR_END		DFL_PRE_MTR_STR

/* Pre Accounting Rule Start Index */
#define DFL_PRE_AC_STR		DFL_PRE_MTR_STR + CONFIG_RA_HW_NAT_PRE_MTR_SIZE

/* Pre Accounting Rule End Index */
#define DFL_PRE_AC_END		DFL_PRE_AC_STR

/* Post Meter Rule Start Index */
#define DFL_POST_MTR_STR	DFL_PRE_AC_STR + CONFIG_RA_HW_NAT_PRE_AC_SIZE

/* Post Meter Rule End Index */
#define DFL_POST_MTR_END	DFL_POST_MTR_STR

/* Post Accounting Rule Start Index */
#define DFL_POST_AC_STR		DFL_POST_MTR_STR + CONFIG_RA_HW_NAT_POST_MTR_SIZE 

/* Post Accounting Rule End Index */
#define DFL_POST_AC_END		DFL_POST_AC_STR

/* Account engine enable period (unit in 1ms) */
#define DFL_POL_AC_PRD		0xFFFF

/* 
 * PPE FOE Bind Rate 
 */
/* packet in a time stamp unit */
#define DFL_FOE_BNDR		CONFIG_RA_HW_NAT_BINDING_THRESHOLD 

/* 
 * PPE_FOE_LMT 
 */
/* smaller than 1/4 of total entries */
#define DFL_FOE_QURT_LMT	CONFIG_RA_HW_NAT_QURT_LMT 

/* between 1/2 and 1/4 of total entries */
#define DFL_FOE_HALF_LMT	CONFIG_RA_HW_NAT_HALF_LMT 

/* between full and 1/2 of total entries */
#define DFL_FOE_FULL_LMT	CONFIG_RA_HW_NAT_FULL_LMT 

/* 
 * PPE_FOE_KA 
 */ 
/* visit a FOE entry every FOE_KA_T * 1 msec */
#define DFL_FOE_KA_T		1   

/* FOE_TCP_KA * FOE_KA_T * FOE_4TB_SIZ */
#define DFL_FOE_TCP_KA		CONFIG_RA_HW_NAT_TCP_KA

/* FOE_UDP_KA * FOE_KA_T * FOE_4TB_SIZ */  
#define DFL_FOE_UDP_KA		CONFIG_RA_HW_NAT_UDP_KA   

/* 
 * PPE_FOE_CFG 
 */
#ifdef CONFIG_RA_HW_NAT_HASH0
#define DFL_FOE_HASH_MODE	0
#elif CONFIG_RA_HW_NAT_HASH1
#define DFL_FOE_HASH_MODE	1
#endif

#define DFL_FOE_UNB_AGE		1   /* Unbind state age enable */
#define DFL_FOE_TCP_AGE		1   /* Bind TCP age enable */
#define DFL_FOE_UDP_AGE		1   /* Bind UDP age enable */
#define DFL_FOE_FIN_AGE		1   /* Bind TCP FIN age enable */
#define DFL_FOE_KA_ORG		0   /* KeepAlive packet with (0:NewHeader,1:OrgHeader) */
#define DFL_FOE_KA_EN		1   /* Keep alive enable */
#define DFL_FOE_ACL_AGE		0   /* ACL link to FoE age enable */

/* 
 * PPE_FOE_UNB_AGE 
 */
/*The min threshold of packet count for aging out at unbind state */
#define DFL_FOE_UNB_MNP		CONFIG_RA_HW_NAT_UNB_MNP 
/* Delta time for aging out an ACL link to FOE entry */
#define DFL_FOE_ACL_DLTA        CONFIG_RA_HW_NAT_ACL_DLTA
/* Delta time for aging out an unbind FOE entry */
#define DFL_FOE_UNB_DLTA	CONFIG_RA_HW_NAT_UNB_DLTA

/* 
 * PPE_FOE_BND_AGE1 
 */
/* Delta time for aging out an bind UDP FOE entry */
#define DFL_FOE_UDP_DLTA	CONFIG_RA_HW_NAT_UDP_DLTA

/* 
 * PPE_FOE_BND_AGE2
 */
/* Delta time for aging out an bind TCP FIN entry */
#define DFL_FOE_FIN_DLTA 	CONFIG_RA_HW_NAT_FIN_DLTA 
/* Delta time for aging out an bind TCP entry */
#define DFL_FOE_TCP_DLTA	CONFIG_RA_HW_NAT_TCP_DLTA 


#define DFL_FOE_TTL_REGEN	1   /* TTL = TTL -1 */


#define IS_FORCE_ACL_TO_UP(x)   (FOE_AI(x)&0xF8)==ACL_FORCE_PRIORITY0
#define GET_ACL_TO_UP(x)        FOE_AI(x)&0x07


#endif
