module testbench();
timeunit 10ns;
timeprecision 1ns;

logic reset, Clk, ld_MAC, ld_output;


always begin : CLOCK_GENERATION
 
 #1 Clk = ~Clk;

end
 
initial begin : CLOCK_INITIALIZATION
	Clk = 0;
end

fire f(.*);

logic [7:0] w_ram_out, in_weight;
logic [7:0] in_input[9];//in_ram_out[9];
logic [9:0] in_ram_addr, w_ram_addr;
logic [7:0] bias3x3= 8'd0,PE_added;


input_RAM inRAM(.addr(in_ram_addr),.data(in_input));
weight_RAM wRAM(.addr(w_ram_addr),.data(w_ram_out));

assign in_weight = w_ram_out;

initial begin : TEST_VECTORS

#2 reset = 0; ld_MAC = 0; ld_output = 0;
#2 reset = 1;
#2 reset = 0;

#2 in_ram_addr = 0; w_ram_addr = 1;

#2 ld_MAC = 1;
#2 ld_MAC = 0;

#2 in_ram_addr = 9; w_ram_addr = 2;

#2 ld_MAC = 1;
#2 ld_MAC = 0;

#2 ld_output = 1;
#2 ld_output = 0;




end

endmodule