INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ipshared/e1c7/src/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_Edge_Detector_0_0/sim/FullGameSchema_Edge_Detector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullGameSchema_Edge_Detector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_Edge_Detector_0_1/sim/FullGameSchema_Edge_Detector_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullGameSchema_Edge_Detector_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_Edge_Detector_0_2/sim/FullGameSchema_Edge_Detector_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullGameSchema_Edge_Detector_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_Edge_Detector_0_3/sim/FullGameSchema_Edge_Detector_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullGameSchema_Edge_Detector_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_SwordFSM_wrapper_0_0/ipshared/ce27/src/Sword.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sword
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_SwordFSM_wrapper_0_0/src/SwordFSM_Sword_0_0/sim/SwordFSM_Sword_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_Sword_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_SwordFSM_wrapper_0_0/ipshared/727d/src/xup_dff_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_SwordFSM_wrapper_0_0/ipshared/727d/src/xup_dff_reset.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_SwordFSM_wrapper_0_0/src/SwordFSM_xup_dff_reset_0_0/sim/SwordFSM_xup_dff_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_dff_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ipshared/7497/sim/SwordFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ipshared/7497/src/SwordFSM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_SwordFSM_wrapper_0_0/sim/FullGameSchema_SwordFSM_wrapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullGameSchema_SwordFSM_wrapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/ipshared/5f2f/src/Location0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Location0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_Location0_0_0/sim/LocationFSM_Location0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Location0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/ipshared/5e1b/src/Location1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Location1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_Location1_0_0/sim/LocationFSM_Location1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Location1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/ipshared/25ca/src/Location2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Location2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_Location2_0_0/sim/LocationFSM_Location2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Location2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/ipshared/029e/src/Location3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Location3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_Location3_0_0/sim/LocationFSM_Location3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Location3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/ipshared/6afe/src/Location4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Location4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_Location4_0_0/sim/LocationFSM_Location4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Location4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/ipshared/ec98/src/Location5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Location5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_Location5_0_0/sim/LocationFSM_Location5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Location5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/ipshared/06b0/src/Location6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Location6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_Location6_0_0/sim/LocationFSM_Location6_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Location6_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_xup_dff_reset_0_0/sim/LocationFSM_xup_dff_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_xup_dff_reset_0_1/sim/LocationFSM_xup_dff_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_xup_dff_reset_0_2/sim/LocationFSM_xup_dff_reset_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_reset_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_xup_dff_reset_0_3/sim/LocationFSM_xup_dff_reset_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_reset_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_xup_dff_reset_0_4/sim/LocationFSM_xup_dff_reset_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_reset_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_xup_dff_reset_0_5/sim/LocationFSM_xup_dff_reset_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_reset_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/ipshared/81d5/src/xup_dff_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_set
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/ipshared/81d5/src/xup_dff_set.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/src/LocationFSM_xup_dff_set_0_0/sim/LocationFSM_xup_dff_set_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_set_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ipshared/4645/sim/LocationFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ipshared/4645/src/LocationFSM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/ip/FullGameSchema_LocationFSM_wrapper_0_0/sim/FullGameSchema_LocationFSM_wrapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullGameSchema_LocationFSM_wrapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.ip_user_files/bd/FullGameSchema/sim/FullGameSchema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullGameSchema
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/lab3/lab3.gen/sources_1/bd/FullGameSchema/hdl/FullGameSchema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullGameSchema_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashin/OneDrive/Desktop/Lab3_SwordFSM/final_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_tb
