<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>amd64_trap.S source code [netbsd/sys/arch/amd64/amd64/amd64_trap.S] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/amd64/amd64/amd64_trap.S'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>amd64</a>/<a href='./'>amd64</a>/<a href='amd64_trap.S.html'>amd64_trap.S</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: amd64_trap.S,v 1.48 2019/05/18 13:32:12 maxv Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998, 2007, 2008, 2017 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Charles M. Hannum, by Andrew Doran and by Maxime Villard.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Copyright (c) 2001 Wasabi Systems, Inc.</i></td></tr>
<tr><th id="34">34</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * Written by Frank van der Linden for Wasabi Systems, Inc.</i></td></tr>
<tr><th id="37">37</th><td><i> *</i></td></tr>
<tr><th id="38">38</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="39">39</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="40">40</th><td><i> * are met:</i></td></tr>
<tr><th id="41">41</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="42">42</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="43">43</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="44">44</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="45">45</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="46">46</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="47">47</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="48">48</th><td><i> *      This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="49">49</th><td><i> *      Wasabi Systems, Inc.</i></td></tr>
<tr><th id="50">50</th><td><i> * 4. The name of Wasabi Systems, Inc. may not be used to endorse</i></td></tr>
<tr><th id="51">51</th><td><i> *    or promote products derived from this software without specific prior</i></td></tr>
<tr><th id="52">52</th><td><i> *    written permission.</i></td></tr>
<tr><th id="53">53</th><td><i> *</i></td></tr>
<tr><th id="54">54</th><td><i> * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND</i></td></tr>
<tr><th id="55">55</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="56">56</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="57">57</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</i></td></tr>
<tr><th id="58">58</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="59">59</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="60">60</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="61">61</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="62">62</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="63">63</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="64">64</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../include/asm.h.html">&lt;machine/asm.h&gt;</a></u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/opt_xen.h.html">"opt_xen.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/opt_dtrace.h.html">"opt_dtrace.h"</a></u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ALIGN_TEXT" data-ref="_M/ALIGN_TEXT">ALIGN_TEXT</dfn>	<span class='error' title="expected identifier or &apos;(&apos;">.</span>align 16,0x90</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../include/frameasm.h.html">&lt;machine/frameasm.h&gt;</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../include/segments.h.html">&lt;machine/segments.h&gt;</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../include/trap.h.html">&lt;machine/trap.h&gt;</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../include/specialreg.h.html">&lt;machine/specialreg.h&gt;</a></u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html">"assym.h"</a></u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * Trap and fault vector routines</i></td></tr>
<tr><th id="83">83</th><td><i> *</i></td></tr>
<tr><th id="84">84</th><td><i> * On exit from the kernel to user mode, we always need to check for ASTs.  In</i></td></tr>
<tr><th id="85">85</th><td><i> * addition, we need to do this atomically; otherwise an interrupt may occur</i></td></tr>
<tr><th id="86">86</th><td><i> * which causes an AST, but it won't get processed until the next kernel entry</i></td></tr>
<tr><th id="87">87</th><td><i> * (possibly the next clock tick).  Thus, we disable interrupt before checking,</i></td></tr>
<tr><th id="88">88</th><td><i> * and only enable them again on the final `iret' or before calling the AST</i></td></tr>
<tr><th id="89">89</th><td><i> * handler.</i></td></tr>
<tr><th id="90">90</th><td><i> */</i></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#<span data-ppcond="92">ifdef</span>	<span class="macro" data-ref="_M/XENPV">XENPV</span></u></td></tr>
<tr><th id="93">93</th><td><u>#define	PRE_TRAP	movq (%rsp),%rcx ; movq 8(%rsp),%r11 ; addq $0x10,%rsp</u></td></tr>
<tr><th id="94">94</th><td><u>#<span data-ppcond="92">else</span></u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PRE_TRAP" data-ref="_M/PRE_TRAP">PRE_TRAP</dfn></u></td></tr>
<tr><th id="96">96</th><td><u>#<span data-ppcond="92">endif</span></u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/TRAPENTRY" data-ref="_M/TRAPENTRY">TRAPENTRY</dfn>			\</u></td></tr>
<tr><th id="99">99</th><td><u>	INTRENTRY			; \</u></td></tr>
<tr><th id="100">100</th><td><u>	<span class='error' title="unknown type name &apos;jmp&apos;">jmp</span>	<span class='error' title="expected identifier or &apos;(&apos;">.</span>Lalltraps_noentry</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/TRAP_NJ" data-ref="_M/TRAP_NJ">TRAP_NJ</dfn>(a)	PRE_TRAP ; <span class='error' title="unknown type name &apos;pushq&apos;">pushq</span> <span class='error' title="expected identifier or &apos;(&apos;">$</span>(a)</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/ZTRAP_NJ" data-ref="_M/ZTRAP_NJ">ZTRAP_NJ</dfn>(a)	PRE_TRAP ; <span class='error' title="unknown type name &apos;pushq&apos;">pushq</span> <span class='error' title="expected identifier or &apos;(&apos;">$</span>0 ; <span class='error' title="unknown type name &apos;pushq&apos;">pushq</span> <span class='error' title="expected identifier or &apos;(&apos;">$</span>(a)</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/TRAP" data-ref="_M/TRAP">TRAP</dfn>(a)		TRAP_NJ(a) ; TRAPENTRY</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/ZTRAP" data-ref="_M/ZTRAP">ZTRAP</dfn>(a)	ZTRAP_NJ(a) ; TRAPENTRY</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>	.text</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/*</i></td></tr>
<tr><th id="110">110</th><td><i> * ASM macro, used to leave the IST3 stack and to put ourselves on a non-IST</i></td></tr>
<tr><th id="111">111</th><td><i> * stack. Only RDX, RCX and RAX are allowed to be used.</i></td></tr>
<tr><th id="112">112</th><td><i> *</i></td></tr>
<tr><th id="113">113</th><td><i> *                            +------------------------------+</i></td></tr>
<tr><th id="114">114</th><td><i> * The iret frame we copy is: | rip | cs | rflags | rsp | ss |</i></td></tr>
<tr><th id="115">115</th><td><i> *                            +------------------------------+</i></td></tr>
<tr><th id="116">116</th><td><i> */</i></td></tr>
<tr><th id="117">117</th><td>.macro	IST3_LEAVE	is_user</td></tr>
<tr><th id="118">118</th><td>	.<b>if</b>	\is_user</td></tr>
<tr><th id="119">119</th><td>		movq	<a class="macro" href="../include/asm.h.html#93" title="%gs:464" data-ref="_M/CPUVAR">CPUVAR</a>(CURLWP),%rax</td></tr>
<tr><th id="120">120</th><td>		movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#17" title="48" data-ref="_M/L_PCB">L_PCB</a>(%rax),%rax</td></tr>
<tr><th id="121">121</th><td>		movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#44" title="8" data-ref="_M/PCB_RSP0">PCB_RSP0</a>(%rax),%rax</td></tr>
<tr><th id="122">122</th><td>	.<b>else</b></td></tr>
<tr><th id="123">123</th><td>		movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#75" title="224" data-ref="_M/TF_RSP">TF_RSP</a>(%rsp),%rax</td></tr>
<tr><th id="124">124</th><td>		andq	$(~<var>0xF</var>),%rax</td></tr>
<tr><th id="125">125</th><td>	.endif</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>	subq	$(<var>5</var>*<var>8</var>),%rax</td></tr>
<tr><th id="128">128</th><td>	movq	%rax,<a class="macro" href="../include/asm.h.html#93" title="%gs:520" data-ref="_M/CPUVAR">CPUVAR</a>(SCRATCH)</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>	<i>/* Copy the iret frame. */</i></td></tr>
<tr><th id="131">131</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#76" title="232" data-ref="_M/TF_SS">TF_SS</a>(%rsp),%rcx</td></tr>
<tr><th id="132">132</th><td>	movq	%rcx,(<var>4</var>*<var>8</var>)(%rax)</td></tr>
<tr><th id="133">133</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#75" title="224" data-ref="_M/TF_RSP">TF_RSP</a>(%rsp),%rcx</td></tr>
<tr><th id="134">134</th><td>	movq	%rcx,(<var>3</var>*<var>8</var>)(%rax)</td></tr>
<tr><th id="135">135</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#74" title="216" data-ref="_M/TF_RFLAGS">TF_RFLAGS</a>(%rsp),%rcx</td></tr>
<tr><th id="136">136</th><td>	movq	%rcx,(<var>2</var>*<var>8</var>)(%rax)</td></tr>
<tr><th id="137">137</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#73" title="208" data-ref="_M/TF_CS">TF_CS</a>(%rsp),%rcx</td></tr>
<tr><th id="138">138</th><td>	movq	%rcx,(<var>1</var>*<var>8</var>)(%rax)</td></tr>
<tr><th id="139">139</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#72" title="200" data-ref="_M/TF_RIP">TF_RIP</a>(%rsp),%rcx</td></tr>
<tr><th id="140">140</th><td>	movq	%rcx,(<var>0</var>*<var>8</var>)(%rax)</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>	<i>/* Restore. */</i></td></tr>
<tr><th id="143">143</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#53" title="16" data-ref="_M/TF_RDX">TF_RDX</a>(%rsp),%rdx</td></tr>
<tr><th id="144">144</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#54" title="80" data-ref="_M/TF_RCX">TF_RCX</a>(%rsp),%rcx</td></tr>
<tr><th id="145">145</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#65" title="144" data-ref="_M/TF_RAX">TF_RAX</a>(%rsp),%rax</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>	<i>/* Zero out the stack we used, RDX+RCX+RAX+IRET. */</i></td></tr>
<tr><th id="148">148</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#53" title="16" data-ref="_M/TF_RDX">TF_RDX</a>(%rsp)</td></tr>
<tr><th id="149">149</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#54" title="80" data-ref="_M/TF_RCX">TF_RCX</a>(%rsp)</td></tr>
<tr><th id="150">150</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#65" title="144" data-ref="_M/TF_RAX">TF_RAX</a>(%rsp)</td></tr>
<tr><th id="151">151</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#72" title="200" data-ref="_M/TF_RIP">TF_RIP</a>(%rsp)</td></tr>
<tr><th id="152">152</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#73" title="208" data-ref="_M/TF_CS">TF_CS</a>(%rsp)</td></tr>
<tr><th id="153">153</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#74" title="216" data-ref="_M/TF_RFLAGS">TF_RFLAGS</a>(%rsp)</td></tr>
<tr><th id="154">154</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#75" title="224" data-ref="_M/TF_RSP">TF_RSP</a>(%rsp)</td></tr>
<tr><th id="155">155</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#76" title="232" data-ref="_M/TF_SS">TF_SS</a>(%rsp)</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>	movq	<a class="macro" href="../include/asm.h.html#93" title="%gs:520" data-ref="_M/CPUVAR">CPUVAR</a>(SCRATCH),%rsp</td></tr>
<tr><th id="158">158</th><td>.endm</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>	<a class="macro" href="../include/frameasm.h.html#140" title=".pushsection .text.user, &quot;ax&quot;" data-ref="_M/TEXT_USER_BEGIN">TEXT_USER_BEGIN</a></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap00; .type Xtrap00,@function; Xtrap00:" data-ref="_M/IDTVEC">IDTVEC</a>(trap00)</td></tr>
<tr><th id="163">163</th><td>	<a class="macro" href="#105" title=" ; pushq $0 ; pushq $(8) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/ZTRAP">ZTRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#50" title="8" data-ref="_M/T_DIVIDE">T_DIVIDE</a>)</td></tr>
<tr><th id="164">164</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap00, . - Xtrap00" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap00)</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/*</i></td></tr>
<tr><th id="167">167</th><td><i> * Handle the SS shadow, CVE-2018-8897.</i></td></tr>
<tr><th id="168">168</th><td><i> *</i></td></tr>
<tr><th id="169">169</th><td><i> * We are running on the IST3 stack. If we are under an SS shadow, ignore</i></td></tr>
<tr><th id="170">170</th><td><i> * the exception and return immediately. Otherwise, copy the iret frame</i></td></tr>
<tr><th id="171">171</th><td><i> * onto the non-IST stack, and ZTRAP on it as usual.</i></td></tr>
<tr><th id="172">172</th><td><i> *</i></td></tr>
<tr><th id="173">173</th><td><i> * IST3 is used temporarily, and is mapped in userland by SVS. It contains</i></td></tr>
<tr><th id="174">174</th><td><i> * a few secrets, the values of the CPU context. These secrets are zeroed</i></td></tr>
<tr><th id="175">175</th><td><i> * out when we leave.</i></td></tr>
<tr><th id="176">176</th><td><i> *</i></td></tr>
<tr><th id="177">177</th><td><i> * When we ignore an SS shadow, we can't zero out the iret frame. It is</i></td></tr>
<tr><th id="178">178</th><td><i> * not a problem, because in this particular case, the frame is known not</i></td></tr>
<tr><th id="179">179</th><td><i> * to contain secrets.</i></td></tr>
<tr><th id="180">180</th><td><i> */</i></td></tr>
<tr><th id="181">181</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap01; .type Xtrap01,@function; Xtrap01:" data-ref="_M/IDTVEC">IDTVEC</a>(trap01)</td></tr>
<tr><th id="182">182</th><td><u>#<span data-ppcond="182">ifndef</span> <span class="macro" data-ref="_M/XENPV">XENPV</span></u></td></tr>
<tr><th id="183">183</th><td>	<span class='error' title="unknown type name &apos;subq&apos;">subq</span>	<span class='error' title="expected identifier or &apos;(&apos;">$</span>(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#77" title="184" data-ref="_M/TF_REGSIZE">TF_REGSIZE</a>+<var>16</var>),%rsp</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>	<i>/* We clobber only RDX, RCX and RAX. */</i></td></tr>
<tr><th id="186">186</th><td>	movq	%rdx,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#53" title="16" data-ref="_M/TF_RDX">TF_RDX</a>(%rsp)</td></tr>
<tr><th id="187">187</th><td>	movq	%rcx,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#54" title="80" data-ref="_M/TF_RCX">TF_RCX</a>(%rsp)</td></tr>
<tr><th id="188">188</th><td>	movq	%rax,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#65" title="144" data-ref="_M/TF_RAX">TF_RAX</a>(%rsp)</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>	testb	$<a class="macro" href="../include/segments.h.html#105" title="3" data-ref="_M/SEL_UPL">SEL_UPL</a>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#73" title="208" data-ref="_M/TF_CS">TF_CS</a>(%rsp)</td></tr>
<tr><th id="191">191</th><td>	jnz	.Luser_dbentry</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>	movl	$<a class="macro" href="../../x86/include/specialreg.h.html#974" title="0xc0000101" data-ref="_M/MSR_GSBASE">MSR_GSBASE</a>,%ecx</td></tr>
<tr><th id="194">194</th><td>	rdmsr</td></tr>
<tr><th id="195">195</th><td>	cmpl	$<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#192" title="4294934528" data-ref="_M/VM_SPACE_SEP_HIGH32">VM_SPACE_SEP_HIGH32</a>,%edx</td></tr>
<tr><th id="196">196</th><td>	jae	.Lkern_dbentry</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>	<i>/* SS shadow, ignore the exception. */</i></td></tr>
<tr><th id="199">199</th><td>	xorq	%rax,%rax</td></tr>
<tr><th id="200">200</th><td>	movq	%rax,%dr6</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>	<i>/* Restore and zero out. */</i></td></tr>
<tr><th id="203">203</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#53" title="16" data-ref="_M/TF_RDX">TF_RDX</a>(%rsp),%rdx</td></tr>
<tr><th id="204">204</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#54" title="80" data-ref="_M/TF_RCX">TF_RCX</a>(%rsp),%rcx</td></tr>
<tr><th id="205">205</th><td>	movq	<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#65" title="144" data-ref="_M/TF_RAX">TF_RAX</a>(%rsp),%rax</td></tr>
<tr><th id="206">206</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#53" title="16" data-ref="_M/TF_RDX">TF_RDX</a>(%rsp)</td></tr>
<tr><th id="207">207</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#54" title="80" data-ref="_M/TF_RCX">TF_RCX</a>(%rsp)</td></tr>
<tr><th id="208">208</th><td>	movq	$<var>0</var>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#65" title="144" data-ref="_M/TF_RAX">TF_RAX</a>(%rsp)</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>	addq	$(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#77" title="184" data-ref="_M/TF_REGSIZE">TF_REGSIZE</a>+<var>16</var>),%rsp</td></tr>
<tr><th id="211">211</th><td>	iretq</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>.Lkern_dbentry:</td></tr>
<tr><th id="214">214</th><td>	IST3_LEAVE	<var>0</var></td></tr>
<tr><th id="215">215</th><td>	<a class="macro" href="#105" title=" ; pushq $0 ; pushq $(5) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/ZTRAP">ZTRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#47" title="5" data-ref="_M/T_TRCTRAP">T_TRCTRAP</a>)</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>.Luser_dbentry:</td></tr>
<tr><th id="218">218</th><td>	swapgs</td></tr>
<tr><th id="219">219</th><td>	<a class="macro" href="../include/frameasm.h.html#171" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 7 ; .byte 23 ; .quad 123b ; .popsection ; .byte 0xEB, (23-2) ; .fill (23-2),1,0xCC" data-ref="_M/SVS_ENTER_ALTSTACK">SVS_ENTER_ALTSTACK</a></td></tr>
<tr><th id="220">220</th><td>	IST3_LEAVE	<var>1</var></td></tr>
<tr><th id="221">221</th><td>	<a class="macro" href="#103" title=" ; pushq $0 ; pushq $(5)" data-ref="_M/ZTRAP_NJ">ZTRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#47" title="5" data-ref="_M/T_TRCTRAP">T_TRCTRAP</a>)</td></tr>
<tr><th id="222">222</th><td>	subq	$<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#77" title="184" data-ref="_M/TF_REGSIZE">TF_REGSIZE</a>,%rsp</td></tr>
<tr><th id="223">223</th><td>	<a class="macro" href="../include/frameasm.h.html#106" title="movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp)" data-ref="_M/INTR_SAVE_GPRS">INTR_SAVE_GPRS</a></td></tr>
<tr><th id="224">224</th><td>	cld</td></tr>
<tr><th id="225">225</th><td>	<a class="macro" href="../include/frameasm.h.html#61" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ;" data-ref="_M/SMAP_ENABLE">SMAP_ENABLE</a></td></tr>
<tr><th id="226">226</th><td>	<a class="macro" href="../include/frameasm.h.html#74" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC" data-ref="_M/IBRS_ENTER">IBRS_ENTER</a></td></tr>
<tr><th id="227">227</th><td>	movw	%gs,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#66" title="152" data-ref="_M/TF_GS">TF_GS</a>(%rsp)</td></tr>
<tr><th id="228">228</th><td>	movw	%fs,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#67" title="160" data-ref="_M/TF_FS">TF_FS</a>(%rsp)</td></tr>
<tr><th id="229">229</th><td>	movw	%es,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#68" title="168" data-ref="_M/TF_ES">TF_ES</a>(%rsp)</td></tr>
<tr><th id="230">230</th><td>	movw	%ds,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#69" title="176" data-ref="_M/TF_DS">TF_DS</a>(%rsp)</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>	jmp	.Lalltraps_noentry</td></tr>
<tr><th id="233">233</th><td><u>#<span data-ppcond="182">else</span></u></td></tr>
<tr><th id="234">234</th><td>	ZTRAP(T_TRCTRAP)</td></tr>
<tr><th id="235">235</th><td><u>#<span data-ppcond="182">endif</span></u></td></tr>
<tr><th id="236">236</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap01, . - Xtrap01" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap01)</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/*</i></td></tr>
<tr><th id="239">239</th><td><i> * Non Maskable Interrupts are a special case: they can be triggered even</i></td></tr>
<tr><th id="240">240</th><td><i> * with interrupts disabled, and once triggered they block further NMIs</i></td></tr>
<tr><th id="241">241</th><td><i> * until an 'iret' instruction is executed.</i></td></tr>
<tr><th id="242">242</th><td><i> *</i></td></tr>
<tr><th id="243">243</th><td><i> * Therefore we don't enable interrupts, because the CPU could switch to</i></td></tr>
<tr><th id="244">244</th><td><i> * another LWP, call 'iret' and unintentionally leave the NMI mode.</i></td></tr>
<tr><th id="245">245</th><td><i> *</i></td></tr>
<tr><th id="246">246</th><td><i> * We need to be careful about %gs too, because it is possible that we were</i></td></tr>
<tr><th id="247">247</th><td><i> * running in kernel mode with a userland %gs.</i></td></tr>
<tr><th id="248">248</th><td><i> */</i></td></tr>
<tr><th id="249">249</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap02; .type Xtrap02,@function; Xtrap02:" data-ref="_M/IDTVEC">IDTVEC</a>(trap02)</td></tr>
<tr><th id="250">250</th><td><u>#<span data-ppcond="250">if</span> defined(<span class="macro" data-ref="_M/XENPV">XENPV</span>)</u></td></tr>
<tr><th id="251">251</th><td>	ZTRAP(T_NMI)</td></tr>
<tr><th id="252">252</th><td><u>#<span data-ppcond="250">else</span></u></td></tr>
<tr><th id="253">253</th><td>	<a class="macro" href="#103" title=" ; pushq $0 ; pushq $(9)" data-ref="_M/ZTRAP_NJ">ZTRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#51" title="9" data-ref="_M/T_NMI">T_NMI</a>)</td></tr>
<tr><th id="254">254</th><td>	subq	$<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#77" title="184" data-ref="_M/TF_REGSIZE">TF_REGSIZE</a>,%rsp</td></tr>
<tr><th id="255">255</th><td>	<a class="macro" href="../include/frameasm.h.html#106" title="movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp)" data-ref="_M/INTR_SAVE_GPRS">INTR_SAVE_GPRS</a></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>	testb	$<a class="macro" href="../include/segments.h.html#105" title="3" data-ref="_M/SEL_UPL">SEL_UPL</a>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#73" title="208" data-ref="_M/TF_CS">TF_CS</a>(%rsp)</td></tr>
<tr><th id="258">258</th><td>	jz	<var>1f</var></td></tr>
<tr><th id="259">259</th><td>	<a class="macro" href="../include/frameasm.h.html#74" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC" data-ref="_M/IBRS_ENTER">IBRS_ENTER</a></td></tr>
<tr><th id="260">260</th><td><var>1</var>:</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>	cld</td></tr>
<tr><th id="263">263</th><td>	<a class="macro" href="../include/frameasm.h.html#61" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ;" data-ref="_M/SMAP_ENABLE">SMAP_ENABLE</a></td></tr>
<tr><th id="264">264</th><td>	<span class='error' title="unknown type name &apos;movw&apos;">movw</span>	<span class='error' title="expected identifier or &apos;(&apos;">%</span>gs,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#66" title="152" data-ref="_M/TF_GS">TF_GS</a>(%rsp)</td></tr>
<tr><th id="265">265</th><td>	movw	%fs,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#67" title="160" data-ref="_M/TF_FS">TF_FS</a>(%rsp)</td></tr>
<tr><th id="266">266</th><td>	movw	%es,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#68" title="168" data-ref="_M/TF_ES">TF_ES</a>(%rsp)</td></tr>
<tr><th id="267">267</th><td>	movw	%ds,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#69" title="176" data-ref="_M/TF_DS">TF_DS</a>(%rsp)</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>	<a class="macro" href="../include/frameasm.h.html#187" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 11 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC" data-ref="_M/SVS_ENTER_NMI">SVS_ENTER_NMI</a></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>	movl	$<a class="macro" href="../../x86/include/specialreg.h.html#974" title="0xc0000101" data-ref="_M/MSR_GSBASE">MSR_GSBASE</a>,%ecx</td></tr>
<tr><th id="272">272</th><td>	rdmsr</td></tr>
<tr><th id="273">273</th><td>	cmpl	$<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#192" title="4294934528" data-ref="_M/VM_SPACE_SEP_HIGH32">VM_SPACE_SEP_HIGH32</a>,%edx</td></tr>
<tr><th id="274">274</th><td>	jae	.Lnoswapgs</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>	swapgs</td></tr>
<tr><th id="277">277</th><td>	movq	%rsp,%rdi</td></tr>
<tr><th id="278">278</th><td>	incq	<a class="macro" href="../include/asm.h.html#93" title="%gs:280" data-ref="_M/CPUVAR">CPUVAR</a>(NTRAP)</td></tr>
<tr><th id="279">279</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="nmitrap" data-ref="_M/_C_LABEL">_C_LABEL</a>(nmitrap)</td></tr>
<tr><th id="280">280</th><td>	swapgs</td></tr>
<tr><th id="281">281</th><td>	jmp	.Lnmileave</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>.Lnoswapgs:</td></tr>
<tr><th id="284">284</th><td>	movq	%rsp,%rdi</td></tr>
<tr><th id="285">285</th><td>	incq	<a class="macro" href="../include/asm.h.html#93" title="%gs:280" data-ref="_M/CPUVAR">CPUVAR</a>(NTRAP)</td></tr>
<tr><th id="286">286</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="nmitrap" data-ref="_M/_C_LABEL">_C_LABEL</a>(nmitrap)</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>.Lnmileave:</td></tr>
<tr><th id="289">289</th><td>	testb	$<a class="macro" href="../include/segments.h.html#105" title="3" data-ref="_M/SEL_UPL">SEL_UPL</a>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#73" title="208" data-ref="_M/TF_CS">TF_CS</a>(%rsp)</td></tr>
<tr><th id="290">290</th><td>	jz	<var>1f</var></td></tr>
<tr><th id="291">291</th><td>	<a class="macro" href="../include/frameasm.h.html#94" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 13 ; .byte 10 ; .quad 123b ; .popsection ; .byte 0xEB, (10-2) ; .fill (10-2),1,0xCC" data-ref="_M/MDS_LEAVE">MDS_LEAVE</a></td></tr>
<tr><th id="292">292</th><td>	<a class="macro" href="../include/frameasm.h.html#82" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 10 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC" data-ref="_M/IBRS_LEAVE">IBRS_LEAVE</a></td></tr>
<tr><th id="293">293</th><td><var>1</var>:</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>	<a class="macro" href="../include/frameasm.h.html#195" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 12 ; .byte 11 ; .quad 123b ; .popsection ; .byte 0xEB, (11-2) ; .fill (11-2),1,0xCC" data-ref="_M/SVS_LEAVE_NMI">SVS_LEAVE_NMI</a></td></tr>
<tr><th id="296">296</th><td>	<a class="macro" href="../include/frameasm.h.html#123" title="movq 0(%rsp),%rdi ; movq 8(%rsp),%rsi ; movq 16(%rsp),%rdx ; movq 80(%rsp),%rcx ; movq 32(%rsp),%r8 ; movq 40(%rsp),%r9 ; movq 24(%rsp),%r10 ; movq 88(%rsp),%r11 ; movq 96(%rsp),%r12 ; movq 104(%rsp),%r13 ; movq 112(%rsp),%r14 ; movq 120(%rsp),%r15 ; movq 128(%rsp),%rbp ; movq 136(%rsp),%rbx ; movq 144(%rsp),%rax" data-ref="_M/INTR_RESTORE_GPRS">INTR_RESTORE_GPRS</a></td></tr>
<tr><th id="297">297</th><td>	addq	$<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#77" title="184" data-ref="_M/TF_REGSIZE">TF_REGSIZE</a>+<var>16</var>,%rsp</td></tr>
<tr><th id="298">298</th><td>	iretq</td></tr>
<tr><th id="299">299</th><td><u>#<span data-ppcond="250">endif</span></u></td></tr>
<tr><th id="300">300</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap02, . - Xtrap02" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap02)</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap03; .type Xtrap03,@function; Xtrap03:" data-ref="_M/IDTVEC">IDTVEC</a>(trap03)</td></tr>
<tr><th id="303">303</th><td><u>#<span data-ppcond="303">ifndef</span> <a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/opt_dtrace.h.html#1" data-ref="_M/KDTRACE_HOOKS">KDTRACE_HOOKS</a></u></td></tr>
<tr><th id="304">304</th><td>	ZTRAP(T_BPTFLT)</td></tr>
<tr><th id="305">305</th><td><u>#<span data-ppcond="303">else</span></u></td></tr>
<tr><th id="306">306</th><td>	<a class="macro" href="#103" title=" ; pushq $0 ; pushq $(1)" data-ref="_M/ZTRAP_NJ">ZTRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#43" title="1" data-ref="_M/T_BPTFLT">T_BPTFLT</a>)</td></tr>
<tr><th id="307">307</th><td>	<a class="macro" href="../include/frameasm.h.html#208" title="subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98:" data-ref="_M/INTRENTRY">INTRENTRY</a></td></tr>
<tr><th id="308">308</th><td>	<a class="macro" href="../include/frameasm.h.html#36" title="sti" data-ref="_M/STI">STI</a>(si)</td></tr>
<tr><th id="309">309</th><td>	<i>/*</i></td></tr>
<tr><th id="310">310</th><td><i>	 * DTrace Function Boundary Trace (fbt) probes are triggered</i></td></tr>
<tr><th id="311">311</th><td><i>	 * by int3 (0xcc).</i></td></tr>
<tr><th id="312">312</th><td><i>	 */</i></td></tr>
<tr><th id="313">313</th><td>	<i>/* Check if there is no DTrace hook registered. */</i></td></tr>
<tr><th id="314">314</th><td>	cmpq	$<var>0</var>,dtrace_invop_jump_addr</td></tr>
<tr><th id="315">315</th><td>	je	calltrap</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>	<i>/*</i></td></tr>
<tr><th id="318">318</th><td><i>	 * Set our jump address for the jump back in the event that</i></td></tr>
<tr><th id="319">319</th><td><i>	 * the exception wasn't caused by DTrace at all.</i></td></tr>
<tr><th id="320">320</th><td><i>	 */</i></td></tr>
<tr><th id="321">321</th><td>	<i>/* XXX: This doesn't look right for SMP - unless it is a</i></td></tr>
<tr><th id="322">322</th><td><i>	 * constant - so why set it everytime. (dsl) */</i></td></tr>
<tr><th id="323">323</th><td>	movq	$calltrap, dtrace_invop_calltrap_addr(%rip)</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>	<i>/* Jump to the code hooked in by DTrace. */</i></td></tr>
<tr><th id="326">326</th><td>	movq	dtrace_invop_jump_addr, %rax</td></tr>
<tr><th id="327">327</th><td>	jmpq	*dtrace_invop_jump_addr</td></tr>
<tr><th id="328">328</th><td><u>#<span data-ppcond="303">endif</span></u></td></tr>
<tr><th id="329">329</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap03, . - Xtrap03" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap03)</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap04; .type Xtrap04,@function; Xtrap04:" data-ref="_M/IDTVEC">IDTVEC</a>(trap04)</td></tr>
<tr><th id="332">332</th><td>	<a class="macro" href="#105" title=" ; pushq $0 ; pushq $(10) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/ZTRAP">ZTRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#52" title="10" data-ref="_M/T_OFLOW">T_OFLOW</a>)</td></tr>
<tr><th id="333">333</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap04, . - Xtrap04" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap04)</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap05; .type Xtrap05,@function; Xtrap05:" data-ref="_M/IDTVEC">IDTVEC</a>(trap05)</td></tr>
<tr><th id="336">336</th><td>	<a class="macro" href="#105" title=" ; pushq $0 ; pushq $(11) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/ZTRAP">ZTRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#53" title="11" data-ref="_M/T_BOUND">T_BOUND</a>)</td></tr>
<tr><th id="337">337</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap05, . - Xtrap05" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap05)</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap06; .type Xtrap06,@function; Xtrap06:" data-ref="_M/IDTVEC">IDTVEC</a>(trap06)</td></tr>
<tr><th id="340">340</th><td>	<a class="macro" href="#105" title=" ; pushq $0 ; pushq $(0) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/ZTRAP">ZTRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#42" title="0" data-ref="_M/T_PRIVINFLT">T_PRIVINFLT</a>)</td></tr>
<tr><th id="341">341</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap06, . - Xtrap06" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap06)</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap07; .type Xtrap07,@function; Xtrap07:" data-ref="_M/IDTVEC">IDTVEC</a>(trap07)</td></tr>
<tr><th id="344">344</th><td>	<a class="macro" href="#103" title=" ; pushq $0 ; pushq $(12)" data-ref="_M/ZTRAP_NJ">ZTRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#54" title="12" data-ref="_M/T_DNA">T_DNA</a>)</td></tr>
<tr><th id="345">345</th><td>	<a class="macro" href="../include/frameasm.h.html#208" title="subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98:" data-ref="_M/INTRENTRY">INTRENTRY</a></td></tr>
<tr><th id="346">346</th><td><u>#<span data-ppcond="346">ifdef</span> <span class="macro" data-ref="_M/DIAGNOSTIC">DIAGNOSTIC</span></u></td></tr>
<tr><th id="347">347</th><td>	movl	<a class="macro" href="../include/asm.h.html#93" title="%gs:924" data-ref="_M/CPUVAR">CPUVAR</a>(ILEVEL),%ebx</td></tr>
<tr><th id="348">348</th><td><u>#<span data-ppcond="346">endif</span></u></td></tr>
<tr><th id="349">349</th><td>	movq	%rsp,%rdi</td></tr>
<tr><th id="350">350</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="fpudna" data-ref="_M/_C_LABEL">_C_LABEL</a>(fpudna)</td></tr>
<tr><th id="351">351</th><td>	jmp	.Lalltraps_checkusr</td></tr>
<tr><th id="352">352</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap07, . - Xtrap07" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap07)</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/*</i></td></tr>
<tr><th id="355">355</th><td><i> * Double faults execute on a particular stack, and we must not jump out</i></td></tr>
<tr><th id="356">356</th><td><i> * of it. So don't enable interrupts.</i></td></tr>
<tr><th id="357">357</th><td><i> */</i></td></tr>
<tr><th id="358">358</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap08; .type Xtrap08,@function; Xtrap08:" data-ref="_M/IDTVEC">IDTVEC</a>(trap08)</td></tr>
<tr><th id="359">359</th><td><u>#<span data-ppcond="359">if</span> defined(<span class="macro" data-ref="_M/XENPV">XENPV</span>)</u></td></tr>
<tr><th id="360">360</th><td>	TRAP(T_DOUBLEFLT)</td></tr>
<tr><th id="361">361</th><td><u>#<span data-ppcond="359">else</span></u></td></tr>
<tr><th id="362">362</th><td>	<a class="macro" href="#102" title=" ; pushq $(13)" data-ref="_M/TRAP_NJ">TRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#55" title="13" data-ref="_M/T_DOUBLEFLT">T_DOUBLEFLT</a>)</td></tr>
<tr><th id="363">363</th><td>	subq	$<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#77" title="184" data-ref="_M/TF_REGSIZE">TF_REGSIZE</a>,%rsp</td></tr>
<tr><th id="364">364</th><td>	<a class="macro" href="../include/frameasm.h.html#106" title="movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp)" data-ref="_M/INTR_SAVE_GPRS">INTR_SAVE_GPRS</a></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>	testb	$<a class="macro" href="../include/segments.h.html#105" title="3" data-ref="_M/SEL_UPL">SEL_UPL</a>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#73" title="208" data-ref="_M/TF_CS">TF_CS</a>(%rsp)</td></tr>
<tr><th id="367">367</th><td>	jz	<var>1f</var></td></tr>
<tr><th id="368">368</th><td>	<a class="macro" href="../include/frameasm.h.html#74" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC" data-ref="_M/IBRS_ENTER">IBRS_ENTER</a></td></tr>
<tr><th id="369">369</th><td>	swapgs</td></tr>
<tr><th id="370">370</th><td><var>1</var>:</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>	<a class="macro" href="../include/frameasm.h.html#171" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 7 ; .byte 23 ; .quad 123b ; .popsection ; .byte 0xEB, (23-2) ; .fill (23-2),1,0xCC" data-ref="_M/SVS_ENTER_ALTSTACK">SVS_ENTER_ALTSTACK</a></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>	cld</td></tr>
<tr><th id="375">375</th><td>	<a class="macro" href="../include/frameasm.h.html#61" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ;" data-ref="_M/SMAP_ENABLE">SMAP_ENABLE</a></td></tr>
<tr><th id="376">376</th><td>	<span class='error' title="unknown type name &apos;movw&apos;">movw</span>	<span class='error' title="expected identifier or &apos;(&apos;">%</span>gs,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#66" title="152" data-ref="_M/TF_GS">TF_GS</a>(%rsp)</td></tr>
<tr><th id="377">377</th><td>	movw	%fs,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#67" title="160" data-ref="_M/TF_FS">TF_FS</a>(%rsp)</td></tr>
<tr><th id="378">378</th><td>	movw	%es,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#68" title="168" data-ref="_M/TF_ES">TF_ES</a>(%rsp)</td></tr>
<tr><th id="379">379</th><td>	movw	%ds,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#69" title="176" data-ref="_M/TF_DS">TF_DS</a>(%rsp)</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>	movq	%rsp,%rdi</td></tr>
<tr><th id="382">382</th><td>	incq	<a class="macro" href="../include/asm.h.html#93" title="%gs:280" data-ref="_M/CPUVAR">CPUVAR</a>(NTRAP)</td></tr>
<tr><th id="383">383</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="doubletrap" data-ref="_M/_C_LABEL">_C_LABEL</a>(doubletrap)</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>	testb	$<a class="macro" href="../include/segments.h.html#105" title="3" data-ref="_M/SEL_UPL">SEL_UPL</a>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#73" title="208" data-ref="_M/TF_CS">TF_CS</a>(%rsp)</td></tr>
<tr><th id="386">386</th><td>	jz	<var>1f</var></td></tr>
<tr><th id="387">387</th><td>	<a class="macro" href="../include/frameasm.h.html#94" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 13 ; .byte 10 ; .quad 123b ; .popsection ; .byte 0xEB, (10-2) ; .fill (10-2),1,0xCC" data-ref="_M/MDS_LEAVE">MDS_LEAVE</a></td></tr>
<tr><th id="388">388</th><td>	<a class="macro" href="../include/frameasm.h.html#179" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 8 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC" data-ref="_M/SVS_LEAVE_ALTSTACK">SVS_LEAVE_ALTSTACK</a></td></tr>
<tr><th id="389">389</th><td>	<a class="macro" href="../include/frameasm.h.html#82" title="123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 10 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC" data-ref="_M/IBRS_LEAVE">IBRS_LEAVE</a></td></tr>
<tr><th id="390">390</th><td>	swapgs</td></tr>
<tr><th id="391">391</th><td><var>1</var>:</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	<a class="macro" href="../include/frameasm.h.html#123" title="movq 0(%rsp),%rdi ; movq 8(%rsp),%rsi ; movq 16(%rsp),%rdx ; movq 80(%rsp),%rcx ; movq 32(%rsp),%r8 ; movq 40(%rsp),%r9 ; movq 24(%rsp),%r10 ; movq 88(%rsp),%r11 ; movq 96(%rsp),%r12 ; movq 104(%rsp),%r13 ; movq 112(%rsp),%r14 ; movq 120(%rsp),%r15 ; movq 128(%rsp),%rbp ; movq 136(%rsp),%rbx ; movq 144(%rsp),%rax" data-ref="_M/INTR_RESTORE_GPRS">INTR_RESTORE_GPRS</a></td></tr>
<tr><th id="394">394</th><td>	addq	$<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#77" title="184" data-ref="_M/TF_REGSIZE">TF_REGSIZE</a>+<var>16</var>,%rsp</td></tr>
<tr><th id="395">395</th><td>	iretq</td></tr>
<tr><th id="396">396</th><td><u>#<span data-ppcond="359">endif</span></u></td></tr>
<tr><th id="397">397</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap08, . - Xtrap08" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap08)</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap09; .type Xtrap09,@function; Xtrap09:" data-ref="_M/IDTVEC">IDTVEC</a>(trap09)</td></tr>
<tr><th id="400">400</th><td>	<a class="macro" href="#105" title=" ; pushq $0 ; pushq $(14) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/ZTRAP">ZTRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#56" title="14" data-ref="_M/T_FPOPFLT">T_FPOPFLT</a>)</td></tr>
<tr><th id="401">401</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap09, . - Xtrap09" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap09)</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap10; .type Xtrap10,@function; Xtrap10:" data-ref="_M/IDTVEC">IDTVEC</a>(trap10)</td></tr>
<tr><th id="404">404</th><td>	<a class="macro" href="#104" title=" ; pushq $(15) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/TRAP">TRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#57" title="15" data-ref="_M/T_TSSFLT">T_TSSFLT</a>)</td></tr>
<tr><th id="405">405</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap10, . - Xtrap10" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap10)</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><u>#<span data-ppcond="407">ifdef</span> <span class="macro" data-ref="_M/XENPV">XENPV</span></u></td></tr>
<tr><th id="408">408</th><td><i>/*</i></td></tr>
<tr><th id="409">409</th><td><i> * I don't believe XEN generates in-kernel traps for the</i></td></tr>
<tr><th id="410">410</th><td><i> * equivalent of iret, if it does this code would be needed</i></td></tr>
<tr><th id="411">411</th><td><i> * in order to copy the user segment registers into the fault frame.</i></td></tr>
<tr><th id="412">412</th><td><i> */</i></td></tr>
<tr><th id="413">413</th><td><u>#define kernuser_reenter alltraps</u></td></tr>
<tr><th id="414">414</th><td><u>#<span data-ppcond="407">endif</span></u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap11; .type Xtrap11,@function; Xtrap11:" data-ref="_M/IDTVEC">IDTVEC</a>(trap11)		<i>/* #NP() Segment not present */</i></td></tr>
<tr><th id="417">417</th><td>	<a class="macro" href="#102" title=" ; pushq $(16)" data-ref="_M/TRAP_NJ">TRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#58" title="16" data-ref="_M/T_SEGNPFLT">T_SEGNPFLT</a>)</td></tr>
<tr><th id="418">418</th><td>	jmp	kernuser_reenter</td></tr>
<tr><th id="419">419</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap11, . - Xtrap11" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap11)</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap12; .type Xtrap12,@function; Xtrap12:" data-ref="_M/IDTVEC">IDTVEC</a>(trap12)		<i>/* #SS() Stack exception */</i></td></tr>
<tr><th id="422">422</th><td>	<a class="macro" href="#102" title=" ; pushq $(17)" data-ref="_M/TRAP_NJ">TRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#59" title="17" data-ref="_M/T_STKFLT">T_STKFLT</a>)</td></tr>
<tr><th id="423">423</th><td>	jmp	kernuser_reenter</td></tr>
<tr><th id="424">424</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap12, . - Xtrap12" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap12)</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap13; .type Xtrap13,@function; Xtrap13:" data-ref="_M/IDTVEC">IDTVEC</a>(trap13)		<i>/* #GP() General protection */</i></td></tr>
<tr><th id="427">427</th><td>	<a class="macro" href="#102" title=" ; pushq $(4)" data-ref="_M/TRAP_NJ">TRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#46" title="4" data-ref="_M/T_PROTFLT">T_PROTFLT</a>)</td></tr>
<tr><th id="428">428</th><td>	jmp	kernuser_reenter</td></tr>
<tr><th id="429">429</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap13, . - Xtrap13" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap13)</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap14; .type Xtrap14,@function; Xtrap14:" data-ref="_M/IDTVEC">IDTVEC</a>(trap14)</td></tr>
<tr><th id="432">432</th><td>	<a class="macro" href="#104" title=" ; pushq $(6) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/TRAP">TRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#48" title="6" data-ref="_M/T_PAGEFLT">T_PAGEFLT</a>)</td></tr>
<tr><th id="433">433</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap14, . - Xtrap14" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap14)</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap15; .type Xtrap15,@function; Xtrap15:" data-ref="_M/IDTVEC">IDTVEC</a>(trap15)</td></tr>
<tr><th id="436">436</th><td>	<a class="macro" href="#103" title=" ; pushq $0 ; pushq $(3)" data-ref="_M/ZTRAP_NJ">ZTRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#45" title="3" data-ref="_M/T_ASTFLT">T_ASTFLT</a>)</td></tr>
<tr><th id="437">437</th><td>	<a class="macro" href="../include/frameasm.h.html#208" title="subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98:" data-ref="_M/INTRENTRY">INTRENTRY</a></td></tr>
<tr><th id="438">438</th><td><u>#<span data-ppcond="438">ifdef</span> <span class="macro" data-ref="_M/DIAGNOSTIC">DIAGNOSTIC</span></u></td></tr>
<tr><th id="439">439</th><td>	movl	<a class="macro" href="../include/asm.h.html#93" title="%gs:924" data-ref="_M/CPUVAR">CPUVAR</a>(ILEVEL),%ebx</td></tr>
<tr><th id="440">440</th><td><u>#<span data-ppcond="438">endif</span></u></td></tr>
<tr><th id="441">441</th><td>	jmp	.Lalltraps_checkusr</td></tr>
<tr><th id="442">442</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap15, . - Xtrap15" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap15)</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap16; .type Xtrap16,@function; Xtrap16:" data-ref="_M/IDTVEC">IDTVEC</a>(trap16)</td></tr>
<tr><th id="445">445</th><td>	<a class="macro" href="#103" title=" ; pushq $0 ; pushq $(2)" data-ref="_M/ZTRAP_NJ">ZTRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#44" title="2" data-ref="_M/T_ARITHTRAP">T_ARITHTRAP</a>)</td></tr>
<tr><th id="446">446</th><td>.Ldo_fputrap:</td></tr>
<tr><th id="447">447</th><td>	<a class="macro" href="../include/frameasm.h.html#208" title="subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98:" data-ref="_M/INTRENTRY">INTRENTRY</a></td></tr>
<tr><th id="448">448</th><td><u>#<span data-ppcond="448">ifdef</span> <span class="macro" data-ref="_M/DIAGNOSTIC">DIAGNOSTIC</span></u></td></tr>
<tr><th id="449">449</th><td>	movl	<a class="macro" href="../include/asm.h.html#93" title="%gs:924" data-ref="_M/CPUVAR">CPUVAR</a>(ILEVEL),%ebx</td></tr>
<tr><th id="450">450</th><td><u>#<span data-ppcond="448">endif</span></u></td></tr>
<tr><th id="451">451</th><td>	movq	%rsp,%rdi</td></tr>
<tr><th id="452">452</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="fputrap" data-ref="_M/_C_LABEL">_C_LABEL</a>(fputrap)</td></tr>
<tr><th id="453">453</th><td>	jmp	.Lalltraps_checkusr</td></tr>
<tr><th id="454">454</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap16, . - Xtrap16" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap16)</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap17; .type Xtrap17,@function; Xtrap17:" data-ref="_M/IDTVEC">IDTVEC</a>(trap17)</td></tr>
<tr><th id="457">457</th><td>	<a class="macro" href="#104" title=" ; pushq $(7) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/TRAP">TRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#49" title="7" data-ref="_M/T_ALIGNFLT">T_ALIGNFLT</a>)</td></tr>
<tr><th id="458">458</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap17, . - Xtrap17" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap17)</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap18; .type Xtrap18,@function; Xtrap18:" data-ref="_M/IDTVEC">IDTVEC</a>(trap18)</td></tr>
<tr><th id="461">461</th><td>	<a class="macro" href="#105" title=" ; pushq $0 ; pushq $(18) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/ZTRAP">ZTRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#60" title="18" data-ref="_M/T_MCA">T_MCA</a>)</td></tr>
<tr><th id="462">462</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap18, . - Xtrap18" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap18)</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap19; .type Xtrap19,@function; Xtrap19:" data-ref="_M/IDTVEC">IDTVEC</a>(trap19)</td></tr>
<tr><th id="465">465</th><td>	<a class="macro" href="#103" title=" ; pushq $0 ; pushq $(19)" data-ref="_M/ZTRAP_NJ">ZTRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#61" title="19" data-ref="_M/T_XMM">T_XMM</a>)</td></tr>
<tr><th id="466">466</th><td>	jmp	.Ldo_fputrap</td></tr>
<tr><th id="467">467</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap19, . - Xtrap19" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap19)</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap20; .type Xtrap20,@function; Xtrap20:" data-ref="_M/IDTVEC">IDTVEC</a>(trap20)</td></tr>
<tr><th id="470">470</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap21; .type Xtrap21,@function; Xtrap21:" data-ref="_M/IDTVEC">IDTVEC</a>(trap21)</td></tr>
<tr><th id="471">471</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap22; .type Xtrap22,@function; Xtrap22:" data-ref="_M/IDTVEC">IDTVEC</a>(trap22)</td></tr>
<tr><th id="472">472</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap23; .type Xtrap23,@function; Xtrap23:" data-ref="_M/IDTVEC">IDTVEC</a>(trap23)</td></tr>
<tr><th id="473">473</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap24; .type Xtrap24,@function; Xtrap24:" data-ref="_M/IDTVEC">IDTVEC</a>(trap24)</td></tr>
<tr><th id="474">474</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap25; .type Xtrap25,@function; Xtrap25:" data-ref="_M/IDTVEC">IDTVEC</a>(trap25)</td></tr>
<tr><th id="475">475</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap26; .type Xtrap26,@function; Xtrap26:" data-ref="_M/IDTVEC">IDTVEC</a>(trap26)</td></tr>
<tr><th id="476">476</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap27; .type Xtrap27,@function; Xtrap27:" data-ref="_M/IDTVEC">IDTVEC</a>(trap27)</td></tr>
<tr><th id="477">477</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap28; .type Xtrap28,@function; Xtrap28:" data-ref="_M/IDTVEC">IDTVEC</a>(trap28)</td></tr>
<tr><th id="478">478</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap29; .type Xtrap29,@function; Xtrap29:" data-ref="_M/IDTVEC">IDTVEC</a>(trap29)</td></tr>
<tr><th id="479">479</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap30; .type Xtrap30,@function; Xtrap30:" data-ref="_M/IDTVEC">IDTVEC</a>(trap30)</td></tr>
<tr><th id="480">480</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xtrap31; .type Xtrap31,@function; Xtrap31:" data-ref="_M/IDTVEC">IDTVEC</a>(trap31)</td></tr>
<tr><th id="481">481</th><td>	<i>/* 20 - 31 reserved for future exp */</i></td></tr>
<tr><th id="482">482</th><td>	<a class="macro" href="#105" title=" ; pushq $0 ; pushq $(20) ; subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98: ; jmp .Lalltraps_noentry" data-ref="_M/ZTRAP">ZTRAP</a>(<a class="macro" href="../../x86/include/trap.h.html#62" title="20" data-ref="_M/T_RESERVED">T_RESERVED</a>)</td></tr>
<tr><th id="483">483</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap20, . - Xtrap20" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap20)</td></tr>
<tr><th id="484">484</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap21, . - Xtrap21" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap21)</td></tr>
<tr><th id="485">485</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap22, . - Xtrap22" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap22)</td></tr>
<tr><th id="486">486</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap23, . - Xtrap23" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap23)</td></tr>
<tr><th id="487">487</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap24, . - Xtrap24" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap24)</td></tr>
<tr><th id="488">488</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap25, . - Xtrap25" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap25)</td></tr>
<tr><th id="489">489</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap26, . - Xtrap26" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap26)</td></tr>
<tr><th id="490">490</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap27, . - Xtrap27" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap27)</td></tr>
<tr><th id="491">491</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap28, . - Xtrap28" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap28)</td></tr>
<tr><th id="492">492</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap29, . - Xtrap29" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap29)</td></tr>
<tr><th id="493">493</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap30, . - Xtrap30" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap30)</td></tr>
<tr><th id="494">494</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xtrap31, . - Xtrap31" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(trap31)</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><a class="macro" href="../include/asm.h.html#80" title=".align 16,0x90; .globl Xintrspurious; .type Xintrspurious,@function; Xintrspurious:" data-ref="_M/IDTVEC">IDTVEC</a>(intrspurious)</td></tr>
<tr><th id="497">497</th><td>	<a class="macro" href="#103" title=" ; pushq $0 ; pushq $(3)" data-ref="_M/ZTRAP_NJ">ZTRAP_NJ</a>(<a class="macro" href="../../x86/include/trap.h.html#45" title="3" data-ref="_M/T_ASTFLT">T_ASTFLT</a>)</td></tr>
<tr><th id="498">498</th><td>	<a class="macro" href="../include/frameasm.h.html#208" title="subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98:" data-ref="_M/INTRENTRY">INTRENTRY</a></td></tr>
<tr><th id="499">499</th><td><u>#<span data-ppcond="499">ifdef</span> <span class="macro" data-ref="_M/DIAGNOSTIC">DIAGNOSTIC</span></u></td></tr>
<tr><th id="500">500</th><td>	movl	<a class="macro" href="../include/asm.h.html#93" title="%gs:924" data-ref="_M/CPUVAR">CPUVAR</a>(ILEVEL),%ebx</td></tr>
<tr><th id="501">501</th><td><u>#<span data-ppcond="499">endif</span></u></td></tr>
<tr><th id="502">502</th><td>	jmp	.Lalltraps_checkusr</td></tr>
<tr><th id="503">503</th><td><a class="macro" href="../include/asm.h.html#82" title=".size Xintrspurious, . - Xintrspurious" data-ref="_M/IDTVEC_END">IDTVEC_END</a>(intrspurious)</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#<span data-ppcond="505">ifndef</span> <span class="macro" data-ref="_M/kernuser_reenter">kernuser_reenter</span></u></td></tr>
<tr><th id="506">506</th><td><i>/*</i></td></tr>
<tr><th id="507">507</th><td><i> * We need to worry about traps in kernel mode while the kernel %gs isn't</i></td></tr>
<tr><th id="508">508</th><td><i> * loaded. When such traps happen, we have CPL=0 and %gs=userland, and we</i></td></tr>
<tr><th id="509">509</th><td><i> * must perform an additional swapgs to get %gs=kernel.</i></td></tr>
<tr><th id="510">510</th><td><i> */</i></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/TF_SMALL" data-ref="_M/TF_SMALL">TF_SMALL</dfn>(val, reg)		(val - TF_REGSIZE)(reg)</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/TF_SMALL_REGPUSHED" data-ref="_M/TF_SMALL_REGPUSHED">TF_SMALL_REGPUSHED</dfn>(val, reg)	(val - (TF_REGSIZE - 8))(reg)</u></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><i>/*</i></td></tr>
<tr><th id="516">516</th><td><i> * It is possible that we received a trap in kernel mode, but with the user</i></td></tr>
<tr><th id="517">517</th><td><i> * context loaded. There are five cases where this can happen:</i></td></tr>
<tr><th id="518">518</th><td><i> *</i></td></tr>
<tr><th id="519">519</th><td><i> *  o Execution of IRETQ.</i></td></tr>
<tr><th id="520">520</th><td><i> *  o Reload of ES.</i></td></tr>
<tr><th id="521">521</th><td><i> *  o Reload of DS.</i></td></tr>
<tr><th id="522">522</th><td><i> *  o Reload of FS.</i></td></tr>
<tr><th id="523">523</th><td><i> *  o Reload of GS.</i></td></tr>
<tr><th id="524">524</th><td><i> *</i></td></tr>
<tr><th id="525">525</th><td><i> * When this happens, the kernel is re-entered in kernel mode, but the</i></td></tr>
<tr><th id="526">526</th><td><i> * previous context is in kernel mode too.</i></td></tr>
<tr><th id="527">527</th><td><i> *</i></td></tr>
<tr><th id="528">528</th><td><i> * We have two iret frames in the stack. In the first one, we also pushed</i></td></tr>
<tr><th id="529">529</th><td><i> * 'trapno' and 'err'. The 'rsp' field points to the outer iret frame:</i></td></tr>
<tr><th id="530">530</th><td><i> *</i></td></tr>
<tr><th id="531">531</th><td><i> * +---------------------------------------------------+</i></td></tr>
<tr><th id="532">532</th><td><i> * | trapno | err | rip | cs=ring0 | rflags | rsp | ss |</i></td></tr>
<tr><th id="533">533</th><td><i> * +-------------------------------------------|-------+</i></td></tr>
<tr><th id="534">534</th><td><i> *                                             |</i></td></tr>
<tr><th id="535">535</th><td><i> *           +---------------------------------+</i></td></tr>
<tr><th id="536">536</th><td><i> *           |</i></td></tr>
<tr><th id="537">537</th><td><i> *           |    +------------------------------------+</i></td></tr>
<tr><th id="538">538</th><td><i> *           +--&gt; | rip | cs=ring3 | rflags | rsp | ss |</i></td></tr>
<tr><th id="539">539</th><td><i> *                +------------------------------------+</i></td></tr>
<tr><th id="540">540</th><td><i> *</i></td></tr>
<tr><th id="541">541</th><td><i> * We perform a three-step procedure:</i></td></tr>
<tr><th id="542">542</th><td><i> *</i></td></tr>
<tr><th id="543">543</th><td><i> *  o We update RSP to point to the outer frame. This outer frame is in the</i></td></tr>
<tr><th id="544">544</th><td><i> *    same stack as the current frame, and likely just after the current</i></td></tr>
<tr><th id="545">545</th><td><i> *    frame.</i></td></tr>
<tr><th id="546">546</th><td><i> *</i></td></tr>
<tr><th id="547">547</th><td><i> *  o We push, in this outer frame, the 'err' and 'trapno' fields of the</i></td></tr>
<tr><th id="548">548</th><td><i> *    CURRENT frame.</i></td></tr>
<tr><th id="549">549</th><td><i> *</i></td></tr>
<tr><th id="550">550</th><td><i> *  o We do a normal INTRENTRY. Now that RSP points to the outer frame,</i></td></tr>
<tr><th id="551">551</th><td><i> *    everything behaves as if we had received a trap from the outer frame,</i></td></tr>
<tr><th id="552">552</th><td><i> *    that is to say, from userland directly.</i></td></tr>
<tr><th id="553">553</th><td><i> *</i></td></tr>
<tr><th id="554">554</th><td><i> * Finally, we jump to 'calltrap' and handle the trap smoothly.</i></td></tr>
<tr><th id="555">555</th><td><i> *</i></td></tr>
<tr><th id="556">556</th><td><i> * Two notes regarding SVS:</i></td></tr>
<tr><th id="557">557</th><td><i> *</i></td></tr>
<tr><th id="558">558</th><td><i> *  o With SVS, we will receive the trap while the user page tables are</i></td></tr>
<tr><th id="559">559</th><td><i> *    loaded. That's not a problem, we don't touch anything unmapped here.</i></td></tr>
<tr><th id="560">560</th><td><i> *</i></td></tr>
<tr><th id="561">561</th><td><i> *  o With SVS, when the user page tables are loaded, the stack is really</i></td></tr>
<tr><th id="562">562</th><td><i> *    small, and can contain only one trapframe structure. Therefore, in</i></td></tr>
<tr><th id="563">563</th><td><i> *    intrfastexit, we must save the GPRs and pop their part of the stack</i></td></tr>
<tr><th id="564">564</th><td><i> *    right away. If we weren't doing that, and the reload of ES faulted for</i></td></tr>
<tr><th id="565">565</th><td><i> *    example, then the CPU would try to push an iret frame on the current</i></td></tr>
<tr><th id="566">566</th><td><i> *    stack (nested), and would double-fault because it touches the redzone</i></td></tr>
<tr><th id="567">567</th><td><i> *    below the stack (see the documentation in x86/x86/svs.c). By popping</i></td></tr>
<tr><th id="568">568</th><td><i> *    the GPR part of the stack, we leave enough stack for the CPU to push</i></td></tr>
<tr><th id="569">569</th><td><i> *    an iret frame, and for us to push one 8-byte register (%rdi) too.</i></td></tr>
<tr><th id="570">570</th><td><i> */</i></td></tr>
<tr><th id="571">571</th><td>	<a class="macro" href="../include/asm.h.html#68" title=".align 16" data-ref="_M/_ALIGN_TEXT">_ALIGN_TEXT</a></td></tr>
<tr><th id="572">572</th><td><a class="macro" href="../include/asm.h.html#110" title=".globl kernuser_reenter; kernuser_reenter:" data-ref="_M/LABEL">LABEL</a>(<span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><dfn class="decl def" id="kernuser_reenter" title='kernuser_reenter' data-ref="kernuser_reenter" data-ref-filename="kernuser_reenter">kernuser_reenter</dfn></span>)</td></tr>
<tr><th id="573">573</th><td>	<span class='error' title="unknown type name &apos;testb&apos;">testb</span>	<span class='error' title="expected identifier or &apos;(&apos;">$</span><a class="macro" href="../include/segments.h.html#105" title="3" data-ref="_M/SEL_UPL">SEL_UPL</a>,<a class="macro" href="#512" title="(208 - 184)(%rsp)" data-ref="_M/TF_SMALL">TF_SMALL</a>(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#73" title="208" data-ref="_M/TF_CS">TF_CS</a>, %rsp)</td></tr>
<tr><th id="574">574</th><td>	jz	.Lkernelmode</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>.Lnormal_entry:</td></tr>
<tr><th id="577">577</th><td>	<a class="macro" href="../include/frameasm.h.html#208" title="subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98:" data-ref="_M/INTRENTRY">INTRENTRY</a></td></tr>
<tr><th id="578">578</th><td>	sti</td></tr>
<tr><th id="579">579</th><td>	jmp	calltrap</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>.Lkernelmode:</td></tr>
<tr><th id="582">582</th><td>	<i>/* We will clobber %rdi */</i></td></tr>
<tr><th id="583">583</th><td>	pushq	%rdi</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>	<i>/* Case 1: fault on iretq? */</i></td></tr>
<tr><th id="586">586</th><td>	leaq	do_iret(%rip),%rdi</td></tr>
<tr><th id="587">587</th><td>	cmpq	%rdi,<a class="macro" href="#513" title="(200 - (184 - 8))(%rsp)" data-ref="_M/TF_SMALL_REGPUSHED">TF_SMALL_REGPUSHED</a>(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#72" title="200" data-ref="_M/TF_RIP">TF_RIP</a>, %rsp)</td></tr>
<tr><th id="588">588</th><td>	jne	<var>5f</var></td></tr>
<tr><th id="589">589</th><td>	movq	<a class="macro" href="#513" title="(224 - (184 - 8))(%rsp)" data-ref="_M/TF_SMALL_REGPUSHED">TF_SMALL_REGPUSHED</a>(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#75" title="224" data-ref="_M/TF_RSP">TF_RSP</a>, %rsp),%rdi	<i>/* get %rsp */</i></td></tr>
<tr><th id="590">590</th><td>	testb	$<a class="macro" href="../include/segments.h.html#105" title="3" data-ref="_M/SEL_UPL">SEL_UPL</a>,<var>8</var>(%rdi)	<i>/* check %cs of outer iret frame */</i></td></tr>
<tr><th id="591">591</th><td>	je	.Lnormal_entry		<i>/* jump if iret was to kernel  */</i></td></tr>
<tr><th id="592">592</th><td>	jmp	.Lkernelmode_but_user	<i>/* to user - must restore %gs */</i></td></tr>
<tr><th id="593">593</th><td><var>5</var>:</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>	<i>/* Case 2: move to %es? */</i></td></tr>
<tr><th id="596">596</th><td>	leaq	do_mov_es(%rip),%rdi</td></tr>
<tr><th id="597">597</th><td>	cmpq	%rdi,<a class="macro" href="#513" title="(200 - (184 - 8))(%rsp)" data-ref="_M/TF_SMALL_REGPUSHED">TF_SMALL_REGPUSHED</a>(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#72" title="200" data-ref="_M/TF_RIP">TF_RIP</a>, %rsp)</td></tr>
<tr><th id="598">598</th><td>	je	.Lkernelmode_but_user</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>	<i>/* Case 3: move to %ds? */</i></td></tr>
<tr><th id="601">601</th><td>	leaq	do_mov_ds(%rip),%rdi</td></tr>
<tr><th id="602">602</th><td>	cmpq	%rdi,<a class="macro" href="#513" title="(200 - (184 - 8))(%rsp)" data-ref="_M/TF_SMALL_REGPUSHED">TF_SMALL_REGPUSHED</a>(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#72" title="200" data-ref="_M/TF_RIP">TF_RIP</a>, %rsp)</td></tr>
<tr><th id="603">603</th><td>	je	.Lkernelmode_but_user</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>	<i>/* Case 4: move to %fs? */</i></td></tr>
<tr><th id="606">606</th><td>	leaq	do_mov_fs(%rip),%rdi</td></tr>
<tr><th id="607">607</th><td>	cmpq	%rdi,<a class="macro" href="#513" title="(200 - (184 - 8))(%rsp)" data-ref="_M/TF_SMALL_REGPUSHED">TF_SMALL_REGPUSHED</a>(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#72" title="200" data-ref="_M/TF_RIP">TF_RIP</a>, %rsp)</td></tr>
<tr><th id="608">608</th><td>	je	.Lkernelmode_but_user</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>	<i>/* Case 5: move to %gs? */</i></td></tr>
<tr><th id="611">611</th><td>	leaq	do_mov_gs(%rip),%rdi</td></tr>
<tr><th id="612">612</th><td>	cmpq	%rdi,<a class="macro" href="#513" title="(200 - (184 - 8))(%rsp)" data-ref="_M/TF_SMALL_REGPUSHED">TF_SMALL_REGPUSHED</a>(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#72" title="200" data-ref="_M/TF_RIP">TF_RIP</a>, %rsp)</td></tr>
<tr><th id="613">613</th><td>	je	.Lkernelmode_but_user</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>	<i>/* None of the above cases: normal kernel fault */</i></td></tr>
<tr><th id="616">616</th><td>	popq	%rdi</td></tr>
<tr><th id="617">617</th><td>	jmp	.Lnormal_entry</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>.Lkernelmode_but_user:</td></tr>
<tr><th id="620">620</th><td>	<i>/*</i></td></tr>
<tr><th id="621">621</th><td><i>	 * Here we have %rdi pushed on the stack, hence 8+.</i></td></tr>
<tr><th id="622">622</th><td><i>	 */</i></td></tr>
<tr><th id="623">623</th><td>	movq	%rsp,%rdi</td></tr>
<tr><th id="624">624</th><td>	movq	<a class="macro" href="#513" title="(224 - (184 - 8))(%rsp)" data-ref="_M/TF_SMALL_REGPUSHED">TF_SMALL_REGPUSHED</a>(<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#75" title="224" data-ref="_M/TF_RSP">TF_RSP</a>, %rsp),%rsp</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>	<i>/* Push tf_err and tf_trapno */</i></td></tr>
<tr><th id="627">627</th><td>	pushq	<var>8</var>+<var>8</var>(%rdi)	<i>/* 8+8(%rdi) = current TF_ERR */</i></td></tr>
<tr><th id="628">628</th><td>	pushq	<var>8</var>+<var>0</var>(%rdi)	<i>/* 8+0(%rdi) = current TF_TRAPNO */</i></td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>	<i>/* Restore %rdi */</i></td></tr>
<tr><th id="631">631</th><td>	movq	(%rdi),%rdi</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>	jmp	.Lnormal_entry</td></tr>
<tr><th id="634">634</th><td><a class="macro" href="../include/asm.h.html#111" title=".size kernuser_reenter, . - kernuser_reenter" data-ref="_M/END">END</a>(kernuser_reenter)</td></tr>
<tr><th id="635">635</th><td><u>#<span data-ppcond="505">endif</span></u></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>	<a class="macro" href="../include/frameasm.h.html#141" title=".popsection" data-ref="_M/TEXT_USER_END">TEXT_USER_END</a></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><i>/*</i></td></tr>
<tr><th id="640">640</th><td><i> * All traps go through here. Call the generic trap handler, and</i></td></tr>
<tr><th id="641">641</th><td><i> * check for ASTs afterwards.</i></td></tr>
<tr><th id="642">642</th><td><i> */</i></td></tr>
<tr><th id="643">643</th><td><a class="macro" href="../include/asm.h.html#106" title=".text; .align 16; .globl alltraps; .type alltraps,@function; alltraps:;" data-ref="_M/ENTRY">ENTRY</a>(<span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><dfn class="decl def" id="alltraps" title='alltraps' data-ref="alltraps" data-ref-filename="alltraps">alltraps</dfn></span>)</td></tr>
<tr><th id="644">644</th><td>	<a class="macro" href="../include/frameasm.h.html#208" title="subq $184,%rsp ; movq %rdi,0(%rsp) ; movq %rsi,8(%rsp) ; movq %rdx,16(%rsp) ; movq %rcx,80(%rsp) ; movq %r8,32(%rsp) ; movq %r9,40(%rsp) ; movq %r10,24(%rsp) ; movq %r11,88(%rsp) ; movq %r12,96(%rsp) ; movq %r13,104(%rsp) ; movq %r14,112(%rsp) ; movq %r15,120(%rsp) ; movq %rbp,128(%rsp) ; movq %rbx,136(%rsp) ; movq %rax,144(%rsp) ; cld ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 1 ; .byte 3 ; .quad 123b ; .popsection ; .byte 0x0F, 0x1F, 0x00 ; ; testb $3,208(%rsp) ; je 98f ; swapgs ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 9 ; .byte 12 ; .quad 123b ; .popsection ; .byte 0xEB, (12-2) ; .fill (12-2),1,0xCC ; 123: ; .pushsection .rodata.hotpatch, &quot;a&quot; ; .byte 5 ; .byte 22 ; .quad 123b ; .popsection ; .byte 0xEB, (22-2) ; .fill (22-2),1,0xCC ; movw %gs,152(%rsp) ; movw %fs,160(%rsp) ; movw %es,168(%rsp) ; movw %ds,176(%rsp) ; 98:" data-ref="_M/INTRENTRY">INTRENTRY</a></td></tr>
<tr><th id="645">645</th><td>.Lalltraps_noentry:</td></tr>
<tr><th id="646">646</th><td>	<a class="macro" href="../include/frameasm.h.html#36" title="sti" data-ref="_M/STI">STI</a>(si)</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>calltrap:</td></tr>
<tr><th id="649">649</th><td><u>#<span data-ppcond="649">ifdef</span> <span class="macro" data-ref="_M/DIAGNOSTIC">DIAGNOSTIC</span></u></td></tr>
<tr><th id="650">650</th><td>	movl	<a class="macro" href="../include/asm.h.html#93" title="%gs:924" data-ref="_M/CPUVAR">CPUVAR</a>(ILEVEL),%ebx</td></tr>
<tr><th id="651">651</th><td><u>#<span data-ppcond="649">endif</span></u></td></tr>
<tr><th id="652">652</th><td>	movq	%rsp,%rdi</td></tr>
<tr><th id="653">653</th><td>	incq	<a class="macro" href="../include/asm.h.html#93" title="%gs:280" data-ref="_M/CPUVAR">CPUVAR</a>(NTRAP)</td></tr>
<tr><th id="654">654</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="trap" data-ref="_M/_C_LABEL">_C_LABEL</a>(trap)</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>.Lalltraps_checkusr:</td></tr>
<tr><th id="657">657</th><td>	testb	$<a class="macro" href="../include/segments.h.html#106" title="3" data-ref="_M/SEL_RPL">SEL_RPL</a>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#73" title="208" data-ref="_M/TF_CS">TF_CS</a>(%rsp)</td></tr>
<tr><th id="658">658</th><td>	jz	<var>6f</var></td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>.Lalltraps_checkast:</td></tr>
<tr><th id="661">661</th><td>	movq	<a class="macro" href="../include/asm.h.html#93" title="%gs:464" data-ref="_M/CPUVAR">CPUVAR</a>(CURLWP),%r14</td></tr>
<tr><th id="662">662</th><td>	<i>/* Check for ASTs on exit to user mode. */</i></td></tr>
<tr><th id="663">663</th><td>	<a class="macro" href="../include/frameasm.h.html#35" title="cli" data-ref="_M/CLI">CLI</a>(si)</td></tr>
<tr><th id="664">664</th><td>	<a class="macro" href="../include/frameasm.h.html#246" title="cmpl $0, 84(%r14)" data-ref="_M/CHECK_ASTPENDING">CHECK_ASTPENDING</a>(%r14)</td></tr>
<tr><th id="665">665</th><td>	je	<var>3f</var></td></tr>
<tr><th id="666">666</th><td>	<a class="macro" href="../include/frameasm.h.html#247" title="movl $0, 84(%r14)" data-ref="_M/CLEAR_ASTPENDING">CLEAR_ASTPENDING</a>(%r14)</td></tr>
<tr><th id="667">667</th><td>	<a class="macro" href="../include/frameasm.h.html#36" title="sti" data-ref="_M/STI">STI</a>(si)</td></tr>
<tr><th id="668">668</th><td>	movl	$<a class="macro" href="../../x86/include/trap.h.html#45" title="3" data-ref="_M/T_ASTFLT">T_ASTFLT</a>,<a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/assym.h.html#70" title="184" data-ref="_M/TF_TRAPNO">TF_TRAPNO</a>(%rsp)</td></tr>
<tr><th id="669">669</th><td>	movq	%rsp,%rdi</td></tr>
<tr><th id="670">670</th><td>	incq	<a class="macro" href="../include/asm.h.html#93" title="%gs:280" data-ref="_M/CPUVAR">CPUVAR</a>(NTRAP)</td></tr>
<tr><th id="671">671</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="trap" data-ref="_M/_C_LABEL">_C_LABEL</a>(trap)</td></tr>
<tr><th id="672">672</th><td>	jmp	.Lalltraps_checkast	<i>/* re-check ASTs */</i></td></tr>
<tr><th id="673">673</th><td><var>3</var>:	<a class="macro" href="../include/frameasm.h.html#243" title="cmpl $0, %gs:504" data-ref="_M/CHECK_DEFERRED_SWITCH">CHECK_DEFERRED_SWITCH</a></td></tr>
<tr><th id="674">674</th><td>	jnz	<var>9f</var></td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><var>6</var>:</td></tr>
<tr><th id="677">677</th><td><u>#<span data-ppcond="677">ifdef</span> <span class="macro" data-ref="_M/DIAGNOSTIC">DIAGNOSTIC</span></u></td></tr>
<tr><th id="678">678</th><td>	cmpl	<a class="macro" href="../include/asm.h.html#93" title="%gs:924" data-ref="_M/CPUVAR">CPUVAR</a>(ILEVEL),%ebx</td></tr>
<tr><th id="679">679</th><td>	jne	.Lspl_error</td></tr>
<tr><th id="680">680</th><td><u>#<span data-ppcond="677">endif</span></u></td></tr>
<tr><th id="681">681</th><td>	<a class="macro" href="../include/frameasm.h.html#224" title="jmp intrfastexit" data-ref="_M/INTRFASTEXIT">INTRFASTEXIT</a></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><var>9</var>:	<a class="macro" href="../include/frameasm.h.html#36" title="sti" data-ref="_M/STI">STI</a>(si)</td></tr>
<tr><th id="684">684</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="do_pmap_load" data-ref="_M/_C_LABEL">_C_LABEL</a>(do_pmap_load)</td></tr>
<tr><th id="685">685</th><td>	jmp	.Lalltraps_checkast	<i>/* re-check ASTs */</i></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#<span data-ppcond="687">ifdef</span> <span class="macro" data-ref="_M/DIAGNOSTIC">DIAGNOSTIC</span></u></td></tr>
<tr><th id="688">688</th><td>.Lspl_error:</td></tr>
<tr><th id="689">689</th><td>	<a class="macro" href="../include/frameasm.h.html#36" title="sti" data-ref="_M/STI">STI</a>(si)</td></tr>
<tr><th id="690">690</th><td>	movabsq	$<var>4f</var>,%rdi</td></tr>
<tr><th id="691">691</th><td>	movl	<a class="macro" href="../include/asm.h.html#93" title="%gs:924" data-ref="_M/CPUVAR">CPUVAR</a>(ILEVEL),%esi</td></tr>
<tr><th id="692">692</th><td>	movl	%ebx,%edx</td></tr>
<tr><th id="693">693</th><td>	xorq	%rax,%rax</td></tr>
<tr><th id="694">694</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="printf" data-ref="_M/_C_LABEL">_C_LABEL</a>(printf)</td></tr>
<tr><th id="695">695</th><td>	movl	%ebx,%edi</td></tr>
<tr><th id="696">696</th><td>	call	<a class="macro" href="../include/asm.h.html#50" title="spllower" data-ref="_M/_C_LABEL">_C_LABEL</a>(spllower)</td></tr>
<tr><th id="697">697</th><td>	jmp	.Lalltraps_checkast</td></tr>
<tr><th id="698">698</th><td><var>4</var>:	.asciz	<q>"WARNING: SPL NOT LOWERED ON TRAP EXIT %x %x\n"</q></td></tr>
<tr><th id="699">699</th><td><u>#<span data-ppcond="687">endif</span></u></td></tr>
<tr><th id="700">700</th><td><a class="macro" href="../include/asm.h.html#111" title=".size alltraps, . - alltraps" data-ref="_M/END">END</a>(alltraps)</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><u>#<span data-ppcond="702">ifdef</span> <a class="macro" href="../../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/opt_dtrace.h.html#1" data-ref="_M/KDTRACE_HOOKS">KDTRACE_HOOKS</a></u></td></tr>
<tr><th id="703">703</th><td>	.bss</td></tr>
<tr><th id="704">704</th><td>	.globl	dtrace_invop_jump_addr</td></tr>
<tr><th id="705">705</th><td>	.align	<var>8</var></td></tr>
<tr><th id="706">706</th><td>	.type	dtrace_invop_jump_addr, @object</td></tr>
<tr><th id="707">707</th><td>	.size	dtrace_invop_jump_addr, <var>8</var></td></tr>
<tr><th id="708">708</th><td>dtrace_invop_jump_addr:</td></tr>
<tr><th id="709">709</th><td>	.zero	<var>8</var></td></tr>
<tr><th id="710">710</th><td>	.globl	dtrace_invop_calltrap_addr</td></tr>
<tr><th id="711">711</th><td>	.align	<var>8</var></td></tr>
<tr><th id="712">712</th><td>	.type	dtrace_invop_calltrap_addr, @object</td></tr>
<tr><th id="713">713</th><td>	.size	dtrace_invop_calltrap_addr, <var>8</var></td></tr>
<tr><th id="714">714</th><td>dtrace_invop_calltrap_addr:</td></tr>
<tr><th id="715">715</th><td>	.zero	<var>8</var></td></tr>
<tr><th id="716">716</th><td><u>#<span data-ppcond="702">endif</span></u></td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>	.section .rodata</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td><a class="macro" href="../include/asm.h.html#110" title=".globl x86_exceptions; x86_exceptions:" data-ref="_M/LABEL">LABEL</a>(<span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><dfn class="decl def" id="x86_exceptions" title='x86_exceptions' data-ref="x86_exceptions" data-ref-filename="x86_exceptions">x86_exceptions</dfn></span>)</td></tr>
<tr><th id="721">721</th><td>	<span class='error' title="expected identifier or &apos;(&apos;">.</span>quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap00" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap00), <a class="macro" href="../include/asm.h.html#50" title="Xtrap01" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap01)</td></tr>
<tr><th id="722">722</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap02" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap02), <a class="macro" href="../include/asm.h.html#50" title="Xtrap03" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap03)</td></tr>
<tr><th id="723">723</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap04" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap04), <a class="macro" href="../include/asm.h.html#50" title="Xtrap05" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap05)</td></tr>
<tr><th id="724">724</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap06" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap06), <a class="macro" href="../include/asm.h.html#50" title="Xtrap07" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap07)</td></tr>
<tr><th id="725">725</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap08" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap08), <a class="macro" href="../include/asm.h.html#50" title="Xtrap09" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap09)</td></tr>
<tr><th id="726">726</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap10" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap10), <a class="macro" href="../include/asm.h.html#50" title="Xtrap11" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap11)</td></tr>
<tr><th id="727">727</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap12" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap12), <a class="macro" href="../include/asm.h.html#50" title="Xtrap13" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap13)</td></tr>
<tr><th id="728">728</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap14" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap14), <a class="macro" href="../include/asm.h.html#50" title="Xtrap15" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap15)</td></tr>
<tr><th id="729">729</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap16" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap16), <a class="macro" href="../include/asm.h.html#50" title="Xtrap17" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap17)</td></tr>
<tr><th id="730">730</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap18" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap18), <a class="macro" href="../include/asm.h.html#50" title="Xtrap19" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap19)</td></tr>
<tr><th id="731">731</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap20" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap20), <a class="macro" href="../include/asm.h.html#50" title="Xtrap21" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap21)</td></tr>
<tr><th id="732">732</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap22" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap22), <a class="macro" href="../include/asm.h.html#50" title="Xtrap23" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap23)</td></tr>
<tr><th id="733">733</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap24" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap24), <a class="macro" href="../include/asm.h.html#50" title="Xtrap25" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap25)</td></tr>
<tr><th id="734">734</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap26" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap26), <a class="macro" href="../include/asm.h.html#50" title="Xtrap27" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap27)</td></tr>
<tr><th id="735">735</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap28" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap28), <a class="macro" href="../include/asm.h.html#50" title="Xtrap29" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap29)</td></tr>
<tr><th id="736">736</th><td>	.quad	<a class="macro" href="../include/asm.h.html#50" title="Xtrap30" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap30), <a class="macro" href="../include/asm.h.html#50" title="Xtrap31" data-ref="_M/_C_LABEL">_C_LABEL</a>(Xtrap31)</td></tr>
<tr><th id="737">737</th><td><a class="macro" href="../include/asm.h.html#111" title=".size x86_exceptions, . - x86_exceptions" data-ref="_M/END">END</a>(x86_exceptions)</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
