
# ğŸš€ Day 1: Introduction to Verilog RTL Design & Synthesis

Welcome to **Day 1** of the **RTL Design and Synthesis Workshop**!

Today, you'll take your first step into the world of digital hardware design. Weâ€™ll explore:

- âœ… Writing Verilog RTL
- âœ… Simulating with **Icarus Verilog**
- âœ… Viewing waveforms using **GTKWave**
- âœ… Synthesizing designs with **Yosys**
- âœ… Understanding gate libraries and mapping

Each section includes **hands-on labs**, **commands**, and **visuals** to guide your learning.

---

## ğŸ“š Table of Contents

1. [ğŸ” What is a Simulator, Design, and Testbench?](#1-ğŸ”-what-is-a-simulator-design-and-testbench)
2. [âš™ï¸ Getting Started with iverilog](#2-âš™ï¸-getting-started-with-iverilog)
3. [ğŸ§ª Lab: Simulating a 2-to-1 Multiplexer](#3-ğŸ§ª-lab-simulating-a-2-to-1-multiplexer)
4. [ğŸ§  Verilog Code Analysis](#4-ğŸ§ -verilog-code-analysis)
5. [ğŸ› ï¸ Introduction to Yosys & Gate Libraries](#5-ğŸ› ï¸-introduction-to-yosys--gate-libraries)
6. [ğŸ—ï¸ Synthesis Lab with Yosys](#6-ğŸ—ï¸-synthesis-lab-with-yosys)
7. [âœ… Summary](#7-âœ…-summary)

---

## 1. ğŸ” What is a Simulator, Design, and Testbench?

### ğŸ–¥ï¸ Simulator
A **simulator** is a software tool used to verify your circuit's functionality by running it with test inputs and checking outputs â€” **before** implementing it in hardware.

### ğŸ”§ Design
Your **design** is the Verilog RTL code that defines the logic behavior of your circuit.

### ğŸ§ª Testbench
A **testbench** is a Verilog module that *stimulates* the design with inputs and checks the outputs. It's like a lab setup for your digital circuit.

<div align="center">
  <img src="https://github.com/user-attachments/assets/93927b96-df80-4da5-b801-284fc2cc6757" alt="Design & Testbench Overview" width="70%">
</div>

---

## 2. âš™ï¸ Getting Started with iverilog

**Icarus Verilog** (`iverilog`) is an open-source Verilog simulation tool.

### ğŸ” Simulation Flow

<div align="center">
  <img src="https://github.com/user-attachments/assets/3ca190fb-cfa4-4abb-b9e1-0151b3c4bdba" alt="iverilog Simulation Flow" width="70%">
</div>

> You provide both the **design** and **testbench** as input to `iverilog`.  
> The output `.vcd` file can be visualized using **GTKWave**.

---

## 3. ğŸ§ª Lab: Simulating a 2-to-1 Multiplexer

Letâ€™s simulate a basic **2-to-1 multiplexer** using `iverilog`.

### ğŸ”½ Step 1: Clone the Workshop Repository

```bash
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git
cd sky130RTLDesignAndSynthesisWorkshop/verilog_files
```

### ğŸ› ï¸ Step 2: Install Required Tools

```bash
sudo apt install iverilog
sudo apt install gtkwave
```
â–¶ï¸ Step 3: Simulate the Design

Compile the design and testbench:
```bash
iverilog good_mux.v tb_good_mux.v
```
Run the simulation:
```bash

./a.out
```
View the waveform:
```bash
gtkwave tb_good_mux.vcd
```
<div align="center"> <img src="https://github.com/user-attachments/assets/701e8189-3101-4a82-8134-e799521b9a8b" alt="GTKWave Example" width="70%"> </div>

4. ğŸ§  Verilog Code Analysis

ğŸ“„ good_mux.v
```bash
module good_mux (input i0, input i1, input sel, output reg y);
always @ (*)
begin
    if(sel)
        y <= i1;
    else 
        y <= i0;
end
endmodule
```
ğŸ” Explanation:

i0, i1 â†’ Data inputs

sel â†’ Select signal

y â†’ Output

Logic: If sel == 1, output i1; otherwise output i0.

5. ğŸ› ï¸ Introduction to Yosys & Gate Libraries
ğŸ§° What is Yosys?

Yosys is a powerful, open-source synthesis framework that transforms Verilog RTL into a gate-level netlist.

âœ¨ Key Features

RTL to gate-level synthesis

Optimization for speed, area, or power

Technology mapping to real hardware cells
Support for Sky130 and other PDKs

Extensible & scriptable

ğŸ§  Why Multiple Gate "Flavors"?

A .lib file contains multiple versions of standard gates:

â±ï¸ Performance: Fast gates for timing-critical paths

ğŸ”‹ Power: Low-power variants

ğŸ“ Area: Compact implementations

ğŸ’ª Drive Strength: To drive larger loads

âš¡ Signal Integrity: Noise-resistant gates

6. ğŸ—ï¸ Synthesis Lab with Yosys

Now letâ€™s synthesize the good_mux module using Yosys.

ğŸ§ª Step-by-Step Yosys Flow
1ï¸âƒ£ Launch Yosys
```bash
yosys
```
2ï¸âƒ£ Read the Liberty file (gate library)
```bash
read_liberty -lib /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```
3ï¸âƒ£ Load your Verilog design
```bash
read_verilog /home/vsduser/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files/good_mux.v
```
4ï¸âƒ£ Synthesize the design
```bash
synth -top good_mux
```
5ï¸âƒ£ Perform technology mapping
```bash
abc -liberty /address/to/your/sky130/file/sky130_fd_sc_hd__tt_025C_1v80.lib
```
6ï¸âƒ£ Visualize the gate-level netlist
```bash
show
```
  ![alt txt](goodmux2.png)

7. âœ… Summary

ğŸ‰ Great work! Here's what you achieved today:

âœ”ï¸ Understood the roles of simulator, design, and testbench

âœ”ï¸ Simulated a Verilog design using iverilog

âœ”ï¸ Analyzed a 2:1 MUX implementation

âœ”ï¸ Visualized waveforms in GTKWave

âœ”ï¸ Synthesized RTL into gates using Yosys

âœ”ï¸ Learned about technology libraries and their real-world impact

ğŸ”œ Up next: Dive deeper into synthesis strategies, flip-flop coding styles, and timing libraries on Day 2!
