// Seed: 1192794806
module module_0 (
    input uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3,
    output wire id_4
    , id_14,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wand id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wor id_12
);
  wire id_15;
  wire id_16;
  wire id_17 = ~id_1;
endmodule
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    output wand id_7,
    input wire id_8,
    input wand id_9,
    input tri module_1,
    output uwire id_11,
    output uwire id_12,
    output wor id_13,
    input wor id_14,
    output uwire id_15,
    input uwire id_16,
    input uwire id_17,
    output wor id_18,
    input tri1 id_19,
    output tri id_20,
    input wand id_21,
    input supply1 id_22,
    input wand id_23,
    output wire id_24
    , id_27,
    input wand id_25
);
  assign id_11 = (1'd0) <= 1;
  module_0 modCall_1 (
      id_23,
      id_19,
      id_5,
      id_9,
      id_1,
      id_19,
      id_21,
      id_8,
      id_16,
      id_13,
      id_19,
      id_5,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
