;**************************************************
; Copyright (c) 2013 ARM Ltd.  All rights reserved.
;**************************************************

; Scatter-file for RTX Example on RZ_A1H_GENMAI Board

LOAD_TTB    0x20000000 0x00004000 ; Page 0 of On-Chip Data Retention RAM
{
    TTB     +0 EMPTY 0x4000            
    { }                           ; Level-1 Translation Table for MMU
}

SDRAM 0x20020000 0x000E0000
{
    VECTORS 0x20020000 0x000E0000 ; Page 0 of On-Chip Large-Capacity RAM (0x20020000 to 0x200FFFFF)
    {
        * (RESET, +FIRST)         ; Vector table and other (assembler) startup code
        * (InRoot$$Sections)      ; All (library) code that must be in a root region
        * (+RO-CODE)              ; Application RO code (.text)
        * (+RO-DATA)              ; Application RO data (.constdata)
    }

    RW_DATA 0x20200000 0x000FFFFF ; Page 1 of On-Chip Large-Capacity RAM (0x20200000 to 0x202FFFFF)
    { * (+RW) }                   ; Application RW data (.data)

    ZI_DATA 0x20100000 0x000FFFFF ; Page 1 of On-Chip Large-Capacity RAM (0x20100000 to 0x201FFFFF)
    { * (+ZI) }                   ; Application ZI data (.bss)

    NN_BUFFER 0x20300000 EMPTY 0x00070C40 {}		; Buffer for trained comvolutional neural network parameters
													; 0x20300000 to 0x20370C40 size 0x00070C40
    TARGET_BUFFER 0x20400000 EMPTY 0x00000C40 {}	; Buffer for inference target image
													; 0x20400000 to 0x20400C40 size 0x00000C40
    BARMAN_BUFFER 0x20500000 EMPTY 0x300000 {}		; Linear RAM buffer for bare-metal Streamline
													; 0x20500000 to 0x20800000 size 0x300000

}
