verilog xil_defaultlib --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/d5d3/hdl/verilog" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/e0a2/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/571c/hdl/verilog" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/sim/bd_ebcc.v" \

sv xil_defaultlib --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/d5d3/hdl/verilog" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/e0a2/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/571c/hdl/verilog" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_10/sim/bd_ebcc_s00a2s_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_19/sim/bd_ebcc_s01a2s_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_25/sim/bd_ebcc_s02a2s_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_29/sim/bd_ebcc_m00s2a_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_35/sim/bd_ebcc_m00e_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_30/sim/bd_ebcc_m00arn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_31/sim/bd_ebcc_m00rn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_32/sim/bd_ebcc_m00awn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_33/sim/bd_ebcc_m00wn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_34/sim/bd_ebcc_m00bn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_26/sim/bd_ebcc_sawn_1.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_27/sim/bd_ebcc_swn_1.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_28/sim/bd_ebcc_sbn_1.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_22/sim/bd_ebcc_s02mmu_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_23/sim/bd_ebcc_s02tr_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_24/sim/bd_ebcc_s02sic_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_20/sim/bd_ebcc_sarn_1.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_21/sim/bd_ebcc_srn_1.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_16/sim/bd_ebcc_s01mmu_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_17/sim/bd_ebcc_s01tr_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_18/sim/bd_ebcc_s01sic_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_11/sim/bd_ebcc_sarn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_12/sim/bd_ebcc_srn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_13/sim/bd_ebcc_sawn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_14/sim/bd_ebcc_swn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_15/sim/bd_ebcc_sbn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/sim/bd_ebcc_s00mmu_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/sim/bd_ebcc_s00tr_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/sim/bd_ebcc_s00sic_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/sim/bd_ebcc_arsw_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/sim/bd_ebcc_rsw_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/sim/bd_ebcc_awsw_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/sim/bd_ebcc_wsw_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/sim/bd_ebcc_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/d5d3/hdl/verilog" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/e0a2/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/571c/hdl/verilog" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/sim/bd_ebcc_one_0.v" \
"../../../bd/design_2/ip/design_2_axi_smc_0/sim/design_2_axi_smc_0.v" \
"../../../bd/design_2/sim/design_2.v" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/bd/bram/sim/bram.v" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/bd/design_1/sim/design_1.v" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/d5d3/hdl/verilog" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/e0a2/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/571c/hdl/verilog" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/new/Buffer.sv" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/new/ConvEngine.sv" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv" \
"../../../bd/design_2/fpga/fpga.srcs/sources_1/new/ShiftReg.sv" \

verilog xil_defaultlib --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/d5d3/hdl/verilog" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/e0a2/hdl" --include "../../../../fpga.srcs/sources_1/bd/design_2/ipshared/571c/hdl/verilog" \
"../../../bd/design_2/ipshared/223d/hdl/axis_fifo_v1_0.v" \
"../../../bd/design_2/ip/design_2_axis_fifo_0_1/sim/design_2_axis_fifo_0_1.v" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
