Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri May 10 00:00:39 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab9_timing_summary_routed.rpt -pb lab9_timing_summary_routed.pb -rpx lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   22          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (304)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (8)

1. checking no_clock (304)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[3]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[5]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[4]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (8)
----------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.707        0.000                      0                 2011        0.133        0.000                      0                 2011        4.020        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.707        0.000                      0                 2011        0.133        0.000                      0                 2011        4.020        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_8_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.456ns (6.884%)  route 6.168ns (93.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  screenInterface/screenInteface/lineCnt_reg[5]/Q
                         net (fo=17, routed)          6.168    11.693    screenInterface/line[5]
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.481    14.822    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/CLKBWRCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.400    screenInterface/ram_reg_8_2
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 3.545ns (51.784%)  route 3.301ns (48.216%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.772     5.293    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  screenInterface/ram_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.165 r  screenInterface/ram_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.230    screenInterface/ram_reg_14_0_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.655 r  screenInterface/ram_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           2.237    10.892    screenInterface/screenInteface/RGB_reg[3]_6[0]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.124    11.016 r  screenInterface/screenInteface/RGB[3]_i_3/O
                         net (fo=1, routed)           0.998    12.015    screenInterface/screenInteface/RGB[3]_i_3_n_0
    SLICE_X28Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.139 r  screenInterface/screenInteface/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000    12.139    screenInterface/screenInteface/p_0_out[3]
    SLICE_X28Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.427    14.768    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X28Y81         FDRE (Setup_fdre_C_D)        0.029    14.948    screenInterface/screenInteface/RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_14_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 3.545ns (51.960%)  route 3.277ns (48.039%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     5.284    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  screenInterface/ram_reg_14_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.156 r  screenInterface/ram_reg_14_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.221    screenInterface/ram_reg_14_1_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.646 r  screenInterface/ram_reg_15_1/DOBDO[0]
                         net (fo=1, routed)           2.910    11.556    screenInterface/screenInteface/RGB_reg[7]_4[0]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.680 r  screenInterface/screenInteface/RGB[7]_i_3/O
                         net (fo=1, routed)           0.302    11.982    screenInterface/screenInteface/RGB[7]_i_3_n_0
    SLICE_X28Y76         LUT4 (Prop_lut4_I2_O)        0.124    12.106 r  screenInterface/screenInteface/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000    12.106    screenInterface/screenInteface/p_0_out[7]
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.422    14.763    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.029    14.943    screenInterface/screenInteface/RGB_reg[7]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_8_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 3.545ns (51.193%)  route 3.380ns (48.807%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.598     5.119    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.991 r  screenInterface/ram_reg_8_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.056    screenInterface/ram_reg_8_2_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.481 r  screenInterface/ram_reg_9_2/DOBDO[0]
                         net (fo=1, routed)           2.895    11.376    screenInterface/screenInteface/RGB_reg[11]_7[0]
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.500 r  screenInterface/screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.420    11.920    screenInterface/screenInteface/RGB[11]_i_3_n_0
    SLICE_X28Y76         LUT4 (Prop_lut4_I2_O)        0.124    12.044 r  screenInterface/screenInteface/RGB[11]_i_1/O
                         net (fo=1, routed)           0.000    12.044    screenInterface/screenInteface/p_0_out[11]
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.422    14.763    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
                         clock pessimism              0.180    14.943    
                         clock uncertainty           -0.035    14.907    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.031    14.938    screenInterface/screenInteface/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_9_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 0.456ns (7.254%)  route 5.830ns (92.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  screenInterface/screenInteface/lineCnt_reg[5]/Q
                         net (fo=17, routed)          5.830    11.355    screenInterface/line[5]
    RAMB36_X0Y5          RAMB36E1                                     r  screenInterface/ram_reg_9_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.478    14.819    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  screenInterface/ram_reg_9_2/CLKBWRCLK
                         clock pessimism              0.180    14.999    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.397    screenInterface/ram_reg_9_2
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_8_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 0.518ns (8.430%)  route 5.627ns (91.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.545     5.066    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  screenInterface/screenInteface/lineCnt_reg[6]/Q
                         net (fo=56, routed)          5.627    11.211    screenInterface/line[6]
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.481    14.822    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/CLKBWRCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.400    screenInterface/ram_reg_8_2
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_8_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.518ns (8.458%)  route 5.606ns (91.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.547     5.068    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  screenInterface/screenInteface/lineCnt_reg[4]/Q
                         net (fo=56, routed)          5.606    11.192    screenInterface/line[4]
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.481    14.822    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/CLKBWRCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.400    screenInterface/ram_reg_8_2
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_8_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.608ns (10.299%)  route 5.296ns (89.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  y_reg[7]/Q
                         net (fo=7, routed)           0.985     6.512    screenInterface/ram_reg_15_2_0[7]
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.152     6.664 r  screenInterface/ram_reg_0_2_i_9/O
                         net (fo=16, routed)          4.310    10.975    screenInterface/ram_reg_0_2_i_9_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.478    14.819    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/CLKARDCLK
                         clock pessimism              0.180    14.999    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    14.189    screenInterface/ram_reg_8_2
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_15_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 0.580ns (8.782%)  route 6.024ns (91.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  status_reg[1]/Q
                         net (fo=67, routed)          2.105     7.632    screenInterface/ram_reg_8_0_1[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I1_O)        0.124     7.756 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          3.919    11.675    screenInterface/ramWrData[1]
    RAMB36_X1Y26         RAMB36E1                                     r  screenInterface/ram_reg_15_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.648    14.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  screenInterface/ram_reg_15_1/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.899    screenInterface/ram_reg_15_1
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_8_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.456ns (7.507%)  route 5.619ns (92.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.546     5.067    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  screenInterface/screenInteface/lineCnt_reg[8]/Q
                         net (fo=56, routed)          5.619    11.141    screenInterface/line[8]
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.481    14.822    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  screenInterface/ram_reg_8_2/CLKBWRCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.400    screenInterface/ram_reg_8_2
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.675%)  route 0.281ns (57.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X34Y88         FDRE                                         r  status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  status_reg[5]/Q
                         net (fo=9, routed)           0.281     1.886    mouseInterface/y_reg[0][1]
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.931 r  mouseInterface/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.931    mouseInterface_n_13
    SLICE_X36Y88         FDRE                                         r  y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  y_reg[5]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.092     1.798    y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.745%)  route 0.292ns (58.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X34Y88         FDRE                                         r  status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  status_reg[5]/Q
                         net (fo=9, routed)           0.292     1.897    mouseInterface/y_reg[0][1]
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.942 r  mouseInterface/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.942    mouseInterface_n_14
    SLICE_X36Y88         FDRE                                         r  y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  y_reg[4]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.091     1.797    y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.557     1.440    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X29Y85         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  screenInterface/screenInteface/pixelCnt_reg[0]/Q
                         net (fo=28, routed)          0.083     1.664    screenInterface/screenInteface/pixelCnt_reg[9]_0[0]
    SLICE_X28Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.709 r  screenInterface/screenInteface/pixelCnt[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.709    screenInterface/screenInteface/pixelCnt[3]_rep_i_1_n_0
    SLICE_X28Y85         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.826     1.953    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]_rep/C
                         clock pessimism             -0.500     1.453    
    SLICE_X28Y85         FDRE (Hold_fdre_C_D)         0.091     1.544    screenInterface/screenInteface/pixelCnt_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_4_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.382%)  route 0.518ns (78.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.557     1.440    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  screenInterface/screenInteface/lineCnt_reg[5]_rep__0/Q
                         net (fo=20, routed)          0.518     2.100    screenInterface/screenInteface_n_42
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_4_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.249     1.746    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.929    screenInterface/ram_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_5_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.164ns (24.513%)  route 0.505ns (75.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.556     1.439    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  screenInterface/screenInteface/lineCnt_reg[4]/Q
                         net (fo=56, routed)          0.505     2.108    screenInterface/line[4]
    RAMB36_X1Y17         RAMB36E1                                     r  screenInterface/ram_reg_5_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     1.999    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  screenInterface/ram_reg_5_1/CLKBWRCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.933    screenInterface/ram_reg_5_1
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/lineCnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.556     1.439    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X35Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  screenInterface/screenInteface/lineCnt_reg[0]_rep/Q
                         net (fo=25, routed)          0.124     1.704    screenInterface/screenInteface/ADDRBWRADDR[0]
    SLICE_X34Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.749 r  screenInterface/screenInteface/lineCnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.749    screenInterface/screenInteface/lineCnt[2]_rep_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.823     1.951    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]_rep/C
                         clock pessimism             -0.499     1.452    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.120     1.572    screenInterface/screenInteface/lineCnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_5_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.756%)  route 0.538ns (79.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.556     1.439    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X35Y84         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  screenInterface/screenInteface/lineCnt_reg[3]_rep/Q
                         net (fo=17, routed)          0.538     2.119    screenInterface/screenInteface_n_39
    RAMB36_X1Y17         RAMB36E1                                     r  screenInterface/ram_reg_5_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     1.999    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  screenInterface/ram_reg_5_1/CLKBWRCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.933    screenInterface/ram_reg_5_1
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_4_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.837%)  route 0.536ns (79.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.555     1.438    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  screenInterface/screenInteface/pixelCnt_reg[1]_rep/Q
                         net (fo=20, routed)          0.536     2.115    screenInterface/screenInteface_n_37
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_4_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.249     1.746    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.929    screenInterface/ram_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_3_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.052%)  route 0.529ns (78.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.556     1.439    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y83         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/Q
                         net (fo=19, routed)          0.529     2.109    screenInterface/screenInteface_n_28
    RAMB36_X1Y15         RAMB36E1                                     r  screenInterface/ram_reg_3_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.861     1.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  screenInterface/ram_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.249     1.740    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.923    screenInterface/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_4_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.674%)  route 0.541ns (79.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.555     1.438    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  screenInterface/screenInteface/pixelCnt_reg[2]_rep/Q
                         net (fo=17, routed)          0.541     2.120    screenInterface/screenInteface_n_36
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_4_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.249     1.746    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.929    screenInterface/ram_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y18  screenInterface/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y12  screenInterface/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12  screenInterface/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y22  screenInterface/ram_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8   screenInterface/ram_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8   screenInterface/ram_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y23  screenInterface/ram_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y9   screenInterface/ram_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y9   screenInterface/ram_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y18  screenInterface/ram_reg_12_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y94  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y94  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  TxDataRdy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  TxDataRdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  TxData_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  TxData_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y87  colorRdy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y87  colorRdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  mouseScanner.state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  mouseScanner.state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y94  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y94  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  TxDataRdy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  TxDataRdy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  TxData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y87  colorRdy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y87  colorRdy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  mouseScanner.state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  mouseScanner.state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.684ns  (logic 4.452ns (38.103%)  route 7.232ns (61.897%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           1.042     3.726    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.850 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.313     8.163    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.684 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.684    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.571ns  (logic 4.426ns (38.252%)  route 7.145ns (61.748%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           1.041     3.725    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.228     8.076    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.571 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.571    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.513ns  (logic 4.661ns (40.490%)  route 6.851ns (59.510%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.877     3.561    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.150     3.711 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           4.097     7.808    RGB_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.704    11.513 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.513    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.455ns  (logic 4.450ns (38.846%)  route 7.005ns (61.154%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           1.041     3.725    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.087     7.936    RGB_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.455 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.455    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.408ns  (logic 4.460ns (39.097%)  route 6.948ns (60.903%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           1.042     3.726    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.850 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.029     7.879    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.408 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.408    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.332ns  (logic 4.683ns (41.326%)  route 6.649ns (58.674%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.877     3.561    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.150     3.711 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.895     7.606    RGB_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.726    11.332 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.332    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.290ns  (logic 4.434ns (39.278%)  route 6.855ns (60.722%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           1.041     3.725    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.938     7.786    RGB_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.290 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.290    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.234ns  (logic 4.436ns (39.490%)  route 6.798ns (60.510%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           1.042     3.726    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.850 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.879     7.729    RGB_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.234 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.234    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.161ns  (logic 4.456ns (39.922%)  route 6.705ns (60.078%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           1.041     3.725    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.849 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.788     7.636    RGB_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.161 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.161    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 4.683ns (42.446%)  route 6.349ns (57.554%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[1]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  cursorRender.xAddr_reg[1]/Q
                         net (fo=10, routed)          1.072     1.631    screenInterface/screenInteface/Q[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.755 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.804     2.560    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_6_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.877     3.561    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.150     3.711 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.596     7.306    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.726    11.032 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.032    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cursorRender.xAddr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.xAddr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.200ns (54.313%)  route 0.168ns (45.687%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[2]/G
    SLICE_X29Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[2]/Q
                         net (fo=4, routed)           0.168     0.326    xAddr[2]
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.042     0.368 r  cursorRender.xAddr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    cursorRender.xAddr_reg[2]_i_1_n_0
    SLICE_X29Y82         LDCE                                         r  cursorRender.xAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.xAddr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.200ns (51.984%)  route 0.185ns (48.016%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[0]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cursorRender.xAddr_reg[0]/Q
                         net (fo=11, routed)          0.185     0.343    xAddr[0]
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.042     0.385 r  cursorRender.xAddr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.385    cursorRender.xAddr_reg[0]_i_1_n_0
    SLICE_X32Y83         LDCE                                         r  cursorRender.xAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.yAddr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.203ns (48.839%)  route 0.213ns (51.161%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[2]/G
    SLICE_X31Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.yAddr_reg[2]/Q
                         net (fo=7, routed)           0.213     0.371    yAddr[2]
    SLICE_X31Y82         LUT3 (Prop_lut3_I2_O)        0.045     0.416 r  cursorRender.yAddr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.416    cursorRender.yAddr_reg[2]_i_1_n_0
    SLICE_X31Y82         LDCE                                         r  cursorRender.yAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.yAddr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.203ns (38.771%)  route 0.321ns (61.229%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[1]/G
    SLICE_X29Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.yAddr_reg[1]/Q
                         net (fo=8, routed)           0.201     0.359    yAddr[1]
    SLICE_X29Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.404 r  cursorRender.yAddr_reg[1]_i_1/O
                         net (fo=1, routed)           0.120     0.524    cursorRender.yAddr_reg[1]_i_1_n_0
    SLICE_X29Y82         LDCE                                         r  cursorRender.yAddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.yAddr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.206ns (39.267%)  route 0.319ns (60.733%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[3]/G
    SLICE_X31Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.yAddr_reg[3]/Q
                         net (fo=6, routed)           0.199     0.357    yAddr[3]
    SLICE_X31Y82         LUT4 (Prop_lut4_I3_O)        0.048     0.405 r  cursorRender.yAddr_reg[3]_i_1/O
                         net (fo=1, routed)           0.119     0.525    cursorRender.yAddr_reg[3]_i_1_n_0
    SLICE_X31Y82         LDCE                                         r  cursorRender.yAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.xAddr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.203ns (36.436%)  route 0.354ns (63.564%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[0]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[0]/Q
                         net (fo=11, routed)          0.185     0.343    xAddr[0]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.388 r  cursorRender.xAddr_reg[1]_i_1/O
                         net (fo=1, routed)           0.169     0.557    cursorRender.xAddr_reg[1]_i_1_n_0
    SLICE_X32Y83         LDCE                                         r  cursorRender.xAddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.xAddr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.203ns (36.377%)  route 0.355ns (63.623%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[2]/G
    SLICE_X29Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[2]/Q
                         net (fo=4, routed)           0.168     0.326    xAddr[2]
    SLICE_X29Y82         LUT4 (Prop_lut4_I2_O)        0.045     0.371 r  cursorRender.xAddr_reg[3]_i_1/O
                         net (fo=1, routed)           0.187     0.558    cursorRender.xAddr_reg[3]_i_1_n_0
    SLICE_X29Y82         LDCE                                         r  cursorRender.xAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.yAddr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.203ns (32.811%)  route 0.416ns (67.189%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X29Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           0.239     0.397    yAddr[0]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.442 r  cursorRender.yAddr_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     0.619    cursorRender.yAddr_reg[0]_i_1_n_0
    SLICE_X29Y82         LDCE                                         r  cursorRender.yAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.479ns (47.108%)  route 1.661ns (52.892%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[2]/G
    SLICE_X29Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[2]/Q
                         net (fo=4, routed)           0.157     0.315    screenInterface/screenInteface/Q[2]
    SLICE_X29Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.360 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.374     0.734    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.045     0.779 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.130     1.909    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.140 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.140    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 1.527ns (48.048%)  route 1.651ns (51.952%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[2]/G
    SLICE_X29Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[2]/Q
                         net (fo=4, routed)           0.157     0.315    screenInterface/screenInteface/Q[2]
    SLICE_X29Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.360 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.320     0.680    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.042     0.722 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.174     1.896    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         1.282     3.179 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.179    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.778ns  (logic 5.161ns (43.824%)  route 6.616ns (56.176%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.338     6.863    screenInterface/screenInteface/line[2]
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.987 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     6.987    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.523 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=4, routed)           1.181     8.704    screenInterface/screenInteface/xAddr12_in
    SLICE_X28Y80         LUT5 (Prop_lut5_I2_O)        0.341     9.045 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           4.097    13.142    RGB_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.704    16.847 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.847    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.603ns  (logic 4.950ns (42.662%)  route 6.653ns (57.338%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.338     6.863    screenInterface/screenInteface/line[2]
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.987 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     6.987    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.523 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=4, routed)           1.001     8.525    screenInterface/screenInteface/xAddr12_in
    SLICE_X28Y80         LUT5 (Prop_lut5_I2_O)        0.313     8.838 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.313    13.151    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.671 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.671    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.597ns  (logic 5.183ns (44.693%)  route 6.414ns (55.307%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.338     6.863    screenInterface/screenInteface/line[2]
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.987 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     6.987    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.523 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=4, routed)           1.181     8.704    screenInterface/screenInteface/xAddr12_in
    SLICE_X28Y80         LUT5 (Prop_lut5_I2_O)        0.341     9.045 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.895    12.940    RGB_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.726    16.666 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.666    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.385ns  (logic 4.731ns (41.558%)  route 6.654ns (58.442%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.536     5.057    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/Q
                         net (fo=18, routed)          1.603     7.116    screenInterface/screenInteface/ADDRBWRADDR[9]
    SLICE_X33Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.240    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_18_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           0.823     8.595    screenInterface/screenInteface/xAddr1
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.228    12.946    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.442 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.442    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.327ns  (logic 4.958ns (43.774%)  route 6.369ns (56.226%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.338     6.863    screenInterface/screenInteface/line[2]
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.987 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     6.987    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.523 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=4, routed)           1.001     8.525    screenInterface/screenInteface/xAddr12_in
    SLICE_X28Y80         LUT5 (Prop_lut5_I2_O)        0.313     8.838 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.029    12.866    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.396 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.396    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.297ns  (logic 5.183ns (45.876%)  route 6.115ns (54.124%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.338     6.863    screenInterface/screenInteface/line[2]
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.987 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     6.987    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.523 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=4, routed)           1.181     8.704    screenInterface/screenInteface/xAddr12_in
    SLICE_X28Y80         LUT5 (Prop_lut5_I2_O)        0.341     9.045 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.596    12.640    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.726    16.366 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.366    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.268ns  (logic 4.755ns (42.196%)  route 6.514ns (57.804%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.536     5.057    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/Q
                         net (fo=18, routed)          1.603     7.116    screenInterface/screenInteface/ADDRBWRADDR[9]
    SLICE_X33Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.240    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_18_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           0.823     8.595    screenInterface/screenInteface/xAddr1
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.087    12.806    RGB_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.325 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.325    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.153ns  (logic 4.934ns (44.243%)  route 6.219ns (55.757%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.338     6.863    screenInterface/screenInteface/line[2]
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.987 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     6.987    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.523 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=4, routed)           1.001     8.525    screenInterface/screenInteface/xAddr12_in
    SLICE_X28Y80         LUT5 (Prop_lut5_I2_O)        0.313     8.838 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.879    12.716    RGB_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.222 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.222    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.135ns  (logic 5.178ns (46.503%)  route 5.957ns (53.497%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.338     6.863    screenInterface/screenInteface/line[2]
    SLICE_X35Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.987 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     6.987    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.523 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=4, routed)           1.181     8.704    screenInterface/screenInteface/xAddr12_in
    SLICE_X28Y80         LUT5 (Prop_lut5_I2_O)        0.341     9.045 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.438    12.483    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.721    16.204 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.204    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.103ns  (logic 4.739ns (42.686%)  route 6.364ns (57.314%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.536     5.057    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/Q
                         net (fo=18, routed)          1.603     7.116    screenInterface/screenInteface/ADDRBWRADDR[9]
    SLICE_X33Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.240    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_18_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           0.823     8.595    screenInterface/screenInteface/xAddr1
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.938    12.656    RGB_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.160 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.160    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mouseInterface/fsmdt.state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 0.965ns (42.231%)  route 1.320ns (57.769%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.561     1.444    mouseInterface/clk_IBUF_BUFG
    SLICE_X28Y93         FDSE                                         r  mouseInterface/fsmdt.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  mouseInterface/fsmdt.state_reg[1]/Q
                         net (fo=14, routed)          1.320     2.905    ps2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.729 r  ps2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.729    ps2Clk
    C17                                                               r  ps2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouseInterface/fsmdt.shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.349ns (54.483%)  route 1.127ns (45.517%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.560     1.443    mouseInterface/clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  mouseInterface/fsmdt.shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouseInterface/fsmdt.shifter_reg[0]/Q
                         net (fo=1, routed)           1.127     2.711    ps2Data_IOBUF_inst/I
    B17                  OBUFT (Prop_obuft_I_O)       1.208     3.919 r  ps2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.919    ps2Data
    B17                                                               r  ps2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.339ns (50.525%)  route 1.311ns (49.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  screenInterface/screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  screenInterface/screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.311     2.887    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     4.085 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.085    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.345ns (50.582%)  route 1.315ns (49.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  screenInterface/screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  screenInterface/screenInteface/vSync_reg/Q
                         net (fo=1, routed)           1.315     2.890    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     4.094 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.094    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.417ns (49.373%)  route 1.453ns (50.627%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.324     1.897    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X28Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.942 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.130     3.072    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.303 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.303    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.412ns (48.403%)  route 1.505ns (51.597%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.554     1.437    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  screenInterface/screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           0.203     1.781    screenInterface/screenInteface/RGB_reg_n_0_[3]
    SLICE_X28Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.302     3.128    RGB_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.354 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.354    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.391ns (47.005%)  route 1.568ns (52.995%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.554     1.437    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  screenInterface/screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           0.203     1.781    screenInterface/screenInteface/RGB_reg_n_0_[3]
    SLICE_X28Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.365     3.191    RGB_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.395 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.395    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.467ns (49.193%)  route 1.515ns (50.807%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.341     1.915    screenInterface/screenInteface/RGB_reg_n_0_[11]
    SLICE_X28Y80         LUT5 (Prop_lut5_I4_O)        0.044     1.959 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.174     3.133    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         1.282     4.415 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.415    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.406ns (46.298%)  route 1.631ns (53.702%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.554     1.437    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  screenInterface/screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           0.203     1.781    screenInterface/screenInteface/RGB_reg_n_0_[3]
    SLICE_X28Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.427     3.254    RGB_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.474 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.474    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.472ns (48.322%)  route 1.574ns (51.678%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.341     1.915    screenInterface/screenInteface/RGB_reg_n_0_[11]
    SLICE_X28Y80         LUT5 (Prop_lut5_I4_O)        0.044     1.959 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.233     3.191    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.287     4.478 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.478    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_15_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.685ns  (logic 1.585ns (20.628%)  route 6.100ns (79.372%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           2.181     3.642    screenInterface/sws_IBUF[1]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.766 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          3.919     7.685    screenInterface/ramWrData[1]
    RAMB36_X1Y26         RAMB36E1                                     r  screenInterface/ram_reg_15_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.648     4.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  screenInterface/ram_reg_15_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_15_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.534ns  (logic 1.577ns (20.929%)  route 5.957ns (79.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.271     3.724    screenInterface/sws_IBUF[0]
    SLICE_X6Y67          LUT2 (Prop_lut2_I0_O)        0.124     3.848 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.686     7.534    screenInterface/ramWrData[0]
    RAMB36_X0Y27         RAMB36E1                                     r  screenInterface/ram_reg_15_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.655     4.996    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y27         RAMB36E1                                     r  screenInterface/ram_reg_15_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_14_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.585ns (21.417%)  route 5.817ns (78.583%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           2.181     3.642    screenInterface/sws_IBUF[1]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.766 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          3.636     7.402    screenInterface/ramWrData[1]
    RAMB36_X1Y25         RAMB36E1                                     r  screenInterface/ram_reg_14_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.643     4.984    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  screenInterface/ram_reg_14_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.279ns  (logic 1.577ns (21.663%)  route 5.702ns (78.337%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.271     3.724    screenInterface/sws_IBUF[0]
    SLICE_X6Y67          LUT2 (Prop_lut2_I0_O)        0.124     3.848 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.431     7.279    screenInterface/ramWrData[0]
    RAMB36_X2Y18         RAMB36E1                                     r  screenInterface/ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.485     4.826    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  screenInterface/ram_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.203ns  (logic 1.577ns (21.892%)  route 5.626ns (78.108%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.271     3.724    screenInterface/sws_IBUF[0]
    SLICE_X6Y67          LUT2 (Prop_lut2_I0_O)        0.124     3.848 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.355     7.203    screenInterface/ramWrData[0]
    RAMB36_X2Y19         RAMB36E1                                     r  screenInterface/ram_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.486     4.827    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  screenInterface/ram_reg_1_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_14_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.100ns  (logic 1.577ns (22.210%)  route 5.523ns (77.790%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.271     3.724    screenInterface/sws_IBUF[0]
    SLICE_X6Y67          LUT2 (Prop_lut2_I0_O)        0.124     3.848 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.252     7.100    screenInterface/ramWrData[0]
    RAMB36_X0Y26         RAMB36E1                                     r  screenInterface/ram_reg_14_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.651     4.992    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  screenInterface/ram_reg_14_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_12_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.932ns  (logic 1.577ns (22.746%)  route 5.356ns (77.254%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.271     3.724    screenInterface/sws_IBUF[0]
    SLICE_X6Y67          LUT2 (Prop_lut2_I0_O)        0.124     3.848 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.084     6.932    screenInterface/ramWrData[0]
    RAMB36_X1Y18         RAMB36E1                                     r  screenInterface/ram_reg_12_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.483     4.824    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  screenInterface/ram_reg_12_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_9_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.899ns  (logic 1.577ns (22.857%)  route 5.322ns (77.143%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.271     3.724    screenInterface/sws_IBUF[0]
    SLICE_X6Y67          LUT2 (Prop_lut2_I0_O)        0.124     3.848 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.051     6.899    screenInterface/ramWrData[0]
    RAMB36_X0Y25         RAMB36E1                                     r  screenInterface/ram_reg_9_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.646     4.987    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  screenInterface/ram_reg_9_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_8_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.800ns  (logic 1.577ns (23.187%)  route 5.224ns (76.813%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.271     3.724    screenInterface/sws_IBUF[0]
    SLICE_X6Y67          LUT2 (Prop_lut2_I0_O)        0.124     3.848 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          2.952     6.800    screenInterface/ramWrData[0]
    RAMB36_X0Y24         RAMB36E1                                     r  screenInterface/ram_reg_8_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.643     4.984    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  screenInterface/ram_reg_8_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_5_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.745ns  (logic 1.612ns (23.896%)  route 5.133ns (76.104%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.280     3.744    screenInterface/sws_IBUF[2]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.148     3.892 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          2.853     6.745    screenInterface/ramWrData[2]
    RAMB36_X2Y17         RAMB36E1                                     r  screenInterface/ram_reg_5_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.482     4.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y17         RAMB36E1                                     r  screenInterface/ram_reg_5_2/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            mouseInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.220ns (17.946%)  route 1.006ns (82.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.006     1.226    mouseInterface/ps2DataSynchronizer/aux_reg[0]_0[0]
    SLICE_X28Y94         FDRE                                         r  mouseInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     1.958    mouseInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X28Y94         FDRE                                         r  mouseInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.217ns (16.767%)  route 1.075ns (83.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.075     1.292    mouseInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X30Y94         SRL16E                                       r  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.829     1.957    mouseInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X30Y94         SRL16E                                       r  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_10_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.274ns (19.102%)  route 1.162ns (80.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.817     1.046    screenInterface/sws_IBUF[1]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.091 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.345     1.436    screenInterface/ramWrData[1]
    RAMB36_X0Y8          RAMB36E1                                     r  screenInterface/ram_reg_10_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.878     2.006    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  screenInterface/ram_reg_10_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_11_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.274ns (19.006%)  route 1.169ns (80.994%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.817     1.046    screenInterface/sws_IBUF[1]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.091 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.352     1.444    screenInterface/ramWrData[1]
    RAMB36_X0Y9          RAMB36E1                                     r  screenInterface/ram_reg_11_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.879     2.007    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  screenInterface/ram_reg_11_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_9_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.274ns (18.533%)  route 1.206ns (81.467%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.817     1.046    screenInterface/sws_IBUF[1]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.091 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.389     1.480    screenInterface/ramWrData[1]
    RAMB36_X0Y7          RAMB36E1                                     r  screenInterface/ram_reg_9_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.876     2.004    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  screenInterface/ram_reg_9_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_2_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.274ns (17.711%)  route 1.275ns (82.289%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.817     1.046    screenInterface/sws_IBUF[1]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.091 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.458     1.549    screenInterface/ramWrData[1]
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_2_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.876     2.004    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_2_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_3_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.274ns (17.426%)  route 1.300ns (82.574%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.817     1.046    screenInterface/sws_IBUF[1]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.091 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.483     1.574    screenInterface/ramWrData[1]
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg_3_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.875     2.003    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg_3_1/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.222ns (14.033%)  route 1.359ns (85.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.359     1.581    rstSynchronizer/D[0]
    SLICE_X14Y81         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.824     1.952    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_8_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.274ns (16.853%)  route 1.354ns (83.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.817     1.046    screenInterface/sws_IBUF[1]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.091 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.537     1.628    screenInterface/ramWrData[1]
    RAMB36_X0Y6          RAMB36E1                                     r  screenInterface/ram_reg_8_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     1.999    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  screenInterface/ram_reg_8_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_9_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.751ns  (logic 0.275ns (15.691%)  route 1.477ns (84.309%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           0.904     1.136    screenInterface/sws_IBUF[2]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.043     1.179 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          0.572     1.751    screenInterface/ramWrData[2]
    RAMB36_X0Y5          RAMB36E1                                     r  screenInterface/ram_reg_9_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.866     1.994    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  screenInterface/ram_reg_9_2/CLKARDCLK





