// Seed: 1810741773
module module_0 ();
  logic [7:0] id_1;
  ;
  assign id_1 = id_1;
  always id_1[1][-1] <= 1;
  parameter id_2 = 1;
  logic id_3;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wire id_2,
    input tri1 id_3,
    input uwire id_4,
    output supply1 id_5,
    output wor id_6,
    output wor id_7
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
  assign id_6 = id_3, id_2 = 1;
endmodule
module module_2;
  struct packed {
    logic id_1;
    logic id_2;
    logic id_3;
    logic id_4;
  } id_5;
  module_0 modCall_1 ();
endmodule
