

================================================================
== Vitis HLS Report for 'axi_transfer'
================================================================
* Date:           Tue Feb 16 00:08:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        CG4002
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.264 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   10|   10|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 10, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%loop_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %loop_r"   --->   Operation 13 'read' 'loop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r"   --->   Operation 14 'read' 'in_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %loop_read, void, void" [main.cpp:12]   --->   Operation 15 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%value_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %value_r"   --->   Operation 16 'read' 'value_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%in_read_1 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r"   --->   Operation 17 'read' 'in_read_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i4 %value_read" [main.cpp:15]   --->   Operation 18 'sext' 'sext_ln15' <Predicate = (!loop_read)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %sext_ln15" [main.cpp:15]   --->   Operation 19 'write' 'write_ln15' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %value_read, i32 3" [main.cpp:15]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (!loop_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.26>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%in_read_2 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r"   --->   Operation 21 'read' 'in_read_2' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 22 [1/1] (0.26ns)   --->   "%select_ln15 = select i1 %tmp, i8 255, i8 0" [main.cpp:15]   --->   Operation 22 'select' 'select_ln15' <Predicate = (!loop_read)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %select_ln15" [main.cpp:15]   --->   Operation 23 'write' 'write_ln15' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%in_read_3 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r"   --->   Operation 24 'read' 'in_read_3' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %select_ln15" [main.cpp:15]   --->   Operation 25 'write' 'write_ln15' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %select_ln15" [main.cpp:15]   --->   Operation 26 'write' 'write_ln15' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%in_read_4 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r" [main.cpp:16]   --->   Operation 27 'read' 'in_read_4' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i8 %in_read_4" [main.cpp:16]   --->   Operation 28 'trunc' 'trunc_ln16' <Predicate = (!loop_read)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i1 %trunc_ln16" [main.cpp:16]   --->   Operation 29 'zext' 'zext_ln16' <Predicate = (!loop_read)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln16" [main.cpp:16]   --->   Operation 30 'write' 'write_ln16' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%in_read_5 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r" [main.cpp:17]   --->   Operation 31 'read' 'in_read_5' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i8 %in_read_5" [main.cpp:17]   --->   Operation 32 'trunc' 'trunc_ln17' <Predicate = (!loop_read)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i1 %trunc_ln17" [main.cpp:17]   --->   Operation 33 'zext' 'zext_ln17' <Predicate = (!loop_read)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln17" [main.cpp:17]   --->   Operation 34 'write' 'write_ln17' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%in_read_6 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r" [main.cpp:18]   --->   Operation 35 'read' 'in_read_6' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i8 %in_read_6" [main.cpp:18]   --->   Operation 36 'trunc' 'trunc_ln18' <Predicate = (!loop_read)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %trunc_ln18" [main.cpp:18]   --->   Operation 37 'zext' 'zext_ln18' <Predicate = (!loop_read)> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln18" [main.cpp:18]   --->   Operation 38 'write' 'write_ln18' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%in_read_7 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r" [main.cpp:19]   --->   Operation 39 'read' 'in_read_7' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i8 %in_read_7" [main.cpp:19]   --->   Operation 40 'trunc' 'trunc_ln19' <Predicate = (!loop_read)> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %in_read" [main.cpp:13]   --->   Operation 41 'write' 'write_ln13' <Predicate = (loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i1 %trunc_ln19" [main.cpp:19]   --->   Operation 42 'zext' 'zext_ln19' <Predicate = (!loop_read)> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln19" [main.cpp:19]   --->   Operation 43 'write' 'write_ln19' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%in_read_8 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r" [main.cpp:20]   --->   Operation 44 'read' 'in_read_8' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i8 %in_read_8" [main.cpp:20]   --->   Operation 45 'trunc' 'trunc_ln20' <Predicate = (!loop_read)> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %in_read_1" [main.cpp:13]   --->   Operation 46 'write' 'write_ln13' <Predicate = (loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %trunc_ln20" [main.cpp:20]   --->   Operation 47 'zext' 'zext_ln20' <Predicate = (!loop_read)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln20" [main.cpp:20]   --->   Operation 48 'write' 'write_ln20' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%in_read_9 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_r" [main.cpp:21]   --->   Operation 49 'read' 'in_read_9' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i8 %in_read_9" [main.cpp:21]   --->   Operation 50 'trunc' 'trunc_ln21' <Predicate = (!loop_read)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %in_read_2" [main.cpp:13]   --->   Operation 51 'write' 'write_ln13' <Predicate = (loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %trunc_ln21" [main.cpp:21]   --->   Operation 52 'zext' 'zext_ln21' <Predicate = (!loop_read)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln21" [main.cpp:21]   --->   Operation 53 'write' 'write_ln21' <Predicate = (!loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!loop_read)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %in_read_3" [main.cpp:13]   --->   Operation 55 'write' 'write_ln13' <Predicate = (loop_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln14 = br void" [main.cpp:14]   --->   Operation 56 'br' 'br_ln14' <Predicate = (loop_read)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%temp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %in_read_3, i8 %in_read_2, i8 %in_read_1, i8 %in_read"   --->   Operation 59 'bitconcatenate' 'temp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i32 %temp" [main.cpp:23]   --->   Operation 60 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ value_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loop_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_read         (read          ) [ 0111111111110]
in_read           (read          ) [ 0111111111111]
br_ln12           (br            ) [ 0000000000000]
value_read        (read          ) [ 0000000000000]
in_read_1         (read          ) [ 0111111111111]
sext_ln15         (sext          ) [ 0000000000000]
write_ln15        (write         ) [ 0000000000000]
tmp               (bitselect     ) [ 0001000000000]
in_read_2         (read          ) [ 0110111111111]
select_ln15       (select        ) [ 0000110000000]
write_ln15        (write         ) [ 0000000000000]
in_read_3         (read          ) [ 0110011111111]
write_ln15        (write         ) [ 0000000000000]
write_ln15        (write         ) [ 0000000000000]
in_read_4         (read          ) [ 0000000000000]
trunc_ln16        (trunc         ) [ 0000001000000]
zext_ln16         (zext          ) [ 0000000000000]
write_ln16        (write         ) [ 0000000000000]
in_read_5         (read          ) [ 0000000000000]
trunc_ln17        (trunc         ) [ 0000000100000]
zext_ln17         (zext          ) [ 0000000000000]
write_ln17        (write         ) [ 0000000000000]
in_read_6         (read          ) [ 0000000000000]
trunc_ln18        (trunc         ) [ 0000000010000]
zext_ln18         (zext          ) [ 0000000000000]
write_ln18        (write         ) [ 0000000000000]
in_read_7         (read          ) [ 0000000000000]
trunc_ln19        (trunc         ) [ 0000000001000]
write_ln13        (write         ) [ 0000000000000]
zext_ln19         (zext          ) [ 0000000000000]
write_ln19        (write         ) [ 0000000000000]
in_read_8         (read          ) [ 0000000000000]
trunc_ln20        (trunc         ) [ 0000000000100]
write_ln13        (write         ) [ 0000000000000]
zext_ln20         (zext          ) [ 0000000000000]
write_ln20        (write         ) [ 0000000000000]
in_read_9         (read          ) [ 0000000000000]
trunc_ln21        (trunc         ) [ 0100000000010]
write_ln13        (write         ) [ 0000000000000]
zext_ln21         (zext          ) [ 0000000000000]
write_ln21        (write         ) [ 0000000000000]
br_ln0            (br            ) [ 0000000000000]
write_ln13        (write         ) [ 0000000000000]
br_ln14           (br            ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
temp              (bitconcatenate) [ 0000000000000]
ret_ln23          (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="value_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="loop_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="loop_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loop_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 in_read_1/2 in_read_2/3 in_read_3/4 in_read_4/5 in_read_5/6 in_read_6/7 in_read_7/8 in_read_8/9 in_read_9/10 "/>
</bind>
</comp>

<comp id="48" class="1004" name="value_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln15/3 write_ln15/4 write_ln15/5 write_ln16/6 write_ln17/7 write_ln18/8 write_ln13/8 write_ln19/9 write_ln13/9 write_ln20/10 write_ln13/10 write_ln21/11 write_ln13/11 "/>
</bind>
</comp>

<comp id="61" class="1004" name="sext_ln15_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="0"/>
<pin id="63" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="select_ln15_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="trunc_ln16_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln16_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln17_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln17_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln18_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/7 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln18_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="1"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln19_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln19_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln20_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/9 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln20_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/10 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln21_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln21_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="temp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="8"/>
<pin id="133" dir="0" index="2" bw="8" slack="9"/>
<pin id="134" dir="0" index="3" bw="8" slack="10"/>
<pin id="135" dir="0" index="4" bw="8" slack="11"/>
<pin id="136" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="temp/12 "/>
</bind>
</comp>

<comp id="138" class="1005" name="loop_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="loop_read "/>
</bind>
</comp>

<comp id="142" class="1005" name="in_read_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="7"/>
<pin id="144" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="in_read_1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="7"/>
<pin id="150" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="in_read_1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="tmp_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="159" class="1005" name="in_read_2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="7"/>
<pin id="161" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="in_read_2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="select_ln15_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="170" class="1005" name="in_read_3_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="7"/>
<pin id="172" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="in_read_3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="trunc_ln16_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="181" class="1005" name="trunc_ln17_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="186" class="1005" name="trunc_ln18_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="191" class="1005" name="trunc_ln19_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="196" class="1005" name="trunc_ln20_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="201" class="1005" name="trunc_ln21_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="48" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="48" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="85"><net_src comp="42" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="86" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="93"><net_src comp="42" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="94" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="101"><net_src comp="42" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="102" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="109"><net_src comp="42" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="110" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="117"><net_src comp="42" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="125"><net_src comp="42" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="36" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="42" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="151"><net_src comp="42" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="157"><net_src comp="66" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="162"><net_src comp="42" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="168"><net_src comp="74" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="173"><net_src comp="42" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="179"><net_src comp="82" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="184"><net_src comp="90" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="189"><net_src comp="98" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="194"><net_src comp="106" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="199"><net_src comp="114" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="204"><net_src comp="122" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="126" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 3 4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: axi_transfer : in_r | {1 2 3 4 5 6 7 8 9 10 }
	Port: axi_transfer : value_r | {2 }
	Port: axi_transfer : loop_r | {1 }
  - Chain level:
	State 1
	State 2
		write_ln15 : 1
	State 3
		write_ln15 : 1
	State 4
	State 5
	State 6
		write_ln16 : 1
	State 7
		write_ln17 : 1
	State 8
		write_ln18 : 1
	State 9
		write_ln19 : 1
	State 10
		write_ln20 : 1
	State 11
		write_ln21 : 1
	State 12
		ret_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|  select  |   select_ln15_fu_74   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |  loop_read_read_fu_36 |    0    |    0    |
|   read   |     grp_read_fu_42    |    0    |    0    |
|          | value_read_read_fu_48 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_54    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln15_fu_61    |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_66       |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    trunc_ln16_fu_82   |    0    |    0    |
|          |    trunc_ln17_fu_90   |    0    |    0    |
|   trunc  |    trunc_ln18_fu_98   |    0    |    0    |
|          |   trunc_ln19_fu_106   |    0    |    0    |
|          |   trunc_ln20_fu_114   |    0    |    0    |
|          |   trunc_ln21_fu_122   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln16_fu_86    |    0    |    0    |
|          |    zext_ln17_fu_94    |    0    |    0    |
|   zext   |    zext_ln18_fu_102   |    0    |    0    |
|          |    zext_ln19_fu_110   |    0    |    0    |
|          |    zext_ln20_fu_118   |    0    |    0    |
|          |    zext_ln21_fu_126   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      temp_fu_130      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    2    |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| in_read_1_reg_148 |    8   |
| in_read_2_reg_159 |    8   |
| in_read_3_reg_170 |    8   |
|  in_read_reg_142  |    8   |
| loop_read_reg_138 |    1   |
|select_ln15_reg_165|    8   |
|    tmp_reg_154    |    1   |
| trunc_ln16_reg_176|    1   |
| trunc_ln17_reg_181|    1   |
| trunc_ln18_reg_186|    4   |
| trunc_ln19_reg_191|    1   |
| trunc_ln20_reg_196|    4   |
| trunc_ln21_reg_201|    1   |
+-------------------+--------+
|       Total       |   54   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_54 |  p2  |  13  |   8  |   104  ||    65   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   104  || 0.81375 ||    65   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    2   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   65   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   54   |   67   |
+-----------+--------+--------+--------+
