
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/hardwarer/Hello1/pa.fromNetlist.tcl
# create_project -name Hello1 -dir "/home/hardwarer/Hello1/planAhead_run_1" -part xc6slx9tqg144-3
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2640.961 ; gain = 23.145
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/hardwarer/Hello1/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/hardwarer/Hello1} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "pins.ucf" [current_fileset -constrset]
Adding file '/home/hardwarer/Hello1/pins.ucf' to fileset 'constrs_1'
# add_files [list {pins.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus red<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus encode_B/Maccum_balance_acc_lut<3 : 0>
   on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   encode_B/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   encode_G/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus encode_R/Maccum_balance_acc_lut<3 : 0>
   on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   encode_R/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 104344 kilobytes

Parsing EDIF File [./planAhead_run_1/Hello1.data/cache/top_ngc_9673dce0.edif]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Apr 25 22:44:15 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
