// Seed: 1814818857
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  wor   id_5
);
endmodule
module module_1 #(
    parameter id_0 = 32'd32,
    parameter id_2 = 32'd82
) (
    input wire _id_0,
    input wand id_1,
    inout wand _id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    output wor id_6,
    output supply0 id_7,
    output wand id_8,
    input tri1 id_9,
    output wor id_10
);
  id_12(
      id_2, id_12, id_1
  );
  initial $clog2(36);
  ;
  assign id_10 = -1 - 1'd0;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_5,
      id_9,
      id_5,
      id_1
  );
  assign modCall_1.id_4 = 0;
  logic [(  id_0  ) : 1  +  (  id_2  )] id_13;
endmodule
