-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ecg_cnn_conv1d_relu is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_INPUT_r_0_AWVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_0_AWREADY : IN STD_LOGIC;
    m_axi_INPUT_r_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_INPUT_r_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_INPUT_r_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_WVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_0_WREADY : IN STD_LOGIC;
    m_axi_INPUT_r_0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_INPUT_r_0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_WLAST : OUT STD_LOGIC;
    m_axi_INPUT_r_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_ARVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_0_ARREADY : IN STD_LOGIC;
    m_axi_INPUT_r_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_INPUT_r_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_INPUT_r_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_RVALID : IN STD_LOGIC;
    m_axi_INPUT_r_0_RREADY : OUT STD_LOGIC;
    m_axi_INPUT_r_0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_INPUT_r_0_RLAST : IN STD_LOGIC;
    m_axi_INPUT_r_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_INPUT_r_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_BVALID : IN STD_LOGIC;
    m_axi_INPUT_r_0_BREADY : OUT STD_LOGIC;
    m_axi_INPUT_r_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r_r : IN STD_LOGIC_VECTOR (63 downto 0);
    output_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_0_ce0 : OUT STD_LOGIC;
    output_0_we0 : OUT STD_LOGIC;
    output_0_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    output_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_1_ce0 : OUT STD_LOGIC;
    output_1_we0 : OUT STD_LOGIC;
    output_1_d0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
end;


architecture behav of ecg_cnn_conv1d_relu is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1650 : STD_LOGIC_VECTOR (12 downto 0) := "1011001010000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv10_2CA : STD_LOGIC_VECTOR (9 downto 0) := "1011001010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv11_6 : STD_LOGIC_VECTOR (10 downto 0) := "00000000110";
    constant ap_const_lv11_8 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_const_lv11_A : STD_LOGIC_VECTOR (10 downto 0) := "00000001010";
    constant ap_const_lv11_C : STD_LOGIC_VECTOR (10 downto 0) := "00000001100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv9_167 : STD_LOGIC_VECTOR (8 downto 0) := "101100111";
    constant ap_const_lv9_1CA : STD_LOGIC_VECTOR (8 downto 0) := "111001010";
    constant ap_const_lv9_A3 : STD_LOGIC_VECTOR (8 downto 0) := "010100011";
    constant ap_const_lv9_1D9 : STD_LOGIC_VECTOR (8 downto 0) := "111011001";
    constant ap_const_lv9_14E : STD_LOGIC_VECTOR (8 downto 0) := "101001110";
    constant ap_const_lv9_25 : STD_LOGIC_VECTOR (8 downto 0) := "000100101";
    constant ap_const_lv9_F6 : STD_LOGIC_VECTOR (8 downto 0) := "011110110";
    constant ap_const_lv9_89 : STD_LOGIC_VECTOR (8 downto 0) := "010001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal icmp_ln37_reg_1030 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_io_grp5 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp5 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage6_subdone_grp11_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp11 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage6 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal w_local_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_local_0_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal w_local_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_local_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_local_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_local_2_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_local_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_local_3_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_local_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_local_4_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_local_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_local_5_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_local_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_local_6_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal INPUT_r_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal INPUT_r_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp8 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp8 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_grp2 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp9 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp9 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_grp3 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp10 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp10_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp10 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_grp4 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp4_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp4 : BOOLEAN;
    signal ap_block_pp0_stage6_grp11 : BOOLEAN;
    signal ap_block_pp0_stage6_grp5 : BOOLEAN;
    signal ap_block_pp0_stage0_grp12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp12_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_grp6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp13 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp13_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp13 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_grp7 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp7_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp7 : BOOLEAN;
    signal ap_block_pp0_stage2_grp14 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp14_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp14 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal icmp_ln37_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln37_reg_1030_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_1034 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal select_ln37_fu_359_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln37_reg_1039 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln37_reg_1039_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln37_reg_1039_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_367_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_reg_1044 : STD_LOGIC_VECTOR (10 downto 0);
    signal INPUT_r_addr_reg_1054 : STD_LOGIC_VECTOR (63 downto 0);
    signal INPUT_r_addr_1_reg_1060 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal INPUT_r_addr_2_reg_1066 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal INPUT_r_addr_3_reg_1072 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal INPUT_r_addr_4_reg_1078 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal INPUT_r_addr_5_reg_1084 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp0 : BOOLEAN;
    signal INPUT_r_addr_6_reg_1090 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln37_fu_635_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln37_reg_1096 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln37_fu_643_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln37_reg_1123 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln37_1_fu_647_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln37_1_reg_1128 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln37_1_reg_1128_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_reg_1132 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln_reg_1132_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal w_local_0_load_reg_1137 : STD_LOGIC_VECTOR (10 downto 0);
    signal w_local_1_load_reg_1142 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_local_2_load_reg_1147 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_local_3_load_reg_1152 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln43_fu_666_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln43_reg_1157 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage3_11001_grp8 : BOOLEAN;
    signal trunc_ln43_2_fu_676_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln43_2_reg_1172 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage4_11001_grp9 : BOOLEAN;
    signal trunc_ln43_4_fu_686_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln43_4_reg_1187 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage5_11001_grp10 : BOOLEAN;
    signal trunc_ln43_6_fu_747_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln43_6_reg_1207 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage6_11001_grp11 : BOOLEAN;
    signal trunc_ln43_8_fu_774_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln43_8_reg_1242 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_11001_grp12 : BOOLEAN;
    signal w_local_5_load_reg_1252 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_local_6_load_reg_1257 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln43_10_fu_802_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln43_10_reg_1272 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage1_11001_grp13 : BOOLEAN;
    signal trunc_ln43_12_fu_829_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln43_12_reg_1292 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage2_11001_grp14 : BOOLEAN;
    signal select_ln45_fu_914_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln45_reg_1322 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal zext_ln45_fu_928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln43_6_fu_394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal sext_ln43_8_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal sext_ln43_10_fu_473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal sext_ln43_12_fu_507_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal sext_ln43_14_fu_541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal sext_ln43_16_fu_575_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6_grp0 : BOOLEAN;
    signal sext_ln43_18_fu_609_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state3_io_grp1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp1 : BOOLEAN;
    signal ap_block_state4_io_grp2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp2 : BOOLEAN;
    signal ap_block_state5_io_grp3 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp3 : BOOLEAN;
    signal ap_block_state6_io_grp4 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp4 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp6 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp7 : BOOLEAN;
    signal i_fu_168 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln43_2_fu_404_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal f_fu_172 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal select_ln37_1_fu_628_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_176 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln37_1_fu_339_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal w_local_0_ce0_local : STD_LOGIC;
    signal w_local_1_ce0_local : STD_LOGIC;
    signal w_local_2_ce0_local : STD_LOGIC;
    signal w_local_3_ce0_local : STD_LOGIC;
    signal w_local_4_ce0_local : STD_LOGIC;
    signal w_local_5_ce0_local : STD_LOGIC;
    signal w_local_6_ce0_local : STD_LOGIC;
    signal output_0_we0_local : STD_LOGIC;
    signal output_0_ce0_local : STD_LOGIC;
    signal output_1_we0_local : STD_LOGIC;
    signal output_1_ce0_local : STD_LOGIC;
    signal zext_ln43_fu_375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln43_fu_379_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln43_1_fu_384_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln43_3_fu_415_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln43_1_fu_420_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln43_4_fu_424_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln43_5_fu_429_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln43_6_fu_449_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln43_2_fu_454_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln43_7_fu_458_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln43_9_fu_463_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln43_9_fu_483_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln43_3_fu_488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln43_10_fu_492_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln43_s_fu_497_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln43_12_fu_517_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln43_4_fu_522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln43_13_fu_526_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln43_3_fu_531_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln43_15_fu_551_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln43_5_fu_556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln43_16_fu_560_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln43_7_fu_565_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln43_18_fu_585_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln43_6_fu_590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln43_19_fu_594_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln43_11_fu_599_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln37_fu_622_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_fu_690_p17 : STD_LOGIC_VECTOR (8 downto 0);
    signal acc_fu_690_p19 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_i_i29_i_i_fu_729_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_934_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_s_fu_754_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_62_fu_782_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_943_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_62_fu_782_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_63_fu_809_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_952_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_63_fu_809_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_fu_836_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_961_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_64_fu_836_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_65_fu_856_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_970_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_65_fu_856_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_66_fu_873_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_979_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_66_fu_873_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln43_13_fu_890_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_988_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln6_fu_899_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln43_13_fu_890_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_899_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_922_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_943_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_952_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_961_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_970_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_979_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_988_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_934_ce : STD_LOGIC;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal grp_fu_943_ce : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal grp_fu_952_ce : STD_LOGIC;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_fu_961_ce : STD_LOGIC;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal grp_fu_970_ce : STD_LOGIC;
    signal grp_fu_979_ce : STD_LOGIC;
    signal grp_fu_988_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_430 : BOOLEAN;
    signal acc_fu_690_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal acc_fu_690_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal acc_fu_690_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal acc_fu_690_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal acc_fu_690_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal acc_fu_690_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal acc_fu_690_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal acc_fu_690_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component ecg_cnn_sparsemux_17_3_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (8 downto 0);
        din4 : IN STD_LOGIC_VECTOR (8 downto 0);
        din5 : IN STD_LOGIC_VECTOR (8 downto 0);
        din6 : IN STD_LOGIC_VECTOR (8 downto 0);
        din7 : IN STD_LOGIC_VECTOR (8 downto 0);
        def : IN STD_LOGIC_VECTOR (8 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component ecg_cnn_mac_muladd_12s_11s_18s_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component ecg_cnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    w_local_0_U : component ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_local_0_address0,
        ce0 => w_local_0_ce0_local,
        q0 => w_local_0_q0);

    w_local_1_U : component ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_local_1_address0,
        ce0 => w_local_1_ce0_local,
        q0 => w_local_1_q0);

    w_local_2_U : component ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_local_2_address0,
        ce0 => w_local_2_ce0_local,
        q0 => w_local_2_q0);

    w_local_3_U : component ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_local_3_address0,
        ce0 => w_local_3_ce0_local,
        q0 => w_local_3_q0);

    w_local_4_U : component ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_local_4_address0,
        ce0 => w_local_4_ce0_local,
        q0 => w_local_4_q0);

    w_local_5_U : component ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_local_5_address0,
        ce0 => w_local_5_ce0_local,
        q0 => w_local_5_q0);

    w_local_6_U : component ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_local_6_address0,
        ce0 => w_local_6_ce0_local,
        q0 => w_local_6_q0);

    sparsemux_17_3_9_1_1_U1 : component ecg_cnn_sparsemux_17_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        CASE5 => "101",
        din5_WIDTH => 9,
        CASE6 => "110",
        din6_WIDTH => 9,
        CASE7 => "111",
        din7_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => ap_const_lv9_167,
        din1 => ap_const_lv9_1CA,
        din2 => ap_const_lv9_A3,
        din3 => ap_const_lv9_1D9,
        din4 => ap_const_lv9_14E,
        din5 => ap_const_lv9_25,
        din6 => ap_const_lv9_F6,
        din7 => ap_const_lv9_89,
        def => acc_fu_690_p17,
        sel => trunc_ln37_reg_1123,
        dout => acc_fu_690_p19);

    mac_muladd_12s_11s_18s_21_4_1_U2 : component ecg_cnn_mac_muladd_12s_11s_18s_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 11,
        din2_WIDTH => 18,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln43_reg_1157,
        din1 => w_local_0_load_reg_1137,
        din2 => shl_i_i29_i_i_fu_729_p3,
        ce => grp_fu_934_ce,
        dout => grp_fu_934_p3);

    mac_muladd_12s_10s_21ns_21_4_1_U3 : component ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln43_2_reg_1172,
        din1 => w_local_1_load_reg_1142,
        din2 => grp_fu_943_p2,
        ce => grp_fu_943_ce,
        dout => grp_fu_943_p3);

    mac_muladd_12s_10s_21ns_21_4_1_U4 : component ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln43_4_reg_1187,
        din1 => w_local_2_load_reg_1147,
        din2 => grp_fu_952_p2,
        ce => grp_fu_952_ce,
        dout => grp_fu_952_p3);

    mac_muladd_12s_10s_21ns_21_4_1_U5 : component ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln43_6_reg_1207,
        din1 => w_local_3_load_reg_1152,
        din2 => grp_fu_961_p2,
        ce => grp_fu_961_ce,
        dout => grp_fu_961_p3);

    mac_muladd_12s_9s_21ns_21_4_1_U6 : component ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln43_8_reg_1242,
        din1 => w_local_4_q0,
        din2 => grp_fu_970_p2,
        ce => grp_fu_970_ce,
        dout => grp_fu_970_p3);

    mac_muladd_12s_10s_21ns_21_4_1_U7 : component ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln43_10_reg_1272,
        din1 => w_local_5_load_reg_1252,
        din2 => grp_fu_979_p2,
        ce => grp_fu_979_ce,
        dout => grp_fu_979_p3);

    mac_muladd_12s_11s_21ns_21_4_1_U8 : component ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln43_12_reg_1292,
        din1 => w_local_6_load_reg_1257,
        din2 => grp_fu_988_p2,
        ce => grp_fu_988_ce,
        dout => grp_fu_988_p3);

    flow_control_loop_pipe_sequential_init_U : component ecg_cnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage6,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp12_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp12_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp12_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12)) then 
                        ap_block_pp0_stage0_subdone_grp12_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6)) then 
                        ap_block_pp0_stage0_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp13_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp13_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp13_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13)) then 
                        ap_block_pp0_stage1_subdone_grp13_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp7_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp7_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp7_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp7)) then 
                        ap_block_pp0_stage1_subdone_grp7_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp14_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp14_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp14_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14)) then 
                        ap_block_pp0_stage2_subdone_grp14_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp1)) then 
                        ap_block_pp0_stage2_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp2)) then 
                        ap_block_pp0_stage3_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp8)) then 
                        ap_block_pp0_stage3_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp3_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp3)) then 
                        ap_block_pp0_stage4_subdone_grp3_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp9_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp9)) then 
                        ap_block_pp0_stage4_subdone_grp9_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp10_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp10_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp10_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10)) then 
                        ap_block_pp0_stage5_subdone_grp10_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp4_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp4_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp4_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp4)) then 
                        ap_block_pp0_stage5_subdone_grp4_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp11_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp11_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp11_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11)) then 
                        ap_block_pp0_stage6_subdone_grp11_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp5)) then 
                        ap_block_pp0_stage6_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage6)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    f_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_430)) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    f_fu_172 <= ap_const_lv4_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    f_fu_172 <= select_ln37_1_fu_628_p3;
                end if;
            end if; 
        end if;
    end process;

    i_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                i_fu_168 <= ap_const_lv10_0;
            elsif (((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                i_fu_168 <= add_ln43_2_fu_404_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln37_fu_333_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_176 <= add_ln37_1_fu_339_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_176 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                INPUT_r_addr_1_reg_1060 <= sext_ln43_8_fu_439_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                INPUT_r_addr_2_reg_1066 <= sext_ln43_10_fu_473_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                INPUT_r_addr_3_reg_1072 <= sext_ln43_12_fu_507_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                INPUT_r_addr_4_reg_1078 <= sext_ln43_14_fu_541_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                INPUT_r_addr_5_reg_1084 <= sext_ln43_16_fu_575_p1;
                INPUT_r_addr_6_reg_1090 <= sext_ln43_18_fu_609_p1;
                select_ln45_reg_1322 <= select_ln45_fu_914_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                INPUT_r_addr_reg_1054 <= sext_ln43_6_fu_394_p1;
                icmp_ln38_reg_1034 <= icmp_ln38_fu_353_p2;
                select_ln37_reg_1039 <= select_ln37_fu_359_p3;
                select_ln37_reg_1039_pp0_iter1_reg <= select_ln37_reg_1039;
                select_ln37_reg_1039_pp0_iter2_reg <= select_ln37_reg_1039_pp0_iter1_reg;
                    shl_ln_reg_1044(10 downto 1) <= shl_ln_fu_367_p3(10 downto 1);
                w_local_0_load_reg_1137 <= w_local_0_q0;
                w_local_1_load_reg_1142 <= w_local_1_q0;
                w_local_2_load_reg_1147 <= w_local_2_q0;
                w_local_3_load_reg_1152 <= w_local_3_q0;
                w_local_5_load_reg_1252 <= w_local_5_q0;
                w_local_6_load_reg_1257 <= w_local_6_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln37_reg_1030 <= icmp_ln37_fu_333_p2;
                icmp_ln37_reg_1030_pp0_iter1_reg <= icmp_ln37_reg_1030;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                lshr_ln_reg_1132 <= select_ln37_1_fu_628_p3(2 downto 1);
                lshr_ln_reg_1132_pp0_iter2_reg <= lshr_ln_reg_1132;
                trunc_ln37_1_reg_1128 <= trunc_ln37_1_fu_647_p1;
                trunc_ln37_1_reg_1128_pp0_iter2_reg <= trunc_ln37_1_reg_1128;
                trunc_ln37_reg_1123 <= trunc_ln37_fu_643_p1;
                    zext_ln37_reg_1096(3 downto 0) <= zext_ln37_fu_635_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg))) then
                trunc_ln43_10_reg_1272 <= trunc_ln43_10_fu_802_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg))) then
                trunc_ln43_12_reg_1292 <= trunc_ln43_12_fu_829_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp9_done_reg))) then
                trunc_ln43_2_reg_1172 <= trunc_ln43_2_fu_676_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg))) then
                trunc_ln43_4_reg_1187 <= trunc_ln43_4_fu_686_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg))) then
                trunc_ln43_6_reg_1207 <= trunc_ln43_6_fu_747_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg))) then
                trunc_ln43_8_reg_1242 <= trunc_ln43_8_fu_774_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp8_done_reg))) then
                trunc_ln43_reg_1157 <= trunc_ln43_fu_666_p1;
            end if;
        end if;
    end process;
    shl_ln_reg_1044(0) <= '0';
    zext_ln37_reg_1096(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage6_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter2_stage0, ap_idle_pp0_0to1, ap_idle_pp0_1to3, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    INPUT_r_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, m_axi_INPUT_r_0_ARREADY, icmp_ln37_reg_1030, ap_block_pp0_stage6_subdone_grp5_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp1, ap_block_pp0_stage2_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp2, ap_block_pp0_stage3_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp3, ap_block_pp0_stage4_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp4, ap_block_pp0_stage5_subdone_grp4_done_reg, ap_block_pp0_stage6_grp5, ap_block_pp0_stage0_grp6, ap_block_pp0_stage0_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp7, ap_block_pp0_stage1_subdone_grp7_done_reg)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp6)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp5_done_reg)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp4)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) 
    and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp3)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp2)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp1)))) then 
            INPUT_r_blk_n_AR <= m_axi_INPUT_r_0_ARREADY;
        else 
            INPUT_r_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    INPUT_r_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage6_subdone_grp11_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp8, ap_block_pp0_stage3_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp9, ap_block_pp0_stage4_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp10, ap_block_pp0_stage5_subdone_grp10_done_reg, ap_block_pp0_stage6_grp11, ap_block_pp0_stage0_grp12, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp13, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_block_pp0_stage2_grp14, ap_block_pp0_stage2_subdone_grp14_done_reg)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp13)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp14)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage5_grp10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp8)))) then 
            INPUT_r_blk_n_R <= m_axi_INPUT_r_0_RVALID;
        else 
            INPUT_r_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    acc_fu_690_p17 <= "XXXXXXXXX";
    add_ln37_1_fu_339_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv13_1));
    add_ln37_fu_622_p2 <= std_logic_vector(unsigned(f_fu_172) + unsigned(ap_const_lv4_1));
    add_ln43_10_fu_492_p2 <= std_logic_vector(unsigned(zext_ln43_3_fu_488_p1) + unsigned(input_r_r));
    add_ln43_12_fu_517_p2 <= std_logic_vector(unsigned(shl_ln_reg_1044) + unsigned(ap_const_lv11_8));
    add_ln43_13_fu_526_p2 <= std_logic_vector(unsigned(zext_ln43_4_fu_522_p1) + unsigned(input_r_r));
    add_ln43_15_fu_551_p2 <= std_logic_vector(unsigned(shl_ln_reg_1044) + unsigned(ap_const_lv11_A));
    add_ln43_16_fu_560_p2 <= std_logic_vector(unsigned(zext_ln43_5_fu_556_p1) + unsigned(input_r_r));
    add_ln43_18_fu_585_p2 <= std_logic_vector(unsigned(shl_ln_reg_1044) + unsigned(ap_const_lv11_C));
    add_ln43_19_fu_594_p2 <= std_logic_vector(unsigned(zext_ln43_6_fu_590_p1) + unsigned(input_r_r));
    add_ln43_2_fu_404_p2 <= std_logic_vector(unsigned(select_ln37_fu_359_p3) + unsigned(ap_const_lv10_1));
    add_ln43_3_fu_415_p2 <= std_logic_vector(unsigned(shl_ln_reg_1044) + unsigned(ap_const_lv11_2));
    add_ln43_4_fu_424_p2 <= std_logic_vector(unsigned(zext_ln43_1_fu_420_p1) + unsigned(input_r_r));
    add_ln43_6_fu_449_p2 <= std_logic_vector(unsigned(shl_ln_reg_1044) + unsigned(ap_const_lv11_4));
    add_ln43_7_fu_458_p2 <= std_logic_vector(unsigned(zext_ln43_2_fu_454_p1) + unsigned(input_r_r));
    add_ln43_9_fu_483_p2 <= std_logic_vector(unsigned(shl_ln_reg_1044) + unsigned(ap_const_lv11_6));
    add_ln43_fu_379_p2 <= std_logic_vector(unsigned(zext_ln43_fu_375_p1) + unsigned(input_r_r));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_ARREADY, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_block_pp0_stage0_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((m_axi_INPUT_r_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp12_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage0_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp12 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp6_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_ARREADY, ap_block_pp0_stage0_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp6 <= ((m_axi_INPUT_r_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_ARREADY, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_block_pp0_stage0_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((m_axi_INPUT_r_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp12_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage0_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp12 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp6_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_ARREADY, ap_block_pp0_stage0_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp6 <= ((m_axi_INPUT_r_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_ARREADY, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_block_pp0_stage1_subdone_grp7_done_reg)
    begin
                ap_block_pp0_stage1_11001 <= (((m_axi_INPUT_r_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp7_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg)));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp13_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage1_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp13 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_ARREADY, ap_block_pp0_stage1_subdone_grp7_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp7 <= ((m_axi_INPUT_r_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp7_done_reg));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_ARREADY, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_block_pp0_stage1_subdone_grp7_done_reg)
    begin
                ap_block_pp0_stage1_subdone <= (((m_axi_INPUT_r_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp7_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg)));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp13_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage1_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp13 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp7_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_ARREADY, ap_block_pp0_stage1_subdone_grp7_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp7 <= ((m_axi_INPUT_r_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp7_done_reg));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp1_done_reg, ap_block_pp0_stage2_subdone_grp14_done_reg, ap_block_state3_io_grp1)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_const_boolean_1 = ap_block_state3_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp1_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg)));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp1_done_reg, ap_block_state3_io_grp1)
    begin
                ap_block_pp0_stage2_11001_grp1 <= ((ap_const_boolean_1 = ap_block_state3_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage2_11001_grp14_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage2_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage2_11001_grp14 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp1_done_reg, ap_block_pp0_stage2_subdone_grp14_done_reg, ap_block_state3_io_grp1)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_const_boolean_1 = ap_block_state3_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp1_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg)));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp1_done_reg, ap_block_state3_io_grp1)
    begin
                ap_block_pp0_stage2_subdone_grp1 <= ((ap_const_boolean_1 = ap_block_state3_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage2_subdone_grp14_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage2_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage2_subdone_grp14 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp8_done_reg, ap_block_pp0_stage3_subdone_grp2_done_reg, ap_block_state4_io_grp2)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_const_boolean_1 = ap_block_state4_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp2_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp8_done_reg)));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp2_done_reg, ap_block_state4_io_grp2)
    begin
                ap_block_pp0_stage3_11001_grp2 <= ((ap_const_boolean_1 = ap_block_state4_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage3_subdone_grp8_done_reg)
    begin
                ap_block_pp0_stage3_11001_grp8 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp8_done_reg));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp8_done_reg, ap_block_pp0_stage3_subdone_grp2_done_reg, ap_block_state4_io_grp2)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_const_boolean_1 = ap_block_state4_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp2_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp8_done_reg)));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp2_done_reg, ap_block_state4_io_grp2)
    begin
                ap_block_pp0_stage3_subdone_grp2 <= ((ap_const_boolean_1 = ap_block_state4_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage3_subdone_grp8_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage3_subdone_grp8_done_reg)
    begin
                ap_block_pp0_stage3_subdone_grp8 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp8_done_reg));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp9_done_reg, ap_block_pp0_stage4_subdone_grp3_done_reg, ap_block_state5_io_grp3)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_const_boolean_1 = ap_block_state5_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp3_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp9_done_reg)));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp3_done_reg, ap_block_state5_io_grp3)
    begin
                ap_block_pp0_stage4_11001_grp3 <= ((ap_const_boolean_1 = ap_block_state5_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp3_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage4_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage4_11001_grp9 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp9_done_reg));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp9_done_reg, ap_block_pp0_stage4_subdone_grp3_done_reg, ap_block_state5_io_grp3)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_const_boolean_1 = ap_block_state5_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp3_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp9_done_reg)));
    end process;

        ap_block_pp0_stage4_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp3_done_reg, ap_block_state5_io_grp3)
    begin
                ap_block_pp0_stage4_subdone_grp3 <= ((ap_const_boolean_1 = ap_block_state5_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp3_done_reg));
    end process;


    ap_block_pp0_stage4_subdone_grp9_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage4_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage4_subdone_grp9 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp9_done_reg));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp10_done_reg, ap_block_pp0_stage5_subdone_grp4_done_reg, ap_block_state6_io_grp4)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_const_boolean_1 = ap_block_state6_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp4_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg)));
    end process;

        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp10_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage5_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage5_11001_grp10 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp4_done_reg, ap_block_state6_io_grp4)
    begin
                ap_block_pp0_stage5_11001_grp4 <= ((ap_const_boolean_1 = ap_block_state6_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp4_done_reg));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp10_done_reg, ap_block_pp0_stage5_subdone_grp4_done_reg, ap_block_state6_io_grp4)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_const_boolean_1 = ap_block_state6_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp4_done_reg)) or ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg)));
    end process;

        ap_block_pp0_stage5_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_grp10_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage5_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage5_subdone_grp10 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp4_done_reg, ap_block_state6_io_grp4)
    begin
                ap_block_pp0_stage5_subdone_grp4 <= ((ap_const_boolean_1 = ap_block_state6_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp4_done_reg));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_state7_io_grp5, ap_block_pp0_stage6_subdone_grp5_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp11_done_reg)
    begin
                ap_block_pp0_stage6_11001 <= (((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg)) or ((ap_const_boolean_1 = ap_block_state7_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp5_done_reg)));
    end process;

        ap_block_pp0_stage6_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp11_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage6_subdone_grp11_done_reg)
    begin
                ap_block_pp0_stage6_11001_grp11 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage6_11001_grp5_assign_proc : process(ap_block_state7_io_grp5, ap_block_pp0_stage6_subdone_grp5_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage6_11001_grp5 <= ((ap_const_boolean_1 = ap_block_state7_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp5_done_reg));
    end process;

        ap_block_pp0_stage6_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_state7_io_grp5, ap_block_pp0_stage6_subdone_grp5_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp11_done_reg)
    begin
                ap_block_pp0_stage6_subdone <= (((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg)) or ((ap_const_boolean_1 = ap_block_state7_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp5_done_reg)));
    end process;

        ap_block_pp0_stage6_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_grp11_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage6_subdone_grp11_done_reg)
    begin
                ap_block_pp0_stage6_subdone_grp11 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage6_subdone_grp5_assign_proc : process(ap_block_state7_io_grp5, ap_block_pp0_stage6_subdone_grp5_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage6_subdone_grp5 <= ((ap_const_boolean_1 = ap_block_state7_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp5_done_reg));
    end process;


    ap_block_state3_io_grp1_assign_proc : process(m_axi_INPUT_r_0_ARREADY, icmp_ln37_reg_1030)
    begin
                ap_block_state3_io_grp1 <= ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (m_axi_INPUT_r_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state4_io_grp2_assign_proc : process(m_axi_INPUT_r_0_ARREADY, icmp_ln37_reg_1030)
    begin
                ap_block_state4_io_grp2 <= ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (m_axi_INPUT_r_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state5_io_grp3_assign_proc : process(m_axi_INPUT_r_0_ARREADY, icmp_ln37_reg_1030)
    begin
                ap_block_state5_io_grp3 <= ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (m_axi_INPUT_r_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state6_io_grp4_assign_proc : process(m_axi_INPUT_r_0_ARREADY, icmp_ln37_reg_1030)
    begin
                ap_block_state6_io_grp4 <= ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (m_axi_INPUT_r_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state7_io_grp5_assign_proc : process(m_axi_INPUT_r_0_ARREADY, icmp_ln37_reg_1030)
    begin
                ap_block_state7_io_grp5 <= ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (m_axi_INPUT_r_0_ARREADY = ap_const_logic_0));
    end process;


    ap_condition_430_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
                ap_condition_430 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0));
    end process;


    ap_condition_exit_pp0_iter0_stage6_assign_proc : process(ap_CS_fsm_pp0_stage6, icmp_ln37_reg_1030, ap_block_pp0_stage6_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((icmp_ln37_reg_1030 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln37_reg_1030_pp0_iter1_reg)
    begin
        if (((icmp_ln37_reg_1030_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage6;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten_fu_176, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_176;
        end if; 
    end process;


    grp_fu_934_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)))) then 
            grp_fu_934_ce <= ap_const_logic_1;
        else 
            grp_fu_934_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_943_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)))) then 
            grp_fu_943_ce <= ap_const_logic_1;
        else 
            grp_fu_943_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_943_p2 <= (tmp_s_fu_754_p4 & ap_const_lv9_0);

    grp_fu_952_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)))) then 
            grp_fu_952_ce <= ap_const_logic_1;
        else 
            grp_fu_952_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_952_p2 <= (tmp_62_fu_782_p4 & ap_const_lv9_0);

    grp_fu_961_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)))) then 
            grp_fu_961_ce <= ap_const_logic_1;
        else 
            grp_fu_961_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_961_p2 <= (tmp_63_fu_809_p4 & ap_const_lv9_0);

    grp_fu_970_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_970_ce <= ap_const_logic_1;
        else 
            grp_fu_970_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_970_p2 <= (tmp_64_fu_836_p4 & ap_const_lv9_0);

    grp_fu_979_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_979_ce <= ap_const_logic_1;
        else 
            grp_fu_979_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_979_p2 <= (tmp_65_fu_856_p4 & ap_const_lv9_0);

    grp_fu_988_ce_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)))) then 
            grp_fu_988_ce <= ap_const_logic_1;
        else 
            grp_fu_988_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_988_p2 <= (tmp_66_fu_873_p4 & ap_const_lv9_0);
    icmp_ln37_fu_333_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv13_1650) else "0";
    icmp_ln38_fu_353_p2 <= "1" when (i_fu_168 = ap_const_lv10_2CA) else "0";
    icmp_ln45_fu_908_p2 <= "1" when (signed(trunc_ln43_13_fu_890_p4) > signed(ap_const_lv12_0)) else "0";

    m_axi_INPUT_r_0_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln37_reg_1030, ap_block_pp0_stage6_subdone_grp5_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp4_done_reg, ap_block_pp0_stage0_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp7_done_reg, INPUT_r_addr_reg_1054, INPUT_r_addr_1_reg_1060, INPUT_r_addr_2_reg_1066, INPUT_r_addr_3_reg_1072, INPUT_r_addr_4_reg_1078, INPUT_r_addr_5_reg_1084, INPUT_r_addr_6_reg_1090, ap_block_pp0_stage2_11001_grp1, ap_block_pp0_stage3_11001_grp2, ap_block_pp0_stage4_11001_grp3, ap_block_pp0_stage5_11001_grp4, ap_block_pp0_stage6_11001_grp5, ap_block_pp0_stage0_11001_grp6, ap_block_pp0_stage1_11001_grp7)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp7_done_reg))) then 
            m_axi_INPUT_r_0_ARADDR <= INPUT_r_addr_6_reg_1090;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg))) then 
            m_axi_INPUT_r_0_ARADDR <= INPUT_r_addr_5_reg_1084;
        elsif (((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp5_done_reg))) then 
            m_axi_INPUT_r_0_ARADDR <= INPUT_r_addr_4_reg_1078;
        elsif (((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp4_done_reg))) then 
            m_axi_INPUT_r_0_ARADDR <= INPUT_r_addr_3_reg_1072;
        elsif (((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp3_done_reg))) then 
            m_axi_INPUT_r_0_ARADDR <= INPUT_r_addr_2_reg_1066;
        elsif (((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp2_done_reg))) then 
            m_axi_INPUT_r_0_ARADDR <= INPUT_r_addr_1_reg_1060;
        elsif (((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp1_done_reg))) then 
            m_axi_INPUT_r_0_ARADDR <= INPUT_r_addr_reg_1054;
        else 
            m_axi_INPUT_r_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_INPUT_r_0_ARBURST <= ap_const_lv2_0;
    m_axi_INPUT_r_0_ARCACHE <= ap_const_lv4_0;
    m_axi_INPUT_r_0_ARID <= ap_const_lv1_0;
    m_axi_INPUT_r_0_ARLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_INPUT_r_0_ARLOCK <= ap_const_lv2_0;
    m_axi_INPUT_r_0_ARPROT <= ap_const_lv3_0;
    m_axi_INPUT_r_0_ARQOS <= ap_const_lv4_0;
    m_axi_INPUT_r_0_ARREGION <= ap_const_lv4_0;
    m_axi_INPUT_r_0_ARSIZE <= ap_const_lv3_0;
    m_axi_INPUT_r_0_ARUSER <= ap_const_lv1_0;

    m_axi_INPUT_r_0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln37_reg_1030, ap_block_pp0_stage6_subdone_grp5_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp4_done_reg, ap_block_pp0_stage0_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp7_done_reg, ap_block_pp0_stage2_11001_grp1, ap_block_pp0_stage3_11001_grp2, ap_block_pp0_stage4_11001_grp3, ap_block_pp0_stage5_11001_grp4, ap_block_pp0_stage6_11001_grp5, ap_block_pp0_stage0_11001_grp6, ap_block_pp0_stage1_11001_grp7)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp7_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp5_done_reg)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp4_done_reg)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp3_done_reg)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp2_done_reg)) or ((icmp_ln37_reg_1030 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp1_done_reg)))) then 
            m_axi_INPUT_r_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_INPUT_r_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_INPUT_r_0_AWADDR <= ap_const_lv64_0;
    m_axi_INPUT_r_0_AWBURST <= ap_const_lv2_0;
    m_axi_INPUT_r_0_AWCACHE <= ap_const_lv4_0;
    m_axi_INPUT_r_0_AWID <= ap_const_lv1_0;
    m_axi_INPUT_r_0_AWLEN <= ap_const_lv32_0;
    m_axi_INPUT_r_0_AWLOCK <= ap_const_lv2_0;
    m_axi_INPUT_r_0_AWPROT <= ap_const_lv3_0;
    m_axi_INPUT_r_0_AWQOS <= ap_const_lv4_0;
    m_axi_INPUT_r_0_AWREGION <= ap_const_lv4_0;
    m_axi_INPUT_r_0_AWSIZE <= ap_const_lv3_0;
    m_axi_INPUT_r_0_AWUSER <= ap_const_lv1_0;
    m_axi_INPUT_r_0_AWVALID <= ap_const_logic_0;
    m_axi_INPUT_r_0_BREADY <= ap_const_logic_0;

    m_axi_INPUT_r_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp11_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp10_done_reg, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_block_pp0_stage2_subdone_grp14_done_reg, ap_block_pp0_stage3_11001_grp8, ap_block_pp0_stage4_11001_grp9, ap_block_pp0_stage5_11001_grp10, ap_block_pp0_stage6_11001_grp11, ap_block_pp0_stage0_11001_grp12, ap_block_pp0_stage1_11001_grp13, ap_block_pp0_stage2_11001_grp14)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp14_done_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp11_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp10) 
    and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp9_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp8_done_reg)))) then 
            m_axi_INPUT_r_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_INPUT_r_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_INPUT_r_0_WDATA <= ap_const_lv16_0;
    m_axi_INPUT_r_0_WID <= ap_const_lv1_0;
    m_axi_INPUT_r_0_WLAST <= ap_const_logic_0;
    m_axi_INPUT_r_0_WSTRB <= ap_const_lv2_0;
    m_axi_INPUT_r_0_WUSER <= ap_const_lv1_0;
    m_axi_INPUT_r_0_WVALID <= ap_const_logic_0;
    output_0_address0 <= zext_ln45_fu_928_p1(12 - 1 downto 0);
    output_0_ce0 <= output_0_ce0_local;

    output_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            output_0_ce0_local <= ap_const_logic_1;
        else 
            output_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    output_0_d0 <= select_ln45_reg_1322;
    output_0_we0 <= output_0_we0_local;

    output_0_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln37_1_reg_1128_pp0_iter2_reg)
    begin
        if (((trunc_ln37_1_reg_1128_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            output_0_we0_local <= ap_const_logic_1;
        else 
            output_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    output_1_address0 <= zext_ln45_fu_928_p1(12 - 1 downto 0);
    output_1_ce0 <= output_1_ce0_local;

    output_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            output_1_ce0_local <= ap_const_logic_1;
        else 
            output_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    output_1_d0 <= select_ln45_reg_1322;
    output_1_we0 <= output_1_we0_local;

    output_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln37_1_reg_1128_pp0_iter2_reg)
    begin
        if (((trunc_ln37_1_reg_1128_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            output_1_we0_local <= ap_const_logic_1;
        else 
            output_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln37_1_fu_628_p3 <= 
        add_ln37_fu_622_p2 when (icmp_ln38_reg_1034(0) = '1') else 
        f_fu_172;
    select_ln37_fu_359_p3 <= 
        ap_const_lv10_0 when (icmp_ln38_fu_353_p2(0) = '1') else 
        i_fu_168;
    select_ln45_fu_914_p3 <= 
        trunc_ln6_fu_899_p4 when (icmp_ln45_fu_908_p2(0) = '1') else 
        ap_const_lv11_0;
        sext_ln43_10_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln43_9_fu_463_p4),64));

        sext_ln43_12_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln43_s_fu_497_p4),64));

        sext_ln43_14_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln43_3_fu_531_p4),64));

        sext_ln43_16_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln43_7_fu_565_p4),64));

        sext_ln43_18_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln43_11_fu_599_p4),64));

        sext_ln43_6_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln43_1_fu_384_p4),64));

        sext_ln43_8_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln43_5_fu_429_p4),64));

    shl_i_i29_i_i_fu_729_p3 <= (acc_fu_690_p19 & ap_const_lv9_0);
    shl_ln_fu_367_p3 <= (select_ln37_fu_359_p3 & ap_const_lv1_0);
    tmp_62_fu_782_p1 <= grp_fu_943_p3;
    tmp_62_fu_782_p4 <= tmp_62_fu_782_p1(20 downto 9);
    tmp_63_fu_809_p1 <= grp_fu_952_p3;
    tmp_63_fu_809_p4 <= tmp_63_fu_809_p1(20 downto 9);
    tmp_64_fu_836_p1 <= grp_fu_961_p3;
    tmp_64_fu_836_p4 <= tmp_64_fu_836_p1(20 downto 9);
    tmp_65_fu_856_p1 <= grp_fu_970_p3;
    tmp_65_fu_856_p4 <= tmp_65_fu_856_p1(20 downto 9);
    tmp_66_fu_873_p1 <= grp_fu_979_p3;
    tmp_66_fu_873_p4 <= tmp_66_fu_873_p1(20 downto 9);
    tmp_fu_922_p3 <= (select_ln37_reg_1039_pp0_iter2_reg & lshr_ln_reg_1132_pp0_iter2_reg);
    tmp_s_fu_754_p4 <= grp_fu_934_p3(20 downto 9);
    trunc_ln37_1_fu_647_p1 <= select_ln37_1_fu_628_p3(1 - 1 downto 0);
    trunc_ln37_fu_643_p1 <= select_ln37_1_fu_628_p3(3 - 1 downto 0);
    trunc_ln43_10_fu_802_p1 <= m_axi_INPUT_r_0_RDATA(12 - 1 downto 0);
    trunc_ln43_11_fu_599_p4 <= add_ln43_19_fu_594_p2(63 downto 1);
    trunc_ln43_12_fu_829_p1 <= m_axi_INPUT_r_0_RDATA(12 - 1 downto 0);
    trunc_ln43_13_fu_890_p1 <= grp_fu_988_p3;
    trunc_ln43_13_fu_890_p4 <= trunc_ln43_13_fu_890_p1(20 downto 9);
    trunc_ln43_1_fu_384_p4 <= add_ln43_fu_379_p2(63 downto 1);
    trunc_ln43_2_fu_676_p1 <= m_axi_INPUT_r_0_RDATA(12 - 1 downto 0);
    trunc_ln43_3_fu_531_p4 <= add_ln43_13_fu_526_p2(63 downto 1);
    trunc_ln43_4_fu_686_p1 <= m_axi_INPUT_r_0_RDATA(12 - 1 downto 0);
    trunc_ln43_5_fu_429_p4 <= add_ln43_4_fu_424_p2(63 downto 1);
    trunc_ln43_6_fu_747_p1 <= m_axi_INPUT_r_0_RDATA(12 - 1 downto 0);
    trunc_ln43_7_fu_565_p4 <= add_ln43_16_fu_560_p2(63 downto 1);
    trunc_ln43_8_fu_774_p1 <= m_axi_INPUT_r_0_RDATA(12 - 1 downto 0);
    trunc_ln43_9_fu_463_p4 <= add_ln43_7_fu_458_p2(63 downto 1);
    trunc_ln43_fu_666_p1 <= m_axi_INPUT_r_0_RDATA(12 - 1 downto 0);
    trunc_ln43_s_fu_497_p4 <= add_ln43_10_fu_492_p2(63 downto 1);
    trunc_ln6_fu_899_p1 <= grp_fu_988_p3;
    trunc_ln6_fu_899_p4 <= trunc_ln6_fu_899_p1(19 downto 9);
    w_local_0_address0 <= zext_ln37_fu_635_p1(3 - 1 downto 0);

    w_local_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            w_local_0_ce0_local <= ap_const_logic_1;
        else 
            w_local_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_local_1_address0 <= zext_ln37_fu_635_p1(3 - 1 downto 0);

    w_local_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            w_local_1_ce0_local <= ap_const_logic_1;
        else 
            w_local_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_local_2_address0 <= zext_ln37_fu_635_p1(3 - 1 downto 0);

    w_local_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            w_local_2_ce0_local <= ap_const_logic_1;
        else 
            w_local_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_local_3_address0 <= zext_ln37_fu_635_p1(3 - 1 downto 0);

    w_local_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            w_local_3_ce0_local <= ap_const_logic_1;
        else 
            w_local_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_local_4_address0 <= zext_ln37_reg_1096(3 - 1 downto 0);

    w_local_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            w_local_4_ce0_local <= ap_const_logic_1;
        else 
            w_local_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_local_5_address0 <= zext_ln37_reg_1096(3 - 1 downto 0);

    w_local_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            w_local_5_ce0_local <= ap_const_logic_1;
        else 
            w_local_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_local_6_address0 <= zext_ln37_reg_1096(3 - 1 downto 0);

    w_local_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            w_local_6_ce0_local <= ap_const_logic_1;
        else 
            w_local_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln37_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_1_fu_628_p3),64));
    zext_ln43_1_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_3_fu_415_p2),64));
    zext_ln43_2_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_6_fu_449_p2),64));
    zext_ln43_3_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_9_fu_483_p2),64));
    zext_ln43_4_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_12_fu_517_p2),64));
    zext_ln43_5_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_15_fu_551_p2),64));
    zext_ln43_6_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_18_fu_585_p2),64));
    zext_ln43_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_367_p3),64));
    zext_ln45_fu_928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_922_p3),64));
end behav;
