// Seed: 1666036337
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    output wor  id_2
);
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2
);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 ();
  assign id_1 = id_1;
  initial begin : LABEL_0
    @(posedge 1 - id_1) id_1 <= 1 == 1'b0;
  end
  assign module_3.type_1 = 0;
  assign module_0.type_5 = 0;
endmodule
module module_3;
  wor id_1;
  assign id_1 = id_1 | 1'b0;
  assign id_1 = 0;
  module_2 modCall_1 ();
  uwire id_2 = id_1;
endmodule
