b962bae81fa4 ("ASoC: cs42l42: Add PLL configuration for 44.1kHz/16-bit")
1c52825c38fc ("ASoC: cs42l42: Fix 1536000 Bit Clock instability")
b7d00776ebf7 ("ASoC: cs42l42: Wait for PLL to lock before switching to it")
882589bb707b ("ASoC: cs42l42: Only start PLL if it is needed")
0ea23660c717 ("ASoC: cs42l42: Wait at least 150us after writing SCLK_PRESENT")
43fc357199f9 ("ASoC: cs42l42: Set clock source for both ways of stream")
