// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RFIFONUM,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        scale_lane_reload,
        scale_lane_1_reload,
        scale_lane_2_reload,
        scale_lane_3_reload,
        scale_lane_4_reload,
        scale_lane_5_reload,
        scale_lane_6_reload,
        scale_lane_7_reload,
        scale_lane_8_reload,
        scale_lane_9_reload,
        scale_lane_10_reload,
        scale_lane_11_reload,
        scale_lane_12_reload,
        scale_lane_13_reload,
        scale_lane_14_reload,
        scale_lane_15_reload,
        scale_lane_16_reload,
        scale_lane_17_reload,
        scale_lane_18_reload,
        scale_lane_19_reload,
        scale_lane_20_reload,
        scale_lane_21_reload,
        scale_lane_22_reload,
        scale_lane_23_reload,
        scale_lane_24_reload,
        scale_lane_25_reload,
        scale_lane_26_reload,
        scale_lane_27_reload,
        scale_lane_28_reload,
        scale_lane_29_reload,
        scale_lane_30_reload,
        scale_lane_31_reload,
        scale_lane_32_reload,
        scale_lane_33_reload,
        scale_lane_34_reload,
        scale_lane_35_reload,
        scale_lane_36_reload,
        scale_lane_37_reload,
        scale_lane_38_reload,
        scale_lane_39_reload,
        scale_lane_40_reload,
        scale_lane_41_reload,
        scale_lane_42_reload,
        scale_lane_43_reload,
        scale_lane_44_reload,
        scale_lane_45_reload,
        scale_lane_46_reload,
        scale_lane_47_reload,
        scale_lane_48_reload,
        scale_lane_49_reload,
        scale_lane_50_reload,
        scale_lane_51_reload,
        scale_lane_52_reload,
        scale_lane_53_reload,
        scale_lane_54_reload,
        scale_lane_55_reload,
        scale_lane_56_reload,
        scale_lane_57_reload,
        scale_lane_58_reload,
        scale_lane_59_reload,
        scale_lane_60_reload,
        scale_lane_61_reload,
        scale_lane_62_reload,
        scale_lane_63_reload,
        sext_ln86,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [63:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [31:0] m_axi_C_0_WDATA;
output  [3:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [63:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [31:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [8:0] m_axi_C_0_RFIFONUM;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
input  [23:0] scale_lane_reload;
input  [23:0] scale_lane_1_reload;
input  [23:0] scale_lane_2_reload;
input  [23:0] scale_lane_3_reload;
input  [23:0] scale_lane_4_reload;
input  [23:0] scale_lane_5_reload;
input  [23:0] scale_lane_6_reload;
input  [23:0] scale_lane_7_reload;
input  [23:0] scale_lane_8_reload;
input  [23:0] scale_lane_9_reload;
input  [23:0] scale_lane_10_reload;
input  [23:0] scale_lane_11_reload;
input  [23:0] scale_lane_12_reload;
input  [23:0] scale_lane_13_reload;
input  [23:0] scale_lane_14_reload;
input  [23:0] scale_lane_15_reload;
input  [23:0] scale_lane_16_reload;
input  [23:0] scale_lane_17_reload;
input  [23:0] scale_lane_18_reload;
input  [23:0] scale_lane_19_reload;
input  [23:0] scale_lane_20_reload;
input  [23:0] scale_lane_21_reload;
input  [23:0] scale_lane_22_reload;
input  [23:0] scale_lane_23_reload;
input  [23:0] scale_lane_24_reload;
input  [23:0] scale_lane_25_reload;
input  [23:0] scale_lane_26_reload;
input  [23:0] scale_lane_27_reload;
input  [23:0] scale_lane_28_reload;
input  [23:0] scale_lane_29_reload;
input  [23:0] scale_lane_30_reload;
input  [23:0] scale_lane_31_reload;
input  [23:0] scale_lane_32_reload;
input  [23:0] scale_lane_33_reload;
input  [23:0] scale_lane_34_reload;
input  [23:0] scale_lane_35_reload;
input  [23:0] scale_lane_36_reload;
input  [23:0] scale_lane_37_reload;
input  [23:0] scale_lane_38_reload;
input  [23:0] scale_lane_39_reload;
input  [23:0] scale_lane_40_reload;
input  [23:0] scale_lane_41_reload;
input  [23:0] scale_lane_42_reload;
input  [23:0] scale_lane_43_reload;
input  [23:0] scale_lane_44_reload;
input  [23:0] scale_lane_45_reload;
input  [23:0] scale_lane_46_reload;
input  [23:0] scale_lane_47_reload;
input  [23:0] scale_lane_48_reload;
input  [23:0] scale_lane_49_reload;
input  [23:0] scale_lane_50_reload;
input  [23:0] scale_lane_51_reload;
input  [23:0] scale_lane_52_reload;
input  [23:0] scale_lane_53_reload;
input  [23:0] scale_lane_54_reload;
input  [23:0] scale_lane_55_reload;
input  [23:0] scale_lane_56_reload;
input  [23:0] scale_lane_57_reload;
input  [23:0] scale_lane_58_reload;
input  [23:0] scale_lane_59_reload;
input  [23:0] scale_lane_60_reload;
input  [23:0] scale_lane_61_reload;
input  [23:0] scale_lane_62_reload;
input  [23:0] scale_lane_63_reload;
input  [61:0] sext_ln86;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;

reg ap_idle;
reg m_axi_C_0_WVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln86_fu_869_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    C_blk_n_W;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] first_iter_2_fu_968_p2;
reg   [0:0] first_iter_2_reg_2097;
wire   [2:0] trunc_ln89_fu_1264_p1;
reg   [2:0] trunc_ln89_reg_2141;
reg   [2:0] trunc_ln89_reg_2141_pp0_iter2_reg;
wire   [23:0] tmp_10_fu_1268_p19;
reg   [23:0] tmp_10_reg_2146;
reg  signed [23:0] tmp_10_reg_2146_pp0_iter2_reg;
wire   [23:0] select_ln92_3_fu_1667_p3;
reg   [23:0] select_ln92_3_reg_2151;
wire   [63:0] p_cast_fu_992_p1;
wire    ap_block_pp0_stage0_01001;
reg   [3:0] k_fu_276;
wire   [3:0] add_ln89_fu_1308_p2;
wire    ap_loop_init;
reg   [3:0] b_fu_280;
wire   [3:0] select_ln87_fu_960_p3;
reg   [7:0] indvar_flatten29_fu_284;
wire   [7:0] select_ln87_1_fu_1320_p3;
reg   [8:0] i_fu_288;
wire   [8:0] select_ln86_1_fu_928_p3;
reg   [14:0] indvar_flatten50_fu_292;
wire   [14:0] add_ln86_1_fu_875_p2;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1_fu_296;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3_fu_300;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5_fu_304;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7_fu_308;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9_fu_312;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11_fu_316;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13_fu_320;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15_fu_324;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
wire   [0:0] icmp_ln87_fu_896_p2;
wire   [0:0] icmp_ln89_fu_916_p2;
wire   [0:0] xor_ln86_fu_910_p2;
wire   [8:0] add_ln86_fu_890_p2;
wire   [3:0] select_ln86_fu_902_p3;
wire   [0:0] and_ln86_fu_922_p2;
wire   [0:0] empty_fu_946_p2;
wire   [3:0] add_ln87_fu_940_p2;
wire   [3:0] k_mid2_fu_952_p3;
wire   [7:0] trunc_ln87_fu_936_p1;
wire   [10:0] tmp_s_fu_974_p3;
wire   [10:0] select_ln87_cast_fu_982_p1;
wire   [10:0] empty_25_fu_986_p2;
wire   [23:0] tmp_1_fu_1008_p17;
wire   [2:0] trunc_ln87_1_fu_1004_p1;
wire   [23:0] tmp_2_fu_1040_p17;
wire   [23:0] tmp_3_fu_1072_p17;
wire   [23:0] tmp_4_fu_1104_p17;
wire   [23:0] tmp_5_fu_1136_p17;
wire   [23:0] tmp_6_fu_1168_p17;
wire   [23:0] tmp_7_fu_1200_p17;
wire   [23:0] tmp_8_fu_1232_p17;
wire   [23:0] tmp_1_fu_1008_p19;
wire   [23:0] tmp_2_fu_1040_p19;
wire   [23:0] tmp_3_fu_1072_p19;
wire   [23:0] tmp_4_fu_1104_p19;
wire   [23:0] tmp_5_fu_1136_p19;
wire   [23:0] tmp_6_fu_1168_p19;
wire   [23:0] tmp_7_fu_1200_p19;
wire   [23:0] tmp_8_fu_1232_p19;
wire   [23:0] tmp_10_fu_1268_p17;
wire   [2:0] tmp_10_fu_1268_p18;
wire   [7:0] add_ln87_1_fu_1314_p2;
wire   [23:0] tmp_9_fu_1417_p17;
wire  signed [23:0] tmp_9_fu_1417_p19;
wire   [47:0] mul_ln92_fu_830_p2;
wire   [0:0] tmp_11_fu_1483_p3;
wire   [23:0] trunc_ln7_fu_1473_p4;
wire   [23:0] zext_ln92_fu_1499_p1;
wire   [23:0] add_ln92_fu_1503_p2;
wire   [0:0] tmp_13_fu_1509_p3;
wire   [0:0] tmp_12_fu_1491_p3;
wire   [0:0] xor_ln92_fu_1517_p2;
wire   [8:0] tmp_15_fu_1537_p3;
wire   [9:0] tmp_16_fu_1551_p3;
wire   [0:0] and_ln92_fu_1523_p2;
wire   [0:0] icmp_ln92_1_fu_1559_p2;
wire   [0:0] icmp_ln92_2_fu_1565_p2;
wire   [0:0] tmp_14_fu_1529_p3;
wire   [0:0] icmp_ln92_fu_1545_p2;
wire   [0:0] xor_ln92_1_fu_1579_p2;
wire   [0:0] and_ln92_1_fu_1585_p2;
wire   [0:0] select_ln92_fu_1571_p3;
wire   [0:0] xor_ln92_2_fu_1605_p2;
wire   [0:0] tmp_fu_1465_p3;
wire   [0:0] or_ln92_fu_1611_p2;
wire   [0:0] xor_ln92_3_fu_1617_p2;
wire   [0:0] select_ln92_1_fu_1591_p3;
wire   [0:0] and_ln92_2_fu_1599_p2;
wire   [0:0] and_ln92_4_fu_1629_p2;
wire   [0:0] or_ln92_2_fu_1635_p2;
wire   [0:0] xor_ln92_4_fu_1641_p2;
wire   [0:0] and_ln92_3_fu_1623_p2;
wire   [0:0] and_ln92_5_fu_1647_p2;
wire   [0:0] or_ln92_1_fu_1661_p2;
wire   [23:0] select_ln92_2_fu_1653_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_1_fu_1008_p1;
wire   [2:0] tmp_1_fu_1008_p3;
wire   [2:0] tmp_1_fu_1008_p5;
wire   [2:0] tmp_1_fu_1008_p7;
wire  signed [2:0] tmp_1_fu_1008_p9;
wire  signed [2:0] tmp_1_fu_1008_p11;
wire  signed [2:0] tmp_1_fu_1008_p13;
wire  signed [2:0] tmp_1_fu_1008_p15;
wire   [2:0] tmp_2_fu_1040_p1;
wire   [2:0] tmp_2_fu_1040_p3;
wire   [2:0] tmp_2_fu_1040_p5;
wire   [2:0] tmp_2_fu_1040_p7;
wire  signed [2:0] tmp_2_fu_1040_p9;
wire  signed [2:0] tmp_2_fu_1040_p11;
wire  signed [2:0] tmp_2_fu_1040_p13;
wire  signed [2:0] tmp_2_fu_1040_p15;
wire   [2:0] tmp_3_fu_1072_p1;
wire   [2:0] tmp_3_fu_1072_p3;
wire   [2:0] tmp_3_fu_1072_p5;
wire   [2:0] tmp_3_fu_1072_p7;
wire  signed [2:0] tmp_3_fu_1072_p9;
wire  signed [2:0] tmp_3_fu_1072_p11;
wire  signed [2:0] tmp_3_fu_1072_p13;
wire  signed [2:0] tmp_3_fu_1072_p15;
wire   [2:0] tmp_4_fu_1104_p1;
wire   [2:0] tmp_4_fu_1104_p3;
wire   [2:0] tmp_4_fu_1104_p5;
wire   [2:0] tmp_4_fu_1104_p7;
wire  signed [2:0] tmp_4_fu_1104_p9;
wire  signed [2:0] tmp_4_fu_1104_p11;
wire  signed [2:0] tmp_4_fu_1104_p13;
wire  signed [2:0] tmp_4_fu_1104_p15;
wire   [2:0] tmp_5_fu_1136_p1;
wire   [2:0] tmp_5_fu_1136_p3;
wire   [2:0] tmp_5_fu_1136_p5;
wire   [2:0] tmp_5_fu_1136_p7;
wire  signed [2:0] tmp_5_fu_1136_p9;
wire  signed [2:0] tmp_5_fu_1136_p11;
wire  signed [2:0] tmp_5_fu_1136_p13;
wire  signed [2:0] tmp_5_fu_1136_p15;
wire   [2:0] tmp_6_fu_1168_p1;
wire   [2:0] tmp_6_fu_1168_p3;
wire   [2:0] tmp_6_fu_1168_p5;
wire   [2:0] tmp_6_fu_1168_p7;
wire  signed [2:0] tmp_6_fu_1168_p9;
wire  signed [2:0] tmp_6_fu_1168_p11;
wire  signed [2:0] tmp_6_fu_1168_p13;
wire  signed [2:0] tmp_6_fu_1168_p15;
wire   [2:0] tmp_7_fu_1200_p1;
wire   [2:0] tmp_7_fu_1200_p3;
wire   [2:0] tmp_7_fu_1200_p5;
wire   [2:0] tmp_7_fu_1200_p7;
wire  signed [2:0] tmp_7_fu_1200_p9;
wire  signed [2:0] tmp_7_fu_1200_p11;
wire  signed [2:0] tmp_7_fu_1200_p13;
wire  signed [2:0] tmp_7_fu_1200_p15;
wire   [2:0] tmp_8_fu_1232_p1;
wire   [2:0] tmp_8_fu_1232_p3;
wire   [2:0] tmp_8_fu_1232_p5;
wire   [2:0] tmp_8_fu_1232_p7;
wire  signed [2:0] tmp_8_fu_1232_p9;
wire  signed [2:0] tmp_8_fu_1232_p11;
wire  signed [2:0] tmp_8_fu_1232_p13;
wire  signed [2:0] tmp_8_fu_1232_p15;
wire   [2:0] tmp_10_fu_1268_p1;
wire   [2:0] tmp_10_fu_1268_p3;
wire   [2:0] tmp_10_fu_1268_p5;
wire   [2:0] tmp_10_fu_1268_p7;
wire  signed [2:0] tmp_10_fu_1268_p9;
wire  signed [2:0] tmp_10_fu_1268_p11;
wire  signed [2:0] tmp_10_fu_1268_p13;
wire  signed [2:0] tmp_10_fu_1268_p15;
wire   [2:0] tmp_9_fu_1417_p1;
wire   [2:0] tmp_9_fu_1417_p3;
wire   [2:0] tmp_9_fu_1417_p5;
wire   [2:0] tmp_9_fu_1417_p7;
wire  signed [2:0] tmp_9_fu_1417_p9;
wire  signed [2:0] tmp_9_fu_1417_p11;
wire  signed [2:0] tmp_9_fu_1417_p13;
wire  signed [2:0] tmp_9_fu_1417_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 k_fu_276 = 4'd0;
#0 b_fu_280 = 4'd0;
#0 indvar_flatten29_fu_284 = 8'd0;
#0 i_fu_288 = 9'd0;
#0 indvar_flatten50_fu_292 = 15'd0;
#0 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1_fu_296 = 24'd0;
#0 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3_fu_300 = 24'd0;
#0 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5_fu_304 = 24'd0;
#0 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7_fu_308 = 24'd0;
#0 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9_fu_312 = 24'd0;
#0 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11_fu_316 = 24'd0;
#0 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13_fu_320 = 24'd0;
#0 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15_fu_324 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U247(
    .din0(tmp_10_reg_2146_pp0_iter2_reg),
    .din1(tmp_9_fu_1417_p19),
    .dout(mul_ln92_fu_830_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U248(
    .din0(scale_lane_reload),
    .din1(scale_lane_1_reload),
    .din2(scale_lane_2_reload),
    .din3(scale_lane_3_reload),
    .din4(scale_lane_4_reload),
    .din5(scale_lane_5_reload),
    .din6(scale_lane_6_reload),
    .din7(scale_lane_7_reload),
    .def(tmp_1_fu_1008_p17),
    .sel(trunc_ln87_1_fu_1004_p1),
    .dout(tmp_1_fu_1008_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U249(
    .din0(scale_lane_8_reload),
    .din1(scale_lane_9_reload),
    .din2(scale_lane_10_reload),
    .din3(scale_lane_11_reload),
    .din4(scale_lane_12_reload),
    .din5(scale_lane_13_reload),
    .din6(scale_lane_14_reload),
    .din7(scale_lane_15_reload),
    .def(tmp_2_fu_1040_p17),
    .sel(trunc_ln87_1_fu_1004_p1),
    .dout(tmp_2_fu_1040_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U250(
    .din0(scale_lane_16_reload),
    .din1(scale_lane_17_reload),
    .din2(scale_lane_18_reload),
    .din3(scale_lane_19_reload),
    .din4(scale_lane_20_reload),
    .din5(scale_lane_21_reload),
    .din6(scale_lane_22_reload),
    .din7(scale_lane_23_reload),
    .def(tmp_3_fu_1072_p17),
    .sel(trunc_ln87_1_fu_1004_p1),
    .dout(tmp_3_fu_1072_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U251(
    .din0(scale_lane_24_reload),
    .din1(scale_lane_25_reload),
    .din2(scale_lane_26_reload),
    .din3(scale_lane_27_reload),
    .din4(scale_lane_28_reload),
    .din5(scale_lane_29_reload),
    .din6(scale_lane_30_reload),
    .din7(scale_lane_31_reload),
    .def(tmp_4_fu_1104_p17),
    .sel(trunc_ln87_1_fu_1004_p1),
    .dout(tmp_4_fu_1104_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U252(
    .din0(scale_lane_32_reload),
    .din1(scale_lane_33_reload),
    .din2(scale_lane_34_reload),
    .din3(scale_lane_35_reload),
    .din4(scale_lane_36_reload),
    .din5(scale_lane_37_reload),
    .din6(scale_lane_38_reload),
    .din7(scale_lane_39_reload),
    .def(tmp_5_fu_1136_p17),
    .sel(trunc_ln87_1_fu_1004_p1),
    .dout(tmp_5_fu_1136_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U253(
    .din0(scale_lane_40_reload),
    .din1(scale_lane_41_reload),
    .din2(scale_lane_42_reload),
    .din3(scale_lane_43_reload),
    .din4(scale_lane_44_reload),
    .din5(scale_lane_45_reload),
    .din6(scale_lane_46_reload),
    .din7(scale_lane_47_reload),
    .def(tmp_6_fu_1168_p17),
    .sel(trunc_ln87_1_fu_1004_p1),
    .dout(tmp_6_fu_1168_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U254(
    .din0(scale_lane_48_reload),
    .din1(scale_lane_49_reload),
    .din2(scale_lane_50_reload),
    .din3(scale_lane_51_reload),
    .din4(scale_lane_52_reload),
    .din5(scale_lane_53_reload),
    .din6(scale_lane_54_reload),
    .din7(scale_lane_55_reload),
    .def(tmp_7_fu_1200_p17),
    .sel(trunc_ln87_1_fu_1004_p1),
    .dout(tmp_7_fu_1200_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U255(
    .din0(scale_lane_56_reload),
    .din1(scale_lane_57_reload),
    .din2(scale_lane_58_reload),
    .din3(scale_lane_59_reload),
    .din4(scale_lane_60_reload),
    .din5(scale_lane_61_reload),
    .din6(scale_lane_62_reload),
    .din7(scale_lane_63_reload),
    .def(tmp_8_fu_1232_p17),
    .sel(trunc_ln87_1_fu_1004_p1),
    .dout(tmp_8_fu_1232_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U256(
    .din0(tmp_1_fu_1008_p19),
    .din1(tmp_2_fu_1040_p19),
    .din2(tmp_3_fu_1072_p19),
    .din3(tmp_4_fu_1104_p19),
    .din4(tmp_5_fu_1136_p19),
    .din5(tmp_6_fu_1168_p19),
    .din6(tmp_7_fu_1200_p19),
    .din7(tmp_8_fu_1232_p19),
    .def(tmp_10_fu_1268_p17),
    .sel(tmp_10_fu_1268_p18),
    .dout(tmp_10_fu_1268_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U257(
    .din0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15_fu_324),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13_fu_320),
    .din2(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11_fu_316),
    .din3(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9_fu_312),
    .din4(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7_fu_308),
    .din5(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5_fu_304),
    .din6(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3_fu_300),
    .din7(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1_fu_296),
    .def(tmp_9_fu_1417_p17),
    .sel(trunc_ln89_reg_2141_pp0_iter2_reg),
    .dout(tmp_9_fu_1417_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            b_fu_280 <= 4'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_fu_869_p2 == 1'd0))) begin
            b_fu_280 <= select_ln87_fu_960_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_288 <= 9'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_fu_869_p2 == 1'd0))) begin
            i_fu_288 <= select_ln86_1_fu_928_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten29_fu_284 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_fu_869_p2 == 1'd0))) begin
            indvar_flatten29_fu_284 <= select_ln87_1_fu_1320_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten50_fu_292 <= 15'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_fu_869_p2 == 1'd0))) begin
            indvar_flatten50_fu_292 <= add_ln86_1_fu_875_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_fu_276 <= 4'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_fu_869_p2 == 1'd0))) begin
            k_fu_276 <= add_ln89_fu_1308_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        first_iter_2_reg_2097 <= first_iter_2_fu_968_p2;
        tmp_10_reg_2146 <= tmp_10_fu_1268_p19;
        trunc_ln89_reg_2141 <= trunc_ln89_fu_1264_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        select_ln92_3_reg_2151 <= select_ln92_3_fu_1667_p3;
        tmp_10_reg_2146_pp0_iter2_reg <= tmp_10_reg_2146;
        trunc_ln89_reg_2141_pp0_iter2_reg <= trunc_ln89_reg_2141;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (first_iter_2_reg_2097 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9_fu_312 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7_fu_308 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5_fu_304 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3_fu_300 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1_fu_296 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13_fu_320 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11_fu_316 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15_fu_324 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        C_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln86_fu_869_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln86_1_fu_875_p2 = (indvar_flatten50_fu_292 + 15'd1);

assign add_ln86_fu_890_p2 = (i_fu_288 + 9'd1);

assign add_ln87_1_fu_1314_p2 = (indvar_flatten29_fu_284 + 8'd1);

assign add_ln87_fu_940_p2 = (select_ln86_fu_902_p3 + 4'd1);

assign add_ln89_fu_1308_p2 = (k_mid2_fu_952_p3 + 4'd1);

assign add_ln92_fu_1503_p2 = (trunc_ln7_fu_1473_p4 + zext_ln92_fu_1499_p1);

assign and_ln86_fu_922_p2 = (xor_ln86_fu_910_p2 & icmp_ln89_fu_916_p2);

assign and_ln92_1_fu_1585_p2 = (xor_ln92_1_fu_1579_p2 & icmp_ln92_fu_1545_p2);

assign and_ln92_2_fu_1599_p2 = (icmp_ln92_1_fu_1559_p2 & and_ln92_fu_1523_p2);

assign and_ln92_3_fu_1623_p2 = (xor_ln92_3_fu_1617_p2 & or_ln92_fu_1611_p2);

assign and_ln92_4_fu_1629_p2 = (tmp_13_fu_1509_p3 & select_ln92_1_fu_1591_p3);

assign and_ln92_5_fu_1647_p2 = (xor_ln92_4_fu_1641_p2 & tmp_fu_1465_p3);

assign and_ln92_fu_1523_p2 = (xor_ln92_fu_1517_p2 & tmp_12_fu_1491_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign empty_25_fu_986_p2 = (tmp_s_fu_974_p3 + select_ln87_cast_fu_982_p1);

assign empty_fu_946_p2 = (icmp_ln87_fu_896_p2 | and_ln86_fu_922_p2);

assign first_iter_2_fu_968_p2 = ((k_mid2_fu_952_p3 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_869_p2 = ((indvar_flatten50_fu_292 == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_896_p2 = ((indvar_flatten29_fu_284 == 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_916_p2 = ((k_fu_276 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln92_1_fu_1559_p2 = ((tmp_16_fu_1551_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln92_2_fu_1565_p2 = ((tmp_16_fu_1551_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_1545_p2 = ((tmp_15_fu_1537_p3 == 9'd511) ? 1'b1 : 1'b0);

assign k_mid2_fu_952_p3 = ((empty_fu_946_p2[0:0] == 1'b1) ? 4'd0 : k_fu_276);

assign m_axi_C_0_ARADDR = 64'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWADDR = 64'd0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd0;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_AWVALID = 1'b0;

assign m_axi_C_0_BREADY = 1'b0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WDATA = select_ln92_3_reg_2151;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 4'd15;

assign m_axi_C_0_WUSER = 1'd0;

assign or_ln92_1_fu_1661_p2 = (and_ln92_5_fu_1647_p2 | and_ln92_3_fu_1623_p2);

assign or_ln92_2_fu_1635_p2 = (and_ln92_4_fu_1629_p2 | and_ln92_2_fu_1599_p2);

assign or_ln92_fu_1611_p2 = (xor_ln92_2_fu_1605_p2 | tmp_13_fu_1509_p3);

assign p_cast_fu_992_p1 = empty_25_fu_986_p2;

assign select_ln86_1_fu_928_p3 = ((icmp_ln87_fu_896_p2[0:0] == 1'b1) ? add_ln86_fu_890_p2 : i_fu_288);

assign select_ln86_fu_902_p3 = ((icmp_ln87_fu_896_p2[0:0] == 1'b1) ? 4'd0 : b_fu_280);

assign select_ln87_1_fu_1320_p3 = ((icmp_ln87_fu_896_p2[0:0] == 1'b1) ? 8'd1 : add_ln87_1_fu_1314_p2);

assign select_ln87_cast_fu_982_p1 = select_ln87_fu_960_p3;

assign select_ln87_fu_960_p3 = ((and_ln86_fu_922_p2[0:0] == 1'b1) ? add_ln87_fu_940_p2 : select_ln86_fu_902_p3);

assign select_ln92_1_fu_1591_p3 = ((and_ln92_fu_1523_p2[0:0] == 1'b1) ? and_ln92_1_fu_1585_p2 : icmp_ln92_1_fu_1559_p2);

assign select_ln92_2_fu_1653_p3 = ((and_ln92_3_fu_1623_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln92_3_fu_1667_p3 = ((or_ln92_1_fu_1661_p2[0:0] == 1'b1) ? select_ln92_2_fu_1653_p3 : add_ln92_fu_1503_p2);

assign select_ln92_fu_1571_p3 = ((and_ln92_fu_1523_p2[0:0] == 1'b1) ? icmp_ln92_1_fu_1559_p2 : icmp_ln92_2_fu_1565_p2);

assign tmp_10_fu_1268_p17 = 'bx;

assign tmp_10_fu_1268_p18 = k_mid2_fu_952_p3[2:0];

assign tmp_11_fu_1483_p3 = mul_ln92_fu_830_p2[32'd13];

assign tmp_12_fu_1491_p3 = mul_ln92_fu_830_p2[32'd37];

assign tmp_13_fu_1509_p3 = add_ln92_fu_1503_p2[32'd23];

assign tmp_14_fu_1529_p3 = mul_ln92_fu_830_p2[32'd38];

assign tmp_15_fu_1537_p3 = {{mul_ln92_fu_830_p2[47:39]}};

assign tmp_16_fu_1551_p3 = {{mul_ln92_fu_830_p2[47:38]}};

assign tmp_1_fu_1008_p17 = 'bx;

assign tmp_2_fu_1040_p17 = 'bx;

assign tmp_3_fu_1072_p17 = 'bx;

assign tmp_4_fu_1104_p17 = 'bx;

assign tmp_5_fu_1136_p17 = 'bx;

assign tmp_6_fu_1168_p17 = 'bx;

assign tmp_7_fu_1200_p17 = 'bx;

assign tmp_8_fu_1232_p17 = 'bx;

assign tmp_9_fu_1417_p17 = 'bx;

assign tmp_fu_1465_p3 = mul_ln92_fu_830_p2[32'd47];

assign tmp_s_fu_974_p3 = {{trunc_ln87_fu_936_p1}, {3'd0}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = p_cast_fu_992_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = p_cast_fu_992_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = p_cast_fu_992_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = p_cast_fu_992_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = p_cast_fu_992_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = p_cast_fu_992_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = p_cast_fu_992_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = p_cast_fu_992_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign trunc_ln7_fu_1473_p4 = {{mul_ln92_fu_830_p2[37:14]}};

assign trunc_ln87_1_fu_1004_p1 = select_ln87_fu_960_p3[2:0];

assign trunc_ln87_fu_936_p1 = select_ln86_1_fu_928_p3[7:0];

assign trunc_ln89_fu_1264_p1 = k_mid2_fu_952_p3[2:0];

assign xor_ln86_fu_910_p2 = (icmp_ln87_fu_896_p2 ^ 1'd1);

assign xor_ln92_1_fu_1579_p2 = (tmp_14_fu_1529_p3 ^ 1'd1);

assign xor_ln92_2_fu_1605_p2 = (select_ln92_fu_1571_p3 ^ 1'd1);

assign xor_ln92_3_fu_1617_p2 = (tmp_fu_1465_p3 ^ 1'd1);

assign xor_ln92_4_fu_1641_p2 = (or_ln92_2_fu_1635_p2 ^ 1'd1);

assign xor_ln92_fu_1517_p2 = (tmp_13_fu_1509_p3 ^ 1'd1);

assign zext_ln92_fu_1499_p1 = tmp_11_fu_1483_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12
