<!doctype html>
<html class="no-js">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />
<link rel="index" title="Index" href="../genindex.html" /><link rel="search" title="Search" href="../search.html" /><link rel="next" title="5.4. Partition Conn Box 02 - Simplified" href="04_switch_partition_03.html" /><link rel="prev" title="5.2. Logical/Pre-techmapped Partition Conn Box 01" href="02_switch_partition_01.html" />

    <meta name="generator" content="sphinx-4.5.0, furo 2021.10.09"/>
        <title>5.3. Physical/Techmapped Partition Conn Box 02 - SpyDrNet-Physical alpha documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo.css?digest=0254c309f5cadf746f1a613e7677379ac9c8cdcd" />
    <link rel="stylesheet" type="text/css" href="../_static/graphviz.css" />
    <link rel="stylesheet" type="text/css" href="../_static/sg_gallery.css" />
    <link rel="stylesheet" type="text/css" href="../_static/sg_gallery-binder.css" />
    <link rel="stylesheet" type="text/css" href="../_static/sg_gallery-dataframe.css" />
    <link rel="stylesheet" type="text/css" href="../_static/sg_gallery-rendered-html.css" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo-extensions.css?digest=16fb25fabf47304eee183a5e9af80b1ba98259b1" />
    <link rel="stylesheet" type="text/css" href="../_static/custom.css" />
    
    


<style>
  body {
    --color-code-background: #eeffcc;
  --color-code-foreground: black;
  
  }
  body[data-theme="dark"] {
    --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
  }
  @media (prefers-color-scheme: dark) {
    body:not([data-theme="light"]) {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
  }
</style></head>
  <body>
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    
<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round">
      <path stroke="none" d="M0 0h24v24H0z" />
      <line x1="4" y1="6" x2="20" y2="6" />
      <line x1="10" y1="12" x2="20" y2="12" />
      <line x1="6" y1="18" x2="20" y2="18" />
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-half" viewBox="0 0 24 24">
    <title>Auto light/dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-shadow">
      <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
      <circle cx="12" cy="12" r="9" />
      <path d="M13 12h5" />
      <path d="M13 15h4" />
      <path d="M13 18h1" />
      <path d="M13 9h4" />
      <path d="M13 6h1" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../index.html"><div class="brand">SpyDrNet-Physical alpha documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon no-toc" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../index.html">
  
  
  <span class="sidebar-brand-text">SpyDrNet-Physical alpha documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../search.html" role="search">
  <input class="sidebar-search" placeholder=Search name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <p class="caption" role="heading"><span class="caption-text">Users Content</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../introduction/install.html">Install</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../introduction/tutorial.html">Tutorial</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference external" href="?http://#example">Example</a></li>
<li class="toctree-l2"><a class="reference external" href="?http://#shell-interface">Shell Interface</a></li>
<li class="toctree-l2"><a class="reference external" href="?http://#visualization">Visualization</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../reference/index.html">API Reference</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../reference/classes/index.html">SpyDrNet-Physical API Summary</a><input class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/library.html">Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/bundle.html">Bundle</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/element.html">Element</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/definition.html">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/instance.html">Instance</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/cable.html">Cable</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/wire.html">Wire</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/innerpin.html">InnerPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/outerpin.html">OuterPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/pin.html">Pin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/port.html">Port</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../reference/visualization/index.html">Visualization and Floorplanning</a></li>
<li class="toctree-l2"><a class="reference internal" href="../reference/connectivity/index.html">Connectivity Pattern Generation</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../reference/openfpga/index.html">OpenFPGA Transformations</a><input class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../reference/openfpga/base.html">OpenFPGA Base</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/utility_classes/openfpga_arch.html">OpenFPGA Arch Parser</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/openfpga/routing_render.html">Routing Render</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../reference/openfpga/tile01.html">Tile-01</a><input class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/tile.html">Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/left-tile.html">Left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/right-tile.html">Right-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/top-tile.html">Top-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/bottom-tile.html">Bottom-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/top-left-tile.html">Top-left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/top-right-tile.html">Top-Right-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/bottom-left-tile.html">Bottom-left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/bottom-right-tile.html">Bottom-Right-Tile</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../reference/openfpga/tile02.html">Tile-02</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/utility_classes/config_chain_01.html">Configuration Chain Pattern 01</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/utility_classes/config_chain_simple.html">Configuration Chain Pattern 01</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/utility_classes/sram_configuration.html">SRAM Configuration Protocol</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../reference/utility_classes/initial_placement.html">Initial Placement</a><input class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../reference/utility_classes/initial_placement.html">Initial Placement</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../reference/utility_classes/openfpga_bitstream.html">Bitstream Manager</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../reference/utility/index.html">Utility Classes</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../reference/verilog_support.html">Verilog Language Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sample_netlist.html">Sample verilog netlist</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga44/index.html">Physical Design for 4x4 FPGA</a></li>
<li class="toctree-l1 current has-children"><a class="reference internal" href="../example.html">Examples</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_basic/index.html">1. Basic Restructuring Examples</a><input class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/01_display_info.html">1.1. Display Netlist Information Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/02_display_hierarchical_netlist.html">1.2. Visualise Hierarchical Netlist</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/06_merge_multiple_instances.html">1.3. Merging group of instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/07_multiple_instance_feedthrough.html">1.4. Generating feedthrough from multiple instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/08_multiple_instance_feedthrough.html">1.5. Generating feedthrough from multiple instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/09_combine_pins.html">1.6. Combined definitions pins</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/10_combine_wires.html">1.7. Combined independent nets</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/11_logging_mesages.html">1.8. Logging and debuging</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/group_ungroup_cells.html">1.9. Grouping ungrouping cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/merge_instance.html">1.10. Merging two instances in the design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/wire_feedthrough.html">1.11. Generating feedthrough from single instance</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_openfpga_basic/index.html">2. OpenFPGA Basic Examples</a><input class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/01_fpga_arch_parse.html">2.1. OpenFPGA Architecture Parsing</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/02_fpga_basic_elements.html">2.2. Render FPGA Basic Elements</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/03_automated_initial_placement.html">2.3. Auto floorplan homogeneous design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/04_fpga_grid_generation.html">2.4. FPGA Layout grid generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/04_fpga_grid_render.html">2.5. RenderFPGA Pre Generation Grid</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/05_fpga_instance_name.html">2.6. FPGA Instance to Layout mapping</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/08_grid_floor_plan_example.html">2.7. Grid Floorplan Generator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/rename_modules.html">2.8. Renaming Homogeneous FPGA Modules</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_openfpga_rendering/index.html">3. Module Rendering Examples</a><input class="toctree-checkbox" id="toctree-checkbox-10" name="toctree-checkbox-10" role="switch" type="checkbox"/><label for="toctree-checkbox-10"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_rendering/01_floorplan_rendering.html">3.1. Demonstrate how to render basic floorplan</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_rendering/01_multi_merge_floorplan.html">3.2. Demonstrate how to render basic floorplan</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_rendering/02_render_routing_box.html">3.3. Rendering Switch and Connection Boxes</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_rendering/03_render_edge_routing_box.html">3.4. Rendering Switch and Connection Boxes</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_openfpga_clock_tree/index.html">4. Clock Tree Embedding</a><input class="toctree-checkbox" id="toctree-checkbox-11" name="toctree-checkbox-11" role="switch" type="checkbox"/><label for="toctree-checkbox-11"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/01_connection_patterns.html">4.1. Connection Pattern Generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/02_create_simple_htree.html">4.2. Create H-Tree Connectivity pattern</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/03_create_hybrid_htree.html">4.3. Create Hybrid Connectivity Pattern</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/04_embed_clock_tree.html">4.4. Create Clock Tree Embedding</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/05_embed_clock_tree_fpga44.html">4.5. Two layer H-Tree insertion in 4x4 FPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/06_connection_pattern_tie_cell.html">4.6. Adding Tie Cells on Floating Pins</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/06_reset_feedthrough.html">4.7. Create Reset Feedthrough in fpga_top</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/07_clock_tree_example1.html">4.8. Clock tree insertion Example Architecture 1</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/08_clock_tree_example2.html">4.9. Clock tree insertion Example Architecture 2</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/09_clock_tree_example3.html">4.10. Clock tree insertion Example Architecture 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/09_clock_tree_example4.html">4.11. Clock tree insertion Example Architecture 3</a></li>
</ul>
</li>
<li class="toctree-l2 current has-children"><a class="reference internal" href="index.html">5. Partition Examples</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-12" name="toctree-checkbox-12" role="switch" type="checkbox"/><label for="toctree-checkbox-12"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="01_netlist_to_graph.html">5.1. Netlist to graph (networkx)</a></li>
<li class="toctree-l3"><a class="reference internal" href="02_switch_partition_01.html">5.2. Logical/Pre-techmapped Partition Conn Box 01</a></li>
<li class="toctree-l3 current current-page"><a class="current reference internal" href="#">5.3. Physical/Techmapped Partition Conn Box 02</a></li>
<li class="toctree-l3"><a class="reference internal" href="04_switch_partition_03.html">5.4. Partition Conn Box 02 - Simplified</a></li>
<li class="toctree-l3"><a class="reference internal" href="05_module_partition.html">5.5. Split CBs and SBs across fabric</a></li>
<li class="toctree-l3"><a class="reference internal" href="06_generic_tiling_part1.html">5.6. Generic Tiling Part02 - Creating tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="06_generic_tiling_part2.html">5.7. Generic Tiling Part02 - Creating tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="07_FloorplanDesign01.html">5.8. Floorplanning Classic Tiles</a></li>
<li class="toctree-l3"><a class="reference internal" href="08_area_optimized_tiles.html">5.9. Generating and Floorplanning Area-optimized FPGA Tiles</a></li>
<li class="toctree-l3"><a class="reference internal" href="09_tile03_generation.html">5.10. Unified routing tile structure</a></li>
<li class="toctree-l3"><a class="reference internal" href="10_tile02_tiles.html">5.11. Tile02 - Area optimized version with higher regularity</a></li>
<li class="toctree-l3"><a class="reference internal" href="11_memory_bank_protocol.html">5.12. Implementing memeory bank protocol on Tile02</a></li>
<li class="toctree-l3"><a class="reference internal" href="12_Hetero_Tile01.html">5.13. Floorplanning Classic Tiles for hetergeneous design</a></li>
<li class="toctree-l3"><a class="reference internal" href="13_Hetero_Tile01_render.html">5.14. Floorplanning Classic Tiles for hetergeneous design</a></li>
<li class="toctree-l3"><a class="reference internal" href="partitioning_experiments.html">5.15. Partitions Experimentation</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_openfpga_config/index.html">6. Configuration Chain</a><input class="toctree-checkbox" id="toctree-checkbox-13" name="toctree-checkbox-13" role="switch" type="checkbox"/><label for="toctree-checkbox-13"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_config/01_create_memory_bank_protocol.html">6.1. Create memory bank pin placement and connection</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_config/02_fabric_key_generator_ccff.html">6.2. Fabric key generation for homogeneous fabric</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_config/configuration_chain.html">6.3. Adding configuration chain to the fabric</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_config/extract_configuration_order.html">6.4. Extract configuration chain order</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Developeres Content</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../developers/index.html">Developers Guidelines</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../tests/index.html">Regression Tests</a><input class="toctree-checkbox" id="toctree-checkbox-14" name="toctree-checkbox-14" role="switch" type="checkbox"/><label for="toctree-checkbox-14"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../tests/library.html">Library - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/element.html">Element - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/definition.html">Definition - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/instance.html">Instance - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/cable.html">Cable - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/wire.html">Wire - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/port.html">Port - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/pin.html">Pin - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/outerpin.html">OuterPin - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/innerpin.html">InnerPin - Unit tests</a></li>
</ul>
</li>
</ul>

</div>
</div>
      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <div class="content-icon-container">
          <div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon no-toc" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main">
          <div class="sphx-glr-download-link-note admonition note">
<p class="admonition-title">Note</p>
<p>Click <a class="reference internal" href="#sphx-glr-download-auto-openfpga-tiling-03-switch-partition-02-py"><span class="std std-ref">here</span></a>
to download the full example code</p>
</div>
<section class="sphx-glr-example-title" id="physical-techmapped-partition-conn-box-02">
<span id="sphx-glr-auto-openfpga-tiling-03-switch-partition-02-py"></span><h1><span class="section-number">5.3. </span>Physical/Techmapped Partition Conn Box 02<a class="headerlink" href="#physical-techmapped-partition-conn-box-02" title="Permalink to this headline">Â¶</a></h1>
<p>This example demonstrates partitioning a tech-mapped connection box based on the mapped gates.</p>
<p>We first convert a tech-mapped connection box netlist to a NetworkX graph.
The graph is converted to a two-dimensional array and passed to the metis library
which performs the partitioning based on assigned weights.</p>
<p>The partitioned graph is rendered in the following SVG.</p>
<p>before converting netlist to a graph (including connections between
shift registers chain).</p>
<p><strong>Horizontal Connection Box</strong></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span> <span class="nn">glob</span>
<span class="kn">import</span> <span class="nn">logging</span>
<span class="kn">import</span> <span class="nn">os</span>
<span class="kn">import</span> <span class="nn">tempfile</span>
<span class="kn">from</span> <span class="nn">itertools</span> <span class="kn">import</span> <span class="n">chain</span>
<span class="kn">from</span> <span class="nn">pprint</span> <span class="kn">import</span> <span class="n">pprint</span>
<span class="kn">import</span> <span class="nn">networkx</span> <span class="k">as</span> <span class="nn">nx</span>
<span class="kn">from</span> <span class="nn">fnmatch</span> <span class="kn">import</span> <span class="n">fnmatch</span>
<span class="kn">import</span> <span class="nn">numpy</span> <span class="k">as</span> <span class="nn">np</span>

<span class="kn">import</span> <span class="nn">pymetis</span>
<span class="kn">import</span> <span class="nn">pydot</span>
<span class="kn">import</span> <span class="nn">spydrnet</span> <span class="k">as</span> <span class="nn">sdn</span>
<span class="kn">from</span> <span class="nn">networkx.drawing.nx_agraph</span> <span class="kn">import</span> <span class="n">write_dot</span>
<span class="kn">from</span> <span class="nn">networkx.drawing.nx_pydot</span> <span class="kn">import</span> <span class="n">to_pydot</span>
<span class="kn">from</span> <span class="nn">spydrnet_physical.util</span> <span class="kn">import</span> <span class="n">OpenFPGA</span><span class="p">,</span> <span class="n">config_chain_simple</span><span class="p">,</span> <span class="n">get_names</span>
<span class="kn">from</span> <span class="nn">spydrnet_physical.util</span> <span class="kn">import</span> <span class="n">FloorPlanViz</span>
<span class="kn">from</span> <span class="nn">spydrnet_physical.util.shell</span> <span class="kn">import</span> <span class="n">launch_shell</span>
<span class="kn">from</span> <span class="nn">spydrnet_physical.util</span> <span class="kn">import</span> <span class="n">write_metis_graph</span><span class="p">,</span> <span class="n">run_metis</span>
<span class="kn">from</span> <span class="nn">spydrnet_physical.util</span> <span class="kn">import</span> <span class="n">RoutingRender</span>

<span class="n">logger</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="s2">"spydrnet_logs"</span><span class="p">)</span>
<span class="n">sdn</span><span class="o">.</span><span class="n">enable_file_logging</span><span class="p">(</span><span class="n">LOG_LEVEL</span><span class="o">=</span><span class="s2">"INFO"</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">main</span><span class="p">():</span>
    <span class="c1"># = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =</span>
    <span class="c1"># Read FPGA Netlist</span>
    <span class="c1"># = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =</span>
    <span class="n">proj</span> <span class="o">=</span> <span class="s2">"../homogeneous_fabric/*_Verilog"</span>
    <span class="n">task</span> <span class="o">=</span> <span class="s2">"../homogeneous_fabric/*_Task"</span>
    <span class="n">source_files</span> <span class="o">=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s2">/lb/*.v"</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s2">/routing/*.v"</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s2">/sub_module/*.v"</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">task</span><span class="si">}</span><span class="s2">/CustomModules/standard_cell_primitives.v"</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s2">/fpga_top.v"</span><span class="p">)</span>

    <span class="c1"># Create OpenFPGA object</span>
    <span class="n">fpga</span> <span class="o">=</span> <span class="n">OpenFPGA</span><span class="p">(</span><span class="n">grid</span><span class="o">=</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span> <span class="n">verilog_files</span><span class="o">=</span><span class="n">source_files</span><span class="p">)</span>

    <span class="c1"># Get cbx_1__1_ module</span>
    <span class="n">cb_module</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">fpga</span><span class="o">.</span><span class="n">netlist</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"cbx_1__1_"</span><span class="p">))</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">netlist</span><span class="o">.</span><span class="n">top_instance</span> <span class="o">=</span> <span class="n">cb_module</span>

    <span class="c1"># Flattern all the mux instances</span>
    <span class="k">for</span> <span class="n">instance</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="n">cb_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"*ipin*"</span><span class="p">)):</span>
        <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">"Flattening </span><span class="si">{</span><span class="n">instance</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">"</span><span class="p">)</span>
        <span class="n">cb_module</span><span class="o">.</span><span class="n">flatten_instance</span><span class="p">(</span><span class="n">instance</span><span class="p">)</span>

    <span class="c1"># Remove global port and signals</span>
    <span class="k">for</span> <span class="n">signal</span> <span class="ow">in</span> <span class="p">[</span>
        <span class="s2">"ccff_tail"</span><span class="p">,</span>
        <span class="s2">"ccff_head"</span><span class="p">,</span>
        <span class="s2">"prog_reset"</span><span class="p">,</span>
        <span class="s2">"cfg_done"</span><span class="p">,</span>
        <span class="s2">"prog_clk"</span><span class="p">,</span>
        <span class="s2">"chanx_left_out"</span><span class="p">,</span>
        <span class="s2">"chanx_right_out"</span><span class="p">,</span>
    <span class="p">]:</span>
        <span class="n">cb_module</span><span class="o">.</span><span class="n">remove_port</span><span class="p">(</span><span class="nb">next</span><span class="p">(</span><span class="n">cb_module</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="n">signal</span><span class="p">)))</span>
        <span class="n">cb_module</span><span class="o">.</span><span class="n">remove_cable</span><span class="p">(</span><span class="nb">next</span><span class="p">(</span><span class="n">cb_module</span><span class="o">.</span><span class="n">get_cables</span><span class="p">(</span><span class="n">signal</span><span class="p">)))</span>

    <span class="c1"># Get unwanted instances</span>
    <span class="k">for</span> <span class="n">instance</span> <span class="ow">in</span> <span class="p">[</span>
        <span class="s2">"*ASSIG*"</span><span class="p">,</span>
    <span class="p">]:</span>
        <span class="n">cb_module</span><span class="o">.</span><span class="n">remove_children_from</span><span class="p">(</span><span class="n">cb_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="n">instance</span><span class="p">))</span>

    <span class="c1"># Disconnect scan_chain</span>
    <span class="k">for</span> <span class="n">dff</span> <span class="ow">in</span> <span class="n">cb_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"*_CCDFF_*"</span><span class="p">):</span>
        <span class="n">port</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">dff</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"*Q*"</span><span class="p">))</span>
        <span class="k">if</span> <span class="n">port</span><span class="o">.</span><span class="n">pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">wire</span><span class="p">:</span>
            <span class="n">port</span><span class="o">.</span><span class="n">pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">wire</span><span class="o">.</span><span class="n">disconnect_pin</span><span class="p">(</span><span class="n">port</span><span class="o">.</span><span class="n">pins</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>

    <span class="k">for</span> <span class="n">instance</span> <span class="ow">in</span> <span class="p">[</span>
        <span class="s2">"*CCDFF*"</span><span class="p">,</span>
    <span class="p">]:</span>
        <span class="n">cb_module</span><span class="o">.</span><span class="n">remove_children_from</span><span class="p">(</span><span class="n">cb_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="n">instance</span><span class="p">))</span>

    <span class="c1"># Split Chanx_ports</span>
    <span class="nb">next</span><span class="p">(</span><span class="n">cb_module</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"chanx_left_in"</span><span class="p">))</span><span class="o">.</span><span class="n">split</span><span class="p">()</span>
    <span class="nb">next</span><span class="p">(</span><span class="n">cb_module</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"chanx_right_in"</span><span class="p">))</span><span class="o">.</span><span class="n">split</span><span class="p">()</span>

    <span class="n">cb_module</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span>
        <span class="s2">"top_pin_I"</span><span class="p">,</span> <span class="nb">list</span><span class="p">(</span><span class="n">cb_module</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"*top_grid_*_pin_I*"</span><span class="p">))</span>
    <span class="p">)</span>
    <span class="n">cb_module</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span>
        <span class="s2">"bottom_pin_I"</span><span class="p">,</span> <span class="nb">list</span><span class="p">(</span><span class="n">cb_module</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"*bottom_grid_*_pin_I*"</span><span class="p">))</span>
    <span class="p">)</span>

    <span class="c1"># Get connectivity graph</span>
    <span class="n">G</span> <span class="o">=</span> <span class="n">cb_module</span><span class="o">.</span><span class="n">get_connectivity_network</span><span class="p">()</span>
    <span class="n">nodes</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">nx</span><span class="o">.</span><span class="n">get_node_attributes</span><span class="p">(</span><span class="n">G</span><span class="p">,</span> <span class="s2">"label"</span><span class="p">)</span><span class="o">.</span><span class="n">values</span><span class="p">())</span>

    <span class="n">target</span> <span class="o">=</span> <span class="n">nodes</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="s2">"top_pin_I"</span><span class="p">)</span>
    <span class="n">source</span> <span class="o">=</span> <span class="n">nodes</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="s2">"bottom_pin_I"</span><span class="p">)</span>
    <span class="n">G</span><span class="o">.</span><span class="n">nodes</span><span class="p">[</span><span class="n">target</span><span class="p">][</span><span class="s2">"weight"</span><span class="p">]</span> <span class="o">=</span> <span class="mi">100</span>
    <span class="n">G</span><span class="o">.</span><span class="n">nodes</span><span class="p">[</span><span class="n">source</span><span class="p">][</span><span class="s2">"weight"</span><span class="p">]</span> <span class="o">=</span> <span class="mi">100</span>

    <span class="k">for</span> <span class="n">p1</span><span class="p">,</span> <span class="n">p2</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">edges</span><span class="p">(</span><span class="n">G</span><span class="p">,</span> <span class="p">[</span><span class="n">target</span><span class="p">,</span> <span class="n">source</span><span class="p">]):</span>
        <span class="nb">print</span><span class="p">(</span><span class="n">G</span><span class="p">[</span><span class="n">p1</span><span class="p">][</span><span class="n">p2</span><span class="p">])</span>
        <span class="n">G</span><span class="p">[</span><span class="n">p1</span><span class="p">][</span><span class="n">p2</span><span class="p">][</span><span class="s2">"weight"</span><span class="p">]</span> <span class="o">=</span> <span class="mi">10</span>
        <span class="n">G</span><span class="p">[</span><span class="n">p1</span><span class="p">][</span><span class="n">p2</span><span class="p">][</span><span class="s2">"label"</span><span class="p">]</span> <span class="o">=</span> <span class="s2">"[10]"</span>

    <span class="k">for</span> <span class="n">indx</span><span class="p">,</span> <span class="n">node_name</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">nodes</span><span class="p">):</span>
        <span class="n">G</span><span class="o">.</span><span class="n">nodes</span><span class="p">[</span><span class="n">indx</span><span class="p">][</span><span class="s2">"label"</span><span class="p">]</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">node_name</span><span class="si">}</span><span class="s2">_[</span><span class="si">{</span><span class="n">G</span><span class="o">.</span><span class="n">nodes</span><span class="p">[</span><span class="n">indx</span><span class="p">]</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s1">'weight'</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span><span class="si">}</span><span class="s2">]"</span>

    <span class="n">nodes</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">nx</span><span class="o">.</span><span class="n">get_node_attributes</span><span class="p">(</span><span class="n">G</span><span class="p">,</span> <span class="s2">"label"</span><span class="p">)</span><span class="o">.</span><span class="n">values</span><span class="p">())</span>
    <span class="n">vweights</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">get_node_attributes</span><span class="p">(</span><span class="n">G</span><span class="p">,</span> <span class="s2">"weight"</span><span class="p">)</span>

    <span class="c1"># n_cuts, membership = pymetis.part_graph(2, adjacency=nx.to_numpy_array(G),</span>
    <span class="c1">#                                         vweights=vweights)</span>
    <span class="c1"># print(f"n_cuts {n_cuts}")</span>

    <span class="c1"># Run using external metis</span>
    <span class="n">write_metis_graph</span><span class="p">(</span>
        <span class="n">nx</span><span class="o">.</span><span class="n">to_numpy_array</span><span class="p">(</span><span class="n">G</span><span class="p">),</span>
        <span class="n">eweights</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span>
        <span class="n">vweights</span><span class="o">=</span><span class="n">vweights</span><span class="p">,</span>
        <span class="n">filename</span><span class="o">=</span><span class="s2">"_partition_experiments_02.csr"</span><span class="p">,</span>
    <span class="p">)</span>
    <span class="n">membership</span> <span class="o">=</span> <span class="n">run_metis</span><span class="p">(</span>
        <span class="n">filename</span><span class="o">=</span><span class="s2">"_partition_experiments_02.csr"</span><span class="p">,</span>
        <span class="n">cuts</span><span class="o">=</span><span class="mi">2</span><span class="p">,</span>
        <span class="n">options</span><span class="o">=</span><span class="s2">"-objtype cut -minconn -niter 100 -ncuts 3 "</span><span class="p">,</span>
    <span class="p">)</span>

    <span class="n">subgraph</span> <span class="o">=</span> <span class="n">pydot</span><span class="o">.</span><span class="n">Cluster</span><span class="p">(</span><span class="s2">"part1"</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">""</span><span class="p">,</span> <span class="n">bgcolor</span><span class="o">=</span><span class="s2">"#c6ecba"</span><span class="p">),</span> <span class="n">pydot</span><span class="o">.</span><span class="n">Cluster</span><span class="p">(</span>
        <span class="s2">"part2"</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">""</span><span class="p">,</span> <span class="n">bgcolor</span><span class="o">=</span><span class="s2">"#f3cfcf"</span>
    <span class="p">)</span>
    <span class="n">partitions</span> <span class="o">=</span> <span class="p">[[],</span> <span class="p">[]]</span>

    <span class="n">graph</span> <span class="o">=</span> <span class="n">to_pydot</span><span class="p">(</span><span class="n">G</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">each</span> <span class="ow">in</span> <span class="n">subgraph</span><span class="p">:</span>
        <span class="n">graph</span><span class="o">.</span><span class="n">add_subgraph</span><span class="p">(</span><span class="n">each</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">index</span><span class="p">,</span> <span class="n">color</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">membership</span><span class="p">):</span>
        <span class="n">node</span> <span class="o">=</span> <span class="n">graph</span><span class="o">.</span><span class="n">get_node</span><span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="n">index</span><span class="p">))[</span><span class="mi">0</span><span class="p">]</span>
        <span class="n">node</span><span class="o">.</span><span class="n">set_color</span><span class="p">(</span><span class="s2">"red"</span> <span class="k">if</span> <span class="n">color</span> <span class="k">else</span> <span class="s2">"green"</span><span class="p">)</span>
        <span class="c1"># node.set_shape("rect" if node.get_label(</span>
        <span class="c1"># ).startswith("port_") else "circle")</span>
        <span class="n">subgraph</span><span class="p">[</span><span class="n">color</span><span class="p">]</span><span class="o">.</span><span class="n">add_node</span><span class="p">(</span><span class="n">node</span><span class="p">)</span>
        <span class="n">partitions</span><span class="p">[</span><span class="n">color</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">node</span><span class="o">.</span><span class="n">get_label</span><span class="p">())</span>

    <span class="k">for</span> <span class="n">index</span><span class="p">,</span> <span class="n">color</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">membership</span><span class="p">):</span>
        <span class="k">if</span> <span class="n">color</span><span class="p">:</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="n">graph</span><span class="o">.</span><span class="n">get_node</span><span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="n">index</span><span class="p">))[</span><span class="mi">0</span><span class="p">])</span>
    <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="s2">""</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">index</span><span class="p">,</span> <span class="n">color</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">membership</span><span class="p">):</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">color</span><span class="p">:</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="n">graph</span><span class="o">.</span><span class="n">get_node</span><span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="n">index</span><span class="p">))[</span><span class="mi">0</span><span class="p">])</span>

    <span class="nb">print</span><span class="p">(</span><span class="s2">"============ Partition stats ============="</span><span class="p">)</span>
    <span class="n">f_str</span> <span class="o">=</span> <span class="s2">"</span><span class="si">{:&lt;15s}</span><span class="s2"> </span><span class="si">{:&lt;15}</span><span class="s2"> </span><span class="si">{:&lt;15}</span><span class="s2">"</span>
    <span class="nb">print</span><span class="p">(</span><span class="n">f_str</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="s2">""</span><span class="p">,</span> <span class="s2">"P1"</span><span class="p">,</span> <span class="s2">"P2"</span><span class="p">))</span>
    <span class="nb">print</span><span class="p">(</span><span class="s2">"=========================================="</span><span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span>
        <span class="n">f_str</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
            <span class="s2">"chanx_left"</span><span class="p">,</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"chanx_left"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"chanx_left"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
        <span class="p">)</span>
    <span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span>
        <span class="n">f_str</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
            <span class="s2">"chanx_right"</span><span class="p">,</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"chanx_right"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"chanx_right"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
        <span class="p">)</span>
    <span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span>
        <span class="n">f_str</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
            <span class="s2">"pin_I"</span><span class="p">,</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"pin_I"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"pin_I"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
        <span class="p">)</span>
    <span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span>
        <span class="n">f_str</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
            <span class="s2">"CCDFF"</span><span class="p">,</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"CCDFF"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"CCDFF"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
        <span class="p">)</span>
    <span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span>
        <span class="n">f_str</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
            <span class="s2">"top_grid"</span><span class="p">,</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"top_grid"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"top_grid"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
        <span class="p">)</span>
    <span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span>
        <span class="n">f_str</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
            <span class="s2">"bottom_grid"</span><span class="p">,</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"bottom_grid"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
            <span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"bottom_grid"</span> <span class="ow">in</span> <span class="n">p</span><span class="p">]),</span>
        <span class="p">)</span>
    <span class="p">)</span>

    <span class="k">for</span> <span class="n">side</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">"top"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">]:</span>
        <span class="k">for</span> <span class="n">pin</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">10</span><span class="p">):</span>
            <span class="n">p1</span><span class="p">,</span> <span class="n">p2</span> <span class="o">=</span> <span class="p">[],</span> <span class="p">[]</span>
            <span class="n">tag</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">_ipin_</span><span class="si">{</span><span class="n">pin</span><span class="si">}</span><span class="s2">"</span>
            <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">5</span><span class="p">):</span>
                <span class="n">p1</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                    <span class="nb">str</span><span class="p">(</span><span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">if</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">tag</span><span class="si">}</span><span class="s2">*l</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">*"</span><span class="p">)]))</span>
                <span class="p">)</span>
                <span class="n">p2</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                    <span class="nb">str</span><span class="p">(</span><span class="nb">len</span><span class="p">([</span><span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">if</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">tag</span><span class="si">}</span><span class="s2">*l</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">*"</span><span class="p">)]))</span>
                <span class="p">)</span>
            <span class="nb">print</span><span class="p">(</span>
                <span class="n">f_str</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                    <span class="n">tag</span><span class="p">,</span>
                    <span class="s2">"-"</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">p1</span><span class="p">)</span> <span class="o">+</span> <span class="sa">f</span><span class="s2">" [</span><span class="si">{</span><span class="nb">sum</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="nb">int</span><span class="p">,</span><span class="n">p1</span><span class="p">))</span><span class="si">}</span><span class="s2">]"</span><span class="p">,</span>
                    <span class="s2">"-"</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">p2</span><span class="p">)</span> <span class="o">+</span> <span class="sa">f</span><span class="s2">" [</span><span class="si">{</span><span class="nb">sum</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="nb">int</span><span class="p">,</span><span class="n">p2</span><span class="p">))</span><span class="si">}</span><span class="s2">]"</span><span class="p">,</span>
                <span class="p">)</span>
            <span class="p">)</span>
    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="s2">"_graph.part.0"</span><span class="p">,</span> <span class="s2">"w"</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">"UTF-8"</span><span class="p">)</span> <span class="k">as</span> <span class="n">fp</span><span class="p">:</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">"</span><span class="se">\n</span><span class="s2">"</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">partitions</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span>
    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="s2">"_graph.part.1"</span><span class="p">,</span> <span class="s2">"w"</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">"UTF-8"</span><span class="p">)</span> <span class="k">as</span> <span class="n">fp</span><span class="p">:</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">"</span><span class="se">\n</span><span class="s2">"</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">partitions</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>

    <span class="n">sb11_gsb</span> <span class="o">=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s2">/../FPGA44_gsb/sb_1__1_.xml"</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span>
    <span class="n">sb_render</span> <span class="o">=</span> <span class="n">RoutingRender</span><span class="p">(</span><span class="s2">"sb_1__1_"</span><span class="p">,</span> <span class="n">sb11_gsb</span><span class="p">)</span>
    <span class="n">sw_top</span> <span class="o">=</span> <span class="n">sb_render</span><span class="o">.</span><span class="n">report_ipins</span><span class="p">(</span><span class="s2">"top"</span><span class="p">,</span> <span class="n">show</span><span class="o">=</span><span class="kc">False</span><span class="p">)</span>
    <span class="n">sw_top</span><span class="p">[</span><span class="n">sw_top</span> <span class="o">==</span> <span class="s2">"x"</span><span class="p">]</span> <span class="o">=</span> <span class="s2">"t"</span>
    <span class="n">sw_bottom</span> <span class="o">=</span> <span class="n">sb_render</span><span class="o">.</span><span class="n">report_ipins</span><span class="p">(</span><span class="s2">"bottom"</span><span class="p">,</span> <span class="n">show</span><span class="o">=</span><span class="kc">False</span><span class="p">)</span>
    <span class="n">sw_bottom</span><span class="p">[</span><span class="n">sw_bottom</span> <span class="o">==</span> <span class="s2">"x"</span><span class="p">]</span> <span class="o">=</span> <span class="s2">"b"</span>
    <span class="n">sw</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">vstack</span><span class="p">([</span><span class="n">sw_top</span><span class="p">,</span> <span class="n">sw_bottom</span><span class="p">])</span>
    <span class="n">sb_render</span><span class="o">.</span><span class="n">render_ipin</span><span class="p">(</span><span class="n">sw</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">pin_name_to_number</span><span class="p">(</span><span class="n">e</span><span class="p">):</span>
        <span class="k">return</span> <span class="p">(</span>
            <span class="nb">int</span><span class="p">(</span><span class="n">e</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s2">"_"</span><span class="p">)[</span><span class="o">-</span><span class="mi">2</span><span class="p">])</span> <span class="o">*</span> <span class="mi">2</span>
            <span class="k">if</span> <span class="s2">"left"</span> <span class="ow">in</span> <span class="n">e</span>
            <span class="k">else</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="nb">int</span><span class="p">(</span><span class="n">e</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s2">"_"</span><span class="p">)[</span><span class="o">-</span><span class="mi">2</span><span class="p">])</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span>
        <span class="p">)</span>

    <span class="n">top</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">([</span><span class="n">pin_name_to_number</span><span class="p">(</span><span class="n">e</span><span class="p">)</span> <span class="k">for</span> <span class="n">e</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"chanx"</span> <span class="ow">in</span> <span class="n">e</span><span class="p">])</span>
    <span class="n">bottom</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">([</span><span class="n">pin_name_to_number</span><span class="p">(</span><span class="n">e</span><span class="p">)</span> <span class="k">for</span> <span class="n">e</span> <span class="ow">in</span> <span class="n">partitions</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">if</span> <span class="s2">"chanx"</span> <span class="ow">in</span> <span class="n">e</span><span class="p">])</span>
    <span class="n">sb_render</span><span class="o">.</span><span class="n">render_ipin</span><span class="p">(</span><span class="n">sw</span><span class="p">[:,</span> <span class="n">top</span><span class="p">])</span>
    <span class="n">sb_render</span><span class="o">.</span><span class="n">render_ipin</span><span class="p">(</span><span class="n">sw</span><span class="p">[:,</span> <span class="n">bottom</span><span class="p">])</span>

    <span class="n">graph</span><span class="o">.</span><span class="n">set_rankdir</span><span class="p">(</span><span class="s2">"LR"</span><span class="p">)</span>
    <span class="n">graph</span><span class="o">.</span><span class="n">write_dot</span><span class="p">(</span><span class="s2">"_graph.dot"</span><span class="p">)</span>
    <span class="n">graph</span><span class="o">.</span><span class="n">write_png</span><span class="p">(</span><span class="s2">"_graph.png"</span><span class="p">)</span>
    <span class="n">graph</span><span class="o">.</span><span class="n">write_svg</span><span class="p">(</span><span class="s2">"_graph.svg"</span><span class="p">)</span>
    <span class="n">sdn</span><span class="o">.</span><span class="n">compose</span><span class="p">(</span>
        <span class="n">fpga</span><span class="o">.</span><span class="n">netlist</span><span class="p">,</span>
        <span class="s2">"_cbx_1__1_extended.v"</span><span class="p">,</span>
        <span class="n">definition_list</span><span class="o">=</span><span class="p">[</span><span class="s2">"cbx_1__1_"</span><span class="p">],</span>
        <span class="n">skip_constraints</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span>
    <span class="p">)</span>

    <span class="n">sb_render</span><span class="o">.</span><span class="n">render_switch_pattern</span><span class="p">()</span>
    <span class="n">sb_render</span><span class="o">.</span><span class="n">render_connection_box</span><span class="p">(</span><span class="s2">"left"</span><span class="p">,</span> <span class="n">filename</span><span class="o">=</span><span class="s2">"_cbx_1__1_2.svg"</span><span class="p">)</span>
    <span class="n">sb_render</span><span class="o">.</span><span class="n">render_connection_box</span><span class="p">(</span><span class="s2">"top"</span><span class="p">,</span> <span class="n">filename</span><span class="o">=</span><span class="s2">"_cbx_1__2_2.svg"</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">left_pinmap</span><span class="p">(</span><span class="n">x</span><span class="p">):</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">top</span> <span class="o">+</span> <span class="p">[</span><span class="kc">None</span><span class="p">,</span> <span class="kc">None</span><span class="p">,</span> <span class="kc">None</span><span class="p">,</span> <span class="kc">None</span><span class="p">]</span> <span class="o">+</span> <span class="n">bottom</span><span class="p">)</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="n">x</span><span class="p">)</span>

    <span class="n">sb_render</span><span class="o">.</span><span class="n">render_connection_box</span><span class="p">(</span>
        <span class="s2">"left"</span><span class="p">,</span> <span class="n">pinmap</span><span class="o">=</span><span class="n">left_pinmap</span><span class="p">,</span> <span class="n">filename</span><span class="o">=</span><span class="s2">"_cbx_1__1_3.svg"</span>
    <span class="p">)</span>


<span class="k">if</span> <span class="vm">__name__</span> <span class="o">==</span> <span class="s2">"__main__"</span><span class="p">:</span>
    <span class="n">main</span><span class="p">()</span>
</pre></div>
</div>
<p class="sphx-glr-timing"><strong>Total running time of the script:</strong> ( 0 minutes  0.000 seconds)</p>
<div class="sphx-glr-footer sphx-glr-footer-example docutils container" id="sphx-glr-download-auto-openfpga-tiling-03-switch-partition-02-py">
<div class="sphx-glr-download sphx-glr-download-python docutils container">
<p><a class="reference download internal" download="" href="../_downloads/9fe1dceb5c7ea9e8c4a359a5948cb059/03_switch_partition_02.py"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Python</span> <span class="pre">source</span> <span class="pre">code:</span> <span class="pre">03_switch_partition_02.py</span></code></a></p>
</div>
<div class="sphx-glr-download sphx-glr-download-jupyter docutils container">
<p><a class="reference download internal" download="" href="../_downloads/96d875dca30a65e168077051ce63287a/03_switch_partition_02.ipynb"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Jupyter</span> <span class="pre">notebook:</span> <span class="pre">03_switch_partition_02.ipynb</span></code></a></p>
</div>
</div>
<p class="sphx-glr-signature"><a class="reference external" href="https://sphinx-gallery.github.io">Gallery generated by Sphinx-Gallery</a></p>
</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="04_switch_partition_03.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title"><span class="section-number">5.4. </span>Partition Conn Box 02 - Simplified</div>
              </div>
              <svg><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="02_switch_partition_01.html">
              <svg><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title"><span class="section-number">5.2. </span>Logical/Pre-techmapped Partition Conn Box 01</div>
                
              </div>
            </a>
        </div>

        <div class="related-information">
              Copyright &#169; 2021, University of Utah |
            Built with <a href="https://www.sphinx-doc.org/">Sphinx</a>
              and
              <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
              <a href="https://github.com/pradyunsg/furo">Furo theme</a>. |
            <a class="muted-link" href="../_sources/auto_openfpga_tiling/03_switch_partition_02.rst.txt"
               rel="nofollow">
              Show Source
            </a>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer no-toc">
      
      
      
    </aside>
  </div>
</div><script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/scripts/main.js"></script>
    </body>
</html>