<stg><name>keccak_absorb.3199</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15.preheader:0  %m_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m_offset)

]]></Node>
<StgValue><ssdm name="m_offset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %i_3 = phi i3 [ %add_ln416, %load64.1.exit14 ], [ 0, %._crit_edge15.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="3">
<![CDATA[
.preheader:1  %zext_ln416 = zext i3 %i_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %icmp_ln416 = icmp eq i3 %i_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %add_ln416 = add i3 %i_3, 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln416, label %._crit_edge17, label %0

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
._crit_edge17:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0_i1 = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %r_0_i2 = phi i64 [ 0, %0 ], [ %r, %2 ]

]]></Node>
<StgValue><ssdm name="r_0_i2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="4">
<![CDATA[
:2  %zext_ln30 = zext i4 %i_0_i1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln30 = icmp eq i4 %i_0_i1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i = add i4 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln30, label %load64.1.exit14, label %2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln31_1 = add i6 %zext_ln30, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="6">
<![CDATA[
:1  %zext_ln31 = zext i6 %add_ln31_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln31 = add i8 %m_offset_read, %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln31_7 = zext i8 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %m_addr = getelementptr [208 x i8]* %m, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="m_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
:5  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load64.1.exit14:0  %s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln416

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
load64.1.exit14:1  %s_load = load i64* %s_addr, align 8

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
:5  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln31_3 = zext i8 %m_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="4">
<![CDATA[
:7  %trunc_ln31 = trunc i4 %i_0_i1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:8  %shl_ln18 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
:9  %zext_ln31_4 = zext i6 %shl_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %shl_ln31 = shl i64 %zext_ln31_3, %zext_ln31_4

]]></Node>
<StgValue><ssdm name="shl_ln31"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %r = or i64 %shl_ln31, %r_0_i2

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
load64.1.exit14:1  %s_load = load i64* %s_addr, align 8

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load64.1.exit14:2  %xor_ln417 = xor i64 %s_load, %r_0_i2

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
load64.1.exit14:3  store i64 %xor_ln417, i64* %s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
load64.1.exit14:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="s" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="m" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="m_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_offset"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i8" to="m_offset_read" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="m_offset" to="m_offset_read" fromId="55" toId="6">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="59" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_61" to="empty" fromId="61" toId="7">
</dataflow>
<dataflow id="65" from="add_ln416" to="i_3" fromId="13" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="66" from="br_ln416" to="i_3" fromId="44" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="68" from="StgValue_67" to="i_3" fromId="67" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="69" from="br_ln416" to="i_3" fromId="8" toId="9">
</dataflow>
<dataflow id="70" from="i_3" to="zext_ln416" fromId="9" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecLoopTripCount" to="empty_58" fromId="59" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="empty_58" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_72" to="empty_58" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_72" to="empty_58" fromId="72" toId="11">
</dataflow>
<dataflow id="76" from="i_3" to="icmp_ln416" fromId="9" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="icmp_ln416" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="i_3" to="add_ln416" fromId="9" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="add_ln416" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="icmp_ln416" to="br_ln416" fromId="12" toId="14">
</dataflow>
<dataflow id="84" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="83" toId="15">
</dataflow>
<dataflow id="85" from="i_3" to="shl_ln" fromId="9" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_67" to="shl_ln" fromId="67" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_87" to="i_0_i1" fromId="87" toId="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="br_ln30" to="i_0_i1" fromId="16" toId="18">
</dataflow>
<dataflow id="90" from="i" to="i_0_i1" fromId="23" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="91" from="br_ln30" to="i_0_i1" fromId="40" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="92" from="StgValue_61" to="r_0_i2" fromId="61" toId="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="br_ln30" to="r_0_i2" fromId="16" toId="19">
</dataflow>
<dataflow id="94" from="r" to="r_0_i2" fromId="39" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="br_ln30" to="r_0_i2" fromId="40" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="96" from="i_0_i1" to="zext_ln30" fromId="18" toId="20">
</dataflow>
<dataflow id="97" from="i_0_i1" to="icmp_ln30" fromId="18" toId="21">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln30" fromId="98" toId="21">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopTripCount" to="empty_59" fromId="59" toId="22">
</dataflow>
<dataflow id="102" from="StgValue_101" to="empty_59" fromId="101" toId="22">
</dataflow>
<dataflow id="103" from="StgValue_101" to="empty_59" fromId="101" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_101" to="empty_59" fromId="101" toId="22">
</dataflow>
<dataflow id="105" from="i_0_i1" to="i" fromId="18" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_106" to="i" fromId="106" toId="23">
</dataflow>
<dataflow id="108" from="icmp_ln30" to="br_ln30" fromId="21" toId="24">
</dataflow>
<dataflow id="109" from="zext_ln30" to="add_ln31_1" fromId="20" toId="25">
</dataflow>
<dataflow id="110" from="shl_ln" to="add_ln31_1" fromId="15" toId="25">
</dataflow>
<dataflow id="111" from="add_ln31_1" to="zext_ln31" fromId="25" toId="26">
</dataflow>
<dataflow id="112" from="m_offset_read" to="add_ln31" fromId="6" toId="27">
</dataflow>
<dataflow id="113" from="zext_ln31" to="add_ln31" fromId="26" toId="27">
</dataflow>
<dataflow id="114" from="add_ln31" to="zext_ln31_7" fromId="27" toId="28">
</dataflow>
<dataflow id="115" from="m" to="m_addr" fromId="54" toId="29">
</dataflow>
<dataflow id="116" from="StgValue_61" to="m_addr" fromId="61" toId="29">
</dataflow>
<dataflow id="117" from="zext_ln31_7" to="m_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="118" from="m_addr" to="m_load" fromId="29" toId="30">
</dataflow>
<dataflow id="119" from="s" to="s_addr" fromId="53" toId="31">
</dataflow>
<dataflow id="120" from="StgValue_61" to="s_addr" fromId="61" toId="31">
</dataflow>
<dataflow id="121" from="zext_ln416" to="s_addr" fromId="10" toId="31">
</dataflow>
<dataflow id="122" from="s_addr" to="s_load" fromId="31" toId="32">
</dataflow>
<dataflow id="123" from="m_addr" to="m_load" fromId="29" toId="33">
</dataflow>
<dataflow id="124" from="m_load" to="zext_ln31_3" fromId="33" toId="34">
</dataflow>
<dataflow id="125" from="i_0_i1" to="trunc_ln31" fromId="18" toId="35">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln18" fromId="83" toId="36">
</dataflow>
<dataflow id="127" from="trunc_ln31" to="shl_ln18" fromId="35" toId="36">
</dataflow>
<dataflow id="128" from="StgValue_67" to="shl_ln18" fromId="67" toId="36">
</dataflow>
<dataflow id="129" from="shl_ln18" to="zext_ln31_4" fromId="36" toId="37">
</dataflow>
<dataflow id="130" from="zext_ln31_3" to="shl_ln31" fromId="34" toId="38">
</dataflow>
<dataflow id="131" from="zext_ln31_4" to="shl_ln31" fromId="37" toId="38">
</dataflow>
<dataflow id="132" from="shl_ln31" to="r" fromId="38" toId="39">
</dataflow>
<dataflow id="133" from="r_0_i2" to="r" fromId="19" toId="39">
</dataflow>
<dataflow id="134" from="s_addr" to="s_load" fromId="31" toId="41">
</dataflow>
<dataflow id="135" from="s_load" to="xor_ln417" fromId="41" toId="42">
</dataflow>
<dataflow id="136" from="r_0_i2" to="xor_ln417" fromId="19" toId="42">
</dataflow>
<dataflow id="137" from="xor_ln417" to="store_ln417" fromId="42" toId="43">
</dataflow>
<dataflow id="138" from="s_addr" to="store_ln417" fromId="31" toId="43">
</dataflow>
<dataflow id="139" from="icmp_ln416" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="140" from="icmp_ln30" to="StgValue_3" fromId="21" toId="3">
</dataflow>
</dataflows>


</stg>
