
dp_adc_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017978  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a0  08017c28  08017c28  00027c28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080184c8  080184c8  000284c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080184d0  080184d0  000284d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080184d4  080184d4  000284d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f0  24000000  080184d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00008c44  240001f0  080186c8  000301f0  2**2
                  ALLOC
  8 .sdram_section 00000c00  c0000000  c0000000  00040000  2**2
                  ALLOC
  9 ._user_heap_stack 00000c04  24008e34  24008e34  00038e34  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002797d  00000000  00000000  0003021e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000044ad  00000000  00000000  00057b9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001dc8  00000000  00000000  0005c048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00001c00  00000000  00000000  0005de10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003692b  00000000  00000000  0005fa10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00029018  00000000  00000000  0009633b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00151ca7  00000000  00000000  000bf353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00210ffa  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000913c  00000000  00000000  0021104c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001f0 	.word	0x240001f0
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08017c10 	.word	0x08017c10

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001f4 	.word	0x240001f4
 80002ec:	08017c10 	.word	0x08017c10

080002f0 <strcmp>:
 80002f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002f8:	2a01      	cmp	r2, #1
 80002fa:	bf28      	it	cs
 80002fc:	429a      	cmpcs	r2, r3
 80002fe:	d0f7      	beq.n	80002f0 <strcmp>
 8000300:	1ad0      	subs	r0, r2, r3
 8000302:	4770      	bx	lr

08000304 <strlen>:
 8000304:	4603      	mov	r3, r0
 8000306:	f813 2b01 	ldrb.w	r2, [r3], #1
 800030a:	2a00      	cmp	r2, #0
 800030c:	d1fb      	bne.n	8000306 <strlen+0x2>
 800030e:	1a18      	subs	r0, r3, r0
 8000310:	3801      	subs	r0, #1
 8000312:	4770      	bx	lr
	...

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	; 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295
 8000748:	f04f 30ff 	movne.w	r0, #4294967295
 800074c:	f000 b9ac 	b.w	8000aa8 <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	4604      	mov	r4, r0
 80007e0:	468e      	mov	lr, r1
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d14d      	bne.n	8000882 <__udivmoddi4+0xaa>
 80007e6:	428a      	cmp	r2, r1
 80007e8:	4694      	mov	ip, r2
 80007ea:	d969      	bls.n	80008c0 <__udivmoddi4+0xe8>
 80007ec:	fab2 f282 	clz	r2, r2
 80007f0:	b152      	cbz	r2, 8000808 <__udivmoddi4+0x30>
 80007f2:	fa01 f302 	lsl.w	r3, r1, r2
 80007f6:	f1c2 0120 	rsb	r1, r2, #32
 80007fa:	fa20 f101 	lsr.w	r1, r0, r1
 80007fe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000802:	ea41 0e03 	orr.w	lr, r1, r3
 8000806:	4094      	lsls	r4, r2
 8000808:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800080c:	0c21      	lsrs	r1, r4, #16
 800080e:	fbbe f6f8 	udiv	r6, lr, r8
 8000812:	fa1f f78c 	uxth.w	r7, ip
 8000816:	fb08 e316 	mls	r3, r8, r6, lr
 800081a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800081e:	fb06 f107 	mul.w	r1, r6, r7
 8000822:	4299      	cmp	r1, r3
 8000824:	d90a      	bls.n	800083c <__udivmoddi4+0x64>
 8000826:	eb1c 0303 	adds.w	r3, ip, r3
 800082a:	f106 30ff 	add.w	r0, r6, #4294967295
 800082e:	f080 811f 	bcs.w	8000a70 <__udivmoddi4+0x298>
 8000832:	4299      	cmp	r1, r3
 8000834:	f240 811c 	bls.w	8000a70 <__udivmoddi4+0x298>
 8000838:	3e02      	subs	r6, #2
 800083a:	4463      	add	r3, ip
 800083c:	1a5b      	subs	r3, r3, r1
 800083e:	b2a4      	uxth	r4, r4
 8000840:	fbb3 f0f8 	udiv	r0, r3, r8
 8000844:	fb08 3310 	mls	r3, r8, r0, r3
 8000848:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800084c:	fb00 f707 	mul.w	r7, r0, r7
 8000850:	42a7      	cmp	r7, r4
 8000852:	d90a      	bls.n	800086a <__udivmoddi4+0x92>
 8000854:	eb1c 0404 	adds.w	r4, ip, r4
 8000858:	f100 33ff 	add.w	r3, r0, #4294967295
 800085c:	f080 810a 	bcs.w	8000a74 <__udivmoddi4+0x29c>
 8000860:	42a7      	cmp	r7, r4
 8000862:	f240 8107 	bls.w	8000a74 <__udivmoddi4+0x29c>
 8000866:	4464      	add	r4, ip
 8000868:	3802      	subs	r0, #2
 800086a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800086e:	1be4      	subs	r4, r4, r7
 8000870:	2600      	movs	r6, #0
 8000872:	b11d      	cbz	r5, 800087c <__udivmoddi4+0xa4>
 8000874:	40d4      	lsrs	r4, r2
 8000876:	2300      	movs	r3, #0
 8000878:	e9c5 4300 	strd	r4, r3, [r5]
 800087c:	4631      	mov	r1, r6
 800087e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000882:	428b      	cmp	r3, r1
 8000884:	d909      	bls.n	800089a <__udivmoddi4+0xc2>
 8000886:	2d00      	cmp	r5, #0
 8000888:	f000 80ef 	beq.w	8000a6a <__udivmoddi4+0x292>
 800088c:	2600      	movs	r6, #0
 800088e:	e9c5 0100 	strd	r0, r1, [r5]
 8000892:	4630      	mov	r0, r6
 8000894:	4631      	mov	r1, r6
 8000896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089a:	fab3 f683 	clz	r6, r3
 800089e:	2e00      	cmp	r6, #0
 80008a0:	d14a      	bne.n	8000938 <__udivmoddi4+0x160>
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d302      	bcc.n	80008ac <__udivmoddi4+0xd4>
 80008a6:	4282      	cmp	r2, r0
 80008a8:	f200 80f9 	bhi.w	8000a9e <__udivmoddi4+0x2c6>
 80008ac:	1a84      	subs	r4, r0, r2
 80008ae:	eb61 0303 	sbc.w	r3, r1, r3
 80008b2:	2001      	movs	r0, #1
 80008b4:	469e      	mov	lr, r3
 80008b6:	2d00      	cmp	r5, #0
 80008b8:	d0e0      	beq.n	800087c <__udivmoddi4+0xa4>
 80008ba:	e9c5 4e00 	strd	r4, lr, [r5]
 80008be:	e7dd      	b.n	800087c <__udivmoddi4+0xa4>
 80008c0:	b902      	cbnz	r2, 80008c4 <__udivmoddi4+0xec>
 80008c2:	deff      	udf	#255	; 0xff
 80008c4:	fab2 f282 	clz	r2, r2
 80008c8:	2a00      	cmp	r2, #0
 80008ca:	f040 8092 	bne.w	80009f2 <__udivmoddi4+0x21a>
 80008ce:	eba1 010c 	sub.w	r1, r1, ip
 80008d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008d6:	fa1f fe8c 	uxth.w	lr, ip
 80008da:	2601      	movs	r6, #1
 80008dc:	0c20      	lsrs	r0, r4, #16
 80008de:	fbb1 f3f7 	udiv	r3, r1, r7
 80008e2:	fb07 1113 	mls	r1, r7, r3, r1
 80008e6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80008ea:	fb0e f003 	mul.w	r0, lr, r3
 80008ee:	4288      	cmp	r0, r1
 80008f0:	d908      	bls.n	8000904 <__udivmoddi4+0x12c>
 80008f2:	eb1c 0101 	adds.w	r1, ip, r1
 80008f6:	f103 38ff 	add.w	r8, r3, #4294967295
 80008fa:	d202      	bcs.n	8000902 <__udivmoddi4+0x12a>
 80008fc:	4288      	cmp	r0, r1
 80008fe:	f200 80cb 	bhi.w	8000a98 <__udivmoddi4+0x2c0>
 8000902:	4643      	mov	r3, r8
 8000904:	1a09      	subs	r1, r1, r0
 8000906:	b2a4      	uxth	r4, r4
 8000908:	fbb1 f0f7 	udiv	r0, r1, r7
 800090c:	fb07 1110 	mls	r1, r7, r0, r1
 8000910:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000914:	fb0e fe00 	mul.w	lr, lr, r0
 8000918:	45a6      	cmp	lr, r4
 800091a:	d908      	bls.n	800092e <__udivmoddi4+0x156>
 800091c:	eb1c 0404 	adds.w	r4, ip, r4
 8000920:	f100 31ff 	add.w	r1, r0, #4294967295
 8000924:	d202      	bcs.n	800092c <__udivmoddi4+0x154>
 8000926:	45a6      	cmp	lr, r4
 8000928:	f200 80bb 	bhi.w	8000aa2 <__udivmoddi4+0x2ca>
 800092c:	4608      	mov	r0, r1
 800092e:	eba4 040e 	sub.w	r4, r4, lr
 8000932:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000936:	e79c      	b.n	8000872 <__udivmoddi4+0x9a>
 8000938:	f1c6 0720 	rsb	r7, r6, #32
 800093c:	40b3      	lsls	r3, r6
 800093e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000942:	ea4c 0c03 	orr.w	ip, ip, r3
 8000946:	fa20 f407 	lsr.w	r4, r0, r7
 800094a:	fa01 f306 	lsl.w	r3, r1, r6
 800094e:	431c      	orrs	r4, r3
 8000950:	40f9      	lsrs	r1, r7
 8000952:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000956:	fa00 f306 	lsl.w	r3, r0, r6
 800095a:	fbb1 f8f9 	udiv	r8, r1, r9
 800095e:	0c20      	lsrs	r0, r4, #16
 8000960:	fa1f fe8c 	uxth.w	lr, ip
 8000964:	fb09 1118 	mls	r1, r9, r8, r1
 8000968:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800096c:	fb08 f00e 	mul.w	r0, r8, lr
 8000970:	4288      	cmp	r0, r1
 8000972:	fa02 f206 	lsl.w	r2, r2, r6
 8000976:	d90b      	bls.n	8000990 <__udivmoddi4+0x1b8>
 8000978:	eb1c 0101 	adds.w	r1, ip, r1
 800097c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000980:	f080 8088 	bcs.w	8000a94 <__udivmoddi4+0x2bc>
 8000984:	4288      	cmp	r0, r1
 8000986:	f240 8085 	bls.w	8000a94 <__udivmoddi4+0x2bc>
 800098a:	f1a8 0802 	sub.w	r8, r8, #2
 800098e:	4461      	add	r1, ip
 8000990:	1a09      	subs	r1, r1, r0
 8000992:	b2a4      	uxth	r4, r4
 8000994:	fbb1 f0f9 	udiv	r0, r1, r9
 8000998:	fb09 1110 	mls	r1, r9, r0, r1
 800099c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80009a0:	fb00 fe0e 	mul.w	lr, r0, lr
 80009a4:	458e      	cmp	lr, r1
 80009a6:	d908      	bls.n	80009ba <__udivmoddi4+0x1e2>
 80009a8:	eb1c 0101 	adds.w	r1, ip, r1
 80009ac:	f100 34ff 	add.w	r4, r0, #4294967295
 80009b0:	d26c      	bcs.n	8000a8c <__udivmoddi4+0x2b4>
 80009b2:	458e      	cmp	lr, r1
 80009b4:	d96a      	bls.n	8000a8c <__udivmoddi4+0x2b4>
 80009b6:	3802      	subs	r0, #2
 80009b8:	4461      	add	r1, ip
 80009ba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80009be:	fba0 9402 	umull	r9, r4, r0, r2
 80009c2:	eba1 010e 	sub.w	r1, r1, lr
 80009c6:	42a1      	cmp	r1, r4
 80009c8:	46c8      	mov	r8, r9
 80009ca:	46a6      	mov	lr, r4
 80009cc:	d356      	bcc.n	8000a7c <__udivmoddi4+0x2a4>
 80009ce:	d053      	beq.n	8000a78 <__udivmoddi4+0x2a0>
 80009d0:	b15d      	cbz	r5, 80009ea <__udivmoddi4+0x212>
 80009d2:	ebb3 0208 	subs.w	r2, r3, r8
 80009d6:	eb61 010e 	sbc.w	r1, r1, lr
 80009da:	fa01 f707 	lsl.w	r7, r1, r7
 80009de:	fa22 f306 	lsr.w	r3, r2, r6
 80009e2:	40f1      	lsrs	r1, r6
 80009e4:	431f      	orrs	r7, r3
 80009e6:	e9c5 7100 	strd	r7, r1, [r5]
 80009ea:	2600      	movs	r6, #0
 80009ec:	4631      	mov	r1, r6
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f2:	f1c2 0320 	rsb	r3, r2, #32
 80009f6:	40d8      	lsrs	r0, r3
 80009f8:	fa0c fc02 	lsl.w	ip, ip, r2
 80009fc:	fa21 f303 	lsr.w	r3, r1, r3
 8000a00:	4091      	lsls	r1, r2
 8000a02:	4301      	orrs	r1, r0
 8000a04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a08:	fa1f fe8c 	uxth.w	lr, ip
 8000a0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000a10:	fb07 3610 	mls	r6, r7, r0, r3
 8000a14:	0c0b      	lsrs	r3, r1, #16
 8000a16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000a1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000a1e:	429e      	cmp	r6, r3
 8000a20:	fa04 f402 	lsl.w	r4, r4, r2
 8000a24:	d908      	bls.n	8000a38 <__udivmoddi4+0x260>
 8000a26:	eb1c 0303 	adds.w	r3, ip, r3
 8000a2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000a2e:	d22f      	bcs.n	8000a90 <__udivmoddi4+0x2b8>
 8000a30:	429e      	cmp	r6, r3
 8000a32:	d92d      	bls.n	8000a90 <__udivmoddi4+0x2b8>
 8000a34:	3802      	subs	r0, #2
 8000a36:	4463      	add	r3, ip
 8000a38:	1b9b      	subs	r3, r3, r6
 8000a3a:	b289      	uxth	r1, r1
 8000a3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000a40:	fb07 3316 	mls	r3, r7, r6, r3
 8000a44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a48:	fb06 f30e 	mul.w	r3, r6, lr
 8000a4c:	428b      	cmp	r3, r1
 8000a4e:	d908      	bls.n	8000a62 <__udivmoddi4+0x28a>
 8000a50:	eb1c 0101 	adds.w	r1, ip, r1
 8000a54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000a58:	d216      	bcs.n	8000a88 <__udivmoddi4+0x2b0>
 8000a5a:	428b      	cmp	r3, r1
 8000a5c:	d914      	bls.n	8000a88 <__udivmoddi4+0x2b0>
 8000a5e:	3e02      	subs	r6, #2
 8000a60:	4461      	add	r1, ip
 8000a62:	1ac9      	subs	r1, r1, r3
 8000a64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000a68:	e738      	b.n	80008dc <__udivmoddi4+0x104>
 8000a6a:	462e      	mov	r6, r5
 8000a6c:	4628      	mov	r0, r5
 8000a6e:	e705      	b.n	800087c <__udivmoddi4+0xa4>
 8000a70:	4606      	mov	r6, r0
 8000a72:	e6e3      	b.n	800083c <__udivmoddi4+0x64>
 8000a74:	4618      	mov	r0, r3
 8000a76:	e6f8      	b.n	800086a <__udivmoddi4+0x92>
 8000a78:	454b      	cmp	r3, r9
 8000a7a:	d2a9      	bcs.n	80009d0 <__udivmoddi4+0x1f8>
 8000a7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000a80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000a84:	3801      	subs	r0, #1
 8000a86:	e7a3      	b.n	80009d0 <__udivmoddi4+0x1f8>
 8000a88:	4646      	mov	r6, r8
 8000a8a:	e7ea      	b.n	8000a62 <__udivmoddi4+0x28a>
 8000a8c:	4620      	mov	r0, r4
 8000a8e:	e794      	b.n	80009ba <__udivmoddi4+0x1e2>
 8000a90:	4640      	mov	r0, r8
 8000a92:	e7d1      	b.n	8000a38 <__udivmoddi4+0x260>
 8000a94:	46d0      	mov	r8, sl
 8000a96:	e77b      	b.n	8000990 <__udivmoddi4+0x1b8>
 8000a98:	3b02      	subs	r3, #2
 8000a9a:	4461      	add	r1, ip
 8000a9c:	e732      	b.n	8000904 <__udivmoddi4+0x12c>
 8000a9e:	4630      	mov	r0, r6
 8000aa0:	e709      	b.n	80008b6 <__udivmoddi4+0xde>
 8000aa2:	4464      	add	r4, ip
 8000aa4:	3802      	subs	r0, #2
 8000aa6:	e742      	b.n	800092e <__udivmoddi4+0x156>

08000aa8 <__aeabi_idiv0>:
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <SDRAM_Startup_Sequence>:
uint32_t aTxBuffer[BUFFER_SIZE];
uint32_t aRxBuffer[BUFFER_SIZE];
uint32_t uwIndex = 0;
__IO uint32_t uwWriteReadStatus = 0;

void SDRAM_Startup_Sequence(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command){
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
  /* Program the SDRAM external device */
  SDRAM_Initialization_Sequence(hsdram, Command);
 8000ab6:	6839      	ldr	r1, [r7, #0]
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f000 f875 	bl	8000ba8 <SDRAM_Initialization_Sequence>

  /*##-2- SDRAM memory read/write access #####################################*/
  //*(__IO uint32_t*) (TEST_WRITE) = 0x1;

  /* Fill the buffer to write */
  Fill_Buffer(aTxBuffer, BUFFER_SIZE, 0xA244250F);
 8000abe:	4a34      	ldr	r2, [pc, #208]	; (8000b90 <SDRAM_Startup_Sequence+0xe4>)
 8000ac0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ac4:	4833      	ldr	r0, [pc, #204]	; (8000b94 <SDRAM_Startup_Sequence+0xe8>)
 8000ac6:	f000 f8cc 	bl	8000c62 <Fill_Buffer>

    /* Fill the Read buffer */
  Fill_Buffer(aRxBuffer, BUFFER_SIZE, 0xBBBBBBBB);
 8000aca:	f04f 32bb 	mov.w	r2, #3149642683	; 0xbbbbbbbb
 8000ace:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ad2:	4831      	ldr	r0, [pc, #196]	; (8000b98 <SDRAM_Startup_Sequence+0xec>)
 8000ad4:	f000 f8c5 	bl	8000c62 <Fill_Buffer>

  /* Write data to the SDRAM memory */
  for (uwIndex = 0; uwIndex < BUFFER_SIZE; uwIndex++)
 8000ad8:	4b30      	ldr	r3, [pc, #192]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	e010      	b.n	8000b02 <SDRAM_Startup_Sequence+0x56>
  {
    *(__IO uint32_t*) (SDRAM_BANK_ADDR + WRITE_READ_ADDR + 4*uwIndex) = aTxBuffer[uwIndex];
 8000ae0:	4b2e      	ldr	r3, [pc, #184]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	4b2d      	ldr	r3, [pc, #180]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000ae6:	6819      	ldr	r1, [r3, #0]
 8000ae8:	4b2d      	ldr	r3, [pc, #180]	; (8000ba0 <SDRAM_Startup_Sequence+0xf4>)
 8000aea:	440b      	add	r3, r1
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	4619      	mov	r1, r3
 8000af0:	4b28      	ldr	r3, [pc, #160]	; (8000b94 <SDRAM_Startup_Sequence+0xe8>)
 8000af2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000af6:	600b      	str	r3, [r1, #0]
  for (uwIndex = 0; uwIndex < BUFFER_SIZE; uwIndex++)
 8000af8:	4b28      	ldr	r3, [pc, #160]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	3301      	adds	r3, #1
 8000afe:	4a27      	ldr	r2, [pc, #156]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b00:	6013      	str	r3, [r2, #0]
 8000b02:	4b26      	ldr	r3, [pc, #152]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b0a:	d3e9      	bcc.n	8000ae0 <SDRAM_Startup_Sequence+0x34>
  }

  /* Read back data from the SDRAM memory */
  for (uwIndex = 0; uwIndex < BUFFER_SIZE; uwIndex++)
 8000b0c:	4b23      	ldr	r3, [pc, #140]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	601a      	str	r2, [r3, #0]
 8000b12:	e010      	b.n	8000b36 <SDRAM_Startup_Sequence+0x8a>
  {
    aRxBuffer[uwIndex] = *(__IO uint32_t*) (SDRAM_BANK_ADDR + WRITE_READ_ADDR + 4*uwIndex);
 8000b14:	4b21      	ldr	r3, [pc, #132]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	4b21      	ldr	r3, [pc, #132]	; (8000ba0 <SDRAM_Startup_Sequence+0xf4>)
 8000b1a:	4413      	add	r3, r2
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	461a      	mov	r2, r3
 8000b20:	4b1e      	ldr	r3, [pc, #120]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	6812      	ldr	r2, [r2, #0]
 8000b26:	491c      	ldr	r1, [pc, #112]	; (8000b98 <SDRAM_Startup_Sequence+0xec>)
 8000b28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (uwIndex = 0; uwIndex < BUFFER_SIZE; uwIndex++)
 8000b2c:	4b1b      	ldr	r3, [pc, #108]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	3301      	adds	r3, #1
 8000b32:	4a1a      	ldr	r2, [pc, #104]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b34:	6013      	str	r3, [r2, #0]
 8000b36:	4b19      	ldr	r3, [pc, #100]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b3e:	d3e9      	bcc.n	8000b14 <SDRAM_Startup_Sequence+0x68>
  }

  /*##-3- Checking data integrity ############################################*/

  for (uwIndex = 0; (uwIndex < BUFFER_SIZE) && (uwWriteReadStatus == 0); uwIndex++)
 8000b40:	4b16      	ldr	r3, [pc, #88]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	e015      	b.n	8000b74 <SDRAM_Startup_Sequence+0xc8>
  {
    if (aRxBuffer[uwIndex] != aTxBuffer[uwIndex])
 8000b48:	4b14      	ldr	r3, [pc, #80]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a12      	ldr	r2, [pc, #72]	; (8000b98 <SDRAM_Startup_Sequence+0xec>)
 8000b4e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b52:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	490f      	ldr	r1, [pc, #60]	; (8000b94 <SDRAM_Startup_Sequence+0xe8>)
 8000b58:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d004      	beq.n	8000b6a <SDRAM_Startup_Sequence+0xbe>
    {
      uwWriteReadStatus++;
 8000b60:	4b10      	ldr	r3, [pc, #64]	; (8000ba4 <SDRAM_Startup_Sequence+0xf8>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	3301      	adds	r3, #1
 8000b66:	4a0f      	ldr	r2, [pc, #60]	; (8000ba4 <SDRAM_Startup_Sequence+0xf8>)
 8000b68:	6013      	str	r3, [r2, #0]
  for (uwIndex = 0; (uwIndex < BUFFER_SIZE) && (uwWriteReadStatus == 0); uwIndex++)
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	4a0a      	ldr	r2, [pc, #40]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b72:	6013      	str	r3, [r2, #0]
 8000b74:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <SDRAM_Startup_Sequence+0xf0>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b7c:	d203      	bcs.n	8000b86 <SDRAM_Startup_Sequence+0xda>
 8000b7e:	4b09      	ldr	r3, [pc, #36]	; (8000ba4 <SDRAM_Startup_Sequence+0xf8>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d0e0      	beq.n	8000b48 <SDRAM_Startup_Sequence+0x9c>
    }
  }
}
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	a244250f 	.word	0xa244250f
 8000b94:	2400020c 	.word	0x2400020c
 8000b98:	2400420c 	.word	0x2400420c
 8000b9c:	2400820c 	.word	0x2400820c
 8000ba0:	30000200 	.word	0x30000200
 8000ba4:	24008210 	.word	0x24008210

08000ba8 <SDRAM_Initialization_Sequence>:



void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmpmrd =0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
  /* Step 1:  Configure a clock configuration enable command */
  Command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	2201      	movs	r2, #1
 8000bba:	601a      	str	r2, [r3, #0]
  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	2210      	movs	r2, #16
 8000bc0:	605a      	str	r2, [r3, #4]
  Command->AutoRefreshNumber = 1;
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	609a      	str	r2, [r3, #8]
  Command->ModeRegisterDefinition = 0;
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 8000bce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bd2:	6839      	ldr	r1, [r7, #0]
 8000bd4:	6878      	ldr	r0, [r7, #4]
 8000bd6:	f00b f83f 	bl	800bc58 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f003 f8d8 	bl	8003d90 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command->CommandMode = FMC_SDRAM_CMD_PALL;
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	2202      	movs	r2, #2
 8000be4:	601a      	str	r2, [r3, #0]
  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	2210      	movs	r2, #16
 8000bea:	605a      	str	r2, [r3, #4]
  Command->AutoRefreshNumber = 1;
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	2201      	movs	r2, #1
 8000bf0:	609a      	str	r2, [r3, #8]
  Command->ModeRegisterDefinition = 0;
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 8000bf8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bfc:	6839      	ldr	r1, [r7, #0]
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f00b f82a 	bl	800bc58 <HAL_SDRAM_SendCommand>

  /* Step 4 : Configure a Auto-Refresh command */
  Command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	2203      	movs	r2, #3
 8000c08:	601a      	str	r2, [r3, #0]
  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	2210      	movs	r2, #16
 8000c0e:	605a      	str	r2, [r3, #4]
  Command->AutoRefreshNumber = 8;
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	2208      	movs	r2, #8
 8000c14:	609a      	str	r2, [r3, #8]
  Command->ModeRegisterDefinition = 0;
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	2200      	movs	r2, #0
 8000c1a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 8000c1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c20:	6839      	ldr	r1, [r7, #0]
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f00b f818 	bl	800bc58 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8000c28:	f44f 730c 	mov.w	r3, #560	; 0x230
 8000c2c:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	2204      	movs	r2, #4
 8000c32:	601a      	str	r2, [r3, #0]
  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	2210      	movs	r2, #16
 8000c38:	605a      	str	r2, [r3, #4]
  Command->AutoRefreshNumber = 1;
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	609a      	str	r2, [r3, #8]
  Command->ModeRegisterDefinition = tmpmrd;
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 8000c46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c4a:	6839      	ldr	r1, [r7, #0]
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f00b f803 	bl	800bc58 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(hsdram, 230);
 8000c52:	21e6      	movs	r1, #230	; 0xe6
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f00b f834 	bl	800bcc2 <HAL_SDRAM_ProgramRefreshRate>
}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <Fill_Buffer>:

void Fill_Buffer(uint32_t *pBuffer, uint32_t uwBufferLenght, uint32_t uwOffset)
{
 8000c62:	b480      	push	{r7}
 8000c64:	b087      	sub	sp, #28
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	60f8      	str	r0, [r7, #12]
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpIndex = 0;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	617b      	str	r3, [r7, #20]

  /* Put in global buffer different values */
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
 8000c76:	e00a      	b.n	8000c8e <Fill_Buffer+0x2c>
  {
    pBuffer[tmpIndex] = tmpIndex + uwOffset;
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	4413      	add	r3, r2
 8000c80:	6979      	ldr	r1, [r7, #20]
 8000c82:	687a      	ldr	r2, [r7, #4]
 8000c84:	440a      	add	r2, r1
 8000c86:	601a      	str	r2, [r3, #0]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	617b      	str	r3, [r7, #20]
 8000c8e:	697a      	ldr	r2, [r7, #20]
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d3f0      	bcc.n	8000c78 <Fill_Buffer+0x16>
  }
}
 8000c96:	bf00      	nop
 8000c98:	bf00      	nop
 8000c9a:	371c      	adds	r7, #28
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ca6:	b08f      	sub	sp, #60	; 0x3c
 8000ca8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000caa:	f002 ffdf 	bl	8003c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cae:	f000 fa5b 	bl	8001168 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000cb2:	f000 fad5 	bl	8001260 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */
//TODO: need to move DMA init everytime up after GPIO init!!
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cb6:	f000 fe71 	bl	800199c <MX_GPIO_Init>
  MX_DMA_Init();
 8000cba:	f000 fdbd 	bl	8001838 <MX_DMA_Init>
  MX_SPI1_Init();
 8000cbe:	f000 fb1f 	bl	8001300 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000cc2:	f000 fc25 	bl	8001510 <MX_TIM1_Init>
  MX_UART4_Init();
 8000cc6:	f000 fd69 	bl	800179c <MX_UART4_Init>
  MX_FMC_Init();
 8000cca:	f000 fe15 	bl	80018f8 <MX_FMC_Init>
  MX_SPI2_Init();
 8000cce:	f000 fb6f 	bl	80013b0 <MX_SPI2_Init>
  MX_SPI4_Init();
 8000cd2:	f000 fbc5 	bl	8001460 <MX_SPI4_Init>
  MX_TIM2_Init();
 8000cd6:	f000 fcc7 	bl	8001668 <MX_TIM2_Init>
  MX_SDMMC1_SD_Init();
 8000cda:	f000 faf3 	bl	80012c4 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8000cde:	f011 f8d7 	bl	8011e90 <MX_FATFS_Init>
  MX_TIM16_Init();
 8000ce2:	f000 fd33 	bl	800174c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  // setting up timer for time measuring
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000ce6:	4b7b      	ldr	r3, [pc, #492]	; (8000ed4 <main+0x230>)
 8000ce8:	68db      	ldr	r3, [r3, #12]
 8000cea:	4a7a      	ldr	r2, [pc, #488]	; (8000ed4 <main+0x230>)
 8000cec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000cf0:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 8000cf2:	4b79      	ldr	r3, [pc, #484]	; (8000ed8 <main+0x234>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000cf8:	4b77      	ldr	r3, [pc, #476]	; (8000ed8 <main+0x234>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a76      	ldr	r2, [pc, #472]	; (8000ed8 <main+0x234>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	6013      	str	r3, [r2, #0]
  HAL_Delay(500);
 8000d04:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d08:	f003 f842 	bl	8003d90 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SDRAM_Startup_Sequence(&hsdram1, &fmc_command);
 8000d0c:	4973      	ldr	r1, [pc, #460]	; (8000edc <main+0x238>)
 8000d0e:	4874      	ldr	r0, [pc, #464]	; (8000ee0 <main+0x23c>)
 8000d10:	f7ff fecc 	bl	8000aac <SDRAM_Startup_Sequence>
  sdCardInitError = sd_card_init();
 8000d14:	f001 faf2 	bl	80022fc <sd_card_init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	4b71      	ldr	r3, [pc, #452]	; (8000ee4 <main+0x240>)
 8000d1e:	701a      	strb	r2, [r3, #0]
  HAL_Delay(100);
 8000d20:	2064      	movs	r0, #100	; 0x64
 8000d22:	f003 f835 	bl	8003d90 <HAL_Delay>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 4, 4);
 8000d26:	2204      	movs	r2, #4
 8000d28:	2104      	movs	r1, #4
 8000d2a:	2017      	movs	r0, #23
 8000d2c:	f003 f953 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 1);
 8000d30:	2201      	movs	r2, #1
 8000d32:	2101      	movs	r1, #1
 8000d34:	2028      	movs	r0, #40	; 0x28
 8000d36:	f003 f94e 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8000d3a:	2017      	movs	r0, #23
 8000d3c:	f003 f973 	bl	8004026 <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8000d40:	2028      	movs	r0, #40	; 0x28
 8000d42:	f003 f970 	bl	8004026 <HAL_NVIC_DisableIRQ>

  // uart4 and uart5 IT enable
  HAL_UART_Receive_IT (&huart4, rxUart4Buffer, 1);
 8000d46:	2201      	movs	r2, #1
 8000d48:	4967      	ldr	r1, [pc, #412]	; (8000ee8 <main+0x244>)
 8000d4a:	4868      	ldr	r0, [pc, #416]	; (8000eec <main+0x248>)
 8000d4c:	f00d fe4e 	bl	800e9ec <HAL_UART_Receive_IT>
//  HAL_UART_Receive_IT (&huart5, rxUart5Buffer, 1);

  // LED timer enable
  HAL_TIM_Base_Start_IT(&htim16);
 8000d50:	4867      	ldr	r0, [pc, #412]	; (8000ef0 <main+0x24c>)
 8000d52:	f00c f88b 	bl	800ce6c <HAL_TIM_Base_Start_IT>

  if (sdCardInitError == true){
 8000d56:	4b63      	ldr	r3, [pc, #396]	; (8000ee4 <main+0x240>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d003      	beq.n	8000d66 <main+0xc2>
    setColorLED(red);
 8000d5e:	2000      	movs	r0, #0
 8000d60:	f001 f886 	bl	8001e70 <setColorLED>
 8000d64:	e005      	b.n	8000d72 <main+0xce>
  }else{
    setColorLED(blue);
 8000d66:	2002      	movs	r0, #2
 8000d68:	f001 f882 	bl	8001e70 <setColorLED>
    readConfigFile("config.txt");
 8000d6c:	4861      	ldr	r0, [pc, #388]	; (8000ef4 <main+0x250>)
 8000d6e:	f001 f8cb 	bl	8001f08 <readConfigFile>
  }

  spi1_soft_reset();
 8000d72:	f001 fde5 	bl	8002940 <spi1_soft_reset>
  spi2_soft_reset();
 8000d76:	f001 fe09 	bl	800298c <spi2_soft_reset>
  spi4_soft_reset();
 8000d7a:	f001 fe2d 	bl	80029d8 <spi4_soft_reset>
  spi1_adc_init(SPS_VALUE_5);
 8000d7e:	4b5e      	ldr	r3, [pc, #376]	; (8000ef8 <main+0x254>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	4618      	mov	r0, r3
 8000d84:	f001 fb58 	bl	8002438 <spi1_adc_init>
  spi2_adc_init(SPS_VALUE_5);
 8000d88:	4b5b      	ldr	r3, [pc, #364]	; (8000ef8 <main+0x254>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f001 fc2b 	bl	80025e8 <spi2_adc_init>
  spi4_adc_init(SPS_VALUE_5);
 8000d92:	4b59      	ldr	r3, [pc, #356]	; (8000ef8 <main+0x254>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f001 fcfe 	bl	8002798 <spi4_adc_init>

  //initial setup:
  initialSetupADC();
 8000d9c:	f001 f9fc 	bl	8002198 <initialSetupADC>
  HAL_Delay(500);
 8000da0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000da4:	f002 fff4 	bl	8003d90 <HAL_Delay>

  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 8000da8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dac:	2220      	movs	r2, #32
 8000dae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 8000db2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000db6:	2240      	movs	r2, #64	; 0x40
 8000db8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 8000dbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dc0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000dc4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000dc8:	2017      	movs	r0, #23
 8000dca:	f003 f91e 	bl	800400a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000dce:	2028      	movs	r0, #40	; 0x28
 8000dd0:	f003 f91b 	bl	800400a <HAL_NVIC_EnableIRQ>

  //run all before main loop
  run_all_adc();
 8000dd4:	f001 fd98 	bl	8002908 <run_all_adc>

  char stringBufferValues[39];

  floating_point_values = true;
 8000dd8:	4b48      	ldr	r3, [pc, #288]	; (8000efc <main+0x258>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	701a      	strb	r2, [r3, #0]
    while (1){
      if(spiCommonBufferCounter < findMin(spi1ValuesBufferCounter,spi2ValuesBufferCounter,spi4ValuesBufferCounter)){
 8000dde:	4b48      	ldr	r3, [pc, #288]	; (8000f00 <main+0x25c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a48      	ldr	r2, [pc, #288]	; (8000f04 <main+0x260>)
 8000de4:	6811      	ldr	r1, [r2, #0]
 8000de6:	4a48      	ldr	r2, [pc, #288]	; (8000f08 <main+0x264>)
 8000de8:	6812      	ldr	r2, [r2, #0]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f001 f824 	bl	8001e38 <findMin>
 8000df0:	4602      	mov	r2, r0
 8000df2:	4b46      	ldr	r3, [pc, #280]	; (8000f0c <main+0x268>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	f240 80a6 	bls.w	8000f48 <main+0x2a4>
        if (floating_point_values == true){
 8000dfc:	4b3f      	ldr	r3, [pc, #252]	; (8000efc <main+0x258>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d028      	beq.n	8000e56 <main+0x1b2>
          getStringFromValuesFloat(spi1ValuesStorage[spiCommonBufferCounter],spi2ValuesStorage[spiCommonBufferCounter],spi4ValuesStorage[spiCommonBufferCounter],stringBufferValues, range_x_value, range_y_value, range_z_value);
 8000e04:	4b41      	ldr	r3, [pc, #260]	; (8000f0c <main+0x268>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a41      	ldr	r2, [pc, #260]	; (8000f10 <main+0x26c>)
 8000e0a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e0e:	4b3f      	ldr	r3, [pc, #252]	; (8000f0c <main+0x268>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a40      	ldr	r2, [pc, #256]	; (8000f14 <main+0x270>)
 8000e14:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000e18:	4b3c      	ldr	r3, [pc, #240]	; (8000f0c <main+0x268>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a3e      	ldr	r2, [pc, #248]	; (8000f18 <main+0x274>)
 8000e1e:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8000e22:	4b3e      	ldr	r3, [pc, #248]	; (8000f1c <main+0x278>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	4a3e      	ldr	r2, [pc, #248]	; (8000f20 <main+0x27c>)
 8000e28:	7812      	ldrb	r2, [r2, #0]
 8000e2a:	493e      	ldr	r1, [pc, #248]	; (8000f24 <main+0x280>)
 8000e2c:	7809      	ldrb	r1, [r1, #0]
 8000e2e:	463e      	mov	r6, r7
 8000e30:	9102      	str	r1, [sp, #8]
 8000e32:	9201      	str	r2, [sp, #4]
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	4633      	mov	r3, r6
 8000e38:	462a      	mov	r2, r5
 8000e3a:	4621      	mov	r1, r4
 8000e3c:	f001 fe20 	bl	8002a80 <getStringFromValuesFloat>
          if (sending_over_uart ==  true){
 8000e40:	4b39      	ldr	r3, [pc, #228]	; (8000f28 <main+0x284>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d022      	beq.n	8000e8e <main+0x1ea>
            HAL_UART_Transmit(&huart4, stringBufferValues, 33,100);
 8000e48:	4639      	mov	r1, r7
 8000e4a:	2364      	movs	r3, #100	; 0x64
 8000e4c:	2221      	movs	r2, #33	; 0x21
 8000e4e:	4827      	ldr	r0, [pc, #156]	; (8000eec <main+0x248>)
 8000e50:	f00d fd36 	bl	800e8c0 <HAL_UART_Transmit>
 8000e54:	e01b      	b.n	8000e8e <main+0x1ea>
          }
        }else{
          getStringFromValues(spi1ValuesStorage[spiCommonBufferCounter],spi2ValuesStorage[spiCommonBufferCounter],spi4ValuesStorage[spiCommonBufferCounter],stringBufferValues);
 8000e56:	4b2d      	ldr	r3, [pc, #180]	; (8000f0c <main+0x268>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a2d      	ldr	r2, [pc, #180]	; (8000f10 <main+0x26c>)
 8000e5c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e60:	4b2a      	ldr	r3, [pc, #168]	; (8000f0c <main+0x268>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a2b      	ldr	r2, [pc, #172]	; (8000f14 <main+0x270>)
 8000e66:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000e6a:	4b28      	ldr	r3, [pc, #160]	; (8000f0c <main+0x268>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a2a      	ldr	r2, [pc, #168]	; (8000f18 <main+0x274>)
 8000e70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e74:	463b      	mov	r3, r7
 8000e76:	f001 fdd3 	bl	8002a20 <getStringFromValues>
          if (sending_over_uart == true){
 8000e7a:	4b2b      	ldr	r3, [pc, #172]	; (8000f28 <main+0x284>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d005      	beq.n	8000e8e <main+0x1ea>
            HAL_UART_Transmit(&huart4, stringBufferValues, 33,100);
 8000e82:	4639      	mov	r1, r7
 8000e84:	2364      	movs	r3, #100	; 0x64
 8000e86:	2221      	movs	r2, #33	; 0x21
 8000e88:	4818      	ldr	r0, [pc, #96]	; (8000eec <main+0x248>)
 8000e8a:	f00d fd19 	bl	800e8c0 <HAL_UART_Transmit>
          }
        }

        if((sdCardWriteEnable == true) && (sdCardInitError == false) && (sdCardOpenFileError == false)){
 8000e8e:	4b27      	ldr	r3, [pc, #156]	; (8000f2c <main+0x288>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d053      	beq.n	8000f3e <main+0x29a>
 8000e96:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <main+0x240>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	f083 0301 	eor.w	r3, r3, #1
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d04c      	beq.n	8000f3e <main+0x29a>
 8000ea4:	4b22      	ldr	r3, [pc, #136]	; (8000f30 <main+0x28c>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	f083 0301 	eor.w	r3, r3, #1
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d045      	beq.n	8000f3e <main+0x29a>
          sdCardWriteError = sd_card_write_to_opened_file(stringBufferValues);
 8000eb2:	463b      	mov	r3, r7
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f001 fa8d 	bl	80023d4 <sd_card_write_to_opened_file>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b1d      	ldr	r3, [pc, #116]	; (8000f34 <main+0x290>)
 8000ec0:	701a      	strb	r2, [r3, #0]
          if (sdCardWriteError == true){
 8000ec2:	4b1c      	ldr	r3, [pc, #112]	; (8000f34 <main+0x290>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d036      	beq.n	8000f38 <main+0x294>
            setColorLED(red);
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f000 ffd0 	bl	8001e70 <setColorLED>
 8000ed0:	e035      	b.n	8000f3e <main+0x29a>
 8000ed2:	bf00      	nop
 8000ed4:	e000edf0 	.word	0xe000edf0
 8000ed8:	e0001000 	.word	0xe0001000
 8000edc:	24008918 	.word	0x24008918
 8000ee0:	240088e4 	.word	0x240088e4
 8000ee4:	24008929 	.word	0x24008929
 8000ee8:	2400894c 	.word	0x2400894c
 8000eec:	240087dc 	.word	0x240087dc
 8000ef0:	24008790 	.word	0x24008790
 8000ef4:	08017c28 	.word	0x08017c28
 8000ef8:	24000000 	.word	0x24000000
 8000efc:	2400894f 	.word	0x2400894f
 8000f00:	24008930 	.word	0x24008930
 8000f04:	24008934 	.word	0x24008934
 8000f08:	24008938 	.word	0x24008938
 8000f0c:	2400893c 	.word	0x2400893c
 8000f10:	c0000000 	.word	0xc0000000
 8000f14:	c0000400 	.word	0xc0000400
 8000f18:	c0000800 	.word	0xc0000800
 8000f1c:	24000005 	.word	0x24000005
 8000f20:	24000006 	.word	0x24000006
 8000f24:	24000007 	.word	0x24000007
 8000f28:	2400000a 	.word	0x2400000a
 8000f2c:	24008928 	.word	0x24008928
 8000f30:	2400892b 	.word	0x2400892b
 8000f34:	2400892a 	.word	0x2400892a
          }else{
            setColorLED(green);
 8000f38:	2001      	movs	r0, #1
 8000f3a:	f000 ff99 	bl	8001e70 <setColorLED>
          }
        }
      spiCommonBufferCounter++;
 8000f3e:	4b7d      	ldr	r3, [pc, #500]	; (8001134 <main+0x490>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	3301      	adds	r3, #1
 8000f44:	4a7b      	ldr	r2, [pc, #492]	; (8001134 <main+0x490>)
 8000f46:	6013      	str	r3, [r2, #0]
      }


      if (uartNewCommand == true){
 8000f48:	4b7b      	ldr	r3, [pc, #492]	; (8001138 <main+0x494>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	f43f af46 	beq.w	8000dde <main+0x13a>
        switch (uartCommand) {
 8000f52:	4b7a      	ldr	r3, [pc, #488]	; (800113c <main+0x498>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	3b30      	subs	r3, #48	; 0x30
 8000f58:	2b44      	cmp	r3, #68	; 0x44
 8000f5a:	f200 80e5 	bhi.w	8001128 <main+0x484>
 8000f5e:	a201      	add	r2, pc, #4	; (adr r2, 8000f64 <main+0x2c0>)
 8000f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f64:	080010ed 	.word	0x080010ed
 8000f68:	080010f9 	.word	0x080010f9
 8000f6c:	08001105 	.word	0x08001105
 8000f70:	08001111 	.word	0x08001111
 8000f74:	0800111d 	.word	0x0800111d
 8000f78:	08001129 	.word	0x08001129
 8000f7c:	08001129 	.word	0x08001129
 8000f80:	08001129 	.word	0x08001129
 8000f84:	08001129 	.word	0x08001129
 8000f88:	08001129 	.word	0x08001129
 8000f8c:	08001129 	.word	0x08001129
 8000f90:	08001129 	.word	0x08001129
 8000f94:	08001129 	.word	0x08001129
 8000f98:	08001129 	.word	0x08001129
 8000f9c:	08001129 	.word	0x08001129
 8000fa0:	080010e1 	.word	0x080010e1
 8000fa4:	08001129 	.word	0x08001129
 8000fa8:	08001129 	.word	0x08001129
 8000fac:	08001129 	.word	0x08001129
 8000fb0:	08001129 	.word	0x08001129
 8000fb4:	08001129 	.word	0x08001129
 8000fb8:	08001129 	.word	0x08001129
 8000fbc:	08001129 	.word	0x08001129
 8000fc0:	08001129 	.word	0x08001129
 8000fc4:	08001129 	.word	0x08001129
 8000fc8:	08001129 	.word	0x08001129
 8000fcc:	08001129 	.word	0x08001129
 8000fd0:	08001129 	.word	0x08001129
 8000fd4:	08001129 	.word	0x08001129
 8000fd8:	08001129 	.word	0x08001129
 8000fdc:	08001129 	.word	0x08001129
 8000fe0:	08001129 	.word	0x08001129
 8000fe4:	08001129 	.word	0x08001129
 8000fe8:	08001129 	.word	0x08001129
 8000fec:	08001129 	.word	0x08001129
 8000ff0:	08001129 	.word	0x08001129
 8000ff4:	08001129 	.word	0x08001129
 8000ff8:	08001129 	.word	0x08001129
 8000ffc:	08001129 	.word	0x08001129
 8001000:	08001129 	.word	0x08001129
 8001004:	08001129 	.word	0x08001129
 8001008:	08001129 	.word	0x08001129
 800100c:	08001129 	.word	0x08001129
 8001010:	08001129 	.word	0x08001129
 8001014:	08001129 	.word	0x08001129
 8001018:	08001129 	.word	0x08001129
 800101c:	08001129 	.word	0x08001129
 8001020:	08001129 	.word	0x08001129
 8001024:	08001129 	.word	0x08001129
 8001028:	08001079 	.word	0x08001079
 800102c:	08001085 	.word	0x08001085
 8001030:	08001091 	.word	0x08001091
 8001034:	0800109d 	.word	0x0800109d
 8001038:	080010a9 	.word	0x080010a9
 800103c:	080010b5 	.word	0x080010b5
 8001040:	08001129 	.word	0x08001129
 8001044:	080010e1 	.word	0x080010e1
 8001048:	08001129 	.word	0x08001129
 800104c:	08001129 	.word	0x08001129
 8001050:	08001129 	.word	0x08001129
 8001054:	08001129 	.word	0x08001129
 8001058:	08001129 	.word	0x08001129
 800105c:	08001129 	.word	0x08001129
 8001060:	08001129 	.word	0x08001129
 8001064:	080010c1 	.word	0x080010c1
 8001068:	08001129 	.word	0x08001129
 800106c:	080010c9 	.word	0x080010c9
 8001070:	080010d1 	.word	0x080010d1
 8001074:	080010d9 	.word	0x080010d9
          case 'a': // multiplexer X -> 0
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2120      	movs	r1, #32
 800107c:	4830      	ldr	r0, [pc, #192]	; (8001140 <main+0x49c>)
 800107e:	f006 f889 	bl	8007194 <HAL_GPIO_WritePin>
            break;
 8001082:	e052      	b.n	800112a <main+0x486>
          case 'b': // multiplexer X -> 1
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001084:	2201      	movs	r2, #1
 8001086:	2120      	movs	r1, #32
 8001088:	482d      	ldr	r0, [pc, #180]	; (8001140 <main+0x49c>)
 800108a:	f006 f883 	bl	8007194 <HAL_GPIO_WritePin>
            break;
 800108e:	e04c      	b.n	800112a <main+0x486>

          case 'c': // multiplexer Y -> 0
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	2110      	movs	r1, #16
 8001094:	482b      	ldr	r0, [pc, #172]	; (8001144 <main+0x4a0>)
 8001096:	f006 f87d 	bl	8007194 <HAL_GPIO_WritePin>
            break;
 800109a:	e046      	b.n	800112a <main+0x486>

          case 'd': // multiplexer Y -> 1
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 800109c:	2201      	movs	r2, #1
 800109e:	2110      	movs	r1, #16
 80010a0:	4828      	ldr	r0, [pc, #160]	; (8001144 <main+0x4a0>)
 80010a2:	f006 f877 	bl	8007194 <HAL_GPIO_WritePin>
            break;
 80010a6:	e040      	b.n	800112a <main+0x486>

          case 'e': // multiplexer Z -> 0
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80010a8:	2200      	movs	r2, #0
 80010aa:	2101      	movs	r1, #1
 80010ac:	4826      	ldr	r0, [pc, #152]	; (8001148 <main+0x4a4>)
 80010ae:	f006 f871 	bl	8007194 <HAL_GPIO_WritePin>
            break;
 80010b2:	e03a      	b.n	800112a <main+0x486>

          case 'f': // multiplexer Z -> 1
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80010b4:	2201      	movs	r2, #1
 80010b6:	2101      	movs	r1, #1
 80010b8:	4823      	ldr	r0, [pc, #140]	; (8001148 <main+0x4a4>)
 80010ba:	f006 f86b 	bl	8007194 <HAL_GPIO_WritePin>
            break;
 80010be:	e034      	b.n	800112a <main+0x486>

          case 'p':
            floating_point_values = true;
 80010c0:	4b22      	ldr	r3, [pc, #136]	; (800114c <main+0x4a8>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	701a      	strb	r2, [r3, #0]
            break;
 80010c6:	e030      	b.n	800112a <main+0x486>

          case 'r':
            floating_point_values = false;
 80010c8:	4b20      	ldr	r3, [pc, #128]	; (800114c <main+0x4a8>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	701a      	strb	r2, [r3, #0]
            break;
 80010ce:	e02c      	b.n	800112a <main+0x486>

          case 's':
            sending_over_uart = true;
 80010d0:	4b1f      	ldr	r3, [pc, #124]	; (8001150 <main+0x4ac>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	701a      	strb	r2, [r3, #0]
            break;
 80010d6:	e028      	b.n	800112a <main+0x486>

          case 't':
            sending_over_uart = false;
 80010d8:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <main+0x4ac>)
 80010da:	2200      	movs	r2, #0
 80010dc:	701a      	strb	r2, [r3, #0]
            break;
 80010de:	e024      	b.n	800112a <main+0x486>

          case 'h':
          case '?':
            sending_over_uart = false;
 80010e0:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <main+0x4ac>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
            print_help_uart();
 80010e6:	f001 f8df 	bl	80022a8 <print_help_uart>
            break;
 80010ea:	e01e      	b.n	800112a <main+0x486>


         // Numbers reserved for SPS values
          case '0':
            //set SPS to 5
            setNewSPStoAllADCs(SPS_VALUE_5);
 80010ec:	4b19      	ldr	r3, [pc, #100]	; (8001154 <main+0x4b0>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f001 fd7b 	bl	8002bec <setNewSPStoAllADCs>
            break;
 80010f6:	e018      	b.n	800112a <main+0x486>
          case '1':
            //set SPS to 20
            setNewSPStoAllADCs(SPS_VALUE_20);
 80010f8:	4b17      	ldr	r3, [pc, #92]	; (8001158 <main+0x4b4>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f001 fd75 	bl	8002bec <setNewSPStoAllADCs>
            break;
 8001102:	e012      	b.n	800112a <main+0x486>
          case '2':
            //set SPS to 100
            setNewSPStoAllADCs(SPS_VALUE_100);
 8001104:	4b15      	ldr	r3, [pc, #84]	; (800115c <main+0x4b8>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	4618      	mov	r0, r3
 800110a:	f001 fd6f 	bl	8002bec <setNewSPStoAllADCs>
            break;
 800110e:	e00c      	b.n	800112a <main+0x486>
          case '3':
            //set SPS to 500
            setNewSPStoAllADCs(SPS_VALUE_500);
 8001110:	4b13      	ldr	r3, [pc, #76]	; (8001160 <main+0x4bc>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f001 fd69 	bl	8002bec <setNewSPStoAllADCs>
            break;
 800111a:	e006      	b.n	800112a <main+0x486>
          case '4':
            //set SPS to 1000
            setNewSPStoAllADCs(SPS_VALUE_1000);
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <main+0x4c0>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	4618      	mov	r0, r3
 8001122:	f001 fd63 	bl	8002bec <setNewSPStoAllADCs>
            break;
 8001126:	e000      	b.n	800112a <main+0x486>
          default:
            break;
 8001128:	bf00      	nop
        }
        uartNewCommand = false;
 800112a:	4b03      	ldr	r3, [pc, #12]	; (8001138 <main+0x494>)
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
      if(spiCommonBufferCounter < findMin(spi1ValuesBufferCounter,spi2ValuesBufferCounter,spi4ValuesBufferCounter)){
 8001130:	e655      	b.n	8000dde <main+0x13a>
 8001132:	bf00      	nop
 8001134:	2400893c 	.word	0x2400893c
 8001138:	2400894e 	.word	0x2400894e
 800113c:	2400894d 	.word	0x2400894d
 8001140:	58020000 	.word	0x58020000
 8001144:	58020800 	.word	0x58020800
 8001148:	58020400 	.word	0x58020400
 800114c:	2400894f 	.word	0x2400894f
 8001150:	2400000a 	.word	0x2400000a
 8001154:	24000000 	.word	0x24000000
 8001158:	24000001 	.word	0x24000001
 800115c:	24000002 	.word	0x24000002
 8001160:	24000003 	.word	0x24000003
 8001164:	24000004 	.word	0x24000004

08001168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b09c      	sub	sp, #112	; 0x70
 800116c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001172:	224c      	movs	r2, #76	; 0x4c
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f013 fc34 	bl	80149e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800117c:	1d3b      	adds	r3, r7, #4
 800117e:	2220      	movs	r2, #32
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f013 fc2e 	bl	80149e4 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8001188:	4b33      	ldr	r3, [pc, #204]	; (8001258 <SystemClock_Config+0xf0>)
 800118a:	f04f 32ff 	mov.w	r2, #4294967295
 800118e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001192:	2002      	movs	r0, #2
 8001194:	f006 f84c 	bl	8007230 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001198:	2300      	movs	r3, #0
 800119a:	603b      	str	r3, [r7, #0]
 800119c:	4b2f      	ldr	r3, [pc, #188]	; (800125c <SystemClock_Config+0xf4>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	4a2e      	ldr	r2, [pc, #184]	; (800125c <SystemClock_Config+0xf4>)
 80011a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011a6:	6193      	str	r3, [r2, #24]
 80011a8:	4b2c      	ldr	r3, [pc, #176]	; (800125c <SystemClock_Config+0xf4>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011b0:	603b      	str	r3, [r7, #0]
 80011b2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80011b4:	bf00      	nop
 80011b6:	4b29      	ldr	r3, [pc, #164]	; (800125c <SystemClock_Config+0xf4>)
 80011b8:	699b      	ldr	r3, [r3, #24]
 80011ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011c2:	d1f8      	bne.n	80011b6 <SystemClock_Config+0x4e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 80011c4:	4b24      	ldr	r3, [pc, #144]	; (8001258 <SystemClock_Config+0xf0>)
 80011c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c8:	4a23      	ldr	r2, [pc, #140]	; (8001258 <SystemClock_Config+0xf0>)
 80011ca:	f023 0303 	bic.w	r3, r3, #3
 80011ce:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d0:	2302      	movs	r3, #2
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80011d4:	2301      	movs	r3, #1
 80011d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011d8:	2340      	movs	r3, #64	; 0x40
 80011da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011dc:	2302      	movs	r3, #2
 80011de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011e0:	2300      	movs	r3, #0
 80011e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011e4:	2304      	movs	r3, #4
 80011e6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 80011e8:	2323      	movs	r3, #35	; 0x23
 80011ea:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80011ec:	2302      	movs	r3, #2
 80011ee:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 1;
 80011f0:	2301      	movs	r3, #1
 80011f2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011f4:	2302      	movs	r3, #2
 80011f6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80011f8:	230c      	movs	r3, #12
 80011fa:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001204:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001208:	4618      	mov	r0, r3
 800120a:	f006 f84b 	bl	80072a4 <HAL_RCC_OscConfig>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001214:	f001 f86c 	bl	80022f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001218:	233f      	movs	r3, #63	; 0x3f
 800121a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800121c:	2303      	movs	r3, #3
 800121e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001228:	2340      	movs	r3, #64	; 0x40
 800122a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800122c:	2340      	movs	r3, #64	; 0x40
 800122e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001234:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001236:	2340      	movs	r3, #64	; 0x40
 8001238:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	2107      	movs	r1, #7
 800123e:	4618      	mov	r0, r3
 8001240:	f006 fc36 	bl	8007ab0 <HAL_RCC_ClockConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800124a:	f001 f851 	bl	80022f0 <Error_Handler>
  }
}
 800124e:	bf00      	nop
 8001250:	3770      	adds	r7, #112	; 0x70
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	58024400 	.word	0x58024400
 800125c:	58024800 	.word	0x58024800

08001260 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b0ae      	sub	sp, #184	; 0xb8
 8001264:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001266:	463b      	mov	r3, r7
 8001268:	22b8      	movs	r2, #184	; 0xb8
 800126a:	2100      	movs	r1, #0
 800126c:	4618      	mov	r0, r3
 800126e:	f013 fbb9 	bl	80149e4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC|RCC_PERIPHCLK_SDMMC
 8001272:	4b13      	ldr	r3, [pc, #76]	; (80012c0 <PeriphCommonClock_Config+0x60>)
 8001274:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_CKPER;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001276:	2304      	movs	r3, #4
 8001278:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 8;
 800127a:	2308      	movs	r3, #8
 800127c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800127e:	2302      	movs	r3, #2
 8001280:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001282:	2302      	movs	r3, #2
 8001284:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001286:	2302      	movs	r3, #2
 8001288:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800128a:	23c0      	movs	r3, #192	; 0xc0
 800128c:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800128e:	2300      	movs	r3, #0
 8001290:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8001296:	2302      	movs	r3, #2
 8001298:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 800129a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800129e:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 80012a0:	2300      	movs	r3, #0
 80012a2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012a4:	463b      	mov	r3, r7
 80012a6:	4618      	mov	r0, r3
 80012a8:	f006 ff8e 	bl	80081c8 <HAL_RCCEx_PeriphCLKConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80012b2:	f001 f81d 	bl	80022f0 <Error_Handler>
  }
}
 80012b6:	bf00      	nop
 80012b8:	37b8      	adds	r7, #184	; 0xb8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	81010000 	.word	0x81010000

080012c4 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80012c8:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <MX_SDMMC1_SD_Init+0x34>)
 80012ca:	4a0c      	ldr	r2, [pc, #48]	; (80012fc <MX_SDMMC1_SD_Init+0x38>)
 80012cc:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <MX_SDMMC1_SD_Init+0x34>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80012d4:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <MX_SDMMC1_SD_Init+0x34>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80012da:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <MX_SDMMC1_SD_Init+0x34>)
 80012dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012e0:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80012e2:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <MX_SDMMC1_SD_Init+0x34>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 64;
 80012e8:	4b03      	ldr	r3, [pc, #12]	; (80012f8 <MX_SDMMC1_SD_Init+0x34>)
 80012ea:	2240      	movs	r2, #64	; 0x40
 80012ec:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	24008214 	.word	0x24008214
 80012fc:	52007000 	.word	0x52007000

08001300 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001304:	4b28      	ldr	r3, [pc, #160]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001306:	4a29      	ldr	r2, [pc, #164]	; (80013ac <MX_SPI1_Init+0xac>)
 8001308:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800130a:	4b27      	ldr	r3, [pc, #156]	; (80013a8 <MX_SPI1_Init+0xa8>)
 800130c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001310:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001312:	4b25      	ldr	r3, [pc, #148]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001314:	2200      	movs	r2, #0
 8001316:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001318:	4b23      	ldr	r3, [pc, #140]	; (80013a8 <MX_SPI1_Init+0xa8>)
 800131a:	2207      	movs	r2, #7
 800131c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800131e:	4b22      	ldr	r3, [pc, #136]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001320:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001324:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001326:	4b20      	ldr	r3, [pc, #128]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001328:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800132c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800132e:	4b1e      	ldr	r3, [pc, #120]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001330:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001334:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001336:	4b1c      	ldr	r3, [pc, #112]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001338:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800133c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800133e:	4b1a      	ldr	r3, [pc, #104]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001340:	2200      	movs	r2, #0
 8001342:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001344:	4b18      	ldr	r3, [pc, #96]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001346:	2200      	movs	r2, #0
 8001348:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800134a:	4b17      	ldr	r3, [pc, #92]	; (80013a8 <MX_SPI1_Init+0xa8>)
 800134c:	2200      	movs	r2, #0
 800134e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001350:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001352:	2200      	movs	r2, #0
 8001354:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001356:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001358:	2200      	movs	r2, #0
 800135a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800135c:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <MX_SPI1_Init+0xa8>)
 800135e:	2200      	movs	r2, #0
 8001360:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001362:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001364:	2200      	movs	r2, #0
 8001366:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001368:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <MX_SPI1_Init+0xa8>)
 800136a:	2200      	movs	r2, #0
 800136c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800136e:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001370:	2200      	movs	r2, #0
 8001372:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001376:	2200      	movs	r2, #0
 8001378:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800137a:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <MX_SPI1_Init+0xa8>)
 800137c:	2200      	movs	r2, #0
 800137e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001380:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001382:	2200      	movs	r2, #0
 8001384:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001386:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001388:	2200      	movs	r2, #0
 800138a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <MX_SPI1_Init+0xa8>)
 800138e:	2200      	movs	r2, #0
 8001390:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001392:	4805      	ldr	r0, [pc, #20]	; (80013a8 <MX_SPI1_Init+0xa8>)
 8001394:	f00a fcbe 	bl	800bd14 <HAL_SPI_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 800139e:	f000 ffa7 	bl	80022f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	24008290 	.word	0x24008290
 80013ac:	40013000 	.word	0x40013000

080013b0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80013b4:	4b28      	ldr	r3, [pc, #160]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013b6:	4a29      	ldr	r2, [pc, #164]	; (800145c <MX_SPI2_Init+0xac>)
 80013b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013ba:	4b27      	ldr	r3, [pc, #156]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013bc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80013c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013c2:	4b25      	ldr	r3, [pc, #148]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80013c8:	4b23      	ldr	r3, [pc, #140]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013ca:	2207      	movs	r2, #7
 80013cc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80013ce:	4b22      	ldr	r3, [pc, #136]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013d4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80013d6:	4b20      	ldr	r3, [pc, #128]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013dc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80013de:	4b1e      	ldr	r3, [pc, #120]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013e0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80013e4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013e6:	4b1c      	ldr	r3, [pc, #112]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013ec:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ee:	4b1a      	ldr	r3, [pc, #104]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013f4:	4b18      	ldr	r3, [pc, #96]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013fa:	4b17      	ldr	r3, [pc, #92]	; (8001458 <MX_SPI2_Init+0xa8>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001400:	4b15      	ldr	r3, [pc, #84]	; (8001458 <MX_SPI2_Init+0xa8>)
 8001402:	2200      	movs	r2, #0
 8001404:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001406:	4b14      	ldr	r3, [pc, #80]	; (8001458 <MX_SPI2_Init+0xa8>)
 8001408:	2200      	movs	r2, #0
 800140a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800140c:	4b12      	ldr	r3, [pc, #72]	; (8001458 <MX_SPI2_Init+0xa8>)
 800140e:	2200      	movs	r2, #0
 8001410:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001412:	4b11      	ldr	r3, [pc, #68]	; (8001458 <MX_SPI2_Init+0xa8>)
 8001414:	2200      	movs	r2, #0
 8001416:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001418:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <MX_SPI2_Init+0xa8>)
 800141a:	2200      	movs	r2, #0
 800141c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800141e:	4b0e      	ldr	r3, [pc, #56]	; (8001458 <MX_SPI2_Init+0xa8>)
 8001420:	2200      	movs	r2, #0
 8001422:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <MX_SPI2_Init+0xa8>)
 8001426:	2200      	movs	r2, #0
 8001428:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800142a:	4b0b      	ldr	r3, [pc, #44]	; (8001458 <MX_SPI2_Init+0xa8>)
 800142c:	2200      	movs	r2, #0
 800142e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <MX_SPI2_Init+0xa8>)
 8001432:	2200      	movs	r2, #0
 8001434:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001436:	4b08      	ldr	r3, [pc, #32]	; (8001458 <MX_SPI2_Init+0xa8>)
 8001438:	2200      	movs	r2, #0
 800143a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800143c:	4b06      	ldr	r3, [pc, #24]	; (8001458 <MX_SPI2_Init+0xa8>)
 800143e:	2200      	movs	r2, #0
 8001440:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001442:	4805      	ldr	r0, [pc, #20]	; (8001458 <MX_SPI2_Init+0xa8>)
 8001444:	f00a fc66 	bl	800bd14 <HAL_SPI_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 800144e:	f000 ff4f 	bl	80022f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	24008318 	.word	0x24008318
 800145c:	40003800 	.word	0x40003800

08001460 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001464:	4b28      	ldr	r3, [pc, #160]	; (8001508 <MX_SPI4_Init+0xa8>)
 8001466:	4a29      	ldr	r2, [pc, #164]	; (800150c <MX_SPI4_Init+0xac>)
 8001468:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800146a:	4b27      	ldr	r3, [pc, #156]	; (8001508 <MX_SPI4_Init+0xa8>)
 800146c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001470:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001472:	4b25      	ldr	r3, [pc, #148]	; (8001508 <MX_SPI4_Init+0xa8>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001478:	4b23      	ldr	r3, [pc, #140]	; (8001508 <MX_SPI4_Init+0xa8>)
 800147a:	2207      	movs	r2, #7
 800147c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800147e:	4b22      	ldr	r3, [pc, #136]	; (8001508 <MX_SPI4_Init+0xa8>)
 8001480:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001484:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001486:	4b20      	ldr	r3, [pc, #128]	; (8001508 <MX_SPI4_Init+0xa8>)
 8001488:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800148c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <MX_SPI4_Init+0xa8>)
 8001490:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001494:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001496:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <MX_SPI4_Init+0xa8>)
 8001498:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800149c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800149e:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80014a4:	4b18      	ldr	r3, [pc, #96]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014aa:	4b17      	ldr	r3, [pc, #92]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80014b0:	4b15      	ldr	r3, [pc, #84]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80014b6:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80014c2:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80014da:	4b0b      	ldr	r3, [pc, #44]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014dc:	2200      	movs	r2, #0
 80014de:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80014e0:	4b09      	ldr	r3, [pc, #36]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80014e6:	4b08      	ldr	r3, [pc, #32]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80014ec:	4b06      	ldr	r3, [pc, #24]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80014f2:	4805      	ldr	r0, [pc, #20]	; (8001508 <MX_SPI4_Init+0xa8>)
 80014f4:	f00a fc0e 	bl	800bd14 <HAL_SPI_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 80014fe:	f000 fef7 	bl	80022f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	240083a0 	.word	0x240083a0
 800150c:	40013400 	.word	0x40013400

08001510 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b09c      	sub	sp, #112	; 0x70
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001516:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]
 8001520:	609a      	str	r2, [r3, #8]
 8001522:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001524:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001530:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
 8001540:	615a      	str	r2, [r3, #20]
 8001542:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001544:	1d3b      	adds	r3, r7, #4
 8001546:	2234      	movs	r2, #52	; 0x34
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f013 fa4a 	bl	80149e4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001550:	4b43      	ldr	r3, [pc, #268]	; (8001660 <MX_TIM1_Init+0x150>)
 8001552:	4a44      	ldr	r2, [pc, #272]	; (8001664 <MX_TIM1_Init+0x154>)
 8001554:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001556:	4b42      	ldr	r3, [pc, #264]	; (8001660 <MX_TIM1_Init+0x150>)
 8001558:	2200      	movs	r2, #0
 800155a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800155c:	4b40      	ldr	r3, [pc, #256]	; (8001660 <MX_TIM1_Init+0x150>)
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001562:	4b3f      	ldr	r3, [pc, #252]	; (8001660 <MX_TIM1_Init+0x150>)
 8001564:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001568:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800156a:	4b3d      	ldr	r3, [pc, #244]	; (8001660 <MX_TIM1_Init+0x150>)
 800156c:	2200      	movs	r2, #0
 800156e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001570:	4b3b      	ldr	r3, [pc, #236]	; (8001660 <MX_TIM1_Init+0x150>)
 8001572:	2200      	movs	r2, #0
 8001574:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001576:	4b3a      	ldr	r3, [pc, #232]	; (8001660 <MX_TIM1_Init+0x150>)
 8001578:	2200      	movs	r2, #0
 800157a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800157c:	4838      	ldr	r0, [pc, #224]	; (8001660 <MX_TIM1_Init+0x150>)
 800157e:	f00b fc1e 	bl	800cdbe <HAL_TIM_Base_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001588:	f000 feb2 	bl	80022f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800158c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001590:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001592:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001596:	4619      	mov	r1, r3
 8001598:	4831      	ldr	r0, [pc, #196]	; (8001660 <MX_TIM1_Init+0x150>)
 800159a:	f00c f871 	bl	800d680 <HAL_TIM_ConfigClockSource>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80015a4:	f000 fea4 	bl	80022f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015a8:	482d      	ldr	r0, [pc, #180]	; (8001660 <MX_TIM1_Init+0x150>)
 80015aa:	f00b fcd7 	bl	800cf5c <HAL_TIM_PWM_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80015b4:	f000 fe9c 	bl	80022f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b8:	2300      	movs	r3, #0
 80015ba:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015bc:	2300      	movs	r3, #0
 80015be:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c0:	2300      	movs	r3, #0
 80015c2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015c4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015c8:	4619      	mov	r1, r3
 80015ca:	4825      	ldr	r0, [pc, #148]	; (8001660 <MX_TIM1_Init+0x150>)
 80015cc:	f00c ffdc 	bl	800e588 <HAL_TIMEx_MasterConfigSynchronization>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80015d6:	f000 fe8b 	bl	80022f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015da:	2360      	movs	r3, #96	; 0x60
 80015dc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80015de:	2300      	movs	r3, #0
 80015e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e2:	2300      	movs	r3, #0
 80015e4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015e6:	2300      	movs	r3, #0
 80015e8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ea:	2300      	movs	r3, #0
 80015ec:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015ee:	2300      	movs	r3, #0
 80015f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015f2:	2300      	movs	r3, #0
 80015f4:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80015fa:	2200      	movs	r2, #0
 80015fc:	4619      	mov	r1, r3
 80015fe:	4818      	ldr	r0, [pc, #96]	; (8001660 <MX_TIM1_Init+0x150>)
 8001600:	f00b ff2a 	bl	800d458 <HAL_TIM_PWM_ConfigChannel>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800160a:	f000 fe71 	bl	80022f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800160e:	2300      	movs	r3, #0
 8001610:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001612:	2300      	movs	r3, #0
 8001614:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001622:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001626:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001630:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800163a:	2300      	movs	r3, #0
 800163c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	4619      	mov	r1, r3
 8001642:	4807      	ldr	r0, [pc, #28]	; (8001660 <MX_TIM1_Init+0x150>)
 8001644:	f00d f82e 	bl	800e6a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800164e:	f000 fe4f 	bl	80022f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001652:	4803      	ldr	r0, [pc, #12]	; (8001660 <MX_TIM1_Init+0x150>)
 8001654:	f001 ff78 	bl	8003548 <HAL_TIM_MspPostInit>

}
 8001658:	bf00      	nop
 800165a:	3770      	adds	r7, #112	; 0x70
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	240086f8 	.word	0x240086f8
 8001664:	40010000 	.word	0x40010000

08001668 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08c      	sub	sp, #48	; 0x30
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800166e:	f107 031c 	add.w	r3, r7, #28
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	60da      	str	r2, [r3, #12]
 800167c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800168a:	463b      	mov	r3, r7
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001696:	4b2c      	ldr	r3, [pc, #176]	; (8001748 <MX_TIM2_Init+0xe0>)
 8001698:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800169c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800169e:	4b2a      	ldr	r3, [pc, #168]	; (8001748 <MX_TIM2_Init+0xe0>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a4:	4b28      	ldr	r3, [pc, #160]	; (8001748 <MX_TIM2_Init+0xe0>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80016aa:	4b27      	ldr	r3, [pc, #156]	; (8001748 <MX_TIM2_Init+0xe0>)
 80016ac:	f04f 32ff 	mov.w	r2, #4294967295
 80016b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016b2:	4b25      	ldr	r3, [pc, #148]	; (8001748 <MX_TIM2_Init+0xe0>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b8:	4b23      	ldr	r3, [pc, #140]	; (8001748 <MX_TIM2_Init+0xe0>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016be:	4822      	ldr	r0, [pc, #136]	; (8001748 <MX_TIM2_Init+0xe0>)
 80016c0:	f00b fb7d 	bl	800cdbe <HAL_TIM_Base_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80016ca:	f000 fe11 	bl	80022f0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80016ce:	481e      	ldr	r0, [pc, #120]	; (8001748 <MX_TIM2_Init+0xe0>)
 80016d0:	f00b fca5 	bl	800d01e <HAL_TIM_IC_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80016da:	f000 fe09 	bl	80022f0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80016de:	2307      	movs	r3, #7
 80016e0:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80016e6:	f107 031c 	add.w	r3, r7, #28
 80016ea:	4619      	mov	r1, r3
 80016ec:	4816      	ldr	r0, [pc, #88]	; (8001748 <MX_TIM2_Init+0xe0>)
 80016ee:	f00c f8bf 	bl	800d870 <HAL_TIM_SlaveConfigSynchro>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80016f8:	f000 fdfa 	bl	80022f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016fc:	2300      	movs	r3, #0
 80016fe:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001700:	2300      	movs	r3, #0
 8001702:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	4619      	mov	r1, r3
 800170a:	480f      	ldr	r0, [pc, #60]	; (8001748 <MX_TIM2_Init+0xe0>)
 800170c:	f00c ff3c 	bl	800e588 <HAL_TIMEx_MasterConfigSynchronization>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001716:	f000 fdeb 	bl	80022f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800171a:	2300      	movs	r3, #0
 800171c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800171e:	2301      	movs	r3, #1
 8001720:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800172a:	463b      	mov	r3, r7
 800172c:	2200      	movs	r2, #0
 800172e:	4619      	mov	r1, r3
 8001730:	4805      	ldr	r0, [pc, #20]	; (8001748 <MX_TIM2_Init+0xe0>)
 8001732:	f00b fdf4 	bl	800d31e <HAL_TIM_IC_ConfigChannel>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800173c:	f000 fdd8 	bl	80022f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001740:	bf00      	nop
 8001742:	3730      	adds	r7, #48	; 0x30
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	24008744 	.word	0x24008744

0800174c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001750:	4b10      	ldr	r3, [pc, #64]	; (8001794 <MX_TIM16_Init+0x48>)
 8001752:	4a11      	ldr	r2, [pc, #68]	; (8001798 <MX_TIM16_Init+0x4c>)
 8001754:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 28000-1;
 8001756:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <MX_TIM16_Init+0x48>)
 8001758:	f646 525f 	movw	r2, #27999	; 0x6d5f
 800175c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800175e:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <MX_TIM16_Init+0x48>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000-1;
 8001764:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <MX_TIM16_Init+0x48>)
 8001766:	f242 720f 	movw	r2, #9999	; 0x270f
 800176a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800176c:	4b09      	ldr	r3, [pc, #36]	; (8001794 <MX_TIM16_Init+0x48>)
 800176e:	2200      	movs	r2, #0
 8001770:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001772:	4b08      	ldr	r3, [pc, #32]	; (8001794 <MX_TIM16_Init+0x48>)
 8001774:	2200      	movs	r2, #0
 8001776:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001778:	4b06      	ldr	r3, [pc, #24]	; (8001794 <MX_TIM16_Init+0x48>)
 800177a:	2200      	movs	r2, #0
 800177c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800177e:	4805      	ldr	r0, [pc, #20]	; (8001794 <MX_TIM16_Init+0x48>)
 8001780:	f00b fb1d 	bl	800cdbe <HAL_TIM_Base_Init>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800178a:	f000 fdb1 	bl	80022f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	24008790 	.word	0x24008790
 8001798:	40014400 	.word	0x40014400

0800179c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80017a0:	4b22      	ldr	r3, [pc, #136]	; (800182c <MX_UART4_Init+0x90>)
 80017a2:	4a23      	ldr	r2, [pc, #140]	; (8001830 <MX_UART4_Init+0x94>)
 80017a4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 3000000;
 80017a6:	4b21      	ldr	r3, [pc, #132]	; (800182c <MX_UART4_Init+0x90>)
 80017a8:	4a22      	ldr	r2, [pc, #136]	; (8001834 <MX_UART4_Init+0x98>)
 80017aa:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80017ac:	4b1f      	ldr	r3, [pc, #124]	; (800182c <MX_UART4_Init+0x90>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80017b2:	4b1e      	ldr	r3, [pc, #120]	; (800182c <MX_UART4_Init+0x90>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80017b8:	4b1c      	ldr	r3, [pc, #112]	; (800182c <MX_UART4_Init+0x90>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80017be:	4b1b      	ldr	r3, [pc, #108]	; (800182c <MX_UART4_Init+0x90>)
 80017c0:	220c      	movs	r2, #12
 80017c2:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017c4:	4b19      	ldr	r3, [pc, #100]	; (800182c <MX_UART4_Init+0x90>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80017ca:	4b18      	ldr	r3, [pc, #96]	; (800182c <MX_UART4_Init+0x90>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017d0:	4b16      	ldr	r3, [pc, #88]	; (800182c <MX_UART4_Init+0x90>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017d6:	4b15      	ldr	r3, [pc, #84]	; (800182c <MX_UART4_Init+0x90>)
 80017d8:	2200      	movs	r2, #0
 80017da:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017dc:	4b13      	ldr	r3, [pc, #76]	; (800182c <MX_UART4_Init+0x90>)
 80017de:	2200      	movs	r2, #0
 80017e0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80017e2:	4812      	ldr	r0, [pc, #72]	; (800182c <MX_UART4_Init+0x90>)
 80017e4:	f00d f81c 	bl	800e820 <HAL_UART_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_UART4_Init+0x56>
  {
    Error_Handler();
 80017ee:	f000 fd7f 	bl	80022f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017f2:	2100      	movs	r1, #0
 80017f4:	480d      	ldr	r0, [pc, #52]	; (800182c <MX_UART4_Init+0x90>)
 80017f6:	f00f fbb4 	bl	8010f62 <HAL_UARTEx_SetTxFifoThreshold>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_UART4_Init+0x68>
  {
    Error_Handler();
 8001800:	f000 fd76 	bl	80022f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001804:	2100      	movs	r1, #0
 8001806:	4809      	ldr	r0, [pc, #36]	; (800182c <MX_UART4_Init+0x90>)
 8001808:	f00f fbe9 	bl	8010fde <HAL_UARTEx_SetRxFifoThreshold>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_UART4_Init+0x7a>
  {
    Error_Handler();
 8001812:	f000 fd6d 	bl	80022f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_UART4_Init+0x90>)
 8001818:	f00f fb6a 	bl	8010ef0 <HAL_UARTEx_DisableFifoMode>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_UART4_Init+0x8a>
  {
    Error_Handler();
 8001822:	f000 fd65 	bl	80022f0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	240087dc 	.word	0x240087dc
 8001830:	40004c00 	.word	0x40004c00
 8001834:	002dc6c0 	.word	0x002dc6c0

08001838 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800183e:	4b2d      	ldr	r3, [pc, #180]	; (80018f4 <MX_DMA_Init+0xbc>)
 8001840:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001844:	4a2b      	ldr	r2, [pc, #172]	; (80018f4 <MX_DMA_Init+0xbc>)
 8001846:	f043 0301 	orr.w	r3, r3, #1
 800184a:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 800184e:	4b29      	ldr	r3, [pc, #164]	; (80018f4 <MX_DMA_Init+0xbc>)
 8001850:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800185c:	4b25      	ldr	r3, [pc, #148]	; (80018f4 <MX_DMA_Init+0xbc>)
 800185e:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001862:	4a24      	ldr	r2, [pc, #144]	; (80018f4 <MX_DMA_Init+0xbc>)
 8001864:	f043 0302 	orr.w	r3, r3, #2
 8001868:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 800186c:	4b21      	ldr	r3, [pc, #132]	; (80018f4 <MX_DMA_Init+0xbc>)
 800186e:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	200b      	movs	r0, #11
 8001880:	f002 fba9 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001884:	200b      	movs	r0, #11
 8001886:	f002 fbc0 	bl	800400a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	200c      	movs	r0, #12
 8001890:	f002 fba1 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001894:	200c      	movs	r0, #12
 8001896:	f002 fbb8 	bl	800400a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2100      	movs	r1, #0
 800189e:	200d      	movs	r0, #13
 80018a0:	f002 fb99 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80018a4:	200d      	movs	r0, #13
 80018a6:	f002 fbb0 	bl	800400a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2100      	movs	r1, #0
 80018ae:	200e      	movs	r0, #14
 80018b0:	f002 fb91 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80018b4:	200e      	movs	r0, #14
 80018b6:	f002 fba8 	bl	800400a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80018ba:	2200      	movs	r2, #0
 80018bc:	2100      	movs	r1, #0
 80018be:	200f      	movs	r0, #15
 80018c0:	f002 fb89 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80018c4:	200f      	movs	r0, #15
 80018c6:	f002 fba0 	bl	800400a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2100      	movs	r1, #0
 80018ce:	202f      	movs	r0, #47	; 0x2f
 80018d0:	f002 fb81 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80018d4:	202f      	movs	r0, #47	; 0x2f
 80018d6:	f002 fb98 	bl	800400a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	2038      	movs	r0, #56	; 0x38
 80018e0:	f002 fb79 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018e4:	2038      	movs	r0, #56	; 0x38
 80018e6:	f002 fb90 	bl	800400a <HAL_NVIC_EnableIRQ>

}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	58024400 	.word	0x58024400

080018f8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
 800190c:	615a      	str	r2, [r3, #20]
 800190e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001910:	4b20      	ldr	r3, [pc, #128]	; (8001994 <MX_FMC_Init+0x9c>)
 8001912:	4a21      	ldr	r2, [pc, #132]	; (8001998 <MX_FMC_Init+0xa0>)
 8001914:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001916:	4b1f      	ldr	r3, [pc, #124]	; (8001994 <MX_FMC_Init+0x9c>)
 8001918:	2200      	movs	r2, #0
 800191a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 800191c:	4b1d      	ldr	r3, [pc, #116]	; (8001994 <MX_FMC_Init+0x9c>)
 800191e:	2201      	movs	r2, #1
 8001920:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8001922:	4b1c      	ldr	r3, [pc, #112]	; (8001994 <MX_FMC_Init+0x9c>)
 8001924:	2208      	movs	r2, #8
 8001926:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001928:	4b1a      	ldr	r3, [pc, #104]	; (8001994 <MX_FMC_Init+0x9c>)
 800192a:	2210      	movs	r2, #16
 800192c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800192e:	4b19      	ldr	r3, [pc, #100]	; (8001994 <MX_FMC_Init+0x9c>)
 8001930:	2240      	movs	r2, #64	; 0x40
 8001932:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001934:	4b17      	ldr	r3, [pc, #92]	; (8001994 <MX_FMC_Init+0x9c>)
 8001936:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800193a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800193c:	4b15      	ldr	r3, [pc, #84]	; (8001994 <MX_FMC_Init+0x9c>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001942:	4b14      	ldr	r3, [pc, #80]	; (8001994 <MX_FMC_Init+0x9c>)
 8001944:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001948:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800194a:	4b12      	ldr	r3, [pc, #72]	; (8001994 <MX_FMC_Init+0x9c>)
 800194c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001950:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_2;
 8001952:	4b10      	ldr	r3, [pc, #64]	; (8001994 <MX_FMC_Init+0x9c>)
 8001954:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001958:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800195a:	2302      	movs	r3, #2
 800195c:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 9;
 800195e:	2309      	movs	r3, #9
 8001960:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 6;
 8001962:	2306      	movs	r3, #6
 8001964:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 9;
 8001966:	2309      	movs	r3, #9
 8001968:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 4;
 800196a:	2304      	movs	r3, #4
 800196c:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 3;
 800196e:	2303      	movs	r3, #3
 8001970:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 3;
 8001972:	2303      	movs	r3, #3
 8001974:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	4619      	mov	r1, r3
 800197a:	4806      	ldr	r0, [pc, #24]	; (8001994 <MX_FMC_Init+0x9c>)
 800197c:	f00a f930 	bl	800bbe0 <HAL_SDRAM_Init>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 8001986:	f000 fcb3 	bl	80022f0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800198a:	bf00      	nop
 800198c:	3720      	adds	r7, #32
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	240088e4 	.word	0x240088e4
 8001998:	52004140 	.word	0x52004140

0800199c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08e      	sub	sp, #56	; 0x38
 80019a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019b2:	4b7d      	ldr	r3, [pc, #500]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 80019b4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80019b8:	4a7b      	ldr	r2, [pc, #492]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 80019ba:	f043 0310 	orr.w	r3, r3, #16
 80019be:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80019c2:	4b79      	ldr	r3, [pc, #484]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 80019c4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80019c8:	f003 0310 	and.w	r3, r3, #16
 80019cc:	623b      	str	r3, [r7, #32]
 80019ce:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d0:	4b75      	ldr	r3, [pc, #468]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 80019d2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80019d6:	4a74      	ldr	r2, [pc, #464]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 80019d8:	f043 0304 	orr.w	r3, r3, #4
 80019dc:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80019e0:	4b71      	ldr	r3, [pc, #452]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 80019e2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80019e6:	f003 0304 	and.w	r3, r3, #4
 80019ea:	61fb      	str	r3, [r7, #28]
 80019ec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019ee:	4b6e      	ldr	r3, [pc, #440]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 80019f0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80019f4:	4a6c      	ldr	r2, [pc, #432]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 80019f6:	f043 0320 	orr.w	r3, r3, #32
 80019fa:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80019fe:	4b6a      	ldr	r3, [pc, #424]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a00:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a04:	f003 0320 	and.w	r3, r3, #32
 8001a08:	61bb      	str	r3, [r7, #24]
 8001a0a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a0c:	4b66      	ldr	r3, [pc, #408]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a0e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a12:	4a65      	ldr	r2, [pc, #404]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a18:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001a1c:	4b62      	ldr	r3, [pc, #392]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a1e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a26:	617b      	str	r3, [r7, #20]
 8001a28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2a:	4b5f      	ldr	r3, [pc, #380]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a2c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a30:	4a5d      	ldr	r2, [pc, #372]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a32:	f043 0301 	orr.w	r3, r3, #1
 8001a36:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001a3a:	4b5b      	ldr	r3, [pc, #364]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a3c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	613b      	str	r3, [r7, #16]
 8001a46:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a48:	4b57      	ldr	r3, [pc, #348]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a4a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a4e:	4a56      	ldr	r2, [pc, #344]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a50:	f043 0302 	orr.w	r3, r3, #2
 8001a54:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001a58:	4b53      	ldr	r3, [pc, #332]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a5a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a66:	4b50      	ldr	r3, [pc, #320]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a68:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a6c:	4a4e      	ldr	r2, [pc, #312]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a72:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001a76:	4b4c      	ldr	r3, [pc, #304]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a78:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a80:	60bb      	str	r3, [r7, #8]
 8001a82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a84:	4b48      	ldr	r3, [pc, #288]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a86:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a8a:	4a47      	ldr	r2, [pc, #284]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a8c:	f043 0308 	orr.w	r3, r3, #8
 8001a90:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001a94:	4b44      	ldr	r3, [pc, #272]	; (8001ba8 <MX_GPIO_Init+0x20c>)
 8001a96:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a9a:	f003 0308 	and.w	r3, r3, #8
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2110      	movs	r1, #16
 8001aa6:	4841      	ldr	r0, [pc, #260]	; (8001bac <MX_GPIO_Init+0x210>)
 8001aa8:	f005 fb74 	bl	8007194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MULT_IN_X_Pin|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001aac:	2200      	movs	r2, #0
 8001aae:	f44f 51f1 	mov.w	r1, #7712	; 0x1e20
 8001ab2:	483f      	ldr	r0, [pc, #252]	; (8001bb0 <MX_GPIO_Init+0x214>)
 8001ab4:	f005 fb6e 	bl	8007194 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MULT_IN_Y_GPIO_Port, MULT_IN_Y_Pin, GPIO_PIN_RESET);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2110      	movs	r1, #16
 8001abc:	483d      	ldr	r0, [pc, #244]	; (8001bb4 <MX_GPIO_Init+0x218>)
 8001abe:	f005 fb69 	bl	8007194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MULT_IN_Z_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f241 0101 	movw	r1, #4097	; 0x1001
 8001ac8:	483b      	ldr	r0, [pc, #236]	; (8001bb8 <MX_GPIO_Init+0x21c>)
 8001aca:	f005 fb63 	bl	8007194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_10|USB_C_Reset_Pin|USB_C_Alert_Pin, GPIO_PIN_RESET);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f44f 41c8 	mov.w	r1, #25600	; 0x6400
 8001ad4:	4839      	ldr	r0, [pc, #228]	; (8001bbc <MX_GPIO_Init+0x220>)
 8001ad6:	f005 fb5d 	bl	8007194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ada:	2310      	movs	r3, #16
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aee:	4619      	mov	r1, r3
 8001af0:	482e      	ldr	r0, [pc, #184]	; (8001bac <MX_GPIO_Init+0x210>)
 8001af2:	f005 f99f 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001af6:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001afc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001b00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	482c      	ldr	r0, [pc, #176]	; (8001bc0 <MX_GPIO_Init+0x224>)
 8001b0e:	f005 f991 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : MULT_IN_X_Pin PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = MULT_IN_X_Pin|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001b12:	f44f 53f1 	mov.w	r3, #7712	; 0x1e20
 8001b16:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b20:	2300      	movs	r3, #0
 8001b22:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4821      	ldr	r0, [pc, #132]	; (8001bb0 <MX_GPIO_Init+0x214>)
 8001b2c:	f005 f982 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : MULT_IN_Y_Pin */
  GPIO_InitStruct.Pin = MULT_IN_Y_Pin;
 8001b30:	2310      	movs	r3, #16
 8001b32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b34:	2301      	movs	r3, #1
 8001b36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MULT_IN_Y_GPIO_Port, &GPIO_InitStruct);
 8001b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b44:	4619      	mov	r1, r3
 8001b46:	481b      	ldr	r0, [pc, #108]	; (8001bb4 <MX_GPIO_Init+0x218>)
 8001b48:	f005 f974 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : MULT_IN_Z_Pin PB12 */
  GPIO_InitStruct.Pin = MULT_IN_Z_Pin|GPIO_PIN_12;
 8001b4c:	f241 0301 	movw	r3, #4097	; 0x1001
 8001b50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b62:	4619      	mov	r1, r3
 8001b64:	4814      	ldr	r0, [pc, #80]	; (8001bb8 <MX_GPIO_Init+0x21c>)
 8001b66:	f005 f965 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b6a:	2380      	movs	r3, #128	; 0x80
 8001b6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4811      	ldr	r0, [pc, #68]	; (8001bc4 <MX_GPIO_Init+0x228>)
 8001b7e:	f005 f959 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG10 USB_C_Reset_Pin USB_C_Alert_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10|USB_C_Reset_Pin|USB_C_Alert_Pin;
 8001b82:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b90:	2300      	movs	r3, #0
 8001b92:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4808      	ldr	r0, [pc, #32]	; (8001bbc <MX_GPIO_Init+0x220>)
 8001b9c:	f005 f94a 	bl	8006e34 <HAL_GPIO_Init>

}
 8001ba0:	bf00      	nop
 8001ba2:	3738      	adds	r7, #56	; 0x38
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	58024400 	.word	0x58024400
 8001bac:	58021000 	.word	0x58021000
 8001bb0:	58020000 	.word	0x58020000
 8001bb4:	58020800 	.word	0x58020800
 8001bb8:	58020400 	.word	0x58020400
 8001bbc:	58021800 	.word	0x58021800
 8001bc0:	58021400 	.word	0x58021400
 8001bc4:	58020c00 	.word	0x58020c00

08001bc8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// TODO:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	80fb      	strh	r3, [r7, #6]

  //SPI1 MISO
  if (GPIO_Pin == GPIO_PIN_6){
 8001bd2:	88fb      	ldrh	r3, [r7, #6]
 8001bd4:	2b40      	cmp	r3, #64	; 0x40
 8001bd6:	d109      	bne.n	8001bec <HAL_GPIO_EXTI_Callback+0x24>
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8001bd8:	2017      	movs	r0, #23
 8001bda:	f002 fa24 	bl	8004026 <HAL_NVIC_DisableIRQ>
    HAL_SPI_TransmitReceive_DMA(&hspi1, pTxData, spi1Buffer, 4);
 8001bde:	2304      	movs	r3, #4
 8001be0:	4a27      	ldr	r2, [pc, #156]	; (8001c80 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001be2:	4928      	ldr	r1, [pc, #160]	; (8001c84 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001be4:	4828      	ldr	r0, [pc, #160]	; (8001c88 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001be6:	f00a fb8d 	bl	800c304 <HAL_SPI_TransmitReceive_DMA>
  }
  else if (GPIO_Pin == GPIO_PIN_9){
    __NOP();
    //sendToSDcard = true;
  }
}
 8001bea:	e044      	b.n	8001c76 <HAL_GPIO_EXTI_Callback+0xae>
  else if (GPIO_Pin == GPIO_PIN_14){
 8001bec:	88fb      	ldrh	r3, [r7, #6]
 8001bee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001bf2:	d109      	bne.n	8001c08 <HAL_GPIO_EXTI_Callback+0x40>
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8001bf4:	2028      	movs	r0, #40	; 0x28
 8001bf6:	f002 fa16 	bl	8004026 <HAL_NVIC_DisableIRQ>
    HAL_SPI_TransmitReceive_DMA(&hspi2, pTxData, spi2Buffer, 4);
 8001bfa:	2304      	movs	r3, #4
 8001bfc:	4a23      	ldr	r2, [pc, #140]	; (8001c8c <HAL_GPIO_EXTI_Callback+0xc4>)
 8001bfe:	4921      	ldr	r1, [pc, #132]	; (8001c84 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001c00:	4823      	ldr	r0, [pc, #140]	; (8001c90 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001c02:	f00a fb7f 	bl	800c304 <HAL_SPI_TransmitReceive_DMA>
}
 8001c06:	e036      	b.n	8001c76 <HAL_GPIO_EXTI_Callback+0xae>
  else if (GPIO_Pin == GPIO_PIN_5){
 8001c08:	88fb      	ldrh	r3, [r7, #6]
 8001c0a:	2b20      	cmp	r3, #32
 8001c0c:	d109      	bne.n	8001c22 <HAL_GPIO_EXTI_Callback+0x5a>
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8001c0e:	2017      	movs	r0, #23
 8001c10:	f002 fa09 	bl	8004026 <HAL_NVIC_DisableIRQ>
    HAL_SPI_TransmitReceive_DMA(&hspi4, pTxData, spi4Buffer, 4);
 8001c14:	2304      	movs	r3, #4
 8001c16:	4a1f      	ldr	r2, [pc, #124]	; (8001c94 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001c18:	491a      	ldr	r1, [pc, #104]	; (8001c84 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001c1a:	481f      	ldr	r0, [pc, #124]	; (8001c98 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001c1c:	f00a fb72 	bl	800c304 <HAL_SPI_TransmitReceive_DMA>
}
 8001c20:	e029      	b.n	8001c76 <HAL_GPIO_EXTI_Callback+0xae>
  else if (GPIO_Pin == GPIO_PIN_7){
 8001c22:	88fb      	ldrh	r3, [r7, #6]
 8001c24:	2b80      	cmp	r3, #128	; 0x80
 8001c26:	d121      	bne.n	8001c6c <HAL_GPIO_EXTI_Callback+0xa4>
    if(sdCardWriteEnable == false){
 8001c28:	4b1c      	ldr	r3, [pc, #112]	; (8001c9c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	f083 0301 	eor.w	r3, r3, #1
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d011      	beq.n	8001c5a <HAL_GPIO_EXTI_Callback+0x92>
      sdCardOpenFileError = sd_card_open_file();
 8001c36:	f000 fb81 	bl	800233c <sd_card_open_file>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4b18      	ldr	r3, [pc, #96]	; (8001ca0 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001c40:	701a      	strb	r2, [r3, #0]
      if (sdCardOpenFileError == true){
 8001c42:	4b17      	ldr	r3, [pc, #92]	; (8001ca0 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <HAL_GPIO_EXTI_Callback+0x8a>
        setColorLED(red);
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f000 f910 	bl	8001e70 <setColorLED>
}
 8001c50:	e011      	b.n	8001c76 <HAL_GPIO_EXTI_Callback+0xae>
        sdCardWriteEnable = true;
 8001c52:	4b12      	ldr	r3, [pc, #72]	; (8001c9c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001c54:	2201      	movs	r2, #1
 8001c56:	701a      	strb	r2, [r3, #0]
}
 8001c58:	e00d      	b.n	8001c76 <HAL_GPIO_EXTI_Callback+0xae>
      sdCardWriteEnable = false;
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]
      sd_card_close_file();
 8001c60:	f000 fbe0 	bl	8002424 <sd_card_close_file>
      setColorLED(blue);
 8001c64:	2002      	movs	r0, #2
 8001c66:	f000 f903 	bl	8001e70 <setColorLED>
}
 8001c6a:	e004      	b.n	8001c76 <HAL_GPIO_EXTI_Callback+0xae>
  else if (GPIO_Pin == GPIO_PIN_9){
 8001c6c:	88fb      	ldrh	r3, [r7, #6]
 8001c6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c72:	d100      	bne.n	8001c76 <HAL_GPIO_EXTI_Callback+0xae>
    __NOP();
 8001c74:	bf00      	nop
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	24008940 	.word	0x24008940
 8001c84:	2400892c 	.word	0x2400892c
 8001c88:	24008290 	.word	0x24008290
 8001c8c:	24008944 	.word	0x24008944
 8001c90:	24008318 	.word	0x24008318
 8001c94:	24008948 	.word	0x24008948
 8001c98:	240083a0 	.word	0x240083a0
 8001c9c:	24008928 	.word	0x24008928
 8001ca0:	2400892b 	.word	0x2400892b

08001ca4 <HAL_SPI_TxRxCpltCallback>:

//FIXME: changed here from TxRx to Rx
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi1){
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a3b      	ldr	r2, [pc, #236]	; (8001d9c <HAL_SPI_TxRxCpltCallback+0xf8>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d121      	bne.n	8001cf8 <HAL_SPI_TxRxCpltCallback+0x54>
    spi1ValuesStorage[spi1ValuesBufferCounter] = (uint32_t)spi1Buffer[3] | ((uint32_t)spi1Buffer[2] << 8) | ((uint32_t)spi1Buffer[1] << 16) | ((uint32_t)spi1Buffer[0] << 24);;
 8001cb4:	4b3a      	ldr	r3, [pc, #232]	; (8001da0 <HAL_SPI_TxRxCpltCallback+0xfc>)
 8001cb6:	78db      	ldrb	r3, [r3, #3]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4b39      	ldr	r3, [pc, #228]	; (8001da0 <HAL_SPI_TxRxCpltCallback+0xfc>)
 8001cbc:	789b      	ldrb	r3, [r3, #2]
 8001cbe:	021b      	lsls	r3, r3, #8
 8001cc0:	431a      	orrs	r2, r3
 8001cc2:	4b37      	ldr	r3, [pc, #220]	; (8001da0 <HAL_SPI_TxRxCpltCallback+0xfc>)
 8001cc4:	785b      	ldrb	r3, [r3, #1]
 8001cc6:	041b      	lsls	r3, r3, #16
 8001cc8:	ea42 0103 	orr.w	r1, r2, r3
 8001ccc:	4b34      	ldr	r3, [pc, #208]	; (8001da0 <HAL_SPI_TxRxCpltCallback+0xfc>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	061a      	lsls	r2, r3, #24
 8001cd2:	4b34      	ldr	r3, [pc, #208]	; (8001da4 <HAL_SPI_TxRxCpltCallback+0x100>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	4933      	ldr	r1, [pc, #204]	; (8001da8 <HAL_SPI_TxRxCpltCallback+0x104>)
 8001cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 8001cde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ce2:	2240      	movs	r2, #64	; 0x40
 8001ce4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ce8:	2017      	movs	r0, #23
 8001cea:	f002 f98e 	bl	800400a <HAL_NVIC_EnableIRQ>
    spi1ValuesBufferCounter++;
 8001cee:	4b2d      	ldr	r3, [pc, #180]	; (8001da4 <HAL_SPI_TxRxCpltCallback+0x100>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	4a2b      	ldr	r2, [pc, #172]	; (8001da4 <HAL_SPI_TxRxCpltCallback+0x100>)
 8001cf6:	6013      	str	r3, [r2, #0]
  }

  if (hspi == &hspi2){
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a2c      	ldr	r2, [pc, #176]	; (8001dac <HAL_SPI_TxRxCpltCallback+0x108>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d122      	bne.n	8001d46 <HAL_SPI_TxRxCpltCallback+0xa2>
    spi2ValuesStorage[spi2ValuesBufferCounter] = (uint32_t)spi2Buffer[3] | ((uint32_t)spi2Buffer[2] << 8) | ((uint32_t)spi2Buffer[1] << 16) | ((uint32_t)spi2Buffer[0] << 24);
 8001d00:	4b2b      	ldr	r3, [pc, #172]	; (8001db0 <HAL_SPI_TxRxCpltCallback+0x10c>)
 8001d02:	78db      	ldrb	r3, [r3, #3]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4b2a      	ldr	r3, [pc, #168]	; (8001db0 <HAL_SPI_TxRxCpltCallback+0x10c>)
 8001d08:	789b      	ldrb	r3, [r3, #2]
 8001d0a:	021b      	lsls	r3, r3, #8
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <HAL_SPI_TxRxCpltCallback+0x10c>)
 8001d10:	785b      	ldrb	r3, [r3, #1]
 8001d12:	041b      	lsls	r3, r3, #16
 8001d14:	ea42 0103 	orr.w	r1, r2, r3
 8001d18:	4b25      	ldr	r3, [pc, #148]	; (8001db0 <HAL_SPI_TxRxCpltCallback+0x10c>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	061a      	lsls	r2, r3, #24
 8001d1e:	4b25      	ldr	r3, [pc, #148]	; (8001db4 <HAL_SPI_TxRxCpltCallback+0x110>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	430a      	orrs	r2, r1
 8001d24:	4924      	ldr	r1, [pc, #144]	; (8001db8 <HAL_SPI_TxRxCpltCallback+0x114>)
 8001d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 8001d2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d36:	2028      	movs	r0, #40	; 0x28
 8001d38:	f002 f967 	bl	800400a <HAL_NVIC_EnableIRQ>
    spi2ValuesBufferCounter++;
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	; (8001db4 <HAL_SPI_TxRxCpltCallback+0x110>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	3301      	adds	r3, #1
 8001d42:	4a1c      	ldr	r2, [pc, #112]	; (8001db4 <HAL_SPI_TxRxCpltCallback+0x110>)
 8001d44:	6013      	str	r3, [r2, #0]
  }

  if (hspi == &hspi4){
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a1c      	ldr	r2, [pc, #112]	; (8001dbc <HAL_SPI_TxRxCpltCallback+0x118>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d121      	bne.n	8001d92 <HAL_SPI_TxRxCpltCallback+0xee>
    spi4ValuesStorage[spi4ValuesBufferCounter] = (uint32_t)spi4Buffer[3] | ((uint32_t)spi4Buffer[2] << 8) | ((uint32_t)spi4Buffer[1] << 16) | ((uint32_t)spi4Buffer[0] << 24);
 8001d4e:	4b1c      	ldr	r3, [pc, #112]	; (8001dc0 <HAL_SPI_TxRxCpltCallback+0x11c>)
 8001d50:	78db      	ldrb	r3, [r3, #3]
 8001d52:	461a      	mov	r2, r3
 8001d54:	4b1a      	ldr	r3, [pc, #104]	; (8001dc0 <HAL_SPI_TxRxCpltCallback+0x11c>)
 8001d56:	789b      	ldrb	r3, [r3, #2]
 8001d58:	021b      	lsls	r3, r3, #8
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	4b18      	ldr	r3, [pc, #96]	; (8001dc0 <HAL_SPI_TxRxCpltCallback+0x11c>)
 8001d5e:	785b      	ldrb	r3, [r3, #1]
 8001d60:	041b      	lsls	r3, r3, #16
 8001d62:	ea42 0103 	orr.w	r1, r2, r3
 8001d66:	4b16      	ldr	r3, [pc, #88]	; (8001dc0 <HAL_SPI_TxRxCpltCallback+0x11c>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	061a      	lsls	r2, r3, #24
 8001d6c:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <HAL_SPI_TxRxCpltCallback+0x120>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	4915      	ldr	r1, [pc, #84]	; (8001dc8 <HAL_SPI_TxRxCpltCallback+0x124>)
 8001d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 8001d78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d7c:	2220      	movs	r2, #32
 8001d7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d82:	2017      	movs	r0, #23
 8001d84:	f002 f941 	bl	800400a <HAL_NVIC_EnableIRQ>
    spi4ValuesBufferCounter++;
 8001d88:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <HAL_SPI_TxRxCpltCallback+0x120>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	4a0d      	ldr	r2, [pc, #52]	; (8001dc4 <HAL_SPI_TxRxCpltCallback+0x120>)
 8001d90:	6013      	str	r3, [r2, #0]
  }
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	24008290 	.word	0x24008290
 8001da0:	24008940 	.word	0x24008940
 8001da4:	24008930 	.word	0x24008930
 8001da8:	c0000000 	.word	0xc0000000
 8001dac:	24008318 	.word	0x24008318
 8001db0:	24008944 	.word	0x24008944
 8001db4:	24008934 	.word	0x24008934
 8001db8:	c0000400 	.word	0xc0000400
 8001dbc:	240083a0 	.word	0x240083a0
 8001dc0:	24008948 	.word	0x24008948
 8001dc4:	24008938 	.word	0x24008938
 8001dc8:	c0000800 	.word	0xc0000800

08001dcc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if (huart == &huart4){
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a09      	ldr	r2, [pc, #36]	; (8001dfc <HAL_UART_RxCpltCallback+0x30>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d10b      	bne.n	8001df4 <HAL_UART_RxCpltCallback+0x28>
    HAL_UART_Receive_IT (&huart4, rxUart4Buffer, 1);
 8001ddc:	2201      	movs	r2, #1
 8001dde:	4908      	ldr	r1, [pc, #32]	; (8001e00 <HAL_UART_RxCpltCallback+0x34>)
 8001de0:	4806      	ldr	r0, [pc, #24]	; (8001dfc <HAL_UART_RxCpltCallback+0x30>)
 8001de2:	f00c fe03 	bl	800e9ec <HAL_UART_Receive_IT>
    uartCommand = rxUart4Buffer[0];
 8001de6:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <HAL_UART_RxCpltCallback+0x34>)
 8001de8:	781a      	ldrb	r2, [r3, #0]
 8001dea:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <HAL_UART_RxCpltCallback+0x38>)
 8001dec:	701a      	strb	r2, [r3, #0]
    uartNewCommand = true;
 8001dee:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <HAL_UART_RxCpltCallback+0x3c>)
 8001df0:	2201      	movs	r2, #1
 8001df2:	701a      	strb	r2, [r3, #0]
//  else if (huart == &huart5){
//      HAL_UART_Receive_IT (&huart5, rxUart5Buffer, 1);
//      uartCommand = rxUart5Buffer[0];
//      uartNewCommand = true;
//  }
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	240087dc 	.word	0x240087dc
 8001e00:	2400894c 	.word	0x2400894c
 8001e04:	2400894d 	.word	0x2400894d
 8001e08:	2400894e 	.word	0x2400894e

08001e0c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  if(htim == &htim16){
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a06      	ldr	r2, [pc, #24]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d104      	bne.n	8001e26 <HAL_TIM_PeriodElapsedCallback+0x1a>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 8001e1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e20:	4804      	ldr	r0, [pc, #16]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001e22:	f005 f9d0 	bl	80071c6 <HAL_GPIO_TogglePin>
  }
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	24008790 	.word	0x24008790
 8001e34:	58020000 	.word	0x58020000

08001e38 <findMin>:

uint32_t findMin(uint32_t a, uint32_t b, uint32_t c) {
 8001e38:	b480      	push	{r7}
 8001e3a:	b087      	sub	sp, #28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
    uint32_t min = a;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	617b      	str	r3, [r7, #20]
    if (b < min) {
 8001e48:	68ba      	ldr	r2, [r7, #8]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d201      	bcs.n	8001e54 <findMin+0x1c>
        min = b;
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	617b      	str	r3, [r7, #20]
    }
    if (c < min) {
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d201      	bcs.n	8001e60 <findMin+0x28>
        min = c;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	617b      	str	r3, [r7, #20]
    }
    return min;
 8001e60:	697b      	ldr	r3, [r7, #20]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	371c      	adds	r7, #28
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <setColorLED>:

void setColorLED(colorLED color){
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
  if(color == red){
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d112      	bne.n	8001ea6 <setColorLED+0x36>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001e80:	2201      	movs	r2, #1
 8001e82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e86:	481f      	ldr	r0, [pc, #124]	; (8001f04 <setColorLED+0x94>)
 8001e88:	f005 f984 	bl	8007194 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e92:	481c      	ldr	r0, [pc, #112]	; (8001f04 <setColorLED+0x94>)
 8001e94:	f005 f97e 	bl	8007194 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e9e:	4819      	ldr	r0, [pc, #100]	; (8001f04 <setColorLED+0x94>)
 8001ea0:	f005 f978 	bl	8007194 <HAL_GPIO_WritePin>
  } else if (color == green){
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
  }
}
 8001ea4:	e02a      	b.n	8001efc <setColorLED+0x8c>
  }else if(color == blue){
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d112      	bne.n	8001ed2 <setColorLED+0x62>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001eac:	2200      	movs	r2, #0
 8001eae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001eb2:	4814      	ldr	r0, [pc, #80]	; (8001f04 <setColorLED+0x94>)
 8001eb4:	f005 f96e 	bl	8007194 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ebe:	4811      	ldr	r0, [pc, #68]	; (8001f04 <setColorLED+0x94>)
 8001ec0:	f005 f968 	bl	8007194 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001eca:	480e      	ldr	r0, [pc, #56]	; (8001f04 <setColorLED+0x94>)
 8001ecc:	f005 f962 	bl	8007194 <HAL_GPIO_WritePin>
}
 8001ed0:	e014      	b.n	8001efc <setColorLED+0x8c>
  } else if (color == green){
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d111      	bne.n	8001efc <setColorLED+0x8c>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ede:	4809      	ldr	r0, [pc, #36]	; (8001f04 <setColorLED+0x94>)
 8001ee0:	f005 f958 	bl	8007194 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001eea:	4806      	ldr	r0, [pc, #24]	; (8001f04 <setColorLED+0x94>)
 8001eec:	f005 f952 	bl	8007194 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ef6:	4803      	ldr	r0, [pc, #12]	; (8001f04 <setColorLED+0x94>)
 8001ef8:	f005 f94c 	bl	8007194 <HAL_GPIO_WritePin>
}
 8001efc:	bf00      	nop
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	58020000 	.word	0x58020000

08001f08 <readConfigFile>:

void readConfigFile(const char* filename) {
 8001f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f0c:	b088      	sub	sp, #32
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
 8001f12:	466b      	mov	r3, sp
 8001f14:	469a      	mov	sl, r3
  uint8_t bufferSize =128;
 8001f16:	2380      	movs	r3, #128	; 0x80
 8001f18:	77fb      	strb	r3, [r7, #31]
  FRESULT result;
  char buffer[bufferSize];
 8001f1a:	7ffe      	ldrb	r6, [r7, #31]
 8001f1c:	4633      	mov	r3, r6
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	61bb      	str	r3, [r7, #24]
 8001f22:	b2f3      	uxtb	r3, r6
 8001f24:	2200      	movs	r2, #0
 8001f26:	4698      	mov	r8, r3
 8001f28:	4691      	mov	r9, r2
 8001f2a:	f04f 0200 	mov.w	r2, #0
 8001f2e:	f04f 0300 	mov.w	r3, #0
 8001f32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f3e:	b2f3      	uxtb	r3, r6
 8001f40:	2200      	movs	r2, #0
 8001f42:	461c      	mov	r4, r3
 8001f44:	4615      	mov	r5, r2
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	f04f 0300 	mov.w	r3, #0
 8001f4e:	00eb      	lsls	r3, r5, #3
 8001f50:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f54:	00e2      	lsls	r2, r4, #3
 8001f56:	4633      	mov	r3, r6
 8001f58:	3307      	adds	r3, #7
 8001f5a:	08db      	lsrs	r3, r3, #3
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	ebad 0d03 	sub.w	sp, sp, r3
 8001f62:	466b      	mov	r3, sp
 8001f64:	3300      	adds	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]

  // Open the file
  result = f_open(&SDFile, filename, FA_READ);
 8001f68:	2201      	movs	r2, #1
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	4870      	ldr	r0, [pc, #448]	; (8002130 <readConfigFile+0x228>)
 8001f6e:	f011 ff47 	bl	8013e00 <f_open>
 8001f72:	4603      	mov	r3, r0
 8001f74:	74fb      	strb	r3, [r7, #19]
  if (result != FR_OK) {
      // Handle file open error
  }

  // Read and parse each line
  while (f_gets(buffer, sizeof(buffer), &SDFile) != NULL) {
 8001f76:	e0c7      	b.n	8002108 <readConfigFile+0x200>
      // Split the line into key and value
      char* key = strtok(buffer, ": ");
 8001f78:	496e      	ldr	r1, [pc, #440]	; (8002134 <readConfigFile+0x22c>)
 8001f7a:	6978      	ldr	r0, [r7, #20]
 8001f7c:	f013 fb36 	bl	80155ec <strtok>
 8001f80:	60f8      	str	r0, [r7, #12]
      char* value = strtok(NULL, ": ");
 8001f82:	496c      	ldr	r1, [pc, #432]	; (8002134 <readConfigFile+0x22c>)
 8001f84:	2000      	movs	r0, #0
 8001f86:	f013 fb31 	bl	80155ec <strtok>
 8001f8a:	60b8      	str	r0, [r7, #8]

      // Handle each key-value pair
      if (strcmp(key, "range_x") == 0) {
 8001f8c:	496a      	ldr	r1, [pc, #424]	; (8002138 <readConfigFile+0x230>)
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f7fe f9ae 	bl	80002f0 <strcmp>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d104      	bne.n	8001fa4 <readConfigFile+0x9c>
        // Save value for range_x
        range_x_value = value[0];
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	781a      	ldrb	r2, [r3, #0]
 8001f9e:	4b67      	ldr	r3, [pc, #412]	; (800213c <readConfigFile+0x234>)
 8001fa0:	701a      	strb	r2, [r3, #0]
 8001fa2:	e0ab      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "range_y") == 0) {
 8001fa4:	4966      	ldr	r1, [pc, #408]	; (8002140 <readConfigFile+0x238>)
 8001fa6:	68f8      	ldr	r0, [r7, #12]
 8001fa8:	f7fe f9a2 	bl	80002f0 <strcmp>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d104      	bne.n	8001fbc <readConfigFile+0xb4>
        // Save value for range_y
        range_y_value = value[0];
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	781a      	ldrb	r2, [r3, #0]
 8001fb6:	4b63      	ldr	r3, [pc, #396]	; (8002144 <readConfigFile+0x23c>)
 8001fb8:	701a      	strb	r2, [r3, #0]
 8001fba:	e09f      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "range_z") == 0) {
 8001fbc:	4962      	ldr	r1, [pc, #392]	; (8002148 <readConfigFile+0x240>)
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f7fe f996 	bl	80002f0 <strcmp>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d104      	bne.n	8001fd4 <readConfigFile+0xcc>
        // Save value for range_z
        range_z_value = value[0];
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	781a      	ldrb	r2, [r3, #0]
 8001fce:	4b5f      	ldr	r3, [pc, #380]	; (800214c <readConfigFile+0x244>)
 8001fd0:	701a      	strb	r2, [r3, #0]
 8001fd2:	e093      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "sps") == 0) {
 8001fd4:	495e      	ldr	r1, [pc, #376]	; (8002150 <readConfigFile+0x248>)
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f7fe f98a 	bl	80002f0 <strcmp>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d107      	bne.n	8001ff2 <readConfigFile+0xea>
        // Save value for sps
        sps = atoi(value);
 8001fe2:	68b8      	ldr	r0, [r7, #8]
 8001fe4:	f012 fcc2 	bl	801496c <atoi>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	4b59      	ldr	r3, [pc, #356]	; (8002154 <readConfigFile+0x24c>)
 8001fee:	801a      	strh	r2, [r3, #0]
 8001ff0:	e084      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "floating_point_values") == 0) {
 8001ff2:	4959      	ldr	r1, [pc, #356]	; (8002158 <readConfigFile+0x250>)
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f7fe f97b 	bl	80002f0 <strcmp>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d10b      	bne.n	8002018 <readConfigFile+0x110>
        // Save value for floating_point_values
        floating_point_values = atoi(value) != 0;
 8002000:	68b8      	ldr	r0, [r7, #8]
 8002002:	f012 fcb3 	bl	801496c <atoi>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	bf14      	ite	ne
 800200c:	2301      	movne	r3, #1
 800200e:	2300      	moveq	r3, #0
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4b52      	ldr	r3, [pc, #328]	; (800215c <readConfigFile+0x254>)
 8002014:	701a      	strb	r2, [r3, #0]
 8002016:	e071      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "saving_to_sd_card") == 0) {
 8002018:	4951      	ldr	r1, [pc, #324]	; (8002160 <readConfigFile+0x258>)
 800201a:	68f8      	ldr	r0, [r7, #12]
 800201c:	f7fe f968 	bl	80002f0 <strcmp>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10b      	bne.n	800203e <readConfigFile+0x136>
        // Save value for saving_to_sd_card
        saving_to_sd_card =  atoi(value) != 0;
 8002026:	68b8      	ldr	r0, [r7, #8]
 8002028:	f012 fca0 	bl	801496c <atoi>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	bf14      	ite	ne
 8002032:	2301      	movne	r3, #1
 8002034:	2300      	moveq	r3, #0
 8002036:	b2da      	uxtb	r2, r3
 8002038:	4b4a      	ldr	r3, [pc, #296]	; (8002164 <readConfigFile+0x25c>)
 800203a:	701a      	strb	r2, [r3, #0]
 800203c:	e05e      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "gain_x") == 0) {
 800203e:	494a      	ldr	r1, [pc, #296]	; (8002168 <readConfigFile+0x260>)
 8002040:	68f8      	ldr	r0, [r7, #12]
 8002042:	f7fe f955 	bl	80002f0 <strcmp>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d10a      	bne.n	8002062 <readConfigFile+0x15a>
        // Save value for gain_x
        gain_x = atof(value);
 800204c:	68b8      	ldr	r0, [r7, #8]
 800204e:	f012 fc8a 	bl	8014966 <atof>
 8002052:	eeb0 7b40 	vmov.f64	d7, d0
 8002056:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800205a:	4b44      	ldr	r3, [pc, #272]	; (800216c <readConfigFile+0x264>)
 800205c:	edc3 7a00 	vstr	s15, [r3]
 8002060:	e04c      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "gain_y") == 0) {
 8002062:	4943      	ldr	r1, [pc, #268]	; (8002170 <readConfigFile+0x268>)
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f7fe f943 	bl	80002f0 <strcmp>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d10a      	bne.n	8002086 <readConfigFile+0x17e>
        // Save value for gain_y
        gain_y = atof(value);
 8002070:	68b8      	ldr	r0, [r7, #8]
 8002072:	f012 fc78 	bl	8014966 <atof>
 8002076:	eeb0 7b40 	vmov.f64	d7, d0
 800207a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800207e:	4b3d      	ldr	r3, [pc, #244]	; (8002174 <readConfigFile+0x26c>)
 8002080:	edc3 7a00 	vstr	s15, [r3]
 8002084:	e03a      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "gain_z") == 0) {
 8002086:	493c      	ldr	r1, [pc, #240]	; (8002178 <readConfigFile+0x270>)
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	f7fe f931 	bl	80002f0 <strcmp>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10a      	bne.n	80020aa <readConfigFile+0x1a2>
        // Save value for gain_z
        gain_z = atof(value);
 8002094:	68b8      	ldr	r0, [r7, #8]
 8002096:	f012 fc66 	bl	8014966 <atof>
 800209a:	eeb0 7b40 	vmov.f64	d7, d0
 800209e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80020a2:	4b36      	ldr	r3, [pc, #216]	; (800217c <readConfigFile+0x274>)
 80020a4:	edc3 7a00 	vstr	s15, [r3]
 80020a8:	e028      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "offset_x") == 0) {
 80020aa:	4935      	ldr	r1, [pc, #212]	; (8002180 <readConfigFile+0x278>)
 80020ac:	68f8      	ldr	r0, [r7, #12]
 80020ae:	f7fe f91f 	bl	80002f0 <strcmp>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d106      	bne.n	80020c6 <readConfigFile+0x1be>
        // Save value for offset_x
        offset_x = atoi(value);
 80020b8:	68b8      	ldr	r0, [r7, #8]
 80020ba:	f012 fc57 	bl	801496c <atoi>
 80020be:	4603      	mov	r3, r0
 80020c0:	4a30      	ldr	r2, [pc, #192]	; (8002184 <readConfigFile+0x27c>)
 80020c2:	6013      	str	r3, [r2, #0]
 80020c4:	e01a      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "offset_y") == 0) {
 80020c6:	4930      	ldr	r1, [pc, #192]	; (8002188 <readConfigFile+0x280>)
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f7fe f911 	bl	80002f0 <strcmp>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d106      	bne.n	80020e2 <readConfigFile+0x1da>
        // Save value for offset_y
        offset_y = atoi(value);
 80020d4:	68b8      	ldr	r0, [r7, #8]
 80020d6:	f012 fc49 	bl	801496c <atoi>
 80020da:	4603      	mov	r3, r0
 80020dc:	4a2b      	ldr	r2, [pc, #172]	; (800218c <readConfigFile+0x284>)
 80020de:	6013      	str	r3, [r2, #0]
 80020e0:	e00c      	b.n	80020fc <readConfigFile+0x1f4>
      } else if (strcmp(key, "offset_z") == 0) {
 80020e2:	492b      	ldr	r1, [pc, #172]	; (8002190 <readConfigFile+0x288>)
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f7fe f903 	bl	80002f0 <strcmp>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d105      	bne.n	80020fc <readConfigFile+0x1f4>
        // Save value for offset_z
        offset_z = atoi(value);
 80020f0:	68b8      	ldr	r0, [r7, #8]
 80020f2:	f012 fc3b 	bl	801496c <atoi>
 80020f6:	4603      	mov	r3, r0
 80020f8:	4a26      	ldr	r2, [pc, #152]	; (8002194 <readConfigFile+0x28c>)
 80020fa:	6013      	str	r3, [r2, #0]
      }
      // Add more key comparisons as needed

      // Clear buffer for the next line
      memset(buffer, 0, sizeof(buffer));
 80020fc:	4633      	mov	r3, r6
 80020fe:	461a      	mov	r2, r3
 8002100:	2100      	movs	r1, #0
 8002102:	6978      	ldr	r0, [r7, #20]
 8002104:	f012 fc6e 	bl	80149e4 <memset>
  while (f_gets(buffer, sizeof(buffer), &SDFile) != NULL) {
 8002108:	4633      	mov	r3, r6
 800210a:	4a09      	ldr	r2, [pc, #36]	; (8002130 <readConfigFile+0x228>)
 800210c:	4619      	mov	r1, r3
 800210e:	6978      	ldr	r0, [r7, #20]
 8002110:	f012 fb90 	bl	8014834 <f_gets>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	f47f af2e 	bne.w	8001f78 <readConfigFile+0x70>
  }

  // Close the file
  f_close(&SDFile);
 800211c:	4804      	ldr	r0, [pc, #16]	; (8002130 <readConfigFile+0x228>)
 800211e:	f012 fb5f 	bl	80147e0 <f_close>
 8002122:	46d5      	mov	sp, sl
}
 8002124:	bf00      	nop
 8002126:	3720      	adds	r7, #32
 8002128:	46bd      	mov	sp, r7
 800212a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800212e:	bf00      	nop
 8002130:	24008bb8 	.word	0x24008bb8
 8002134:	08017c34 	.word	0x08017c34
 8002138:	08017c38 	.word	0x08017c38
 800213c:	24000005 	.word	0x24000005
 8002140:	08017c40 	.word	0x08017c40
 8002144:	24000006 	.word	0x24000006
 8002148:	08017c48 	.word	0x08017c48
 800214c:	24000007 	.word	0x24000007
 8002150:	08017c50 	.word	0x08017c50
 8002154:	24000008 	.word	0x24000008
 8002158:	08017c54 	.word	0x08017c54
 800215c:	2400894f 	.word	0x2400894f
 8002160:	08017c6c 	.word	0x08017c6c
 8002164:	24008950 	.word	0x24008950
 8002168:	08017c80 	.word	0x08017c80
 800216c:	24008954 	.word	0x24008954
 8002170:	08017c88 	.word	0x08017c88
 8002174:	24008958 	.word	0x24008958
 8002178:	08017c90 	.word	0x08017c90
 800217c:	2400895c 	.word	0x2400895c
 8002180:	08017c98 	.word	0x08017c98
 8002184:	24008960 	.word	0x24008960
 8002188:	08017ca4 	.word	0x08017ca4
 800218c:	24008964 	.word	0x24008964
 8002190:	08017cb0 	.word	0x08017cb0
 8002194:	24008968 	.word	0x24008968

08002198 <initialSetupADC>:

void initialSetupADC(void){
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
  if(range_x_value == 'H'){
 800219e:	4b37      	ldr	r3, [pc, #220]	; (800227c <initialSetupADC+0xe4>)
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	2b48      	cmp	r3, #72	; 0x48
 80021a4:	d105      	bne.n	80021b2 <initialSetupADC+0x1a>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80021a6:	2200      	movs	r2, #0
 80021a8:	2120      	movs	r1, #32
 80021aa:	4835      	ldr	r0, [pc, #212]	; (8002280 <initialSetupADC+0xe8>)
 80021ac:	f004 fff2 	bl	8007194 <HAL_GPIO_WritePin>
 80021b0:	e004      	b.n	80021bc <initialSetupADC+0x24>
  }else{
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80021b2:	2201      	movs	r2, #1
 80021b4:	2120      	movs	r1, #32
 80021b6:	4832      	ldr	r0, [pc, #200]	; (8002280 <initialSetupADC+0xe8>)
 80021b8:	f004 ffec 	bl	8007194 <HAL_GPIO_WritePin>
  }
  if(range_y_value == 'H'){
 80021bc:	4b31      	ldr	r3, [pc, #196]	; (8002284 <initialSetupADC+0xec>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	2b48      	cmp	r3, #72	; 0x48
 80021c2:	d105      	bne.n	80021d0 <initialSetupADC+0x38>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80021c4:	2200      	movs	r2, #0
 80021c6:	2110      	movs	r1, #16
 80021c8:	482f      	ldr	r0, [pc, #188]	; (8002288 <initialSetupADC+0xf0>)
 80021ca:	f004 ffe3 	bl	8007194 <HAL_GPIO_WritePin>
 80021ce:	e004      	b.n	80021da <initialSetupADC+0x42>
  }else{
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80021d0:	2201      	movs	r2, #1
 80021d2:	2110      	movs	r1, #16
 80021d4:	482c      	ldr	r0, [pc, #176]	; (8002288 <initialSetupADC+0xf0>)
 80021d6:	f004 ffdd 	bl	8007194 <HAL_GPIO_WritePin>
  }
  if(range_y_value == 'H'){
 80021da:	4b2a      	ldr	r3, [pc, #168]	; (8002284 <initialSetupADC+0xec>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	2b48      	cmp	r3, #72	; 0x48
 80021e0:	d105      	bne.n	80021ee <initialSetupADC+0x56>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80021e2:	2200      	movs	r2, #0
 80021e4:	2101      	movs	r1, #1
 80021e6:	4829      	ldr	r0, [pc, #164]	; (800228c <initialSetupADC+0xf4>)
 80021e8:	f004 ffd4 	bl	8007194 <HAL_GPIO_WritePin>
 80021ec:	e004      	b.n	80021f8 <initialSetupADC+0x60>
  }else{
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80021ee:	2201      	movs	r2, #1
 80021f0:	2101      	movs	r1, #1
 80021f2:	4826      	ldr	r0, [pc, #152]	; (800228c <initialSetupADC+0xf4>)
 80021f4:	f004 ffce 	bl	8007194 <HAL_GPIO_WritePin>
  }


  spi1_soft_reset();
 80021f8:	f000 fba2 	bl	8002940 <spi1_soft_reset>
  spi2_soft_reset();
 80021fc:	f000 fbc6 	bl	800298c <spi2_soft_reset>
  spi4_soft_reset();
 8002200:	f000 fbea 	bl	80029d8 <spi4_soft_reset>
  uint8_t spsHex = SPS_VALUE_5;
 8002204:	4b22      	ldr	r3, [pc, #136]	; (8002290 <initialSetupADC+0xf8>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	71fb      	strb	r3, [r7, #7]
  if (sps == 5){
 800220a:	4b22      	ldr	r3, [pc, #136]	; (8002294 <initialSetupADC+0xfc>)
 800220c:	881b      	ldrh	r3, [r3, #0]
 800220e:	2b05      	cmp	r3, #5
 8002210:	d103      	bne.n	800221a <initialSetupADC+0x82>
    spsHex = SPS_VALUE_5;
 8002212:	4b1f      	ldr	r3, [pc, #124]	; (8002290 <initialSetupADC+0xf8>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	71fb      	strb	r3, [r7, #7]
 8002218:	e020      	b.n	800225c <initialSetupADC+0xc4>
  }else if(sps == 20){
 800221a:	4b1e      	ldr	r3, [pc, #120]	; (8002294 <initialSetupADC+0xfc>)
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	2b14      	cmp	r3, #20
 8002220:	d103      	bne.n	800222a <initialSetupADC+0x92>
    spsHex = SPS_VALUE_20;
 8002222:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <initialSetupADC+0x100>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	71fb      	strb	r3, [r7, #7]
 8002228:	e018      	b.n	800225c <initialSetupADC+0xc4>
  }else if(sps == 100){
 800222a:	4b1a      	ldr	r3, [pc, #104]	; (8002294 <initialSetupADC+0xfc>)
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	2b64      	cmp	r3, #100	; 0x64
 8002230:	d103      	bne.n	800223a <initialSetupADC+0xa2>
    spsHex = SPS_VALUE_100;
 8002232:	4b1a      	ldr	r3, [pc, #104]	; (800229c <initialSetupADC+0x104>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	71fb      	strb	r3, [r7, #7]
 8002238:	e010      	b.n	800225c <initialSetupADC+0xc4>
  }else if(sps == 500){
 800223a:	4b16      	ldr	r3, [pc, #88]	; (8002294 <initialSetupADC+0xfc>)
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002242:	d103      	bne.n	800224c <initialSetupADC+0xb4>
    spsHex = SPS_VALUE_500;
 8002244:	4b16      	ldr	r3, [pc, #88]	; (80022a0 <initialSetupADC+0x108>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	71fb      	strb	r3, [r7, #7]
 800224a:	e007      	b.n	800225c <initialSetupADC+0xc4>
  }else if(sps == 1000){
 800224c:	4b11      	ldr	r3, [pc, #68]	; (8002294 <initialSetupADC+0xfc>)
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002254:	d102      	bne.n	800225c <initialSetupADC+0xc4>
    spsHex = SPS_VALUE_1000;
 8002256:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <initialSetupADC+0x10c>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	71fb      	strb	r3, [r7, #7]
  }

  spi1_adc_init(spsHex);
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	4618      	mov	r0, r3
 8002260:	f000 f8ea 	bl	8002438 <spi1_adc_init>
  spi2_adc_init(spsHex);
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	4618      	mov	r0, r3
 8002268:	f000 f9be 	bl	80025e8 <spi2_adc_init>
  spi4_adc_init(spsHex);
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	4618      	mov	r0, r3
 8002270:	f000 fa92 	bl	8002798 <spi4_adc_init>


}
 8002274:	bf00      	nop
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	24000005 	.word	0x24000005
 8002280:	58020000 	.word	0x58020000
 8002284:	24000006 	.word	0x24000006
 8002288:	58020800 	.word	0x58020800
 800228c:	58020400 	.word	0x58020400
 8002290:	24000000 	.word	0x24000000
 8002294:	24000008 	.word	0x24000008
 8002298:	24000001 	.word	0x24000001
 800229c:	24000002 	.word	0x24000002
 80022a0:	24000003 	.word	0x24000003
 80022a4:	24000004 	.word	0x24000004

080022a8 <print_help_uart>:

void print_help_uart(void){
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b0fc      	sub	sp, #496	; 0x1f0
 80022ac:	af00      	add	r7, sp, #0
  char message[] = "Napoveda pro ovladani modulu:\r\n"
 80022ae:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80022b2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80022b6:	4a0c      	ldr	r2, [pc, #48]	; (80022e8 <print_help_uart+0x40>)
 80022b8:	4618      	mov	r0, r3
 80022ba:	4611      	mov	r1, r2
 80022bc:	f240 13eb 	movw	r3, #491	; 0x1eb
 80022c0:	461a      	mov	r2, r3
 80022c2:	f012 fb81 	bl	80149c8 <memcpy>
                   "1 - nastaveni SPS na 20\r\n"
                   "2 - nastaveni SPS na 100\r\n"
                   "3 - nastaveni SPS na 500\r\n"
                   "4 - nastaveni SPS na 1000\r\n";

  HAL_UART_Transmit(&huart4, message, strlen(message),100);
 80022c6:	1d3b      	adds	r3, r7, #4
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe f81b 	bl	8000304 <strlen>
 80022ce:	4603      	mov	r3, r0
 80022d0:	b29a      	uxth	r2, r3
 80022d2:	1d39      	adds	r1, r7, #4
 80022d4:	2364      	movs	r3, #100	; 0x64
 80022d6:	4805      	ldr	r0, [pc, #20]	; (80022ec <print_help_uart+0x44>)
 80022d8:	f00c faf2 	bl	800e8c0 <HAL_UART_Transmit>

}
 80022dc:	bf00      	nop
 80022de:	f507 77f8 	add.w	r7, r7, #496	; 0x1f0
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	08017cbc 	.word	0x08017cbc
 80022ec:	240087dc 	.word	0x240087dc

080022f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022f4:	b672      	cpsid	i
}
 80022f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022f8:	e7fe      	b.n	80022f8 <Error_Handler+0x8>
	...

080022fc <sd_card_init>:
FILINFO fno;
uint8_t nameFileNumber = 1;
bool newMeasurement = false;

bool sd_card_init (void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
  bool initError = false;
 8002302:	2300      	movs	r3, #0
 8002304:	71fb      	strb	r3, [r7, #7]
  res = f_mount(&SDFatFS, (TCHAR const*)SDPath, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	4909      	ldr	r1, [pc, #36]	; (8002330 <sd_card_init+0x34>)
 800230a:	480a      	ldr	r0, [pc, #40]	; (8002334 <sd_card_init+0x38>)
 800230c:	f011 fd32 	bl	8013d74 <f_mount>
 8002310:	4603      	mov	r3, r0
 8002312:	461a      	mov	r2, r3
 8002314:	4b08      	ldr	r3, [pc, #32]	; (8002338 <sd_card_init+0x3c>)
 8002316:	701a      	strb	r2, [r3, #0]
  if (res != FR_OK){
 8002318:	4b07      	ldr	r3, [pc, #28]	; (8002338 <sd_card_init+0x3c>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <sd_card_init+0x28>
    initError = true;
 8002320:	2301      	movs	r3, #1
 8002322:	71fb      	strb	r3, [r7, #7]
  }
  return initError;
 8002324:	79fb      	ldrb	r3, [r7, #7]
}
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	24008984 	.word	0x24008984
 8002334:	24008988 	.word	0x24008988
 8002338:	2400896c 	.word	0x2400896c

0800233c <sd_card_open_file>:
   f_close(&SDFile);

}


bool sd_card_open_file(void){
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
  FRESULT localRes;
  uint8_t fileNumber = 0;
 8002342:	2300      	movs	r3, #0
 8002344:	75bb      	strb	r3, [r7, #22]
  char filename0[] = {'a', 'd', 'c', '.', 't', 'x', 't', '\0'};
 8002346:	4a1f      	ldr	r2, [pc, #124]	; (80023c4 <sd_card_open_file+0x88>)
 8002348:	f107 030c 	add.w	r3, r7, #12
 800234c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002350:	e883 0003 	stmia.w	r3, {r0, r1}
  char filename1[] = {'a', 'd', 'c', '1', '.', 't', 'x', 't', '\0'};
 8002354:	4a1c      	ldr	r2, [pc, #112]	; (80023c8 <sd_card_open_file+0x8c>)
 8002356:	463b      	mov	r3, r7
 8002358:	ca07      	ldmia	r2, {r0, r1, r2}
 800235a:	c303      	stmia	r3!, {r0, r1}
 800235c:	701a      	strb	r2, [r3, #0]
  bool openFileError = false;
 800235e:	2300      	movs	r3, #0
 8002360:	757b      	strb	r3, [r7, #21]
  do {
      if (fileNumber == 0) {
 8002362:	7dbb      	ldrb	r3, [r7, #22]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d109      	bne.n	800237c <sd_card_open_file+0x40>
        localRes = f_open(&SDFile, filename0, FA_WRITE | FA_CREATE_NEW); // Create the file if it doesn't exist
 8002368:	f107 030c 	add.w	r3, r7, #12
 800236c:	2206      	movs	r2, #6
 800236e:	4619      	mov	r1, r3
 8002370:	4816      	ldr	r0, [pc, #88]	; (80023cc <sd_card_open_file+0x90>)
 8002372:	f011 fd45 	bl	8013e00 <f_open>
 8002376:	4603      	mov	r3, r0
 8002378:	75fb      	strb	r3, [r7, #23]
 800237a:	e00c      	b.n	8002396 <sd_card_open_file+0x5a>
      } else{
        filename1[3] = nameFileNumber + '0';
 800237c:	4b14      	ldr	r3, [pc, #80]	; (80023d0 <sd_card_open_file+0x94>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	3330      	adds	r3, #48	; 0x30
 8002382:	b2db      	uxtb	r3, r3
 8002384:	70fb      	strb	r3, [r7, #3]
        localRes = f_open(&SDFile, filename1, FA_WRITE | FA_CREATE_NEW); // Create the file if it doesn't exist
 8002386:	463b      	mov	r3, r7
 8002388:	2206      	movs	r2, #6
 800238a:	4619      	mov	r1, r3
 800238c:	480f      	ldr	r0, [pc, #60]	; (80023cc <sd_card_open_file+0x90>)
 800238e:	f011 fd37 	bl	8013e00 <f_open>
 8002392:	4603      	mov	r3, r0
 8002394:	75fb      	strb	r3, [r7, #23]
      }

      if (localRes == FR_EXIST) {
 8002396:	7dfb      	ldrb	r3, [r7, #23]
 8002398:	2b08      	cmp	r3, #8
 800239a:	d105      	bne.n	80023a8 <sd_card_open_file+0x6c>
          f_close(&SDFile); // Close the file if it already exists
 800239c:	480b      	ldr	r0, [pc, #44]	; (80023cc <sd_card_open_file+0x90>)
 800239e:	f012 fa1f 	bl	80147e0 <f_close>
          fileNumber++;   // Increment the file number to create a new name
 80023a2:	7dbb      	ldrb	r3, [r7, #22]
 80023a4:	3301      	adds	r3, #1
 80023a6:	75bb      	strb	r3, [r7, #22]
      }
  } while (localRes == FR_EXIST);
 80023a8:	7dfb      	ldrb	r3, [r7, #23]
 80023aa:	2b08      	cmp	r3, #8
 80023ac:	d0d9      	beq.n	8002362 <sd_card_open_file+0x26>

  if (localRes != FR_OK){
 80023ae:	7dfb      	ldrb	r3, [r7, #23]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <sd_card_open_file+0x7c>
    openFileError = true;
 80023b4:	2301      	movs	r3, #1
 80023b6:	757b      	strb	r3, [r7, #21]
  }

  return openFileError;
 80023b8:	7d7b      	ldrb	r3, [r7, #21]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3718      	adds	r7, #24
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	08017ea8 	.word	0x08017ea8
 80023c8:	08017eb0 	.word	0x08017eb0
 80023cc:	24008bb8 	.word	0x24008bb8
 80023d0:	2400000b 	.word	0x2400000b

080023d4 <sd_card_write_to_opened_file>:



bool sd_card_write_to_opened_file(char * buffer){
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  bool writeToFileError = false;
 80023dc:	2300      	movs	r3, #0
 80023de:	73fb      	strb	r3, [r7, #15]
  res = f_write(&SDFile, buffer, strlen((char *)buffer), (void *)&byteswritten);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7fd ff8f 	bl	8000304 <strlen>
 80023e6:	4602      	mov	r2, r0
 80023e8:	4b0b      	ldr	r3, [pc, #44]	; (8002418 <sd_card_write_to_opened_file+0x44>)
 80023ea:	6879      	ldr	r1, [r7, #4]
 80023ec:	480b      	ldr	r0, [pc, #44]	; (800241c <sd_card_write_to_opened_file+0x48>)
 80023ee:	f012 f804 	bl	80143fa <f_write>
 80023f2:	4603      	mov	r3, r0
 80023f4:	461a      	mov	r2, r3
 80023f6:	4b0a      	ldr	r3, [pc, #40]	; (8002420 <sd_card_write_to_opened_file+0x4c>)
 80023f8:	701a      	strb	r2, [r3, #0]

   if((byteswritten == 0) || (res != FR_OK))
 80023fa:	4b07      	ldr	r3, [pc, #28]	; (8002418 <sd_card_write_to_opened_file+0x44>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <sd_card_write_to_opened_file+0x36>
 8002402:	4b07      	ldr	r3, [pc, #28]	; (8002420 <sd_card_write_to_opened_file+0x4c>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <sd_card_write_to_opened_file+0x3a>
   {
     writeToFileError = true;
 800240a:	2301      	movs	r3, #1
 800240c:	73fb      	strb	r3, [r7, #15]
   }
   return writeToFileError;
 800240e:	7bfb      	ldrb	r3, [r7, #15]

}
 8002410:	4618      	mov	r0, r3
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	24008970 	.word	0x24008970
 800241c:	24008bb8 	.word	0x24008bb8
 8002420:	2400896c 	.word	0x2400896c

08002424 <sd_card_close_file>:

void sd_card_close_file(void){
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0

  f_close(&SDFile);
 8002428:	4802      	ldr	r0, [pc, #8]	; (8002434 <sd_card_close_file+0x10>)
 800242a:	f012 f9d9 	bl	80147e0 <f_close>
}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	24008bb8 	.word	0x24008bb8

08002438 <spi1_adc_init>:


uint32_t readIndex=0;
uint8_t adc_values[80];

void spi1_adc_init(uint8_t spsValue){
 8002438:	b580      	push	{r7, lr}
 800243a:	b08e      	sub	sp, #56	; 0x38
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
  //GPIOG->PUPDR |= (uint32_t)0x400000;

  uint8_t setupConfigurationRegister[] = {0x20};
 8002442:	2320      	movs	r3, #32
 8002444:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
//  uint8_t setupConfiguration[] = {0x1F, 0x30};//{0x13, 0x00}; FIXME testing..
  uint8_t setupConfiguration[] = {0x10, 0x00};//{0x13, 0x00}; FIXME testing..
 8002448:	2310      	movs	r3, #16
 800244a:	863b      	strh	r3, [r7, #48]	; 0x30

  uint8_t adcModeRegister[] = {0x01};
 800244c:	2301      	movs	r3, #1
 800244e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t adcMode[] = {0x0, 0x0};
 8002452:	2300      	movs	r3, #0
 8002454:	853b      	strh	r3, [r7, #40]	; 0x28

  uint8_t adcChannelRegister[] = {0x10};
 8002456:	2310      	movs	r3, #16
 8002458:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t adcChannel[] = {0x80, 0x20};
 800245c:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8002460:	843b      	strh	r3, [r7, #32]

  uint8_t continuousConvEnableRegister[] = {0x02};
 8002462:	2302      	movs	r3, #2
 8002464:	773b      	strb	r3, [r7, #28]
  uint8_t continuousConvEnable[] = {0x00, 0x82};
 8002466:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 800246a:	833b      	strh	r3, [r7, #24]

  uint8_t dataWriteSPS_REGISTER[] = {0x28};
 800246c:	2328      	movs	r3, #40	; 0x28
 800246e:	753b      	strb	r3, [r7, #20]
  uint8_t dataWriteSPS[] = {0x05, spsValue}; // 5000SPS = 0x08, 1000SPS = 0x0A, 100SPS = 0x0E, 5SPS = 0x14
 8002470:	2305      	movs	r3, #5
 8002472:	743b      	strb	r3, [r7, #16]
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	747b      	strb	r3, [r7, #17]

  uint8_t dataWriteSyncError_REGISTER[] = {0x06};
 8002478:	2306      	movs	r3, #6
 800247a:	733b      	strb	r3, [r7, #12]
  uint8_t dataWriteSyncError[] = {0x00, 0x00};
 800247c:	2300      	movs	r3, #0
 800247e:	813b      	strh	r3, [r7, #8]

  /*Start init ADC1*/
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 8002480:	2200      	movs	r2, #0
 8002482:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002486:	4856      	ldr	r0, [pc, #344]	; (80025e0 <spi1_adc_init+0x1a8>)
 8002488:	f004 fe84 	bl	8007194 <HAL_GPIO_WritePin>

  /* Switch AIN0 and AIN1 as inputs due to change in scheme */
  HAL_SPI_Transmit(&hspi1, adcChannelRegister, 1, 100);
 800248c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002490:	2364      	movs	r3, #100	; 0x64
 8002492:	2201      	movs	r2, #1
 8002494:	4853      	ldr	r0, [pc, #332]	; (80025e4 <spi1_adc_init+0x1ac>)
 8002496:	f009 fd43 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, adcChannel, 2, 100);
 800249a:	f107 0120 	add.w	r1, r7, #32
 800249e:	2364      	movs	r3, #100	; 0x64
 80024a0:	2202      	movs	r2, #2
 80024a2:	4850      	ldr	r0, [pc, #320]	; (80025e4 <spi1_adc_init+0x1ac>)
 80024a4:	f009 fd3c 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 80024a8:	2201      	movs	r2, #1
 80024aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024ae:	484c      	ldr	r0, [pc, #304]	; (80025e0 <spi1_adc_init+0x1a8>)
 80024b0:	f004 fe70 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80024b4:	2001      	movs	r0, #1
 80024b6:	f001 fc6b 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 80024ba:	2200      	movs	r2, #0
 80024bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024c0:	4847      	ldr	r0, [pc, #284]	; (80025e0 <spi1_adc_init+0x1a8>)
 80024c2:	f004 fe67 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set external reference to be used */
  HAL_SPI_Transmit(&hspi1, setupConfigurationRegister, 1, 100);
 80024c6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80024ca:	2364      	movs	r3, #100	; 0x64
 80024cc:	2201      	movs	r2, #1
 80024ce:	4845      	ldr	r0, [pc, #276]	; (80025e4 <spi1_adc_init+0x1ac>)
 80024d0:	f009 fd26 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, setupConfiguration, 2, 100);
 80024d4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80024d8:	2364      	movs	r3, #100	; 0x64
 80024da:	2202      	movs	r2, #2
 80024dc:	4841      	ldr	r0, [pc, #260]	; (80025e4 <spi1_adc_init+0x1ac>)
 80024de:	f009 fd1f 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 80024e2:	2201      	movs	r2, #1
 80024e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024e8:	483d      	ldr	r0, [pc, #244]	; (80025e0 <spi1_adc_init+0x1a8>)
 80024ea:	f004 fe53 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80024ee:	2001      	movs	r0, #1
 80024f0:	f001 fc4e 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 80024f4:	2200      	movs	r2, #0
 80024f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024fa:	4839      	ldr	r0, [pc, #228]	; (80025e0 <spi1_adc_init+0x1a8>)
 80024fc:	f004 fe4a 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set continuous conversion mode */
  HAL_SPI_Transmit(&hspi1, adcModeRegister, 1, 100);
 8002500:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8002504:	2364      	movs	r3, #100	; 0x64
 8002506:	2201      	movs	r2, #1
 8002508:	4836      	ldr	r0, [pc, #216]	; (80025e4 <spi1_adc_init+0x1ac>)
 800250a:	f009 fd09 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, adcMode, 2, 100);
 800250e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002512:	2364      	movs	r3, #100	; 0x64
 8002514:	2202      	movs	r2, #2
 8002516:	4833      	ldr	r0, [pc, #204]	; (80025e4 <spi1_adc_init+0x1ac>)
 8002518:	f009 fd02 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 800251c:	2201      	movs	r2, #1
 800251e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002522:	482f      	ldr	r0, [pc, #188]	; (80025e0 <spi1_adc_init+0x1a8>)
 8002524:	f004 fe36 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002528:	2001      	movs	r0, #1
 800252a:	f001 fc31 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 800252e:	2200      	movs	r2, #0
 8002530:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002534:	482a      	ldr	r0, [pc, #168]	; (80025e0 <spi1_adc_init+0x1a8>)
 8002536:	f004 fe2d 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set SPS */
  HAL_SPI_Transmit(&hspi1, dataWriteSPS_REGISTER, 1, 100);
 800253a:	f107 0114 	add.w	r1, r7, #20
 800253e:	2364      	movs	r3, #100	; 0x64
 8002540:	2201      	movs	r2, #1
 8002542:	4828      	ldr	r0, [pc, #160]	; (80025e4 <spi1_adc_init+0x1ac>)
 8002544:	f009 fcec 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, dataWriteSPS, 2, 100);
 8002548:	f107 0110 	add.w	r1, r7, #16
 800254c:	2364      	movs	r3, #100	; 0x64
 800254e:	2202      	movs	r2, #2
 8002550:	4824      	ldr	r0, [pc, #144]	; (80025e4 <spi1_adc_init+0x1ac>)
 8002552:	f009 fce5 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 8002556:	2201      	movs	r2, #1
 8002558:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800255c:	4820      	ldr	r0, [pc, #128]	; (80025e0 <spi1_adc_init+0x1a8>)
 800255e:	f004 fe19 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002562:	2001      	movs	r0, #1
 8002564:	f001 fc14 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 8002568:	2200      	movs	r2, #0
 800256a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800256e:	481c      	ldr	r0, [pc, #112]	; (80025e0 <spi1_adc_init+0x1a8>)
 8002570:	f004 fe10 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set sync pin  */
  HAL_SPI_Transmit(&hspi1, dataWriteSyncError_REGISTER, 1, 100);
 8002574:	f107 010c 	add.w	r1, r7, #12
 8002578:	2364      	movs	r3, #100	; 0x64
 800257a:	2201      	movs	r2, #1
 800257c:	4819      	ldr	r0, [pc, #100]	; (80025e4 <spi1_adc_init+0x1ac>)
 800257e:	f009 fccf 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, dataWriteSyncError, 2, 100);
 8002582:	f107 0108 	add.w	r1, r7, #8
 8002586:	2364      	movs	r3, #100	; 0x64
 8002588:	2202      	movs	r2, #2
 800258a:	4816      	ldr	r0, [pc, #88]	; (80025e4 <spi1_adc_init+0x1ac>)
 800258c:	f009 fcc8 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 8002590:	2201      	movs	r2, #1
 8002592:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002596:	4812      	ldr	r0, [pc, #72]	; (80025e0 <spi1_adc_init+0x1a8>)
 8002598:	f004 fdfc 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800259c:	2001      	movs	r0, #1
 800259e:	f001 fbf7 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025a8:	480d      	ldr	r0, [pc, #52]	; (80025e0 <spi1_adc_init+0x1a8>)
 80025aa:	f004 fdf3 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set 32bit values and continuous coversion mode */
  HAL_SPI_Transmit(&hspi1, continuousConvEnableRegister, 1, 100);
 80025ae:	f107 011c 	add.w	r1, r7, #28
 80025b2:	2364      	movs	r3, #100	; 0x64
 80025b4:	2201      	movs	r2, #1
 80025b6:	480b      	ldr	r0, [pc, #44]	; (80025e4 <spi1_adc_init+0x1ac>)
 80025b8:	f009 fcb2 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, continuousConvEnable, 2, 100);
 80025bc:	f107 0118 	add.w	r1, r7, #24
 80025c0:	2364      	movs	r3, #100	; 0x64
 80025c2:	2202      	movs	r2, #2
 80025c4:	4807      	ldr	r0, [pc, #28]	; (80025e4 <spi1_adc_init+0x1ac>)
 80025c6:	f009 fcab 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 80025ca:	2201      	movs	r2, #1
 80025cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025d0:	4803      	ldr	r0, [pc, #12]	; (80025e0 <spi1_adc_init+0x1a8>)
 80025d2:	f004 fddf 	bl	8007194 <HAL_GPIO_WritePin>
}
 80025d6:	bf00      	nop
 80025d8:	3738      	adds	r7, #56	; 0x38
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	58021800 	.word	0x58021800
 80025e4:	24008290 	.word	0x24008290

080025e8 <spi2_adc_init>:

void spi2_adc_init(uint8_t spsValue){
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b08e      	sub	sp, #56	; 0x38
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
//  GPIOC->PUPDR |= (uint32_t)0x400000;

  uint8_t setupConfigurationRegister[] = {0x20};
 80025f2:	2320      	movs	r3, #32
 80025f4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
//  uint8_t setupConfiguration[] = {0x1F, 0x30};//{0x13, 0x00}; FIXME testing..
  uint8_t setupConfiguration[] = {0x10, 0x00};//{0x13, 0x00}; FIXME testing..
 80025f8:	2310      	movs	r3, #16
 80025fa:	863b      	strh	r3, [r7, #48]	; 0x30

  uint8_t adcModeRegister[] = {0x01};
 80025fc:	2301      	movs	r3, #1
 80025fe:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t adcMode[] = {0x0, 0x0};
 8002602:	2300      	movs	r3, #0
 8002604:	853b      	strh	r3, [r7, #40]	; 0x28

  uint8_t adcChannelRegister[] = {0x10};
 8002606:	2310      	movs	r3, #16
 8002608:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t adcChannel[] = {0x80, 0x20};
 800260c:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8002610:	843b      	strh	r3, [r7, #32]

  uint8_t continuousConvEnableRegister[] = {0x02};
 8002612:	2302      	movs	r3, #2
 8002614:	773b      	strb	r3, [r7, #28]
  uint8_t continuousConvEnable[] = {0x00, 0x82};
 8002616:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 800261a:	833b      	strh	r3, [r7, #24]

  uint8_t dataWriteSPS_REGISTER[] = {0x28};
 800261c:	2328      	movs	r3, #40	; 0x28
 800261e:	753b      	strb	r3, [r7, #20]
  uint8_t dataWriteSPS[] = {0x05, spsValue}; // 5000SPS = 0x08, 1000SPS = 0x0A, 100SPS = 0x0E, 5SPS = 0x14
 8002620:	2305      	movs	r3, #5
 8002622:	743b      	strb	r3, [r7, #16]
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	747b      	strb	r3, [r7, #17]

  uint8_t dataWriteSyncError_REGISTER[] = {0x06};
 8002628:	2306      	movs	r3, #6
 800262a:	733b      	strb	r3, [r7, #12]
  uint8_t dataWriteSyncError[] = {0x00, 0x00};
 800262c:	2300      	movs	r3, #0
 800262e:	813b      	strh	r3, [r7, #8]

  /*Start init ADC2*/
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8002630:	2200      	movs	r2, #0
 8002632:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002636:	4856      	ldr	r0, [pc, #344]	; (8002790 <spi2_adc_init+0x1a8>)
 8002638:	f004 fdac 	bl	8007194 <HAL_GPIO_WritePin>

  /* Switch AIN0 and AIN1 as inputs due to change in scheme */
  HAL_SPI_Transmit(&hspi2, adcChannelRegister, 1, 100);
 800263c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002640:	2364      	movs	r3, #100	; 0x64
 8002642:	2201      	movs	r2, #1
 8002644:	4853      	ldr	r0, [pc, #332]	; (8002794 <spi2_adc_init+0x1ac>)
 8002646:	f009 fc6b 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, adcChannel, 2, 100);
 800264a:	f107 0120 	add.w	r1, r7, #32
 800264e:	2364      	movs	r3, #100	; 0x64
 8002650:	2202      	movs	r2, #2
 8002652:	4850      	ldr	r0, [pc, #320]	; (8002794 <spi2_adc_init+0x1ac>)
 8002654:	f009 fc64 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8002658:	2201      	movs	r2, #1
 800265a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800265e:	484c      	ldr	r0, [pc, #304]	; (8002790 <spi2_adc_init+0x1a8>)
 8002660:	f004 fd98 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002664:	2001      	movs	r0, #1
 8002666:	f001 fb93 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 800266a:	2200      	movs	r2, #0
 800266c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002670:	4847      	ldr	r0, [pc, #284]	; (8002790 <spi2_adc_init+0x1a8>)
 8002672:	f004 fd8f 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set external reference to be used */
  HAL_SPI_Transmit(&hspi2, setupConfigurationRegister, 1, 100);
 8002676:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800267a:	2364      	movs	r3, #100	; 0x64
 800267c:	2201      	movs	r2, #1
 800267e:	4845      	ldr	r0, [pc, #276]	; (8002794 <spi2_adc_init+0x1ac>)
 8002680:	f009 fc4e 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, setupConfiguration, 2, 100);
 8002684:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002688:	2364      	movs	r3, #100	; 0x64
 800268a:	2202      	movs	r2, #2
 800268c:	4841      	ldr	r0, [pc, #260]	; (8002794 <spi2_adc_init+0x1ac>)
 800268e:	f009 fc47 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8002692:	2201      	movs	r2, #1
 8002694:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002698:	483d      	ldr	r0, [pc, #244]	; (8002790 <spi2_adc_init+0x1a8>)
 800269a:	f004 fd7b 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800269e:	2001      	movs	r0, #1
 80026a0:	f001 fb76 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 80026a4:	2200      	movs	r2, #0
 80026a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026aa:	4839      	ldr	r0, [pc, #228]	; (8002790 <spi2_adc_init+0x1a8>)
 80026ac:	f004 fd72 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set continuous conversion mode */
  HAL_SPI_Transmit(&hspi2, adcModeRegister, 1, 100);
 80026b0:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80026b4:	2364      	movs	r3, #100	; 0x64
 80026b6:	2201      	movs	r2, #1
 80026b8:	4836      	ldr	r0, [pc, #216]	; (8002794 <spi2_adc_init+0x1ac>)
 80026ba:	f009 fc31 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, adcMode, 2, 100);
 80026be:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80026c2:	2364      	movs	r3, #100	; 0x64
 80026c4:	2202      	movs	r2, #2
 80026c6:	4833      	ldr	r0, [pc, #204]	; (8002794 <spi2_adc_init+0x1ac>)
 80026c8:	f009 fc2a 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 80026cc:	2201      	movs	r2, #1
 80026ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026d2:	482f      	ldr	r0, [pc, #188]	; (8002790 <spi2_adc_init+0x1a8>)
 80026d4:	f004 fd5e 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80026d8:	2001      	movs	r0, #1
 80026da:	f001 fb59 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 80026de:	2200      	movs	r2, #0
 80026e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026e4:	482a      	ldr	r0, [pc, #168]	; (8002790 <spi2_adc_init+0x1a8>)
 80026e6:	f004 fd55 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set SPS */
  HAL_SPI_Transmit(&hspi2, dataWriteSPS_REGISTER, 1, 100);
 80026ea:	f107 0114 	add.w	r1, r7, #20
 80026ee:	2364      	movs	r3, #100	; 0x64
 80026f0:	2201      	movs	r2, #1
 80026f2:	4828      	ldr	r0, [pc, #160]	; (8002794 <spi2_adc_init+0x1ac>)
 80026f4:	f009 fc14 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, dataWriteSPS, 2, 100);
 80026f8:	f107 0110 	add.w	r1, r7, #16
 80026fc:	2364      	movs	r3, #100	; 0x64
 80026fe:	2202      	movs	r2, #2
 8002700:	4824      	ldr	r0, [pc, #144]	; (8002794 <spi2_adc_init+0x1ac>)
 8002702:	f009 fc0d 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8002706:	2201      	movs	r2, #1
 8002708:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800270c:	4820      	ldr	r0, [pc, #128]	; (8002790 <spi2_adc_init+0x1a8>)
 800270e:	f004 fd41 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002712:	2001      	movs	r0, #1
 8002714:	f001 fb3c 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8002718:	2200      	movs	r2, #0
 800271a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800271e:	481c      	ldr	r0, [pc, #112]	; (8002790 <spi2_adc_init+0x1a8>)
 8002720:	f004 fd38 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set sync pin  */
  HAL_SPI_Transmit(&hspi2, dataWriteSyncError_REGISTER, 1, 100);
 8002724:	f107 010c 	add.w	r1, r7, #12
 8002728:	2364      	movs	r3, #100	; 0x64
 800272a:	2201      	movs	r2, #1
 800272c:	4819      	ldr	r0, [pc, #100]	; (8002794 <spi2_adc_init+0x1ac>)
 800272e:	f009 fbf7 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, dataWriteSyncError, 2, 100);
 8002732:	f107 0108 	add.w	r1, r7, #8
 8002736:	2364      	movs	r3, #100	; 0x64
 8002738:	2202      	movs	r2, #2
 800273a:	4816      	ldr	r0, [pc, #88]	; (8002794 <spi2_adc_init+0x1ac>)
 800273c:	f009 fbf0 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8002740:	2201      	movs	r2, #1
 8002742:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002746:	4812      	ldr	r0, [pc, #72]	; (8002790 <spi2_adc_init+0x1a8>)
 8002748:	f004 fd24 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800274c:	2001      	movs	r0, #1
 800274e:	f001 fb1f 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8002752:	2200      	movs	r2, #0
 8002754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002758:	480d      	ldr	r0, [pc, #52]	; (8002790 <spi2_adc_init+0x1a8>)
 800275a:	f004 fd1b 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set 32bit values and continuous coversion mode */
  HAL_SPI_Transmit(&hspi2, continuousConvEnableRegister, 1, 100);
 800275e:	f107 011c 	add.w	r1, r7, #28
 8002762:	2364      	movs	r3, #100	; 0x64
 8002764:	2201      	movs	r2, #1
 8002766:	480b      	ldr	r0, [pc, #44]	; (8002794 <spi2_adc_init+0x1ac>)
 8002768:	f009 fbda 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, continuousConvEnable, 2, 100);
 800276c:	f107 0118 	add.w	r1, r7, #24
 8002770:	2364      	movs	r3, #100	; 0x64
 8002772:	2202      	movs	r2, #2
 8002774:	4807      	ldr	r0, [pc, #28]	; (8002794 <spi2_adc_init+0x1ac>)
 8002776:	f009 fbd3 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 800277a:	2201      	movs	r2, #1
 800277c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002780:	4803      	ldr	r0, [pc, #12]	; (8002790 <spi2_adc_init+0x1a8>)
 8002782:	f004 fd07 	bl	8007194 <HAL_GPIO_WritePin>
}
 8002786:	bf00      	nop
 8002788:	3738      	adds	r7, #56	; 0x38
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	58020400 	.word	0x58020400
 8002794:	24008318 	.word	0x24008318

08002798 <spi4_adc_init>:

void spi4_adc_init(uint8_t spsValue){
 8002798:	b580      	push	{r7, lr}
 800279a:	b08e      	sub	sp, #56	; 0x38
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	71fb      	strb	r3, [r7, #7]
//  GPIOC->PUPDR |= (uint32_t)0x400000;

  uint8_t setupConfigurationRegister[] = {0x20};
 80027a2:	2320      	movs	r3, #32
 80027a4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
//  uint8_t setupConfiguration[] = {0x1F, 0x30};//{0x13, 0x00}; FIXME testing..
  uint8_t setupConfiguration[] = {0x10, 0x00};//{0x13, 0x00}; FIXME testing..
 80027a8:	2310      	movs	r3, #16
 80027aa:	863b      	strh	r3, [r7, #48]	; 0x30

  uint8_t adcModeRegister[] = {0x01};
 80027ac:	2301      	movs	r3, #1
 80027ae:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t adcMode[] = {0x0, 0x0};
 80027b2:	2300      	movs	r3, #0
 80027b4:	853b      	strh	r3, [r7, #40]	; 0x28

  uint8_t adcChannelRegister[] = {0x10};
 80027b6:	2310      	movs	r3, #16
 80027b8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t adcChannel[] = {0x80, 0x20};
 80027bc:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 80027c0:	843b      	strh	r3, [r7, #32]

  uint8_t continuousConvEnableRegister[] = {0x02};
 80027c2:	2302      	movs	r3, #2
 80027c4:	773b      	strb	r3, [r7, #28]
  uint8_t continuousConvEnable[] = {0x00, 0x82};
 80027c6:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80027ca:	833b      	strh	r3, [r7, #24]

  uint8_t dataWriteSPS_REGISTER[] = {0x28};
 80027cc:	2328      	movs	r3, #40	; 0x28
 80027ce:	753b      	strb	r3, [r7, #20]
  uint8_t dataWriteSPS[] = {0x05, spsValue}; // 5000SPS = 0x08, 1000SPS = 0x0A, 100SPS = 0x0E, 5SPS = 0x14
 80027d0:	2305      	movs	r3, #5
 80027d2:	743b      	strb	r3, [r7, #16]
 80027d4:	79fb      	ldrb	r3, [r7, #7]
 80027d6:	747b      	strb	r3, [r7, #17]

  uint8_t dataWriteSyncError_REGISTER[] = {0x06};
 80027d8:	2306      	movs	r3, #6
 80027da:	733b      	strb	r3, [r7, #12]
  uint8_t dataWriteSyncError[] = {0x00, 0x00};
 80027dc:	2300      	movs	r3, #0
 80027de:	813b      	strh	r3, [r7, #8]
//
//  /* Switch AIN0 and AIN1 as inputs due to change in scheme */
//  HAL_SPI_Transmit(&hspi4, adcChannelRegister, 1, 100);
//  HAL_SPI_Transmit(&hspi4, adcChannel, 2, 100);

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 80027e0:	2201      	movs	r2, #1
 80027e2:	2110      	movs	r1, #16
 80027e4:	4846      	ldr	r0, [pc, #280]	; (8002900 <spi4_adc_init+0x168>)
 80027e6:	f004 fcd5 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80027ea:	2001      	movs	r0, #1
 80027ec:	f001 fad0 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 80027f0:	2200      	movs	r2, #0
 80027f2:	2110      	movs	r1, #16
 80027f4:	4842      	ldr	r0, [pc, #264]	; (8002900 <spi4_adc_init+0x168>)
 80027f6:	f004 fccd 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set external reference to be used */
  HAL_SPI_Transmit(&hspi4, setupConfigurationRegister, 1, 100);
 80027fa:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80027fe:	2364      	movs	r3, #100	; 0x64
 8002800:	2201      	movs	r2, #1
 8002802:	4840      	ldr	r0, [pc, #256]	; (8002904 <spi4_adc_init+0x16c>)
 8002804:	f009 fb8c 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, setupConfiguration, 2, 100);
 8002808:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800280c:	2364      	movs	r3, #100	; 0x64
 800280e:	2202      	movs	r2, #2
 8002810:	483c      	ldr	r0, [pc, #240]	; (8002904 <spi4_adc_init+0x16c>)
 8002812:	f009 fb85 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8002816:	2201      	movs	r2, #1
 8002818:	2110      	movs	r1, #16
 800281a:	4839      	ldr	r0, [pc, #228]	; (8002900 <spi4_adc_init+0x168>)
 800281c:	f004 fcba 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002820:	2001      	movs	r0, #1
 8002822:	f001 fab5 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8002826:	2200      	movs	r2, #0
 8002828:	2110      	movs	r1, #16
 800282a:	4835      	ldr	r0, [pc, #212]	; (8002900 <spi4_adc_init+0x168>)
 800282c:	f004 fcb2 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set continuous conversion mode */
  HAL_SPI_Transmit(&hspi4, adcModeRegister, 1, 100);
 8002830:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8002834:	2364      	movs	r3, #100	; 0x64
 8002836:	2201      	movs	r2, #1
 8002838:	4832      	ldr	r0, [pc, #200]	; (8002904 <spi4_adc_init+0x16c>)
 800283a:	f009 fb71 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, adcMode, 2, 100);
 800283e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002842:	2364      	movs	r3, #100	; 0x64
 8002844:	2202      	movs	r2, #2
 8002846:	482f      	ldr	r0, [pc, #188]	; (8002904 <spi4_adc_init+0x16c>)
 8002848:	f009 fb6a 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 800284c:	2201      	movs	r2, #1
 800284e:	2110      	movs	r1, #16
 8002850:	482b      	ldr	r0, [pc, #172]	; (8002900 <spi4_adc_init+0x168>)
 8002852:	f004 fc9f 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002856:	2001      	movs	r0, #1
 8002858:	f001 fa9a 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 800285c:	2200      	movs	r2, #0
 800285e:	2110      	movs	r1, #16
 8002860:	4827      	ldr	r0, [pc, #156]	; (8002900 <spi4_adc_init+0x168>)
 8002862:	f004 fc97 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set SPS */
  HAL_SPI_Transmit(&hspi4, dataWriteSPS_REGISTER, 1, 100);
 8002866:	f107 0114 	add.w	r1, r7, #20
 800286a:	2364      	movs	r3, #100	; 0x64
 800286c:	2201      	movs	r2, #1
 800286e:	4825      	ldr	r0, [pc, #148]	; (8002904 <spi4_adc_init+0x16c>)
 8002870:	f009 fb56 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, dataWriteSPS, 2, 100);
 8002874:	f107 0110 	add.w	r1, r7, #16
 8002878:	2364      	movs	r3, #100	; 0x64
 800287a:	2202      	movs	r2, #2
 800287c:	4821      	ldr	r0, [pc, #132]	; (8002904 <spi4_adc_init+0x16c>)
 800287e:	f009 fb4f 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8002882:	2201      	movs	r2, #1
 8002884:	2110      	movs	r1, #16
 8002886:	481e      	ldr	r0, [pc, #120]	; (8002900 <spi4_adc_init+0x168>)
 8002888:	f004 fc84 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800288c:	2001      	movs	r0, #1
 800288e:	f001 fa7f 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8002892:	2200      	movs	r2, #0
 8002894:	2110      	movs	r1, #16
 8002896:	481a      	ldr	r0, [pc, #104]	; (8002900 <spi4_adc_init+0x168>)
 8002898:	f004 fc7c 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set sync pin  */
  HAL_SPI_Transmit(&hspi4, dataWriteSyncError_REGISTER, 1, 100);
 800289c:	f107 010c 	add.w	r1, r7, #12
 80028a0:	2364      	movs	r3, #100	; 0x64
 80028a2:	2201      	movs	r2, #1
 80028a4:	4817      	ldr	r0, [pc, #92]	; (8002904 <spi4_adc_init+0x16c>)
 80028a6:	f009 fb3b 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, dataWriteSyncError, 2, 100);
 80028aa:	f107 0108 	add.w	r1, r7, #8
 80028ae:	2364      	movs	r3, #100	; 0x64
 80028b0:	2202      	movs	r2, #2
 80028b2:	4814      	ldr	r0, [pc, #80]	; (8002904 <spi4_adc_init+0x16c>)
 80028b4:	f009 fb34 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 80028b8:	2201      	movs	r2, #1
 80028ba:	2110      	movs	r1, #16
 80028bc:	4810      	ldr	r0, [pc, #64]	; (8002900 <spi4_adc_init+0x168>)
 80028be:	f004 fc69 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80028c2:	2001      	movs	r0, #1
 80028c4:	f001 fa64 	bl	8003d90 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 80028c8:	2200      	movs	r2, #0
 80028ca:	2110      	movs	r1, #16
 80028cc:	480c      	ldr	r0, [pc, #48]	; (8002900 <spi4_adc_init+0x168>)
 80028ce:	f004 fc61 	bl	8007194 <HAL_GPIO_WritePin>

  /* Set 32bit values and continuous coversion mode */
  HAL_SPI_Transmit(&hspi4, continuousConvEnableRegister, 1, 100);
 80028d2:	f107 011c 	add.w	r1, r7, #28
 80028d6:	2364      	movs	r3, #100	; 0x64
 80028d8:	2201      	movs	r2, #1
 80028da:	480a      	ldr	r0, [pc, #40]	; (8002904 <spi4_adc_init+0x16c>)
 80028dc:	f009 fb20 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, continuousConvEnable, 2, 100);
 80028e0:	f107 0118 	add.w	r1, r7, #24
 80028e4:	2364      	movs	r3, #100	; 0x64
 80028e6:	2202      	movs	r2, #2
 80028e8:	4806      	ldr	r0, [pc, #24]	; (8002904 <spi4_adc_init+0x16c>)
 80028ea:	f009 fb19 	bl	800bf20 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 80028ee:	2201      	movs	r2, #1
 80028f0:	2110      	movs	r1, #16
 80028f2:	4803      	ldr	r0, [pc, #12]	; (8002900 <spi4_adc_init+0x168>)
 80028f4:	f004 fc4e 	bl	8007194 <HAL_GPIO_WritePin>
}
 80028f8:	bf00      	nop
 80028fa:	3738      	adds	r7, #56	; 0x38
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	58021000 	.word	0x58021000
 8002904:	240083a0 	.word	0x240083a0

08002908 <run_all_adc>:


void run_all_adc(void){
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 800290c:	2200      	movs	r2, #0
 800290e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002912:	4808      	ldr	r0, [pc, #32]	; (8002934 <run_all_adc+0x2c>)
 8002914:	f004 fc3e 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8002918:	2200      	movs	r2, #0
 800291a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800291e:	4806      	ldr	r0, [pc, #24]	; (8002938 <run_all_adc+0x30>)
 8002920:	f004 fc38 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8002924:	2200      	movs	r2, #0
 8002926:	2110      	movs	r1, #16
 8002928:	4804      	ldr	r0, [pc, #16]	; (800293c <run_all_adc+0x34>)
 800292a:	f004 fc33 	bl	8007194 <HAL_GPIO_WritePin>
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	58021800 	.word	0x58021800
 8002938:	58020400 	.word	0x58020400
 800293c:	58021000 	.word	0x58021000

08002940 <spi1_soft_reset>:
      HAL_UART_Transmit(&huart5, (uint8_t*)", ", 2, 10);
      HAL_Delay(10);
  }
}

void spi1_soft_reset(void){
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
  uint8_t softResetValue[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
 8002946:	4a0e      	ldr	r2, [pc, #56]	; (8002980 <spi1_soft_reset+0x40>)
 8002948:	463b      	mov	r3, r7
 800294a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800294e:	e883 0003 	stmia.w	r3, {r0, r1}
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 8002952:	2200      	movs	r2, #0
 8002954:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002958:	480a      	ldr	r0, [pc, #40]	; (8002984 <spi1_soft_reset+0x44>)
 800295a:	f004 fc1b 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, softResetValue, 8, 100);
 800295e:	4639      	mov	r1, r7
 8002960:	2364      	movs	r3, #100	; 0x64
 8002962:	2208      	movs	r2, #8
 8002964:	4808      	ldr	r0, [pc, #32]	; (8002988 <spi1_soft_reset+0x48>)
 8002966:	f009 fadb 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 800296a:	2201      	movs	r2, #1
 800296c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002970:	4804      	ldr	r0, [pc, #16]	; (8002984 <spi1_soft_reset+0x44>)
 8002972:	f004 fc0f 	bl	8007194 <HAL_GPIO_WritePin>
}
 8002976:	bf00      	nop
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	08017ed0 	.word	0x08017ed0
 8002984:	58021800 	.word	0x58021800
 8002988:	24008290 	.word	0x24008290

0800298c <spi2_soft_reset>:

void spi2_soft_reset(void){
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
  uint8_t softResetValue[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
 8002992:	4a0e      	ldr	r2, [pc, #56]	; (80029cc <spi2_soft_reset+0x40>)
 8002994:	463b      	mov	r3, r7
 8002996:	e892 0003 	ldmia.w	r2, {r0, r1}
 800299a:	e883 0003 	stmia.w	r3, {r0, r1}
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 800299e:	2200      	movs	r2, #0
 80029a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029a4:	480a      	ldr	r0, [pc, #40]	; (80029d0 <spi2_soft_reset+0x44>)
 80029a6:	f004 fbf5 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi2, softResetValue, 8, 100);
 80029aa:	4639      	mov	r1, r7
 80029ac:	2364      	movs	r3, #100	; 0x64
 80029ae:	2208      	movs	r2, #8
 80029b0:	4808      	ldr	r0, [pc, #32]	; (80029d4 <spi2_soft_reset+0x48>)
 80029b2:	f009 fab5 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 80029b6:	2201      	movs	r2, #1
 80029b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029bc:	4804      	ldr	r0, [pc, #16]	; (80029d0 <spi2_soft_reset+0x44>)
 80029be:	f004 fbe9 	bl	8007194 <HAL_GPIO_WritePin>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	08017ed0 	.word	0x08017ed0
 80029d0:	58020400 	.word	0x58020400
 80029d4:	24008318 	.word	0x24008318

080029d8 <spi4_soft_reset>:

void spi4_soft_reset(void){
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
  uint8_t softResetValue[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
 80029de:	4a0d      	ldr	r2, [pc, #52]	; (8002a14 <spi4_soft_reset+0x3c>)
 80029e0:	463b      	mov	r3, r7
 80029e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029e6:	e883 0003 	stmia.w	r3, {r0, r1}
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 80029ea:	2200      	movs	r2, #0
 80029ec:	2110      	movs	r1, #16
 80029ee:	480a      	ldr	r0, [pc, #40]	; (8002a18 <spi4_soft_reset+0x40>)
 80029f0:	f004 fbd0 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi4, softResetValue, 8, 100);
 80029f4:	4639      	mov	r1, r7
 80029f6:	2364      	movs	r3, #100	; 0x64
 80029f8:	2208      	movs	r2, #8
 80029fa:	4808      	ldr	r0, [pc, #32]	; (8002a1c <spi4_soft_reset+0x44>)
 80029fc:	f009 fa90 	bl	800bf20 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8002a00:	2201      	movs	r2, #1
 8002a02:	2110      	movs	r1, #16
 8002a04:	4804      	ldr	r0, [pc, #16]	; (8002a18 <spi4_soft_reset+0x40>)
 8002a06:	f004 fbc5 	bl	8007194 <HAL_GPIO_WritePin>
}
 8002a0a:	bf00      	nop
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	08017ed0 	.word	0x08017ed0
 8002a18:	58021000 	.word	0x58021000
 8002a1c:	240083a0 	.word	0x240083a0

08002a20 <getStringFromValues>:
  }
  HAL_UART_Transmit(&huart4, (uint8_t*)"\n\r", 2, 10);
}


void getStringFromValues(uint32_t adcRawValue_x, uint32_t adcRawValue_y, uint32_t adcRawValue_z, char* concatenatedBuffer){
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b092      	sub	sp, #72	; 0x48
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
 8002a2c:	603b      	str	r3, [r7, #0]
  uint8_t uartBuffer_x[14];
  uint8_t uartBuffer_y[14];
  uint8_t uartBuffer_z[14];

  (void)sprintf((char *)uartBuffer_x, "%10lu", adcRawValue_x);
 8002a2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	4910      	ldr	r1, [pc, #64]	; (8002a78 <getStringFromValues+0x58>)
 8002a36:	4618      	mov	r0, r3
 8002a38:	f011 ffdc 	bl	80149f4 <siprintf>
  (void)sprintf((char *)uartBuffer_y, "%10lu", adcRawValue_y);
 8002a3c:	f107 0320 	add.w	r3, r7, #32
 8002a40:	68ba      	ldr	r2, [r7, #8]
 8002a42:	490d      	ldr	r1, [pc, #52]	; (8002a78 <getStringFromValues+0x58>)
 8002a44:	4618      	mov	r0, r3
 8002a46:	f011 ffd5 	bl	80149f4 <siprintf>
  (void)sprintf((char *)uartBuffer_z, "%10lu", adcRawValue_z);
 8002a4a:	f107 0310 	add.w	r3, r7, #16
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	4909      	ldr	r1, [pc, #36]	; (8002a78 <getStringFromValues+0x58>)
 8002a52:	4618      	mov	r0, r3
 8002a54:	f011 ffce 	bl	80149f4 <siprintf>

  (void)sprintf((char *)concatenatedBuffer, "%s %s %s\n", (char*)uartBuffer_x, (char*)uartBuffer_y, (char*)uartBuffer_z);
 8002a58:	f107 0120 	add.w	r1, r7, #32
 8002a5c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002a60:	f107 0310 	add.w	r3, r7, #16
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	460b      	mov	r3, r1
 8002a68:	4904      	ldr	r1, [pc, #16]	; (8002a7c <getStringFromValues+0x5c>)
 8002a6a:	6838      	ldr	r0, [r7, #0]
 8002a6c:	f011 ffc2 	bl	80149f4 <siprintf>

//  HAL_UART_Transmit(&huart4, concatenatedBuffer, 34,100);
}
 8002a70:	bf00      	nop
 8002a72:	3740      	adds	r7, #64	; 0x40
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	08017ef8 	.word	0x08017ef8
 8002a7c:	08017f00 	.word	0x08017f00

08002a80 <getStringFromValuesFloat>:

void getStringFromValuesFloat(uint32_t adcRawValue_x, uint32_t adcRawValue_y, uint32_t adcRawValue_z, char* concatenatedBuffer, char resolutionX, char resolutionY, char resolutionZ){
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b098      	sub	sp, #96	; 0x60
 8002a84:	af02      	add	r7, sp, #8
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
 8002a8c:	603b      	str	r3, [r7, #0]
  char uartBuffer_y[20];
  char uartBuffer_z[20];
  float convertedValueX;
  float convertedValueY;
  float convertedValueZ;
  if(resolutionX == 'H'){
 8002a8e:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8002a92:	2b48      	cmp	r3, #72	; 0x48
 8002a94:	d115      	bne.n	8002ac2 <getStringFromValuesFloat+0x42>
    convertedValueX = (20* (double)adcRawValue_x / (pow(2,32))) - 10 ;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	ee07 3a90 	vmov	s15, r3
 8002a9c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002aa0:	eeb3 6b04 	vmov.f64	d6, #52	; 0x41a00000  20.0
 8002aa4:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002aa8:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 8002be0 <getStringFromValuesFloat+0x160>
 8002aac:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002ab0:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8002ab4:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002ab8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002abc:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
 8002ac0:	e010      	b.n	8002ae4 <getStringFromValuesFloat+0x64>
  }else{
    convertedValueX = ((double)adcRawValue_x / (pow(2,32))) - 0.5 ;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	ee07 3a90 	vmov	s15, r3
 8002ac8:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8002acc:	ed9f 5b44 	vldr	d5, [pc, #272]	; 8002be0 <getStringFromValuesFloat+0x160>
 8002ad0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002ad4:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8002ad8:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002adc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002ae0:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  }

  if(resolutionY == 'H'){
 8002ae4:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8002ae8:	2b48      	cmp	r3, #72	; 0x48
 8002aea:	d115      	bne.n	8002b18 <getStringFromValuesFloat+0x98>
    convertedValueY = (20* (double)adcRawValue_y / (pow(2,32))) - 10 ;
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	ee07 3a90 	vmov	s15, r3
 8002af2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002af6:	eeb3 6b04 	vmov.f64	d6, #52	; 0x41a00000  20.0
 8002afa:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002afe:	ed9f 5b38 	vldr	d5, [pc, #224]	; 8002be0 <getStringFromValuesFloat+0x160>
 8002b02:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002b06:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8002b0a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002b0e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b12:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
 8002b16:	e010      	b.n	8002b3a <getStringFromValuesFloat+0xba>
  }else{
    convertedValueY = ((double)adcRawValue_y / (pow(2,32))) - 0.5 ;
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	ee07 3a90 	vmov	s15, r3
 8002b1e:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8002b22:	ed9f 5b2f 	vldr	d5, [pc, #188]	; 8002be0 <getStringFromValuesFloat+0x160>
 8002b26:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002b2a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8002b2e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002b32:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b36:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
  }

  if(resolutionZ == 'H'){
 8002b3a:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8002b3e:	2b48      	cmp	r3, #72	; 0x48
 8002b40:	d115      	bne.n	8002b6e <getStringFromValuesFloat+0xee>
    convertedValueZ = (20* (double)adcRawValue_z / (pow(2,32))) - 10 ;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	ee07 3a90 	vmov	s15, r3
 8002b48:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002b4c:	eeb3 6b04 	vmov.f64	d6, #52	; 0x41a00000  20.0
 8002b50:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002b54:	ed9f 5b22 	vldr	d5, [pc, #136]	; 8002be0 <getStringFromValuesFloat+0x160>
 8002b58:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002b5c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8002b60:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002b64:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b68:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
 8002b6c:	e010      	b.n	8002b90 <getStringFromValuesFloat+0x110>
  }else{
    convertedValueZ = ((double)adcRawValue_z / (pow(2,32))) - 0.5 ;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	ee07 3a90 	vmov	s15, r3
 8002b74:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8002b78:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8002be0 <getStringFromValuesFloat+0x160>
 8002b7c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002b80:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8002b84:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002b88:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b8c:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
  }

  formatFloatString(uartBuffer_x,convertedValueX);
 8002b90:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002b94:	ed97 0a15 	vldr	s0, [r7, #84]	; 0x54
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f000 f87b 	bl	8002c94 <formatFloatString>
  formatFloatString(uartBuffer_y,convertedValueY);
 8002b9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ba2:	ed97 0a14 	vldr	s0, [r7, #80]	; 0x50
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f000 f874 	bl	8002c94 <formatFloatString>
  formatFloatString(uartBuffer_z,convertedValueZ);
 8002bac:	f107 0310 	add.w	r3, r7, #16
 8002bb0:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f000 f86d 	bl	8002c94 <formatFloatString>
  //(void)sprintf(uartBuffer_x, "%6.3f", convertedValueX);
//  (void)snprintf((char *)uartBuffer_x, 10, "%f", convertedValueX);
//  (void)sprintf((char *)uartBuffer_y, "%.10f", convertedValueY);
//  (void)sprintf((char *)uartBuffer_z, "%.10f", convertedValueZ);

  (void)sprintf((char *)concatenatedBuffer, "%s %s %s\n", (char*)uartBuffer_x, (char*)uartBuffer_y, (char*)uartBuffer_z);
 8002bba:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002bbe:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002bc2:	f107 0310 	add.w	r3, r7, #16
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	4907      	ldr	r1, [pc, #28]	; (8002be8 <getStringFromValuesFloat+0x168>)
 8002bcc:	6838      	ldr	r0, [r7, #0]
 8002bce:	f011 ff11 	bl	80149f4 <siprintf>

}
 8002bd2:	bf00      	nop
 8002bd4:	3758      	adds	r7, #88	; 0x58
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	f3af 8000 	nop.w
 8002be0:	00000000 	.word	0x00000000
 8002be4:	41f00000 	.word	0x41f00000
 8002be8:	08017f00 	.word	0x08017f00

08002bec <setNewSPStoAllADCs>:
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}



void setNewSPStoAllADCs(uint8_t spsValue){
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	71fb      	strb	r3, [r7, #7]
  HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8002bf6:	2017      	movs	r0, #23
 8002bf8:	f001 fa15 	bl	8004026 <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8002bfc:	2028      	movs	r0, #40	; 0x28
 8002bfe:	f001 fa12 	bl	8004026 <HAL_NVIC_DisableIRQ>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 8002c02:	2201      	movs	r2, #1
 8002c04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c08:	481f      	ldr	r0, [pc, #124]	; (8002c88 <setNewSPStoAllADCs+0x9c>)
 8002c0a:	f004 fac3 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c14:	481d      	ldr	r0, [pc, #116]	; (8002c8c <setNewSPStoAllADCs+0xa0>)
 8002c16:	f004 fabd 	bl	8007194 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	2110      	movs	r1, #16
 8002c1e:	481c      	ldr	r0, [pc, #112]	; (8002c90 <setNewSPStoAllADCs+0xa4>)
 8002c20:	f004 fab8 	bl	8007194 <HAL_GPIO_WritePin>
  spi1_soft_reset();
 8002c24:	f7ff fe8c 	bl	8002940 <spi1_soft_reset>
  spi2_soft_reset();
 8002c28:	f7ff feb0 	bl	800298c <spi2_soft_reset>
  spi4_soft_reset();
 8002c2c:	f7ff fed4 	bl	80029d8 <spi4_soft_reset>
  spi1_adc_init(spsValue);
 8002c30:	79fb      	ldrb	r3, [r7, #7]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff fc00 	bl	8002438 <spi1_adc_init>
  spi2_adc_init(spsValue);
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff fcd4 	bl	80025e8 <spi2_adc_init>
  spi4_adc_init(spsValue);
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff fda8 	bl	8002798 <spi4_adc_init>
  run_all_adc();
 8002c48:	f7ff fe5e 	bl	8002908 <run_all_adc>
  HAL_Delay(1);
 8002c4c:	2001      	movs	r0, #1
 8002c4e:	f001 f89f 	bl	8003d90 <HAL_Delay>
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 8002c52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c56:	2220      	movs	r2, #32
 8002c58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 8002c5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c60:	2240      	movs	r2, #64	; 0x40
 8002c62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 8002c66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002c72:	2017      	movs	r0, #23
 8002c74:	f001 f9c9 	bl	800400a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002c78:	2028      	movs	r0, #40	; 0x28
 8002c7a:	f001 f9c6 	bl	800400a <HAL_NVIC_EnableIRQ>
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	58021800 	.word	0x58021800
 8002c8c:	58020400 	.word	0x58020400
 8002c90:	58021000 	.word	0x58021000

08002c94 <formatFloatString>:
  HAL_SPI_TransmitReceive(&hspi4, pTxData, pRxData,3,100);
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
  __NOP();
}

void formatFloatString(char* str, float floatValue) {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b08a      	sub	sp, #40	; 0x28
 8002c98:	af02      	add	r7, sp, #8
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	ed87 0a00 	vstr	s0, [r7]
    char *tmpSign = (floatValue < 0) ? "-" : "+";
 8002ca0:	edd7 7a00 	vldr	s15, [r7]
 8002ca4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cac:	d501      	bpl.n	8002cb2 <formatFloatString+0x1e>
 8002cae:	4b1e      	ldr	r3, [pc, #120]	; (8002d28 <formatFloatString+0x94>)
 8002cb0:	e000      	b.n	8002cb4 <formatFloatString+0x20>
 8002cb2:	4b1e      	ldr	r3, [pc, #120]	; (8002d2c <formatFloatString+0x98>)
 8002cb4:	61fb      	str	r3, [r7, #28]
    float tmpVal = (floatValue < 0) ? -floatValue : floatValue;
 8002cb6:	edd7 7a00 	vldr	s15, [r7]
 8002cba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc2:	d504      	bpl.n	8002cce <formatFloatString+0x3a>
 8002cc4:	edd7 7a00 	vldr	s15, [r7]
 8002cc8:	eef1 7a67 	vneg.f32	s15, s15
 8002ccc:	e001      	b.n	8002cd2 <formatFloatString+0x3e>
 8002cce:	edd7 7a00 	vldr	s15, [r7]
 8002cd2:	edc7 7a06 	vstr	s15, [r7, #24]
    int tmpInt1 = (int)tmpVal;                  // Get the integer part.
 8002cd6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cde:	ee17 3a90 	vmov	r3, s15
 8002ce2:	617b      	str	r3, [r7, #20]
    float tmpFrac = tmpVal - tmpInt1;           // Get the fractional part.
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	ee07 3a90 	vmov	s15, r3
 8002cea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cee:	ed97 7a06 	vldr	s14, [r7, #24]
 8002cf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cf6:	edc7 7a04 	vstr	s15, [r7, #16]
    int tmpInt2 = (int)(tmpFrac * 10000000);    // Turn into integer.
 8002cfa:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cfe:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002d30 <formatFloatString+0x9c>
 8002d02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d0a:	ee17 3a90 	vmov	r3, s15
 8002d0e:	60fb      	str	r3, [r7, #12]
    sprintf(str, "%s%d.%07d", tmpSign, tmpInt1, tmpInt2);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	9300      	str	r3, [sp, #0]
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	69fa      	ldr	r2, [r7, #28]
 8002d18:	4906      	ldr	r1, [pc, #24]	; (8002d34 <formatFloatString+0xa0>)
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f011 fe6a 	bl	80149f4 <siprintf>

}
 8002d20:	bf00      	nop
 8002d22:	3720      	adds	r7, #32
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	08017f14 	.word	0x08017f14
 8002d2c:	08017f18 	.word	0x08017f18
 8002d30:	4b189680 	.word	0x4b189680
 8002d34:	08017f1c 	.word	0x08017f1c

08002d38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d3e:	4b0a      	ldr	r3, [pc, #40]	; (8002d68 <HAL_MspInit+0x30>)
 8002d40:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8002d44:	4a08      	ldr	r2, [pc, #32]	; (8002d68 <HAL_MspInit+0x30>)
 8002d46:	f043 0302 	orr.w	r3, r3, #2
 8002d4a:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8002d4e:	4b06      	ldr	r3, [pc, #24]	; (8002d68 <HAL_MspInit+0x30>)
 8002d50:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	607b      	str	r3, [r7, #4]
 8002d5a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	58024400 	.word	0x58024400

08002d6c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08c      	sub	sp, #48	; 0x30
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d74:	f107 031c 	add.w	r3, r7, #28
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	605a      	str	r2, [r3, #4]
 8002d7e:	609a      	str	r2, [r3, #8]
 8002d80:	60da      	str	r2, [r3, #12]
 8002d82:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a3e      	ldr	r2, [pc, #248]	; (8002e84 <HAL_SD_MspInit+0x118>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d175      	bne.n	8002e7a <HAL_SD_MspInit+0x10e>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002d8e:	4b3e      	ldr	r3, [pc, #248]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002d90:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8002d94:	4a3c      	ldr	r2, [pc, #240]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002d96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d9a:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
 8002d9e:	4b3a      	ldr	r3, [pc, #232]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002da0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8002da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da8:	61bb      	str	r3, [r7, #24]
 8002daa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dac:	4b36      	ldr	r3, [pc, #216]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002dae:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002db2:	4a35      	ldr	r2, [pc, #212]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002db4:	f043 0302 	orr.w	r3, r3, #2
 8002db8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8002dbc:	4b32      	ldr	r3, [pc, #200]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002dbe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dca:	4b2f      	ldr	r3, [pc, #188]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002dcc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002dd0:	4a2d      	ldr	r2, [pc, #180]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002dd2:	f043 0304 	orr.w	r3, r3, #4
 8002dd6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8002dda:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002ddc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002de0:	f003 0304 	and.w	r3, r3, #4
 8002de4:	613b      	str	r3, [r7, #16]
 8002de6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002de8:	4b27      	ldr	r3, [pc, #156]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002dea:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002dee:	4a26      	ldr	r2, [pc, #152]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002df0:	f043 0308 	orr.w	r3, r3, #8
 8002df4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8002df8:	4b23      	ldr	r3, [pc, #140]	; (8002e88 <HAL_SD_MspInit+0x11c>)
 8002dfa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002dfe:	f003 0308 	and.w	r3, r3, #8
 8002e02:	60fb      	str	r3, [r7, #12]
 8002e04:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002e06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e10:	2300      	movs	r3, #0
 8002e12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e14:	2303      	movs	r3, #3
 8002e16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002e18:	230c      	movs	r3, #12
 8002e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e1c:	f107 031c 	add.w	r3, r7, #28
 8002e20:	4619      	mov	r1, r3
 8002e22:	481a      	ldr	r0, [pc, #104]	; (8002e8c <HAL_SD_MspInit+0x120>)
 8002e24:	f004 f806 	bl	8006e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002e28:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8002e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e2e:	2302      	movs	r3, #2
 8002e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e32:	2300      	movs	r3, #0
 8002e34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e36:	2303      	movs	r3, #3
 8002e38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002e3a:	230c      	movs	r3, #12
 8002e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e3e:	f107 031c 	add.w	r3, r7, #28
 8002e42:	4619      	mov	r1, r3
 8002e44:	4812      	ldr	r0, [pc, #72]	; (8002e90 <HAL_SD_MspInit+0x124>)
 8002e46:	f003 fff5 	bl	8006e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002e4a:	2304      	movs	r3, #4
 8002e4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4e:	2302      	movs	r3, #2
 8002e50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e52:	2300      	movs	r3, #0
 8002e54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e56:	2303      	movs	r3, #3
 8002e58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002e5a:	230c      	movs	r3, #12
 8002e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e5e:	f107 031c 	add.w	r3, r7, #28
 8002e62:	4619      	mov	r1, r3
 8002e64:	480b      	ldr	r0, [pc, #44]	; (8002e94 <HAL_SD_MspInit+0x128>)
 8002e66:	f003 ffe5 	bl	8006e34 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	2031      	movs	r0, #49	; 0x31
 8002e70:	f001 f8b1 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002e74:	2031      	movs	r0, #49	; 0x31
 8002e76:	f001 f8c8 	bl	800400a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8002e7a:	bf00      	nop
 8002e7c:	3730      	adds	r7, #48	; 0x30
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	52007000 	.word	0x52007000
 8002e88:	58024400 	.word	0x58024400
 8002e8c:	58020400 	.word	0x58020400
 8002e90:	58020800 	.word	0x58020800
 8002e94:	58020c00 	.word	0x58020c00

08002e98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b0be      	sub	sp, #248	; 0xf8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	609a      	str	r2, [r3, #8]
 8002eac:	60da      	str	r2, [r3, #12]
 8002eae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002eb0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002eb4:	22b8      	movs	r2, #184	; 0xb8
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f011 fd93 	bl	80149e4 <memset>
  if(hspi->Instance==SPI1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a72      	ldr	r2, [pc, #456]	; (800308c <HAL_SPI_MspInit+0x1f4>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	f040 80f3 	bne.w	80030b0 <HAL_SPI_MspInit+0x218>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002eca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ece:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8002ed0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ed4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ed8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002edc:	4618      	mov	r0, r3
 8002ede:	f005 f973 	bl	80081c8 <HAL_RCCEx_PeriphCLKConfig>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002ee8:	f7ff fa02 	bl	80022f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002eec:	4b68      	ldr	r3, [pc, #416]	; (8003090 <HAL_SPI_MspInit+0x1f8>)
 8002eee:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8002ef2:	4a67      	ldr	r2, [pc, #412]	; (8003090 <HAL_SPI_MspInit+0x1f8>)
 8002ef4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ef8:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8002efc:	4b64      	ldr	r3, [pc, #400]	; (8003090 <HAL_SPI_MspInit+0x1f8>)
 8002efe:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8002f02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f06:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f08:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f0a:	4b61      	ldr	r3, [pc, #388]	; (8003090 <HAL_SPI_MspInit+0x1f8>)
 8002f0c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002f10:	4a5f      	ldr	r2, [pc, #380]	; (8003090 <HAL_SPI_MspInit+0x1f8>)
 8002f12:	f043 0301 	orr.w	r3, r3, #1
 8002f16:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8002f1a:	4b5d      	ldr	r3, [pc, #372]	; (8003090 <HAL_SPI_MspInit+0x1f8>)
 8002f1c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	627b      	str	r3, [r7, #36]	; 0x24
 8002f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002f28:	4b59      	ldr	r3, [pc, #356]	; (8003090 <HAL_SPI_MspInit+0x1f8>)
 8002f2a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002f2e:	4a58      	ldr	r2, [pc, #352]	; (8003090 <HAL_SPI_MspInit+0x1f8>)
 8002f30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f34:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8002f38:	4b55      	ldr	r3, [pc, #340]	; (8003090 <HAL_SPI_MspInit+0x1f8>)
 8002f3a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f42:	623b      	str	r3, [r7, #32]
 8002f44:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PG11     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f46:	23c0      	movs	r3, #192	; 0xc0
 8002f48:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f5e:	2305      	movs	r3, #5
 8002f60:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f64:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002f68:	4619      	mov	r1, r3
 8002f6a:	484a      	ldr	r0, [pc, #296]	; (8003094 <HAL_SPI_MspInit+0x1fc>)
 8002f6c:	f003 ff62 	bl	8006e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002f70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f74:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f78:	2302      	movs	r3, #2
 8002f7a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f84:	2300      	movs	r3, #0
 8002f86:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f8a:	2305      	movs	r3, #5
 8002f8c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f90:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002f94:	4619      	mov	r1, r3
 8002f96:	4840      	ldr	r0, [pc, #256]	; (8003098 <HAL_SPI_MspInit+0x200>)
 8002f98:	f003 ff4c 	bl	8006e34 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8002f9c:	4b3f      	ldr	r3, [pc, #252]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002f9e:	4a40      	ldr	r2, [pc, #256]	; (80030a0 <HAL_SPI_MspInit+0x208>)
 8002fa0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002fa2:	4b3e      	ldr	r3, [pc, #248]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fa4:	2225      	movs	r2, #37	; 0x25
 8002fa6:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fa8:	4b3c      	ldr	r3, [pc, #240]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fae:	4b3b      	ldr	r3, [pc, #236]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002fb4:	4b39      	ldr	r3, [pc, #228]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fba:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fbc:	4b37      	ldr	r3, [pc, #220]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fc2:	4b36      	ldr	r3, [pc, #216]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002fc8:	4b34      	ldr	r3, [pc, #208]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002fce:	4b33      	ldr	r3, [pc, #204]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fd4:	4b31      	ldr	r3, [pc, #196]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002fda:	4830      	ldr	r0, [pc, #192]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fdc:	f001 f83e 	bl	800405c <HAL_DMA_Init>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_SPI_MspInit+0x152>
    {
      Error_Handler();
 8002fe6:	f7ff f983 	bl	80022f0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a2b      	ldr	r2, [pc, #172]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002fee:	67da      	str	r2, [r3, #124]	; 0x7c
 8002ff0:	4a2a      	ldr	r2, [pc, #168]	; (800309c <HAL_SPI_MspInit+0x204>)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 8002ff6:	4b2b      	ldr	r3, [pc, #172]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 8002ff8:	4a2b      	ldr	r2, [pc, #172]	; (80030a8 <HAL_SPI_MspInit+0x210>)
 8002ffa:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002ffc:	4b29      	ldr	r3, [pc, #164]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 8002ffe:	2226      	movs	r2, #38	; 0x26
 8003000:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003002:	4b28      	ldr	r3, [pc, #160]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 8003004:	2240      	movs	r2, #64	; 0x40
 8003006:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003008:	4b26      	ldr	r3, [pc, #152]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 800300a:	2200      	movs	r2, #0
 800300c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800300e:	4b25      	ldr	r3, [pc, #148]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 8003010:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003014:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003016:	4b23      	ldr	r3, [pc, #140]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 8003018:	2200      	movs	r2, #0
 800301a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800301c:	4b21      	ldr	r3, [pc, #132]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 800301e:	2200      	movs	r2, #0
 8003020:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003022:	4b20      	ldr	r3, [pc, #128]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 8003024:	2200      	movs	r2, #0
 8003026:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003028:	4b1e      	ldr	r3, [pc, #120]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 800302a:	2200      	movs	r2, #0
 800302c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800302e:	4b1d      	ldr	r3, [pc, #116]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 8003030:	2200      	movs	r2, #0
 8003032:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003034:	481b      	ldr	r0, [pc, #108]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 8003036:	f001 f811 	bl	800405c <HAL_DMA_Init>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_SPI_MspInit+0x1ac>
    {
      Error_Handler();
 8003040:	f7ff f956 	bl	80022f0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a17      	ldr	r2, [pc, #92]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 8003048:	679a      	str	r2, [r3, #120]	; 0x78
 800304a:	4a16      	ldr	r2, [pc, #88]	; (80030a4 <HAL_SPI_MspInit+0x20c>)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003050:	2200      	movs	r2, #0
 8003052:	2100      	movs	r1, #0
 8003054:	2023      	movs	r0, #35	; 0x23
 8003056:	f000 ffbe 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800305a:	2023      	movs	r0, #35	; 0x23
 800305c:	f000 ffd5 	bl	800400a <HAL_NVIC_EnableIRQ>
//    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
//    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);

    // SPI1 MISO interrupt setting FIXME
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003060:	2340      	movs	r3, #64	; 0x40
 8003062:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP | GPIO_MODE_IT_FALLING; //GPIO_MODE_AF_PP  | TRIGGER_RISING | TRIGGER_FALLING;
 8003066:	4b11      	ldr	r3, [pc, #68]	; (80030ac <HAL_SPI_MspInit+0x214>)
 8003068:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003072:	2300      	movs	r3, #0
 8003074:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003078:	2305      	movs	r3, #5
 800307a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800307e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003082:	4619      	mov	r1, r3
 8003084:	4803      	ldr	r0, [pc, #12]	; (8003094 <HAL_SPI_MspInit+0x1fc>)
 8003086:	f003 fed5 	bl	8006e34 <HAL_GPIO_Init>


  /* USER CODE END SPI4_MspInit 1 */
  }

}
 800308a:	e1cb      	b.n	8003424 <HAL_SPI_MspInit+0x58c>
 800308c:	40013000 	.word	0x40013000
 8003090:	58024400 	.word	0x58024400
 8003094:	58020000 	.word	0x58020000
 8003098:	58021800 	.word	0x58021800
 800309c:	24008428 	.word	0x24008428
 80030a0:	40020010 	.word	0x40020010
 80030a4:	240084a0 	.word	0x240084a0
 80030a8:	40020028 	.word	0x40020028
 80030ac:	00210002 	.word	0x00210002
  else if(hspi->Instance==SPI2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a72      	ldr	r2, [pc, #456]	; (8003280 <HAL_SPI_MspInit+0x3e8>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	f040 80f4 	bne.w	80032a4 <HAL_SPI_MspInit+0x40c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80030bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 80030c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80030c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80030ce:	4618      	mov	r0, r3
 80030d0:	f005 f87a 	bl	80081c8 <HAL_RCCEx_PeriphCLKConfig>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_SPI_MspInit+0x246>
      Error_Handler();
 80030da:	f7ff f909 	bl	80022f0 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80030de:	4b69      	ldr	r3, [pc, #420]	; (8003284 <HAL_SPI_MspInit+0x3ec>)
 80030e0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80030e4:	4a67      	ldr	r2, [pc, #412]	; (8003284 <HAL_SPI_MspInit+0x3ec>)
 80030e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030ea:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80030ee:	4b65      	ldr	r3, [pc, #404]	; (8003284 <HAL_SPI_MspInit+0x3ec>)
 80030f0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80030f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030f8:	61fb      	str	r3, [r7, #28]
 80030fa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030fc:	4b61      	ldr	r3, [pc, #388]	; (8003284 <HAL_SPI_MspInit+0x3ec>)
 80030fe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003102:	4a60      	ldr	r2, [pc, #384]	; (8003284 <HAL_SPI_MspInit+0x3ec>)
 8003104:	f043 0304 	orr.w	r3, r3, #4
 8003108:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800310c:	4b5d      	ldr	r3, [pc, #372]	; (8003284 <HAL_SPI_MspInit+0x3ec>)
 800310e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003112:	f003 0304 	and.w	r3, r3, #4
 8003116:	61bb      	str	r3, [r7, #24]
 8003118:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800311a:	4b5a      	ldr	r3, [pc, #360]	; (8003284 <HAL_SPI_MspInit+0x3ec>)
 800311c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003120:	4a58      	ldr	r2, [pc, #352]	; (8003284 <HAL_SPI_MspInit+0x3ec>)
 8003122:	f043 0302 	orr.w	r3, r3, #2
 8003126:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800312a:	4b56      	ldr	r3, [pc, #344]	; (8003284 <HAL_SPI_MspInit+0x3ec>)
 800312c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003130:	f003 0302 	and.w	r3, r3, #2
 8003134:	617b      	str	r3, [r7, #20]
 8003136:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003138:	2302      	movs	r3, #2
 800313a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800313e:	2302      	movs	r3, #2
 8003140:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003144:	2300      	movs	r3, #0
 8003146:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800314a:	2300      	movs	r3, #0
 800314c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003150:	2305      	movs	r3, #5
 8003152:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003156:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800315a:	4619      	mov	r1, r3
 800315c:	484a      	ldr	r0, [pc, #296]	; (8003288 <HAL_SPI_MspInit+0x3f0>)
 800315e:	f003 fe69 	bl	8006e34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14;
 8003162:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003166:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800316a:	2302      	movs	r3, #2
 800316c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003170:	2300      	movs	r3, #0
 8003172:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003176:	2300      	movs	r3, #0
 8003178:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800317c:	2305      	movs	r3, #5
 800317e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003182:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003186:	4619      	mov	r1, r3
 8003188:	4840      	ldr	r0, [pc, #256]	; (800328c <HAL_SPI_MspInit+0x3f4>)
 800318a:	f003 fe53 	bl	8006e34 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream7;
 800318e:	4b40      	ldr	r3, [pc, #256]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 8003190:	4a40      	ldr	r2, [pc, #256]	; (8003294 <HAL_SPI_MspInit+0x3fc>)
 8003192:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8003194:	4b3e      	ldr	r3, [pc, #248]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 8003196:	2227      	movs	r2, #39	; 0x27
 8003198:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800319a:	4b3d      	ldr	r3, [pc, #244]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 800319c:	2200      	movs	r2, #0
 800319e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031a0:	4b3b      	ldr	r3, [pc, #236]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031a6:	4b3a      	ldr	r3, [pc, #232]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031ac:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031ae:	4b38      	ldr	r3, [pc, #224]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031b4:	4b36      	ldr	r3, [pc, #216]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80031ba:	4b35      	ldr	r3, [pc, #212]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031bc:	2200      	movs	r2, #0
 80031be:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031c0:	4b33      	ldr	r3, [pc, #204]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031c6:	4b32      	ldr	r3, [pc, #200]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80031cc:	4830      	ldr	r0, [pc, #192]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031ce:	f000 ff45 	bl	800405c <HAL_DMA_Init>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <HAL_SPI_MspInit+0x344>
      Error_Handler();
 80031d8:	f7ff f88a 	bl	80022f0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a2c      	ldr	r2, [pc, #176]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031e0:	67da      	str	r2, [r3, #124]	; 0x7c
 80031e2:	4a2b      	ldr	r2, [pc, #172]	; (8003290 <HAL_SPI_MspInit+0x3f8>)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_tx.Instance = DMA2_Stream0;
 80031e8:	4b2b      	ldr	r3, [pc, #172]	; (8003298 <HAL_SPI_MspInit+0x400>)
 80031ea:	4a2c      	ldr	r2, [pc, #176]	; (800329c <HAL_SPI_MspInit+0x404>)
 80031ec:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80031ee:	4b2a      	ldr	r3, [pc, #168]	; (8003298 <HAL_SPI_MspInit+0x400>)
 80031f0:	2228      	movs	r2, #40	; 0x28
 80031f2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031f4:	4b28      	ldr	r3, [pc, #160]	; (8003298 <HAL_SPI_MspInit+0x400>)
 80031f6:	2240      	movs	r2, #64	; 0x40
 80031f8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031fa:	4b27      	ldr	r3, [pc, #156]	; (8003298 <HAL_SPI_MspInit+0x400>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003200:	4b25      	ldr	r3, [pc, #148]	; (8003298 <HAL_SPI_MspInit+0x400>)
 8003202:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003206:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003208:	4b23      	ldr	r3, [pc, #140]	; (8003298 <HAL_SPI_MspInit+0x400>)
 800320a:	2200      	movs	r2, #0
 800320c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800320e:	4b22      	ldr	r3, [pc, #136]	; (8003298 <HAL_SPI_MspInit+0x400>)
 8003210:	2200      	movs	r2, #0
 8003212:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003214:	4b20      	ldr	r3, [pc, #128]	; (8003298 <HAL_SPI_MspInit+0x400>)
 8003216:	2200      	movs	r2, #0
 8003218:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800321a:	4b1f      	ldr	r3, [pc, #124]	; (8003298 <HAL_SPI_MspInit+0x400>)
 800321c:	2200      	movs	r2, #0
 800321e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003220:	4b1d      	ldr	r3, [pc, #116]	; (8003298 <HAL_SPI_MspInit+0x400>)
 8003222:	2200      	movs	r2, #0
 8003224:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003226:	481c      	ldr	r0, [pc, #112]	; (8003298 <HAL_SPI_MspInit+0x400>)
 8003228:	f000 ff18 	bl	800405c <HAL_DMA_Init>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <HAL_SPI_MspInit+0x39e>
      Error_Handler();
 8003232:	f7ff f85d 	bl	80022f0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a17      	ldr	r2, [pc, #92]	; (8003298 <HAL_SPI_MspInit+0x400>)
 800323a:	679a      	str	r2, [r3, #120]	; 0x78
 800323c:	4a16      	ldr	r2, [pc, #88]	; (8003298 <HAL_SPI_MspInit+0x400>)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003242:	2200      	movs	r2, #0
 8003244:	2100      	movs	r1, #0
 8003246:	2024      	movs	r0, #36	; 0x24
 8003248:	f000 fec5 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800324c:	2024      	movs	r0, #36	; 0x24
 800324e:	f000 fedc 	bl	800400a <HAL_NVIC_EnableIRQ>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003252:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003256:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP | GPIO_MODE_IT_FALLING;// | EXTI_IT | TRIGGER_FALLING;
 800325a:	4b11      	ldr	r3, [pc, #68]	; (80032a0 <HAL_SPI_MspInit+0x408>)
 800325c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003260:	2300      	movs	r3, #0
 8003262:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003266:	2300      	movs	r3, #0
 8003268:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800326c:	2305      	movs	r3, #5
 800326e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003272:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003276:	4619      	mov	r1, r3
 8003278:	4804      	ldr	r0, [pc, #16]	; (800328c <HAL_SPI_MspInit+0x3f4>)
 800327a:	f003 fddb 	bl	8006e34 <HAL_GPIO_Init>
}
 800327e:	e0d1      	b.n	8003424 <HAL_SPI_MspInit+0x58c>
 8003280:	40003800 	.word	0x40003800
 8003284:	58024400 	.word	0x58024400
 8003288:	58020800 	.word	0x58020800
 800328c:	58020400 	.word	0x58020400
 8003290:	24008518 	.word	0x24008518
 8003294:	400200b8 	.word	0x400200b8
 8003298:	24008590 	.word	0x24008590
 800329c:	40020410 	.word	0x40020410
 80032a0:	00210002 	.word	0x00210002
  else if(hspi->Instance==SPI4)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a60      	ldr	r2, [pc, #384]	; (800342c <HAL_SPI_MspInit+0x594>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	f040 80ba 	bne.w	8003424 <HAL_SPI_MspInit+0x58c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80032b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80032b6:	2300      	movs	r3, #0
 80032b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80032c0:	4618      	mov	r0, r3
 80032c2:	f004 ff81 	bl	80081c8 <HAL_RCCEx_PeriphCLKConfig>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <HAL_SPI_MspInit+0x438>
      Error_Handler();
 80032cc:	f7ff f810 	bl	80022f0 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80032d0:	4b57      	ldr	r3, [pc, #348]	; (8003430 <HAL_SPI_MspInit+0x598>)
 80032d2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80032d6:	4a56      	ldr	r2, [pc, #344]	; (8003430 <HAL_SPI_MspInit+0x598>)
 80032d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80032dc:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 80032e0:	4b53      	ldr	r3, [pc, #332]	; (8003430 <HAL_SPI_MspInit+0x598>)
 80032e2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80032e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032ea:	613b      	str	r3, [r7, #16]
 80032ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80032ee:	4b50      	ldr	r3, [pc, #320]	; (8003430 <HAL_SPI_MspInit+0x598>)
 80032f0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80032f4:	4a4e      	ldr	r2, [pc, #312]	; (8003430 <HAL_SPI_MspInit+0x598>)
 80032f6:	f043 0310 	orr.w	r3, r3, #16
 80032fa:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80032fe:	4b4c      	ldr	r3, [pc, #304]	; (8003430 <HAL_SPI_MspInit+0x598>)
 8003300:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003304:	f003 0310 	and.w	r3, r3, #16
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800330c:	2364      	movs	r3, #100	; 0x64
 800330e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003312:	2302      	movs	r3, #2
 8003314:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003318:	2300      	movs	r3, #0
 800331a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800331e:	2300      	movs	r3, #0
 8003320:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003324:	2305      	movs	r3, #5
 8003326:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800332a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800332e:	4619      	mov	r1, r3
 8003330:	4840      	ldr	r0, [pc, #256]	; (8003434 <HAL_SPI_MspInit+0x59c>)
 8003332:	f003 fd7f 	bl	8006e34 <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA1_Stream2;
 8003336:	4b40      	ldr	r3, [pc, #256]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 8003338:	4a40      	ldr	r2, [pc, #256]	; (800343c <HAL_SPI_MspInit+0x5a4>)
 800333a:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 800333c:	4b3e      	ldr	r3, [pc, #248]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 800333e:	2253      	movs	r2, #83	; 0x53
 8003340:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003342:	4b3d      	ldr	r3, [pc, #244]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 8003344:	2200      	movs	r2, #0
 8003346:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003348:	4b3b      	ldr	r3, [pc, #236]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 800334a:	2200      	movs	r2, #0
 800334c:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800334e:	4b3a      	ldr	r3, [pc, #232]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 8003350:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003354:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003356:	4b38      	ldr	r3, [pc, #224]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 8003358:	2200      	movs	r2, #0
 800335a:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800335c:	4b36      	ldr	r3, [pc, #216]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 800335e:	2200      	movs	r2, #0
 8003360:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8003362:	4b35      	ldr	r3, [pc, #212]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 8003364:	2200      	movs	r2, #0
 8003366:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003368:	4b33      	ldr	r3, [pc, #204]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 800336a:	2200      	movs	r2, #0
 800336c:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800336e:	4b32      	ldr	r3, [pc, #200]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 8003370:	2200      	movs	r2, #0
 8003372:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8003374:	4830      	ldr	r0, [pc, #192]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 8003376:	f000 fe71 	bl	800405c <HAL_DMA_Init>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <HAL_SPI_MspInit+0x4ec>
      Error_Handler();
 8003380:	f7fe ffb6 	bl	80022f0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a2c      	ldr	r2, [pc, #176]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 8003388:	67da      	str	r2, [r3, #124]	; 0x7c
 800338a:	4a2b      	ldr	r2, [pc, #172]	; (8003438 <HAL_SPI_MspInit+0x5a0>)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi4_tx.Instance = DMA1_Stream3;
 8003390:	4b2b      	ldr	r3, [pc, #172]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 8003392:	4a2c      	ldr	r2, [pc, #176]	; (8003444 <HAL_SPI_MspInit+0x5ac>)
 8003394:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
 8003396:	4b2a      	ldr	r3, [pc, #168]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 8003398:	2254      	movs	r2, #84	; 0x54
 800339a:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800339c:	4b28      	ldr	r3, [pc, #160]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 800339e:	2240      	movs	r2, #64	; 0x40
 80033a0:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033a2:	4b27      	ldr	r3, [pc, #156]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033a8:	4b25      	ldr	r3, [pc, #148]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033ae:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033b0:	4b23      	ldr	r3, [pc, #140]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033b6:	4b22      	ldr	r3, [pc, #136]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 80033bc:	4b20      	ldr	r3, [pc, #128]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033be:	2200      	movs	r2, #0
 80033c0:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80033c2:	4b1f      	ldr	r3, [pc, #124]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033c8:	4b1d      	ldr	r3, [pc, #116]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 80033ce:	481c      	ldr	r0, [pc, #112]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033d0:	f000 fe44 	bl	800405c <HAL_DMA_Init>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <HAL_SPI_MspInit+0x546>
      Error_Handler();
 80033da:	f7fe ff89 	bl	80022f0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a17      	ldr	r2, [pc, #92]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033e2:	679a      	str	r2, [r3, #120]	; 0x78
 80033e4:	4a16      	ldr	r2, [pc, #88]	; (8003440 <HAL_SPI_MspInit+0x5a8>)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80033ea:	2200      	movs	r2, #0
 80033ec:	2100      	movs	r1, #0
 80033ee:	2054      	movs	r0, #84	; 0x54
 80033f0:	f000 fdf1 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80033f4:	2054      	movs	r0, #84	; 0x54
 80033f6:	f000 fe08 	bl	800400a <HAL_NVIC_EnableIRQ>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80033fa:	2320      	movs	r3, #32
 80033fc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP | GPIO_MODE_IT_FALLING;// | EXTI_IT | TRIGGER_FALLING;
 8003400:	4b11      	ldr	r3, [pc, #68]	; (8003448 <HAL_SPI_MspInit+0x5b0>)
 8003402:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003406:	2300      	movs	r3, #0
 8003408:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800340c:	2300      	movs	r3, #0
 800340e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003412:	2305      	movs	r3, #5
 8003414:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003418:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800341c:	4619      	mov	r1, r3
 800341e:	4805      	ldr	r0, [pc, #20]	; (8003434 <HAL_SPI_MspInit+0x59c>)
 8003420:	f003 fd08 	bl	8006e34 <HAL_GPIO_Init>
}
 8003424:	bf00      	nop
 8003426:	37f8      	adds	r7, #248	; 0xf8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40013400 	.word	0x40013400
 8003430:	58024400 	.word	0x58024400
 8003434:	58021000 	.word	0x58021000
 8003438:	24008608 	.word	0x24008608
 800343c:	40020040 	.word	0x40020040
 8003440:	24008680 	.word	0x24008680
 8003444:	40020058 	.word	0x40020058
 8003448:	00210002 	.word	0x00210002

0800344c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b08c      	sub	sp, #48	; 0x30
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003454:	f107 031c 	add.w	r3, r7, #28
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	605a      	str	r2, [r3, #4]
 800345e:	609a      	str	r2, [r3, #8]
 8003460:	60da      	str	r2, [r3, #12]
 8003462:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a33      	ldr	r2, [pc, #204]	; (8003538 <HAL_TIM_Base_MspInit+0xec>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d10f      	bne.n	800348e <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800346e:	4b33      	ldr	r3, [pc, #204]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 8003470:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8003474:	4a31      	ldr	r2, [pc, #196]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 8003476:	f043 0301 	orr.w	r3, r3, #1
 800347a:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 800347e:	4b2f      	ldr	r3, [pc, #188]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 8003480:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	61bb      	str	r3, [r7, #24]
 800348a:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800348c:	e050      	b.n	8003530 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM2)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003496:	d12f      	bne.n	80034f8 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003498:	4b28      	ldr	r3, [pc, #160]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 800349a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800349e:	4a27      	ldr	r2, [pc, #156]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 80034a0:	f043 0301 	orr.w	r3, r3, #1
 80034a4:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80034a8:	4b24      	ldr	r3, [pc, #144]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 80034aa:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034b6:	4b21      	ldr	r3, [pc, #132]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 80034b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80034bc:	4a1f      	ldr	r2, [pc, #124]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 80034be:	f043 0301 	orr.w	r3, r3, #1
 80034c2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80034c6:	4b1d      	ldr	r3, [pc, #116]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 80034c8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	613b      	str	r3, [r7, #16]
 80034d2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80034d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034da:	2302      	movs	r3, #2
 80034dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034de:	2300      	movs	r3, #0
 80034e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034e2:	2300      	movs	r3, #0
 80034e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80034e6:	2301      	movs	r3, #1
 80034e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ea:	f107 031c 	add.w	r3, r7, #28
 80034ee:	4619      	mov	r1, r3
 80034f0:	4813      	ldr	r0, [pc, #76]	; (8003540 <HAL_TIM_Base_MspInit+0xf4>)
 80034f2:	f003 fc9f 	bl	8006e34 <HAL_GPIO_Init>
}
 80034f6:	e01b      	b.n	8003530 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM16)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a11      	ldr	r2, [pc, #68]	; (8003544 <HAL_TIM_Base_MspInit+0xf8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d116      	bne.n	8003530 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003502:	4b0e      	ldr	r3, [pc, #56]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 8003504:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8003508:	4a0c      	ldr	r2, [pc, #48]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 800350a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800350e:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8003512:	4b0a      	ldr	r3, [pc, #40]	; (800353c <HAL_TIM_Base_MspInit+0xf0>)
 8003514:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8003518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003520:	2200      	movs	r2, #0
 8003522:	2100      	movs	r1, #0
 8003524:	2075      	movs	r0, #117	; 0x75
 8003526:	f000 fd56 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800352a:	2075      	movs	r0, #117	; 0x75
 800352c:	f000 fd6d 	bl	800400a <HAL_NVIC_EnableIRQ>
}
 8003530:	bf00      	nop
 8003532:	3730      	adds	r7, #48	; 0x30
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40010000 	.word	0x40010000
 800353c:	58024400 	.word	0x58024400
 8003540:	58020000 	.word	0x58020000
 8003544:	40014400 	.word	0x40014400

08003548 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b088      	sub	sp, #32
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003550:	f107 030c 	add.w	r3, r7, #12
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]
 8003558:	605a      	str	r2, [r3, #4]
 800355a:	609a      	str	r2, [r3, #8]
 800355c:	60da      	str	r2, [r3, #12]
 800355e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a13      	ldr	r2, [pc, #76]	; (80035b4 <HAL_TIM_MspPostInit+0x6c>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d11f      	bne.n	80035aa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800356a:	4b13      	ldr	r3, [pc, #76]	; (80035b8 <HAL_TIM_MspPostInit+0x70>)
 800356c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003570:	4a11      	ldr	r2, [pc, #68]	; (80035b8 <HAL_TIM_MspPostInit+0x70>)
 8003572:	f043 0301 	orr.w	r3, r3, #1
 8003576:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800357a:	4b0f      	ldr	r3, [pc, #60]	; (80035b8 <HAL_TIM_MspPostInit+0x70>)
 800357c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	60bb      	str	r3, [r7, #8]
 8003586:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003588:	f44f 7380 	mov.w	r3, #256	; 0x100
 800358c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800358e:	2302      	movs	r3, #2
 8003590:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003592:	2300      	movs	r3, #0
 8003594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003596:	2300      	movs	r3, #0
 8003598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800359a:	2301      	movs	r3, #1
 800359c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800359e:	f107 030c 	add.w	r3, r7, #12
 80035a2:	4619      	mov	r1, r3
 80035a4:	4805      	ldr	r0, [pc, #20]	; (80035bc <HAL_TIM_MspPostInit+0x74>)
 80035a6:	f003 fc45 	bl	8006e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80035aa:	bf00      	nop
 80035ac:	3720      	adds	r7, #32
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	40010000 	.word	0x40010000
 80035b8:	58024400 	.word	0x58024400
 80035bc:	58020000 	.word	0x58020000

080035c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b0b8      	sub	sp, #224	; 0xe0
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035c8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80035cc:	2200      	movs	r2, #0
 80035ce:	601a      	str	r2, [r3, #0]
 80035d0:	605a      	str	r2, [r3, #4]
 80035d2:	609a      	str	r2, [r3, #8]
 80035d4:	60da      	str	r2, [r3, #12]
 80035d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80035d8:	f107 0314 	add.w	r3, r7, #20
 80035dc:	22b8      	movs	r2, #184	; 0xb8
 80035de:	2100      	movs	r1, #0
 80035e0:	4618      	mov	r0, r3
 80035e2:	f011 f9ff 	bl	80149e4 <memset>
  if(huart->Instance==UART4)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a3f      	ldr	r2, [pc, #252]	; (80036e8 <HAL_UART_MspInit+0x128>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d176      	bne.n	80036de <HAL_UART_MspInit+0x11e>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80035f0:	2302      	movs	r3, #2
 80035f2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80035f4:	2300      	movs	r3, #0
 80035f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035fa:	f107 0314 	add.w	r3, r7, #20
 80035fe:	4618      	mov	r0, r3
 8003600:	f004 fde2 	bl	80081c8 <HAL_RCCEx_PeriphCLKConfig>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800360a:	f7fe fe71 	bl	80022f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800360e:	4b37      	ldr	r3, [pc, #220]	; (80036ec <HAL_UART_MspInit+0x12c>)
 8003610:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8003614:	4a35      	ldr	r2, [pc, #212]	; (80036ec <HAL_UART_MspInit+0x12c>)
 8003616:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800361a:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 800361e:	4b33      	ldr	r3, [pc, #204]	; (80036ec <HAL_UART_MspInit+0x12c>)
 8003620:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8003624:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003628:	613b      	str	r3, [r7, #16]
 800362a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800362c:	4b2f      	ldr	r3, [pc, #188]	; (80036ec <HAL_UART_MspInit+0x12c>)
 800362e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003632:	4a2e      	ldr	r2, [pc, #184]	; (80036ec <HAL_UART_MspInit+0x12c>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800363c:	4b2b      	ldr	r3, [pc, #172]	; (80036ec <HAL_UART_MspInit+0x12c>)
 800363e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800364a:	2303      	movs	r3, #3
 800364c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003650:	2302      	movs	r3, #2
 8003652:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003656:	2300      	movs	r3, #0
 8003658:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365c:	2300      	movs	r3, #0
 800365e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003662:	2308      	movs	r3, #8
 8003664:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003668:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800366c:	4619      	mov	r1, r3
 800366e:	4820      	ldr	r0, [pc, #128]	; (80036f0 <HAL_UART_MspInit+0x130>)
 8003670:	f003 fbe0 	bl	8006e34 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8003674:	4b1f      	ldr	r3, [pc, #124]	; (80036f4 <HAL_UART_MspInit+0x134>)
 8003676:	4a20      	ldr	r2, [pc, #128]	; (80036f8 <HAL_UART_MspInit+0x138>)
 8003678:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 800367a:	4b1e      	ldr	r3, [pc, #120]	; (80036f4 <HAL_UART_MspInit+0x134>)
 800367c:	2240      	movs	r2, #64	; 0x40
 800367e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003680:	4b1c      	ldr	r3, [pc, #112]	; (80036f4 <HAL_UART_MspInit+0x134>)
 8003682:	2240      	movs	r2, #64	; 0x40
 8003684:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003686:	4b1b      	ldr	r3, [pc, #108]	; (80036f4 <HAL_UART_MspInit+0x134>)
 8003688:	2200      	movs	r2, #0
 800368a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800368c:	4b19      	ldr	r3, [pc, #100]	; (80036f4 <HAL_UART_MspInit+0x134>)
 800368e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003692:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003694:	4b17      	ldr	r3, [pc, #92]	; (80036f4 <HAL_UART_MspInit+0x134>)
 8003696:	2200      	movs	r2, #0
 8003698:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800369a:	4b16      	ldr	r3, [pc, #88]	; (80036f4 <HAL_UART_MspInit+0x134>)
 800369c:	2200      	movs	r2, #0
 800369e:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80036a0:	4b14      	ldr	r3, [pc, #80]	; (80036f4 <HAL_UART_MspInit+0x134>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80036a6:	4b13      	ldr	r3, [pc, #76]	; (80036f4 <HAL_UART_MspInit+0x134>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80036ac:	4b11      	ldr	r3, [pc, #68]	; (80036f4 <HAL_UART_MspInit+0x134>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80036b2:	4810      	ldr	r0, [pc, #64]	; (80036f4 <HAL_UART_MspInit+0x134>)
 80036b4:	f000 fcd2 	bl	800405c <HAL_DMA_Init>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <HAL_UART_MspInit+0x102>
    {
      Error_Handler();
 80036be:	f7fe fe17 	bl	80022f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a0b      	ldr	r2, [pc, #44]	; (80036f4 <HAL_UART_MspInit+0x134>)
 80036c6:	679a      	str	r2, [r3, #120]	; 0x78
 80036c8:	4a0a      	ldr	r2, [pc, #40]	; (80036f4 <HAL_UART_MspInit+0x134>)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80036ce:	2200      	movs	r2, #0
 80036d0:	2100      	movs	r1, #0
 80036d2:	2034      	movs	r0, #52	; 0x34
 80036d4:	f000 fc7f 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80036d8:	2034      	movs	r0, #52	; 0x34
 80036da:	f000 fc96 	bl	800400a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80036de:	bf00      	nop
 80036e0:	37e0      	adds	r7, #224	; 0xe0
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40004c00 	.word	0x40004c00
 80036ec:	58024400 	.word	0x58024400
 80036f0:	58020000 	.word	0x58020000
 80036f4:	2400886c 	.word	0x2400886c
 80036f8:	40020070 	.word	0x40020070

080036fc <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003702:	1d3b      	adds	r3, r7, #4
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	605a      	str	r2, [r3, #4]
 800370a:	609a      	str	r2, [r3, #8]
 800370c:	60da      	str	r2, [r3, #12]
 800370e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8003710:	4b34      	ldr	r3, [pc, #208]	; (80037e4 <HAL_FMC_MspInit+0xe8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d161      	bne.n	80037dc <HAL_FMC_MspInit+0xe0>
    return;
  }
  FMC_Initialized = 1;
 8003718:	4b32      	ldr	r3, [pc, #200]	; (80037e4 <HAL_FMC_MspInit+0xe8>)
 800371a:	2201      	movs	r2, #1
 800371c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800371e:	4b32      	ldr	r3, [pc, #200]	; (80037e8 <HAL_FMC_MspInit+0xec>)
 8003720:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8003724:	4a30      	ldr	r2, [pc, #192]	; (80037e8 <HAL_FMC_MspInit+0xec>)
 8003726:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800372a:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
 800372e:	4b2e      	ldr	r3, [pc, #184]	; (80037e8 <HAL_FMC_MspInit+0xec>)
 8003730:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8003734:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003738:	603b      	str	r3, [r7, #0]
 800373a:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800373c:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003740:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003742:	2302      	movs	r3, #2
 8003744:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800374a:	2303      	movs	r3, #3
 800374c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800374e:	230c      	movs	r3, #12
 8003750:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003752:	1d3b      	adds	r3, r7, #4
 8003754:	4619      	mov	r1, r3
 8003756:	4825      	ldr	r0, [pc, #148]	; (80037ec <HAL_FMC_MspInit+0xf0>)
 8003758:	f003 fb6c 	bl	8006e34 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800375c:	230d      	movs	r3, #13
 800375e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003760:	2302      	movs	r3, #2
 8003762:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003764:	2300      	movs	r3, #0
 8003766:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003768:	2303      	movs	r3, #3
 800376a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800376c:	230c      	movs	r3, #12
 800376e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003770:	1d3b      	adds	r3, r7, #4
 8003772:	4619      	mov	r1, r3
 8003774:	481e      	ldr	r0, [pc, #120]	; (80037f0 <HAL_FMC_MspInit+0xf4>)
 8003776:	f003 fb5d 	bl	8006e34 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 800377a:	f248 1337 	movw	r3, #33079	; 0x8137
 800377e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003780:	2302      	movs	r3, #2
 8003782:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003784:	2300      	movs	r3, #0
 8003786:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003788:	2303      	movs	r3, #3
 800378a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800378c:	230c      	movs	r3, #12
 800378e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003790:	1d3b      	adds	r3, r7, #4
 8003792:	4619      	mov	r1, r3
 8003794:	4817      	ldr	r0, [pc, #92]	; (80037f4 <HAL_FMC_MspInit+0xf8>)
 8003796:	f003 fb4d 	bl	8006e34 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800379a:	f64f 7383 	movw	r3, #65411	; 0xff83
 800379e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037a0:	2302      	movs	r3, #2
 80037a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a4:	2300      	movs	r3, #0
 80037a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a8:	2303      	movs	r3, #3
 80037aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80037ac:	230c      	movs	r3, #12
 80037ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037b0:	1d3b      	adds	r3, r7, #4
 80037b2:	4619      	mov	r1, r3
 80037b4:	4810      	ldr	r0, [pc, #64]	; (80037f8 <HAL_FMC_MspInit+0xfc>)
 80037b6:	f003 fb3d 	bl	8006e34 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80037ba:	f24c 7303 	movw	r3, #50947	; 0xc703
 80037be:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c0:	2302      	movs	r3, #2
 80037c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c4:	2300      	movs	r3, #0
 80037c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037c8:	2303      	movs	r3, #3
 80037ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80037cc:	230c      	movs	r3, #12
 80037ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037d0:	1d3b      	adds	r3, r7, #4
 80037d2:	4619      	mov	r1, r3
 80037d4:	4809      	ldr	r0, [pc, #36]	; (80037fc <HAL_FMC_MspInit+0x100>)
 80037d6:	f003 fb2d 	bl	8006e34 <HAL_GPIO_Init>
 80037da:	e000      	b.n	80037de <HAL_FMC_MspInit+0xe2>
    return;
 80037dc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80037de:	3718      	adds	r7, #24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	24008974 	.word	0x24008974
 80037e8:	58024400 	.word	0x58024400
 80037ec:	58021400 	.word	0x58021400
 80037f0:	58020800 	.word	0x58020800
 80037f4:	58021800 	.word	0x58021800
 80037f8:	58021000 	.word	0x58021000
 80037fc:	58020c00 	.word	0x58020c00

08003800 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003808:	f7ff ff78 	bl	80036fc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800380c:	bf00      	nop
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003818:	e7fe      	b.n	8003818 <NMI_Handler+0x4>

0800381a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800381a:	b480      	push	{r7}
 800381c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800381e:	e7fe      	b.n	800381e <HardFault_Handler+0x4>

08003820 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003824:	e7fe      	b.n	8003824 <MemManage_Handler+0x4>

08003826 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003826:	b480      	push	{r7}
 8003828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800382a:	e7fe      	b.n	800382a <BusFault_Handler+0x4>

0800382c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003830:	e7fe      	b.n	8003830 <UsageFault_Handler+0x4>

08003832 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003832:	b480      	push	{r7}
 8003834:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003836:	bf00      	nop
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003844:	bf00      	nop
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800384e:	b480      	push	{r7}
 8003850:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003852:	bf00      	nop
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003860:	f000 fa76 	bl	8003d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003864:	bf00      	nop
 8003866:	bd80      	pop	{r7, pc}

08003868 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800386c:	4802      	ldr	r0, [pc, #8]	; (8003878 <DMA1_Stream0_IRQHandler+0x10>)
 800386e:	f001 ff53 	bl	8005718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003872:	bf00      	nop
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	24008428 	.word	0x24008428

0800387c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003880:	4802      	ldr	r0, [pc, #8]	; (800388c <DMA1_Stream1_IRQHandler+0x10>)
 8003882:	f001 ff49 	bl	8005718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003886:	bf00      	nop
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	240084a0 	.word	0x240084a0

08003890 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8003894:	4802      	ldr	r0, [pc, #8]	; (80038a0 <DMA1_Stream2_IRQHandler+0x10>)
 8003896:	f001 ff3f 	bl	8005718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800389a:	bf00      	nop
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	24008608 	.word	0x24008608

080038a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 80038a8:	4802      	ldr	r0, [pc, #8]	; (80038b4 <DMA1_Stream3_IRQHandler+0x10>)
 80038aa:	f001 ff35 	bl	8005718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80038ae:	bf00      	nop
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	24008680 	.word	0x24008680

080038b8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80038bc:	4802      	ldr	r0, [pc, #8]	; (80038c8 <DMA1_Stream4_IRQHandler+0x10>)
 80038be:	f001 ff2b 	bl	8005718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80038c2:	bf00      	nop
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	2400886c 	.word	0x2400886c

080038cc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80038d0:	4802      	ldr	r0, [pc, #8]	; (80038dc <SPI1_IRQHandler+0x10>)
 80038d2:	f008 feed 	bl	800c6b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80038d6:	bf00      	nop
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	24008290 	.word	0x24008290

080038e0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80038e4:	4802      	ldr	r0, [pc, #8]	; (80038f0 <SPI2_IRQHandler+0x10>)
 80038e6:	f008 fee3 	bl	800c6b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80038ea:	bf00      	nop
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	24008318 	.word	0x24008318

080038f4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80038f8:	4802      	ldr	r0, [pc, #8]	; (8003904 <DMA1_Stream7_IRQHandler+0x10>)
 80038fa:	f001 ff0d 	bl	8005718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80038fe:	bf00      	nop
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	24008518 	.word	0x24008518

08003908 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800390c:	4802      	ldr	r0, [pc, #8]	; (8003918 <SDMMC1_IRQHandler+0x10>)
 800390e:	f006 ff73 	bl	800a7f8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8003912:	bf00      	nop
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	24008214 	.word	0x24008214

0800391c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003920:	4802      	ldr	r0, [pc, #8]	; (800392c <UART4_IRQHandler+0x10>)
 8003922:	f00b f8b9 	bl	800ea98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003926:	bf00      	nop
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	240087dc 	.word	0x240087dc

08003930 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003934:	4802      	ldr	r0, [pc, #8]	; (8003940 <DMA2_Stream0_IRQHandler+0x10>)
 8003936:	f001 feef 	bl	8005718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800393a:	bf00      	nop
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	24008590 	.word	0x24008590

08003944 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8003948:	4802      	ldr	r0, [pc, #8]	; (8003954 <SPI4_IRQHandler+0x10>)
 800394a:	f008 feb1 	bl	800c6b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	240083a0 	.word	0x240083a0

08003958 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800395c:	4802      	ldr	r0, [pc, #8]	; (8003968 <TIM16_IRQHandler+0x10>)
 800395e:	f009 fbbf 	bl	800d0e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	24008790 	.word	0x24008790

0800396c <EXTI9_5_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI9_5_IRQHandler(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003970:	2020      	movs	r0, #32
 8003972:	f003 fc42 	bl	80071fa <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8003976:	2040      	movs	r0, #64	; 0x40
 8003978:	f003 fc3f 	bl	80071fa <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800397c:	2080      	movs	r0, #128	; 0x80
 800397e:	f003 fc3c 	bl	80071fa <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003982:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003986:	f003 fc38 	bl	80071fa <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800398a:	bf00      	nop
 800398c:	bd80      	pop	{r7, pc}

0800398e <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003992:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003996:	f003 fc30 	bl	80071fa <HAL_GPIO_EXTI_IRQHandler>

}
 800399a:	bf00      	nop
 800399c:	bd80      	pop	{r7, pc}

0800399e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800399e:	b480      	push	{r7}
 80039a0:	af00      	add	r7, sp, #0
	return 1;
 80039a2:	2301      	movs	r3, #1
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr

080039ae <_kill>:

int _kill(int pid, int sig)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b082      	sub	sp, #8
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
 80039b6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80039b8:	f010 ffdc 	bl	8014974 <__errno>
 80039bc:	4603      	mov	r3, r0
 80039be:	2216      	movs	r2, #22
 80039c0:	601a      	str	r2, [r3, #0]
	return -1;
 80039c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3708      	adds	r7, #8
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <_exit>:

void _exit (int status)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b082      	sub	sp, #8
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80039d6:	f04f 31ff 	mov.w	r1, #4294967295
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f7ff ffe7 	bl	80039ae <_kill>
	while (1) {}		/* Make sure we hang here */
 80039e0:	e7fe      	b.n	80039e0 <_exit+0x12>

080039e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b086      	sub	sp, #24
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	60f8      	str	r0, [r7, #12]
 80039ea:	60b9      	str	r1, [r7, #8]
 80039ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ee:	2300      	movs	r3, #0
 80039f0:	617b      	str	r3, [r7, #20]
 80039f2:	e00a      	b.n	8003a0a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80039f4:	f3af 8000 	nop.w
 80039f8:	4601      	mov	r1, r0
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	1c5a      	adds	r2, r3, #1
 80039fe:	60ba      	str	r2, [r7, #8]
 8003a00:	b2ca      	uxtb	r2, r1
 8003a02:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	3301      	adds	r3, #1
 8003a08:	617b      	str	r3, [r7, #20]
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	dbf0      	blt.n	80039f4 <_read+0x12>
	}

return len;
 8003a12:	687b      	ldr	r3, [r7, #4]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3718      	adds	r7, #24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a28:	2300      	movs	r3, #0
 8003a2a:	617b      	str	r3, [r7, #20]
 8003a2c:	e009      	b.n	8003a42 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	60ba      	str	r2, [r7, #8]
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	3301      	adds	r3, #1
 8003a40:	617b      	str	r3, [r7, #20]
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	dbf1      	blt.n	8003a2e <_write+0x12>
	}
	return len;
 8003a4a:	687b      	ldr	r3, [r7, #4]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <_close>:

int _close(int file)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
	return -1;
 8003a5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a7c:	605a      	str	r2, [r3, #4]
	return 0;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <_isatty>:

int _isatty(int file)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
	return 1;
 8003a94:	2301      	movs	r3, #1
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b085      	sub	sp, #20
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	60f8      	str	r0, [r7, #12]
 8003aaa:	60b9      	str	r1, [r7, #8]
 8003aac:	607a      	str	r2, [r7, #4]
	return 0;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3714      	adds	r7, #20
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ac4:	4a14      	ldr	r2, [pc, #80]	; (8003b18 <_sbrk+0x5c>)
 8003ac6:	4b15      	ldr	r3, [pc, #84]	; (8003b1c <_sbrk+0x60>)
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ad0:	4b13      	ldr	r3, [pc, #76]	; (8003b20 <_sbrk+0x64>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d102      	bne.n	8003ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ad8:	4b11      	ldr	r3, [pc, #68]	; (8003b20 <_sbrk+0x64>)
 8003ada:	4a12      	ldr	r2, [pc, #72]	; (8003b24 <_sbrk+0x68>)
 8003adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ade:	4b10      	ldr	r3, [pc, #64]	; (8003b20 <_sbrk+0x64>)
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d207      	bcs.n	8003afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003aec:	f010 ff42 	bl	8014974 <__errno>
 8003af0:	4603      	mov	r3, r0
 8003af2:	220c      	movs	r2, #12
 8003af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003af6:	f04f 33ff 	mov.w	r3, #4294967295
 8003afa:	e009      	b.n	8003b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003afc:	4b08      	ldr	r3, [pc, #32]	; (8003b20 <_sbrk+0x64>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b02:	4b07      	ldr	r3, [pc, #28]	; (8003b20 <_sbrk+0x64>)
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4413      	add	r3, r2
 8003b0a:	4a05      	ldr	r2, [pc, #20]	; (8003b20 <_sbrk+0x64>)
 8003b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3718      	adds	r7, #24
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	24100000 	.word	0x24100000
 8003b1c:	00000800 	.word	0x00000800
 8003b20:	24008978 	.word	0x24008978
 8003b24:	24008e38 	.word	0x24008e38

08003b28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003b2c:	4b32      	ldr	r3, [pc, #200]	; (8003bf8 <SystemInit+0xd0>)
 8003b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b32:	4a31      	ldr	r2, [pc, #196]	; (8003bf8 <SystemInit+0xd0>)
 8003b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003b3c:	4b2f      	ldr	r3, [pc, #188]	; (8003bfc <SystemInit+0xd4>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 030f 	and.w	r3, r3, #15
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d807      	bhi.n	8003b58 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003b48:	4b2c      	ldr	r3, [pc, #176]	; (8003bfc <SystemInit+0xd4>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f023 030f 	bic.w	r3, r3, #15
 8003b50:	4a2a      	ldr	r2, [pc, #168]	; (8003bfc <SystemInit+0xd4>)
 8003b52:	f043 0303 	orr.w	r3, r3, #3
 8003b56:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003b58:	4b29      	ldr	r3, [pc, #164]	; (8003c00 <SystemInit+0xd8>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a28      	ldr	r2, [pc, #160]	; (8003c00 <SystemInit+0xd8>)
 8003b5e:	f043 0301 	orr.w	r3, r3, #1
 8003b62:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003b64:	4b26      	ldr	r3, [pc, #152]	; (8003c00 <SystemInit+0xd8>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003b6a:	4b25      	ldr	r3, [pc, #148]	; (8003c00 <SystemInit+0xd8>)
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	4924      	ldr	r1, [pc, #144]	; (8003c00 <SystemInit+0xd8>)
 8003b70:	4b24      	ldr	r3, [pc, #144]	; (8003c04 <SystemInit+0xdc>)
 8003b72:	4013      	ands	r3, r2
 8003b74:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003b76:	4b21      	ldr	r3, [pc, #132]	; (8003bfc <SystemInit+0xd4>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d007      	beq.n	8003b92 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003b82:	4b1e      	ldr	r3, [pc, #120]	; (8003bfc <SystemInit+0xd4>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f023 030f 	bic.w	r3, r3, #15
 8003b8a:	4a1c      	ldr	r2, [pc, #112]	; (8003bfc <SystemInit+0xd4>)
 8003b8c:	f043 0303 	orr.w	r3, r3, #3
 8003b90:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8003b92:	4b1b      	ldr	r3, [pc, #108]	; (8003c00 <SystemInit+0xd8>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8003b98:	4b19      	ldr	r3, [pc, #100]	; (8003c00 <SystemInit+0xd8>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8003b9e:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <SystemInit+0xd8>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003ba4:	4b16      	ldr	r3, [pc, #88]	; (8003c00 <SystemInit+0xd8>)
 8003ba6:	4a18      	ldr	r2, [pc, #96]	; (8003c08 <SystemInit+0xe0>)
 8003ba8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003baa:	4b15      	ldr	r3, [pc, #84]	; (8003c00 <SystemInit+0xd8>)
 8003bac:	4a17      	ldr	r2, [pc, #92]	; (8003c0c <SystemInit+0xe4>)
 8003bae:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003bb0:	4b13      	ldr	r3, [pc, #76]	; (8003c00 <SystemInit+0xd8>)
 8003bb2:	4a17      	ldr	r2, [pc, #92]	; (8003c10 <SystemInit+0xe8>)
 8003bb4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003bb6:	4b12      	ldr	r3, [pc, #72]	; (8003c00 <SystemInit+0xd8>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003bbc:	4b10      	ldr	r3, [pc, #64]	; (8003c00 <SystemInit+0xd8>)
 8003bbe:	4a14      	ldr	r2, [pc, #80]	; (8003c10 <SystemInit+0xe8>)
 8003bc0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003bc2:	4b0f      	ldr	r3, [pc, #60]	; (8003c00 <SystemInit+0xd8>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003bc8:	4b0d      	ldr	r3, [pc, #52]	; (8003c00 <SystemInit+0xd8>)
 8003bca:	4a11      	ldr	r2, [pc, #68]	; (8003c10 <SystemInit+0xe8>)
 8003bcc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003bce:	4b0c      	ldr	r3, [pc, #48]	; (8003c00 <SystemInit+0xd8>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003bd4:	4b0a      	ldr	r3, [pc, #40]	; (8003c00 <SystemInit+0xd8>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a09      	ldr	r2, [pc, #36]	; (8003c00 <SystemInit+0xd8>)
 8003bda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bde:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003be0:	4b07      	ldr	r3, [pc, #28]	; (8003c00 <SystemInit+0xd8>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003be6:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <SystemInit+0xec>)
 8003be8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003bec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003bee:	bf00      	nop
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	e000ed00 	.word	0xe000ed00
 8003bfc:	52002000 	.word	0x52002000
 8003c00:	58024400 	.word	0x58024400
 8003c04:	eaf6ed7f 	.word	0xeaf6ed7f
 8003c08:	02020200 	.word	0x02020200
 8003c0c:	01ff0000 	.word	0x01ff0000
 8003c10:	01010280 	.word	0x01010280
 8003c14:	52004000 	.word	0x52004000

08003c18 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:   ldr   sp, =_estack      /* set stack pointer */
 8003c18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c50 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003c1c:	f7ff ff84 	bl	8003b28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c20:	480c      	ldr	r0, [pc, #48]	; (8003c54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003c22:	490d      	ldr	r1, [pc, #52]	; (8003c58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003c24:	4a0d      	ldr	r2, [pc, #52]	; (8003c5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c28:	e002      	b.n	8003c30 <LoopCopyDataInit>

08003c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c2e:	3304      	adds	r3, #4

08003c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c34:	d3f9      	bcc.n	8003c2a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c36:	4a0a      	ldr	r2, [pc, #40]	; (8003c60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003c38:	4c0a      	ldr	r4, [pc, #40]	; (8003c64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c3c:	e001      	b.n	8003c42 <LoopFillZerobss>

08003c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c40:	3204      	adds	r2, #4

08003c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c44:	d3fb      	bcc.n	8003c3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c46:	f010 fe9b 	bl	8014980 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c4a:	f7fd f82b 	bl	8000ca4 <main>
  bx  lr
 8003c4e:	4770      	bx	lr
Reset_Handler:   ldr   sp, =_estack      /* set stack pointer */
 8003c50:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8003c54:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003c58:	240001f0 	.word	0x240001f0
  ldr r2, =_sidata
 8003c5c:	080184d8 	.word	0x080184d8
  ldr r2, =_sbss
 8003c60:	240001f0 	.word	0x240001f0
  ldr r4, =_ebss
 8003c64:	24008e34 	.word	0x24008e34

08003c68 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c68:	e7fe      	b.n	8003c68 <ADC_IRQHandler>
	...

08003c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c72:	2003      	movs	r0, #3
 8003c74:	f000 f9a4 	bl	8003fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003c78:	f004 f8d0 	bl	8007e1c <HAL_RCC_GetSysClockFreq>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	4b15      	ldr	r3, [pc, #84]	; (8003cd4 <HAL_Init+0x68>)
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	0a1b      	lsrs	r3, r3, #8
 8003c84:	f003 030f 	and.w	r3, r3, #15
 8003c88:	4913      	ldr	r1, [pc, #76]	; (8003cd8 <HAL_Init+0x6c>)
 8003c8a:	5ccb      	ldrb	r3, [r1, r3]
 8003c8c:	f003 031f 	and.w	r3, r3, #31
 8003c90:	fa22 f303 	lsr.w	r3, r2, r3
 8003c94:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003c96:	4b0f      	ldr	r3, [pc, #60]	; (8003cd4 <HAL_Init+0x68>)
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	4a0e      	ldr	r2, [pc, #56]	; (8003cd8 <HAL_Init+0x6c>)
 8003ca0:	5cd3      	ldrb	r3, [r2, r3]
 8003ca2:	f003 031f 	and.w	r3, r3, #31
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8003cac:	4a0b      	ldr	r2, [pc, #44]	; (8003cdc <HAL_Init+0x70>)
 8003cae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003cb0:	4a0b      	ldr	r2, [pc, #44]	; (8003ce0 <HAL_Init+0x74>)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003cb6:	200e      	movs	r0, #14
 8003cb8:	f000 f814 	bl	8003ce4 <HAL_InitTick>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e002      	b.n	8003ccc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003cc6:	f7ff f837 	bl	8002d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	58024400 	.word	0x58024400
 8003cd8:	08017f6c 	.word	0x08017f6c
 8003cdc:	24000010 	.word	0x24000010
 8003ce0:	2400000c 	.word	0x2400000c

08003ce4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003cec:	4b15      	ldr	r3, [pc, #84]	; (8003d44 <HAL_InitTick+0x60>)
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d101      	bne.n	8003cf8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e021      	b.n	8003d3c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003cf8:	4b13      	ldr	r3, [pc, #76]	; (8003d48 <HAL_InitTick+0x64>)
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	4b11      	ldr	r3, [pc, #68]	; (8003d44 <HAL_InitTick+0x60>)
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	4619      	mov	r1, r3
 8003d02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d06:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 f997 	bl	8004042 <HAL_SYSTICK_Config>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e00e      	b.n	8003d3c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b0f      	cmp	r3, #15
 8003d22:	d80a      	bhi.n	8003d3a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d24:	2200      	movs	r2, #0
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	f04f 30ff 	mov.w	r0, #4294967295
 8003d2c:	f000 f953 	bl	8003fd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d30:	4a06      	ldr	r2, [pc, #24]	; (8003d4c <HAL_InitTick+0x68>)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
 8003d38:	e000      	b.n	8003d3c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	24000018 	.word	0x24000018
 8003d48:	2400000c 	.word	0x2400000c
 8003d4c:	24000014 	.word	0x24000014

08003d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003d54:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <HAL_IncTick+0x20>)
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	461a      	mov	r2, r3
 8003d5a:	4b06      	ldr	r3, [pc, #24]	; (8003d74 <HAL_IncTick+0x24>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4413      	add	r3, r2
 8003d60:	4a04      	ldr	r2, [pc, #16]	; (8003d74 <HAL_IncTick+0x24>)
 8003d62:	6013      	str	r3, [r2, #0]
}
 8003d64:	bf00      	nop
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	24000018 	.word	0x24000018
 8003d74:	2400897c 	.word	0x2400897c

08003d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d7c:	4b03      	ldr	r3, [pc, #12]	; (8003d8c <HAL_GetTick+0x14>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	2400897c 	.word	0x2400897c

08003d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d98:	f7ff ffee 	bl	8003d78 <HAL_GetTick>
 8003d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da8:	d005      	beq.n	8003db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003daa:	4b0a      	ldr	r3, [pc, #40]	; (8003dd4 <HAL_Delay+0x44>)
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	461a      	mov	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	4413      	add	r3, r2
 8003db4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003db6:	bf00      	nop
 8003db8:	f7ff ffde 	bl	8003d78 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d8f7      	bhi.n	8003db8 <HAL_Delay+0x28>
  {
  }
}
 8003dc8:	bf00      	nop
 8003dca:	bf00      	nop
 8003dcc:	3710      	adds	r7, #16
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	24000018 	.word	0x24000018

08003dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003de8:	4b0b      	ldr	r3, [pc, #44]	; (8003e18 <__NVIC_SetPriorityGrouping+0x40>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003df4:	4013      	ands	r3, r2
 8003df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003e00:	4b06      	ldr	r3, [pc, #24]	; (8003e1c <__NVIC_SetPriorityGrouping+0x44>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e06:	4a04      	ldr	r2, [pc, #16]	; (8003e18 <__NVIC_SetPriorityGrouping+0x40>)
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	60d3      	str	r3, [r2, #12]
}
 8003e0c:	bf00      	nop
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr
 8003e18:	e000ed00 	.word	0xe000ed00
 8003e1c:	05fa0000 	.word	0x05fa0000

08003e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e24:	4b04      	ldr	r3, [pc, #16]	; (8003e38 <__NVIC_GetPriorityGrouping+0x18>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	0a1b      	lsrs	r3, r3, #8
 8003e2a:	f003 0307 	and.w	r3, r3, #7
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	e000ed00 	.word	0xe000ed00

08003e3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	4603      	mov	r3, r0
 8003e44:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003e46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	db0b      	blt.n	8003e66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e4e:	88fb      	ldrh	r3, [r7, #6]
 8003e50:	f003 021f 	and.w	r2, r3, #31
 8003e54:	4907      	ldr	r1, [pc, #28]	; (8003e74 <__NVIC_EnableIRQ+0x38>)
 8003e56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e5a:	095b      	lsrs	r3, r3, #5
 8003e5c:	2001      	movs	r0, #1
 8003e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	e000e100 	.word	0xe000e100

08003e78 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	4603      	mov	r3, r0
 8003e80:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003e82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	db12      	blt.n	8003eb0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e8a:	88fb      	ldrh	r3, [r7, #6]
 8003e8c:	f003 021f 	and.w	r2, r3, #31
 8003e90:	490a      	ldr	r1, [pc, #40]	; (8003ebc <__NVIC_DisableIRQ+0x44>)
 8003e92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e96:	095b      	lsrs	r3, r3, #5
 8003e98:	2001      	movs	r0, #1
 8003e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e9e:	3320      	adds	r3, #32
 8003ea0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003ea4:	f3bf 8f4f 	dsb	sy
}
 8003ea8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003eaa:	f3bf 8f6f 	isb	sy
}
 8003eae:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	e000e100 	.word	0xe000e100

08003ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	6039      	str	r1, [r7, #0]
 8003eca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ecc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	db0a      	blt.n	8003eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	490c      	ldr	r1, [pc, #48]	; (8003f0c <__NVIC_SetPriority+0x4c>)
 8003eda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ede:	0112      	lsls	r2, r2, #4
 8003ee0:	b2d2      	uxtb	r2, r2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ee8:	e00a      	b.n	8003f00 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	4908      	ldr	r1, [pc, #32]	; (8003f10 <__NVIC_SetPriority+0x50>)
 8003ef0:	88fb      	ldrh	r3, [r7, #6]
 8003ef2:	f003 030f 	and.w	r3, r3, #15
 8003ef6:	3b04      	subs	r3, #4
 8003ef8:	0112      	lsls	r2, r2, #4
 8003efa:	b2d2      	uxtb	r2, r2
 8003efc:	440b      	add	r3, r1
 8003efe:	761a      	strb	r2, [r3, #24]
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	e000e100 	.word	0xe000e100
 8003f10:	e000ed00 	.word	0xe000ed00

08003f14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b089      	sub	sp, #36	; 0x24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	f1c3 0307 	rsb	r3, r3, #7
 8003f2e:	2b04      	cmp	r3, #4
 8003f30:	bf28      	it	cs
 8003f32:	2304      	movcs	r3, #4
 8003f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	2b06      	cmp	r3, #6
 8003f3c:	d902      	bls.n	8003f44 <NVIC_EncodePriority+0x30>
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	3b03      	subs	r3, #3
 8003f42:	e000      	b.n	8003f46 <NVIC_EncodePriority+0x32>
 8003f44:	2300      	movs	r3, #0
 8003f46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f48:	f04f 32ff 	mov.w	r2, #4294967295
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	43da      	mvns	r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	401a      	ands	r2, r3
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	fa01 f303 	lsl.w	r3, r1, r3
 8003f66:	43d9      	mvns	r1, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f6c:	4313      	orrs	r3, r2
         );
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3724      	adds	r7, #36	; 0x24
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
	...

08003f7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f8c:	d301      	bcc.n	8003f92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e00f      	b.n	8003fb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f92:	4a0a      	ldr	r2, [pc, #40]	; (8003fbc <SysTick_Config+0x40>)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3b01      	subs	r3, #1
 8003f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f9a:	210f      	movs	r1, #15
 8003f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa0:	f7ff ff8e 	bl	8003ec0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fa4:	4b05      	ldr	r3, [pc, #20]	; (8003fbc <SysTick_Config+0x40>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003faa:	4b04      	ldr	r3, [pc, #16]	; (8003fbc <SysTick_Config+0x40>)
 8003fac:	2207      	movs	r2, #7
 8003fae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	e000e010 	.word	0xe000e010

08003fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff ff05 	bl	8003dd8 <__NVIC_SetPriorityGrouping>
}
 8003fce:	bf00      	nop
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b086      	sub	sp, #24
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	4603      	mov	r3, r0
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	607a      	str	r2, [r7, #4]
 8003fe2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fe4:	f7ff ff1c 	bl	8003e20 <__NVIC_GetPriorityGrouping>
 8003fe8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	68b9      	ldr	r1, [r7, #8]
 8003fee:	6978      	ldr	r0, [r7, #20]
 8003ff0:	f7ff ff90 	bl	8003f14 <NVIC_EncodePriority>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff ff5f 	bl	8003ec0 <__NVIC_SetPriority>
}
 8004002:	bf00      	nop
 8004004:	3718      	adds	r7, #24
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800400a:	b580      	push	{r7, lr}
 800400c:	b082      	sub	sp, #8
 800400e:	af00      	add	r7, sp, #0
 8004010:	4603      	mov	r3, r0
 8004012:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004014:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004018:	4618      	mov	r0, r3
 800401a:	f7ff ff0f 	bl	8003e3c <__NVIC_EnableIRQ>
}
 800401e:	bf00      	nop
 8004020:	3708      	adds	r7, #8
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b082      	sub	sp, #8
 800402a:	af00      	add	r7, sp, #0
 800402c:	4603      	mov	r3, r0
 800402e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004030:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004034:	4618      	mov	r0, r3
 8004036:	f7ff ff1f 	bl	8003e78 <__NVIC_DisableIRQ>
}
 800403a:	bf00      	nop
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b082      	sub	sp, #8
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff ff96 	bl	8003f7c <SysTick_Config>
 8004050:	4603      	mov	r3, r0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
	...

0800405c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b086      	sub	sp, #24
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004064:	f7ff fe88 	bl	8003d78 <HAL_GetTick>
 8004068:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e37f      	b.n	8004774 <HAL_DMA_Init+0x718>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a66      	ldr	r2, [pc, #408]	; (8004214 <HAL_DMA_Init+0x1b8>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d04a      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a65      	ldr	r2, [pc, #404]	; (8004218 <HAL_DMA_Init+0x1bc>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d045      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a63      	ldr	r2, [pc, #396]	; (800421c <HAL_DMA_Init+0x1c0>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d040      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a62      	ldr	r2, [pc, #392]	; (8004220 <HAL_DMA_Init+0x1c4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d03b      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a60      	ldr	r2, [pc, #384]	; (8004224 <HAL_DMA_Init+0x1c8>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d036      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a5f      	ldr	r2, [pc, #380]	; (8004228 <HAL_DMA_Init+0x1cc>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d031      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a5d      	ldr	r2, [pc, #372]	; (800422c <HAL_DMA_Init+0x1d0>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d02c      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a5c      	ldr	r2, [pc, #368]	; (8004230 <HAL_DMA_Init+0x1d4>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d027      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a5a      	ldr	r2, [pc, #360]	; (8004234 <HAL_DMA_Init+0x1d8>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d022      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a59      	ldr	r2, [pc, #356]	; (8004238 <HAL_DMA_Init+0x1dc>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d01d      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a57      	ldr	r2, [pc, #348]	; (800423c <HAL_DMA_Init+0x1e0>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d018      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a56      	ldr	r2, [pc, #344]	; (8004240 <HAL_DMA_Init+0x1e4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d013      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a54      	ldr	r2, [pc, #336]	; (8004244 <HAL_DMA_Init+0x1e8>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d00e      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a53      	ldr	r2, [pc, #332]	; (8004248 <HAL_DMA_Init+0x1ec>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d009      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a51      	ldr	r2, [pc, #324]	; (800424c <HAL_DMA_Init+0x1f0>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d004      	beq.n	8004114 <HAL_DMA_Init+0xb8>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a50      	ldr	r2, [pc, #320]	; (8004250 <HAL_DMA_Init+0x1f4>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d101      	bne.n	8004118 <HAL_DMA_Init+0xbc>
 8004114:	2301      	movs	r3, #1
 8004116:	e000      	b.n	800411a <HAL_DMA_Init+0xbe>
 8004118:	2300      	movs	r3, #0
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 813c 	beq.w	8004398 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a37      	ldr	r2, [pc, #220]	; (8004214 <HAL_DMA_Init+0x1b8>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d04a      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a36      	ldr	r2, [pc, #216]	; (8004218 <HAL_DMA_Init+0x1bc>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d045      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a34      	ldr	r2, [pc, #208]	; (800421c <HAL_DMA_Init+0x1c0>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d040      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a33      	ldr	r2, [pc, #204]	; (8004220 <HAL_DMA_Init+0x1c4>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d03b      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a31      	ldr	r2, [pc, #196]	; (8004224 <HAL_DMA_Init+0x1c8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d036      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a30      	ldr	r2, [pc, #192]	; (8004228 <HAL_DMA_Init+0x1cc>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d031      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a2e      	ldr	r2, [pc, #184]	; (800422c <HAL_DMA_Init+0x1d0>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d02c      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a2d      	ldr	r2, [pc, #180]	; (8004230 <HAL_DMA_Init+0x1d4>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d027      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a2b      	ldr	r2, [pc, #172]	; (8004234 <HAL_DMA_Init+0x1d8>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d022      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a2a      	ldr	r2, [pc, #168]	; (8004238 <HAL_DMA_Init+0x1dc>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d01d      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a28      	ldr	r2, [pc, #160]	; (800423c <HAL_DMA_Init+0x1e0>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d018      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a27      	ldr	r2, [pc, #156]	; (8004240 <HAL_DMA_Init+0x1e4>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d013      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a25      	ldr	r2, [pc, #148]	; (8004244 <HAL_DMA_Init+0x1e8>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d00e      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a24      	ldr	r2, [pc, #144]	; (8004248 <HAL_DMA_Init+0x1ec>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d009      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a22      	ldr	r2, [pc, #136]	; (800424c <HAL_DMA_Init+0x1f0>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d004      	beq.n	80041d0 <HAL_DMA_Init+0x174>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a21      	ldr	r2, [pc, #132]	; (8004250 <HAL_DMA_Init+0x1f4>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d108      	bne.n	80041e2 <HAL_DMA_Init+0x186>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0201 	bic.w	r2, r2, #1
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	e007      	b.n	80041f2 <HAL_DMA_Init+0x196>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f022 0201 	bic.w	r2, r2, #1
 80041f0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80041f2:	e02f      	b.n	8004254 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041f4:	f7ff fdc0 	bl	8003d78 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b05      	cmp	r3, #5
 8004200:	d928      	bls.n	8004254 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2220      	movs	r2, #32
 8004206:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2203      	movs	r2, #3
 800420c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e2af      	b.n	8004774 <HAL_DMA_Init+0x718>
 8004214:	40020010 	.word	0x40020010
 8004218:	40020028 	.word	0x40020028
 800421c:	40020040 	.word	0x40020040
 8004220:	40020058 	.word	0x40020058
 8004224:	40020070 	.word	0x40020070
 8004228:	40020088 	.word	0x40020088
 800422c:	400200a0 	.word	0x400200a0
 8004230:	400200b8 	.word	0x400200b8
 8004234:	40020410 	.word	0x40020410
 8004238:	40020428 	.word	0x40020428
 800423c:	40020440 	.word	0x40020440
 8004240:	40020458 	.word	0x40020458
 8004244:	40020470 	.word	0x40020470
 8004248:	40020488 	.word	0x40020488
 800424c:	400204a0 	.word	0x400204a0
 8004250:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1c8      	bne.n	80041f4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	4b73      	ldr	r3, [pc, #460]	; (800443c <HAL_DMA_Init+0x3e0>)
 800426e:	4013      	ands	r3, r2
 8004270:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800427a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004286:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004292:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	4313      	orrs	r3, r2
 800429e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a4:	2b04      	cmp	r3, #4
 80042a6:	d107      	bne.n	80042b8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b0:	4313      	orrs	r3, r2
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	2b28      	cmp	r3, #40	; 0x28
 80042be:	d903      	bls.n	80042c8 <HAL_DMA_Init+0x26c>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	2b2e      	cmp	r3, #46	; 0x2e
 80042c6:	d91f      	bls.n	8004308 <HAL_DMA_Init+0x2ac>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	2b3e      	cmp	r3, #62	; 0x3e
 80042ce:	d903      	bls.n	80042d8 <HAL_DMA_Init+0x27c>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b42      	cmp	r3, #66	; 0x42
 80042d6:	d917      	bls.n	8004308 <HAL_DMA_Init+0x2ac>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	2b46      	cmp	r3, #70	; 0x46
 80042de:	d903      	bls.n	80042e8 <HAL_DMA_Init+0x28c>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	2b48      	cmp	r3, #72	; 0x48
 80042e6:	d90f      	bls.n	8004308 <HAL_DMA_Init+0x2ac>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	2b4e      	cmp	r3, #78	; 0x4e
 80042ee:	d903      	bls.n	80042f8 <HAL_DMA_Init+0x29c>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	2b52      	cmp	r3, #82	; 0x52
 80042f6:	d907      	bls.n	8004308 <HAL_DMA_Init+0x2ac>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	2b73      	cmp	r3, #115	; 0x73
 80042fe:	d905      	bls.n	800430c <HAL_DMA_Init+0x2b0>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	2b77      	cmp	r3, #119	; 0x77
 8004306:	d801      	bhi.n	800430c <HAL_DMA_Init+0x2b0>
 8004308:	2301      	movs	r3, #1
 800430a:	e000      	b.n	800430e <HAL_DMA_Init+0x2b2>
 800430c:	2300      	movs	r3, #0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004318:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	f023 0307 	bic.w	r3, r3, #7
 8004330:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	4313      	orrs	r3, r2
 800433a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004340:	2b04      	cmp	r3, #4
 8004342:	d117      	bne.n	8004374 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	4313      	orrs	r3, r2
 800434c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00e      	beq.n	8004374 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f002 fbe2 	bl	8006b20 <DMA_CheckFifoParam>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d008      	beq.n	8004374 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2240      	movs	r2, #64	; 0x40
 8004366:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e1ff      	b.n	8004774 <HAL_DMA_Init+0x718>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f002 fb1d 	bl	80069bc <DMA_CalcBaseAndBitshift>
 8004382:	4603      	mov	r3, r0
 8004384:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800438a:	f003 031f 	and.w	r3, r3, #31
 800438e:	223f      	movs	r2, #63	; 0x3f
 8004390:	409a      	lsls	r2, r3
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	609a      	str	r2, [r3, #8]
 8004396:	e0fe      	b.n	8004596 <HAL_DMA_Init+0x53a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a28      	ldr	r2, [pc, #160]	; (8004440 <HAL_DMA_Init+0x3e4>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d04a      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a27      	ldr	r2, [pc, #156]	; (8004444 <HAL_DMA_Init+0x3e8>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d045      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a25      	ldr	r2, [pc, #148]	; (8004448 <HAL_DMA_Init+0x3ec>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d040      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a24      	ldr	r2, [pc, #144]	; (800444c <HAL_DMA_Init+0x3f0>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d03b      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a22      	ldr	r2, [pc, #136]	; (8004450 <HAL_DMA_Init+0x3f4>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d036      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a21      	ldr	r2, [pc, #132]	; (8004454 <HAL_DMA_Init+0x3f8>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d031      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a1f      	ldr	r2, [pc, #124]	; (8004458 <HAL_DMA_Init+0x3fc>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d02c      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a1e      	ldr	r2, [pc, #120]	; (800445c <HAL_DMA_Init+0x400>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d027      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a1c      	ldr	r2, [pc, #112]	; (8004460 <HAL_DMA_Init+0x404>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d022      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a1b      	ldr	r2, [pc, #108]	; (8004464 <HAL_DMA_Init+0x408>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d01d      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a19      	ldr	r2, [pc, #100]	; (8004468 <HAL_DMA_Init+0x40c>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d018      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a18      	ldr	r2, [pc, #96]	; (800446c <HAL_DMA_Init+0x410>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d013      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a16      	ldr	r2, [pc, #88]	; (8004470 <HAL_DMA_Init+0x414>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d00e      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a15      	ldr	r2, [pc, #84]	; (8004474 <HAL_DMA_Init+0x418>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d009      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a13      	ldr	r2, [pc, #76]	; (8004478 <HAL_DMA_Init+0x41c>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d004      	beq.n	8004438 <HAL_DMA_Init+0x3dc>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a12      	ldr	r2, [pc, #72]	; (800447c <HAL_DMA_Init+0x420>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d123      	bne.n	8004480 <HAL_DMA_Init+0x424>
 8004438:	2301      	movs	r3, #1
 800443a:	e022      	b.n	8004482 <HAL_DMA_Init+0x426>
 800443c:	fe10803f 	.word	0xfe10803f
 8004440:	48022c08 	.word	0x48022c08
 8004444:	48022c1c 	.word	0x48022c1c
 8004448:	48022c30 	.word	0x48022c30
 800444c:	48022c44 	.word	0x48022c44
 8004450:	48022c58 	.word	0x48022c58
 8004454:	48022c6c 	.word	0x48022c6c
 8004458:	48022c80 	.word	0x48022c80
 800445c:	48022c94 	.word	0x48022c94
 8004460:	58025408 	.word	0x58025408
 8004464:	5802541c 	.word	0x5802541c
 8004468:	58025430 	.word	0x58025430
 800446c:	58025444 	.word	0x58025444
 8004470:	58025458 	.word	0x58025458
 8004474:	5802546c 	.word	0x5802546c
 8004478:	58025480 	.word	0x58025480
 800447c:	58025494 	.word	0x58025494
 8004480:	2300      	movs	r3, #0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d07e      	beq.n	8004584 <HAL_DMA_Init+0x528>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a80      	ldr	r2, [pc, #512]	; (800468c <HAL_DMA_Init+0x630>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d021      	beq.n	80044d4 <HAL_DMA_Init+0x478>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a7e      	ldr	r2, [pc, #504]	; (8004690 <HAL_DMA_Init+0x634>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d01c      	beq.n	80044d4 <HAL_DMA_Init+0x478>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a7d      	ldr	r2, [pc, #500]	; (8004694 <HAL_DMA_Init+0x638>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d017      	beq.n	80044d4 <HAL_DMA_Init+0x478>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a7b      	ldr	r2, [pc, #492]	; (8004698 <HAL_DMA_Init+0x63c>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d012      	beq.n	80044d4 <HAL_DMA_Init+0x478>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a7a      	ldr	r2, [pc, #488]	; (800469c <HAL_DMA_Init+0x640>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00d      	beq.n	80044d4 <HAL_DMA_Init+0x478>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a78      	ldr	r2, [pc, #480]	; (80046a0 <HAL_DMA_Init+0x644>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d008      	beq.n	80044d4 <HAL_DMA_Init+0x478>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a77      	ldr	r2, [pc, #476]	; (80046a4 <HAL_DMA_Init+0x648>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d003      	beq.n	80044d4 <HAL_DMA_Init+0x478>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a75      	ldr	r2, [pc, #468]	; (80046a8 <HAL_DMA_Init+0x64c>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2202      	movs	r2, #2
 80044da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	4b6e      	ldr	r3, [pc, #440]	; (80046ac <HAL_DMA_Init+0x650>)
 80044f2:	4013      	ands	r3, r2
 80044f4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	2b40      	cmp	r3, #64	; 0x40
 80044fc:	d008      	beq.n	8004510 <HAL_DMA_Init+0x4b4>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	2b80      	cmp	r3, #128	; 0x80
 8004504:	d102      	bne.n	800450c <HAL_DMA_Init+0x4b0>
 8004506:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800450a:	e002      	b.n	8004512 <HAL_DMA_Init+0x4b6>
 800450c:	2300      	movs	r3, #0
 800450e:	e000      	b.n	8004512 <HAL_DMA_Init+0x4b6>
 8004510:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	68d2      	ldr	r2, [r2, #12]
 8004516:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004518:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004520:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004528:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004530:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004538:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a1b      	ldr	r3, [r3, #32]
 800453e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004540:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	4313      	orrs	r3, r2
 8004546:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	461a      	mov	r2, r3
 8004556:	4b56      	ldr	r3, [pc, #344]	; (80046b0 <HAL_DMA_Init+0x654>)
 8004558:	4413      	add	r3, r2
 800455a:	4a56      	ldr	r2, [pc, #344]	; (80046b4 <HAL_DMA_Init+0x658>)
 800455c:	fba2 2303 	umull	r2, r3, r2, r3
 8004560:	091b      	lsrs	r3, r3, #4
 8004562:	009a      	lsls	r2, r3, #2
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f002 fa27 	bl	80069bc <DMA_CalcBaseAndBitshift>
 800456e:	4603      	mov	r3, r0
 8004570:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004576:	f003 031f 	and.w	r3, r3, #31
 800457a:	2201      	movs	r2, #1
 800457c:	409a      	lsls	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	605a      	str	r2, [r3, #4]
 8004582:	e008      	b.n	8004596 <HAL_DMA_Init+0x53a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2240      	movs	r2, #64	; 0x40
 8004588:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2203      	movs	r2, #3
 800458e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e0ee      	b.n	8004774 <HAL_DMA_Init+0x718>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a47      	ldr	r2, [pc, #284]	; (80046b8 <HAL_DMA_Init+0x65c>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d072      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a45      	ldr	r2, [pc, #276]	; (80046bc <HAL_DMA_Init+0x660>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d06d      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a44      	ldr	r2, [pc, #272]	; (80046c0 <HAL_DMA_Init+0x664>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d068      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a42      	ldr	r2, [pc, #264]	; (80046c4 <HAL_DMA_Init+0x668>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d063      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a41      	ldr	r2, [pc, #260]	; (80046c8 <HAL_DMA_Init+0x66c>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d05e      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a3f      	ldr	r2, [pc, #252]	; (80046cc <HAL_DMA_Init+0x670>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d059      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a3e      	ldr	r2, [pc, #248]	; (80046d0 <HAL_DMA_Init+0x674>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d054      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a3c      	ldr	r2, [pc, #240]	; (80046d4 <HAL_DMA_Init+0x678>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d04f      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a3b      	ldr	r2, [pc, #236]	; (80046d8 <HAL_DMA_Init+0x67c>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d04a      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a39      	ldr	r2, [pc, #228]	; (80046dc <HAL_DMA_Init+0x680>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d045      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a38      	ldr	r2, [pc, #224]	; (80046e0 <HAL_DMA_Init+0x684>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d040      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a36      	ldr	r2, [pc, #216]	; (80046e4 <HAL_DMA_Init+0x688>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d03b      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a35      	ldr	r2, [pc, #212]	; (80046e8 <HAL_DMA_Init+0x68c>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d036      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a33      	ldr	r2, [pc, #204]	; (80046ec <HAL_DMA_Init+0x690>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d031      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a32      	ldr	r2, [pc, #200]	; (80046f0 <HAL_DMA_Init+0x694>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d02c      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a30      	ldr	r2, [pc, #192]	; (80046f4 <HAL_DMA_Init+0x698>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d027      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a14      	ldr	r2, [pc, #80]	; (800468c <HAL_DMA_Init+0x630>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d022      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a12      	ldr	r2, [pc, #72]	; (8004690 <HAL_DMA_Init+0x634>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d01d      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a11      	ldr	r2, [pc, #68]	; (8004694 <HAL_DMA_Init+0x638>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d018      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a0f      	ldr	r2, [pc, #60]	; (8004698 <HAL_DMA_Init+0x63c>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d013      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a0e      	ldr	r2, [pc, #56]	; (800469c <HAL_DMA_Init+0x640>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d00e      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a0c      	ldr	r2, [pc, #48]	; (80046a0 <HAL_DMA_Init+0x644>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d009      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a0b      	ldr	r2, [pc, #44]	; (80046a4 <HAL_DMA_Init+0x648>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d004      	beq.n	8004686 <HAL_DMA_Init+0x62a>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a09      	ldr	r2, [pc, #36]	; (80046a8 <HAL_DMA_Init+0x64c>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d138      	bne.n	80046f8 <HAL_DMA_Init+0x69c>
 8004686:	2301      	movs	r3, #1
 8004688:	e037      	b.n	80046fa <HAL_DMA_Init+0x69e>
 800468a:	bf00      	nop
 800468c:	58025408 	.word	0x58025408
 8004690:	5802541c 	.word	0x5802541c
 8004694:	58025430 	.word	0x58025430
 8004698:	58025444 	.word	0x58025444
 800469c:	58025458 	.word	0x58025458
 80046a0:	5802546c 	.word	0x5802546c
 80046a4:	58025480 	.word	0x58025480
 80046a8:	58025494 	.word	0x58025494
 80046ac:	fffe000f 	.word	0xfffe000f
 80046b0:	a7fdabf8 	.word	0xa7fdabf8
 80046b4:	cccccccd 	.word	0xcccccccd
 80046b8:	40020010 	.word	0x40020010
 80046bc:	40020028 	.word	0x40020028
 80046c0:	40020040 	.word	0x40020040
 80046c4:	40020058 	.word	0x40020058
 80046c8:	40020070 	.word	0x40020070
 80046cc:	40020088 	.word	0x40020088
 80046d0:	400200a0 	.word	0x400200a0
 80046d4:	400200b8 	.word	0x400200b8
 80046d8:	40020410 	.word	0x40020410
 80046dc:	40020428 	.word	0x40020428
 80046e0:	40020440 	.word	0x40020440
 80046e4:	40020458 	.word	0x40020458
 80046e8:	40020470 	.word	0x40020470
 80046ec:	40020488 	.word	0x40020488
 80046f0:	400204a0 	.word	0x400204a0
 80046f4:	400204b8 	.word	0x400204b8
 80046f8:	2300      	movs	r3, #0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d032      	beq.n	8004764 <HAL_DMA_Init+0x708>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f002 fa8a 	bl	8006c18 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	2b80      	cmp	r3, #128	; 0x80
 800470a:	d102      	bne.n	8004712 <HAL_DMA_Init+0x6b6>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685a      	ldr	r2, [r3, #4]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800471a:	b2d2      	uxtb	r2, r2
 800471c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004726:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d010      	beq.n	8004752 <HAL_DMA_Init+0x6f6>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	2b08      	cmp	r3, #8
 8004736:	d80c      	bhi.n	8004752 <HAL_DMA_Init+0x6f6>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f002 fb07 	bl	8006d4c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004742:	2200      	movs	r2, #0
 8004744:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800474e:	605a      	str	r2, [r3, #4]
 8004750:	e008      	b.n	8004764 <HAL_DMA_Init+0x708>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2201      	movs	r2, #1
 800476e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3718      	adds	r7, #24
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
 8004788:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800478a:	2300      	movs	r3, #0
 800478c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d101      	bne.n	8004798 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e226      	b.n	8004be6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d101      	bne.n	80047a6 <HAL_DMA_Start_IT+0x2a>
 80047a2:	2302      	movs	r3, #2
 80047a4:	e21f      	b.n	8004be6 <HAL_DMA_Start_IT+0x46a>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	f040 820a 	bne.w	8004bd0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a68      	ldr	r2, [pc, #416]	; (8004970 <HAL_DMA_Start_IT+0x1f4>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d04a      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a66      	ldr	r2, [pc, #408]	; (8004974 <HAL_DMA_Start_IT+0x1f8>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d045      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a65      	ldr	r2, [pc, #404]	; (8004978 <HAL_DMA_Start_IT+0x1fc>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d040      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a63      	ldr	r2, [pc, #396]	; (800497c <HAL_DMA_Start_IT+0x200>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d03b      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a62      	ldr	r2, [pc, #392]	; (8004980 <HAL_DMA_Start_IT+0x204>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d036      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a60      	ldr	r2, [pc, #384]	; (8004984 <HAL_DMA_Start_IT+0x208>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d031      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a5f      	ldr	r2, [pc, #380]	; (8004988 <HAL_DMA_Start_IT+0x20c>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d02c      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a5d      	ldr	r2, [pc, #372]	; (800498c <HAL_DMA_Start_IT+0x210>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d027      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a5c      	ldr	r2, [pc, #368]	; (8004990 <HAL_DMA_Start_IT+0x214>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d022      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a5a      	ldr	r2, [pc, #360]	; (8004994 <HAL_DMA_Start_IT+0x218>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d01d      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a59      	ldr	r2, [pc, #356]	; (8004998 <HAL_DMA_Start_IT+0x21c>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d018      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a57      	ldr	r2, [pc, #348]	; (800499c <HAL_DMA_Start_IT+0x220>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d013      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a56      	ldr	r2, [pc, #344]	; (80049a0 <HAL_DMA_Start_IT+0x224>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d00e      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a54      	ldr	r2, [pc, #336]	; (80049a4 <HAL_DMA_Start_IT+0x228>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d009      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a53      	ldr	r2, [pc, #332]	; (80049a8 <HAL_DMA_Start_IT+0x22c>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d004      	beq.n	800486a <HAL_DMA_Start_IT+0xee>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a51      	ldr	r2, [pc, #324]	; (80049ac <HAL_DMA_Start_IT+0x230>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d108      	bne.n	800487c <HAL_DMA_Start_IT+0x100>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 0201 	bic.w	r2, r2, #1
 8004878:	601a      	str	r2, [r3, #0]
 800487a:	e007      	b.n	800488c <HAL_DMA_Start_IT+0x110>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f022 0201 	bic.w	r2, r2, #1
 800488a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	68b9      	ldr	r1, [r7, #8]
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f001 feae 	bl	80065f4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a34      	ldr	r2, [pc, #208]	; (8004970 <HAL_DMA_Start_IT+0x1f4>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d04a      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a33      	ldr	r2, [pc, #204]	; (8004974 <HAL_DMA_Start_IT+0x1f8>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d045      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a31      	ldr	r2, [pc, #196]	; (8004978 <HAL_DMA_Start_IT+0x1fc>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d040      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a30      	ldr	r2, [pc, #192]	; (800497c <HAL_DMA_Start_IT+0x200>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d03b      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a2e      	ldr	r2, [pc, #184]	; (8004980 <HAL_DMA_Start_IT+0x204>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d036      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a2d      	ldr	r2, [pc, #180]	; (8004984 <HAL_DMA_Start_IT+0x208>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d031      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a2b      	ldr	r2, [pc, #172]	; (8004988 <HAL_DMA_Start_IT+0x20c>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d02c      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a2a      	ldr	r2, [pc, #168]	; (800498c <HAL_DMA_Start_IT+0x210>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d027      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a28      	ldr	r2, [pc, #160]	; (8004990 <HAL_DMA_Start_IT+0x214>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d022      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a27      	ldr	r2, [pc, #156]	; (8004994 <HAL_DMA_Start_IT+0x218>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d01d      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a25      	ldr	r2, [pc, #148]	; (8004998 <HAL_DMA_Start_IT+0x21c>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d018      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a24      	ldr	r2, [pc, #144]	; (800499c <HAL_DMA_Start_IT+0x220>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d013      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a22      	ldr	r2, [pc, #136]	; (80049a0 <HAL_DMA_Start_IT+0x224>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d00e      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a21      	ldr	r2, [pc, #132]	; (80049a4 <HAL_DMA_Start_IT+0x228>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d009      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a1f      	ldr	r2, [pc, #124]	; (80049a8 <HAL_DMA_Start_IT+0x22c>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d004      	beq.n	8004938 <HAL_DMA_Start_IT+0x1bc>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a1e      	ldr	r2, [pc, #120]	; (80049ac <HAL_DMA_Start_IT+0x230>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d101      	bne.n	800493c <HAL_DMA_Start_IT+0x1c0>
 8004938:	2301      	movs	r3, #1
 800493a:	e000      	b.n	800493e <HAL_DMA_Start_IT+0x1c2>
 800493c:	2300      	movs	r3, #0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d036      	beq.n	80049b0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f023 021e 	bic.w	r2, r3, #30
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f042 0216 	orr.w	r2, r2, #22
 8004954:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495a:	2b00      	cmp	r3, #0
 800495c:	d03e      	beq.n	80049dc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f042 0208 	orr.w	r2, r2, #8
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	e035      	b.n	80049dc <HAL_DMA_Start_IT+0x260>
 8004970:	40020010 	.word	0x40020010
 8004974:	40020028 	.word	0x40020028
 8004978:	40020040 	.word	0x40020040
 800497c:	40020058 	.word	0x40020058
 8004980:	40020070 	.word	0x40020070
 8004984:	40020088 	.word	0x40020088
 8004988:	400200a0 	.word	0x400200a0
 800498c:	400200b8 	.word	0x400200b8
 8004990:	40020410 	.word	0x40020410
 8004994:	40020428 	.word	0x40020428
 8004998:	40020440 	.word	0x40020440
 800499c:	40020458 	.word	0x40020458
 80049a0:	40020470 	.word	0x40020470
 80049a4:	40020488 	.word	0x40020488
 80049a8:	400204a0 	.word	0x400204a0
 80049ac:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f023 020e 	bic.w	r2, r3, #14
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 020a 	orr.w	r2, r2, #10
 80049c2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d007      	beq.n	80049dc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0204 	orr.w	r2, r2, #4
 80049da:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a83      	ldr	r2, [pc, #524]	; (8004bf0 <HAL_DMA_Start_IT+0x474>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d072      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a82      	ldr	r2, [pc, #520]	; (8004bf4 <HAL_DMA_Start_IT+0x478>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d06d      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a80      	ldr	r2, [pc, #512]	; (8004bf8 <HAL_DMA_Start_IT+0x47c>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d068      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a7f      	ldr	r2, [pc, #508]	; (8004bfc <HAL_DMA_Start_IT+0x480>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d063      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a7d      	ldr	r2, [pc, #500]	; (8004c00 <HAL_DMA_Start_IT+0x484>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d05e      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a7c      	ldr	r2, [pc, #496]	; (8004c04 <HAL_DMA_Start_IT+0x488>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d059      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a7a      	ldr	r2, [pc, #488]	; (8004c08 <HAL_DMA_Start_IT+0x48c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d054      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a79      	ldr	r2, [pc, #484]	; (8004c0c <HAL_DMA_Start_IT+0x490>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d04f      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a77      	ldr	r2, [pc, #476]	; (8004c10 <HAL_DMA_Start_IT+0x494>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d04a      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a76      	ldr	r2, [pc, #472]	; (8004c14 <HAL_DMA_Start_IT+0x498>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d045      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a74      	ldr	r2, [pc, #464]	; (8004c18 <HAL_DMA_Start_IT+0x49c>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d040      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a73      	ldr	r2, [pc, #460]	; (8004c1c <HAL_DMA_Start_IT+0x4a0>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d03b      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a71      	ldr	r2, [pc, #452]	; (8004c20 <HAL_DMA_Start_IT+0x4a4>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d036      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a70      	ldr	r2, [pc, #448]	; (8004c24 <HAL_DMA_Start_IT+0x4a8>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d031      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a6e      	ldr	r2, [pc, #440]	; (8004c28 <HAL_DMA_Start_IT+0x4ac>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d02c      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a6d      	ldr	r2, [pc, #436]	; (8004c2c <HAL_DMA_Start_IT+0x4b0>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d027      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a6b      	ldr	r2, [pc, #428]	; (8004c30 <HAL_DMA_Start_IT+0x4b4>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d022      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a6a      	ldr	r2, [pc, #424]	; (8004c34 <HAL_DMA_Start_IT+0x4b8>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d01d      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a68      	ldr	r2, [pc, #416]	; (8004c38 <HAL_DMA_Start_IT+0x4bc>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d018      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a67      	ldr	r2, [pc, #412]	; (8004c3c <HAL_DMA_Start_IT+0x4c0>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d013      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a65      	ldr	r2, [pc, #404]	; (8004c40 <HAL_DMA_Start_IT+0x4c4>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d00e      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a64      	ldr	r2, [pc, #400]	; (8004c44 <HAL_DMA_Start_IT+0x4c8>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d009      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a62      	ldr	r2, [pc, #392]	; (8004c48 <HAL_DMA_Start_IT+0x4cc>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d004      	beq.n	8004acc <HAL_DMA_Start_IT+0x350>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a61      	ldr	r2, [pc, #388]	; (8004c4c <HAL_DMA_Start_IT+0x4d0>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d101      	bne.n	8004ad0 <HAL_DMA_Start_IT+0x354>
 8004acc:	2301      	movs	r3, #1
 8004ace:	e000      	b.n	8004ad2 <HAL_DMA_Start_IT+0x356>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d01a      	beq.n	8004b0c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d007      	beq.n	8004af4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004af2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d007      	beq.n	8004b0c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b0a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a37      	ldr	r2, [pc, #220]	; (8004bf0 <HAL_DMA_Start_IT+0x474>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d04a      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a36      	ldr	r2, [pc, #216]	; (8004bf4 <HAL_DMA_Start_IT+0x478>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d045      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a34      	ldr	r2, [pc, #208]	; (8004bf8 <HAL_DMA_Start_IT+0x47c>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d040      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a33      	ldr	r2, [pc, #204]	; (8004bfc <HAL_DMA_Start_IT+0x480>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d03b      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a31      	ldr	r2, [pc, #196]	; (8004c00 <HAL_DMA_Start_IT+0x484>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d036      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a30      	ldr	r2, [pc, #192]	; (8004c04 <HAL_DMA_Start_IT+0x488>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d031      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a2e      	ldr	r2, [pc, #184]	; (8004c08 <HAL_DMA_Start_IT+0x48c>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d02c      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a2d      	ldr	r2, [pc, #180]	; (8004c0c <HAL_DMA_Start_IT+0x490>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d027      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a2b      	ldr	r2, [pc, #172]	; (8004c10 <HAL_DMA_Start_IT+0x494>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d022      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a2a      	ldr	r2, [pc, #168]	; (8004c14 <HAL_DMA_Start_IT+0x498>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d01d      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a28      	ldr	r2, [pc, #160]	; (8004c18 <HAL_DMA_Start_IT+0x49c>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d018      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a27      	ldr	r2, [pc, #156]	; (8004c1c <HAL_DMA_Start_IT+0x4a0>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d013      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a25      	ldr	r2, [pc, #148]	; (8004c20 <HAL_DMA_Start_IT+0x4a4>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d00e      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a24      	ldr	r2, [pc, #144]	; (8004c24 <HAL_DMA_Start_IT+0x4a8>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d009      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a22      	ldr	r2, [pc, #136]	; (8004c28 <HAL_DMA_Start_IT+0x4ac>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d004      	beq.n	8004bac <HAL_DMA_Start_IT+0x430>
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a21      	ldr	r2, [pc, #132]	; (8004c2c <HAL_DMA_Start_IT+0x4b0>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d108      	bne.n	8004bbe <HAL_DMA_Start_IT+0x442>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f042 0201 	orr.w	r2, r2, #1
 8004bba:	601a      	str	r2, [r3, #0]
 8004bbc:	e012      	b.n	8004be4 <HAL_DMA_Start_IT+0x468>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f042 0201 	orr.w	r2, r2, #1
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	e009      	b.n	8004be4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004bd6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004be4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3718      	adds	r7, #24
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	40020010 	.word	0x40020010
 8004bf4:	40020028 	.word	0x40020028
 8004bf8:	40020040 	.word	0x40020040
 8004bfc:	40020058 	.word	0x40020058
 8004c00:	40020070 	.word	0x40020070
 8004c04:	40020088 	.word	0x40020088
 8004c08:	400200a0 	.word	0x400200a0
 8004c0c:	400200b8 	.word	0x400200b8
 8004c10:	40020410 	.word	0x40020410
 8004c14:	40020428 	.word	0x40020428
 8004c18:	40020440 	.word	0x40020440
 8004c1c:	40020458 	.word	0x40020458
 8004c20:	40020470 	.word	0x40020470
 8004c24:	40020488 	.word	0x40020488
 8004c28:	400204a0 	.word	0x400204a0
 8004c2c:	400204b8 	.word	0x400204b8
 8004c30:	58025408 	.word	0x58025408
 8004c34:	5802541c 	.word	0x5802541c
 8004c38:	58025430 	.word	0x58025430
 8004c3c:	58025444 	.word	0x58025444
 8004c40:	58025458 	.word	0x58025458
 8004c44:	5802546c 	.word	0x5802546c
 8004c48:	58025480 	.word	0x58025480
 8004c4c:	58025494 	.word	0x58025494

08004c50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004c58:	f7ff f88e 	bl	8003d78 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e2dc      	b.n	8005222 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d008      	beq.n	8004c86 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2280      	movs	r2, #128	; 0x80
 8004c78:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e2cd      	b.n	8005222 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a76      	ldr	r2, [pc, #472]	; (8004e64 <HAL_DMA_Abort+0x214>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d04a      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a74      	ldr	r2, [pc, #464]	; (8004e68 <HAL_DMA_Abort+0x218>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d045      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a73      	ldr	r2, [pc, #460]	; (8004e6c <HAL_DMA_Abort+0x21c>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d040      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a71      	ldr	r2, [pc, #452]	; (8004e70 <HAL_DMA_Abort+0x220>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d03b      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a70      	ldr	r2, [pc, #448]	; (8004e74 <HAL_DMA_Abort+0x224>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d036      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a6e      	ldr	r2, [pc, #440]	; (8004e78 <HAL_DMA_Abort+0x228>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d031      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a6d      	ldr	r2, [pc, #436]	; (8004e7c <HAL_DMA_Abort+0x22c>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d02c      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a6b      	ldr	r2, [pc, #428]	; (8004e80 <HAL_DMA_Abort+0x230>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d027      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a6a      	ldr	r2, [pc, #424]	; (8004e84 <HAL_DMA_Abort+0x234>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d022      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a68      	ldr	r2, [pc, #416]	; (8004e88 <HAL_DMA_Abort+0x238>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d01d      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a67      	ldr	r2, [pc, #412]	; (8004e8c <HAL_DMA_Abort+0x23c>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d018      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a65      	ldr	r2, [pc, #404]	; (8004e90 <HAL_DMA_Abort+0x240>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d013      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a64      	ldr	r2, [pc, #400]	; (8004e94 <HAL_DMA_Abort+0x244>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d00e      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a62      	ldr	r2, [pc, #392]	; (8004e98 <HAL_DMA_Abort+0x248>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d009      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a61      	ldr	r2, [pc, #388]	; (8004e9c <HAL_DMA_Abort+0x24c>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d004      	beq.n	8004d26 <HAL_DMA_Abort+0xd6>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a5f      	ldr	r2, [pc, #380]	; (8004ea0 <HAL_DMA_Abort+0x250>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d101      	bne.n	8004d2a <HAL_DMA_Abort+0xda>
 8004d26:	2301      	movs	r3, #1
 8004d28:	e000      	b.n	8004d2c <HAL_DMA_Abort+0xdc>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d013      	beq.n	8004d58 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 021e 	bic.w	r2, r2, #30
 8004d3e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695a      	ldr	r2, [r3, #20]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d4e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	617b      	str	r3, [r7, #20]
 8004d56:	e00a      	b.n	8004d6e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f022 020e 	bic.w	r2, r2, #14
 8004d66:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a3c      	ldr	r2, [pc, #240]	; (8004e64 <HAL_DMA_Abort+0x214>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d072      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a3a      	ldr	r2, [pc, #232]	; (8004e68 <HAL_DMA_Abort+0x218>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d06d      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a39      	ldr	r2, [pc, #228]	; (8004e6c <HAL_DMA_Abort+0x21c>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d068      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a37      	ldr	r2, [pc, #220]	; (8004e70 <HAL_DMA_Abort+0x220>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d063      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a36      	ldr	r2, [pc, #216]	; (8004e74 <HAL_DMA_Abort+0x224>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d05e      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a34      	ldr	r2, [pc, #208]	; (8004e78 <HAL_DMA_Abort+0x228>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d059      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a33      	ldr	r2, [pc, #204]	; (8004e7c <HAL_DMA_Abort+0x22c>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d054      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a31      	ldr	r2, [pc, #196]	; (8004e80 <HAL_DMA_Abort+0x230>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d04f      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a30      	ldr	r2, [pc, #192]	; (8004e84 <HAL_DMA_Abort+0x234>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d04a      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a2e      	ldr	r2, [pc, #184]	; (8004e88 <HAL_DMA_Abort+0x238>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d045      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a2d      	ldr	r2, [pc, #180]	; (8004e8c <HAL_DMA_Abort+0x23c>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d040      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a2b      	ldr	r2, [pc, #172]	; (8004e90 <HAL_DMA_Abort+0x240>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d03b      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a2a      	ldr	r2, [pc, #168]	; (8004e94 <HAL_DMA_Abort+0x244>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d036      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a28      	ldr	r2, [pc, #160]	; (8004e98 <HAL_DMA_Abort+0x248>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d031      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a27      	ldr	r2, [pc, #156]	; (8004e9c <HAL_DMA_Abort+0x24c>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d02c      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a25      	ldr	r2, [pc, #148]	; (8004ea0 <HAL_DMA_Abort+0x250>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d027      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a24      	ldr	r2, [pc, #144]	; (8004ea4 <HAL_DMA_Abort+0x254>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d022      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a22      	ldr	r2, [pc, #136]	; (8004ea8 <HAL_DMA_Abort+0x258>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d01d      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a21      	ldr	r2, [pc, #132]	; (8004eac <HAL_DMA_Abort+0x25c>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d018      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a1f      	ldr	r2, [pc, #124]	; (8004eb0 <HAL_DMA_Abort+0x260>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d013      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a1e      	ldr	r2, [pc, #120]	; (8004eb4 <HAL_DMA_Abort+0x264>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d00e      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a1c      	ldr	r2, [pc, #112]	; (8004eb8 <HAL_DMA_Abort+0x268>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d009      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a1b      	ldr	r2, [pc, #108]	; (8004ebc <HAL_DMA_Abort+0x26c>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d004      	beq.n	8004e5e <HAL_DMA_Abort+0x20e>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a19      	ldr	r2, [pc, #100]	; (8004ec0 <HAL_DMA_Abort+0x270>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d132      	bne.n	8004ec4 <HAL_DMA_Abort+0x274>
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e031      	b.n	8004ec6 <HAL_DMA_Abort+0x276>
 8004e62:	bf00      	nop
 8004e64:	40020010 	.word	0x40020010
 8004e68:	40020028 	.word	0x40020028
 8004e6c:	40020040 	.word	0x40020040
 8004e70:	40020058 	.word	0x40020058
 8004e74:	40020070 	.word	0x40020070
 8004e78:	40020088 	.word	0x40020088
 8004e7c:	400200a0 	.word	0x400200a0
 8004e80:	400200b8 	.word	0x400200b8
 8004e84:	40020410 	.word	0x40020410
 8004e88:	40020428 	.word	0x40020428
 8004e8c:	40020440 	.word	0x40020440
 8004e90:	40020458 	.word	0x40020458
 8004e94:	40020470 	.word	0x40020470
 8004e98:	40020488 	.word	0x40020488
 8004e9c:	400204a0 	.word	0x400204a0
 8004ea0:	400204b8 	.word	0x400204b8
 8004ea4:	58025408 	.word	0x58025408
 8004ea8:	5802541c 	.word	0x5802541c
 8004eac:	58025430 	.word	0x58025430
 8004eb0:	58025444 	.word	0x58025444
 8004eb4:	58025458 	.word	0x58025458
 8004eb8:	5802546c 	.word	0x5802546c
 8004ebc:	58025480 	.word	0x58025480
 8004ec0:	58025494 	.word	0x58025494
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d007      	beq.n	8004eda <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ed4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ed8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a6d      	ldr	r2, [pc, #436]	; (8005094 <HAL_DMA_Abort+0x444>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d04a      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a6b      	ldr	r2, [pc, #428]	; (8005098 <HAL_DMA_Abort+0x448>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d045      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a6a      	ldr	r2, [pc, #424]	; (800509c <HAL_DMA_Abort+0x44c>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d040      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a68      	ldr	r2, [pc, #416]	; (80050a0 <HAL_DMA_Abort+0x450>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d03b      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a67      	ldr	r2, [pc, #412]	; (80050a4 <HAL_DMA_Abort+0x454>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d036      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a65      	ldr	r2, [pc, #404]	; (80050a8 <HAL_DMA_Abort+0x458>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d031      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a64      	ldr	r2, [pc, #400]	; (80050ac <HAL_DMA_Abort+0x45c>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d02c      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a62      	ldr	r2, [pc, #392]	; (80050b0 <HAL_DMA_Abort+0x460>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d027      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a61      	ldr	r2, [pc, #388]	; (80050b4 <HAL_DMA_Abort+0x464>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d022      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a5f      	ldr	r2, [pc, #380]	; (80050b8 <HAL_DMA_Abort+0x468>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d01d      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a5e      	ldr	r2, [pc, #376]	; (80050bc <HAL_DMA_Abort+0x46c>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d018      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a5c      	ldr	r2, [pc, #368]	; (80050c0 <HAL_DMA_Abort+0x470>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d013      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a5b      	ldr	r2, [pc, #364]	; (80050c4 <HAL_DMA_Abort+0x474>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d00e      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a59      	ldr	r2, [pc, #356]	; (80050c8 <HAL_DMA_Abort+0x478>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d009      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a58      	ldr	r2, [pc, #352]	; (80050cc <HAL_DMA_Abort+0x47c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d004      	beq.n	8004f7a <HAL_DMA_Abort+0x32a>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a56      	ldr	r2, [pc, #344]	; (80050d0 <HAL_DMA_Abort+0x480>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d108      	bne.n	8004f8c <HAL_DMA_Abort+0x33c>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0201 	bic.w	r2, r2, #1
 8004f88:	601a      	str	r2, [r3, #0]
 8004f8a:	e007      	b.n	8004f9c <HAL_DMA_Abort+0x34c>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f022 0201 	bic.w	r2, r2, #1
 8004f9a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004f9c:	e013      	b.n	8004fc6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f9e:	f7fe feeb 	bl	8003d78 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b05      	cmp	r3, #5
 8004faa:	d90c      	bls.n	8004fc6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2203      	movs	r2, #3
 8004fb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e12d      	b.n	8005222 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1e5      	bne.n	8004f9e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a2f      	ldr	r2, [pc, #188]	; (8005094 <HAL_DMA_Abort+0x444>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d04a      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a2d      	ldr	r2, [pc, #180]	; (8005098 <HAL_DMA_Abort+0x448>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d045      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a2c      	ldr	r2, [pc, #176]	; (800509c <HAL_DMA_Abort+0x44c>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d040      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a2a      	ldr	r2, [pc, #168]	; (80050a0 <HAL_DMA_Abort+0x450>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d03b      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a29      	ldr	r2, [pc, #164]	; (80050a4 <HAL_DMA_Abort+0x454>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d036      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a27      	ldr	r2, [pc, #156]	; (80050a8 <HAL_DMA_Abort+0x458>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d031      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a26      	ldr	r2, [pc, #152]	; (80050ac <HAL_DMA_Abort+0x45c>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d02c      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a24      	ldr	r2, [pc, #144]	; (80050b0 <HAL_DMA_Abort+0x460>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d027      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a23      	ldr	r2, [pc, #140]	; (80050b4 <HAL_DMA_Abort+0x464>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d022      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a21      	ldr	r2, [pc, #132]	; (80050b8 <HAL_DMA_Abort+0x468>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d01d      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a20      	ldr	r2, [pc, #128]	; (80050bc <HAL_DMA_Abort+0x46c>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d018      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a1e      	ldr	r2, [pc, #120]	; (80050c0 <HAL_DMA_Abort+0x470>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d013      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a1d      	ldr	r2, [pc, #116]	; (80050c4 <HAL_DMA_Abort+0x474>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d00e      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a1b      	ldr	r2, [pc, #108]	; (80050c8 <HAL_DMA_Abort+0x478>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d009      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a1a      	ldr	r2, [pc, #104]	; (80050cc <HAL_DMA_Abort+0x47c>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d004      	beq.n	8005072 <HAL_DMA_Abort+0x422>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a18      	ldr	r2, [pc, #96]	; (80050d0 <HAL_DMA_Abort+0x480>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d101      	bne.n	8005076 <HAL_DMA_Abort+0x426>
 8005072:	2301      	movs	r3, #1
 8005074:	e000      	b.n	8005078 <HAL_DMA_Abort+0x428>
 8005076:	2300      	movs	r3, #0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d02b      	beq.n	80050d4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005080:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005086:	f003 031f 	and.w	r3, r3, #31
 800508a:	223f      	movs	r2, #63	; 0x3f
 800508c:	409a      	lsls	r2, r3
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	609a      	str	r2, [r3, #8]
 8005092:	e02a      	b.n	80050ea <HAL_DMA_Abort+0x49a>
 8005094:	40020010 	.word	0x40020010
 8005098:	40020028 	.word	0x40020028
 800509c:	40020040 	.word	0x40020040
 80050a0:	40020058 	.word	0x40020058
 80050a4:	40020070 	.word	0x40020070
 80050a8:	40020088 	.word	0x40020088
 80050ac:	400200a0 	.word	0x400200a0
 80050b0:	400200b8 	.word	0x400200b8
 80050b4:	40020410 	.word	0x40020410
 80050b8:	40020428 	.word	0x40020428
 80050bc:	40020440 	.word	0x40020440
 80050c0:	40020458 	.word	0x40020458
 80050c4:	40020470 	.word	0x40020470
 80050c8:	40020488 	.word	0x40020488
 80050cc:	400204a0 	.word	0x400204a0
 80050d0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050d8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050de:	f003 031f 	and.w	r3, r3, #31
 80050e2:	2201      	movs	r2, #1
 80050e4:	409a      	lsls	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a4f      	ldr	r2, [pc, #316]	; (800522c <HAL_DMA_Abort+0x5dc>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d072      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a4d      	ldr	r2, [pc, #308]	; (8005230 <HAL_DMA_Abort+0x5e0>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d06d      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a4c      	ldr	r2, [pc, #304]	; (8005234 <HAL_DMA_Abort+0x5e4>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d068      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a4a      	ldr	r2, [pc, #296]	; (8005238 <HAL_DMA_Abort+0x5e8>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d063      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a49      	ldr	r2, [pc, #292]	; (800523c <HAL_DMA_Abort+0x5ec>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d05e      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a47      	ldr	r2, [pc, #284]	; (8005240 <HAL_DMA_Abort+0x5f0>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d059      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a46      	ldr	r2, [pc, #280]	; (8005244 <HAL_DMA_Abort+0x5f4>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d054      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a44      	ldr	r2, [pc, #272]	; (8005248 <HAL_DMA_Abort+0x5f8>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d04f      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a43      	ldr	r2, [pc, #268]	; (800524c <HAL_DMA_Abort+0x5fc>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d04a      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a41      	ldr	r2, [pc, #260]	; (8005250 <HAL_DMA_Abort+0x600>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d045      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a40      	ldr	r2, [pc, #256]	; (8005254 <HAL_DMA_Abort+0x604>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d040      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a3e      	ldr	r2, [pc, #248]	; (8005258 <HAL_DMA_Abort+0x608>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d03b      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a3d      	ldr	r2, [pc, #244]	; (800525c <HAL_DMA_Abort+0x60c>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d036      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a3b      	ldr	r2, [pc, #236]	; (8005260 <HAL_DMA_Abort+0x610>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d031      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a3a      	ldr	r2, [pc, #232]	; (8005264 <HAL_DMA_Abort+0x614>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d02c      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a38      	ldr	r2, [pc, #224]	; (8005268 <HAL_DMA_Abort+0x618>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d027      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a37      	ldr	r2, [pc, #220]	; (800526c <HAL_DMA_Abort+0x61c>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d022      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a35      	ldr	r2, [pc, #212]	; (8005270 <HAL_DMA_Abort+0x620>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d01d      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a34      	ldr	r2, [pc, #208]	; (8005274 <HAL_DMA_Abort+0x624>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d018      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a32      	ldr	r2, [pc, #200]	; (8005278 <HAL_DMA_Abort+0x628>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d013      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a31      	ldr	r2, [pc, #196]	; (800527c <HAL_DMA_Abort+0x62c>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d00e      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a2f      	ldr	r2, [pc, #188]	; (8005280 <HAL_DMA_Abort+0x630>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d009      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a2e      	ldr	r2, [pc, #184]	; (8005284 <HAL_DMA_Abort+0x634>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d004      	beq.n	80051da <HAL_DMA_Abort+0x58a>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a2c      	ldr	r2, [pc, #176]	; (8005288 <HAL_DMA_Abort+0x638>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d101      	bne.n	80051de <HAL_DMA_Abort+0x58e>
 80051da:	2301      	movs	r3, #1
 80051dc:	e000      	b.n	80051e0 <HAL_DMA_Abort+0x590>
 80051de:	2300      	movs	r3, #0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d015      	beq.n	8005210 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80051ec:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d00c      	beq.n	8005210 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005200:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005204:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800520e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3718      	adds	r7, #24
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	40020010 	.word	0x40020010
 8005230:	40020028 	.word	0x40020028
 8005234:	40020040 	.word	0x40020040
 8005238:	40020058 	.word	0x40020058
 800523c:	40020070 	.word	0x40020070
 8005240:	40020088 	.word	0x40020088
 8005244:	400200a0 	.word	0x400200a0
 8005248:	400200b8 	.word	0x400200b8
 800524c:	40020410 	.word	0x40020410
 8005250:	40020428 	.word	0x40020428
 8005254:	40020440 	.word	0x40020440
 8005258:	40020458 	.word	0x40020458
 800525c:	40020470 	.word	0x40020470
 8005260:	40020488 	.word	0x40020488
 8005264:	400204a0 	.word	0x400204a0
 8005268:	400204b8 	.word	0x400204b8
 800526c:	58025408 	.word	0x58025408
 8005270:	5802541c 	.word	0x5802541c
 8005274:	58025430 	.word	0x58025430
 8005278:	58025444 	.word	0x58025444
 800527c:	58025458 	.word	0x58025458
 8005280:	5802546c 	.word	0x5802546c
 8005284:	58025480 	.word	0x58025480
 8005288:	58025494 	.word	0x58025494

0800528c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d101      	bne.n	800529e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e237      	b.n	800570e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d004      	beq.n	80052b4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2280      	movs	r2, #128	; 0x80
 80052ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e22c      	b.n	800570e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a5c      	ldr	r2, [pc, #368]	; (800542c <HAL_DMA_Abort_IT+0x1a0>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d04a      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a5b      	ldr	r2, [pc, #364]	; (8005430 <HAL_DMA_Abort_IT+0x1a4>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d045      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a59      	ldr	r2, [pc, #356]	; (8005434 <HAL_DMA_Abort_IT+0x1a8>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d040      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a58      	ldr	r2, [pc, #352]	; (8005438 <HAL_DMA_Abort_IT+0x1ac>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d03b      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a56      	ldr	r2, [pc, #344]	; (800543c <HAL_DMA_Abort_IT+0x1b0>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d036      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a55      	ldr	r2, [pc, #340]	; (8005440 <HAL_DMA_Abort_IT+0x1b4>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d031      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a53      	ldr	r2, [pc, #332]	; (8005444 <HAL_DMA_Abort_IT+0x1b8>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d02c      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a52      	ldr	r2, [pc, #328]	; (8005448 <HAL_DMA_Abort_IT+0x1bc>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d027      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a50      	ldr	r2, [pc, #320]	; (800544c <HAL_DMA_Abort_IT+0x1c0>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d022      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a4f      	ldr	r2, [pc, #316]	; (8005450 <HAL_DMA_Abort_IT+0x1c4>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d01d      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a4d      	ldr	r2, [pc, #308]	; (8005454 <HAL_DMA_Abort_IT+0x1c8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d018      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a4c      	ldr	r2, [pc, #304]	; (8005458 <HAL_DMA_Abort_IT+0x1cc>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d013      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a4a      	ldr	r2, [pc, #296]	; (800545c <HAL_DMA_Abort_IT+0x1d0>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d00e      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a49      	ldr	r2, [pc, #292]	; (8005460 <HAL_DMA_Abort_IT+0x1d4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d009      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a47      	ldr	r2, [pc, #284]	; (8005464 <HAL_DMA_Abort_IT+0x1d8>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d004      	beq.n	8005354 <HAL_DMA_Abort_IT+0xc8>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a46      	ldr	r2, [pc, #280]	; (8005468 <HAL_DMA_Abort_IT+0x1dc>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d101      	bne.n	8005358 <HAL_DMA_Abort_IT+0xcc>
 8005354:	2301      	movs	r3, #1
 8005356:	e000      	b.n	800535a <HAL_DMA_Abort_IT+0xce>
 8005358:	2300      	movs	r3, #0
 800535a:	2b00      	cmp	r3, #0
 800535c:	f000 8086 	beq.w	800546c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2204      	movs	r2, #4
 8005364:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a2f      	ldr	r2, [pc, #188]	; (800542c <HAL_DMA_Abort_IT+0x1a0>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d04a      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a2e      	ldr	r2, [pc, #184]	; (8005430 <HAL_DMA_Abort_IT+0x1a4>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d045      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a2c      	ldr	r2, [pc, #176]	; (8005434 <HAL_DMA_Abort_IT+0x1a8>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d040      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a2b      	ldr	r2, [pc, #172]	; (8005438 <HAL_DMA_Abort_IT+0x1ac>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d03b      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a29      	ldr	r2, [pc, #164]	; (800543c <HAL_DMA_Abort_IT+0x1b0>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d036      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a28      	ldr	r2, [pc, #160]	; (8005440 <HAL_DMA_Abort_IT+0x1b4>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d031      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a26      	ldr	r2, [pc, #152]	; (8005444 <HAL_DMA_Abort_IT+0x1b8>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d02c      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a25      	ldr	r2, [pc, #148]	; (8005448 <HAL_DMA_Abort_IT+0x1bc>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d027      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a23      	ldr	r2, [pc, #140]	; (800544c <HAL_DMA_Abort_IT+0x1c0>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d022      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a22      	ldr	r2, [pc, #136]	; (8005450 <HAL_DMA_Abort_IT+0x1c4>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d01d      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a20      	ldr	r2, [pc, #128]	; (8005454 <HAL_DMA_Abort_IT+0x1c8>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d018      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a1f      	ldr	r2, [pc, #124]	; (8005458 <HAL_DMA_Abort_IT+0x1cc>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d013      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a1d      	ldr	r2, [pc, #116]	; (800545c <HAL_DMA_Abort_IT+0x1d0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d00e      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a1c      	ldr	r2, [pc, #112]	; (8005460 <HAL_DMA_Abort_IT+0x1d4>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d009      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a1a      	ldr	r2, [pc, #104]	; (8005464 <HAL_DMA_Abort_IT+0x1d8>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d004      	beq.n	8005408 <HAL_DMA_Abort_IT+0x17c>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a19      	ldr	r2, [pc, #100]	; (8005468 <HAL_DMA_Abort_IT+0x1dc>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d108      	bne.n	800541a <HAL_DMA_Abort_IT+0x18e>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 0201 	bic.w	r2, r2, #1
 8005416:	601a      	str	r2, [r3, #0]
 8005418:	e178      	b.n	800570c <HAL_DMA_Abort_IT+0x480>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0201 	bic.w	r2, r2, #1
 8005428:	601a      	str	r2, [r3, #0]
 800542a:	e16f      	b.n	800570c <HAL_DMA_Abort_IT+0x480>
 800542c:	40020010 	.word	0x40020010
 8005430:	40020028 	.word	0x40020028
 8005434:	40020040 	.word	0x40020040
 8005438:	40020058 	.word	0x40020058
 800543c:	40020070 	.word	0x40020070
 8005440:	40020088 	.word	0x40020088
 8005444:	400200a0 	.word	0x400200a0
 8005448:	400200b8 	.word	0x400200b8
 800544c:	40020410 	.word	0x40020410
 8005450:	40020428 	.word	0x40020428
 8005454:	40020440 	.word	0x40020440
 8005458:	40020458 	.word	0x40020458
 800545c:	40020470 	.word	0x40020470
 8005460:	40020488 	.word	0x40020488
 8005464:	400204a0 	.word	0x400204a0
 8005468:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 020e 	bic.w	r2, r2, #14
 800547a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a6c      	ldr	r2, [pc, #432]	; (8005634 <HAL_DMA_Abort_IT+0x3a8>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d04a      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a6b      	ldr	r2, [pc, #428]	; (8005638 <HAL_DMA_Abort_IT+0x3ac>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d045      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a69      	ldr	r2, [pc, #420]	; (800563c <HAL_DMA_Abort_IT+0x3b0>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d040      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a68      	ldr	r2, [pc, #416]	; (8005640 <HAL_DMA_Abort_IT+0x3b4>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d03b      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a66      	ldr	r2, [pc, #408]	; (8005644 <HAL_DMA_Abort_IT+0x3b8>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d036      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a65      	ldr	r2, [pc, #404]	; (8005648 <HAL_DMA_Abort_IT+0x3bc>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d031      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a63      	ldr	r2, [pc, #396]	; (800564c <HAL_DMA_Abort_IT+0x3c0>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d02c      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a62      	ldr	r2, [pc, #392]	; (8005650 <HAL_DMA_Abort_IT+0x3c4>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d027      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a60      	ldr	r2, [pc, #384]	; (8005654 <HAL_DMA_Abort_IT+0x3c8>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d022      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a5f      	ldr	r2, [pc, #380]	; (8005658 <HAL_DMA_Abort_IT+0x3cc>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d01d      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a5d      	ldr	r2, [pc, #372]	; (800565c <HAL_DMA_Abort_IT+0x3d0>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d018      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a5c      	ldr	r2, [pc, #368]	; (8005660 <HAL_DMA_Abort_IT+0x3d4>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d013      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a5a      	ldr	r2, [pc, #360]	; (8005664 <HAL_DMA_Abort_IT+0x3d8>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00e      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a59      	ldr	r2, [pc, #356]	; (8005668 <HAL_DMA_Abort_IT+0x3dc>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d009      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a57      	ldr	r2, [pc, #348]	; (800566c <HAL_DMA_Abort_IT+0x3e0>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d004      	beq.n	800551c <HAL_DMA_Abort_IT+0x290>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a56      	ldr	r2, [pc, #344]	; (8005670 <HAL_DMA_Abort_IT+0x3e4>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d108      	bne.n	800552e <HAL_DMA_Abort_IT+0x2a2>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 0201 	bic.w	r2, r2, #1
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	e007      	b.n	800553e <HAL_DMA_Abort_IT+0x2b2>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0201 	bic.w	r2, r2, #1
 800553c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a3c      	ldr	r2, [pc, #240]	; (8005634 <HAL_DMA_Abort_IT+0x3a8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d072      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a3a      	ldr	r2, [pc, #232]	; (8005638 <HAL_DMA_Abort_IT+0x3ac>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d06d      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a39      	ldr	r2, [pc, #228]	; (800563c <HAL_DMA_Abort_IT+0x3b0>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d068      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a37      	ldr	r2, [pc, #220]	; (8005640 <HAL_DMA_Abort_IT+0x3b4>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d063      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a36      	ldr	r2, [pc, #216]	; (8005644 <HAL_DMA_Abort_IT+0x3b8>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d05e      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a34      	ldr	r2, [pc, #208]	; (8005648 <HAL_DMA_Abort_IT+0x3bc>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d059      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a33      	ldr	r2, [pc, #204]	; (800564c <HAL_DMA_Abort_IT+0x3c0>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d054      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a31      	ldr	r2, [pc, #196]	; (8005650 <HAL_DMA_Abort_IT+0x3c4>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d04f      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a30      	ldr	r2, [pc, #192]	; (8005654 <HAL_DMA_Abort_IT+0x3c8>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d04a      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a2e      	ldr	r2, [pc, #184]	; (8005658 <HAL_DMA_Abort_IT+0x3cc>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d045      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a2d      	ldr	r2, [pc, #180]	; (800565c <HAL_DMA_Abort_IT+0x3d0>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d040      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a2b      	ldr	r2, [pc, #172]	; (8005660 <HAL_DMA_Abort_IT+0x3d4>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d03b      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a2a      	ldr	r2, [pc, #168]	; (8005664 <HAL_DMA_Abort_IT+0x3d8>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d036      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a28      	ldr	r2, [pc, #160]	; (8005668 <HAL_DMA_Abort_IT+0x3dc>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d031      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a27      	ldr	r2, [pc, #156]	; (800566c <HAL_DMA_Abort_IT+0x3e0>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d02c      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a25      	ldr	r2, [pc, #148]	; (8005670 <HAL_DMA_Abort_IT+0x3e4>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d027      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a24      	ldr	r2, [pc, #144]	; (8005674 <HAL_DMA_Abort_IT+0x3e8>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d022      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a22      	ldr	r2, [pc, #136]	; (8005678 <HAL_DMA_Abort_IT+0x3ec>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d01d      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a21      	ldr	r2, [pc, #132]	; (800567c <HAL_DMA_Abort_IT+0x3f0>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d018      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a1f      	ldr	r2, [pc, #124]	; (8005680 <HAL_DMA_Abort_IT+0x3f4>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d013      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a1e      	ldr	r2, [pc, #120]	; (8005684 <HAL_DMA_Abort_IT+0x3f8>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d00e      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a1c      	ldr	r2, [pc, #112]	; (8005688 <HAL_DMA_Abort_IT+0x3fc>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d009      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a1b      	ldr	r2, [pc, #108]	; (800568c <HAL_DMA_Abort_IT+0x400>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d004      	beq.n	800562e <HAL_DMA_Abort_IT+0x3a2>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a19      	ldr	r2, [pc, #100]	; (8005690 <HAL_DMA_Abort_IT+0x404>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d132      	bne.n	8005694 <HAL_DMA_Abort_IT+0x408>
 800562e:	2301      	movs	r3, #1
 8005630:	e031      	b.n	8005696 <HAL_DMA_Abort_IT+0x40a>
 8005632:	bf00      	nop
 8005634:	40020010 	.word	0x40020010
 8005638:	40020028 	.word	0x40020028
 800563c:	40020040 	.word	0x40020040
 8005640:	40020058 	.word	0x40020058
 8005644:	40020070 	.word	0x40020070
 8005648:	40020088 	.word	0x40020088
 800564c:	400200a0 	.word	0x400200a0
 8005650:	400200b8 	.word	0x400200b8
 8005654:	40020410 	.word	0x40020410
 8005658:	40020428 	.word	0x40020428
 800565c:	40020440 	.word	0x40020440
 8005660:	40020458 	.word	0x40020458
 8005664:	40020470 	.word	0x40020470
 8005668:	40020488 	.word	0x40020488
 800566c:	400204a0 	.word	0x400204a0
 8005670:	400204b8 	.word	0x400204b8
 8005674:	58025408 	.word	0x58025408
 8005678:	5802541c 	.word	0x5802541c
 800567c:	58025430 	.word	0x58025430
 8005680:	58025444 	.word	0x58025444
 8005684:	58025458 	.word	0x58025458
 8005688:	5802546c 	.word	0x5802546c
 800568c:	58025480 	.word	0x58025480
 8005690:	58025494 	.word	0x58025494
 8005694:	2300      	movs	r3, #0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d028      	beq.n	80056ec <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056a8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ae:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b4:	f003 031f 	and.w	r3, r3, #31
 80056b8:	2201      	movs	r2, #1
 80056ba:	409a      	lsls	r2, r3
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80056c8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00c      	beq.n	80056ec <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056e0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80056ea:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005700:	2b00      	cmp	r3, #0
 8005702:	d003      	beq.n	800570c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3710      	adds	r7, #16
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop

08005718 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b08a      	sub	sp, #40	; 0x28
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005720:	2300      	movs	r3, #0
 8005722:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005724:	4b67      	ldr	r3, [pc, #412]	; (80058c4 <HAL_DMA_IRQHandler+0x1ac>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a67      	ldr	r2, [pc, #412]	; (80058c8 <HAL_DMA_IRQHandler+0x1b0>)
 800572a:	fba2 2303 	umull	r2, r3, r2, r3
 800572e:	0a9b      	lsrs	r3, r3, #10
 8005730:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005736:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800573c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800573e:	6a3b      	ldr	r3, [r7, #32]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a5f      	ldr	r2, [pc, #380]	; (80058cc <HAL_DMA_IRQHandler+0x1b4>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d04a      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a5d      	ldr	r2, [pc, #372]	; (80058d0 <HAL_DMA_IRQHandler+0x1b8>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d045      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a5c      	ldr	r2, [pc, #368]	; (80058d4 <HAL_DMA_IRQHandler+0x1bc>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d040      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a5a      	ldr	r2, [pc, #360]	; (80058d8 <HAL_DMA_IRQHandler+0x1c0>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d03b      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a59      	ldr	r2, [pc, #356]	; (80058dc <HAL_DMA_IRQHandler+0x1c4>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d036      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a57      	ldr	r2, [pc, #348]	; (80058e0 <HAL_DMA_IRQHandler+0x1c8>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d031      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a56      	ldr	r2, [pc, #344]	; (80058e4 <HAL_DMA_IRQHandler+0x1cc>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d02c      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a54      	ldr	r2, [pc, #336]	; (80058e8 <HAL_DMA_IRQHandler+0x1d0>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d027      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a53      	ldr	r2, [pc, #332]	; (80058ec <HAL_DMA_IRQHandler+0x1d4>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d022      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a51      	ldr	r2, [pc, #324]	; (80058f0 <HAL_DMA_IRQHandler+0x1d8>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d01d      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a50      	ldr	r2, [pc, #320]	; (80058f4 <HAL_DMA_IRQHandler+0x1dc>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d018      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a4e      	ldr	r2, [pc, #312]	; (80058f8 <HAL_DMA_IRQHandler+0x1e0>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d013      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a4d      	ldr	r2, [pc, #308]	; (80058fc <HAL_DMA_IRQHandler+0x1e4>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d00e      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a4b      	ldr	r2, [pc, #300]	; (8005900 <HAL_DMA_IRQHandler+0x1e8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d009      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a4a      	ldr	r2, [pc, #296]	; (8005904 <HAL_DMA_IRQHandler+0x1ec>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d004      	beq.n	80057ea <HAL_DMA_IRQHandler+0xd2>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a48      	ldr	r2, [pc, #288]	; (8005908 <HAL_DMA_IRQHandler+0x1f0>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d101      	bne.n	80057ee <HAL_DMA_IRQHandler+0xd6>
 80057ea:	2301      	movs	r3, #1
 80057ec:	e000      	b.n	80057f0 <HAL_DMA_IRQHandler+0xd8>
 80057ee:	2300      	movs	r3, #0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f000 842b 	beq.w	800604c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057fa:	f003 031f 	and.w	r3, r3, #31
 80057fe:	2208      	movs	r2, #8
 8005800:	409a      	lsls	r2, r3
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	4013      	ands	r3, r2
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 80a2 	beq.w	8005950 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a2e      	ldr	r2, [pc, #184]	; (80058cc <HAL_DMA_IRQHandler+0x1b4>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d04a      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a2d      	ldr	r2, [pc, #180]	; (80058d0 <HAL_DMA_IRQHandler+0x1b8>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d045      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a2b      	ldr	r2, [pc, #172]	; (80058d4 <HAL_DMA_IRQHandler+0x1bc>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d040      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a2a      	ldr	r2, [pc, #168]	; (80058d8 <HAL_DMA_IRQHandler+0x1c0>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d03b      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a28      	ldr	r2, [pc, #160]	; (80058dc <HAL_DMA_IRQHandler+0x1c4>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d036      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a27      	ldr	r2, [pc, #156]	; (80058e0 <HAL_DMA_IRQHandler+0x1c8>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d031      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a25      	ldr	r2, [pc, #148]	; (80058e4 <HAL_DMA_IRQHandler+0x1cc>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d02c      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a24      	ldr	r2, [pc, #144]	; (80058e8 <HAL_DMA_IRQHandler+0x1d0>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d027      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a22      	ldr	r2, [pc, #136]	; (80058ec <HAL_DMA_IRQHandler+0x1d4>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d022      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a21      	ldr	r2, [pc, #132]	; (80058f0 <HAL_DMA_IRQHandler+0x1d8>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d01d      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a1f      	ldr	r2, [pc, #124]	; (80058f4 <HAL_DMA_IRQHandler+0x1dc>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d018      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a1e      	ldr	r2, [pc, #120]	; (80058f8 <HAL_DMA_IRQHandler+0x1e0>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d013      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a1c      	ldr	r2, [pc, #112]	; (80058fc <HAL_DMA_IRQHandler+0x1e4>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d00e      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a1b      	ldr	r2, [pc, #108]	; (8005900 <HAL_DMA_IRQHandler+0x1e8>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d009      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a19      	ldr	r2, [pc, #100]	; (8005904 <HAL_DMA_IRQHandler+0x1ec>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d004      	beq.n	80058ac <HAL_DMA_IRQHandler+0x194>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a18      	ldr	r2, [pc, #96]	; (8005908 <HAL_DMA_IRQHandler+0x1f0>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d12f      	bne.n	800590c <HAL_DMA_IRQHandler+0x1f4>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0304 	and.w	r3, r3, #4
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	bf14      	ite	ne
 80058ba:	2301      	movne	r3, #1
 80058bc:	2300      	moveq	r3, #0
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	e02e      	b.n	8005920 <HAL_DMA_IRQHandler+0x208>
 80058c2:	bf00      	nop
 80058c4:	2400000c 	.word	0x2400000c
 80058c8:	1b4e81b5 	.word	0x1b4e81b5
 80058cc:	40020010 	.word	0x40020010
 80058d0:	40020028 	.word	0x40020028
 80058d4:	40020040 	.word	0x40020040
 80058d8:	40020058 	.word	0x40020058
 80058dc:	40020070 	.word	0x40020070
 80058e0:	40020088 	.word	0x40020088
 80058e4:	400200a0 	.word	0x400200a0
 80058e8:	400200b8 	.word	0x400200b8
 80058ec:	40020410 	.word	0x40020410
 80058f0:	40020428 	.word	0x40020428
 80058f4:	40020440 	.word	0x40020440
 80058f8:	40020458 	.word	0x40020458
 80058fc:	40020470 	.word	0x40020470
 8005900:	40020488 	.word	0x40020488
 8005904:	400204a0 	.word	0x400204a0
 8005908:	400204b8 	.word	0x400204b8
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0308 	and.w	r3, r3, #8
 8005916:	2b00      	cmp	r3, #0
 8005918:	bf14      	ite	ne
 800591a:	2301      	movne	r3, #1
 800591c:	2300      	moveq	r3, #0
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b00      	cmp	r3, #0
 8005922:	d015      	beq.n	8005950 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 0204 	bic.w	r2, r2, #4
 8005932:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005938:	f003 031f 	and.w	r3, r3, #31
 800593c:	2208      	movs	r2, #8
 800593e:	409a      	lsls	r2, r3
 8005940:	6a3b      	ldr	r3, [r7, #32]
 8005942:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005948:	f043 0201 	orr.w	r2, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005954:	f003 031f 	and.w	r3, r3, #31
 8005958:	69ba      	ldr	r2, [r7, #24]
 800595a:	fa22 f303 	lsr.w	r3, r2, r3
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d06e      	beq.n	8005a44 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a69      	ldr	r2, [pc, #420]	; (8005b10 <HAL_DMA_IRQHandler+0x3f8>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d04a      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a67      	ldr	r2, [pc, #412]	; (8005b14 <HAL_DMA_IRQHandler+0x3fc>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d045      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a66      	ldr	r2, [pc, #408]	; (8005b18 <HAL_DMA_IRQHandler+0x400>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d040      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a64      	ldr	r2, [pc, #400]	; (8005b1c <HAL_DMA_IRQHandler+0x404>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d03b      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a63      	ldr	r2, [pc, #396]	; (8005b20 <HAL_DMA_IRQHandler+0x408>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d036      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a61      	ldr	r2, [pc, #388]	; (8005b24 <HAL_DMA_IRQHandler+0x40c>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d031      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a60      	ldr	r2, [pc, #384]	; (8005b28 <HAL_DMA_IRQHandler+0x410>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d02c      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a5e      	ldr	r2, [pc, #376]	; (8005b2c <HAL_DMA_IRQHandler+0x414>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d027      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a5d      	ldr	r2, [pc, #372]	; (8005b30 <HAL_DMA_IRQHandler+0x418>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d022      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a5b      	ldr	r2, [pc, #364]	; (8005b34 <HAL_DMA_IRQHandler+0x41c>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d01d      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a5a      	ldr	r2, [pc, #360]	; (8005b38 <HAL_DMA_IRQHandler+0x420>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d018      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a58      	ldr	r2, [pc, #352]	; (8005b3c <HAL_DMA_IRQHandler+0x424>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d013      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a57      	ldr	r2, [pc, #348]	; (8005b40 <HAL_DMA_IRQHandler+0x428>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d00e      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a55      	ldr	r2, [pc, #340]	; (8005b44 <HAL_DMA_IRQHandler+0x42c>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d009      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a54      	ldr	r2, [pc, #336]	; (8005b48 <HAL_DMA_IRQHandler+0x430>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d004      	beq.n	8005a06 <HAL_DMA_IRQHandler+0x2ee>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a52      	ldr	r2, [pc, #328]	; (8005b4c <HAL_DMA_IRQHandler+0x434>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d10a      	bne.n	8005a1c <HAL_DMA_IRQHandler+0x304>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	695b      	ldr	r3, [r3, #20]
 8005a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	bf14      	ite	ne
 8005a14:	2301      	movne	r3, #1
 8005a16:	2300      	moveq	r3, #0
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	e003      	b.n	8005a24 <HAL_DMA_IRQHandler+0x30c>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	2300      	movs	r3, #0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d00d      	beq.n	8005a44 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a2c:	f003 031f 	and.w	r3, r3, #31
 8005a30:	2201      	movs	r2, #1
 8005a32:	409a      	lsls	r2, r3
 8005a34:	6a3b      	ldr	r3, [r7, #32]
 8005a36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a3c:	f043 0202 	orr.w	r2, r3, #2
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a48:	f003 031f 	and.w	r3, r3, #31
 8005a4c:	2204      	movs	r2, #4
 8005a4e:	409a      	lsls	r2, r3
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	4013      	ands	r3, r2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	f000 808f 	beq.w	8005b78 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a2c      	ldr	r2, [pc, #176]	; (8005b10 <HAL_DMA_IRQHandler+0x3f8>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d04a      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a2a      	ldr	r2, [pc, #168]	; (8005b14 <HAL_DMA_IRQHandler+0x3fc>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d045      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a29      	ldr	r2, [pc, #164]	; (8005b18 <HAL_DMA_IRQHandler+0x400>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d040      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a27      	ldr	r2, [pc, #156]	; (8005b1c <HAL_DMA_IRQHandler+0x404>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d03b      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a26      	ldr	r2, [pc, #152]	; (8005b20 <HAL_DMA_IRQHandler+0x408>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d036      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a24      	ldr	r2, [pc, #144]	; (8005b24 <HAL_DMA_IRQHandler+0x40c>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d031      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a23      	ldr	r2, [pc, #140]	; (8005b28 <HAL_DMA_IRQHandler+0x410>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d02c      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a21      	ldr	r2, [pc, #132]	; (8005b2c <HAL_DMA_IRQHandler+0x414>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d027      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a20      	ldr	r2, [pc, #128]	; (8005b30 <HAL_DMA_IRQHandler+0x418>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d022      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a1e      	ldr	r2, [pc, #120]	; (8005b34 <HAL_DMA_IRQHandler+0x41c>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d01d      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a1d      	ldr	r2, [pc, #116]	; (8005b38 <HAL_DMA_IRQHandler+0x420>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d018      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a1b      	ldr	r2, [pc, #108]	; (8005b3c <HAL_DMA_IRQHandler+0x424>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d013      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a1a      	ldr	r2, [pc, #104]	; (8005b40 <HAL_DMA_IRQHandler+0x428>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d00e      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a18      	ldr	r2, [pc, #96]	; (8005b44 <HAL_DMA_IRQHandler+0x42c>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d009      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a17      	ldr	r2, [pc, #92]	; (8005b48 <HAL_DMA_IRQHandler+0x430>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d004      	beq.n	8005afa <HAL_DMA_IRQHandler+0x3e2>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a15      	ldr	r2, [pc, #84]	; (8005b4c <HAL_DMA_IRQHandler+0x434>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d12a      	bne.n	8005b50 <HAL_DMA_IRQHandler+0x438>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0302 	and.w	r3, r3, #2
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	bf14      	ite	ne
 8005b08:	2301      	movne	r3, #1
 8005b0a:	2300      	moveq	r3, #0
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	e023      	b.n	8005b58 <HAL_DMA_IRQHandler+0x440>
 8005b10:	40020010 	.word	0x40020010
 8005b14:	40020028 	.word	0x40020028
 8005b18:	40020040 	.word	0x40020040
 8005b1c:	40020058 	.word	0x40020058
 8005b20:	40020070 	.word	0x40020070
 8005b24:	40020088 	.word	0x40020088
 8005b28:	400200a0 	.word	0x400200a0
 8005b2c:	400200b8 	.word	0x400200b8
 8005b30:	40020410 	.word	0x40020410
 8005b34:	40020428 	.word	0x40020428
 8005b38:	40020440 	.word	0x40020440
 8005b3c:	40020458 	.word	0x40020458
 8005b40:	40020470 	.word	0x40020470
 8005b44:	40020488 	.word	0x40020488
 8005b48:	400204a0 	.word	0x400204a0
 8005b4c:	400204b8 	.word	0x400204b8
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2300      	movs	r3, #0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00d      	beq.n	8005b78 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b60:	f003 031f 	and.w	r3, r3, #31
 8005b64:	2204      	movs	r2, #4
 8005b66:	409a      	lsls	r2, r3
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b70:	f043 0204 	orr.w	r2, r3, #4
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b7c:	f003 031f 	and.w	r3, r3, #31
 8005b80:	2210      	movs	r2, #16
 8005b82:	409a      	lsls	r2, r3
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	4013      	ands	r3, r2
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f000 80a6 	beq.w	8005cda <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a85      	ldr	r2, [pc, #532]	; (8005da8 <HAL_DMA_IRQHandler+0x690>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d04a      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a83      	ldr	r2, [pc, #524]	; (8005dac <HAL_DMA_IRQHandler+0x694>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d045      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a82      	ldr	r2, [pc, #520]	; (8005db0 <HAL_DMA_IRQHandler+0x698>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d040      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a80      	ldr	r2, [pc, #512]	; (8005db4 <HAL_DMA_IRQHandler+0x69c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d03b      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a7f      	ldr	r2, [pc, #508]	; (8005db8 <HAL_DMA_IRQHandler+0x6a0>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d036      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a7d      	ldr	r2, [pc, #500]	; (8005dbc <HAL_DMA_IRQHandler+0x6a4>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d031      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a7c      	ldr	r2, [pc, #496]	; (8005dc0 <HAL_DMA_IRQHandler+0x6a8>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d02c      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a7a      	ldr	r2, [pc, #488]	; (8005dc4 <HAL_DMA_IRQHandler+0x6ac>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d027      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a79      	ldr	r2, [pc, #484]	; (8005dc8 <HAL_DMA_IRQHandler+0x6b0>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d022      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a77      	ldr	r2, [pc, #476]	; (8005dcc <HAL_DMA_IRQHandler+0x6b4>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d01d      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a76      	ldr	r2, [pc, #472]	; (8005dd0 <HAL_DMA_IRQHandler+0x6b8>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d018      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a74      	ldr	r2, [pc, #464]	; (8005dd4 <HAL_DMA_IRQHandler+0x6bc>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d013      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a73      	ldr	r2, [pc, #460]	; (8005dd8 <HAL_DMA_IRQHandler+0x6c0>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d00e      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a71      	ldr	r2, [pc, #452]	; (8005ddc <HAL_DMA_IRQHandler+0x6c4>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d009      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a70      	ldr	r2, [pc, #448]	; (8005de0 <HAL_DMA_IRQHandler+0x6c8>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d004      	beq.n	8005c2e <HAL_DMA_IRQHandler+0x516>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a6e      	ldr	r2, [pc, #440]	; (8005de4 <HAL_DMA_IRQHandler+0x6cc>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d10a      	bne.n	8005c44 <HAL_DMA_IRQHandler+0x52c>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0308 	and.w	r3, r3, #8
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	bf14      	ite	ne
 8005c3c:	2301      	movne	r3, #1
 8005c3e:	2300      	moveq	r3, #0
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	e009      	b.n	8005c58 <HAL_DMA_IRQHandler+0x540>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0304 	and.w	r3, r3, #4
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	bf14      	ite	ne
 8005c52:	2301      	movne	r3, #1
 8005c54:	2300      	moveq	r3, #0
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d03e      	beq.n	8005cda <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c60:	f003 031f 	and.w	r3, r3, #31
 8005c64:	2210      	movs	r2, #16
 8005c66:	409a      	lsls	r2, r3
 8005c68:	6a3b      	ldr	r3, [r7, #32]
 8005c6a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d018      	beq.n	8005cac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d108      	bne.n	8005c9a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d024      	beq.n	8005cda <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	4798      	blx	r3
 8005c98:	e01f      	b.n	8005cda <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d01b      	beq.n	8005cda <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	4798      	blx	r3
 8005caa:	e016      	b.n	8005cda <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d107      	bne.n	8005cca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f022 0208 	bic.w	r2, r2, #8
 8005cc8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d003      	beq.n	8005cda <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cde:	f003 031f 	and.w	r3, r3, #31
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	409a      	lsls	r2, r3
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	4013      	ands	r3, r2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	f000 8110 	beq.w	8005f10 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a2c      	ldr	r2, [pc, #176]	; (8005da8 <HAL_DMA_IRQHandler+0x690>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d04a      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a2b      	ldr	r2, [pc, #172]	; (8005dac <HAL_DMA_IRQHandler+0x694>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d045      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a29      	ldr	r2, [pc, #164]	; (8005db0 <HAL_DMA_IRQHandler+0x698>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d040      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a28      	ldr	r2, [pc, #160]	; (8005db4 <HAL_DMA_IRQHandler+0x69c>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d03b      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a26      	ldr	r2, [pc, #152]	; (8005db8 <HAL_DMA_IRQHandler+0x6a0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d036      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a25      	ldr	r2, [pc, #148]	; (8005dbc <HAL_DMA_IRQHandler+0x6a4>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d031      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a23      	ldr	r2, [pc, #140]	; (8005dc0 <HAL_DMA_IRQHandler+0x6a8>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d02c      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a22      	ldr	r2, [pc, #136]	; (8005dc4 <HAL_DMA_IRQHandler+0x6ac>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d027      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a20      	ldr	r2, [pc, #128]	; (8005dc8 <HAL_DMA_IRQHandler+0x6b0>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d022      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a1f      	ldr	r2, [pc, #124]	; (8005dcc <HAL_DMA_IRQHandler+0x6b4>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d01d      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a1d      	ldr	r2, [pc, #116]	; (8005dd0 <HAL_DMA_IRQHandler+0x6b8>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d018      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a1c      	ldr	r2, [pc, #112]	; (8005dd4 <HAL_DMA_IRQHandler+0x6bc>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d013      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a1a      	ldr	r2, [pc, #104]	; (8005dd8 <HAL_DMA_IRQHandler+0x6c0>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d00e      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a19      	ldr	r2, [pc, #100]	; (8005ddc <HAL_DMA_IRQHandler+0x6c4>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d009      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a17      	ldr	r2, [pc, #92]	; (8005de0 <HAL_DMA_IRQHandler+0x6c8>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d004      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x678>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a16      	ldr	r2, [pc, #88]	; (8005de4 <HAL_DMA_IRQHandler+0x6cc>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d12b      	bne.n	8005de8 <HAL_DMA_IRQHandler+0x6d0>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0310 	and.w	r3, r3, #16
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	bf14      	ite	ne
 8005d9e:	2301      	movne	r3, #1
 8005da0:	2300      	moveq	r3, #0
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	e02a      	b.n	8005dfc <HAL_DMA_IRQHandler+0x6e4>
 8005da6:	bf00      	nop
 8005da8:	40020010 	.word	0x40020010
 8005dac:	40020028 	.word	0x40020028
 8005db0:	40020040 	.word	0x40020040
 8005db4:	40020058 	.word	0x40020058
 8005db8:	40020070 	.word	0x40020070
 8005dbc:	40020088 	.word	0x40020088
 8005dc0:	400200a0 	.word	0x400200a0
 8005dc4:	400200b8 	.word	0x400200b8
 8005dc8:	40020410 	.word	0x40020410
 8005dcc:	40020428 	.word	0x40020428
 8005dd0:	40020440 	.word	0x40020440
 8005dd4:	40020458 	.word	0x40020458
 8005dd8:	40020470 	.word	0x40020470
 8005ddc:	40020488 	.word	0x40020488
 8005de0:	400204a0 	.word	0x400204a0
 8005de4:	400204b8 	.word	0x400204b8
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	bf14      	ite	ne
 8005df6:	2301      	movne	r3, #1
 8005df8:	2300      	moveq	r3, #0
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f000 8087 	beq.w	8005f10 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e06:	f003 031f 	and.w	r3, r3, #31
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	409a      	lsls	r2, r3
 8005e0e:	6a3b      	ldr	r3, [r7, #32]
 8005e10:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d139      	bne.n	8005e92 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f022 0216 	bic.w	r2, r2, #22
 8005e2c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	695a      	ldr	r2, [r3, #20]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e3c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d103      	bne.n	8005e4e <HAL_DMA_IRQHandler+0x736>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d007      	beq.n	8005e5e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f022 0208 	bic.w	r2, r2, #8
 8005e5c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e62:	f003 031f 	and.w	r3, r3, #31
 8005e66:	223f      	movs	r2, #63	; 0x3f
 8005e68:	409a      	lsls	r2, r3
 8005e6a:	6a3b      	ldr	r3, [r7, #32]
 8005e6c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2201      	movs	r2, #1
 8005e72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 8382 	beq.w	800658c <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	4798      	blx	r3
          }
          return;
 8005e90:	e37c      	b.n	800658c <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d018      	beq.n	8005ed2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d108      	bne.n	8005ec0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d02c      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	4798      	blx	r3
 8005ebe:	e027      	b.n	8005f10 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d023      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	4798      	blx	r3
 8005ed0:	e01e      	b.n	8005f10 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10f      	bne.n	8005f00 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f022 0210 	bic.w	r2, r2, #16
 8005eee:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d003      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f000 833e 	beq.w	8006596 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f1e:	f003 0301 	and.w	r3, r3, #1
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	f000 8088 	beq.w	8006038 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2204      	movs	r2, #4
 8005f2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a89      	ldr	r2, [pc, #548]	; (800615c <HAL_DMA_IRQHandler+0xa44>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d04a      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a88      	ldr	r2, [pc, #544]	; (8006160 <HAL_DMA_IRQHandler+0xa48>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d045      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a86      	ldr	r2, [pc, #536]	; (8006164 <HAL_DMA_IRQHandler+0xa4c>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d040      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a85      	ldr	r2, [pc, #532]	; (8006168 <HAL_DMA_IRQHandler+0xa50>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d03b      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a83      	ldr	r2, [pc, #524]	; (800616c <HAL_DMA_IRQHandler+0xa54>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d036      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a82      	ldr	r2, [pc, #520]	; (8006170 <HAL_DMA_IRQHandler+0xa58>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d031      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a80      	ldr	r2, [pc, #512]	; (8006174 <HAL_DMA_IRQHandler+0xa5c>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d02c      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a7f      	ldr	r2, [pc, #508]	; (8006178 <HAL_DMA_IRQHandler+0xa60>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d027      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a7d      	ldr	r2, [pc, #500]	; (800617c <HAL_DMA_IRQHandler+0xa64>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d022      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a7c      	ldr	r2, [pc, #496]	; (8006180 <HAL_DMA_IRQHandler+0xa68>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d01d      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a7a      	ldr	r2, [pc, #488]	; (8006184 <HAL_DMA_IRQHandler+0xa6c>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d018      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a79      	ldr	r2, [pc, #484]	; (8006188 <HAL_DMA_IRQHandler+0xa70>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d013      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a77      	ldr	r2, [pc, #476]	; (800618c <HAL_DMA_IRQHandler+0xa74>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d00e      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a76      	ldr	r2, [pc, #472]	; (8006190 <HAL_DMA_IRQHandler+0xa78>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d009      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a74      	ldr	r2, [pc, #464]	; (8006194 <HAL_DMA_IRQHandler+0xa7c>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d004      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x8b8>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a73      	ldr	r2, [pc, #460]	; (8006198 <HAL_DMA_IRQHandler+0xa80>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d108      	bne.n	8005fe2 <HAL_DMA_IRQHandler+0x8ca>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 0201 	bic.w	r2, r2, #1
 8005fde:	601a      	str	r2, [r3, #0]
 8005fe0:	e007      	b.n	8005ff2 <HAL_DMA_IRQHandler+0x8da>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f022 0201 	bic.w	r2, r2, #1
 8005ff0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	60fb      	str	r3, [r7, #12]
 8005ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d307      	bcc.n	800600e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1f2      	bne.n	8005ff2 <HAL_DMA_IRQHandler+0x8da>
 800600c:	e000      	b.n	8006010 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800600e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b00      	cmp	r3, #0
 800601c:	d004      	beq.n	8006028 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2203      	movs	r2, #3
 8006022:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8006026:	e003      	b.n	8006030 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 82aa 	beq.w	8006596 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	4798      	blx	r3
 800604a:	e2a4      	b.n	8006596 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a52      	ldr	r2, [pc, #328]	; (800619c <HAL_DMA_IRQHandler+0xa84>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d04a      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a51      	ldr	r2, [pc, #324]	; (80061a0 <HAL_DMA_IRQHandler+0xa88>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d045      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a4f      	ldr	r2, [pc, #316]	; (80061a4 <HAL_DMA_IRQHandler+0xa8c>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d040      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a4e      	ldr	r2, [pc, #312]	; (80061a8 <HAL_DMA_IRQHandler+0xa90>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d03b      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a4c      	ldr	r2, [pc, #304]	; (80061ac <HAL_DMA_IRQHandler+0xa94>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d036      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a4b      	ldr	r2, [pc, #300]	; (80061b0 <HAL_DMA_IRQHandler+0xa98>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d031      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a49      	ldr	r2, [pc, #292]	; (80061b4 <HAL_DMA_IRQHandler+0xa9c>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d02c      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a48      	ldr	r2, [pc, #288]	; (80061b8 <HAL_DMA_IRQHandler+0xaa0>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d027      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a46      	ldr	r2, [pc, #280]	; (80061bc <HAL_DMA_IRQHandler+0xaa4>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d022      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a45      	ldr	r2, [pc, #276]	; (80061c0 <HAL_DMA_IRQHandler+0xaa8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d01d      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a43      	ldr	r2, [pc, #268]	; (80061c4 <HAL_DMA_IRQHandler+0xaac>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d018      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a42      	ldr	r2, [pc, #264]	; (80061c8 <HAL_DMA_IRQHandler+0xab0>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d013      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a40      	ldr	r2, [pc, #256]	; (80061cc <HAL_DMA_IRQHandler+0xab4>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d00e      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a3f      	ldr	r2, [pc, #252]	; (80061d0 <HAL_DMA_IRQHandler+0xab8>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d009      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a3d      	ldr	r2, [pc, #244]	; (80061d4 <HAL_DMA_IRQHandler+0xabc>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d004      	beq.n	80060ec <HAL_DMA_IRQHandler+0x9d4>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a3c      	ldr	r2, [pc, #240]	; (80061d8 <HAL_DMA_IRQHandler+0xac0>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d101      	bne.n	80060f0 <HAL_DMA_IRQHandler+0x9d8>
 80060ec:	2301      	movs	r3, #1
 80060ee:	e000      	b.n	80060f2 <HAL_DMA_IRQHandler+0x9da>
 80060f0:	2300      	movs	r3, #0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f000 824f 	beq.w	8006596 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006104:	f003 031f 	and.w	r3, r3, #31
 8006108:	2204      	movs	r2, #4
 800610a:	409a      	lsls	r2, r3
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	4013      	ands	r3, r2
 8006110:	2b00      	cmp	r3, #0
 8006112:	f000 80dd 	beq.w	80062d0 <HAL_DMA_IRQHandler+0xbb8>
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	f003 0304 	and.w	r3, r3, #4
 800611c:	2b00      	cmp	r3, #0
 800611e:	f000 80d7 	beq.w	80062d0 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006126:	f003 031f 	and.w	r3, r3, #31
 800612a:	2204      	movs	r2, #4
 800612c:	409a      	lsls	r2, r3
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006138:	2b00      	cmp	r3, #0
 800613a:	d059      	beq.n	80061f0 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d14a      	bne.n	80061dc <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800614a:	2b00      	cmp	r3, #0
 800614c:	f000 8220 	beq.w	8006590 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006158:	e21a      	b.n	8006590 <HAL_DMA_IRQHandler+0xe78>
 800615a:	bf00      	nop
 800615c:	40020010 	.word	0x40020010
 8006160:	40020028 	.word	0x40020028
 8006164:	40020040 	.word	0x40020040
 8006168:	40020058 	.word	0x40020058
 800616c:	40020070 	.word	0x40020070
 8006170:	40020088 	.word	0x40020088
 8006174:	400200a0 	.word	0x400200a0
 8006178:	400200b8 	.word	0x400200b8
 800617c:	40020410 	.word	0x40020410
 8006180:	40020428 	.word	0x40020428
 8006184:	40020440 	.word	0x40020440
 8006188:	40020458 	.word	0x40020458
 800618c:	40020470 	.word	0x40020470
 8006190:	40020488 	.word	0x40020488
 8006194:	400204a0 	.word	0x400204a0
 8006198:	400204b8 	.word	0x400204b8
 800619c:	48022c08 	.word	0x48022c08
 80061a0:	48022c1c 	.word	0x48022c1c
 80061a4:	48022c30 	.word	0x48022c30
 80061a8:	48022c44 	.word	0x48022c44
 80061ac:	48022c58 	.word	0x48022c58
 80061b0:	48022c6c 	.word	0x48022c6c
 80061b4:	48022c80 	.word	0x48022c80
 80061b8:	48022c94 	.word	0x48022c94
 80061bc:	58025408 	.word	0x58025408
 80061c0:	5802541c 	.word	0x5802541c
 80061c4:	58025430 	.word	0x58025430
 80061c8:	58025444 	.word	0x58025444
 80061cc:	58025458 	.word	0x58025458
 80061d0:	5802546c 	.word	0x5802546c
 80061d4:	58025480 	.word	0x58025480
 80061d8:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 81d5 	beq.w	8006590 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80061ee:	e1cf      	b.n	8006590 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	f003 0320 	and.w	r3, r3, #32
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d160      	bne.n	80062bc <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a7f      	ldr	r2, [pc, #508]	; (80063fc <HAL_DMA_IRQHandler+0xce4>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d04a      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a7d      	ldr	r2, [pc, #500]	; (8006400 <HAL_DMA_IRQHandler+0xce8>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d045      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a7c      	ldr	r2, [pc, #496]	; (8006404 <HAL_DMA_IRQHandler+0xcec>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d040      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a7a      	ldr	r2, [pc, #488]	; (8006408 <HAL_DMA_IRQHandler+0xcf0>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d03b      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a79      	ldr	r2, [pc, #484]	; (800640c <HAL_DMA_IRQHandler+0xcf4>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d036      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a77      	ldr	r2, [pc, #476]	; (8006410 <HAL_DMA_IRQHandler+0xcf8>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d031      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a76      	ldr	r2, [pc, #472]	; (8006414 <HAL_DMA_IRQHandler+0xcfc>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d02c      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a74      	ldr	r2, [pc, #464]	; (8006418 <HAL_DMA_IRQHandler+0xd00>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d027      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a73      	ldr	r2, [pc, #460]	; (800641c <HAL_DMA_IRQHandler+0xd04>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d022      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a71      	ldr	r2, [pc, #452]	; (8006420 <HAL_DMA_IRQHandler+0xd08>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d01d      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a70      	ldr	r2, [pc, #448]	; (8006424 <HAL_DMA_IRQHandler+0xd0c>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d018      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a6e      	ldr	r2, [pc, #440]	; (8006428 <HAL_DMA_IRQHandler+0xd10>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d013      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a6d      	ldr	r2, [pc, #436]	; (800642c <HAL_DMA_IRQHandler+0xd14>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d00e      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a6b      	ldr	r2, [pc, #428]	; (8006430 <HAL_DMA_IRQHandler+0xd18>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d009      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a6a      	ldr	r2, [pc, #424]	; (8006434 <HAL_DMA_IRQHandler+0xd1c>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d004      	beq.n	800629a <HAL_DMA_IRQHandler+0xb82>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a68      	ldr	r2, [pc, #416]	; (8006438 <HAL_DMA_IRQHandler+0xd20>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d108      	bne.n	80062ac <HAL_DMA_IRQHandler+0xb94>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f022 0208 	bic.w	r2, r2, #8
 80062a8:	601a      	str	r2, [r3, #0]
 80062aa:	e007      	b.n	80062bc <HAL_DMA_IRQHandler+0xba4>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0204 	bic.w	r2, r2, #4
 80062ba:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f000 8165 	beq.w	8006590 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80062ce:	e15f      	b.n	8006590 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062d4:	f003 031f 	and.w	r3, r3, #31
 80062d8:	2202      	movs	r2, #2
 80062da:	409a      	lsls	r2, r3
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	4013      	ands	r3, r2
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 80c5 	beq.w	8006470 <HAL_DMA_IRQHandler+0xd58>
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f000 80bf 	beq.w	8006470 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062f6:	f003 031f 	and.w	r3, r3, #31
 80062fa:	2202      	movs	r2, #2
 80062fc:	409a      	lsls	r2, r3
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d018      	beq.n	800633e <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006312:	2b00      	cmp	r3, #0
 8006314:	d109      	bne.n	800632a <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800631a:	2b00      	cmp	r3, #0
 800631c:	f000 813a 	beq.w	8006594 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006328:	e134      	b.n	8006594 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800632e:	2b00      	cmp	r3, #0
 8006330:	f000 8130 	beq.w	8006594 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800633c:	e12a      	b.n	8006594 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	f003 0320 	and.w	r3, r3, #32
 8006344:	2b00      	cmp	r3, #0
 8006346:	f040 8089 	bne.w	800645c <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a2b      	ldr	r2, [pc, #172]	; (80063fc <HAL_DMA_IRQHandler+0xce4>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d04a      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a29      	ldr	r2, [pc, #164]	; (8006400 <HAL_DMA_IRQHandler+0xce8>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d045      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a28      	ldr	r2, [pc, #160]	; (8006404 <HAL_DMA_IRQHandler+0xcec>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d040      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a26      	ldr	r2, [pc, #152]	; (8006408 <HAL_DMA_IRQHandler+0xcf0>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d03b      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a25      	ldr	r2, [pc, #148]	; (800640c <HAL_DMA_IRQHandler+0xcf4>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d036      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a23      	ldr	r2, [pc, #140]	; (8006410 <HAL_DMA_IRQHandler+0xcf8>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d031      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a22      	ldr	r2, [pc, #136]	; (8006414 <HAL_DMA_IRQHandler+0xcfc>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d02c      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a20      	ldr	r2, [pc, #128]	; (8006418 <HAL_DMA_IRQHandler+0xd00>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d027      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a1f      	ldr	r2, [pc, #124]	; (800641c <HAL_DMA_IRQHandler+0xd04>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d022      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a1d      	ldr	r2, [pc, #116]	; (8006420 <HAL_DMA_IRQHandler+0xd08>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d01d      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a1c      	ldr	r2, [pc, #112]	; (8006424 <HAL_DMA_IRQHandler+0xd0c>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d018      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a1a      	ldr	r2, [pc, #104]	; (8006428 <HAL_DMA_IRQHandler+0xd10>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d013      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a19      	ldr	r2, [pc, #100]	; (800642c <HAL_DMA_IRQHandler+0xd14>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d00e      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a17      	ldr	r2, [pc, #92]	; (8006430 <HAL_DMA_IRQHandler+0xd18>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d009      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a16      	ldr	r2, [pc, #88]	; (8006434 <HAL_DMA_IRQHandler+0xd1c>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d004      	beq.n	80063ea <HAL_DMA_IRQHandler+0xcd2>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a14      	ldr	r2, [pc, #80]	; (8006438 <HAL_DMA_IRQHandler+0xd20>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d128      	bne.n	800643c <HAL_DMA_IRQHandler+0xd24>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f022 0214 	bic.w	r2, r2, #20
 80063f8:	601a      	str	r2, [r3, #0]
 80063fa:	e027      	b.n	800644c <HAL_DMA_IRQHandler+0xd34>
 80063fc:	40020010 	.word	0x40020010
 8006400:	40020028 	.word	0x40020028
 8006404:	40020040 	.word	0x40020040
 8006408:	40020058 	.word	0x40020058
 800640c:	40020070 	.word	0x40020070
 8006410:	40020088 	.word	0x40020088
 8006414:	400200a0 	.word	0x400200a0
 8006418:	400200b8 	.word	0x400200b8
 800641c:	40020410 	.word	0x40020410
 8006420:	40020428 	.word	0x40020428
 8006424:	40020440 	.word	0x40020440
 8006428:	40020458 	.word	0x40020458
 800642c:	40020470 	.word	0x40020470
 8006430:	40020488 	.word	0x40020488
 8006434:	400204a0 	.word	0x400204a0
 8006438:	400204b8 	.word	0x400204b8
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f022 020a 	bic.w	r2, r2, #10
 800644a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006460:	2b00      	cmp	r3, #0
 8006462:	f000 8097 	beq.w	8006594 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800646e:	e091      	b.n	8006594 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006474:	f003 031f 	and.w	r3, r3, #31
 8006478:	2208      	movs	r2, #8
 800647a:	409a      	lsls	r2, r3
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	4013      	ands	r3, r2
 8006480:	2b00      	cmp	r3, #0
 8006482:	f000 8088 	beq.w	8006596 <HAL_DMA_IRQHandler+0xe7e>
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	f003 0308 	and.w	r3, r3, #8
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 8082 	beq.w	8006596 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a41      	ldr	r2, [pc, #260]	; (800659c <HAL_DMA_IRQHandler+0xe84>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d04a      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a3f      	ldr	r2, [pc, #252]	; (80065a0 <HAL_DMA_IRQHandler+0xe88>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d045      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a3e      	ldr	r2, [pc, #248]	; (80065a4 <HAL_DMA_IRQHandler+0xe8c>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d040      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a3c      	ldr	r2, [pc, #240]	; (80065a8 <HAL_DMA_IRQHandler+0xe90>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d03b      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a3b      	ldr	r2, [pc, #236]	; (80065ac <HAL_DMA_IRQHandler+0xe94>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d036      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a39      	ldr	r2, [pc, #228]	; (80065b0 <HAL_DMA_IRQHandler+0xe98>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d031      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a38      	ldr	r2, [pc, #224]	; (80065b4 <HAL_DMA_IRQHandler+0xe9c>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d02c      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a36      	ldr	r2, [pc, #216]	; (80065b8 <HAL_DMA_IRQHandler+0xea0>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d027      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a35      	ldr	r2, [pc, #212]	; (80065bc <HAL_DMA_IRQHandler+0xea4>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d022      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a33      	ldr	r2, [pc, #204]	; (80065c0 <HAL_DMA_IRQHandler+0xea8>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d01d      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a32      	ldr	r2, [pc, #200]	; (80065c4 <HAL_DMA_IRQHandler+0xeac>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d018      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a30      	ldr	r2, [pc, #192]	; (80065c8 <HAL_DMA_IRQHandler+0xeb0>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d013      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a2f      	ldr	r2, [pc, #188]	; (80065cc <HAL_DMA_IRQHandler+0xeb4>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d00e      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a2d      	ldr	r2, [pc, #180]	; (80065d0 <HAL_DMA_IRQHandler+0xeb8>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d009      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a2c      	ldr	r2, [pc, #176]	; (80065d4 <HAL_DMA_IRQHandler+0xebc>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d004      	beq.n	8006532 <HAL_DMA_IRQHandler+0xe1a>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a2a      	ldr	r2, [pc, #168]	; (80065d8 <HAL_DMA_IRQHandler+0xec0>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d108      	bne.n	8006544 <HAL_DMA_IRQHandler+0xe2c>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f022 021c 	bic.w	r2, r2, #28
 8006540:	601a      	str	r2, [r3, #0]
 8006542:	e007      	b.n	8006554 <HAL_DMA_IRQHandler+0xe3c>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f022 020e 	bic.w	r2, r2, #14
 8006552:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006558:	f003 031f 	and.w	r3, r3, #31
 800655c:	2201      	movs	r2, #1
 800655e:	409a      	lsls	r2, r3
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800657e:	2b00      	cmp	r3, #0
 8006580:	d009      	beq.n	8006596 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	4798      	blx	r3
 800658a:	e004      	b.n	8006596 <HAL_DMA_IRQHandler+0xe7e>
          return;
 800658c:	bf00      	nop
 800658e:	e002      	b.n	8006596 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006590:	bf00      	nop
 8006592:	e000      	b.n	8006596 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006594:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006596:	3728      	adds	r7, #40	; 0x28
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	40020010 	.word	0x40020010
 80065a0:	40020028 	.word	0x40020028
 80065a4:	40020040 	.word	0x40020040
 80065a8:	40020058 	.word	0x40020058
 80065ac:	40020070 	.word	0x40020070
 80065b0:	40020088 	.word	0x40020088
 80065b4:	400200a0 	.word	0x400200a0
 80065b8:	400200b8 	.word	0x400200b8
 80065bc:	40020410 	.word	0x40020410
 80065c0:	40020428 	.word	0x40020428
 80065c4:	40020440 	.word	0x40020440
 80065c8:	40020458 	.word	0x40020458
 80065cc:	40020470 	.word	0x40020470
 80065d0:	40020488 	.word	0x40020488
 80065d4:	400204a0 	.word	0x400204a0
 80065d8:	400204b8 	.word	0x400204b8

080065dc <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	370c      	adds	r7, #12
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr

080065f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b087      	sub	sp, #28
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006606:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800660c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a7f      	ldr	r2, [pc, #508]	; (8006810 <DMA_SetConfig+0x21c>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d072      	beq.n	80066fe <DMA_SetConfig+0x10a>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a7d      	ldr	r2, [pc, #500]	; (8006814 <DMA_SetConfig+0x220>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d06d      	beq.n	80066fe <DMA_SetConfig+0x10a>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a7c      	ldr	r2, [pc, #496]	; (8006818 <DMA_SetConfig+0x224>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d068      	beq.n	80066fe <DMA_SetConfig+0x10a>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a7a      	ldr	r2, [pc, #488]	; (800681c <DMA_SetConfig+0x228>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d063      	beq.n	80066fe <DMA_SetConfig+0x10a>
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a79      	ldr	r2, [pc, #484]	; (8006820 <DMA_SetConfig+0x22c>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d05e      	beq.n	80066fe <DMA_SetConfig+0x10a>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a77      	ldr	r2, [pc, #476]	; (8006824 <DMA_SetConfig+0x230>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d059      	beq.n	80066fe <DMA_SetConfig+0x10a>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a76      	ldr	r2, [pc, #472]	; (8006828 <DMA_SetConfig+0x234>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d054      	beq.n	80066fe <DMA_SetConfig+0x10a>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a74      	ldr	r2, [pc, #464]	; (800682c <DMA_SetConfig+0x238>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d04f      	beq.n	80066fe <DMA_SetConfig+0x10a>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a73      	ldr	r2, [pc, #460]	; (8006830 <DMA_SetConfig+0x23c>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d04a      	beq.n	80066fe <DMA_SetConfig+0x10a>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a71      	ldr	r2, [pc, #452]	; (8006834 <DMA_SetConfig+0x240>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d045      	beq.n	80066fe <DMA_SetConfig+0x10a>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a70      	ldr	r2, [pc, #448]	; (8006838 <DMA_SetConfig+0x244>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d040      	beq.n	80066fe <DMA_SetConfig+0x10a>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a6e      	ldr	r2, [pc, #440]	; (800683c <DMA_SetConfig+0x248>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d03b      	beq.n	80066fe <DMA_SetConfig+0x10a>
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a6d      	ldr	r2, [pc, #436]	; (8006840 <DMA_SetConfig+0x24c>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d036      	beq.n	80066fe <DMA_SetConfig+0x10a>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a6b      	ldr	r2, [pc, #428]	; (8006844 <DMA_SetConfig+0x250>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d031      	beq.n	80066fe <DMA_SetConfig+0x10a>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a6a      	ldr	r2, [pc, #424]	; (8006848 <DMA_SetConfig+0x254>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d02c      	beq.n	80066fe <DMA_SetConfig+0x10a>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a68      	ldr	r2, [pc, #416]	; (800684c <DMA_SetConfig+0x258>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d027      	beq.n	80066fe <DMA_SetConfig+0x10a>
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a67      	ldr	r2, [pc, #412]	; (8006850 <DMA_SetConfig+0x25c>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d022      	beq.n	80066fe <DMA_SetConfig+0x10a>
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a65      	ldr	r2, [pc, #404]	; (8006854 <DMA_SetConfig+0x260>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d01d      	beq.n	80066fe <DMA_SetConfig+0x10a>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a64      	ldr	r2, [pc, #400]	; (8006858 <DMA_SetConfig+0x264>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d018      	beq.n	80066fe <DMA_SetConfig+0x10a>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a62      	ldr	r2, [pc, #392]	; (800685c <DMA_SetConfig+0x268>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d013      	beq.n	80066fe <DMA_SetConfig+0x10a>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a61      	ldr	r2, [pc, #388]	; (8006860 <DMA_SetConfig+0x26c>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d00e      	beq.n	80066fe <DMA_SetConfig+0x10a>
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a5f      	ldr	r2, [pc, #380]	; (8006864 <DMA_SetConfig+0x270>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d009      	beq.n	80066fe <DMA_SetConfig+0x10a>
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a5e      	ldr	r2, [pc, #376]	; (8006868 <DMA_SetConfig+0x274>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d004      	beq.n	80066fe <DMA_SetConfig+0x10a>
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a5c      	ldr	r2, [pc, #368]	; (800686c <DMA_SetConfig+0x278>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d101      	bne.n	8006702 <DMA_SetConfig+0x10e>
 80066fe:	2301      	movs	r3, #1
 8006700:	e000      	b.n	8006704 <DMA_SetConfig+0x110>
 8006702:	2300      	movs	r3, #0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d00d      	beq.n	8006724 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006710:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006716:	2b00      	cmp	r3, #0
 8006718:	d004      	beq.n	8006724 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006722:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a39      	ldr	r2, [pc, #228]	; (8006810 <DMA_SetConfig+0x21c>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d04a      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a38      	ldr	r2, [pc, #224]	; (8006814 <DMA_SetConfig+0x220>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d045      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a36      	ldr	r2, [pc, #216]	; (8006818 <DMA_SetConfig+0x224>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d040      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a35      	ldr	r2, [pc, #212]	; (800681c <DMA_SetConfig+0x228>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d03b      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a33      	ldr	r2, [pc, #204]	; (8006820 <DMA_SetConfig+0x22c>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d036      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a32      	ldr	r2, [pc, #200]	; (8006824 <DMA_SetConfig+0x230>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d031      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a30      	ldr	r2, [pc, #192]	; (8006828 <DMA_SetConfig+0x234>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d02c      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a2f      	ldr	r2, [pc, #188]	; (800682c <DMA_SetConfig+0x238>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d027      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a2d      	ldr	r2, [pc, #180]	; (8006830 <DMA_SetConfig+0x23c>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d022      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a2c      	ldr	r2, [pc, #176]	; (8006834 <DMA_SetConfig+0x240>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d01d      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a2a      	ldr	r2, [pc, #168]	; (8006838 <DMA_SetConfig+0x244>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d018      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a29      	ldr	r2, [pc, #164]	; (800683c <DMA_SetConfig+0x248>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d013      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a27      	ldr	r2, [pc, #156]	; (8006840 <DMA_SetConfig+0x24c>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d00e      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a26      	ldr	r2, [pc, #152]	; (8006844 <DMA_SetConfig+0x250>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d009      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a24      	ldr	r2, [pc, #144]	; (8006848 <DMA_SetConfig+0x254>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d004      	beq.n	80067c4 <DMA_SetConfig+0x1d0>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a23      	ldr	r2, [pc, #140]	; (800684c <DMA_SetConfig+0x258>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d101      	bne.n	80067c8 <DMA_SetConfig+0x1d4>
 80067c4:	2301      	movs	r3, #1
 80067c6:	e000      	b.n	80067ca <DMA_SetConfig+0x1d6>
 80067c8:	2300      	movs	r3, #0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d059      	beq.n	8006882 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067d2:	f003 031f 	and.w	r3, r3, #31
 80067d6:	223f      	movs	r2, #63	; 0x3f
 80067d8:	409a      	lsls	r2, r3
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80067ec:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	683a      	ldr	r2, [r7, #0]
 80067f4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	2b40      	cmp	r3, #64	; 0x40
 80067fc:	d138      	bne.n	8006870 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68ba      	ldr	r2, [r7, #8]
 800680c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800680e:	e0ae      	b.n	800696e <DMA_SetConfig+0x37a>
 8006810:	40020010 	.word	0x40020010
 8006814:	40020028 	.word	0x40020028
 8006818:	40020040 	.word	0x40020040
 800681c:	40020058 	.word	0x40020058
 8006820:	40020070 	.word	0x40020070
 8006824:	40020088 	.word	0x40020088
 8006828:	400200a0 	.word	0x400200a0
 800682c:	400200b8 	.word	0x400200b8
 8006830:	40020410 	.word	0x40020410
 8006834:	40020428 	.word	0x40020428
 8006838:	40020440 	.word	0x40020440
 800683c:	40020458 	.word	0x40020458
 8006840:	40020470 	.word	0x40020470
 8006844:	40020488 	.word	0x40020488
 8006848:	400204a0 	.word	0x400204a0
 800684c:	400204b8 	.word	0x400204b8
 8006850:	58025408 	.word	0x58025408
 8006854:	5802541c 	.word	0x5802541c
 8006858:	58025430 	.word	0x58025430
 800685c:	58025444 	.word	0x58025444
 8006860:	58025458 	.word	0x58025458
 8006864:	5802546c 	.word	0x5802546c
 8006868:	58025480 	.word	0x58025480
 800686c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	60da      	str	r2, [r3, #12]
}
 8006880:	e075      	b.n	800696e <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a3d      	ldr	r2, [pc, #244]	; (800697c <DMA_SetConfig+0x388>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d04a      	beq.n	8006922 <DMA_SetConfig+0x32e>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a3b      	ldr	r2, [pc, #236]	; (8006980 <DMA_SetConfig+0x38c>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d045      	beq.n	8006922 <DMA_SetConfig+0x32e>
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a3a      	ldr	r2, [pc, #232]	; (8006984 <DMA_SetConfig+0x390>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d040      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a38      	ldr	r2, [pc, #224]	; (8006988 <DMA_SetConfig+0x394>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d03b      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a37      	ldr	r2, [pc, #220]	; (800698c <DMA_SetConfig+0x398>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d036      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a35      	ldr	r2, [pc, #212]	; (8006990 <DMA_SetConfig+0x39c>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d031      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a34      	ldr	r2, [pc, #208]	; (8006994 <DMA_SetConfig+0x3a0>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d02c      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a32      	ldr	r2, [pc, #200]	; (8006998 <DMA_SetConfig+0x3a4>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d027      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a31      	ldr	r2, [pc, #196]	; (800699c <DMA_SetConfig+0x3a8>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d022      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a2f      	ldr	r2, [pc, #188]	; (80069a0 <DMA_SetConfig+0x3ac>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d01d      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a2e      	ldr	r2, [pc, #184]	; (80069a4 <DMA_SetConfig+0x3b0>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d018      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a2c      	ldr	r2, [pc, #176]	; (80069a8 <DMA_SetConfig+0x3b4>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d013      	beq.n	8006922 <DMA_SetConfig+0x32e>
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a2b      	ldr	r2, [pc, #172]	; (80069ac <DMA_SetConfig+0x3b8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d00e      	beq.n	8006922 <DMA_SetConfig+0x32e>
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a29      	ldr	r2, [pc, #164]	; (80069b0 <DMA_SetConfig+0x3bc>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d009      	beq.n	8006922 <DMA_SetConfig+0x32e>
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a28      	ldr	r2, [pc, #160]	; (80069b4 <DMA_SetConfig+0x3c0>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d004      	beq.n	8006922 <DMA_SetConfig+0x32e>
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a26      	ldr	r2, [pc, #152]	; (80069b8 <DMA_SetConfig+0x3c4>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d101      	bne.n	8006926 <DMA_SetConfig+0x332>
 8006922:	2301      	movs	r3, #1
 8006924:	e000      	b.n	8006928 <DMA_SetConfig+0x334>
 8006926:	2300      	movs	r3, #0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d020      	beq.n	800696e <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006930:	f003 031f 	and.w	r3, r3, #31
 8006934:	2201      	movs	r2, #1
 8006936:	409a      	lsls	r2, r3
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	2b40      	cmp	r3, #64	; 0x40
 800694a:	d108      	bne.n	800695e <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68ba      	ldr	r2, [r7, #8]
 800695a:	60da      	str	r2, [r3, #12]
}
 800695c:	e007      	b.n	800696e <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	60da      	str	r2, [r3, #12]
}
 800696e:	bf00      	nop
 8006970:	371c      	adds	r7, #28
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	48022c08 	.word	0x48022c08
 8006980:	48022c1c 	.word	0x48022c1c
 8006984:	48022c30 	.word	0x48022c30
 8006988:	48022c44 	.word	0x48022c44
 800698c:	48022c58 	.word	0x48022c58
 8006990:	48022c6c 	.word	0x48022c6c
 8006994:	48022c80 	.word	0x48022c80
 8006998:	48022c94 	.word	0x48022c94
 800699c:	58025408 	.word	0x58025408
 80069a0:	5802541c 	.word	0x5802541c
 80069a4:	58025430 	.word	0x58025430
 80069a8:	58025444 	.word	0x58025444
 80069ac:	58025458 	.word	0x58025458
 80069b0:	5802546c 	.word	0x5802546c
 80069b4:	58025480 	.word	0x58025480
 80069b8:	58025494 	.word	0x58025494

080069bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a42      	ldr	r2, [pc, #264]	; (8006ad4 <DMA_CalcBaseAndBitshift+0x118>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d04a      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a41      	ldr	r2, [pc, #260]	; (8006ad8 <DMA_CalcBaseAndBitshift+0x11c>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d045      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a3f      	ldr	r2, [pc, #252]	; (8006adc <DMA_CalcBaseAndBitshift+0x120>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d040      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a3e      	ldr	r2, [pc, #248]	; (8006ae0 <DMA_CalcBaseAndBitshift+0x124>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d03b      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a3c      	ldr	r2, [pc, #240]	; (8006ae4 <DMA_CalcBaseAndBitshift+0x128>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d036      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a3b      	ldr	r2, [pc, #236]	; (8006ae8 <DMA_CalcBaseAndBitshift+0x12c>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d031      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a39      	ldr	r2, [pc, #228]	; (8006aec <DMA_CalcBaseAndBitshift+0x130>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d02c      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a38      	ldr	r2, [pc, #224]	; (8006af0 <DMA_CalcBaseAndBitshift+0x134>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d027      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a36      	ldr	r2, [pc, #216]	; (8006af4 <DMA_CalcBaseAndBitshift+0x138>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d022      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a35      	ldr	r2, [pc, #212]	; (8006af8 <DMA_CalcBaseAndBitshift+0x13c>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d01d      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a33      	ldr	r2, [pc, #204]	; (8006afc <DMA_CalcBaseAndBitshift+0x140>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d018      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a32      	ldr	r2, [pc, #200]	; (8006b00 <DMA_CalcBaseAndBitshift+0x144>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d013      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a30      	ldr	r2, [pc, #192]	; (8006b04 <DMA_CalcBaseAndBitshift+0x148>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d00e      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a2f      	ldr	r2, [pc, #188]	; (8006b08 <DMA_CalcBaseAndBitshift+0x14c>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d009      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a2d      	ldr	r2, [pc, #180]	; (8006b0c <DMA_CalcBaseAndBitshift+0x150>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d004      	beq.n	8006a64 <DMA_CalcBaseAndBitshift+0xa8>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a2c      	ldr	r2, [pc, #176]	; (8006b10 <DMA_CalcBaseAndBitshift+0x154>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d101      	bne.n	8006a68 <DMA_CalcBaseAndBitshift+0xac>
 8006a64:	2301      	movs	r3, #1
 8006a66:	e000      	b.n	8006a6a <DMA_CalcBaseAndBitshift+0xae>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d024      	beq.n	8006ab8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	3b10      	subs	r3, #16
 8006a76:	4a27      	ldr	r2, [pc, #156]	; (8006b14 <DMA_CalcBaseAndBitshift+0x158>)
 8006a78:	fba2 2303 	umull	r2, r3, r2, r3
 8006a7c:	091b      	lsrs	r3, r3, #4
 8006a7e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f003 0307 	and.w	r3, r3, #7
 8006a86:	4a24      	ldr	r2, [pc, #144]	; (8006b18 <DMA_CalcBaseAndBitshift+0x15c>)
 8006a88:	5cd3      	ldrb	r3, [r2, r3]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2b03      	cmp	r3, #3
 8006a94:	d908      	bls.n	8006aa8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	4b1f      	ldr	r3, [pc, #124]	; (8006b1c <DMA_CalcBaseAndBitshift+0x160>)
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	1d1a      	adds	r2, r3, #4
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	659a      	str	r2, [r3, #88]	; 0x58
 8006aa6:	e00d      	b.n	8006ac4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	461a      	mov	r2, r3
 8006aae:	4b1b      	ldr	r3, [pc, #108]	; (8006b1c <DMA_CalcBaseAndBitshift+0x160>)
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	6593      	str	r3, [r2, #88]	; 0x58
 8006ab6:	e005      	b.n	8006ac4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3714      	adds	r7, #20
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr
 8006ad4:	40020010 	.word	0x40020010
 8006ad8:	40020028 	.word	0x40020028
 8006adc:	40020040 	.word	0x40020040
 8006ae0:	40020058 	.word	0x40020058
 8006ae4:	40020070 	.word	0x40020070
 8006ae8:	40020088 	.word	0x40020088
 8006aec:	400200a0 	.word	0x400200a0
 8006af0:	400200b8 	.word	0x400200b8
 8006af4:	40020410 	.word	0x40020410
 8006af8:	40020428 	.word	0x40020428
 8006afc:	40020440 	.word	0x40020440
 8006b00:	40020458 	.word	0x40020458
 8006b04:	40020470 	.word	0x40020470
 8006b08:	40020488 	.word	0x40020488
 8006b0c:	400204a0 	.word	0x400204a0
 8006b10:	400204b8 	.word	0x400204b8
 8006b14:	aaaaaaab 	.word	0xaaaaaaab
 8006b18:	08017f7c 	.word	0x08017f7c
 8006b1c:	fffffc00 	.word	0xfffffc00

08006b20 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d120      	bne.n	8006b76 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b38:	2b03      	cmp	r3, #3
 8006b3a:	d858      	bhi.n	8006bee <DMA_CheckFifoParam+0xce>
 8006b3c:	a201      	add	r2, pc, #4	; (adr r2, 8006b44 <DMA_CheckFifoParam+0x24>)
 8006b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b42:	bf00      	nop
 8006b44:	08006b55 	.word	0x08006b55
 8006b48:	08006b67 	.word	0x08006b67
 8006b4c:	08006b55 	.word	0x08006b55
 8006b50:	08006bef 	.word	0x08006bef
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d048      	beq.n	8006bf2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006b64:	e045      	b.n	8006bf2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b6a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006b6e:	d142      	bne.n	8006bf6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006b74:	e03f      	b.n	8006bf6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b7e:	d123      	bne.n	8006bc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b84:	2b03      	cmp	r3, #3
 8006b86:	d838      	bhi.n	8006bfa <DMA_CheckFifoParam+0xda>
 8006b88:	a201      	add	r2, pc, #4	; (adr r2, 8006b90 <DMA_CheckFifoParam+0x70>)
 8006b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b8e:	bf00      	nop
 8006b90:	08006ba1 	.word	0x08006ba1
 8006b94:	08006ba7 	.word	0x08006ba7
 8006b98:	08006ba1 	.word	0x08006ba1
 8006b9c:	08006bb9 	.word	0x08006bb9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	73fb      	strb	r3, [r7, #15]
        break;
 8006ba4:	e030      	b.n	8006c08 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006baa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d025      	beq.n	8006bfe <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006bb6:	e022      	b.n	8006bfe <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bbc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006bc0:	d11f      	bne.n	8006c02 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006bc6:	e01c      	b.n	8006c02 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	d902      	bls.n	8006bd6 <DMA_CheckFifoParam+0xb6>
 8006bd0:	2b03      	cmp	r3, #3
 8006bd2:	d003      	beq.n	8006bdc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006bd4:	e018      	b.n	8006c08 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	73fb      	strb	r3, [r7, #15]
        break;
 8006bda:	e015      	b.n	8006c08 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00e      	beq.n	8006c06 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	73fb      	strb	r3, [r7, #15]
    break;
 8006bec:	e00b      	b.n	8006c06 <DMA_CheckFifoParam+0xe6>
        break;
 8006bee:	bf00      	nop
 8006bf0:	e00a      	b.n	8006c08 <DMA_CheckFifoParam+0xe8>
        break;
 8006bf2:	bf00      	nop
 8006bf4:	e008      	b.n	8006c08 <DMA_CheckFifoParam+0xe8>
        break;
 8006bf6:	bf00      	nop
 8006bf8:	e006      	b.n	8006c08 <DMA_CheckFifoParam+0xe8>
        break;
 8006bfa:	bf00      	nop
 8006bfc:	e004      	b.n	8006c08 <DMA_CheckFifoParam+0xe8>
        break;
 8006bfe:	bf00      	nop
 8006c00:	e002      	b.n	8006c08 <DMA_CheckFifoParam+0xe8>
        break;
 8006c02:	bf00      	nop
 8006c04:	e000      	b.n	8006c08 <DMA_CheckFifoParam+0xe8>
    break;
 8006c06:	bf00      	nop
    }
  }

  return status;
 8006c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3714      	adds	r7, #20
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr
 8006c16:	bf00      	nop

08006c18 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a38      	ldr	r2, [pc, #224]	; (8006d0c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d022      	beq.n	8006c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a36      	ldr	r2, [pc, #216]	; (8006d10 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d01d      	beq.n	8006c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a35      	ldr	r2, [pc, #212]	; (8006d14 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d018      	beq.n	8006c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a33      	ldr	r2, [pc, #204]	; (8006d18 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d013      	beq.n	8006c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a32      	ldr	r2, [pc, #200]	; (8006d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d00e      	beq.n	8006c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a30      	ldr	r2, [pc, #192]	; (8006d20 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d009      	beq.n	8006c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a2f      	ldr	r2, [pc, #188]	; (8006d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d004      	beq.n	8006c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a2d      	ldr	r2, [pc, #180]	; (8006d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d101      	bne.n	8006c7a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006c76:	2301      	movs	r3, #1
 8006c78:	e000      	b.n	8006c7c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d01a      	beq.n	8006cb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	3b08      	subs	r3, #8
 8006c88:	4a28      	ldr	r2, [pc, #160]	; (8006d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c8e:	091b      	lsrs	r3, r3, #4
 8006c90:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006c92:	68fa      	ldr	r2, [r7, #12]
 8006c94:	4b26      	ldr	r3, [pc, #152]	; (8006d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006c96:	4413      	add	r3, r2
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a24      	ldr	r2, [pc, #144]	; (8006d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006ca4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f003 031f 	and.w	r3, r3, #31
 8006cac:	2201      	movs	r2, #1
 8006cae:	409a      	lsls	r2, r3
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006cb4:	e024      	b.n	8006d00 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	3b10      	subs	r3, #16
 8006cbe:	4a1e      	ldr	r2, [pc, #120]	; (8006d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc4:	091b      	lsrs	r3, r3, #4
 8006cc6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	4a1c      	ldr	r2, [pc, #112]	; (8006d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d806      	bhi.n	8006cde <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	4a1b      	ldr	r2, [pc, #108]	; (8006d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d902      	bls.n	8006cde <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	3308      	adds	r3, #8
 8006cdc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	4b18      	ldr	r3, [pc, #96]	; (8006d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006ce2:	4413      	add	r3, r2
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a16      	ldr	r2, [pc, #88]	; (8006d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006cf0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f003 031f 	and.w	r3, r3, #31
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	409a      	lsls	r2, r3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006d00:	bf00      	nop
 8006d02:	3714      	adds	r7, #20
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr
 8006d0c:	58025408 	.word	0x58025408
 8006d10:	5802541c 	.word	0x5802541c
 8006d14:	58025430 	.word	0x58025430
 8006d18:	58025444 	.word	0x58025444
 8006d1c:	58025458 	.word	0x58025458
 8006d20:	5802546c 	.word	0x5802546c
 8006d24:	58025480 	.word	0x58025480
 8006d28:	58025494 	.word	0x58025494
 8006d2c:	cccccccd 	.word	0xcccccccd
 8006d30:	16009600 	.word	0x16009600
 8006d34:	58025880 	.word	0x58025880
 8006d38:	aaaaaaab 	.word	0xaaaaaaab
 8006d3c:	400204b8 	.word	0x400204b8
 8006d40:	4002040f 	.word	0x4002040f
 8006d44:	10008200 	.word	0x10008200
 8006d48:	40020880 	.word	0x40020880

08006d4c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d04a      	beq.n	8006df8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2b08      	cmp	r3, #8
 8006d66:	d847      	bhi.n	8006df8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a25      	ldr	r2, [pc, #148]	; (8006e04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d022      	beq.n	8006db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a24      	ldr	r2, [pc, #144]	; (8006e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d01d      	beq.n	8006db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a22      	ldr	r2, [pc, #136]	; (8006e0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d018      	beq.n	8006db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a21      	ldr	r2, [pc, #132]	; (8006e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d013      	beq.n	8006db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a1f      	ldr	r2, [pc, #124]	; (8006e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d00e      	beq.n	8006db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a1e      	ldr	r2, [pc, #120]	; (8006e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d009      	beq.n	8006db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a1c      	ldr	r2, [pc, #112]	; (8006e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d004      	beq.n	8006db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a1b      	ldr	r2, [pc, #108]	; (8006e20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d101      	bne.n	8006dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006db8:	2301      	movs	r3, #1
 8006dba:	e000      	b.n	8006dbe <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00a      	beq.n	8006dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006dc2:	68fa      	ldr	r2, [r7, #12]
 8006dc4:	4b17      	ldr	r3, [pc, #92]	; (8006e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006dc6:	4413      	add	r3, r2
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	461a      	mov	r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a15      	ldr	r2, [pc, #84]	; (8006e28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006dd4:	671a      	str	r2, [r3, #112]	; 0x70
 8006dd6:	e009      	b.n	8006dec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	4b14      	ldr	r3, [pc, #80]	; (8006e2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006ddc:	4413      	add	r3, r2
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	461a      	mov	r2, r3
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a11      	ldr	r2, [pc, #68]	; (8006e30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006dea:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	3b01      	subs	r3, #1
 8006df0:	2201      	movs	r2, #1
 8006df2:	409a      	lsls	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8006df8:	bf00      	nop
 8006dfa:	3714      	adds	r7, #20
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	58025408 	.word	0x58025408
 8006e08:	5802541c 	.word	0x5802541c
 8006e0c:	58025430 	.word	0x58025430
 8006e10:	58025444 	.word	0x58025444
 8006e14:	58025458 	.word	0x58025458
 8006e18:	5802546c 	.word	0x5802546c
 8006e1c:	58025480 	.word	0x58025480
 8006e20:	58025494 	.word	0x58025494
 8006e24:	1600963f 	.word	0x1600963f
 8006e28:	58025940 	.word	0x58025940
 8006e2c:	1000823f 	.word	0x1000823f
 8006e30:	40020940 	.word	0x40020940

08006e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b089      	sub	sp, #36	; 0x24
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006e42:	4b89      	ldr	r3, [pc, #548]	; (8007068 <HAL_GPIO_Init+0x234>)
 8006e44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006e46:	e194      	b.n	8007172 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	2101      	movs	r1, #1
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	fa01 f303 	lsl.w	r3, r1, r3
 8006e54:	4013      	ands	r3, r2
 8006e56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f000 8186 	beq.w	800716c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	f003 0303 	and.w	r3, r3, #3
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d005      	beq.n	8006e78 <HAL_GPIO_Init+0x44>
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	f003 0303 	and.w	r3, r3, #3
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d130      	bne.n	8006eda <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	005b      	lsls	r3, r3, #1
 8006e82:	2203      	movs	r2, #3
 8006e84:	fa02 f303 	lsl.w	r3, r2, r3
 8006e88:	43db      	mvns	r3, r3
 8006e8a:	69ba      	ldr	r2, [r7, #24]
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	68da      	ldr	r2, [r3, #12]
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	005b      	lsls	r3, r3, #1
 8006e98:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9c:	69ba      	ldr	r2, [r7, #24]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	69ba      	ldr	r2, [r7, #24]
 8006ea6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006eae:	2201      	movs	r2, #1
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb6:	43db      	mvns	r3, r3
 8006eb8:	69ba      	ldr	r2, [r7, #24]
 8006eba:	4013      	ands	r3, r2
 8006ebc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	091b      	lsrs	r3, r3, #4
 8006ec4:	f003 0201 	and.w	r2, r3, #1
 8006ec8:	69fb      	ldr	r3, [r7, #28]
 8006eca:	fa02 f303 	lsl.w	r3, r2, r3
 8006ece:	69ba      	ldr	r2, [r7, #24]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	69ba      	ldr	r2, [r7, #24]
 8006ed8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	f003 0303 	and.w	r3, r3, #3
 8006ee2:	2b03      	cmp	r3, #3
 8006ee4:	d017      	beq.n	8006f16 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	005b      	lsls	r3, r3, #1
 8006ef0:	2203      	movs	r2, #3
 8006ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef6:	43db      	mvns	r3, r3
 8006ef8:	69ba      	ldr	r2, [r7, #24]
 8006efa:	4013      	ands	r3, r2
 8006efc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	689a      	ldr	r2, [r3, #8]
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	005b      	lsls	r3, r3, #1
 8006f06:	fa02 f303 	lsl.w	r3, r2, r3
 8006f0a:	69ba      	ldr	r2, [r7, #24]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	69ba      	ldr	r2, [r7, #24]
 8006f14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	f003 0303 	and.w	r3, r3, #3
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d123      	bne.n	8006f6a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	08da      	lsrs	r2, r3, #3
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	3208      	adds	r2, #8
 8006f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006f30:	69fb      	ldr	r3, [r7, #28]
 8006f32:	f003 0307 	and.w	r3, r3, #7
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	220f      	movs	r2, #15
 8006f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f3e:	43db      	mvns	r3, r3
 8006f40:	69ba      	ldr	r2, [r7, #24]
 8006f42:	4013      	ands	r3, r2
 8006f44:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	691a      	ldr	r2, [r3, #16]
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	f003 0307 	and.w	r3, r3, #7
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	fa02 f303 	lsl.w	r3, r2, r3
 8006f56:	69ba      	ldr	r2, [r7, #24]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	08da      	lsrs	r2, r3, #3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	3208      	adds	r2, #8
 8006f64:	69b9      	ldr	r1, [r7, #24]
 8006f66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	005b      	lsls	r3, r3, #1
 8006f74:	2203      	movs	r2, #3
 8006f76:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7a:	43db      	mvns	r3, r3
 8006f7c:	69ba      	ldr	r2, [r7, #24]
 8006f7e:	4013      	ands	r3, r2
 8006f80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	f003 0203 	and.w	r2, r3, #3
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	005b      	lsls	r3, r3, #1
 8006f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f92:	69ba      	ldr	r2, [r7, #24]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	69ba      	ldr	r2, [r7, #24]
 8006f9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	f000 80e0 	beq.w	800716c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006fac:	4b2f      	ldr	r3, [pc, #188]	; (800706c <HAL_GPIO_Init+0x238>)
 8006fae:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006fb2:	4a2e      	ldr	r2, [pc, #184]	; (800706c <HAL_GPIO_Init+0x238>)
 8006fb4:	f043 0302 	orr.w	r3, r3, #2
 8006fb8:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8006fbc:	4b2b      	ldr	r3, [pc, #172]	; (800706c <HAL_GPIO_Init+0x238>)
 8006fbe:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006fc2:	f003 0302 	and.w	r3, r3, #2
 8006fc6:	60fb      	str	r3, [r7, #12]
 8006fc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006fca:	4a29      	ldr	r2, [pc, #164]	; (8007070 <HAL_GPIO_Init+0x23c>)
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	089b      	lsrs	r3, r3, #2
 8006fd0:	3302      	adds	r3, #2
 8006fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	f003 0303 	and.w	r3, r3, #3
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	220f      	movs	r2, #15
 8006fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe6:	43db      	mvns	r3, r3
 8006fe8:	69ba      	ldr	r2, [r7, #24]
 8006fea:	4013      	ands	r3, r2
 8006fec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	4a20      	ldr	r2, [pc, #128]	; (8007074 <HAL_GPIO_Init+0x240>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d052      	beq.n	800709c <HAL_GPIO_Init+0x268>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	4a1f      	ldr	r2, [pc, #124]	; (8007078 <HAL_GPIO_Init+0x244>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d031      	beq.n	8007062 <HAL_GPIO_Init+0x22e>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4a1e      	ldr	r2, [pc, #120]	; (800707c <HAL_GPIO_Init+0x248>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d02b      	beq.n	800705e <HAL_GPIO_Init+0x22a>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	4a1d      	ldr	r2, [pc, #116]	; (8007080 <HAL_GPIO_Init+0x24c>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d025      	beq.n	800705a <HAL_GPIO_Init+0x226>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4a1c      	ldr	r2, [pc, #112]	; (8007084 <HAL_GPIO_Init+0x250>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d01f      	beq.n	8007056 <HAL_GPIO_Init+0x222>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4a1b      	ldr	r2, [pc, #108]	; (8007088 <HAL_GPIO_Init+0x254>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d019      	beq.n	8007052 <HAL_GPIO_Init+0x21e>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a1a      	ldr	r2, [pc, #104]	; (800708c <HAL_GPIO_Init+0x258>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d013      	beq.n	800704e <HAL_GPIO_Init+0x21a>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a19      	ldr	r2, [pc, #100]	; (8007090 <HAL_GPIO_Init+0x25c>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d00d      	beq.n	800704a <HAL_GPIO_Init+0x216>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a18      	ldr	r2, [pc, #96]	; (8007094 <HAL_GPIO_Init+0x260>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d007      	beq.n	8007046 <HAL_GPIO_Init+0x212>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a17      	ldr	r2, [pc, #92]	; (8007098 <HAL_GPIO_Init+0x264>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d101      	bne.n	8007042 <HAL_GPIO_Init+0x20e>
 800703e:	2309      	movs	r3, #9
 8007040:	e02d      	b.n	800709e <HAL_GPIO_Init+0x26a>
 8007042:	230a      	movs	r3, #10
 8007044:	e02b      	b.n	800709e <HAL_GPIO_Init+0x26a>
 8007046:	2308      	movs	r3, #8
 8007048:	e029      	b.n	800709e <HAL_GPIO_Init+0x26a>
 800704a:	2307      	movs	r3, #7
 800704c:	e027      	b.n	800709e <HAL_GPIO_Init+0x26a>
 800704e:	2306      	movs	r3, #6
 8007050:	e025      	b.n	800709e <HAL_GPIO_Init+0x26a>
 8007052:	2305      	movs	r3, #5
 8007054:	e023      	b.n	800709e <HAL_GPIO_Init+0x26a>
 8007056:	2304      	movs	r3, #4
 8007058:	e021      	b.n	800709e <HAL_GPIO_Init+0x26a>
 800705a:	2303      	movs	r3, #3
 800705c:	e01f      	b.n	800709e <HAL_GPIO_Init+0x26a>
 800705e:	2302      	movs	r3, #2
 8007060:	e01d      	b.n	800709e <HAL_GPIO_Init+0x26a>
 8007062:	2301      	movs	r3, #1
 8007064:	e01b      	b.n	800709e <HAL_GPIO_Init+0x26a>
 8007066:	bf00      	nop
 8007068:	58000080 	.word	0x58000080
 800706c:	58024400 	.word	0x58024400
 8007070:	58000400 	.word	0x58000400
 8007074:	58020000 	.word	0x58020000
 8007078:	58020400 	.word	0x58020400
 800707c:	58020800 	.word	0x58020800
 8007080:	58020c00 	.word	0x58020c00
 8007084:	58021000 	.word	0x58021000
 8007088:	58021400 	.word	0x58021400
 800708c:	58021800 	.word	0x58021800
 8007090:	58021c00 	.word	0x58021c00
 8007094:	58022000 	.word	0x58022000
 8007098:	58022400 	.word	0x58022400
 800709c:	2300      	movs	r3, #0
 800709e:	69fa      	ldr	r2, [r7, #28]
 80070a0:	f002 0203 	and.w	r2, r2, #3
 80070a4:	0092      	lsls	r2, r2, #2
 80070a6:	4093      	lsls	r3, r2
 80070a8:	69ba      	ldr	r2, [r7, #24]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80070ae:	4938      	ldr	r1, [pc, #224]	; (8007190 <HAL_GPIO_Init+0x35c>)
 80070b0:	69fb      	ldr	r3, [r7, #28]
 80070b2:	089b      	lsrs	r3, r3, #2
 80070b4:	3302      	adds	r3, #2
 80070b6:	69ba      	ldr	r2, [r7, #24]
 80070b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80070bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	43db      	mvns	r3, r3
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	4013      	ands	r3, r2
 80070cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d003      	beq.n	80070e2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80070da:	69ba      	ldr	r2, [r7, #24]
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	4313      	orrs	r3, r2
 80070e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80070e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80070ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	43db      	mvns	r3, r3
 80070f6:	69ba      	ldr	r2, [r7, #24]
 80070f8:	4013      	ands	r3, r2
 80070fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d003      	beq.n	8007110 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	4313      	orrs	r3, r2
 800710e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007110:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	43db      	mvns	r3, r3
 8007122:	69ba      	ldr	r2, [r7, #24]
 8007124:	4013      	ands	r3, r2
 8007126:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d003      	beq.n	800713c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	4313      	orrs	r3, r2
 800713a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	43db      	mvns	r3, r3
 800714c:	69ba      	ldr	r2, [r7, #24]
 800714e:	4013      	ands	r3, r2
 8007150:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800715a:	2b00      	cmp	r3, #0
 800715c:	d003      	beq.n	8007166 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800715e:	69ba      	ldr	r2, [r7, #24]
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	4313      	orrs	r3, r2
 8007164:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	69ba      	ldr	r2, [r7, #24]
 800716a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	3301      	adds	r3, #1
 8007170:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	fa22 f303 	lsr.w	r3, r2, r3
 800717c:	2b00      	cmp	r3, #0
 800717e:	f47f ae63 	bne.w	8006e48 <HAL_GPIO_Init+0x14>
  }
}
 8007182:	bf00      	nop
 8007184:	bf00      	nop
 8007186:	3724      	adds	r7, #36	; 0x24
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr
 8007190:	58000400 	.word	0x58000400

08007194 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007194:	b480      	push	{r7}
 8007196:	b083      	sub	sp, #12
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	460b      	mov	r3, r1
 800719e:	807b      	strh	r3, [r7, #2]
 80071a0:	4613      	mov	r3, r2
 80071a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80071a4:	787b      	ldrb	r3, [r7, #1]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d003      	beq.n	80071b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80071aa:	887a      	ldrh	r2, [r7, #2]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80071b0:	e003      	b.n	80071ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80071b2:	887b      	ldrh	r3, [r7, #2]
 80071b4:	041a      	lsls	r2, r3, #16
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	619a      	str	r2, [r3, #24]
}
 80071ba:	bf00      	nop
 80071bc:	370c      	adds	r7, #12
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr

080071c6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80071c6:	b480      	push	{r7}
 80071c8:	b085      	sub	sp, #20
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
 80071ce:	460b      	mov	r3, r1
 80071d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80071d8:	887a      	ldrh	r2, [r7, #2]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	4013      	ands	r3, r2
 80071de:	041a      	lsls	r2, r3, #16
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	43d9      	mvns	r1, r3
 80071e4:	887b      	ldrh	r3, [r7, #2]
 80071e6:	400b      	ands	r3, r1
 80071e8:	431a      	orrs	r2, r3
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	619a      	str	r2, [r3, #24]
}
 80071ee:	bf00      	nop
 80071f0:	3714      	adds	r7, #20
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr

080071fa <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b082      	sub	sp, #8
 80071fe:	af00      	add	r7, sp, #0
 8007200:	4603      	mov	r3, r0
 8007202:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8007204:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007208:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800720c:	88fb      	ldrh	r3, [r7, #6]
 800720e:	4013      	ands	r3, r2
 8007210:	2b00      	cmp	r3, #0
 8007212:	d008      	beq.n	8007226 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007214:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007218:	88fb      	ldrh	r3, [r7, #6]
 800721a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800721e:	88fb      	ldrh	r3, [r7, #6]
 8007220:	4618      	mov	r0, r3
 8007222:	f7fa fcd1 	bl	8001bc8 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8007226:	bf00      	nop
 8007228:	3708      	adds	r7, #8
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
	...

08007230 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b084      	sub	sp, #16
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007238:	4b19      	ldr	r3, [pc, #100]	; (80072a0 <HAL_PWREx_ConfigSupply+0x70>)
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	f003 0304 	and.w	r3, r3, #4
 8007240:	2b04      	cmp	r3, #4
 8007242:	d00a      	beq.n	800725a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007244:	4b16      	ldr	r3, [pc, #88]	; (80072a0 <HAL_PWREx_ConfigSupply+0x70>)
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	f003 0307 	and.w	r3, r3, #7
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	429a      	cmp	r2, r3
 8007250:	d001      	beq.n	8007256 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e01f      	b.n	8007296 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007256:	2300      	movs	r3, #0
 8007258:	e01d      	b.n	8007296 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800725a:	4b11      	ldr	r3, [pc, #68]	; (80072a0 <HAL_PWREx_ConfigSupply+0x70>)
 800725c:	68db      	ldr	r3, [r3, #12]
 800725e:	f023 0207 	bic.w	r2, r3, #7
 8007262:	490f      	ldr	r1, [pc, #60]	; (80072a0 <HAL_PWREx_ConfigSupply+0x70>)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4313      	orrs	r3, r2
 8007268:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800726a:	f7fc fd85 	bl	8003d78 <HAL_GetTick>
 800726e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007270:	e009      	b.n	8007286 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007272:	f7fc fd81 	bl	8003d78 <HAL_GetTick>
 8007276:	4602      	mov	r2, r0
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007280:	d901      	bls.n	8007286 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	e007      	b.n	8007296 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007286:	4b06      	ldr	r3, [pc, #24]	; (80072a0 <HAL_PWREx_ConfigSupply+0x70>)
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800728e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007292:	d1ee      	bne.n	8007272 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	3710      	adds	r7, #16
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	58024800 	.word	0x58024800

080072a4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b08c      	sub	sp, #48	; 0x30
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d101      	bne.n	80072b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e3f6      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 0301 	and.w	r3, r3, #1
 80072be:	2b00      	cmp	r3, #0
 80072c0:	f000 80b5 	beq.w	800742e <HAL_RCC_OscConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072c4:	4b96      	ldr	r3, [pc, #600]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80072cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80072ce:	4b94      	ldr	r3, [pc, #592]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80072d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072d2:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80072d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d6:	2b10      	cmp	r3, #16
 80072d8:	d007      	beq.n	80072ea <HAL_RCC_OscConfig+0x46>
 80072da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072dc:	2b18      	cmp	r3, #24
 80072de:	d112      	bne.n	8007306 <HAL_RCC_OscConfig+0x62>
 80072e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e2:	f003 0303 	and.w	r3, r3, #3
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	d10d      	bne.n	8007306 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072ea:	4b8d      	ldr	r3, [pc, #564]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	f000 809a 	beq.w	800742c <HAL_RCC_OscConfig+0x188>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f040 8095 	bne.w	800742c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	e3ce      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800730e:	d106      	bne.n	800731e <HAL_RCC_OscConfig+0x7a>
 8007310:	4b83      	ldr	r3, [pc, #524]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a82      	ldr	r2, [pc, #520]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007316:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800731a:	6013      	str	r3, [r2, #0]
 800731c:	e058      	b.n	80073d0 <HAL_RCC_OscConfig+0x12c>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d112      	bne.n	800734c <HAL_RCC_OscConfig+0xa8>
 8007326:	4b7e      	ldr	r3, [pc, #504]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a7d      	ldr	r2, [pc, #500]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 800732c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007330:	6013      	str	r3, [r2, #0]
 8007332:	4b7b      	ldr	r3, [pc, #492]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a7a      	ldr	r2, [pc, #488]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007338:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800733c:	6013      	str	r3, [r2, #0]
 800733e:	4b78      	ldr	r3, [pc, #480]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a77      	ldr	r2, [pc, #476]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007344:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007348:	6013      	str	r3, [r2, #0]
 800734a:	e041      	b.n	80073d0 <HAL_RCC_OscConfig+0x12c>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007354:	d112      	bne.n	800737c <HAL_RCC_OscConfig+0xd8>
 8007356:	4b72      	ldr	r3, [pc, #456]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a71      	ldr	r2, [pc, #452]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 800735c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007360:	6013      	str	r3, [r2, #0]
 8007362:	4b6f      	ldr	r3, [pc, #444]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a6e      	ldr	r2, [pc, #440]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007368:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800736c:	6013      	str	r3, [r2, #0]
 800736e:	4b6c      	ldr	r3, [pc, #432]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a6b      	ldr	r2, [pc, #428]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007378:	6013      	str	r3, [r2, #0]
 800737a:	e029      	b.n	80073d0 <HAL_RCC_OscConfig+0x12c>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8007384:	d112      	bne.n	80073ac <HAL_RCC_OscConfig+0x108>
 8007386:	4b66      	ldr	r3, [pc, #408]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a65      	ldr	r2, [pc, #404]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 800738c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007390:	6013      	str	r3, [r2, #0]
 8007392:	4b63      	ldr	r3, [pc, #396]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a62      	ldr	r2, [pc, #392]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007398:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800739c:	6013      	str	r3, [r2, #0]
 800739e:	4b60      	ldr	r3, [pc, #384]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a5f      	ldr	r2, [pc, #380]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80073a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073a8:	6013      	str	r3, [r2, #0]
 80073aa:	e011      	b.n	80073d0 <HAL_RCC_OscConfig+0x12c>
 80073ac:	4b5c      	ldr	r3, [pc, #368]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a5b      	ldr	r2, [pc, #364]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80073b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073b6:	6013      	str	r3, [r2, #0]
 80073b8:	4b59      	ldr	r3, [pc, #356]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a58      	ldr	r2, [pc, #352]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80073be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073c2:	6013      	str	r3, [r2, #0]
 80073c4:	4b56      	ldr	r3, [pc, #344]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a55      	ldr	r2, [pc, #340]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80073ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80073ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d014      	beq.n	8007402 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d8:	f7fc fcce 	bl	8003d78 <HAL_GetTick>
 80073dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80073de:	e009      	b.n	80073f4 <HAL_RCC_OscConfig+0x150>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80073e0:	f7fc fcca 	bl	8003d78 <HAL_GetTick>
 80073e4:	4602      	mov	r2, r0
 80073e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073ee:	d901      	bls.n	80073f4 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e357      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80073f4:	4b4a      	ldr	r3, [pc, #296]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d0ef      	beq.n	80073e0 <HAL_RCC_OscConfig+0x13c>
 8007400:	e015      	b.n	800742e <HAL_RCC_OscConfig+0x18a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007402:	f7fc fcb9 	bl	8003d78 <HAL_GetTick>
 8007406:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007408:	e009      	b.n	800741e <HAL_RCC_OscConfig+0x17a>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800740a:	f7fc fcb5 	bl	8003d78 <HAL_GetTick>
 800740e:	4602      	mov	r2, r0
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007412:	1ad3      	subs	r3, r2, r3
 8007414:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007418:	d901      	bls.n	800741e <HAL_RCC_OscConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	e342      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800741e:	4b40      	ldr	r3, [pc, #256]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1ef      	bne.n	800740a <HAL_RCC_OscConfig+0x166>
 800742a:	e000      	b.n	800742e <HAL_RCC_OscConfig+0x18a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800742c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0302 	and.w	r3, r3, #2
 8007436:	2b00      	cmp	r3, #0
 8007438:	f000 808d 	beq.w	8007556 <HAL_RCC_OscConfig+0x2b2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800743c:	4b38      	ldr	r3, [pc, #224]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 800743e:	691b      	ldr	r3, [r3, #16]
 8007440:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007444:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007446:	4b36      	ldr	r3, [pc, #216]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800744a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d007      	beq.n	8007462 <HAL_RCC_OscConfig+0x1be>
 8007452:	6a3b      	ldr	r3, [r7, #32]
 8007454:	2b18      	cmp	r3, #24
 8007456:	d137      	bne.n	80074c8 <HAL_RCC_OscConfig+0x224>
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	f003 0303 	and.w	r3, r3, #3
 800745e:	2b00      	cmp	r3, #0
 8007460:	d132      	bne.n	80074c8 <HAL_RCC_OscConfig+0x224>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007462:	4b2f      	ldr	r3, [pc, #188]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 0304 	and.w	r3, r3, #4
 800746a:	2b00      	cmp	r3, #0
 800746c:	d005      	beq.n	800747a <HAL_RCC_OscConfig+0x1d6>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d101      	bne.n	800747a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e314      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800747a:	4b29      	ldr	r3, [pc, #164]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f023 0219 	bic.w	r2, r3, #25
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	4926      	ldr	r1, [pc, #152]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007488:	4313      	orrs	r3, r2
 800748a:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800748c:	f7fc fc74 	bl	8003d78 <HAL_GetTick>
 8007490:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007492:	e008      	b.n	80074a6 <HAL_RCC_OscConfig+0x202>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007494:	f7fc fc70 	bl	8003d78 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	2b02      	cmp	r3, #2
 80074a0:	d901      	bls.n	80074a6 <HAL_RCC_OscConfig+0x202>
            {
              return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e2fe      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80074a6:	4b1e      	ldr	r3, [pc, #120]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0304 	and.w	r3, r3, #4
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d0f0      	beq.n	8007494 <HAL_RCC_OscConfig+0x1f0>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074b2:	4b1b      	ldr	r3, [pc, #108]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	691b      	ldr	r3, [r3, #16]
 80074be:	061b      	lsls	r3, r3, #24
 80074c0:	4917      	ldr	r1, [pc, #92]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80074c2:	4313      	orrs	r3, r2
 80074c4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80074c6:	e046      	b.n	8007556 <HAL_RCC_OscConfig+0x2b2>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d029      	beq.n	8007524 <HAL_RCC_OscConfig+0x280>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80074d0:	4b13      	ldr	r3, [pc, #76]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f023 0219 	bic.w	r2, r3, #25
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	4910      	ldr	r1, [pc, #64]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e2:	f7fc fc49 	bl	8003d78 <HAL_GetTick>
 80074e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80074e8:	e008      	b.n	80074fc <HAL_RCC_OscConfig+0x258>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80074ea:	f7fc fc45 	bl	8003d78 <HAL_GetTick>
 80074ee:	4602      	mov	r2, r0
 80074f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d901      	bls.n	80074fc <HAL_RCC_OscConfig+0x258>
          {
            return HAL_TIMEOUT;
 80074f8:	2303      	movs	r3, #3
 80074fa:	e2d3      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80074fc:	4b08      	ldr	r3, [pc, #32]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 0304 	and.w	r3, r3, #4
 8007504:	2b00      	cmp	r3, #0
 8007506:	d0f0      	beq.n	80074ea <HAL_RCC_OscConfig+0x246>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007508:	4b05      	ldr	r3, [pc, #20]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	691b      	ldr	r3, [r3, #16]
 8007514:	061b      	lsls	r3, r3, #24
 8007516:	4902      	ldr	r1, [pc, #8]	; (8007520 <HAL_RCC_OscConfig+0x27c>)
 8007518:	4313      	orrs	r3, r2
 800751a:	604b      	str	r3, [r1, #4]
 800751c:	e01b      	b.n	8007556 <HAL_RCC_OscConfig+0x2b2>
 800751e:	bf00      	nop
 8007520:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007524:	4b97      	ldr	r3, [pc, #604]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a96      	ldr	r2, [pc, #600]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 800752a:	f023 0301 	bic.w	r3, r3, #1
 800752e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007530:	f7fc fc22 	bl	8003d78 <HAL_GetTick>
 8007534:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007536:	e008      	b.n	800754a <HAL_RCC_OscConfig+0x2a6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007538:	f7fc fc1e 	bl	8003d78 <HAL_GetTick>
 800753c:	4602      	mov	r2, r0
 800753e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007540:	1ad3      	subs	r3, r2, r3
 8007542:	2b02      	cmp	r3, #2
 8007544:	d901      	bls.n	800754a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e2ac      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800754a:	4b8e      	ldr	r3, [pc, #568]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0304 	and.w	r3, r3, #4
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1f0      	bne.n	8007538 <HAL_RCC_OscConfig+0x294>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0310 	and.w	r3, r3, #16
 800755e:	2b00      	cmp	r3, #0
 8007560:	d06a      	beq.n	8007638 <HAL_RCC_OscConfig+0x394>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007562:	4b88      	ldr	r3, [pc, #544]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800756a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800756c:	4b85      	ldr	r3, [pc, #532]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 800756e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007570:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	2b08      	cmp	r3, #8
 8007576:	d007      	beq.n	8007588 <HAL_RCC_OscConfig+0x2e4>
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	2b18      	cmp	r3, #24
 800757c:	d11b      	bne.n	80075b6 <HAL_RCC_OscConfig+0x312>
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	f003 0303 	and.w	r3, r3, #3
 8007584:	2b01      	cmp	r3, #1
 8007586:	d116      	bne.n	80075b6 <HAL_RCC_OscConfig+0x312>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007588:	4b7e      	ldr	r3, [pc, #504]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007590:	2b00      	cmp	r3, #0
 8007592:	d005      	beq.n	80075a0 <HAL_RCC_OscConfig+0x2fc>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	69db      	ldr	r3, [r3, #28]
 8007598:	2b80      	cmp	r3, #128	; 0x80
 800759a:	d001      	beq.n	80075a0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e281      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80075a0:	4b78      	ldr	r3, [pc, #480]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a1b      	ldr	r3, [r3, #32]
 80075ac:	061b      	lsls	r3, r3, #24
 80075ae:	4975      	ldr	r1, [pc, #468]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80075b0:	4313      	orrs	r3, r2
 80075b2:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80075b4:	e040      	b.n	8007638 <HAL_RCC_OscConfig+0x394>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	69db      	ldr	r3, [r3, #28]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d023      	beq.n	8007606 <HAL_RCC_OscConfig+0x362>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80075be:	4b71      	ldr	r3, [pc, #452]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a70      	ldr	r2, [pc, #448]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80075c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ca:	f7fc fbd5 	bl	8003d78 <HAL_GetTick>
 80075ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80075d0:	e008      	b.n	80075e4 <HAL_RCC_OscConfig+0x340>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80075d2:	f7fc fbd1 	bl	8003d78 <HAL_GetTick>
 80075d6:	4602      	mov	r2, r0
 80075d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075da:	1ad3      	subs	r3, r2, r3
 80075dc:	2b02      	cmp	r3, #2
 80075de:	d901      	bls.n	80075e4 <HAL_RCC_OscConfig+0x340>
          {
            return HAL_TIMEOUT;
 80075e0:	2303      	movs	r3, #3
 80075e2:	e25f      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80075e4:	4b67      	ldr	r3, [pc, #412]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d0f0      	beq.n	80075d2 <HAL_RCC_OscConfig+0x32e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80075f0:	4b64      	ldr	r3, [pc, #400]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a1b      	ldr	r3, [r3, #32]
 80075fc:	061b      	lsls	r3, r3, #24
 80075fe:	4961      	ldr	r1, [pc, #388]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007600:	4313      	orrs	r3, r2
 8007602:	60cb      	str	r3, [r1, #12]
 8007604:	e018      	b.n	8007638 <HAL_RCC_OscConfig+0x394>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007606:	4b5f      	ldr	r3, [pc, #380]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a5e      	ldr	r2, [pc, #376]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 800760c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007610:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007612:	f7fc fbb1 	bl	8003d78 <HAL_GetTick>
 8007616:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007618:	e008      	b.n	800762c <HAL_RCC_OscConfig+0x388>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800761a:	f7fc fbad 	bl	8003d78 <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	2b02      	cmp	r3, #2
 8007626:	d901      	bls.n	800762c <HAL_RCC_OscConfig+0x388>
          {
            return HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	e23b      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800762c:	4b55      	ldr	r3, [pc, #340]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1f0      	bne.n	800761a <HAL_RCC_OscConfig+0x376>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f003 0308 	and.w	r3, r3, #8
 8007640:	2b00      	cmp	r3, #0
 8007642:	d036      	beq.n	80076b2 <HAL_RCC_OscConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	695b      	ldr	r3, [r3, #20]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d019      	beq.n	8007680 <HAL_RCC_OscConfig+0x3dc>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800764c:	4b4d      	ldr	r3, [pc, #308]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 800764e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007650:	4a4c      	ldr	r2, [pc, #304]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007652:	f043 0301 	orr.w	r3, r3, #1
 8007656:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007658:	f7fc fb8e 	bl	8003d78 <HAL_GetTick>
 800765c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800765e:	e008      	b.n	8007672 <HAL_RCC_OscConfig+0x3ce>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007660:	f7fc fb8a 	bl	8003d78 <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	2b02      	cmp	r3, #2
 800766c:	d901      	bls.n	8007672 <HAL_RCC_OscConfig+0x3ce>
        {
          return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e218      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007672:	4b44      	ldr	r3, [pc, #272]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007674:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007676:	f003 0302 	and.w	r3, r3, #2
 800767a:	2b00      	cmp	r3, #0
 800767c:	d0f0      	beq.n	8007660 <HAL_RCC_OscConfig+0x3bc>
 800767e:	e018      	b.n	80076b2 <HAL_RCC_OscConfig+0x40e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007680:	4b40      	ldr	r3, [pc, #256]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007682:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007684:	4a3f      	ldr	r2, [pc, #252]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007686:	f023 0301 	bic.w	r3, r3, #1
 800768a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800768c:	f7fc fb74 	bl	8003d78 <HAL_GetTick>
 8007690:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007692:	e008      	b.n	80076a6 <HAL_RCC_OscConfig+0x402>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007694:	f7fc fb70 	bl	8003d78 <HAL_GetTick>
 8007698:	4602      	mov	r2, r0
 800769a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	2b02      	cmp	r3, #2
 80076a0:	d901      	bls.n	80076a6 <HAL_RCC_OscConfig+0x402>
        {
          return HAL_TIMEOUT;
 80076a2:	2303      	movs	r3, #3
 80076a4:	e1fe      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80076a6:	4b37      	ldr	r3, [pc, #220]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80076a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076aa:	f003 0302 	and.w	r3, r3, #2
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1f0      	bne.n	8007694 <HAL_RCC_OscConfig+0x3f0>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 0320 	and.w	r3, r3, #32
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d036      	beq.n	800772c <HAL_RCC_OscConfig+0x488>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	699b      	ldr	r3, [r3, #24]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d019      	beq.n	80076fa <HAL_RCC_OscConfig+0x456>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80076c6:	4b2f      	ldr	r3, [pc, #188]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a2e      	ldr	r2, [pc, #184]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80076cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80076d0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80076d2:	f7fc fb51 	bl	8003d78 <HAL_GetTick>
 80076d6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80076d8:	e008      	b.n	80076ec <HAL_RCC_OscConfig+0x448>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80076da:	f7fc fb4d 	bl	8003d78 <HAL_GetTick>
 80076de:	4602      	mov	r2, r0
 80076e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e2:	1ad3      	subs	r3, r2, r3
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	d901      	bls.n	80076ec <HAL_RCC_OscConfig+0x448>
        {
          return HAL_TIMEOUT;
 80076e8:	2303      	movs	r3, #3
 80076ea:	e1db      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80076ec:	4b25      	ldr	r3, [pc, #148]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d0f0      	beq.n	80076da <HAL_RCC_OscConfig+0x436>
 80076f8:	e018      	b.n	800772c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80076fa:	4b22      	ldr	r3, [pc, #136]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a21      	ldr	r2, [pc, #132]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007700:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007704:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007706:	f7fc fb37 	bl	8003d78 <HAL_GetTick>
 800770a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800770c:	e008      	b.n	8007720 <HAL_RCC_OscConfig+0x47c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800770e:	f7fc fb33 	bl	8003d78 <HAL_GetTick>
 8007712:	4602      	mov	r2, r0
 8007714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	2b02      	cmp	r3, #2
 800771a:	d901      	bls.n	8007720 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 800771c:	2303      	movs	r3, #3
 800771e:	e1c1      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007720:	4b18      	ldr	r3, [pc, #96]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1f0      	bne.n	800770e <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 0304 	and.w	r3, r3, #4
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 80af 	beq.w	8007898 <HAL_RCC_OscConfig+0x5f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800773a:	4b13      	ldr	r3, [pc, #76]	; (8007788 <HAL_RCC_OscConfig+0x4e4>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a12      	ldr	r2, [pc, #72]	; (8007788 <HAL_RCC_OscConfig+0x4e4>)
 8007740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007744:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007746:	f7fc fb17 	bl	8003d78 <HAL_GetTick>
 800774a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800774c:	e008      	b.n	8007760 <HAL_RCC_OscConfig+0x4bc>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800774e:	f7fc fb13 	bl	8003d78 <HAL_GetTick>
 8007752:	4602      	mov	r2, r0
 8007754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	2b64      	cmp	r3, #100	; 0x64
 800775a:	d901      	bls.n	8007760 <HAL_RCC_OscConfig+0x4bc>
      {
        return HAL_TIMEOUT;
 800775c:	2303      	movs	r3, #3
 800775e:	e1a1      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007760:	4b09      	ldr	r3, [pc, #36]	; (8007788 <HAL_RCC_OscConfig+0x4e4>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007768:	2b00      	cmp	r3, #0
 800776a:	d0f0      	beq.n	800774e <HAL_RCC_OscConfig+0x4aa>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	2b01      	cmp	r3, #1
 8007772:	d10b      	bne.n	800778c <HAL_RCC_OscConfig+0x4e8>
 8007774:	4b03      	ldr	r3, [pc, #12]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 8007776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007778:	4a02      	ldr	r2, [pc, #8]	; (8007784 <HAL_RCC_OscConfig+0x4e0>)
 800777a:	f043 0301 	orr.w	r3, r3, #1
 800777e:	6713      	str	r3, [r2, #112]	; 0x70
 8007780:	e05b      	b.n	800783a <HAL_RCC_OscConfig+0x596>
 8007782:	bf00      	nop
 8007784:	58024400 	.word	0x58024400
 8007788:	58024800 	.word	0x58024800
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d112      	bne.n	80077ba <HAL_RCC_OscConfig+0x516>
 8007794:	4b9d      	ldr	r3, [pc, #628]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007798:	4a9c      	ldr	r2, [pc, #624]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800779a:	f023 0301 	bic.w	r3, r3, #1
 800779e:	6713      	str	r3, [r2, #112]	; 0x70
 80077a0:	4b9a      	ldr	r3, [pc, #616]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077a4:	4a99      	ldr	r2, [pc, #612]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077aa:	6713      	str	r3, [r2, #112]	; 0x70
 80077ac:	4b97      	ldr	r3, [pc, #604]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077b0:	4a96      	ldr	r2, [pc, #600]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077b2:	f023 0304 	bic.w	r3, r3, #4
 80077b6:	6713      	str	r3, [r2, #112]	; 0x70
 80077b8:	e03f      	b.n	800783a <HAL_RCC_OscConfig+0x596>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	689b      	ldr	r3, [r3, #8]
 80077be:	2b05      	cmp	r3, #5
 80077c0:	d112      	bne.n	80077e8 <HAL_RCC_OscConfig+0x544>
 80077c2:	4b92      	ldr	r3, [pc, #584]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077c6:	4a91      	ldr	r2, [pc, #580]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077c8:	f043 0304 	orr.w	r3, r3, #4
 80077cc:	6713      	str	r3, [r2, #112]	; 0x70
 80077ce:	4b8f      	ldr	r3, [pc, #572]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077d2:	4a8e      	ldr	r2, [pc, #568]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077d8:	6713      	str	r3, [r2, #112]	; 0x70
 80077da:	4b8c      	ldr	r3, [pc, #560]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077de:	4a8b      	ldr	r2, [pc, #556]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077e0:	f043 0301 	orr.w	r3, r3, #1
 80077e4:	6713      	str	r3, [r2, #112]	; 0x70
 80077e6:	e028      	b.n	800783a <HAL_RCC_OscConfig+0x596>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	2b85      	cmp	r3, #133	; 0x85
 80077ee:	d112      	bne.n	8007816 <HAL_RCC_OscConfig+0x572>
 80077f0:	4b86      	ldr	r3, [pc, #536]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077f4:	4a85      	ldr	r2, [pc, #532]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077f6:	f043 0304 	orr.w	r3, r3, #4
 80077fa:	6713      	str	r3, [r2, #112]	; 0x70
 80077fc:	4b83      	ldr	r3, [pc, #524]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80077fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007800:	4a82      	ldr	r2, [pc, #520]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007802:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007806:	6713      	str	r3, [r2, #112]	; 0x70
 8007808:	4b80      	ldr	r3, [pc, #512]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800780a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800780c:	4a7f      	ldr	r2, [pc, #508]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800780e:	f043 0301 	orr.w	r3, r3, #1
 8007812:	6713      	str	r3, [r2, #112]	; 0x70
 8007814:	e011      	b.n	800783a <HAL_RCC_OscConfig+0x596>
 8007816:	4b7d      	ldr	r3, [pc, #500]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800781a:	4a7c      	ldr	r2, [pc, #496]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800781c:	f023 0301 	bic.w	r3, r3, #1
 8007820:	6713      	str	r3, [r2, #112]	; 0x70
 8007822:	4b7a      	ldr	r3, [pc, #488]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007826:	4a79      	ldr	r2, [pc, #484]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007828:	f023 0304 	bic.w	r3, r3, #4
 800782c:	6713      	str	r3, [r2, #112]	; 0x70
 800782e:	4b77      	ldr	r3, [pc, #476]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007832:	4a76      	ldr	r2, [pc, #472]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007834:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007838:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d015      	beq.n	800786e <HAL_RCC_OscConfig+0x5ca>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007842:	f7fc fa99 	bl	8003d78 <HAL_GetTick>
 8007846:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007848:	e00a      	b.n	8007860 <HAL_RCC_OscConfig+0x5bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800784a:	f7fc fa95 	bl	8003d78 <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007852:	1ad3      	subs	r3, r2, r3
 8007854:	f241 3288 	movw	r2, #5000	; 0x1388
 8007858:	4293      	cmp	r3, r2
 800785a:	d901      	bls.n	8007860 <HAL_RCC_OscConfig+0x5bc>
        {
          return HAL_TIMEOUT;
 800785c:	2303      	movs	r3, #3
 800785e:	e121      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007860:	4b6a      	ldr	r3, [pc, #424]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007864:	f003 0302 	and.w	r3, r3, #2
 8007868:	2b00      	cmp	r3, #0
 800786a:	d0ee      	beq.n	800784a <HAL_RCC_OscConfig+0x5a6>
 800786c:	e014      	b.n	8007898 <HAL_RCC_OscConfig+0x5f4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800786e:	f7fc fa83 	bl	8003d78 <HAL_GetTick>
 8007872:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007874:	e00a      	b.n	800788c <HAL_RCC_OscConfig+0x5e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007876:	f7fc fa7f 	bl	8003d78 <HAL_GetTick>
 800787a:	4602      	mov	r2, r0
 800787c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787e:	1ad3      	subs	r3, r2, r3
 8007880:	f241 3288 	movw	r2, #5000	; 0x1388
 8007884:	4293      	cmp	r3, r2
 8007886:	d901      	bls.n	800788c <HAL_RCC_OscConfig+0x5e8>
        {
          return HAL_TIMEOUT;
 8007888:	2303      	movs	r3, #3
 800788a:	e10b      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800788c:	4b5f      	ldr	r3, [pc, #380]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800788e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007890:	f003 0302 	and.w	r3, r3, #2
 8007894:	2b00      	cmp	r3, #0
 8007896:	d1ee      	bne.n	8007876 <HAL_RCC_OscConfig+0x5d2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 8100 	beq.w	8007aa2 <HAL_RCC_OscConfig+0x7fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80078a2:	4b5a      	ldr	r3, [pc, #360]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80078aa:	2b18      	cmp	r3, #24
 80078ac:	f000 80bb 	beq.w	8007a26 <HAL_RCC_OscConfig+0x782>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b4:	2b02      	cmp	r3, #2
 80078b6:	f040 8095 	bne.w	80079e4 <HAL_RCC_OscConfig+0x740>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078ba:	4b54      	ldr	r3, [pc, #336]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a53      	ldr	r2, [pc, #332]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80078c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80078c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078c6:	f7fc fa57 	bl	8003d78 <HAL_GetTick>
 80078ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80078cc:	e008      	b.n	80078e0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078ce:	f7fc fa53 	bl	8003d78 <HAL_GetTick>
 80078d2:	4602      	mov	r2, r0
 80078d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d6:	1ad3      	subs	r3, r2, r3
 80078d8:	2b02      	cmp	r3, #2
 80078da:	d901      	bls.n	80078e0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80078dc:	2303      	movs	r3, #3
 80078de:	e0e1      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80078e0:	4b4a      	ldr	r3, [pc, #296]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1f0      	bne.n	80078ce <HAL_RCC_OscConfig+0x62a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078ec:	4b47      	ldr	r3, [pc, #284]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80078ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80078f0:	4b47      	ldr	r3, [pc, #284]	; (8007a10 <HAL_RCC_OscConfig+0x76c>)
 80078f2:	4013      	ands	r3, r2
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80078fc:	0112      	lsls	r2, r2, #4
 80078fe:	430a      	orrs	r2, r1
 8007900:	4942      	ldr	r1, [pc, #264]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007902:	4313      	orrs	r3, r2
 8007904:	628b      	str	r3, [r1, #40]	; 0x28
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800790a:	3b01      	subs	r3, #1
 800790c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007914:	3b01      	subs	r3, #1
 8007916:	025b      	lsls	r3, r3, #9
 8007918:	b29b      	uxth	r3, r3
 800791a:	431a      	orrs	r2, r3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007920:	3b01      	subs	r3, #1
 8007922:	041b      	lsls	r3, r3, #16
 8007924:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007928:	431a      	orrs	r2, r3
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800792e:	3b01      	subs	r3, #1
 8007930:	061b      	lsls	r3, r3, #24
 8007932:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007936:	4935      	ldr	r1, [pc, #212]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007938:	4313      	orrs	r3, r2
 800793a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800793c:	4b33      	ldr	r3, [pc, #204]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800793e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007940:	4a32      	ldr	r2, [pc, #200]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007942:	f023 0301 	bic.w	r3, r3, #1
 8007946:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007948:	4b30      	ldr	r3, [pc, #192]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800794a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800794c:	4b31      	ldr	r3, [pc, #196]	; (8007a14 <HAL_RCC_OscConfig+0x770>)
 800794e:	4013      	ands	r3, r2
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007954:	00d2      	lsls	r2, r2, #3
 8007956:	492d      	ldr	r1, [pc, #180]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007958:	4313      	orrs	r3, r2
 800795a:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800795c:	4b2b      	ldr	r3, [pc, #172]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800795e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007960:	f023 020c 	bic.w	r2, r3, #12
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007968:	4928      	ldr	r1, [pc, #160]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800796a:	4313      	orrs	r3, r2
 800796c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800796e:	4b27      	ldr	r3, [pc, #156]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007972:	f023 0202 	bic.w	r2, r3, #2
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800797a:	4924      	ldr	r1, [pc, #144]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800797c:	4313      	orrs	r3, r2
 800797e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007980:	4b22      	ldr	r3, [pc, #136]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007984:	4a21      	ldr	r2, [pc, #132]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007986:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800798a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800798c:	4b1f      	ldr	r3, [pc, #124]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800798e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007990:	4a1e      	ldr	r2, [pc, #120]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 8007992:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007996:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007998:	4b1c      	ldr	r3, [pc, #112]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800799a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800799c:	4a1b      	ldr	r2, [pc, #108]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 800799e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80079a2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80079a4:	4b19      	ldr	r3, [pc, #100]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80079a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a8:	4a18      	ldr	r2, [pc, #96]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80079aa:	f043 0301 	orr.w	r3, r3, #1
 80079ae:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80079b0:	4b16      	ldr	r3, [pc, #88]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a15      	ldr	r2, [pc, #84]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80079b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80079ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079bc:	f7fc f9dc 	bl	8003d78 <HAL_GetTick>
 80079c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80079c2:	e008      	b.n	80079d6 <HAL_RCC_OscConfig+0x732>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079c4:	f7fc f9d8 	bl	8003d78 <HAL_GetTick>
 80079c8:	4602      	mov	r2, r0
 80079ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079cc:	1ad3      	subs	r3, r2, r3
 80079ce:	2b02      	cmp	r3, #2
 80079d0:	d901      	bls.n	80079d6 <HAL_RCC_OscConfig+0x732>
          {
            return HAL_TIMEOUT;
 80079d2:	2303      	movs	r3, #3
 80079d4:	e066      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80079d6:	4b0d      	ldr	r3, [pc, #52]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d0f0      	beq.n	80079c4 <HAL_RCC_OscConfig+0x720>
 80079e2:	e05e      	b.n	8007aa2 <HAL_RCC_OscConfig+0x7fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079e4:	4b09      	ldr	r3, [pc, #36]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a08      	ldr	r2, [pc, #32]	; (8007a0c <HAL_RCC_OscConfig+0x768>)
 80079ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80079ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079f0:	f7fc f9c2 	bl	8003d78 <HAL_GetTick>
 80079f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80079f6:	e00f      	b.n	8007a18 <HAL_RCC_OscConfig+0x774>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079f8:	f7fc f9be 	bl	8003d78 <HAL_GetTick>
 80079fc:	4602      	mov	r2, r0
 80079fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a00:	1ad3      	subs	r3, r2, r3
 8007a02:	2b02      	cmp	r3, #2
 8007a04:	d908      	bls.n	8007a18 <HAL_RCC_OscConfig+0x774>
          {
            return HAL_TIMEOUT;
 8007a06:	2303      	movs	r3, #3
 8007a08:	e04c      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
 8007a0a:	bf00      	nop
 8007a0c:	58024400 	.word	0x58024400
 8007a10:	fffffc0c 	.word	0xfffffc0c
 8007a14:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007a18:	4b24      	ldr	r3, [pc, #144]	; (8007aac <HAL_RCC_OscConfig+0x808>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d1e9      	bne.n	80079f8 <HAL_RCC_OscConfig+0x754>
 8007a24:	e03d      	b.n	8007aa2 <HAL_RCC_OscConfig+0x7fe>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007a26:	4b21      	ldr	r3, [pc, #132]	; (8007aac <HAL_RCC_OscConfig+0x808>)
 8007a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a2a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007a2c:	4b1f      	ldr	r3, [pc, #124]	; (8007aac <HAL_RCC_OscConfig+0x808>)
 8007a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a30:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d031      	beq.n	8007a9e <HAL_RCC_OscConfig+0x7fa>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	f003 0203 	and.w	r2, r3, #3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d12a      	bne.n	8007a9e <HAL_RCC_OscConfig+0x7fa>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	091b      	lsrs	r3, r3, #4
 8007a4c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d122      	bne.n	8007a9e <HAL_RCC_OscConfig+0x7fa>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a62:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d11a      	bne.n	8007a9e <HAL_RCC_OscConfig+0x7fa>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	0a5b      	lsrs	r3, r3, #9
 8007a6c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a74:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d111      	bne.n	8007a9e <HAL_RCC_OscConfig+0x7fa>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	0c1b      	lsrs	r3, r3, #16
 8007a7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a86:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d108      	bne.n	8007a9e <HAL_RCC_OscConfig+0x7fa>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	0e1b      	lsrs	r3, r3, #24
 8007a90:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a98:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d001      	beq.n	8007aa2 <HAL_RCC_OscConfig+0x7fe>
      {
        return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e000      	b.n	8007aa4 <HAL_RCC_OscConfig+0x800>
      }
    }
  }
  return HAL_OK;
 8007aa2:	2300      	movs	r3, #0
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3730      	adds	r7, #48	; 0x30
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	58024400 	.word	0x58024400

08007ab0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b086      	sub	sp, #24
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d101      	bne.n	8007ac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e19c      	b.n	8007dfe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ac4:	4b8a      	ldr	r3, [pc, #552]	; (8007cf0 <HAL_RCC_ClockConfig+0x240>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 030f 	and.w	r3, r3, #15
 8007acc:	683a      	ldr	r2, [r7, #0]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d910      	bls.n	8007af4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ad2:	4b87      	ldr	r3, [pc, #540]	; (8007cf0 <HAL_RCC_ClockConfig+0x240>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f023 020f 	bic.w	r2, r3, #15
 8007ada:	4985      	ldr	r1, [pc, #532]	; (8007cf0 <HAL_RCC_ClockConfig+0x240>)
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ae2:	4b83      	ldr	r3, [pc, #524]	; (8007cf0 <HAL_RCC_ClockConfig+0x240>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 030f 	and.w	r3, r3, #15
 8007aea:	683a      	ldr	r2, [r7, #0]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d001      	beq.n	8007af4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e184      	b.n	8007dfe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f003 0304 	and.w	r3, r3, #4
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d010      	beq.n	8007b22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	691a      	ldr	r2, [r3, #16]
 8007b04:	4b7b      	ldr	r3, [pc, #492]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d908      	bls.n	8007b22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007b10:	4b78      	ldr	r3, [pc, #480]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b12:	699b      	ldr	r3, [r3, #24]
 8007b14:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	691b      	ldr	r3, [r3, #16]
 8007b1c:	4975      	ldr	r1, [pc, #468]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f003 0308 	and.w	r3, r3, #8
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d010      	beq.n	8007b50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	695a      	ldr	r2, [r3, #20]
 8007b32:	4b70      	ldr	r3, [pc, #448]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b34:	69db      	ldr	r3, [r3, #28]
 8007b36:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d908      	bls.n	8007b50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007b3e:	4b6d      	ldr	r3, [pc, #436]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b40:	69db      	ldr	r3, [r3, #28]
 8007b42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	695b      	ldr	r3, [r3, #20]
 8007b4a:	496a      	ldr	r1, [pc, #424]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 0310 	and.w	r3, r3, #16
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d010      	beq.n	8007b7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	699a      	ldr	r2, [r3, #24]
 8007b60:	4b64      	ldr	r3, [pc, #400]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d908      	bls.n	8007b7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007b6c:	4b61      	ldr	r3, [pc, #388]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b6e:	69db      	ldr	r3, [r3, #28]
 8007b70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	699b      	ldr	r3, [r3, #24]
 8007b78:	495e      	ldr	r1, [pc, #376]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 0320 	and.w	r3, r3, #32
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d010      	beq.n	8007bac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	69da      	ldr	r2, [r3, #28]
 8007b8e:	4b59      	ldr	r3, [pc, #356]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d908      	bls.n	8007bac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007b9a:	4b56      	ldr	r3, [pc, #344]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007b9c:	6a1b      	ldr	r3, [r3, #32]
 8007b9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	69db      	ldr	r3, [r3, #28]
 8007ba6:	4953      	ldr	r1, [pc, #332]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 0302 	and.w	r3, r3, #2
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d010      	beq.n	8007bda <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	68da      	ldr	r2, [r3, #12]
 8007bbc:	4b4d      	ldr	r3, [pc, #308]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007bbe:	699b      	ldr	r3, [r3, #24]
 8007bc0:	f003 030f 	and.w	r3, r3, #15
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d908      	bls.n	8007bda <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bc8:	4b4a      	ldr	r3, [pc, #296]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007bca:	699b      	ldr	r3, [r3, #24]
 8007bcc:	f023 020f 	bic.w	r2, r3, #15
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	4947      	ldr	r1, [pc, #284]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f003 0301 	and.w	r3, r3, #1
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d055      	beq.n	8007c92 <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007be6:	4b43      	ldr	r3, [pc, #268]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007be8:	699b      	ldr	r3, [r3, #24]
 8007bea:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	4940      	ldr	r1, [pc, #256]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d107      	bne.n	8007c10 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007c00:	4b3c      	ldr	r3, [pc, #240]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d121      	bne.n	8007c50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e0f6      	b.n	8007dfe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	2b03      	cmp	r3, #3
 8007c16:	d107      	bne.n	8007c28 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c18:	4b36      	ldr	r3, [pc, #216]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d115      	bne.n	8007c50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007c24:	2301      	movs	r3, #1
 8007c26:	e0ea      	b.n	8007dfe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d107      	bne.n	8007c40 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007c30:	4b30      	ldr	r3, [pc, #192]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d109      	bne.n	8007c50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e0de      	b.n	8007dfe <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007c40:	4b2c      	ldr	r3, [pc, #176]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f003 0304 	and.w	r3, r3, #4
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d101      	bne.n	8007c50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e0d6      	b.n	8007dfe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c50:	4b28      	ldr	r3, [pc, #160]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	f023 0207 	bic.w	r2, r3, #7
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	4925      	ldr	r1, [pc, #148]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c62:	f7fc f889 	bl	8003d78 <HAL_GetTick>
 8007c66:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c68:	e00a      	b.n	8007c80 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c6a:	f7fc f885 	bl	8003d78 <HAL_GetTick>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	1ad3      	subs	r3, r2, r3
 8007c74:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d901      	bls.n	8007c80 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	e0be      	b.n	8007dfe <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c80:	4b1c      	ldr	r3, [pc, #112]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	00db      	lsls	r3, r3, #3
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d1eb      	bne.n	8007c6a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f003 0302 	and.w	r3, r3, #2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d010      	beq.n	8007cc0 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	68da      	ldr	r2, [r3, #12]
 8007ca2:	4b14      	ldr	r3, [pc, #80]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	f003 030f 	and.w	r3, r3, #15
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d208      	bcs.n	8007cc0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cae:	4b11      	ldr	r3, [pc, #68]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007cb0:	699b      	ldr	r3, [r3, #24]
 8007cb2:	f023 020f 	bic.w	r2, r3, #15
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	490e      	ldr	r1, [pc, #56]	; (8007cf4 <HAL_RCC_ClockConfig+0x244>)
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007cc0:	4b0b      	ldr	r3, [pc, #44]	; (8007cf0 <HAL_RCC_ClockConfig+0x240>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f003 030f 	and.w	r3, r3, #15
 8007cc8:	683a      	ldr	r2, [r7, #0]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d214      	bcs.n	8007cf8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cce:	4b08      	ldr	r3, [pc, #32]	; (8007cf0 <HAL_RCC_ClockConfig+0x240>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f023 020f 	bic.w	r2, r3, #15
 8007cd6:	4906      	ldr	r1, [pc, #24]	; (8007cf0 <HAL_RCC_ClockConfig+0x240>)
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cde:	4b04      	ldr	r3, [pc, #16]	; (8007cf0 <HAL_RCC_ClockConfig+0x240>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 030f 	and.w	r3, r3, #15
 8007ce6:	683a      	ldr	r2, [r7, #0]
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d005      	beq.n	8007cf8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	e086      	b.n	8007dfe <HAL_RCC_ClockConfig+0x34e>
 8007cf0:	52002000 	.word	0x52002000
 8007cf4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f003 0304 	and.w	r3, r3, #4
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d010      	beq.n	8007d26 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	691a      	ldr	r2, [r3, #16]
 8007d08:	4b3f      	ldr	r3, [pc, #252]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d0a:	699b      	ldr	r3, [r3, #24]
 8007d0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d208      	bcs.n	8007d26 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007d14:	4b3c      	ldr	r3, [pc, #240]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	691b      	ldr	r3, [r3, #16]
 8007d20:	4939      	ldr	r1, [pc, #228]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d22:	4313      	orrs	r3, r2
 8007d24:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f003 0308 	and.w	r3, r3, #8
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d010      	beq.n	8007d54 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	695a      	ldr	r2, [r3, #20]
 8007d36:	4b34      	ldr	r3, [pc, #208]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d38:	69db      	ldr	r3, [r3, #28]
 8007d3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d208      	bcs.n	8007d54 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007d42:	4b31      	ldr	r3, [pc, #196]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d44:	69db      	ldr	r3, [r3, #28]
 8007d46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	695b      	ldr	r3, [r3, #20]
 8007d4e:	492e      	ldr	r1, [pc, #184]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d50:	4313      	orrs	r3, r2
 8007d52:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 0310 	and.w	r3, r3, #16
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d010      	beq.n	8007d82 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	699a      	ldr	r2, [r3, #24]
 8007d64:	4b28      	ldr	r3, [pc, #160]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d66:	69db      	ldr	r3, [r3, #28]
 8007d68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d208      	bcs.n	8007d82 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007d70:	4b25      	ldr	r3, [pc, #148]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d72:	69db      	ldr	r3, [r3, #28]
 8007d74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	699b      	ldr	r3, [r3, #24]
 8007d7c:	4922      	ldr	r1, [pc, #136]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 0320 	and.w	r3, r3, #32
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d010      	beq.n	8007db0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	69da      	ldr	r2, [r3, #28]
 8007d92:	4b1d      	ldr	r3, [pc, #116]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d208      	bcs.n	8007db0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007d9e:	4b1a      	ldr	r3, [pc, #104]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007da0:	6a1b      	ldr	r3, [r3, #32]
 8007da2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	69db      	ldr	r3, [r3, #28]
 8007daa:	4917      	ldr	r1, [pc, #92]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8007db0:	f000 f834 	bl	8007e1c <HAL_RCC_GetSysClockFreq>
 8007db4:	4602      	mov	r2, r0
 8007db6:	4b14      	ldr	r3, [pc, #80]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007db8:	699b      	ldr	r3, [r3, #24]
 8007dba:	0a1b      	lsrs	r3, r3, #8
 8007dbc:	f003 030f 	and.w	r3, r3, #15
 8007dc0:	4912      	ldr	r1, [pc, #72]	; (8007e0c <HAL_RCC_ClockConfig+0x35c>)
 8007dc2:	5ccb      	ldrb	r3, [r1, r3]
 8007dc4:	f003 031f 	and.w	r3, r3, #31
 8007dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8007dcc:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007dce:	4b0e      	ldr	r3, [pc, #56]	; (8007e08 <HAL_RCC_ClockConfig+0x358>)
 8007dd0:	699b      	ldr	r3, [r3, #24]
 8007dd2:	f003 030f 	and.w	r3, r3, #15
 8007dd6:	4a0d      	ldr	r2, [pc, #52]	; (8007e0c <HAL_RCC_ClockConfig+0x35c>)
 8007dd8:	5cd3      	ldrb	r3, [r2, r3]
 8007dda:	f003 031f 	and.w	r3, r3, #31
 8007dde:	693a      	ldr	r2, [r7, #16]
 8007de0:	fa22 f303 	lsr.w	r3, r2, r3
 8007de4:	4a0a      	ldr	r2, [pc, #40]	; (8007e10 <HAL_RCC_ClockConfig+0x360>)
 8007de6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007de8:	4a0a      	ldr	r2, [pc, #40]	; (8007e14 <HAL_RCC_ClockConfig+0x364>)
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007dee:	4b0a      	ldr	r3, [pc, #40]	; (8007e18 <HAL_RCC_ClockConfig+0x368>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7fb ff76 	bl	8003ce4 <HAL_InitTick>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3718      	adds	r7, #24
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	58024400 	.word	0x58024400
 8007e0c:	08017f6c 	.word	0x08017f6c
 8007e10:	24000010 	.word	0x24000010
 8007e14:	2400000c 	.word	0x2400000c
 8007e18:	24000014 	.word	0x24000014

08007e1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b089      	sub	sp, #36	; 0x24
 8007e20:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e22:	4bb3      	ldr	r3, [pc, #716]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e2a:	2b18      	cmp	r3, #24
 8007e2c:	f200 8155 	bhi.w	80080da <HAL_RCC_GetSysClockFreq+0x2be>
 8007e30:	a201      	add	r2, pc, #4	; (adr r2, 8007e38 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e36:	bf00      	nop
 8007e38:	08007e9d 	.word	0x08007e9d
 8007e3c:	080080db 	.word	0x080080db
 8007e40:	080080db 	.word	0x080080db
 8007e44:	080080db 	.word	0x080080db
 8007e48:	080080db 	.word	0x080080db
 8007e4c:	080080db 	.word	0x080080db
 8007e50:	080080db 	.word	0x080080db
 8007e54:	080080db 	.word	0x080080db
 8007e58:	08007ec3 	.word	0x08007ec3
 8007e5c:	080080db 	.word	0x080080db
 8007e60:	080080db 	.word	0x080080db
 8007e64:	080080db 	.word	0x080080db
 8007e68:	080080db 	.word	0x080080db
 8007e6c:	080080db 	.word	0x080080db
 8007e70:	080080db 	.word	0x080080db
 8007e74:	080080db 	.word	0x080080db
 8007e78:	08007ec9 	.word	0x08007ec9
 8007e7c:	080080db 	.word	0x080080db
 8007e80:	080080db 	.word	0x080080db
 8007e84:	080080db 	.word	0x080080db
 8007e88:	080080db 	.word	0x080080db
 8007e8c:	080080db 	.word	0x080080db
 8007e90:	080080db 	.word	0x080080db
 8007e94:	080080db 	.word	0x080080db
 8007e98:	08007ecf 	.word	0x08007ecf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e9c:	4b94      	ldr	r3, [pc, #592]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 0320 	and.w	r3, r3, #32
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d009      	beq.n	8007ebc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007ea8:	4b91      	ldr	r3, [pc, #580]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	08db      	lsrs	r3, r3, #3
 8007eae:	f003 0303 	and.w	r3, r3, #3
 8007eb2:	4a90      	ldr	r2, [pc, #576]	; (80080f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8007eb8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8007eba:	e111      	b.n	80080e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007ebc:	4b8d      	ldr	r3, [pc, #564]	; (80080f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007ebe:	61bb      	str	r3, [r7, #24]
    break;
 8007ec0:	e10e      	b.n	80080e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007ec2:	4b8d      	ldr	r3, [pc, #564]	; (80080f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007ec4:	61bb      	str	r3, [r7, #24]
    break;
 8007ec6:	e10b      	b.n	80080e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8007ec8:	4b8c      	ldr	r3, [pc, #560]	; (80080fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007eca:	61bb      	str	r3, [r7, #24]
    break;
 8007ecc:	e108      	b.n	80080e0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007ece:	4b88      	ldr	r3, [pc, #544]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed2:	f003 0303 	and.w	r3, r3, #3
 8007ed6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007ed8:	4b85      	ldr	r3, [pc, #532]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007edc:	091b      	lsrs	r3, r3, #4
 8007ede:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ee2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007ee4:	4b82      	ldr	r3, [pc, #520]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ee8:	f003 0301 	and.w	r3, r3, #1
 8007eec:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007eee:	4b80      	ldr	r3, [pc, #512]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ef2:	08db      	lsrs	r3, r3, #3
 8007ef4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	fb02 f303 	mul.w	r3, r2, r3
 8007efe:	ee07 3a90 	vmov	s15, r3
 8007f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f06:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	f000 80e1 	beq.w	80080d4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	f000 8083 	beq.w	8008020 <HAL_RCC_GetSysClockFreq+0x204>
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	f200 80a1 	bhi.w	8008064 <HAL_RCC_GetSysClockFreq+0x248>
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d003      	beq.n	8007f30 <HAL_RCC_GetSysClockFreq+0x114>
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d056      	beq.n	8007fdc <HAL_RCC_GetSysClockFreq+0x1c0>
 8007f2e:	e099      	b.n	8008064 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f30:	4b6f      	ldr	r3, [pc, #444]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f003 0320 	and.w	r3, r3, #32
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d02d      	beq.n	8007f98 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f3c:	4b6c      	ldr	r3, [pc, #432]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	08db      	lsrs	r3, r3, #3
 8007f42:	f003 0303 	and.w	r3, r3, #3
 8007f46:	4a6b      	ldr	r2, [pc, #428]	; (80080f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007f48:	fa22 f303 	lsr.w	r3, r2, r3
 8007f4c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	ee07 3a90 	vmov	s15, r3
 8007f54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	ee07 3a90 	vmov	s15, r3
 8007f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f66:	4b62      	ldr	r3, [pc, #392]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f6e:	ee07 3a90 	vmov	s15, r3
 8007f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f76:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f7a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8008100 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f92:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8007f96:	e087      	b.n	80080a8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	ee07 3a90 	vmov	s15, r3
 8007f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fa2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8008104 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007faa:	4b51      	ldr	r3, [pc, #324]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fb2:	ee07 3a90 	vmov	s15, r3
 8007fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fba:	ed97 6a02 	vldr	s12, [r7, #8]
 8007fbe:	eddf 5a50 	vldr	s11, [pc, #320]	; 8008100 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007fc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fda:	e065      	b.n	80080a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	ee07 3a90 	vmov	s15, r3
 8007fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fe6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8008108 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007fea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fee:	4b40      	ldr	r3, [pc, #256]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ff6:	ee07 3a90 	vmov	s15, r3
 8007ffa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ffe:	ed97 6a02 	vldr	s12, [r7, #8]
 8008002:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8008100 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800800a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800800e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800801a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800801e:	e043      	b.n	80080a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	ee07 3a90 	vmov	s15, r3
 8008026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800802a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800810c <HAL_RCC_GetSysClockFreq+0x2f0>
 800802e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008032:	4b2f      	ldr	r3, [pc, #188]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800803a:	ee07 3a90 	vmov	s15, r3
 800803e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008042:	ed97 6a02 	vldr	s12, [r7, #8]
 8008046:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8008100 <HAL_RCC_GetSysClockFreq+0x2e4>
 800804a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800804e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008052:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800805a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800805e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008062:	e021      	b.n	80080a8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	ee07 3a90 	vmov	s15, r3
 800806a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800806e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8008108 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008076:	4b1e      	ldr	r3, [pc, #120]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800807a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800807e:	ee07 3a90 	vmov	s15, r3
 8008082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008086:	ed97 6a02 	vldr	s12, [r7, #8]
 800808a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8008100 <HAL_RCC_GetSysClockFreq+0x2e4>
 800808e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008096:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800809a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800809e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080a6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80080a8:	4b11      	ldr	r3, [pc, #68]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80080aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080ac:	0a5b      	lsrs	r3, r3, #9
 80080ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080b2:	3301      	adds	r3, #1
 80080b4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	ee07 3a90 	vmov	s15, r3
 80080bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80080c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80080c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080cc:	ee17 3a90 	vmov	r3, s15
 80080d0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80080d2:	e005      	b.n	80080e0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80080d4:	2300      	movs	r3, #0
 80080d6:	61bb      	str	r3, [r7, #24]
    break;
 80080d8:	e002      	b.n	80080e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80080da:	4b07      	ldr	r3, [pc, #28]	; (80080f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80080dc:	61bb      	str	r3, [r7, #24]
    break;
 80080de:	bf00      	nop
  }

  return sysclockfreq;
 80080e0:	69bb      	ldr	r3, [r7, #24]
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3724      	adds	r7, #36	; 0x24
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	58024400 	.word	0x58024400
 80080f4:	03d09000 	.word	0x03d09000
 80080f8:	003d0900 	.word	0x003d0900
 80080fc:	016e3600 	.word	0x016e3600
 8008100:	46000000 	.word	0x46000000
 8008104:	4c742400 	.word	0x4c742400
 8008108:	4a742400 	.word	0x4a742400
 800810c:	4bb71b00 	.word	0x4bb71b00

08008110 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8008116:	f7ff fe81 	bl	8007e1c <HAL_RCC_GetSysClockFreq>
 800811a:	4602      	mov	r2, r0
 800811c:	4b10      	ldr	r3, [pc, #64]	; (8008160 <HAL_RCC_GetHCLKFreq+0x50>)
 800811e:	699b      	ldr	r3, [r3, #24]
 8008120:	0a1b      	lsrs	r3, r3, #8
 8008122:	f003 030f 	and.w	r3, r3, #15
 8008126:	490f      	ldr	r1, [pc, #60]	; (8008164 <HAL_RCC_GetHCLKFreq+0x54>)
 8008128:	5ccb      	ldrb	r3, [r1, r3]
 800812a:	f003 031f 	and.w	r3, r3, #31
 800812e:	fa22 f303 	lsr.w	r3, r2, r3
 8008132:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8008134:	4b0a      	ldr	r3, [pc, #40]	; (8008160 <HAL_RCC_GetHCLKFreq+0x50>)
 8008136:	699b      	ldr	r3, [r3, #24]
 8008138:	f003 030f 	and.w	r3, r3, #15
 800813c:	4a09      	ldr	r2, [pc, #36]	; (8008164 <HAL_RCC_GetHCLKFreq+0x54>)
 800813e:	5cd3      	ldrb	r3, [r2, r3]
 8008140:	f003 031f 	and.w	r3, r3, #31
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	fa22 f303 	lsr.w	r3, r2, r3
 800814a:	4a07      	ldr	r2, [pc, #28]	; (8008168 <HAL_RCC_GetHCLKFreq+0x58>)
 800814c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800814e:	4a07      	ldr	r2, [pc, #28]	; (800816c <HAL_RCC_GetHCLKFreq+0x5c>)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008154:	4b04      	ldr	r3, [pc, #16]	; (8008168 <HAL_RCC_GetHCLKFreq+0x58>)
 8008156:	681b      	ldr	r3, [r3, #0]
}
 8008158:	4618      	mov	r0, r3
 800815a:	3708      	adds	r7, #8
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}
 8008160:	58024400 	.word	0x58024400
 8008164:	08017f6c 	.word	0x08017f6c
 8008168:	24000010 	.word	0x24000010
 800816c:	2400000c 	.word	0x2400000c

08008170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8008174:	f7ff ffcc 	bl	8008110 <HAL_RCC_GetHCLKFreq>
 8008178:	4602      	mov	r2, r0
 800817a:	4b06      	ldr	r3, [pc, #24]	; (8008194 <HAL_RCC_GetPCLK1Freq+0x24>)
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	091b      	lsrs	r3, r3, #4
 8008180:	f003 0307 	and.w	r3, r3, #7
 8008184:	4904      	ldr	r1, [pc, #16]	; (8008198 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008186:	5ccb      	ldrb	r3, [r1, r3]
 8008188:	f003 031f 	and.w	r3, r3, #31
 800818c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008190:	4618      	mov	r0, r3
 8008192:	bd80      	pop	{r7, pc}
 8008194:	58024400 	.word	0x58024400
 8008198:	08017f6c 	.word	0x08017f6c

0800819c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80081a0:	f7ff ffb6 	bl	8008110 <HAL_RCC_GetHCLKFreq>
 80081a4:	4602      	mov	r2, r0
 80081a6:	4b06      	ldr	r3, [pc, #24]	; (80081c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80081a8:	69db      	ldr	r3, [r3, #28]
 80081aa:	0a1b      	lsrs	r3, r3, #8
 80081ac:	f003 0307 	and.w	r3, r3, #7
 80081b0:	4904      	ldr	r1, [pc, #16]	; (80081c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80081b2:	5ccb      	ldrb	r3, [r1, r3]
 80081b4:	f003 031f 	and.w	r3, r3, #31
 80081b8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80081bc:	4618      	mov	r0, r3
 80081be:	bd80      	pop	{r7, pc}
 80081c0:	58024400 	.word	0x58024400
 80081c4:	08017f6c 	.word	0x08017f6c

080081c8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b086      	sub	sp, #24
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80081d0:	2300      	movs	r3, #0
 80081d2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80081d4:	2300      	movs	r3, #0
 80081d6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d03f      	beq.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80081e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081ec:	d02a      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80081ee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081f2:	d824      	bhi.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80081f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081f8:	d018      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80081fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081fe:	d81e      	bhi.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008200:	2b00      	cmp	r3, #0
 8008202:	d003      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008204:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008208:	d007      	beq.n	800821a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800820a:	e018      	b.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800820c:	4b9f      	ldr	r3, [pc, #636]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800820e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008210:	4a9e      	ldr	r2, [pc, #632]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008212:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008216:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008218:	e015      	b.n	8008246 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	3304      	adds	r3, #4
 800821e:	2102      	movs	r1, #2
 8008220:	4618      	mov	r0, r3
 8008222:	f001 ff1b 	bl	800a05c <RCCEx_PLL2_Config>
 8008226:	4603      	mov	r3, r0
 8008228:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800822a:	e00c      	b.n	8008246 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	3324      	adds	r3, #36	; 0x24
 8008230:	2102      	movs	r1, #2
 8008232:	4618      	mov	r0, r3
 8008234:	f001 ffc4 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008238:	4603      	mov	r3, r0
 800823a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800823c:	e003      	b.n	8008246 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	75fb      	strb	r3, [r7, #23]
      break;
 8008242:	e000      	b.n	8008246 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8008244:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008246:	7dfb      	ldrb	r3, [r7, #23]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d109      	bne.n	8008260 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800824c:	4b8f      	ldr	r3, [pc, #572]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800824e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008250:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008258:	498c      	ldr	r1, [pc, #560]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800825a:	4313      	orrs	r3, r2
 800825c:	650b      	str	r3, [r1, #80]	; 0x50
 800825e:	e001      	b.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008260:	7dfb      	ldrb	r3, [r7, #23]
 8008262:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800826c:	2b00      	cmp	r3, #0
 800826e:	d03d      	beq.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008274:	2b04      	cmp	r3, #4
 8008276:	d826      	bhi.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8008278:	a201      	add	r2, pc, #4	; (adr r2, 8008280 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800827a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800827e:	bf00      	nop
 8008280:	08008295 	.word	0x08008295
 8008284:	080082a3 	.word	0x080082a3
 8008288:	080082b5 	.word	0x080082b5
 800828c:	080082cd 	.word	0x080082cd
 8008290:	080082cd 	.word	0x080082cd
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008294:	4b7d      	ldr	r3, [pc, #500]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008298:	4a7c      	ldr	r2, [pc, #496]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800829a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800829e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80082a0:	e015      	b.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	3304      	adds	r3, #4
 80082a6:	2100      	movs	r1, #0
 80082a8:	4618      	mov	r0, r3
 80082aa:	f001 fed7 	bl	800a05c <RCCEx_PLL2_Config>
 80082ae:	4603      	mov	r3, r0
 80082b0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80082b2:	e00c      	b.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	3324      	adds	r3, #36	; 0x24
 80082b8:	2100      	movs	r1, #0
 80082ba:	4618      	mov	r0, r3
 80082bc:	f001 ff80 	bl	800a1c0 <RCCEx_PLL3_Config>
 80082c0:	4603      	mov	r3, r0
 80082c2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80082c4:	e003      	b.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	75fb      	strb	r3, [r7, #23]
      break;
 80082ca:	e000      	b.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80082cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082ce:	7dfb      	ldrb	r3, [r7, #23]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d109      	bne.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80082d4:	4b6d      	ldr	r3, [pc, #436]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80082d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082d8:	f023 0207 	bic.w	r2, r3, #7
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082e0:	496a      	ldr	r1, [pc, #424]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80082e2:	4313      	orrs	r3, r2
 80082e4:	650b      	str	r3, [r1, #80]	; 0x50
 80082e6:	e001      	b.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082e8:	7dfb      	ldrb	r3, [r7, #23]
 80082ea:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d04a      	beq.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082fc:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8008300:	d031      	beq.n	8008366 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8008302:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8008306:	d82b      	bhi.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008308:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800830c:	d02d      	beq.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800830e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008312:	d825      	bhi.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008314:	2bc0      	cmp	r3, #192	; 0xc0
 8008316:	d02a      	beq.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8008318:	2bc0      	cmp	r3, #192	; 0xc0
 800831a:	d821      	bhi.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800831c:	2b80      	cmp	r3, #128	; 0x80
 800831e:	d016      	beq.n	800834e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8008320:	2b80      	cmp	r3, #128	; 0x80
 8008322:	d81d      	bhi.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008324:	2b00      	cmp	r3, #0
 8008326:	d002      	beq.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8008328:	2b40      	cmp	r3, #64	; 0x40
 800832a:	d007      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x174>
 800832c:	e018      	b.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800832e:	4b57      	ldr	r3, [pc, #348]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008332:	4a56      	ldr	r2, [pc, #344]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008338:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800833a:	e019      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	3304      	adds	r3, #4
 8008340:	2100      	movs	r1, #0
 8008342:	4618      	mov	r0, r3
 8008344:	f001 fe8a 	bl	800a05c <RCCEx_PLL2_Config>
 8008348:	4603      	mov	r3, r0
 800834a:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800834c:	e010      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	3324      	adds	r3, #36	; 0x24
 8008352:	2100      	movs	r1, #0
 8008354:	4618      	mov	r0, r3
 8008356:	f001 ff33 	bl	800a1c0 <RCCEx_PLL3_Config>
 800835a:	4603      	mov	r3, r0
 800835c:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800835e:	e007      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008360:	2301      	movs	r3, #1
 8008362:	75fb      	strb	r3, [r7, #23]
      break;
 8008364:	e004      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8008366:	bf00      	nop
 8008368:	e002      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800836a:	bf00      	nop
 800836c:	e000      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800836e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d109      	bne.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8008376:	4b45      	ldr	r3, [pc, #276]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800837a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008382:	4942      	ldr	r1, [pc, #264]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008384:	4313      	orrs	r3, r2
 8008386:	650b      	str	r3, [r1, #80]	; 0x50
 8008388:	e001      	b.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800838a:	7dfb      	ldrb	r3, [r7, #23]
 800838c:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008396:	2b00      	cmp	r3, #0
 8008398:	d04f      	beq.n	800843a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800839e:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80083a2:	d036      	beq.n	8008412 <HAL_RCCEx_PeriphCLKConfig+0x24a>
 80083a4:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80083a8:	d830      	bhi.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x244>
 80083aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083ae:	d032      	beq.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 80083b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083b4:	d82a      	bhi.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x244>
 80083b6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80083ba:	d02e      	beq.n	800841a <HAL_RCCEx_PeriphCLKConfig+0x252>
 80083bc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80083c0:	d824      	bhi.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x244>
 80083c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083c6:	d018      	beq.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x232>
 80083c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083cc:	d81e      	bhi.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x244>
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d003      	beq.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x212>
 80083d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083d6:	d007      	beq.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x220>
 80083d8:	e018      	b.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083da:	4b2c      	ldr	r3, [pc, #176]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80083dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083de:	4a2b      	ldr	r2, [pc, #172]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80083e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083e4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80083e6:	e019      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	3304      	adds	r3, #4
 80083ec:	2100      	movs	r1, #0
 80083ee:	4618      	mov	r0, r3
 80083f0:	f001 fe34 	bl	800a05c <RCCEx_PLL2_Config>
 80083f4:	4603      	mov	r3, r0
 80083f6:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80083f8:	e010      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	3324      	adds	r3, #36	; 0x24
 80083fe:	2100      	movs	r1, #0
 8008400:	4618      	mov	r0, r3
 8008402:	f001 fedd 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008406:	4603      	mov	r3, r0
 8008408:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 800840a:	e007      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	75fb      	strb	r3, [r7, #23]
      break;
 8008410:	e004      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8008412:	bf00      	nop
 8008414:	e002      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8008416:	bf00      	nop
 8008418:	e000      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 800841a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800841c:	7dfb      	ldrb	r3, [r7, #23]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d109      	bne.n	8008436 <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8008422:	4b1a      	ldr	r3, [pc, #104]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008424:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008426:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800842e:	4917      	ldr	r1, [pc, #92]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008430:	4313      	orrs	r3, r2
 8008432:	650b      	str	r3, [r1, #80]	; 0x50
 8008434:	e001      	b.n	800843a <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008436:	7dfb      	ldrb	r3, [r7, #23]
 8008438:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008442:	2b00      	cmp	r3, #0
 8008444:	d034      	beq.n	80084b0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800844a:	2b30      	cmp	r3, #48	; 0x30
 800844c:	d01c      	beq.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800844e:	2b30      	cmp	r3, #48	; 0x30
 8008450:	d817      	bhi.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8008452:	2b20      	cmp	r3, #32
 8008454:	d00c      	beq.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008456:	2b20      	cmp	r3, #32
 8008458:	d813      	bhi.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800845a:	2b00      	cmp	r3, #0
 800845c:	d018      	beq.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 800845e:	2b10      	cmp	r3, #16
 8008460:	d10f      	bne.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008462:	4b0a      	ldr	r3, [pc, #40]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008466:	4a09      	ldr	r2, [pc, #36]	; (800848c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800846c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800846e:	e010      	b.n	8008492 <HAL_RCCEx_PeriphCLKConfig+0x2ca>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	3304      	adds	r3, #4
 8008474:	2102      	movs	r1, #2
 8008476:	4618      	mov	r0, r3
 8008478:	f001 fdf0 	bl	800a05c <RCCEx_PLL2_Config>
 800847c:	4603      	mov	r3, r0
 800847e:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8008480:	e007      	b.n	8008492 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	75fb      	strb	r3, [r7, #23]
      break;
 8008486:	e004      	b.n	8008492 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      break;
 8008488:	bf00      	nop
 800848a:	e002      	b.n	8008492 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800848c:	58024400 	.word	0x58024400
      break;
 8008490:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008492:	7dfb      	ldrb	r3, [r7, #23]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d109      	bne.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008498:	4b9b      	ldr	r3, [pc, #620]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800849a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800849c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084a4:	4998      	ldr	r1, [pc, #608]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80084a6:	4313      	orrs	r3, r2
 80084a8:	64cb      	str	r3, [r1, #76]	; 0x4c
 80084aa:	e001      	b.n	80084b0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084ac:	7dfb      	ldrb	r3, [r7, #23]
 80084ae:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d047      	beq.n	800854c <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084c4:	d030      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80084c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084ca:	d82a      	bhi.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80084cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80084d0:	d02c      	beq.n	800852c <HAL_RCCEx_PeriphCLKConfig+0x364>
 80084d2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80084d6:	d824      	bhi.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80084d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084dc:	d018      	beq.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80084de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084e2:	d81e      	bhi.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d003      	beq.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
 80084e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084ec:	d007      	beq.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x336>
 80084ee:	e018      	b.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084f0:	4b85      	ldr	r3, [pc, #532]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80084f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084f4:	4a84      	ldr	r2, [pc, #528]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80084f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80084fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80084fc:	e017      	b.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	3304      	adds	r3, #4
 8008502:	2100      	movs	r1, #0
 8008504:	4618      	mov	r0, r3
 8008506:	f001 fda9 	bl	800a05c <RCCEx_PLL2_Config>
 800850a:	4603      	mov	r3, r0
 800850c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800850e:	e00e      	b.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	3324      	adds	r3, #36	; 0x24
 8008514:	2100      	movs	r1, #0
 8008516:	4618      	mov	r0, r3
 8008518:	f001 fe52 	bl	800a1c0 <RCCEx_PLL3_Config>
 800851c:	4603      	mov	r3, r0
 800851e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8008520:	e005      	b.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	75fb      	strb	r3, [r7, #23]
      break;
 8008526:	e002      	b.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8008528:	bf00      	nop
 800852a:	e000      	b.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 800852c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800852e:	7dfb      	ldrb	r3, [r7, #23]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d109      	bne.n	8008548 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008534:	4b74      	ldr	r3, [pc, #464]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008536:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008538:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008540:	4971      	ldr	r1, [pc, #452]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008542:	4313      	orrs	r3, r2
 8008544:	650b      	str	r3, [r1, #80]	; 0x50
 8008546:	e001      	b.n	800854c <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008548:	7dfb      	ldrb	r3, [r7, #23]
 800854a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008554:	2b00      	cmp	r3, #0
 8008556:	d049      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800855c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008560:	d02e      	beq.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8008562:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008566:	d828      	bhi.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8008568:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800856c:	d02a      	beq.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800856e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008572:	d822      	bhi.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8008574:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008578:	d026      	beq.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800857a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800857e:	d81c      	bhi.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8008580:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008584:	d010      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8008586:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800858a:	d816      	bhi.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 800858c:	2b00      	cmp	r3, #0
 800858e:	d01d      	beq.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x404>
 8008590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008594:	d111      	bne.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	3304      	adds	r3, #4
 800859a:	2101      	movs	r1, #1
 800859c:	4618      	mov	r0, r3
 800859e:	f001 fd5d 	bl	800a05c <RCCEx_PLL2_Config>
 80085a2:	4603      	mov	r3, r0
 80085a4:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80085a6:	e012      	b.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	3324      	adds	r3, #36	; 0x24
 80085ac:	2101      	movs	r1, #1
 80085ae:	4618      	mov	r0, r3
 80085b0:	f001 fe06 	bl	800a1c0 <RCCEx_PLL3_Config>
 80085b4:	4603      	mov	r3, r0
 80085b6:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80085b8:	e009      	b.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	75fb      	strb	r3, [r7, #23]
      break;
 80085be:	e006      	b.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80085c0:	bf00      	nop
 80085c2:	e004      	b.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80085c4:	bf00      	nop
 80085c6:	e002      	b.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80085c8:	bf00      	nop
 80085ca:	e000      	b.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 80085cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80085ce:	7dfb      	ldrb	r3, [r7, #23]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d109      	bne.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80085d4:	4b4c      	ldr	r3, [pc, #304]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80085d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085d8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085e0:	4949      	ldr	r1, [pc, #292]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80085e2:	4313      	orrs	r3, r2
 80085e4:	650b      	str	r3, [r1, #80]	; 0x50
 80085e6:	e001      	b.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085e8:	7dfb      	ldrb	r3, [r7, #23]
 80085ea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d053      	beq.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80085fe:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8008602:	d034      	beq.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8008604:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8008608:	d82e      	bhi.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800860a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800860e:	d030      	beq.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8008610:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008614:	d828      	bhi.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8008616:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800861a:	d02c      	beq.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800861c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008620:	d822      	bhi.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8008622:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008626:	d028      	beq.n	800867a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8008628:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800862c:	d81c      	bhi.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800862e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008632:	d010      	beq.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008634:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008638:	d816      	bhi.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800863a:	2b00      	cmp	r3, #0
 800863c:	d01f      	beq.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 800863e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008642:	d111      	bne.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	3304      	adds	r3, #4
 8008648:	2101      	movs	r1, #1
 800864a:	4618      	mov	r0, r3
 800864c:	f001 fd06 	bl	800a05c <RCCEx_PLL2_Config>
 8008650:	4603      	mov	r3, r0
 8008652:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008654:	e014      	b.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	3324      	adds	r3, #36	; 0x24
 800865a:	2101      	movs	r1, #1
 800865c:	4618      	mov	r0, r3
 800865e:	f001 fdaf 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008662:	4603      	mov	r3, r0
 8008664:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008666:	e00b      	b.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8008668:	2301      	movs	r3, #1
 800866a:	75fb      	strb	r3, [r7, #23]
      break;
 800866c:	e008      	b.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800866e:	bf00      	nop
 8008670:	e006      	b.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8008672:	bf00      	nop
 8008674:	e004      	b.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8008676:	bf00      	nop
 8008678:	e002      	b.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800867a:	bf00      	nop
 800867c:	e000      	b.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800867e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008680:	7dfb      	ldrb	r3, [r7, #23]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d10a      	bne.n	800869c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008686:	4b20      	ldr	r3, [pc, #128]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800868a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008694:	491c      	ldr	r1, [pc, #112]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008696:	4313      	orrs	r3, r2
 8008698:	658b      	str	r3, [r1, #88]	; 0x58
 800869a:	e001      	b.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800869c:	7dfb      	ldrb	r3, [r7, #23]
 800869e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d031      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80086b4:	d00e      	beq.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80086b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80086ba:	d814      	bhi.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d015      	beq.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x524>
 80086c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80086c4:	d10f      	bne.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086c6:	4b10      	ldr	r3, [pc, #64]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80086c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ca:	4a0f      	ldr	r2, [pc, #60]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80086cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80086d2:	e00c      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	3304      	adds	r3, #4
 80086d8:	2101      	movs	r1, #1
 80086da:	4618      	mov	r0, r3
 80086dc:	f001 fcbe 	bl	800a05c <RCCEx_PLL2_Config>
 80086e0:	4603      	mov	r3, r0
 80086e2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80086e4:	e003      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	75fb      	strb	r3, [r7, #23]
      break;
 80086ea:	e000      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 80086ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80086ee:	7dfb      	ldrb	r3, [r7, #23]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d10b      	bne.n	800870c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80086f4:	4b04      	ldr	r3, [pc, #16]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80086f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086f8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008700:	4901      	ldr	r1, [pc, #4]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008702:	4313      	orrs	r3, r2
 8008704:	650b      	str	r3, [r1, #80]	; 0x50
 8008706:	e003      	b.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x548>
 8008708:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800870c:	7dfb      	ldrb	r3, [r7, #23]
 800870e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008718:	2b00      	cmp	r3, #0
 800871a:	d032      	beq.n	8008782 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008720:	2b03      	cmp	r3, #3
 8008722:	d81b      	bhi.n	800875c <HAL_RCCEx_PeriphCLKConfig+0x594>
 8008724:	a201      	add	r2, pc, #4	; (adr r2, 800872c <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8008726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800872a:	bf00      	nop
 800872c:	08008763 	.word	0x08008763
 8008730:	0800873d 	.word	0x0800873d
 8008734:	0800874b 	.word	0x0800874b
 8008738:	08008763 	.word	0x08008763
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800873c:	4bb2      	ldr	r3, [pc, #712]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800873e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008740:	4ab1      	ldr	r2, [pc, #708]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008742:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008746:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008748:	e00c      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	3304      	adds	r3, #4
 800874e:	2102      	movs	r1, #2
 8008750:	4618      	mov	r0, r3
 8008752:	f001 fc83 	bl	800a05c <RCCEx_PLL2_Config>
 8008756:	4603      	mov	r3, r0
 8008758:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800875a:	e003      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	75fb      	strb	r3, [r7, #23]
      break;
 8008760:	e000      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8008762:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008764:	7dfb      	ldrb	r3, [r7, #23]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d109      	bne.n	800877e <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800876a:	4ba7      	ldr	r3, [pc, #668]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800876c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800876e:	f023 0203 	bic.w	r2, r3, #3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008776:	49a4      	ldr	r1, [pc, #656]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008778:	4313      	orrs	r3, r2
 800877a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800877c:	e001      	b.n	8008782 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800877e:	7dfb      	ldrb	r3, [r7, #23]
 8008780:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800878a:	2b00      	cmp	r3, #0
 800878c:	f000 8086 	beq.w	800889c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008790:	4b9e      	ldr	r3, [pc, #632]	; (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a9d      	ldr	r2, [pc, #628]	; (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8008796:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800879a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800879c:	f7fb faec 	bl	8003d78 <HAL_GetTick>
 80087a0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087a2:	e009      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087a4:	f7fb fae8 	bl	8003d78 <HAL_GetTick>
 80087a8:	4602      	mov	r2, r0
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	1ad3      	subs	r3, r2, r3
 80087ae:	2b64      	cmp	r3, #100	; 0x64
 80087b0:	d902      	bls.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      {
        ret = HAL_TIMEOUT;
 80087b2:	2303      	movs	r3, #3
 80087b4:	75fb      	strb	r3, [r7, #23]
        break;
 80087b6:	e005      	b.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087b8:	4b94      	ldr	r3, [pc, #592]	; (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x844>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d0ef      	beq.n	80087a4 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 80087c4:	7dfb      	ldrb	r3, [r7, #23]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d166      	bne.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80087ca:	4b8f      	ldr	r3, [pc, #572]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80087cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80087d4:	4053      	eors	r3, r2
 80087d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d013      	beq.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x63e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80087de:	4b8a      	ldr	r3, [pc, #552]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80087e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087e6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80087e8:	4b87      	ldr	r3, [pc, #540]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80087ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087ec:	4a86      	ldr	r2, [pc, #536]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80087ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087f2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80087f4:	4b84      	ldr	r3, [pc, #528]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80087f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087f8:	4a83      	ldr	r2, [pc, #524]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80087fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087fe:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008800:	4a81      	ldr	r2, [pc, #516]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800880c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008810:	d115      	bne.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008812:	f7fb fab1 	bl	8003d78 <HAL_GetTick>
 8008816:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008818:	e00b      	b.n	8008832 <HAL_RCCEx_PeriphCLKConfig+0x66a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800881a:	f7fb faad 	bl	8003d78 <HAL_GetTick>
 800881e:	4602      	mov	r2, r0
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	f241 3288 	movw	r2, #5000	; 0x1388
 8008828:	4293      	cmp	r3, r2
 800882a:	d902      	bls.n	8008832 <HAL_RCCEx_PeriphCLKConfig+0x66a>
          {
            ret = HAL_TIMEOUT;
 800882c:	2303      	movs	r3, #3
 800882e:	75fb      	strb	r3, [r7, #23]
            break;
 8008830:	e005      	b.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x676>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008832:	4b75      	ldr	r3, [pc, #468]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008836:	f003 0302 	and.w	r3, r3, #2
 800883a:	2b00      	cmp	r3, #0
 800883c:	d0ed      	beq.n	800881a <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if(ret == HAL_OK)
 800883e:	7dfb      	ldrb	r3, [r7, #23]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d126      	bne.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800884a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800884e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008852:	d10d      	bne.n	8008870 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 8008854:	4b6c      	ldr	r3, [pc, #432]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008856:	691b      	ldr	r3, [r3, #16]
 8008858:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008862:	0919      	lsrs	r1, r3, #4
 8008864:	4b6a      	ldr	r3, [pc, #424]	; (8008a10 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008866:	400b      	ands	r3, r1
 8008868:	4967      	ldr	r1, [pc, #412]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800886a:	4313      	orrs	r3, r2
 800886c:	610b      	str	r3, [r1, #16]
 800886e:	e005      	b.n	800887c <HAL_RCCEx_PeriphCLKConfig+0x6b4>
 8008870:	4b65      	ldr	r3, [pc, #404]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008872:	691b      	ldr	r3, [r3, #16]
 8008874:	4a64      	ldr	r2, [pc, #400]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008876:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800887a:	6113      	str	r3, [r2, #16]
 800887c:	4b62      	ldr	r3, [pc, #392]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800887e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800888a:	495f      	ldr	r1, [pc, #380]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800888c:	4313      	orrs	r3, r2
 800888e:	670b      	str	r3, [r1, #112]	; 0x70
 8008890:	e004      	b.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008892:	7dfb      	ldrb	r3, [r7, #23]
 8008894:	75bb      	strb	r3, [r7, #22]
 8008896:	e001      	b.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008898:	7dfb      	ldrb	r3, [r7, #23]
 800889a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f003 0301 	and.w	r3, r3, #1
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d07f      	beq.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80088ae:	2b28      	cmp	r3, #40	; 0x28
 80088b0:	d866      	bhi.n	8008980 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 80088b2:	a201      	add	r2, pc, #4	; (adr r2, 80088b8 <HAL_RCCEx_PeriphCLKConfig+0x6f0>)
 80088b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b8:	08008987 	.word	0x08008987
 80088bc:	08008981 	.word	0x08008981
 80088c0:	08008981 	.word	0x08008981
 80088c4:	08008981 	.word	0x08008981
 80088c8:	08008981 	.word	0x08008981
 80088cc:	08008981 	.word	0x08008981
 80088d0:	08008981 	.word	0x08008981
 80088d4:	08008981 	.word	0x08008981
 80088d8:	0800895d 	.word	0x0800895d
 80088dc:	08008981 	.word	0x08008981
 80088e0:	08008981 	.word	0x08008981
 80088e4:	08008981 	.word	0x08008981
 80088e8:	08008981 	.word	0x08008981
 80088ec:	08008981 	.word	0x08008981
 80088f0:	08008981 	.word	0x08008981
 80088f4:	08008981 	.word	0x08008981
 80088f8:	0800896f 	.word	0x0800896f
 80088fc:	08008981 	.word	0x08008981
 8008900:	08008981 	.word	0x08008981
 8008904:	08008981 	.word	0x08008981
 8008908:	08008981 	.word	0x08008981
 800890c:	08008981 	.word	0x08008981
 8008910:	08008981 	.word	0x08008981
 8008914:	08008981 	.word	0x08008981
 8008918:	08008987 	.word	0x08008987
 800891c:	08008981 	.word	0x08008981
 8008920:	08008981 	.word	0x08008981
 8008924:	08008981 	.word	0x08008981
 8008928:	08008981 	.word	0x08008981
 800892c:	08008981 	.word	0x08008981
 8008930:	08008981 	.word	0x08008981
 8008934:	08008981 	.word	0x08008981
 8008938:	08008987 	.word	0x08008987
 800893c:	08008981 	.word	0x08008981
 8008940:	08008981 	.word	0x08008981
 8008944:	08008981 	.word	0x08008981
 8008948:	08008981 	.word	0x08008981
 800894c:	08008981 	.word	0x08008981
 8008950:	08008981 	.word	0x08008981
 8008954:	08008981 	.word	0x08008981
 8008958:	08008987 	.word	0x08008987
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	3304      	adds	r3, #4
 8008960:	2101      	movs	r1, #1
 8008962:	4618      	mov	r0, r3
 8008964:	f001 fb7a 	bl	800a05c <RCCEx_PLL2_Config>
 8008968:	4603      	mov	r3, r0
 800896a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800896c:	e00c      	b.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x7c0>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	3324      	adds	r3, #36	; 0x24
 8008972:	2101      	movs	r1, #1
 8008974:	4618      	mov	r0, r3
 8008976:	f001 fc23 	bl	800a1c0 <RCCEx_PLL3_Config>
 800897a:	4603      	mov	r3, r0
 800897c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800897e:	e003      	b.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	75fb      	strb	r3, [r7, #23]
      break;
 8008984:	e000      	b.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      break;
 8008986:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008988:	7dfb      	ldrb	r3, [r7, #23]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d10a      	bne.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800898e:	4b1e      	ldr	r3, [pc, #120]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008992:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800899c:	491a      	ldr	r1, [pc, #104]	; (8008a08 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800899e:	4313      	orrs	r3, r2
 80089a0:	654b      	str	r3, [r1, #84]	; 0x54
 80089a2:	e001      	b.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089a4:	7dfb      	ldrb	r3, [r7, #23]
 80089a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f003 0302 	and.w	r3, r3, #2
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d03f      	beq.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089b8:	2b05      	cmp	r3, #5
 80089ba:	d821      	bhi.n	8008a00 <HAL_RCCEx_PeriphCLKConfig+0x838>
 80089bc:	a201      	add	r2, pc, #4	; (adr r2, 80089c4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 80089be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c2:	bf00      	nop
 80089c4:	08008a15 	.word	0x08008a15
 80089c8:	080089dd 	.word	0x080089dd
 80089cc:	080089ef 	.word	0x080089ef
 80089d0:	08008a15 	.word	0x08008a15
 80089d4:	08008a15 	.word	0x08008a15
 80089d8:	08008a15 	.word	0x08008a15
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	3304      	adds	r3, #4
 80089e0:	2101      	movs	r1, #1
 80089e2:	4618      	mov	r0, r3
 80089e4:	f001 fb3a 	bl	800a05c <RCCEx_PLL2_Config>
 80089e8:	4603      	mov	r3, r0
 80089ea:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80089ec:	e013      	b.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	3324      	adds	r3, #36	; 0x24
 80089f2:	2101      	movs	r1, #1
 80089f4:	4618      	mov	r0, r3
 80089f6:	f001 fbe3 	bl	800a1c0 <RCCEx_PLL3_Config>
 80089fa:	4603      	mov	r3, r0
 80089fc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80089fe:	e00a      	b.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	75fb      	strb	r3, [r7, #23]
      break;
 8008a04:	e007      	b.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0x84e>
 8008a06:	bf00      	nop
 8008a08:	58024400 	.word	0x58024400
 8008a0c:	58024800 	.word	0x58024800
 8008a10:	00ffffcf 	.word	0x00ffffcf
      break;
 8008a14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008a16:	7dfb      	ldrb	r3, [r7, #23]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d109      	bne.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008a1c:	4b9f      	ldr	r3, [pc, #636]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a20:	f023 0207 	bic.w	r2, r3, #7
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a28:	499c      	ldr	r1, [pc, #624]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	654b      	str	r3, [r1, #84]	; 0x54
 8008a2e:	e001      	b.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a30:	7dfb      	ldrb	r3, [r7, #23]
 8008a32:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 0304 	and.w	r3, r3, #4
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d039      	beq.n	8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008a46:	2b05      	cmp	r3, #5
 8008a48:	d820      	bhi.n	8008a8c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 8008a4a:	a201      	add	r2, pc, #4	; (adr r2, 8008a50 <HAL_RCCEx_PeriphCLKConfig+0x888>)
 8008a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a50:	08008a93 	.word	0x08008a93
 8008a54:	08008a69 	.word	0x08008a69
 8008a58:	08008a7b 	.word	0x08008a7b
 8008a5c:	08008a93 	.word	0x08008a93
 8008a60:	08008a93 	.word	0x08008a93
 8008a64:	08008a93 	.word	0x08008a93
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	3304      	adds	r3, #4
 8008a6c:	2101      	movs	r1, #1
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f001 faf4 	bl	800a05c <RCCEx_PLL2_Config>
 8008a74:	4603      	mov	r3, r0
 8008a76:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008a78:	e00c      	b.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	3324      	adds	r3, #36	; 0x24
 8008a7e:	2101      	movs	r1, #1
 8008a80:	4618      	mov	r0, r3
 8008a82:	f001 fb9d 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008a86:	4603      	mov	r3, r0
 8008a88:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008a8a:	e003      	b.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	75fb      	strb	r3, [r7, #23]
      break;
 8008a90:	e000      	b.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 8008a92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008a94:	7dfb      	ldrb	r3, [r7, #23]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d10a      	bne.n	8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008a9a:	4b80      	ldr	r3, [pc, #512]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a9e:	f023 0207 	bic.w	r2, r3, #7
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008aa8:	497c      	ldr	r1, [pc, #496]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	658b      	str	r3, [r1, #88]	; 0x58
 8008aae:	e001      	b.n	8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ab0:	7dfb      	ldrb	r3, [r7, #23]
 8008ab2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f003 0320 	and.w	r3, r3, #32
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d04b      	beq.n	8008b58 <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008ac6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008aca:	d02e      	beq.n	8008b2a <HAL_RCCEx_PeriphCLKConfig+0x962>
 8008acc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008ad0:	d828      	bhi.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ad6:	d02a      	beq.n	8008b2e <HAL_RCCEx_PeriphCLKConfig+0x966>
 8008ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008adc:	d822      	bhi.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008ade:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008ae2:	d026      	beq.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8008ae4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008ae8:	d81c      	bhi.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008aea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008aee:	d010      	beq.n	8008b12 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 8008af0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008af4:	d816      	bhi.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d01d      	beq.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8008afa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008afe:	d111      	bne.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	3304      	adds	r3, #4
 8008b04:	2100      	movs	r1, #0
 8008b06:	4618      	mov	r0, r3
 8008b08:	f001 faa8 	bl	800a05c <RCCEx_PLL2_Config>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008b10:	e012      	b.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	3324      	adds	r3, #36	; 0x24
 8008b16:	2102      	movs	r1, #2
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f001 fb51 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008b22:	e009      	b.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	75fb      	strb	r3, [r7, #23]
      break;
 8008b28:	e006      	b.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008b2a:	bf00      	nop
 8008b2c:	e004      	b.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008b2e:	bf00      	nop
 8008b30:	e002      	b.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008b32:	bf00      	nop
 8008b34:	e000      	b.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008b36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008b38:	7dfb      	ldrb	r3, [r7, #23]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d10a      	bne.n	8008b54 <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008b3e:	4b57      	ldr	r3, [pc, #348]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b42:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008b4c:	4953      	ldr	r1, [pc, #332]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	654b      	str	r3, [r1, #84]	; 0x54
 8008b52:	e001      	b.n	8008b58 <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b54:	7dfb      	ldrb	r3, [r7, #23]
 8008b56:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d04b      	beq.n	8008bfc <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008b6a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008b6e:	d02e      	beq.n	8008bce <HAL_RCCEx_PeriphCLKConfig+0xa06>
 8008b70:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008b74:	d828      	bhi.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b7a:	d02a      	beq.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8008b7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b80:	d822      	bhi.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008b82:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b86:	d026      	beq.n	8008bd6 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8008b88:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b8c:	d81c      	bhi.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008b8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b92:	d010      	beq.n	8008bb6 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 8008b94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b98:	d816      	bhi.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d01d      	beq.n	8008bda <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8008b9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ba2:	d111      	bne.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	3304      	adds	r3, #4
 8008ba8:	2100      	movs	r1, #0
 8008baa:	4618      	mov	r0, r3
 8008bac:	f001 fa56 	bl	800a05c <RCCEx_PLL2_Config>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008bb4:	e012      	b.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	3324      	adds	r3, #36	; 0x24
 8008bba:	2102      	movs	r1, #2
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f001 faff 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008bc6:	e009      	b.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	75fb      	strb	r3, [r7, #23]
      break;
 8008bcc:	e006      	b.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8008bce:	bf00      	nop
 8008bd0:	e004      	b.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8008bd2:	bf00      	nop
 8008bd4:	e002      	b.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8008bd6:	bf00      	nop
 8008bd8:	e000      	b.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8008bda:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008bdc:	7dfb      	ldrb	r3, [r7, #23]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d10a      	bne.n	8008bf8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008be2:	4b2e      	ldr	r3, [pc, #184]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008be6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008bf0:	492a      	ldr	r1, [pc, #168]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	658b      	str	r3, [r1, #88]	; 0x58
 8008bf6:	e001      	b.n	8008bfc <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bf8:	7dfb      	ldrb	r3, [r7, #23]
 8008bfa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d04d      	beq.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008c0e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008c12:	d02e      	beq.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 8008c14:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008c18:	d828      	bhi.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008c1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c1e:	d02a      	beq.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8008c20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c24:	d822      	bhi.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008c26:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008c2a:	d026      	beq.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8008c2c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008c30:	d81c      	bhi.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008c32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c36:	d010      	beq.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0xa92>
 8008c38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c3c:	d816      	bhi.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d01d      	beq.n	8008c7e <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8008c42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c46:	d111      	bne.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	3304      	adds	r3, #4
 8008c4c:	2100      	movs	r1, #0
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f001 fa04 	bl	800a05c <RCCEx_PLL2_Config>
 8008c54:	4603      	mov	r3, r0
 8008c56:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008c58:	e012      	b.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	3324      	adds	r3, #36	; 0x24
 8008c5e:	2102      	movs	r1, #2
 8008c60:	4618      	mov	r0, r3
 8008c62:	f001 faad 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008c66:	4603      	mov	r3, r0
 8008c68:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008c6a:	e009      	b.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	75fb      	strb	r3, [r7, #23]
      break;
 8008c70:	e006      	b.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008c72:	bf00      	nop
 8008c74:	e004      	b.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008c76:	bf00      	nop
 8008c78:	e002      	b.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008c7a:	bf00      	nop
 8008c7c:	e000      	b.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008c7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008c80:	7dfb      	ldrb	r3, [r7, #23]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d10c      	bne.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008c86:	4b05      	ldr	r3, [pc, #20]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008c94:	4901      	ldr	r1, [pc, #4]	; (8008c9c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008c96:	4313      	orrs	r3, r2
 8008c98:	658b      	str	r3, [r1, #88]	; 0x58
 8008c9a:	e003      	b.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8008c9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ca0:	7dfb      	ldrb	r3, [r7, #23]
 8008ca2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f003 0308 	and.w	r3, r3, #8
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d01a      	beq.n	8008ce6 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cba:	d10a      	bne.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	3324      	adds	r3, #36	; 0x24
 8008cc0:	2102      	movs	r1, #2
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f001 fa7c 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d001      	beq.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 8008cce:	2301      	movs	r3, #1
 8008cd0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008cd2:	4b8c      	ldr	r3, [pc, #560]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cd6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ce0:	4988      	ldr	r1, [pc, #544]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f003 0310 	and.w	r3, r3, #16
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d01a      	beq.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008cf8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cfc:	d10a      	bne.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	3324      	adds	r3, #36	; 0x24
 8008d02:	2102      	movs	r1, #2
 8008d04:	4618      	mov	r0, r3
 8008d06:	f001 fa5b 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d001      	beq.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8008d10:	2301      	movs	r3, #1
 8008d12:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008d14:	4b7b      	ldr	r3, [pc, #492]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008d22:	4978      	ldr	r1, [pc, #480]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008d24:	4313      	orrs	r3, r2
 8008d26:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d034      	beq.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008d3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d3e:	d01d      	beq.n	8008d7c <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8008d40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d44:	d817      	bhi.n	8008d76 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d003      	beq.n	8008d52 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 8008d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d4e:	d009      	beq.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8008d50:	e011      	b.n	8008d76 <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	3304      	adds	r3, #4
 8008d56:	2100      	movs	r1, #0
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f001 f97f 	bl	800a05c <RCCEx_PLL2_Config>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008d62:	e00c      	b.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	3324      	adds	r3, #36	; 0x24
 8008d68:	2102      	movs	r1, #2
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f001 fa28 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008d70:	4603      	mov	r3, r0
 8008d72:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008d74:	e003      	b.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008d76:	2301      	movs	r3, #1
 8008d78:	75fb      	strb	r3, [r7, #23]
      break;
 8008d7a:	e000      	b.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8008d7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008d7e:	7dfb      	ldrb	r3, [r7, #23]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d10a      	bne.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008d84:	4b5f      	ldr	r3, [pc, #380]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d88:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008d92:	495c      	ldr	r1, [pc, #368]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008d94:	4313      	orrs	r3, r2
 8008d96:	658b      	str	r3, [r1, #88]	; 0x58
 8008d98:	e001      	b.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d9a:	7dfb      	ldrb	r3, [r7, #23]
 8008d9c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d033      	beq.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008db0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008db4:	d01c      	beq.n	8008df0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8008db6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008dba:	d816      	bhi.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8008dbc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008dc0:	d003      	beq.n	8008dca <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8008dc2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008dc6:	d007      	beq.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8008dc8:	e00f      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dca:	4b4e      	ldr	r3, [pc, #312]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dce:	4a4d      	ldr	r2, [pc, #308]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008dd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008dd4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8008dd6:	e00c      	b.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	3324      	adds	r3, #36	; 0x24
 8008ddc:	2101      	movs	r1, #1
 8008dde:	4618      	mov	r0, r3
 8008de0:	f001 f9ee 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008de4:	4603      	mov	r3, r0
 8008de6:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8008de8:	e003      	b.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	75fb      	strb	r3, [r7, #23]
      break;
 8008dee:	e000      	b.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8008df0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008df2:	7dfb      	ldrb	r3, [r7, #23]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d10a      	bne.n	8008e0e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008df8:	4b42      	ldr	r3, [pc, #264]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dfc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e06:	493f      	ldr	r1, [pc, #252]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	654b      	str	r3, [r1, #84]	; 0x54
 8008e0c:	e001      	b.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e0e:	7dfb      	ldrb	r3, [r7, #23]
 8008e10:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d029      	beq.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0xcaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d003      	beq.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0xc66>
 8008e26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e2a:	d007      	beq.n	8008e3c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8008e2c:	e00f      	b.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0xc86>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e2e:	4b35      	ldr	r3, [pc, #212]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e32:	4a34      	ldr	r2, [pc, #208]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008e34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008e38:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008e3a:	e00b      	b.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0xc8c>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	3304      	adds	r3, #4
 8008e40:	2102      	movs	r1, #2
 8008e42:	4618      	mov	r0, r3
 8008e44:	f001 f90a 	bl	800a05c <RCCEx_PLL2_Config>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008e4c:	e002      	b.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0xc8c>

    default:
      ret = HAL_ERROR;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	75fb      	strb	r3, [r7, #23]
      break;
 8008e52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008e54:	7dfb      	ldrb	r3, [r7, #23]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d109      	bne.n	8008e6e <HAL_RCCEx_PeriphCLKConfig+0xca6>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008e5a:	4b2a      	ldr	r3, [pc, #168]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e5e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e66:	4927      	ldr	r1, [pc, #156]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008e6c:	e001      	b.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0xcaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e6e:	7dfb      	ldrb	r3, [r7, #23]
 8008e70:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00a      	beq.n	8008e94 <HAL_RCCEx_PeriphCLKConfig+0xccc>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	3324      	adds	r3, #36	; 0x24
 8008e82:	2102      	movs	r1, #2
 8008e84:	4618      	mov	r0, r3
 8008e86:	f001 f99b 	bl	800a1c0 <RCCEx_PLL3_Config>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d001      	beq.n	8008e94 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    {
      status=HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d035      	beq.n	8008f0c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ea6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008eaa:	d017      	beq.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008eac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008eb0:	d811      	bhi.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8008eb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008eb6:	d013      	beq.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8008eb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ebc:	d80b      	bhi.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d010      	beq.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8008ec2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ec6:	d106      	bne.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ec8:	4b0e      	ldr	r3, [pc, #56]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ecc:	4a0d      	ldr	r2, [pc, #52]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008ece:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ed2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8008ed4:	e007      	b.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	75fb      	strb	r3, [r7, #23]
      break;
 8008eda:	e004      	b.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8008edc:	bf00      	nop
 8008ede:	e002      	b.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8008ee0:	bf00      	nop
 8008ee2:	e000      	b.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8008ee4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ee6:	7dfb      	ldrb	r3, [r7, #23]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d10d      	bne.n	8008f08 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008eec:	4b05      	ldr	r3, [pc, #20]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ef0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008efa:	4902      	ldr	r1, [pc, #8]	; (8008f04 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008efc:	4313      	orrs	r3, r2
 8008efe:	654b      	str	r3, [r1, #84]	; 0x54
 8008f00:	e004      	b.n	8008f0c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008f02:	bf00      	nop
 8008f04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f08:	7dfb      	ldrb	r3, [r7, #23]
 8008f0a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d008      	beq.n	8008f2a <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008f18:	4b30      	ldr	r3, [pc, #192]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f1c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f24:	492d      	ldr	r1, [pc, #180]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f26:	4313      	orrs	r3, r2
 8008f28:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d008      	beq.n	8008f48 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008f36:	4b29      	ldr	r3, [pc, #164]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f3a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f42:	4926      	ldr	r1, [pc, #152]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f44:	4313      	orrs	r3, r2
 8008f46:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d008      	beq.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8008f54:	4b21      	ldr	r3, [pc, #132]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f58:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f60:	491e      	ldr	r1, [pc, #120]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f62:	4313      	orrs	r3, r2
 8008f64:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d00d      	beq.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008f72:	4b1a      	ldr	r3, [pc, #104]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	4a19      	ldr	r2, [pc, #100]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f78:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f7c:	6113      	str	r3, [r2, #16]
 8008f7e:	4b17      	ldr	r3, [pc, #92]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f80:	691a      	ldr	r2, [r3, #16]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008f88:	4914      	ldr	r1, [pc, #80]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	da08      	bge.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008f96:	4b11      	ldr	r3, [pc, #68]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f9a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fa2:	490e      	ldr	r1, [pc, #56]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d009      	beq.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008fb4:	4b09      	ldr	r3, [pc, #36]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fb8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fc2:	4906      	ldr	r1, [pc, #24]	; (8008fdc <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8008fc8:	7dbb      	ldrb	r3, [r7, #22]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d101      	bne.n	8008fd2 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	e000      	b.n	8008fd4 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 8008fd2:	2301      	movs	r3, #1
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3718      	adds	r7, #24
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}
 8008fdc:	58024400 	.word	0x58024400

08008fe0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b090      	sub	sp, #64	; 0x40
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008fee:	f040 8089 	bne.w	8009104 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8008ff2:	4b91      	ldr	r3, [pc, #580]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8008ff4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ff6:	f003 0307 	and.w	r3, r3, #7
 8008ffa:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ffe:	2b04      	cmp	r3, #4
 8009000:	d87d      	bhi.n	80090fe <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 8009002:	a201      	add	r2, pc, #4	; (adr r2, 8009008 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8009004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009008:	0800901d 	.word	0x0800901d
 800900c:	08009041 	.word	0x08009041
 8009010:	08009065 	.word	0x08009065
 8009014:	080090f9 	.word	0x080090f9
 8009018:	08009089 	.word	0x08009089
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800901c:	4b86      	ldr	r3, [pc, #536]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009024:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009028:	d107      	bne.n	800903a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800902a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800902e:	4618      	mov	r0, r3
 8009030:	f000 fec2 	bl	8009db8 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8009034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009036:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009038:	e3f4      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800903a:	2300      	movs	r3, #0
 800903c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800903e:	e3f1      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009040:	4b7d      	ldr	r3, [pc, #500]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009048:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800904c:	d107      	bne.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800904e:	f107 0318 	add.w	r3, r7, #24
 8009052:	4618      	mov	r0, r3
 8009054:	f000 fc08 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009058:	69bb      	ldr	r3, [r7, #24]
 800905a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800905c:	e3e2      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800905e:	2300      	movs	r3, #0
 8009060:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009062:	e3df      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009064:	4b74      	ldr	r3, [pc, #464]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800906c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009070:	d107      	bne.n	8009082 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009072:	f107 030c 	add.w	r3, r7, #12
 8009076:	4618      	mov	r0, r3
 8009078:	f000 fd4a 	bl	8009b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009080:	e3d0      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009082:	2300      	movs	r3, #0
 8009084:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009086:	e3cd      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009088:	4b6b      	ldr	r3, [pc, #428]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800908a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800908c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009090:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009092:	4b69      	ldr	r3, [pc, #420]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f003 0304 	and.w	r3, r3, #4
 800909a:	2b04      	cmp	r3, #4
 800909c:	d10c      	bne.n	80090b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 800909e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d109      	bne.n	80090b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80090a4:	4b64      	ldr	r3, [pc, #400]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	08db      	lsrs	r3, r3, #3
 80090aa:	f003 0303 	and.w	r3, r3, #3
 80090ae:	4a63      	ldr	r2, [pc, #396]	; (800923c <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 80090b0:	fa22 f303 	lsr.w	r3, r2, r3
 80090b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090b6:	e01e      	b.n	80090f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80090b8:	4b5f      	ldr	r3, [pc, #380]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090c4:	d106      	bne.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80090c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80090cc:	d102      	bne.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80090ce:	4b5c      	ldr	r3, [pc, #368]	; (8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 80090d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090d2:	e010      	b.n	80090f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80090d4:	4b58      	ldr	r3, [pc, #352]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80090e0:	d106      	bne.n	80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80090e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80090e8:	d102      	bne.n	80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80090ea:	4b56      	ldr	r3, [pc, #344]	; (8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 80090ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090ee:	e002      	b.n	80090f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80090f0:	2300      	movs	r3, #0
 80090f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80090f4:	e396      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80090f6:	e395      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80090f8:	4b53      	ldr	r3, [pc, #332]	; (8009248 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80090fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80090fc:	e392      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      default :
        {
          frequency = 0;
 80090fe:	2300      	movs	r3, #0
 8009100:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009102:	e38f      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
    }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

    else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800910a:	f040 809f 	bne.w	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
    {
      saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
 800910e:	4b4a      	ldr	r3, [pc, #296]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009112:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8009116:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8009118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800911a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800911e:	d04d      	beq.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 8009120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009122:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009126:	f200 8084 	bhi.w	8009232 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 800912a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800912c:	2bc0      	cmp	r3, #192	; 0xc0
 800912e:	d07d      	beq.n	800922c <HAL_RCCEx_GetPeriphCLKFreq+0x24c>
 8009130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009132:	2bc0      	cmp	r3, #192	; 0xc0
 8009134:	d87d      	bhi.n	8009232 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8009136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009138:	2b80      	cmp	r3, #128	; 0x80
 800913a:	d02d      	beq.n	8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 800913c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800913e:	2b80      	cmp	r3, #128	; 0x80
 8009140:	d877      	bhi.n	8009232 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8009142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009144:	2b00      	cmp	r3, #0
 8009146:	d003      	beq.n	8009150 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8009148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800914a:	2b40      	cmp	r3, #64	; 0x40
 800914c:	d012      	beq.n	8009174 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 800914e:	e070      	b.n	8009232 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
      {
      case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009150:	4b39      	ldr	r3, [pc, #228]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009158:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800915c:	d107      	bne.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800915e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009162:	4618      	mov	r0, r3
 8009164:	f000 fe28 	bl	8009db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800916a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800916c:	e35a      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800916e:	2300      	movs	r3, #0
 8009170:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009172:	e357      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009174:	4b30      	ldr	r3, [pc, #192]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800917c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009180:	d107      	bne.n	8009192 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009182:	f107 0318 	add.w	r3, r7, #24
 8009186:	4618      	mov	r0, r3
 8009188:	f000 fb6e 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800918c:	69bb      	ldr	r3, [r7, #24]
 800918e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009190:	e348      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009192:	2300      	movs	r3, #0
 8009194:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009196:	e345      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009198:	4b27      	ldr	r3, [pc, #156]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80091a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80091a4:	d107      	bne.n	80091b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091a6:	f107 030c 	add.w	r3, r7, #12
 80091aa:	4618      	mov	r0, r3
 80091ac:	f000 fcb0 	bl	8009b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80091b4:	e336      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80091b6:	2300      	movs	r3, #0
 80091b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80091ba:	e333      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80091bc:	4b1e      	ldr	r3, [pc, #120]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80091be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80091c4:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80091c6:	4b1c      	ldr	r3, [pc, #112]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f003 0304 	and.w	r3, r3, #4
 80091ce:	2b04      	cmp	r3, #4
 80091d0:	d10c      	bne.n	80091ec <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 80091d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d109      	bne.n	80091ec <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091d8:	4b17      	ldr	r3, [pc, #92]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	08db      	lsrs	r3, r3, #3
 80091de:	f003 0303 	and.w	r3, r3, #3
 80091e2:	4a16      	ldr	r2, [pc, #88]	; (800923c <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 80091e4:	fa22 f303 	lsr.w	r3, r2, r3
 80091e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80091ea:	e01e      	b.n	800922a <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80091ec:	4b12      	ldr	r3, [pc, #72]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80091f8:	d106      	bne.n	8009208 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 80091fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009200:	d102      	bne.n	8009208 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009202:	4b0f      	ldr	r3, [pc, #60]	; (8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 8009204:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009206:	e010      	b.n	800922a <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009208:	4b0b      	ldr	r3, [pc, #44]	; (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009210:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009214:	d106      	bne.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8009216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009218:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800921c:	d102      	bne.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800921e:	4b09      	ldr	r3, [pc, #36]	; (8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8009220:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009222:	e002      	b.n	800922a <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8009224:	2300      	movs	r3, #0
 8009226:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8009228:	e2fc      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800922a:	e2fb      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800922c:	4b06      	ldr	r3, [pc, #24]	; (8009248 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800922e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009230:	e2f8      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 8009232:	2300      	movs	r3, #0
 8009234:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009236:	e2f5      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8009238:	58024400 	.word	0x58024400
 800923c:	03d09000 	.word	0x03d09000
 8009240:	003d0900 	.word	0x003d0900
 8009244:	016e3600 	.word	0x016e3600
 8009248:	00bb8000 	.word	0x00bb8000

    }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009252:	f040 809c 	bne.w	800938e <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
    {

      saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
 8009256:	4b9d      	ldr	r3, [pc, #628]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800925a:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 800925e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8009260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009262:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009266:	d054      	beq.n	8009312 <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 8009268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800926a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800926e:	f200 808b 	bhi.w	8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 8009272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009274:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009278:	f000 8083 	beq.w	8009382 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800927c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800927e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009282:	f200 8081 	bhi.w	8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 8009286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009288:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800928c:	d02f      	beq.n	80092ee <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
 800928e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009290:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009294:	d878      	bhi.n	8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 8009296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009298:	2b00      	cmp	r3, #0
 800929a:	d004      	beq.n	80092a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 800929c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800929e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092a2:	d012      	beq.n	80092ca <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 80092a4:	e070      	b.n	8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
      {
      case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80092a6:	4b89      	ldr	r3, [pc, #548]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80092b2:	d107      	bne.n	80092c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80092b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80092b8:	4618      	mov	r0, r3
 80092ba:	f000 fd7d 	bl	8009db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80092be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80092c2:	e2af      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80092c4:	2300      	movs	r3, #0
 80092c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80092c8:	e2ac      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80092ca:	4b80      	ldr	r3, [pc, #512]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80092d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80092d6:	d107      	bne.n	80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092d8:	f107 0318 	add.w	r3, r7, #24
 80092dc:	4618      	mov	r0, r3
 80092de:	f000 fac3 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80092e2:	69bb      	ldr	r3, [r7, #24]
 80092e4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80092e6:	e29d      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80092e8:	2300      	movs	r3, #0
 80092ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80092ec:	e29a      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80092ee:	4b77      	ldr	r3, [pc, #476]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80092f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80092fa:	d107      	bne.n	800930c <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092fc:	f107 030c 	add.w	r3, r7, #12
 8009300:	4618      	mov	r0, r3
 8009302:	f000 fc05 	bl	8009b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800930a:	e28b      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800930c:	2300      	movs	r3, #0
 800930e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009310:	e288      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009312:	4b6e      	ldr	r3, [pc, #440]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009316:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800931a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800931c:	4b6b      	ldr	r3, [pc, #428]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f003 0304 	and.w	r3, r3, #4
 8009324:	2b04      	cmp	r3, #4
 8009326:	d10c      	bne.n	8009342 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 8009328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800932a:	2b00      	cmp	r3, #0
 800932c:	d109      	bne.n	8009342 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800932e:	4b67      	ldr	r3, [pc, #412]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	08db      	lsrs	r3, r3, #3
 8009334:	f003 0303 	and.w	r3, r3, #3
 8009338:	4a65      	ldr	r2, [pc, #404]	; (80094d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>)
 800933a:	fa22 f303 	lsr.w	r3, r2, r3
 800933e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009340:	e01e      	b.n	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009342:	4b62      	ldr	r3, [pc, #392]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800934a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800934e:	d106      	bne.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8009350:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009352:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009356:	d102      	bne.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009358:	4b5e      	ldr	r3, [pc, #376]	; (80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800935a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800935c:	e010      	b.n	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800935e:	4b5b      	ldr	r3, [pc, #364]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009366:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800936a:	d106      	bne.n	800937a <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 800936c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800936e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009372:	d102      	bne.n	800937a <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8009374:	4b58      	ldr	r3, [pc, #352]	; (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>)
 8009376:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009378:	e002      	b.n	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800937a:	2300      	movs	r3, #0
 800937c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
          break;
 800937e:	e251      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8009380:	e250      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8009382:	4b56      	ldr	r3, [pc, #344]	; (80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8009384:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009386:	e24d      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 8009388:	2300      	movs	r3, #0
 800938a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800938c:	e24a      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          break;
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009394:	f040 80a7 	bne.w	80094e6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8009398:	4b4c      	ldr	r3, [pc, #304]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800939a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800939c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80093a0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80093a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80093a8:	d055      	beq.n	8009456 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 80093aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80093b0:	f200 8096 	bhi.w	80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 80093b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80093ba:	f000 8084 	beq.w	80094c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
 80093be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093c0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80093c4:	f200 808c 	bhi.w	80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 80093c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093ce:	d030      	beq.n	8009432 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 80093d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093d6:	f200 8083 	bhi.w	80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 80093da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d004      	beq.n	80093ea <HAL_RCCEx_GetPeriphCLKFreq+0x40a>
 80093e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093e6:	d012      	beq.n	800940e <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
 80093e8:	e07a      	b.n	80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80093ea:	4b38      	ldr	r3, [pc, #224]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80093f6:	d107      	bne.n	8009408 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80093f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80093fc:	4618      	mov	r0, r3
 80093fe:	f000 fcdb 	bl	8009db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009404:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009406:	e20d      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009408:	2300      	movs	r3, #0
 800940a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800940c:	e20a      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800940e:	4b2f      	ldr	r3, [pc, #188]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009416:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800941a:	d107      	bne.n	800942c <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800941c:	f107 0318 	add.w	r3, r7, #24
 8009420:	4618      	mov	r0, r3
 8009422:	f000 fa21 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800942a:	e1fb      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800942c:	2300      	movs	r3, #0
 800942e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009430:	e1f8      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009432:	4b26      	ldr	r3, [pc, #152]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800943a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800943e:	d107      	bne.n	8009450 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009440:	f107 030c 	add.w	r3, r7, #12
 8009444:	4618      	mov	r0, r3
 8009446:	f000 fb63 	bl	8009b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800944e:	e1e9      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009450:	2300      	movs	r3, #0
 8009452:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009454:	e1e6      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009456:	4b1d      	ldr	r3, [pc, #116]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800945a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800945e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009460:	4b1a      	ldr	r3, [pc, #104]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f003 0304 	and.w	r3, r3, #4
 8009468:	2b04      	cmp	r3, #4
 800946a:	d10c      	bne.n	8009486 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 800946c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800946e:	2b00      	cmp	r3, #0
 8009470:	d109      	bne.n	8009486 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009472:	4b16      	ldr	r3, [pc, #88]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	08db      	lsrs	r3, r3, #3
 8009478:	f003 0303 	and.w	r3, r3, #3
 800947c:	4a14      	ldr	r2, [pc, #80]	; (80094d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>)
 800947e:	fa22 f303 	lsr.w	r3, r2, r3
 8009482:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009484:	e01e      	b.n	80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009486:	4b11      	ldr	r3, [pc, #68]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800948e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009492:	d106      	bne.n	80094a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
 8009494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009496:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800949a:	d102      	bne.n	80094a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800949c:	4b0d      	ldr	r3, [pc, #52]	; (80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800949e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094a0:	e010      	b.n	80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80094a2:	4b0a      	ldr	r3, [pc, #40]	; (80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80094ae:	d106      	bne.n	80094be <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 80094b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80094b6:	d102      	bne.n	80094be <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80094b8:	4b07      	ldr	r3, [pc, #28]	; (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>)
 80094ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094bc:	e002      	b.n	80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80094be:	2300      	movs	r3, #0
 80094c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80094c2:	e1af      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80094c4:	e1ae      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80094c6:	4b05      	ldr	r3, [pc, #20]	; (80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 80094c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80094ca:	e1ab      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80094cc:	58024400 	.word	0x58024400
 80094d0:	03d09000 	.word	0x03d09000
 80094d4:	003d0900 	.word	0x003d0900
 80094d8:	016e3600 	.word	0x016e3600
 80094dc:	00bb8000 	.word	0x00bb8000
        }
      default :
        {
          frequency = 0;
 80094e0:	2300      	movs	r3, #0
 80094e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80094e4:	e19e      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80094ec:	d173      	bne.n	80095d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80094ee:	4b9d      	ldr	r3, [pc, #628]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80094f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80094f6:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80094f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80094fe:	d02f      	beq.n	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8009500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009502:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009506:	d863      	bhi.n	80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8009508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800950a:	2b00      	cmp	r3, #0
 800950c:	d004      	beq.n	8009518 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800950e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009510:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009514:	d012      	beq.n	800953c <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
 8009516:	e05b      	b.n	80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009518:	4b92      	ldr	r3, [pc, #584]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009520:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009524:	d107      	bne.n	8009536 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009526:	f107 0318 	add.w	r3, r7, #24
 800952a:	4618      	mov	r0, r3
 800952c:	f000 f99c 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009530:	69bb      	ldr	r3, [r7, #24]
 8009532:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009534:	e176      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8009536:	2300      	movs	r3, #0
 8009538:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800953a:	e173      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800953c:	4b89      	ldr	r3, [pc, #548]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009544:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009548:	d107      	bne.n	800955a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800954a:	f107 030c 	add.w	r3, r7, #12
 800954e:	4618      	mov	r0, r3
 8009550:	f000 fade 	bl	8009b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009558:	e164      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800955a:	2300      	movs	r3, #0
 800955c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800955e:	e161      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009560:	4b80      	ldr	r3, [pc, #512]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009562:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009564:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009568:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800956a:	4b7e      	ldr	r3, [pc, #504]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f003 0304 	and.w	r3, r3, #4
 8009572:	2b04      	cmp	r3, #4
 8009574:	d10c      	bne.n	8009590 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
 8009576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009578:	2b00      	cmp	r3, #0
 800957a:	d109      	bne.n	8009590 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800957c:	4b79      	ldr	r3, [pc, #484]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	08db      	lsrs	r3, r3, #3
 8009582:	f003 0303 	and.w	r3, r3, #3
 8009586:	4a78      	ldr	r2, [pc, #480]	; (8009768 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8009588:	fa22 f303 	lsr.w	r3, r2, r3
 800958c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800958e:	e01e      	b.n	80095ce <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009590:	4b74      	ldr	r3, [pc, #464]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009598:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800959c:	d106      	bne.n	80095ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800959e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80095a4:	d102      	bne.n	80095ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80095a6:	4b71      	ldr	r3, [pc, #452]	; (800976c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80095a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80095aa:	e010      	b.n	80095ce <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095ac:	4b6d      	ldr	r3, [pc, #436]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80095b8:	d106      	bne.n	80095c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 80095ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80095c0:	d102      	bne.n	80095c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80095c2:	4b6b      	ldr	r3, [pc, #428]	; (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 80095c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80095c6:	e002      	b.n	80095ce <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80095c8:	2300      	movs	r3, #0
 80095ca:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80095cc:	e12a      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80095ce:	e129      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 80095d0:	2300      	movs	r3, #0
 80095d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80095d4:	e126      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095dc:	d133      	bne.n	8009646 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80095de:	4b61      	ldr	r3, [pc, #388]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80095e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80095e6:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80095e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d004      	beq.n	80095f8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 80095ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095f4:	d012      	beq.n	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 80095f6:	e023      	b.n	8009640 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80095f8:	4b5a      	ldr	r3, [pc, #360]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009600:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009604:	d107      	bne.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009606:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800960a:	4618      	mov	r0, r3
 800960c:	f000 fbd4 	bl	8009db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009612:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009614:	e106      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009616:	2300      	movs	r3, #0
 8009618:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800961a:	e103      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800961c:	4b51      	ldr	r3, [pc, #324]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009624:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009628:	d107      	bne.n	800963a <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800962a:	f107 0318 	add.w	r3, r7, #24
 800962e:	4618      	mov	r0, r3
 8009630:	f000 f91a 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009634:	6a3b      	ldr	r3, [r7, #32]
 8009636:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009638:	e0f4      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 800963a:	2300      	movs	r3, #0
 800963c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800963e:	e0f1      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 8009640:	2300      	movs	r3, #0
 8009642:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009644:	e0ee      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800964c:	f040 809b 	bne.w	8009786 <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8009650:	4b44      	ldr	r3, [pc, #272]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009654:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8009658:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800965a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800965c:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8009660:	f000 808b 	beq.w	800977a <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 8009664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009666:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800966a:	f200 8089 	bhi.w	8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 800966e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009670:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009674:	d06c      	beq.n	8009750 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8009676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009678:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800967c:	f200 8080 	bhi.w	8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8009680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009686:	d056      	beq.n	8009736 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8009688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800968a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800968e:	d877      	bhi.n	8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8009690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009692:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009696:	d03b      	beq.n	8009710 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 8009698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800969a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800969e:	d86f      	bhi.n	8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 80096a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80096a6:	d021      	beq.n	80096ec <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
 80096a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80096ae:	d867      	bhi.n	8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 80096b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d004      	beq.n	80096c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80096b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80096bc:	d004      	beq.n	80096c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 80096be:	e05f      	b.n	8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80096c0:	f000 f8bc 	bl	800983c <HAL_RCCEx_GetD3PCLK1Freq>
 80096c4:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80096c6:	e0ad      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80096c8:	4b26      	ldr	r3, [pc, #152]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80096d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80096d4:	d107      	bne.n	80096e6 <HAL_RCCEx_GetPeriphCLKFreq+0x706>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096d6:	f107 0318 	add.w	r3, r7, #24
 80096da:	4618      	mov	r0, r3
 80096dc:	f000 f8c4 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80096e4:	e09e      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80096e6:	2300      	movs	r3, #0
 80096e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80096ea:	e09b      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096ec:	4b1d      	ldr	r3, [pc, #116]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80096f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80096f8:	d107      	bne.n	800970a <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096fa:	f107 030c 	add.w	r3, r7, #12
 80096fe:	4618      	mov	r0, r3
 8009700:	f000 fa06 	bl	8009b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009708:	e08c      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 800970a:	2300      	movs	r3, #0
 800970c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800970e:	e089      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009710:	4b14      	ldr	r3, [pc, #80]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f003 0304 	and.w	r3, r3, #4
 8009718:	2b04      	cmp	r3, #4
 800971a:	d109      	bne.n	8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800971c:	4b11      	ldr	r3, [pc, #68]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	08db      	lsrs	r3, r3, #3
 8009722:	f003 0303 	and.w	r3, r3, #3
 8009726:	4a10      	ldr	r2, [pc, #64]	; (8009768 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8009728:	fa22 f303 	lsr.w	r3, r2, r3
 800972c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800972e:	e079      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009730:	2300      	movs	r3, #0
 8009732:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009734:	e076      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009736:	4b0b      	ldr	r3, [pc, #44]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800973e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009742:	d102      	bne.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
         {
          frequency = CSI_VALUE;
 8009744:	4b09      	ldr	r3, [pc, #36]	; (800976c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8009746:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009748:	e06c      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800974a:	2300      	movs	r3, #0
 800974c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800974e:	e069      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009750:	4b04      	ldr	r3, [pc, #16]	; (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009758:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800975c:	d10a      	bne.n	8009774 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          frequency = HSE_VALUE;
 800975e:	4b04      	ldr	r3, [pc, #16]	; (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8009760:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009762:	e05f      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8009764:	58024400 	.word	0x58024400
 8009768:	03d09000 	.word	0x03d09000
 800976c:	003d0900 	.word	0x003d0900
 8009770:	016e3600 	.word	0x016e3600
          frequency = 0;
 8009774:	2300      	movs	r3, #0
 8009776:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009778:	e054      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800977a:	4b2d      	ldr	r3, [pc, #180]	; (8009830 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800977c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800977e:	e051      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8009780:	2300      	movs	r3, #0
 8009782:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009784:	e04e      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800978c:	d148      	bne.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800978e:	4b29      	ldr	r3, [pc, #164]	; (8009834 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8009790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009792:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009796:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800979a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800979e:	d02a      	beq.n	80097f6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80097a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097a6:	d838      	bhi.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80097a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d004      	beq.n	80097b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d8>
 80097ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80097b4:	d00d      	beq.n	80097d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80097b6:	e030      	b.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80097b8:	4b1e      	ldr	r3, [pc, #120]	; (8009834 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80097c4:	d102      	bne.n	80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
         {
          frequency = HSE_VALUE;
 80097c6:	4b1c      	ldr	r3, [pc, #112]	; (8009838 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80097c8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80097ca:	e02b      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80097cc:	2300      	movs	r3, #0
 80097ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80097d0:	e028      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80097d2:	4b18      	ldr	r3, [pc, #96]	; (8009834 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80097de:	d107      	bne.n	80097f0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80097e4:	4618      	mov	r0, r3
 80097e6:	f000 fae7 	bl	8009db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80097ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ec:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80097ee:	e019      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80097f0:	2300      	movs	r3, #0
 80097f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80097f4:	e016      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80097f6:	4b0f      	ldr	r3, [pc, #60]	; (8009834 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80097fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009802:	d107      	bne.n	8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009804:	f107 0318 	add.w	r3, r7, #24
 8009808:	4618      	mov	r0, r3
 800980a:	f000 f82d 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800980e:	69fb      	ldr	r3, [r7, #28]
 8009810:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009812:	e007      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8009814:	2300      	movs	r3, #0
 8009816:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009818:	e004      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      default :
        {
          frequency = 0;
 800981a:	2300      	movs	r3, #0
 800981c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800981e:	e001      	b.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else
    {
      frequency = 0;
 8009820:	2300      	movs	r3, #0
 8009822:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8009824:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009826:	4618      	mov	r0, r3
 8009828:	3740      	adds	r7, #64	; 0x40
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
 800982e:	bf00      	nop
 8009830:	00bb8000 	.word	0x00bb8000
 8009834:	58024400 	.word	0x58024400
 8009838:	016e3600 	.word	0x016e3600

0800983c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8009840:	f7fe fc66 	bl	8008110 <HAL_RCC_GetHCLKFreq>
 8009844:	4602      	mov	r2, r0
 8009846:	4b06      	ldr	r3, [pc, #24]	; (8009860 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009848:	6a1b      	ldr	r3, [r3, #32]
 800984a:	091b      	lsrs	r3, r3, #4
 800984c:	f003 0307 	and.w	r3, r3, #7
 8009850:	4904      	ldr	r1, [pc, #16]	; (8009864 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009852:	5ccb      	ldrb	r3, [r1, r3]
 8009854:	f003 031f 	and.w	r3, r3, #31
 8009858:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800985c:	4618      	mov	r0, r3
 800985e:	bd80      	pop	{r7, pc}
 8009860:	58024400 	.word	0x58024400
 8009864:	08017f6c 	.word	0x08017f6c

08009868 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8009868:	b480      	push	{r7}
 800986a:	b089      	sub	sp, #36	; 0x24
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009870:	4ba1      	ldr	r3, [pc, #644]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009874:	f003 0303 	and.w	r3, r3, #3
 8009878:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800987a:	4b9f      	ldr	r3, [pc, #636]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800987c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800987e:	0b1b      	lsrs	r3, r3, #12
 8009880:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009884:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009886:	4b9c      	ldr	r3, [pc, #624]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800988a:	091b      	lsrs	r3, r3, #4
 800988c:	f003 0301 	and.w	r3, r3, #1
 8009890:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009892:	4b99      	ldr	r3, [pc, #612]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009896:	08db      	lsrs	r3, r3, #3
 8009898:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800989c:	693a      	ldr	r2, [r7, #16]
 800989e:	fb02 f303 	mul.w	r3, r2, r3
 80098a2:	ee07 3a90 	vmov	s15, r3
 80098a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f000 8111 	beq.w	8009ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80098b6:	69bb      	ldr	r3, [r7, #24]
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	f000 8083 	beq.w	80099c4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	2b02      	cmp	r3, #2
 80098c2:	f200 80a1 	bhi.w	8009a08 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80098c6:	69bb      	ldr	r3, [r7, #24]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d003      	beq.n	80098d4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80098cc:	69bb      	ldr	r3, [r7, #24]
 80098ce:	2b01      	cmp	r3, #1
 80098d0:	d056      	beq.n	8009980 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80098d2:	e099      	b.n	8009a08 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098d4:	4b88      	ldr	r3, [pc, #544]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f003 0320 	and.w	r3, r3, #32
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d02d      	beq.n	800993c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80098e0:	4b85      	ldr	r3, [pc, #532]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	08db      	lsrs	r3, r3, #3
 80098e6:	f003 0303 	and.w	r3, r3, #3
 80098ea:	4a84      	ldr	r2, [pc, #528]	; (8009afc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80098ec:	fa22 f303 	lsr.w	r3, r2, r3
 80098f0:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	ee07 3a90 	vmov	s15, r3
 80098f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	ee07 3a90 	vmov	s15, r3
 8009902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800990a:	4b7b      	ldr	r3, [pc, #492]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800990c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800990e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009912:	ee07 3a90 	vmov	s15, r3
 8009916:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800991a:	ed97 6a03 	vldr	s12, [r7, #12]
 800991e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800992a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800992e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009932:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009936:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800993a:	e087      	b.n	8009a4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	ee07 3a90 	vmov	s15, r3
 8009942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009946:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009b04 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800994a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800994e:	4b6a      	ldr	r3, [pc, #424]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009956:	ee07 3a90 	vmov	s15, r3
 800995a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800995e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009962:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009966:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800996a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800996e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009972:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800997a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800997e:	e065      	b.n	8009a4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	ee07 3a90 	vmov	s15, r3
 8009986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800998a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009b08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800998e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009992:	4b59      	ldr	r3, [pc, #356]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800999a:	ee07 3a90 	vmov	s15, r3
 800999e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80099a6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80099aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80099b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80099c2:	e043      	b.n	8009a4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	ee07 3a90 	vmov	s15, r3
 80099ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099ce:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80099d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099d6:	4b48      	ldr	r3, [pc, #288]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80099d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099de:	ee07 3a90 	vmov	s15, r3
 80099e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80099ea:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80099ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80099fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009a06:	e021      	b.n	8009a4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	ee07 3a90 	vmov	s15, r3
 8009a0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a12:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009b08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009a16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a1a:	4b37      	ldr	r3, [pc, #220]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a22:	ee07 3a90 	vmov	s15, r3
 8009a26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a2e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009a32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009a3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a46:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009a4a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009a4c:	4b2a      	ldr	r3, [pc, #168]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a50:	0a5b      	lsrs	r3, r3, #9
 8009a52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a56:	ee07 3a90 	vmov	s15, r3
 8009a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009a62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009a66:	edd7 6a07 	vldr	s13, [r7, #28]
 8009a6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a72:	ee17 2a90 	vmov	r2, s15
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009a7a:	4b1f      	ldr	r3, [pc, #124]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a7e:	0c1b      	lsrs	r3, r3, #16
 8009a80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a84:	ee07 3a90 	vmov	s15, r3
 8009a88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a8c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009a90:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009a94:	edd7 6a07 	vldr	s13, [r7, #28]
 8009a98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009aa0:	ee17 2a90 	vmov	r2, s15
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009aa8:	4b13      	ldr	r3, [pc, #76]	; (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aac:	0e1b      	lsrs	r3, r3, #24
 8009aae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ab2:	ee07 3a90 	vmov	s15, r3
 8009ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009aba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009abe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ac2:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009aca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ace:	ee17 2a90 	vmov	r2, s15
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009ad6:	e008      	b.n	8009aea <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2200      	movs	r2, #0
 8009adc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	609a      	str	r2, [r3, #8]
}
 8009aea:	bf00      	nop
 8009aec:	3724      	adds	r7, #36	; 0x24
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr
 8009af6:	bf00      	nop
 8009af8:	58024400 	.word	0x58024400
 8009afc:	03d09000 	.word	0x03d09000
 8009b00:	46000000 	.word	0x46000000
 8009b04:	4c742400 	.word	0x4c742400
 8009b08:	4a742400 	.word	0x4a742400
 8009b0c:	4bb71b00 	.word	0x4bb71b00

08009b10 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b089      	sub	sp, #36	; 0x24
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b18:	4ba1      	ldr	r3, [pc, #644]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b1c:	f003 0303 	and.w	r3, r3, #3
 8009b20:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009b22:	4b9f      	ldr	r3, [pc, #636]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b26:	0d1b      	lsrs	r3, r3, #20
 8009b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009b2c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009b2e:	4b9c      	ldr	r3, [pc, #624]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b32:	0a1b      	lsrs	r3, r3, #8
 8009b34:	f003 0301 	and.w	r3, r3, #1
 8009b38:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009b3a:	4b99      	ldr	r3, [pc, #612]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b3e:	08db      	lsrs	r3, r3, #3
 8009b40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009b44:	693a      	ldr	r2, [r7, #16]
 8009b46:	fb02 f303 	mul.w	r3, r2, r3
 8009b4a:	ee07 3a90 	vmov	s15, r3
 8009b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b52:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	f000 8111 	beq.w	8009d80 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009b5e:	69bb      	ldr	r3, [r7, #24]
 8009b60:	2b02      	cmp	r3, #2
 8009b62:	f000 8083 	beq.w	8009c6c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009b66:	69bb      	ldr	r3, [r7, #24]
 8009b68:	2b02      	cmp	r3, #2
 8009b6a:	f200 80a1 	bhi.w	8009cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009b6e:	69bb      	ldr	r3, [r7, #24]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d003      	beq.n	8009b7c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009b74:	69bb      	ldr	r3, [r7, #24]
 8009b76:	2b01      	cmp	r3, #1
 8009b78:	d056      	beq.n	8009c28 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009b7a:	e099      	b.n	8009cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b7c:	4b88      	ldr	r3, [pc, #544]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f003 0320 	and.w	r3, r3, #32
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d02d      	beq.n	8009be4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009b88:	4b85      	ldr	r3, [pc, #532]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	08db      	lsrs	r3, r3, #3
 8009b8e:	f003 0303 	and.w	r3, r3, #3
 8009b92:	4a84      	ldr	r2, [pc, #528]	; (8009da4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009b94:	fa22 f303 	lsr.w	r3, r2, r3
 8009b98:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	ee07 3a90 	vmov	s15, r3
 8009ba0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	ee07 3a90 	vmov	s15, r3
 8009baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bb2:	4b7b      	ldr	r3, [pc, #492]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bba:	ee07 3a90 	vmov	s15, r3
 8009bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bc6:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bde:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009be2:	e087      	b.n	8009cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	ee07 3a90 	vmov	s15, r3
 8009bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bee:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009dac <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bf6:	4b6a      	ldr	r3, [pc, #424]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bfe:	ee07 3a90 	vmov	s15, r3
 8009c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c06:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c0a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c22:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009c26:	e065      	b.n	8009cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	ee07 3a90 	vmov	s15, r3
 8009c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c32:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009db0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c3a:	4b59      	ldr	r3, [pc, #356]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c42:	ee07 3a90 	vmov	s15, r3
 8009c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c4e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c66:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009c6a:	e043      	b.n	8009cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	ee07 3a90 	vmov	s15, r3
 8009c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c76:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009db4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c7e:	4b48      	ldr	r3, [pc, #288]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c86:	ee07 3a90 	vmov	s15, r3
 8009c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c92:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009caa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009cae:	e021      	b.n	8009cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	ee07 3a90 	vmov	s15, r3
 8009cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cba:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009db0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009cc2:	4b37      	ldr	r3, [pc, #220]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cca:	ee07 3a90 	vmov	s15, r3
 8009cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009cd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009cd6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ce2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009cf2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009cf4:	4b2a      	ldr	r3, [pc, #168]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cf8:	0a5b      	lsrs	r3, r3, #9
 8009cfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009cfe:	ee07 3a90 	vmov	s15, r3
 8009d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009d0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d1a:	ee17 2a90 	vmov	r2, s15
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8009d22:	4b1f      	ldr	r3, [pc, #124]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d26:	0c1b      	lsrs	r3, r3, #16
 8009d28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d2c:	ee07 3a90 	vmov	s15, r3
 8009d30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d34:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009d38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d48:	ee17 2a90 	vmov	r2, s15
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8009d50:	4b13      	ldr	r3, [pc, #76]	; (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d54:	0e1b      	lsrs	r3, r3, #24
 8009d56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d5a:	ee07 3a90 	vmov	s15, r3
 8009d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009d66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d76:	ee17 2a90 	vmov	r2, s15
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009d7e:	e008      	b.n	8009d92 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	609a      	str	r2, [r3, #8]
}
 8009d92:	bf00      	nop
 8009d94:	3724      	adds	r7, #36	; 0x24
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr
 8009d9e:	bf00      	nop
 8009da0:	58024400 	.word	0x58024400
 8009da4:	03d09000 	.word	0x03d09000
 8009da8:	46000000 	.word	0x46000000
 8009dac:	4c742400 	.word	0x4c742400
 8009db0:	4a742400 	.word	0x4a742400
 8009db4:	4bb71b00 	.word	0x4bb71b00

08009db8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b089      	sub	sp, #36	; 0x24
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009dc0:	4ba0      	ldr	r3, [pc, #640]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dc4:	f003 0303 	and.w	r3, r3, #3
 8009dc8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009dca:	4b9e      	ldr	r3, [pc, #632]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dce:	091b      	lsrs	r3, r3, #4
 8009dd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009dd4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009dd6:	4b9b      	ldr	r3, [pc, #620]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dda:	f003 0301 	and.w	r3, r3, #1
 8009dde:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009de0:	4b98      	ldr	r3, [pc, #608]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009de4:	08db      	lsrs	r3, r3, #3
 8009de6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009dea:	693a      	ldr	r2, [r7, #16]
 8009dec:	fb02 f303 	mul.w	r3, r2, r3
 8009df0:	ee07 3a90 	vmov	s15, r3
 8009df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009df8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	f000 8111 	beq.w	800a026 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009e04:	69bb      	ldr	r3, [r7, #24]
 8009e06:	2b02      	cmp	r3, #2
 8009e08:	f000 8083 	beq.w	8009f12 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009e0c:	69bb      	ldr	r3, [r7, #24]
 8009e0e:	2b02      	cmp	r3, #2
 8009e10:	f200 80a1 	bhi.w	8009f56 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009e14:	69bb      	ldr	r3, [r7, #24]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d003      	beq.n	8009e22 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009e1a:	69bb      	ldr	r3, [r7, #24]
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d056      	beq.n	8009ece <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009e20:	e099      	b.n	8009f56 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e22:	4b88      	ldr	r3, [pc, #544]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f003 0320 	and.w	r3, r3, #32
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d02d      	beq.n	8009e8a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009e2e:	4b85      	ldr	r3, [pc, #532]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	08db      	lsrs	r3, r3, #3
 8009e34:	f003 0303 	and.w	r3, r3, #3
 8009e38:	4a83      	ldr	r2, [pc, #524]	; (800a048 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8009e3e:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	ee07 3a90 	vmov	s15, r3
 8009e46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	ee07 3a90 	vmov	s15, r3
 8009e50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e58:	4b7a      	ldr	r3, [pc, #488]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e60:	ee07 3a90 	vmov	s15, r3
 8009e64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e68:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e6c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800a04c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009e70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009e7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e84:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009e88:	e087      	b.n	8009f9a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	ee07 3a90 	vmov	s15, r3
 8009e90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e94:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800a050 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009e98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e9c:	4b69      	ldr	r3, [pc, #420]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ea4:	ee07 3a90 	vmov	s15, r3
 8009ea8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009eac:	ed97 6a03 	vldr	s12, [r7, #12]
 8009eb0:	eddf 5a66 	vldr	s11, [pc, #408]	; 800a04c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009eb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009eb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ebc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009ec0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ec4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ec8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009ecc:	e065      	b.n	8009f9a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	ee07 3a90 	vmov	s15, r3
 8009ed4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ed8:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800a054 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009edc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ee0:	4b58      	ldr	r3, [pc, #352]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ee8:	ee07 3a90 	vmov	s15, r3
 8009eec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ef0:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ef4:	eddf 5a55 	vldr	s11, [pc, #340]	; 800a04c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009ef8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009efc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009f04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f0c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009f10:	e043      	b.n	8009f9a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	ee07 3a90 	vmov	s15, r3
 8009f18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f1c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800a058 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009f20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f24:	4b47      	ldr	r3, [pc, #284]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f2c:	ee07 3a90 	vmov	s15, r3
 8009f30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f34:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f38:	eddf 5a44 	vldr	s11, [pc, #272]	; 800a04c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009f3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f44:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009f48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f50:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009f54:	e021      	b.n	8009f9a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	ee07 3a90 	vmov	s15, r3
 8009f5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f60:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800a050 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009f64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f68:	4b36      	ldr	r3, [pc, #216]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f70:	ee07 3a90 	vmov	s15, r3
 8009f74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f78:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f7c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800a04c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009f80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009f8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f94:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009f98:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009f9a:	4b2a      	ldr	r3, [pc, #168]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f9e:	0a5b      	lsrs	r3, r3, #9
 8009fa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fa4:	ee07 3a90 	vmov	s15, r3
 8009fa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009fb0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fb4:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fc0:	ee17 2a90 	vmov	r2, s15
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009fc8:	4b1e      	ldr	r3, [pc, #120]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fcc:	0c1b      	lsrs	r3, r3, #16
 8009fce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fd2:	ee07 3a90 	vmov	s15, r3
 8009fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fda:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009fde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fe2:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fee:	ee17 2a90 	vmov	r2, s15
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009ff6:	4b13      	ldr	r3, [pc, #76]	; (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ffa:	0e1b      	lsrs	r3, r3, #24
 8009ffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a000:	ee07 3a90 	vmov	s15, r3
 800a004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a008:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a00c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a010:	edd7 6a07 	vldr	s13, [r7, #28]
 800a014:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a018:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a01c:	ee17 2a90 	vmov	r2, s15
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a024:	e008      	b.n	800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2200      	movs	r2, #0
 800a02a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2200      	movs	r2, #0
 800a036:	609a      	str	r2, [r3, #8]
}
 800a038:	bf00      	nop
 800a03a:	3724      	adds	r7, #36	; 0x24
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr
 800a044:	58024400 	.word	0x58024400
 800a048:	03d09000 	.word	0x03d09000
 800a04c:	46000000 	.word	0x46000000
 800a050:	4c742400 	.word	0x4c742400
 800a054:	4a742400 	.word	0x4a742400
 800a058:	4bb71b00 	.word	0x4bb71b00

0800a05c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
 800a064:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a066:	2300      	movs	r3, #0
 800a068:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a06a:	4b53      	ldr	r3, [pc, #332]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a06c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a06e:	f003 0303 	and.w	r3, r3, #3
 800a072:	2b03      	cmp	r3, #3
 800a074:	d101      	bne.n	800a07a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a076:	2301      	movs	r3, #1
 800a078:	e099      	b.n	800a1ae <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a07a:	4b4f      	ldr	r3, [pc, #316]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4a4e      	ldr	r2, [pc, #312]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a080:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a084:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a086:	f7f9 fe77 	bl	8003d78 <HAL_GetTick>
 800a08a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a08c:	e008      	b.n	800a0a0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a08e:	f7f9 fe73 	bl	8003d78 <HAL_GetTick>
 800a092:	4602      	mov	r2, r0
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	1ad3      	subs	r3, r2, r3
 800a098:	2b02      	cmp	r3, #2
 800a09a:	d901      	bls.n	800a0a0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a09c:	2303      	movs	r3, #3
 800a09e:	e086      	b.n	800a1ae <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a0a0:	4b45      	ldr	r3, [pc, #276]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d1f0      	bne.n	800a08e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a0ac:	4b42      	ldr	r3, [pc, #264]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a0ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0b0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	031b      	lsls	r3, r3, #12
 800a0ba:	493f      	ldr	r1, [pc, #252]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a0bc:	4313      	orrs	r3, r2
 800a0be:	628b      	str	r3, [r1, #40]	; 0x28
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	3b01      	subs	r3, #1
 800a0c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	025b      	lsls	r3, r3, #9
 800a0d2:	b29b      	uxth	r3, r3
 800a0d4:	431a      	orrs	r2, r3
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	68db      	ldr	r3, [r3, #12]
 800a0da:	3b01      	subs	r3, #1
 800a0dc:	041b      	lsls	r3, r3, #16
 800a0de:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a0e2:	431a      	orrs	r2, r3
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	691b      	ldr	r3, [r3, #16]
 800a0e8:	3b01      	subs	r3, #1
 800a0ea:	061b      	lsls	r3, r3, #24
 800a0ec:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a0f0:	4931      	ldr	r1, [pc, #196]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a0f6:	4b30      	ldr	r3, [pc, #192]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a0f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	695b      	ldr	r3, [r3, #20]
 800a102:	492d      	ldr	r1, [pc, #180]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a104:	4313      	orrs	r3, r2
 800a106:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a108:	4b2b      	ldr	r3, [pc, #172]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a10a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a10c:	f023 0220 	bic.w	r2, r3, #32
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	699b      	ldr	r3, [r3, #24]
 800a114:	4928      	ldr	r1, [pc, #160]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a116:	4313      	orrs	r3, r2
 800a118:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a11a:	4b27      	ldr	r3, [pc, #156]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a11c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a11e:	4a26      	ldr	r2, [pc, #152]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a120:	f023 0310 	bic.w	r3, r3, #16
 800a124:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a126:	4b24      	ldr	r3, [pc, #144]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a128:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a12a:	4b24      	ldr	r3, [pc, #144]	; (800a1bc <RCCEx_PLL2_Config+0x160>)
 800a12c:	4013      	ands	r3, r2
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	69d2      	ldr	r2, [r2, #28]
 800a132:	00d2      	lsls	r2, r2, #3
 800a134:	4920      	ldr	r1, [pc, #128]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a136:	4313      	orrs	r3, r2
 800a138:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a13a:	4b1f      	ldr	r3, [pc, #124]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a13c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a13e:	4a1e      	ldr	r2, [pc, #120]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a140:	f043 0310 	orr.w	r3, r3, #16
 800a144:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d106      	bne.n	800a15a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a14c:	4b1a      	ldr	r3, [pc, #104]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a150:	4a19      	ldr	r2, [pc, #100]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a152:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a156:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a158:	e00f      	b.n	800a17a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	d106      	bne.n	800a16e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a160:	4b15      	ldr	r3, [pc, #84]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a164:	4a14      	ldr	r2, [pc, #80]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a166:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a16a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a16c:	e005      	b.n	800a17a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a16e:	4b12      	ldr	r3, [pc, #72]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a172:	4a11      	ldr	r2, [pc, #68]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a174:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a178:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a17a:	4b0f      	ldr	r3, [pc, #60]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4a0e      	ldr	r2, [pc, #56]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a180:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a184:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a186:	f7f9 fdf7 	bl	8003d78 <HAL_GetTick>
 800a18a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a18c:	e008      	b.n	800a1a0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a18e:	f7f9 fdf3 	bl	8003d78 <HAL_GetTick>
 800a192:	4602      	mov	r2, r0
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	1ad3      	subs	r3, r2, r3
 800a198:	2b02      	cmp	r3, #2
 800a19a:	d901      	bls.n	800a1a0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a19c:	2303      	movs	r3, #3
 800a19e:	e006      	b.n	800a1ae <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a1a0:	4b05      	ldr	r3, [pc, #20]	; (800a1b8 <RCCEx_PLL2_Config+0x15c>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d0f0      	beq.n	800a18e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3710      	adds	r7, #16
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	58024400 	.word	0x58024400
 800a1bc:	ffff0007 	.word	0xffff0007

0800a1c0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
 800a1c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a1ce:	4b53      	ldr	r3, [pc, #332]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a1d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1d2:	f003 0303 	and.w	r3, r3, #3
 800a1d6:	2b03      	cmp	r3, #3
 800a1d8:	d101      	bne.n	800a1de <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a1da:	2301      	movs	r3, #1
 800a1dc:	e099      	b.n	800a312 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a1de:	4b4f      	ldr	r3, [pc, #316]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	4a4e      	ldr	r2, [pc, #312]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a1e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a1e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1ea:	f7f9 fdc5 	bl	8003d78 <HAL_GetTick>
 800a1ee:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a1f0:	e008      	b.n	800a204 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a1f2:	f7f9 fdc1 	bl	8003d78 <HAL_GetTick>
 800a1f6:	4602      	mov	r2, r0
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	1ad3      	subs	r3, r2, r3
 800a1fc:	2b02      	cmp	r3, #2
 800a1fe:	d901      	bls.n	800a204 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a200:	2303      	movs	r3, #3
 800a202:	e086      	b.n	800a312 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a204:	4b45      	ldr	r3, [pc, #276]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d1f0      	bne.n	800a1f2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a210:	4b42      	ldr	r3, [pc, #264]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a214:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	051b      	lsls	r3, r3, #20
 800a21e:	493f      	ldr	r1, [pc, #252]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a220:	4313      	orrs	r3, r2
 800a222:	628b      	str	r3, [r1, #40]	; 0x28
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	3b01      	subs	r3, #1
 800a22a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	3b01      	subs	r3, #1
 800a234:	025b      	lsls	r3, r3, #9
 800a236:	b29b      	uxth	r3, r3
 800a238:	431a      	orrs	r2, r3
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	68db      	ldr	r3, [r3, #12]
 800a23e:	3b01      	subs	r3, #1
 800a240:	041b      	lsls	r3, r3, #16
 800a242:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a246:	431a      	orrs	r2, r3
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	691b      	ldr	r3, [r3, #16]
 800a24c:	3b01      	subs	r3, #1
 800a24e:	061b      	lsls	r3, r3, #24
 800a250:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a254:	4931      	ldr	r1, [pc, #196]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a256:	4313      	orrs	r3, r2
 800a258:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a25a:	4b30      	ldr	r3, [pc, #192]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a25c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a25e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	695b      	ldr	r3, [r3, #20]
 800a266:	492d      	ldr	r1, [pc, #180]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a268:	4313      	orrs	r3, r2
 800a26a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a26c:	4b2b      	ldr	r3, [pc, #172]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a270:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	699b      	ldr	r3, [r3, #24]
 800a278:	4928      	ldr	r1, [pc, #160]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a27a:	4313      	orrs	r3, r2
 800a27c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a27e:	4b27      	ldr	r3, [pc, #156]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a282:	4a26      	ldr	r2, [pc, #152]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a288:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a28a:	4b24      	ldr	r3, [pc, #144]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a28c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a28e:	4b24      	ldr	r3, [pc, #144]	; (800a320 <RCCEx_PLL3_Config+0x160>)
 800a290:	4013      	ands	r3, r2
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	69d2      	ldr	r2, [r2, #28]
 800a296:	00d2      	lsls	r2, r2, #3
 800a298:	4920      	ldr	r1, [pc, #128]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a29a:	4313      	orrs	r3, r2
 800a29c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a29e:	4b1f      	ldr	r3, [pc, #124]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2a2:	4a1e      	ldr	r2, [pc, #120]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a2a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d106      	bne.n	800a2be <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a2b0:	4b1a      	ldr	r3, [pc, #104]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2b4:	4a19      	ldr	r2, [pc, #100]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2b6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a2ba:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a2bc:	e00f      	b.n	800a2de <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d106      	bne.n	800a2d2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a2c4:	4b15      	ldr	r3, [pc, #84]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2c8:	4a14      	ldr	r2, [pc, #80]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a2ce:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a2d0:	e005      	b.n	800a2de <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a2d2:	4b12      	ldr	r3, [pc, #72]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2d6:	4a11      	ldr	r2, [pc, #68]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a2dc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a2de:	4b0f      	ldr	r3, [pc, #60]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a0e      	ldr	r2, [pc, #56]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a2e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a2e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2ea:	f7f9 fd45 	bl	8003d78 <HAL_GetTick>
 800a2ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a2f0:	e008      	b.n	800a304 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a2f2:	f7f9 fd41 	bl	8003d78 <HAL_GetTick>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	1ad3      	subs	r3, r2, r3
 800a2fc:	2b02      	cmp	r3, #2
 800a2fe:	d901      	bls.n	800a304 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a300:	2303      	movs	r3, #3
 800a302:	e006      	b.n	800a312 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a304:	4b05      	ldr	r3, [pc, #20]	; (800a31c <RCCEx_PLL3_Config+0x15c>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d0f0      	beq.n	800a2f2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a310:	7bfb      	ldrb	r3, [r7, #15]
}
 800a312:	4618      	mov	r0, r3
 800a314:	3710      	adds	r7, #16
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	bf00      	nop
 800a31c:	58024400 	.word	0x58024400
 800a320:	ffff0007 	.word	0xffff0007

0800a324 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b08a      	sub	sp, #40	; 0x28
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d101      	bne.n	800a336 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800a332:	2301      	movs	r3, #1
 800a334:	e075      	b.n	800a422 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a33c:	b2db      	uxtb	r3, r3
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d105      	bne.n	800a34e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2200      	movs	r2, #0
 800a346:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f7f8 fd0f 	bl	8002d6c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	2204      	movs	r2, #4
 800a352:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a356:	6878      	ldr	r0, [r7, #4]
 800a358:	f000 f868 	bl	800a42c <HAL_SD_InitCard>
 800a35c:	4603      	mov	r3, r0
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d001      	beq.n	800a366 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800a362:	2301      	movs	r3, #1
 800a364:	e05d      	b.n	800a422 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800a366:	f107 0308 	add.w	r3, r7, #8
 800a36a:	4619      	mov	r1, r3
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f000 fda9 	bl	800aec4 <HAL_SD_GetCardStatus>
 800a372:	4603      	mov	r3, r0
 800a374:	2b00      	cmp	r3, #0
 800a376:	d001      	beq.n	800a37c <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800a378:	2301      	movs	r3, #1
 800a37a:	e052      	b.n	800a422 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800a37c:	7e3b      	ldrb	r3, [r7, #24]
 800a37e:	b2db      	uxtb	r3, r3
 800a380:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800a382:	7e7b      	ldrb	r3, [r7, #25]
 800a384:	b2db      	uxtb	r3, r3
 800a386:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	d10a      	bne.n	800a3a6 <HAL_SD_Init+0x82>
 800a390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a392:	2b00      	cmp	r3, #0
 800a394:	d102      	bne.n	800a39c <HAL_SD_Init+0x78>
 800a396:	6a3b      	ldr	r3, [r7, #32]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d004      	beq.n	800a3a6 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a3a2:	659a      	str	r2, [r3, #88]	; 0x58
 800a3a4:	e00b      	b.n	800a3be <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d104      	bne.n	800a3b8 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a3b4:	659a      	str	r2, [r3, #88]	; 0x58
 800a3b6:	e002      	b.n	800a3be <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	68db      	ldr	r3, [r3, #12]
 800a3c2:	4619      	mov	r1, r3
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 fe67 	bl	800b098 <HAL_SD_ConfigWideBusOperation>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d001      	beq.n	800a3d4 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	e026      	b.n	800a422 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800a3d4:	f7f9 fcd0 	bl	8003d78 <HAL_GetTick>
 800a3d8:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800a3da:	e011      	b.n	800a400 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a3dc:	f7f9 fccc 	bl	8003d78 <HAL_GetTick>
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	69fb      	ldr	r3, [r7, #28]
 800a3e4:	1ad3      	subs	r3, r2, r3
 800a3e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ea:	d109      	bne.n	800a400 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a3f2:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800a3fc:	2303      	movs	r3, #3
 800a3fe:	e010      	b.n	800a422 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f000 ff5b 	bl	800b2bc <HAL_SD_GetCardState>
 800a406:	4603      	mov	r3, r0
 800a408:	2b04      	cmp	r3, #4
 800a40a:	d1e7      	bne.n	800a3dc <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2200      	movs	r2, #0
 800a410:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2201      	movs	r2, #1
 800a41c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800a420:	2300      	movs	r3, #0
}
 800a422:	4618      	mov	r0, r3
 800a424:	3728      	adds	r7, #40	; 0x28
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
	...

0800a42c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a42c:	b590      	push	{r4, r7, lr}
 800a42e:	b08d      	sub	sp, #52	; 0x34
 800a430:	af02      	add	r7, sp, #8
 800a432:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk = 0U;
 800a434:	2300      	movs	r3, #0
 800a436:	627b      	str	r3, [r7, #36]	; 0x24

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a438:	2300      	movs	r3, #0
 800a43a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800a43c:	2300      	movs	r3, #0
 800a43e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800a440:	2300      	movs	r3, #0
 800a442:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800a444:	2300      	movs	r3, #0
 800a446:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a448:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800a44c:	f7fe fdc8 	bl	8008fe0 <HAL_RCCEx_GetPeriphCLKFreq>
 800a450:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800a452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a454:	2b00      	cmp	r3, #0
 800a456:	d109      	bne.n	800a46c <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2201      	movs	r2, #1
 800a45c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a466:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a468:	2301      	movs	r3, #1
 800a46a:	e06a      	b.n	800a542 <HAL_SD_InitCard+0x116>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800a46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a46e:	0a1b      	lsrs	r3, r3, #8
 800a470:	4a36      	ldr	r2, [pc, #216]	; (800a54c <HAL_SD_InitCard+0x120>)
 800a472:	fba2 2303 	umull	r2, r3, r2, r3
 800a476:	091b      	lsrs	r3, r3, #4
 800a478:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681c      	ldr	r4, [r3, #0]
 800a47e:	466a      	mov	r2, sp
 800a480:	f107 0318 	add.w	r3, r7, #24
 800a484:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a488:	e882 0003 	stmia.w	r2, {r0, r1}
 800a48c:	f107 030c 	add.w	r3, r7, #12
 800a490:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a492:	4620      	mov	r0, r4
 800a494:	f006 ff32 	bl	80112fc <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4618      	mov	r0, r3
 800a49e:	f006 ff75 	bl	801138c <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800a4a2:	69fb      	ldr	r3, [r7, #28]
 800a4a4:	005b      	lsls	r3, r3, #1
 800a4a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a4a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800a4ae:	4a28      	ldr	r2, [pc, #160]	; (800a550 <HAL_SD_InitCard+0x124>)
 800a4b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f7f9 fc69 	bl	8003d90 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 ffea 	bl	800b498 <SD_PowerON>
 800a4c4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a4c6:	6a3b      	ldr	r3, [r7, #32]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d00b      	beq.n	800a4e4 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4d8:	6a3b      	ldr	r3, [r7, #32]
 800a4da:	431a      	orrs	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e02e      	b.n	800a542 <HAL_SD_InitCard+0x116>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f000 ff09 	bl	800b2fc <SD_InitCard>
 800a4ea:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a4ec:	6a3b      	ldr	r3, [r7, #32]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d00b      	beq.n	800a50a <HAL_SD_InitCard+0xde>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4fe:	6a3b      	ldr	r3, [r7, #32]
 800a500:	431a      	orrs	r2, r3
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	e01b      	b.n	800a542 <HAL_SD_InitCard+0x116>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a512:	4618      	mov	r0, r3
 800a514:	f006 ffd0 	bl	80114b8 <SDMMC_CmdBlockLength>
 800a518:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a51a:	6a3b      	ldr	r3, [r7, #32]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d00f      	beq.n	800a540 <HAL_SD_InitCard+0x114>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a0b      	ldr	r2, [pc, #44]	; (800a554 <HAL_SD_InitCard+0x128>)
 800a526:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a52c:	6a3b      	ldr	r3, [r7, #32]
 800a52e:	431a      	orrs	r2, r3
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2201      	movs	r2, #1
 800a538:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800a53c:	2301      	movs	r3, #1
 800a53e:	e000      	b.n	800a542 <HAL_SD_InitCard+0x116>
  }

  return HAL_OK;
 800a540:	2300      	movs	r3, #0
}
 800a542:	4618      	mov	r0, r3
 800a544:	372c      	adds	r7, #44	; 0x2c
 800a546:	46bd      	mov	sp, r7
 800a548:	bd90      	pop	{r4, r7, pc}
 800a54a:	bf00      	nop
 800a54c:	014f8b59 	.word	0x014f8b59
 800a550:	00012110 	.word	0x00012110
 800a554:	1fe00fff 	.word	0x1fe00fff

0800a558 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b08c      	sub	sp, #48	; 0x30
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
 800a564:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d107      	bne.n	800a580 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a574:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a57c:	2301      	movs	r3, #1
 800a57e:	e08d      	b.n	800a69c <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a586:	b2db      	uxtb	r3, r3
 800a588:	2b01      	cmp	r3, #1
 800a58a:	f040 8086 	bne.w	800a69a <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	2200      	movs	r2, #0
 800a592:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a594:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	441a      	add	r2, r3
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a59e:	429a      	cmp	r2, r3
 800a5a0:	d907      	bls.n	800a5b2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5a6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	e074      	b.n	800a69c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2203      	movs	r2, #3
 800a5b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	68ba      	ldr	r2, [r7, #8]
 800a5c6:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	025a      	lsls	r2, r3, #9
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5d4:	2b01      	cmp	r3, #1
 800a5d6:	d002      	beq.n	800a5de <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800a5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5da:	025b      	lsls	r3, r3, #9
 800a5dc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a5de:	f04f 33ff 	mov.w	r3, #4294967295
 800a5e2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	025b      	lsls	r3, r3, #9
 800a5e8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a5ea:	2390      	movs	r3, #144	; 0x90
 800a5ec:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a5ee:	2302      	movs	r3, #2
 800a5f0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f107 0210 	add.w	r2, r7, #16
 800a602:	4611      	mov	r1, r2
 800a604:	4618      	mov	r0, r3
 800a606:	f006 ff2b 	bl	8011460 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	68da      	ldr	r2, [r3, #12]
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a618:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	68ba      	ldr	r2, [r7, #8]
 800a620:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2201      	movs	r2, #1
 800a628:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d90a      	bls.n	800a646 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	2282      	movs	r2, #130	; 0x82
 800a634:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a63c:	4618      	mov	r0, r3
 800a63e:	f006 ff81 	bl	8011544 <SDMMC_CmdReadMultiBlock>
 800a642:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a644:	e009      	b.n	800a65a <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2281      	movs	r2, #129	; 0x81
 800a64a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a652:	4618      	mov	r0, r3
 800a654:	f006 ff53 	bl	80114fe <SDMMC_CmdReadSingleBlock>
 800a658:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800a65a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d012      	beq.n	800a686 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4a0f      	ldr	r2, [pc, #60]	; (800a6a4 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800a666:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a66c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a66e:	431a      	orrs	r2, r3
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2201      	movs	r2, #1
 800a678:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	2200      	movs	r2, #0
 800a680:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800a682:	2301      	movs	r3, #1
 800a684:	e00a      	b.n	800a69c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800a694:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800a696:	2300      	movs	r3, #0
 800a698:	e000      	b.n	800a69c <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800a69a:	2302      	movs	r3, #2
  }
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3730      	adds	r7, #48	; 0x30
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}
 800a6a4:	1fe00fff 	.word	0x1fe00fff

0800a6a8 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b08c      	sub	sp, #48	; 0x30
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	60f8      	str	r0, [r7, #12]
 800a6b0:	60b9      	str	r1, [r7, #8]
 800a6b2:	607a      	str	r2, [r7, #4]
 800a6b4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d107      	bne.n	800a6d0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6c4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	e08d      	b.n	800a7ec <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a6d6:	b2db      	uxtb	r3, r3
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	f040 8086 	bne.w	800a7ea <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a6e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	441a      	add	r2, r3
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d907      	bls.n	800a702 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6f6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a6fe:	2301      	movs	r3, #1
 800a700:	e074      	b.n	800a7ec <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	2203      	movs	r2, #3
 800a706:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	2200      	movs	r2, #0
 800a710:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	68ba      	ldr	r2, [r7, #8]
 800a716:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	025a      	lsls	r2, r3, #9
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a724:	2b01      	cmp	r3, #1
 800a726:	d002      	beq.n	800a72e <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800a728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a72a:	025b      	lsls	r3, r3, #9
 800a72c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a72e:	f04f 33ff 	mov.w	r3, #4294967295
 800a732:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	025b      	lsls	r3, r3, #9
 800a738:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a73a:	2390      	movs	r3, #144	; 0x90
 800a73c:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800a73e:	2300      	movs	r3, #0
 800a740:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a742:	2300      	movs	r3, #0
 800a744:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800a746:	2300      	movs	r3, #0
 800a748:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f107 0210 	add.w	r2, r7, #16
 800a752:	4611      	mov	r1, r2
 800a754:	4618      	mov	r0, r3
 800a756:	f006 fe83 	bl	8011460 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	68da      	ldr	r2, [r3, #12]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a768:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	68ba      	ldr	r2, [r7, #8]
 800a770:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	2201      	movs	r2, #1
 800a778:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	2b01      	cmp	r3, #1
 800a77e:	d90a      	bls.n	800a796 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	22a0      	movs	r2, #160	; 0xa0
 800a784:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a78c:	4618      	mov	r0, r3
 800a78e:	f006 ff1f 	bl	80115d0 <SDMMC_CmdWriteMultiBlock>
 800a792:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a794:	e009      	b.n	800a7aa <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2290      	movs	r2, #144	; 0x90
 800a79a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f006 fef1 	bl	801158a <SDMMC_CmdWriteSingleBlock>
 800a7a8:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800a7aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d012      	beq.n	800a7d6 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4a0f      	ldr	r2, [pc, #60]	; (800a7f4 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800a7b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a7bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7be:	431a      	orrs	r2, r3
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	2201      	movs	r2, #1
 800a7c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	e00a      	b.n	800a7ec <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800a7e4:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	e000      	b.n	800a7ec <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800a7ea:	2302      	movs	r3, #2
  }
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3730      	adds	r7, #48	; 0x30
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}
 800a7f4:	1fe00fff 	.word	0x1fe00fff

0800a7f8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b084      	sub	sp, #16
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a804:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a80c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a810:	2b00      	cmp	r3, #0
 800a812:	d008      	beq.n	800a826 <HAL_SD_IRQHandler+0x2e>
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f003 0308 	and.w	r3, r3, #8
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d003      	beq.n	800a826 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f001 f926 	bl	800ba70 <SD_Read_IT>
 800a824:	e19a      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a82c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a830:	2b00      	cmp	r3, #0
 800a832:	f000 80ac 	beq.w	800a98e <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a83e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681a      	ldr	r2, [r3, #0]
 800a84a:	4b59      	ldr	r3, [pc, #356]	; (800a9b0 <HAL_SD_IRQHandler+0x1b8>)
 800a84c:	400b      	ands	r3, r1
 800a84e:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a85e:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	68da      	ldr	r2, [r3, #12]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a86e:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f003 0308 	and.w	r3, r3, #8
 800a876:	2b00      	cmp	r3, #0
 800a878:	d038      	beq.n	800a8ec <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	f003 0302 	and.w	r3, r3, #2
 800a880:	2b00      	cmp	r3, #0
 800a882:	d104      	bne.n	800a88e <HAL_SD_IRQHandler+0x96>
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f003 0320 	and.w	r3, r3, #32
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d011      	beq.n	800a8b2 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	4618      	mov	r0, r3
 800a894:	f006 fec0 	bl	8011618 <SDMMC_CmdStopTransfer>
 800a898:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d008      	beq.n	800a8b2 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	431a      	orrs	r2, r3
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	f000 f95b 	bl	800ab68 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	4a3f      	ldr	r2, [pc, #252]	; (800a9b4 <HAL_SD_IRQHandler+0x1bc>)
 800a8b8:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f003 0301 	and.w	r3, r3, #1
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d104      	bne.n	800a8dc <HAL_SD_IRQHandler+0xe4>
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	f003 0302 	and.w	r3, r3, #2
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d003      	beq.n	800a8e4 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f007 fb73 	bl	8011fc8 <HAL_SD_RxCpltCallback>
 800a8e2:	e13b      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f007 fb65 	bl	8011fb4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a8ea:	e137      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	f000 8132 	beq.w	800ab5c <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	2200      	movs	r2, #0
 800a906:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	2200      	movs	r2, #0
 800a90e:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	f003 0302 	and.w	r3, r3, #2
 800a916:	2b00      	cmp	r3, #0
 800a918:	d104      	bne.n	800a924 <HAL_SD_IRQHandler+0x12c>
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	f003 0320 	and.w	r3, r3, #32
 800a920:	2b00      	cmp	r3, #0
 800a922:	d011      	beq.n	800a948 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4618      	mov	r0, r3
 800a92a:	f006 fe75 	bl	8011618 <SDMMC_CmdStopTransfer>
 800a92e:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d008      	beq.n	800a948 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	431a      	orrs	r2, r3
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 f910 	bl	800ab68 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2201      	movs	r2, #1
 800a94c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2200      	movs	r2, #0
 800a954:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	f003 0310 	and.w	r3, r3, #16
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d104      	bne.n	800a96a <HAL_SD_IRQHandler+0x172>
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f003 0320 	and.w	r3, r3, #32
 800a966:	2b00      	cmp	r3, #0
 800a968:	d002      	beq.n	800a970 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f007 fb22 	bl	8011fb4 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	f003 0301 	and.w	r3, r3, #1
 800a976:	2b00      	cmp	r3, #0
 800a978:	d105      	bne.n	800a986 <HAL_SD_IRQHandler+0x18e>
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	f003 0302 	and.w	r3, r3, #2
 800a980:	2b00      	cmp	r3, #0
 800a982:	f000 80eb 	beq.w	800ab5c <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f007 fb1e 	bl	8011fc8 <HAL_SD_RxCpltCallback>
}
 800a98c:	e0e6      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a994:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d00d      	beq.n	800a9b8 <HAL_SD_IRQHandler+0x1c0>
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f003 0308 	and.w	r3, r3, #8
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d008      	beq.n	800a9b8 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f001 f8a8 	bl	800bafc <SD_Write_IT>
 800a9ac:	e0d6      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
 800a9ae:	bf00      	nop
 800a9b0:	ffff3ec5 	.word	0xffff3ec5
 800a9b4:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9be:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	f000 809d 	beq.w	800ab02 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9ce:	f003 0302 	and.w	r3, r3, #2
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d005      	beq.n	800a9e2 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9da:	f043 0202 	orr.w	r2, r3, #2
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9e8:	f003 0308 	and.w	r3, r3, #8
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d005      	beq.n	800a9fc <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9f4:	f043 0208 	orr.w	r2, r3, #8
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa02:	f003 0320 	and.w	r3, r3, #32
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d005      	beq.n	800aa16 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa0e:	f043 0220 	orr.w	r2, r3, #32
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa1c:	f003 0310 	and.w	r3, r3, #16
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d005      	beq.n	800aa30 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa28:	f043 0210 	orr.w	r2, r3, #16
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	4a4b      	ldr	r2, [pc, #300]	; (800ab64 <HAL_SD_IRQHandler+0x36c>)
 800aa36:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800aa46:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	68da      	ldr	r2, [r3, #12]
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa56:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aa66:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	68da      	ldr	r2, [r3, #12]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aa76:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f006 fdcb 	bl	8011618 <SDMMC_CmdStopTransfer>
 800aa82:	4602      	mov	r2, r0
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa88:	431a      	orrs	r2, r3
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	68da      	ldr	r2, [r3, #12]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aa9c:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aaa6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	f003 0308 	and.w	r3, r3, #8
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d00a      	beq.n	800aac8 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2201      	movs	r2, #1
 800aab6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2200      	movs	r2, #0
 800aabe:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f000 f851 	bl	800ab68 <HAL_SD_ErrorCallback>
}
 800aac6:	e049      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d044      	beq.n	800ab5c <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d040      	beq.n	800ab5c <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800aae8:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 f834 	bl	800ab68 <HAL_SD_ErrorCallback>
}
 800ab00:	e02c      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d025      	beq.n	800ab5c <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab18:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab20:	f003 0304 	and.w	r3, r3, #4
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d10c      	bne.n	800ab42 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	f003 0320 	and.w	r3, r3, #32
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d003      	beq.n	800ab3a <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f001 f84a 	bl	800bbcc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800ab38:	e010      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f001 f832 	bl	800bba4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800ab40:	e00c      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	f003 0320 	and.w	r3, r3, #32
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d003      	beq.n	800ab54 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800ab4c:	6878      	ldr	r0, [r7, #4]
 800ab4e:	f001 f833 	bl	800bbb8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800ab52:	e003      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f001 f81b 	bl	800bb90 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800ab5a:	e7ff      	b.n	800ab5c <HAL_SD_IRQHandler+0x364>
 800ab5c:	bf00      	nop
 800ab5e:	3710      	adds	r7, #16
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	18000f3a 	.word	0x18000f3a

0800ab68 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b083      	sub	sp, #12
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800ab70:	bf00      	nop
 800ab72:	370c      	adds	r7, #12
 800ab74:	46bd      	mov	sp, r7
 800ab76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7a:	4770      	bx	lr

0800ab7c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b083      	sub	sp, #12
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab8a:	0f9b      	lsrs	r3, r3, #30
 800ab8c:	b2da      	uxtb	r2, r3
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab96:	0e9b      	lsrs	r3, r3, #26
 800ab98:	b2db      	uxtb	r3, r3
 800ab9a:	f003 030f 	and.w	r3, r3, #15
 800ab9e:	b2da      	uxtb	r2, r3
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aba8:	0e1b      	lsrs	r3, r3, #24
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	f003 0303 	and.w	r3, r3, #3
 800abb0:	b2da      	uxtb	r2, r3
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abba:	0c1b      	lsrs	r3, r3, #16
 800abbc:	b2da      	uxtb	r2, r3
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abc6:	0a1b      	lsrs	r3, r3, #8
 800abc8:	b2da      	uxtb	r2, r3
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abd2:	b2da      	uxtb	r2, r3
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abdc:	0d1b      	lsrs	r3, r3, #20
 800abde:	b29a      	uxth	r2, r3
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abe8:	0c1b      	lsrs	r3, r3, #16
 800abea:	b2db      	uxtb	r3, r3
 800abec:	f003 030f 	and.w	r3, r3, #15
 800abf0:	b2da      	uxtb	r2, r3
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abfa:	0bdb      	lsrs	r3, r3, #15
 800abfc:	b2db      	uxtb	r3, r3
 800abfe:	f003 0301 	and.w	r3, r3, #1
 800ac02:	b2da      	uxtb	r2, r3
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac0c:	0b9b      	lsrs	r3, r3, #14
 800ac0e:	b2db      	uxtb	r3, r3
 800ac10:	f003 0301 	and.w	r3, r3, #1
 800ac14:	b2da      	uxtb	r2, r3
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac1e:	0b5b      	lsrs	r3, r3, #13
 800ac20:	b2db      	uxtb	r3, r3
 800ac22:	f003 0301 	and.w	r3, r3, #1
 800ac26:	b2da      	uxtb	r2, r3
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac30:	0b1b      	lsrs	r3, r3, #12
 800ac32:	b2db      	uxtb	r3, r3
 800ac34:	f003 0301 	and.w	r3, r3, #1
 800ac38:	b2da      	uxtb	r2, r3
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	2200      	movs	r2, #0
 800ac42:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d163      	bne.n	800ad14 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac50:	009a      	lsls	r2, r3, #2
 800ac52:	f640 73fc 	movw	r3, #4092	; 0xffc
 800ac56:	4013      	ands	r3, r2
 800ac58:	687a      	ldr	r2, [r7, #4]
 800ac5a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800ac5c:	0f92      	lsrs	r2, r2, #30
 800ac5e:	431a      	orrs	r2, r3
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ac68:	0edb      	lsrs	r3, r3, #27
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	f003 0307 	and.w	r3, r3, #7
 800ac70:	b2da      	uxtb	r2, r3
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ac7a:	0e1b      	lsrs	r3, r3, #24
 800ac7c:	b2db      	uxtb	r3, r3
 800ac7e:	f003 0307 	and.w	r3, r3, #7
 800ac82:	b2da      	uxtb	r2, r3
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ac8c:	0d5b      	lsrs	r3, r3, #21
 800ac8e:	b2db      	uxtb	r3, r3
 800ac90:	f003 0307 	and.w	r3, r3, #7
 800ac94:	b2da      	uxtb	r2, r3
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ac9e:	0c9b      	lsrs	r3, r3, #18
 800aca0:	b2db      	uxtb	r3, r3
 800aca2:	f003 0307 	and.w	r3, r3, #7
 800aca6:	b2da      	uxtb	r2, r3
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800acb0:	0bdb      	lsrs	r3, r3, #15
 800acb2:	b2db      	uxtb	r3, r3
 800acb4:	f003 0307 	and.w	r3, r3, #7
 800acb8:	b2da      	uxtb	r2, r3
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	691b      	ldr	r3, [r3, #16]
 800acc2:	1c5a      	adds	r2, r3, #1
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	7e1b      	ldrb	r3, [r3, #24]
 800accc:	b2db      	uxtb	r3, r3
 800acce:	f003 0307 	and.w	r3, r3, #7
 800acd2:	3302      	adds	r3, #2
 800acd4:	2201      	movs	r2, #1
 800acd6:	fa02 f303 	lsl.w	r3, r2, r3
 800acda:	687a      	ldr	r2, [r7, #4]
 800acdc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800acde:	fb03 f202 	mul.w	r2, r3, r2
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	7a1b      	ldrb	r3, [r3, #8]
 800acea:	b2db      	uxtb	r3, r3
 800acec:	f003 030f 	and.w	r3, r3, #15
 800acf0:	2201      	movs	r2, #1
 800acf2:	409a      	lsls	r2, r3
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800acfc:	687a      	ldr	r2, [r7, #4]
 800acfe:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800ad00:	0a52      	lsrs	r2, r2, #9
 800ad02:	fb03 f202 	mul.w	r2, r3, r2
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ad10:	655a      	str	r2, [r3, #84]	; 0x54
 800ad12:	e031      	b.n	800ad78 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad18:	2b01      	cmp	r3, #1
 800ad1a:	d11d      	bne.n	800ad58 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad20:	041b      	lsls	r3, r3, #16
 800ad22:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad2a:	0c1b      	lsrs	r3, r3, #16
 800ad2c:	431a      	orrs	r2, r3
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	691b      	ldr	r3, [r3, #16]
 800ad36:	3301      	adds	r3, #1
 800ad38:	029a      	lsls	r2, r3, #10
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ad4c:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	655a      	str	r2, [r3, #84]	; 0x54
 800ad56:	e00f      	b.n	800ad78 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	4a58      	ldr	r2, [pc, #352]	; (800aec0 <HAL_SD_GetCardCSD+0x344>)
 800ad5e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad64:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2201      	movs	r2, #1
 800ad70:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800ad74:	2301      	movs	r3, #1
 800ad76:	e09d      	b.n	800aeb4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad7c:	0b9b      	lsrs	r3, r3, #14
 800ad7e:	b2db      	uxtb	r3, r3
 800ad80:	f003 0301 	and.w	r3, r3, #1
 800ad84:	b2da      	uxtb	r2, r3
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad8e:	09db      	lsrs	r3, r3, #7
 800ad90:	b2db      	uxtb	r3, r3
 800ad92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad96:	b2da      	uxtb	r2, r3
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ada0:	b2db      	uxtb	r3, r3
 800ada2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ada6:	b2da      	uxtb	r2, r3
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800adb0:	0fdb      	lsrs	r3, r3, #31
 800adb2:	b2da      	uxtb	r2, r3
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800adbc:	0f5b      	lsrs	r3, r3, #29
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	f003 0303 	and.w	r3, r3, #3
 800adc4:	b2da      	uxtb	r2, r3
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800adce:	0e9b      	lsrs	r3, r3, #26
 800add0:	b2db      	uxtb	r3, r3
 800add2:	f003 0307 	and.w	r3, r3, #7
 800add6:	b2da      	uxtb	r2, r3
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ade0:	0d9b      	lsrs	r3, r3, #22
 800ade2:	b2db      	uxtb	r3, r3
 800ade4:	f003 030f 	and.w	r3, r3, #15
 800ade8:	b2da      	uxtb	r2, r3
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800adf2:	0d5b      	lsrs	r3, r3, #21
 800adf4:	b2db      	uxtb	r3, r3
 800adf6:	f003 0301 	and.w	r3, r3, #1
 800adfa:	b2da      	uxtb	r2, r3
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	2200      	movs	r2, #0
 800ae06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae0e:	0c1b      	lsrs	r3, r3, #16
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	f003 0301 	and.w	r3, r3, #1
 800ae16:	b2da      	uxtb	r2, r3
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae22:	0bdb      	lsrs	r3, r3, #15
 800ae24:	b2db      	uxtb	r3, r3
 800ae26:	f003 0301 	and.w	r3, r3, #1
 800ae2a:	b2da      	uxtb	r2, r3
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae36:	0b9b      	lsrs	r3, r3, #14
 800ae38:	b2db      	uxtb	r3, r3
 800ae3a:	f003 0301 	and.w	r3, r3, #1
 800ae3e:	b2da      	uxtb	r2, r3
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae4a:	0b5b      	lsrs	r3, r3, #13
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	f003 0301 	and.w	r3, r3, #1
 800ae52:	b2da      	uxtb	r2, r3
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae5e:	0b1b      	lsrs	r3, r3, #12
 800ae60:	b2db      	uxtb	r3, r3
 800ae62:	f003 0301 	and.w	r3, r3, #1
 800ae66:	b2da      	uxtb	r2, r3
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae72:	0a9b      	lsrs	r3, r3, #10
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	f003 0303 	and.w	r3, r3, #3
 800ae7a:	b2da      	uxtb	r2, r3
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae86:	0a1b      	lsrs	r3, r3, #8
 800ae88:	b2db      	uxtb	r3, r3
 800ae8a:	f003 0303 	and.w	r3, r3, #3
 800ae8e:	b2da      	uxtb	r2, r3
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ae9a:	085b      	lsrs	r3, r3, #1
 800ae9c:	b2db      	uxtb	r3, r3
 800ae9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aea2:	b2da      	uxtb	r2, r3
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	2201      	movs	r2, #1
 800aeae:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800aeb2:	2300      	movs	r3, #0
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	370c      	adds	r7, #12
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebe:	4770      	bx	lr
 800aec0:	1fe00fff 	.word	0x1fe00fff

0800aec4 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b094      	sub	sp, #80	; 0x50
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800aece:	2300      	movs	r3, #0
 800aed0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800aeda:	b2db      	uxtb	r3, r3
 800aedc:	2b03      	cmp	r3, #3
 800aede:	d101      	bne.n	800aee4 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800aee0:	2301      	movs	r3, #1
 800aee2:	e0a7      	b.n	800b034 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800aee4:	f107 0308 	add.w	r3, r7, #8
 800aee8:	4619      	mov	r1, r3
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 fb62 	bl	800b5b4 <SD_SendSDStatus>
 800aef0:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800aef2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d011      	beq.n	800af1c <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	4a4f      	ldr	r2, [pc, #316]	; (800b03c <HAL_SD_GetCardStatus+0x178>)
 800aefe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800af04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af06:	431a      	orrs	r2, r3
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2201      	movs	r2, #1
 800af10:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800af14:	2301      	movs	r3, #1
 800af16:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800af1a:	e070      	b.n	800affe <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	099b      	lsrs	r3, r3, #6
 800af20:	b2db      	uxtb	r3, r3
 800af22:	f003 0303 	and.w	r3, r3, #3
 800af26:	b2da      	uxtb	r2, r3
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	095b      	lsrs	r3, r3, #5
 800af30:	b2db      	uxtb	r3, r3
 800af32:	f003 0301 	and.w	r3, r3, #1
 800af36:	b2da      	uxtb	r2, r3
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	0a1b      	lsrs	r3, r3, #8
 800af40:	b29b      	uxth	r3, r3
 800af42:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800af46:	b29a      	uxth	r2, r3
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	0e1b      	lsrs	r3, r3, #24
 800af4c:	b29b      	uxth	r3, r3
 800af4e:	4313      	orrs	r3, r2
 800af50:	b29a      	uxth	r2, r3
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	061a      	lsls	r2, r3, #24
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	021b      	lsls	r3, r3, #8
 800af5e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800af62:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	0a1b      	lsrs	r3, r3, #8
 800af68:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800af6c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	0e1b      	lsrs	r3, r3, #24
 800af72:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800af78:	693b      	ldr	r3, [r7, #16]
 800af7a:	b2da      	uxtb	r2, r3
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800af80:	693b      	ldr	r3, [r7, #16]
 800af82:	0a1b      	lsrs	r3, r3, #8
 800af84:	b2da      	uxtb	r2, r3
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	0d1b      	lsrs	r3, r3, #20
 800af8e:	b2db      	uxtb	r3, r3
 800af90:	f003 030f 	and.w	r3, r3, #15
 800af94:	b2da      	uxtb	r2, r3
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800af9a:	693b      	ldr	r3, [r7, #16]
 800af9c:	0c1b      	lsrs	r3, r3, #16
 800af9e:	b29b      	uxth	r3, r3
 800afa0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800afa4:	b29a      	uxth	r2, r3
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	b29b      	uxth	r3, r3
 800afaa:	b2db      	uxtb	r3, r3
 800afac:	b29b      	uxth	r3, r3
 800afae:	4313      	orrs	r3, r2
 800afb0:	b29a      	uxth	r2, r3
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	0a9b      	lsrs	r3, r3, #10
 800afba:	b2db      	uxtb	r3, r3
 800afbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800afc0:	b2da      	uxtb	r2, r3
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800afc6:	697b      	ldr	r3, [r7, #20]
 800afc8:	0a1b      	lsrs	r3, r3, #8
 800afca:	b2db      	uxtb	r3, r3
 800afcc:	f003 0303 	and.w	r3, r3, #3
 800afd0:	b2da      	uxtb	r2, r3
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	091b      	lsrs	r3, r3, #4
 800afda:	b2db      	uxtb	r3, r3
 800afdc:	f003 030f 	and.w	r3, r3, #15
 800afe0:	b2da      	uxtb	r2, r3
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	b2db      	uxtb	r3, r3
 800afea:	f003 030f 	and.w	r3, r3, #15
 800afee:	b2da      	uxtb	r2, r3
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800aff4:	69bb      	ldr	r3, [r7, #24]
 800aff6:	0e1b      	lsrs	r3, r3, #24
 800aff8:	b2da      	uxtb	r2, r3
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b006:	4618      	mov	r0, r3
 800b008:	f006 fa56 	bl	80114b8 <SDMMC_CmdBlockLength>
 800b00c:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800b00e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b010:	2b00      	cmp	r3, #0
 800b012:	d00d      	beq.n	800b030 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	4a08      	ldr	r2, [pc, #32]	; (800b03c <HAL_SD_GetCardStatus+0x178>)
 800b01a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b020:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2201      	movs	r2, #1
 800b026:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800b02a:	2301      	movs	r3, #1
 800b02c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800b030:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800b034:	4618      	mov	r0, r3
 800b036:	3750      	adds	r7, #80	; 0x50
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}
 800b03c:	1fe00fff 	.word	0x1fe00fff

0800b040 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800b040:	b480      	push	{r7}
 800b042:	b083      	sub	sp, #12
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800b08a:	2300      	movs	r3, #0
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	370c      	adds	r7, #12
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr

0800b098 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800b098:	b590      	push	{r4, r7, lr}
 800b09a:	b08d      	sub	sp, #52	; 0x34
 800b09c:	af02      	add	r7, sp, #8
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk = 0U;
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	623b      	str	r3, [r7, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2203      	movs	r2, #3
 800b0b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0b8:	2b03      	cmp	r3, #3
 800b0ba:	d02e      	beq.n	800b11a <HAL_SD_ConfigWideBusOperation+0x82>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b0c2:	d106      	bne.n	800b0d2 <HAL_SD_ConfigWideBusOperation+0x3a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0c8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	635a      	str	r2, [r3, #52]	; 0x34
 800b0d0:	e029      	b.n	800b126 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0d8:	d10a      	bne.n	800b0f0 <HAL_SD_ConfigWideBusOperation+0x58>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f000 fb62 	bl	800b7a4 <SD_WideBus_Enable>
 800b0e0:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b0e6:	69fb      	ldr	r3, [r7, #28]
 800b0e8:	431a      	orrs	r2, r3
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	635a      	str	r2, [r3, #52]	; 0x34
 800b0ee:	e01a      	b.n	800b126 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d10a      	bne.n	800b10c <HAL_SD_ConfigWideBusOperation+0x74>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f000 fb9f 	bl	800b83a <SD_WideBus_Disable>
 800b0fc:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b102:	69fb      	ldr	r3, [r7, #28]
 800b104:	431a      	orrs	r2, r3
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	635a      	str	r2, [r3, #52]	; 0x34
 800b10a:	e00c      	b.n	800b126 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b110:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	635a      	str	r2, [r3, #52]	; 0x34
 800b118:	e005      	b.n	800b126 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b11e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d007      	beq.n	800b13e <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	4a5e      	ldr	r2, [pc, #376]	; (800b2ac <HAL_SD_ConfigWideBusOperation+0x214>)
 800b134:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800b136:	2301      	movs	r3, #1
 800b138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b13c:	e094      	b.n	800b268 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800b13e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800b142:	f7fd ff4d 	bl	8008fe0 <HAL_RCCEx_GetPeriphCLKFreq>
 800b146:	6238      	str	r0, [r7, #32]
    if (sdmmc_clk != 0U)
 800b148:	6a3b      	ldr	r3, [r7, #32]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	f000 8083 	beq.w	800b256 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	685b      	ldr	r3, [r3, #4]
 800b154:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	689b      	ldr	r3, [r3, #8]
 800b15a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	691b      	ldr	r3, [r3, #16]
 800b164:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	695a      	ldr	r2, [r3, #20]
 800b16a:	6a3b      	ldr	r3, [r7, #32]
 800b16c:	4950      	ldr	r1, [pc, #320]	; (800b2b0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b16e:	fba1 1303 	umull	r1, r3, r1, r3
 800b172:	0e1b      	lsrs	r3, r3, #24
 800b174:	429a      	cmp	r2, r3
 800b176:	d303      	bcc.n	800b180 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	695b      	ldr	r3, [r3, #20]
 800b17c:	61bb      	str	r3, [r7, #24]
 800b17e:	e05a      	b.n	800b236 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b188:	d103      	bne.n	800b192 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	695b      	ldr	r3, [r3, #20]
 800b18e:	61bb      	str	r3, [r7, #24]
 800b190:	e051      	b.n	800b236 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b19a:	d126      	bne.n	800b1ea <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	695b      	ldr	r3, [r3, #20]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d10e      	bne.n	800b1c2 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800b1a4:	6a3b      	ldr	r3, [r7, #32]
 800b1a6:	4a43      	ldr	r2, [pc, #268]	; (800b2b4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d906      	bls.n	800b1ba <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800b1ac:	6a3b      	ldr	r3, [r7, #32]
 800b1ae:	4a40      	ldr	r2, [pc, #256]	; (800b2b0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b1b0:	fba2 2303 	umull	r2, r3, r2, r3
 800b1b4:	0e5b      	lsrs	r3, r3, #25
 800b1b6:	61bb      	str	r3, [r7, #24]
 800b1b8:	e03d      	b.n	800b236 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	695b      	ldr	r3, [r3, #20]
 800b1be:	61bb      	str	r3, [r7, #24]
 800b1c0:	e039      	b.n	800b236 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	695b      	ldr	r3, [r3, #20]
 800b1c6:	005b      	lsls	r3, r3, #1
 800b1c8:	6a3a      	ldr	r2, [r7, #32]
 800b1ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1ce:	4a39      	ldr	r2, [pc, #228]	; (800b2b4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d906      	bls.n	800b1e2 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800b1d4:	6a3b      	ldr	r3, [r7, #32]
 800b1d6:	4a36      	ldr	r2, [pc, #216]	; (800b2b0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b1d8:	fba2 2303 	umull	r2, r3, r2, r3
 800b1dc:	0e5b      	lsrs	r3, r3, #25
 800b1de:	61bb      	str	r3, [r7, #24]
 800b1e0:	e029      	b.n	800b236 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	695b      	ldr	r3, [r3, #20]
 800b1e6:	61bb      	str	r3, [r7, #24]
 800b1e8:	e025      	b.n	800b236 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	695b      	ldr	r3, [r3, #20]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d10e      	bne.n	800b210 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800b1f2:	6a3b      	ldr	r3, [r7, #32]
 800b1f4:	4a30      	ldr	r2, [pc, #192]	; (800b2b8 <HAL_SD_ConfigWideBusOperation+0x220>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d906      	bls.n	800b208 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800b1fa:	6a3b      	ldr	r3, [r7, #32]
 800b1fc:	4a2c      	ldr	r2, [pc, #176]	; (800b2b0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b1fe:	fba2 2303 	umull	r2, r3, r2, r3
 800b202:	0e1b      	lsrs	r3, r3, #24
 800b204:	61bb      	str	r3, [r7, #24]
 800b206:	e016      	b.n	800b236 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	695b      	ldr	r3, [r3, #20]
 800b20c:	61bb      	str	r3, [r7, #24]
 800b20e:	e012      	b.n	800b236 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	695b      	ldr	r3, [r3, #20]
 800b214:	005b      	lsls	r3, r3, #1
 800b216:	6a3a      	ldr	r2, [r7, #32]
 800b218:	fbb2 f3f3 	udiv	r3, r2, r3
 800b21c:	4a26      	ldr	r2, [pc, #152]	; (800b2b8 <HAL_SD_ConfigWideBusOperation+0x220>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d906      	bls.n	800b230 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800b222:	6a3b      	ldr	r3, [r7, #32]
 800b224:	4a22      	ldr	r2, [pc, #136]	; (800b2b0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800b226:	fba2 2303 	umull	r2, r3, r2, r3
 800b22a:	0e1b      	lsrs	r3, r3, #24
 800b22c:	61bb      	str	r3, [r7, #24]
 800b22e:	e002      	b.n	800b236 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	695b      	ldr	r3, [r3, #20]
 800b234:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681c      	ldr	r4, [r3, #0]
 800b23a:	466a      	mov	r2, sp
 800b23c:	f107 0314 	add.w	r3, r7, #20
 800b240:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b244:	e882 0003 	stmia.w	r2, {r0, r1}
 800b248:	f107 0308 	add.w	r3, r7, #8
 800b24c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b24e:	4620      	mov	r0, r4
 800b250:	f006 f854 	bl	80112fc <SDMMC_Init>
 800b254:	e008      	b.n	800b268 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b25a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800b262:	2301      	movs	r3, #1
 800b264:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b270:	4618      	mov	r0, r3
 800b272:	f006 f921 	bl	80114b8 <SDMMC_CmdBlockLength>
 800b276:	61f8      	str	r0, [r7, #28]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b278:	69fb      	ldr	r3, [r7, #28]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d00c      	beq.n	800b298 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	4a0a      	ldr	r2, [pc, #40]	; (800b2ac <HAL_SD_ConfigWideBusOperation+0x214>)
 800b284:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b28a:	69fb      	ldr	r3, [r7, #28]
 800b28c:	431a      	orrs	r2, r3
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800b292:	2301      	movs	r3, #1
 800b294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2201      	movs	r2, #1
 800b29c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800b2a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	372c      	adds	r7, #44	; 0x2c
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd90      	pop	{r4, r7, pc}
 800b2ac:	1fe00fff 	.word	0x1fe00fff
 800b2b0:	55e63b89 	.word	0x55e63b89
 800b2b4:	02faf080 	.word	0x02faf080
 800b2b8:	017d7840 	.word	0x017d7840

0800b2bc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b086      	sub	sp, #24
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800b2c8:	f107 030c 	add.w	r3, r7, #12
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	f000 fa40 	bl	800b754 <SD_SendStatus>
 800b2d4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d005      	beq.n	800b2e8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	431a      	orrs	r2, r3
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	0a5b      	lsrs	r3, r3, #9
 800b2ec:	f003 030f 	and.w	r3, r3, #15
 800b2f0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800b2f2:	693b      	ldr	r3, [r7, #16]
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3718      	adds	r7, #24
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}

0800b2fc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b090      	sub	sp, #64	; 0x40
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800b304:	2300      	movs	r3, #0
 800b306:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800b308:	f7f8 fd36 	bl	8003d78 <HAL_GetTick>
 800b30c:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	4618      	mov	r0, r3
 800b314:	f006 f84b 	bl	80113ae <SDMMC_GetPowerState>
 800b318:	4603      	mov	r3, r0
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d102      	bne.n	800b324 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b31e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800b322:	e0b5      	b.n	800b490 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b328:	2b03      	cmp	r3, #3
 800b32a:	d02e      	beq.n	800b38a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	4618      	mov	r0, r3
 800b332:	f006 fa96 	bl	8011862 <SDMMC_CmdSendCID>
 800b336:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800b338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d001      	beq.n	800b342 <SD_InitCard+0x46>
    {
      return errorstate;
 800b33e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b340:	e0a6      	b.n	800b490 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	2100      	movs	r1, #0
 800b348:	4618      	mov	r0, r3
 800b34a:	f006 f876 	bl	801143a <SDMMC_GetResponse>
 800b34e:	4602      	mov	r2, r0
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2104      	movs	r1, #4
 800b35a:	4618      	mov	r0, r3
 800b35c:	f006 f86d 	bl	801143a <SDMMC_GetResponse>
 800b360:	4602      	mov	r2, r0
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	2108      	movs	r1, #8
 800b36c:	4618      	mov	r0, r3
 800b36e:	f006 f864 	bl	801143a <SDMMC_GetResponse>
 800b372:	4602      	mov	r2, r0
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	210c      	movs	r1, #12
 800b37e:	4618      	mov	r0, r3
 800b380:	f006 f85b 	bl	801143a <SDMMC_GetResponse>
 800b384:	4602      	mov	r2, r0
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b38e:	2b03      	cmp	r3, #3
 800b390:	d01d      	beq.n	800b3ce <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800b392:	e019      	b.n	800b3c8 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	f107 020a 	add.w	r2, r7, #10
 800b39c:	4611      	mov	r1, r2
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f006 fa9e 	bl	80118e0 <SDMMC_CmdSetRelAdd>
 800b3a4:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800b3a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d001      	beq.n	800b3b0 <SD_InitCard+0xb4>
      {
        return errorstate;
 800b3ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ae:	e06f      	b.n	800b490 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800b3b0:	f7f8 fce2 	bl	8003d78 <HAL_GetTick>
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3b8:	1ad3      	subs	r3, r2, r3
 800b3ba:	f241 3287 	movw	r2, #4999	; 0x1387
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d902      	bls.n	800b3c8 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800b3c2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b3c6:	e063      	b.n	800b490 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800b3c8:	897b      	ldrh	r3, [r7, #10]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d0e2      	beq.n	800b394 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3d2:	2b03      	cmp	r3, #3
 800b3d4:	d036      	beq.n	800b444 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800b3d6:	897b      	ldrh	r3, [r7, #10]
 800b3d8:	461a      	mov	r2, r3
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681a      	ldr	r2, [r3, #0]
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3e6:	041b      	lsls	r3, r3, #16
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	4610      	mov	r0, r2
 800b3ec:	f006 fa58 	bl	80118a0 <SDMMC_CmdSendCSD>
 800b3f0:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800b3f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d001      	beq.n	800b3fc <SD_InitCard+0x100>
    {
      return errorstate;
 800b3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3fa:	e049      	b.n	800b490 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2100      	movs	r1, #0
 800b402:	4618      	mov	r0, r3
 800b404:	f006 f819 	bl	801143a <SDMMC_GetResponse>
 800b408:	4602      	mov	r2, r0
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	2104      	movs	r1, #4
 800b414:	4618      	mov	r0, r3
 800b416:	f006 f810 	bl	801143a <SDMMC_GetResponse>
 800b41a:	4602      	mov	r2, r0
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	2108      	movs	r1, #8
 800b426:	4618      	mov	r0, r3
 800b428:	f006 f807 	bl	801143a <SDMMC_GetResponse>
 800b42c:	4602      	mov	r2, r0
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	210c      	movs	r1, #12
 800b438:	4618      	mov	r0, r3
 800b43a:	f005 fffe 	bl	801143a <SDMMC_GetResponse>
 800b43e:	4602      	mov	r2, r0
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	2104      	movs	r1, #4
 800b44a:	4618      	mov	r0, r3
 800b44c:	f005 fff5 	bl	801143a <SDMMC_GetResponse>
 800b450:	4603      	mov	r3, r0
 800b452:	0d1a      	lsrs	r2, r3, #20
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800b458:	f107 030c 	add.w	r3, r7, #12
 800b45c:	4619      	mov	r1, r3
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f7ff fb8c 	bl	800ab7c <HAL_SD_GetCardCSD>
 800b464:	4603      	mov	r3, r0
 800b466:	2b00      	cmp	r3, #0
 800b468:	d002      	beq.n	800b470 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b46a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b46e:	e00f      	b.n	800b490 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681a      	ldr	r2, [r3, #0]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b478:	041b      	lsls	r3, r3, #16
 800b47a:	4619      	mov	r1, r3
 800b47c:	4610      	mov	r0, r2
 800b47e:	f006 f907 	bl	8011690 <SDMMC_CmdSelDesel>
 800b482:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800b484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b486:	2b00      	cmp	r3, #0
 800b488:	d001      	beq.n	800b48e <SD_InitCard+0x192>
  {
    return errorstate;
 800b48a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b48c:	e000      	b.n	800b490 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800b48e:	2300      	movs	r3, #0
}
 800b490:	4618      	mov	r0, r3
 800b492:	3740      	adds	r7, #64	; 0x40
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b086      	sub	sp, #24
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f006 f910 	bl	80116d6 <SDMMC_CmdGoIdleState>
 800b4b6:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d001      	beq.n	800b4c2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	e072      	b.n	800b5a8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f006 f923 	bl	8011712 <SDMMC_CmdOperCond>
 800b4cc:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b4d4:	d10d      	bne.n	800b4f2 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f006 f8f8 	bl	80116d6 <SDMMC_CmdGoIdleState>
 800b4e6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d004      	beq.n	800b4f8 <SD_PowerON+0x60>
    {
      return errorstate;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	e05a      	b.n	800b5a8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2201      	movs	r2, #1
 800b4f6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	d137      	bne.n	800b570 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	2100      	movs	r1, #0
 800b506:	4618      	mov	r0, r3
 800b508:	f006 f923 	bl	8011752 <SDMMC_CmdAppCommand>
 800b50c:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d02d      	beq.n	800b570 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b514:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b518:	e046      	b.n	800b5a8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	2100      	movs	r1, #0
 800b520:	4618      	mov	r0, r3
 800b522:	f006 f916 	bl	8011752 <SDMMC_CmdAppCommand>
 800b526:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d001      	beq.n	800b532 <SD_PowerON+0x9a>
    {
      return errorstate;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	e03a      	b.n	800b5a8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	491e      	ldr	r1, [pc, #120]	; (800b5b0 <SD_PowerON+0x118>)
 800b538:	4618      	mov	r0, r3
 800b53a:	f006 f92d 	bl	8011798 <SDMMC_CmdAppOperCommand>
 800b53e:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d002      	beq.n	800b54c <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b546:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b54a:	e02d      	b.n	800b5a8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	2100      	movs	r1, #0
 800b552:	4618      	mov	r0, r3
 800b554:	f005 ff71 	bl	801143a <SDMMC_GetResponse>
 800b558:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	0fdb      	lsrs	r3, r3, #31
 800b55e:	2b01      	cmp	r3, #1
 800b560:	d101      	bne.n	800b566 <SD_PowerON+0xce>
 800b562:	2301      	movs	r3, #1
 800b564:	e000      	b.n	800b568 <SD_PowerON+0xd0>
 800b566:	2300      	movs	r3, #0
 800b568:	613b      	str	r3, [r7, #16]

    count++;
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	3301      	adds	r3, #1
 800b56e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b576:	4293      	cmp	r3, r2
 800b578:	d802      	bhi.n	800b580 <SD_PowerON+0xe8>
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d0cc      	beq.n	800b51a <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b586:	4293      	cmp	r3, r2
 800b588:	d902      	bls.n	800b590 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b58a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b58e:	e00b      	b.n	800b5a8 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2200      	movs	r2, #0
 800b594:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d002      	beq.n	800b5a6 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800b5a6:	2300      	movs	r3, #0
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3718      	adds	r7, #24
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}
 800b5b0:	c1100000 	.word	0xc1100000

0800b5b4 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b08c      	sub	sp, #48	; 0x30
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
 800b5bc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b5be:	f7f8 fbdb 	bl	8003d78 <HAL_GetTick>
 800b5c2:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	2100      	movs	r1, #0
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	f005 ff33 	bl	801143a <SDMMC_GetResponse>
 800b5d4:	4603      	mov	r3, r0
 800b5d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b5de:	d102      	bne.n	800b5e6 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b5e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b5e4:	e0b0      	b.n	800b748 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	2140      	movs	r1, #64	; 0x40
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f005 ff63 	bl	80114b8 <SDMMC_CmdBlockLength>
 800b5f2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b5f4:	6a3b      	ldr	r3, [r7, #32]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d005      	beq.n	800b606 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800b602:	6a3b      	ldr	r3, [r7, #32]
 800b604:	e0a0      	b.n	800b748 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681a      	ldr	r2, [r3, #0]
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b60e:	041b      	lsls	r3, r3, #16
 800b610:	4619      	mov	r1, r3
 800b612:	4610      	mov	r0, r2
 800b614:	f006 f89d 	bl	8011752 <SDMMC_CmdAppCommand>
 800b618:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b61a:	6a3b      	ldr	r3, [r7, #32]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d005      	beq.n	800b62c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800b628:	6a3b      	ldr	r3, [r7, #32]
 800b62a:	e08d      	b.n	800b748 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b62c:	f04f 33ff 	mov.w	r3, #4294967295
 800b630:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800b632:	2340      	movs	r3, #64	; 0x40
 800b634:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800b636:	2360      	movs	r3, #96	; 0x60
 800b638:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b63a:	2302      	movs	r3, #2
 800b63c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b63e:	2300      	movs	r3, #0
 800b640:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800b642:	2301      	movs	r3, #1
 800b644:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f107 0208 	add.w	r2, r7, #8
 800b64e:	4611      	mov	r1, r2
 800b650:	4618      	mov	r0, r3
 800b652:	f005 ff05 	bl	8011460 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	4618      	mov	r0, r3
 800b65c:	f006 f985 	bl	801196a <SDMMC_CmdStatusRegister>
 800b660:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b662:	6a3b      	ldr	r3, [r7, #32]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d02b      	beq.n	800b6c0 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800b670:	6a3b      	ldr	r3, [r7, #32]
 800b672:	e069      	b.n	800b748 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b67a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d013      	beq.n	800b6aa <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800b682:	2300      	movs	r3, #0
 800b684:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b686:	e00d      	b.n	800b6a4 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	4618      	mov	r0, r3
 800b68e:	f005 fe5f 	bl	8011350 <SDMMC_ReadFIFO>
 800b692:	4602      	mov	r2, r0
 800b694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b696:	601a      	str	r2, [r3, #0]
        pData++;
 800b698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b69a:	3304      	adds	r3, #4
 800b69c:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800b69e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a0:	3301      	adds	r3, #1
 800b6a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b6a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a6:	2b07      	cmp	r3, #7
 800b6a8:	d9ee      	bls.n	800b688 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b6aa:	f7f8 fb65 	bl	8003d78 <HAL_GetTick>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6b2:	1ad3      	subs	r3, r2, r3
 800b6b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6b8:	d102      	bne.n	800b6c0 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b6ba:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b6be:	e043      	b.n	800b748 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6c6:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d0d2      	beq.n	800b674 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6d4:	f003 0308 	and.w	r3, r3, #8
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d001      	beq.n	800b6e0 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b6dc:	2308      	movs	r3, #8
 800b6de:	e033      	b.n	800b748 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6e6:	f003 0302 	and.w	r3, r3, #2
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d001      	beq.n	800b6f2 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b6ee:	2302      	movs	r3, #2
 800b6f0:	e02a      	b.n	800b748 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6f8:	f003 0320 	and.w	r3, r3, #32
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d017      	beq.n	800b730 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800b700:	2320      	movs	r3, #32
 800b702:	e021      	b.n	800b748 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4618      	mov	r0, r3
 800b70a:	f005 fe21 	bl	8011350 <SDMMC_ReadFIFO>
 800b70e:	4602      	mov	r2, r0
 800b710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b712:	601a      	str	r2, [r3, #0]
    pData++;
 800b714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b716:	3304      	adds	r3, #4
 800b718:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b71a:	f7f8 fb2d 	bl	8003d78 <HAL_GetTick>
 800b71e:	4602      	mov	r2, r0
 800b720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b722:	1ad3      	subs	r3, r2, r3
 800b724:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b728:	d102      	bne.n	800b730 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b72a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b72e:	e00b      	b.n	800b748 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b736:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d1e2      	bne.n	800b704 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	4a03      	ldr	r2, [pc, #12]	; (800b750 <SD_SendSDStatus+0x19c>)
 800b744:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800b746:	2300      	movs	r3, #0
}
 800b748:	4618      	mov	r0, r3
 800b74a:	3730      	adds	r7, #48	; 0x30
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}
 800b750:	18000f3a 	.word	0x18000f3a

0800b754 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b084      	sub	sp, #16
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d102      	bne.n	800b76a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b764:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b768:	e018      	b.n	800b79c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681a      	ldr	r2, [r3, #0]
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b772:	041b      	lsls	r3, r3, #16
 800b774:	4619      	mov	r1, r3
 800b776:	4610      	mov	r0, r2
 800b778:	f006 f8d4 	bl	8011924 <SDMMC_CmdSendStatus>
 800b77c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d001      	beq.n	800b788 <SD_SendStatus+0x34>
  {
    return errorstate;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	e009      	b.n	800b79c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	2100      	movs	r1, #0
 800b78e:	4618      	mov	r0, r3
 800b790:	f005 fe53 	bl	801143a <SDMMC_GetResponse>
 800b794:	4602      	mov	r2, r0
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b79a:	2300      	movs	r3, #0
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3710      	adds	r7, #16
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}

0800b7a4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b086      	sub	sp, #24
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	60fb      	str	r3, [r7, #12]
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	2100      	movs	r1, #0
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f005 fe3d 	bl	801143a <SDMMC_GetResponse>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b7c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b7ca:	d102      	bne.n	800b7d2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b7cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b7d0:	e02f      	b.n	800b832 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b7d2:	f107 030c 	add.w	r3, r7, #12
 800b7d6:	4619      	mov	r1, r3
 800b7d8:	6878      	ldr	r0, [r7, #4]
 800b7da:	f000 f879 	bl	800b8d0 <SD_FindSCR>
 800b7de:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b7e0:	697b      	ldr	r3, [r7, #20]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d001      	beq.n	800b7ea <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	e023      	b.n	800b832 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d01c      	beq.n	800b82e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681a      	ldr	r2, [r3, #0]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7fc:	041b      	lsls	r3, r3, #16
 800b7fe:	4619      	mov	r1, r3
 800b800:	4610      	mov	r0, r2
 800b802:	f005 ffa6 	bl	8011752 <SDMMC_CmdAppCommand>
 800b806:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d001      	beq.n	800b812 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	e00f      	b.n	800b832 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	2102      	movs	r1, #2
 800b818:	4618      	mov	r0, r3
 800b81a:	f005 ffdd 	bl	80117d8 <SDMMC_CmdBusWidth>
 800b81e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d001      	beq.n	800b82a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	e003      	b.n	800b832 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b82a:	2300      	movs	r3, #0
 800b82c:	e001      	b.n	800b832 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b82e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b832:	4618      	mov	r0, r3
 800b834:	3718      	adds	r7, #24
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}

0800b83a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b83a:	b580      	push	{r7, lr}
 800b83c:	b086      	sub	sp, #24
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800b842:	2300      	movs	r3, #0
 800b844:	60fb      	str	r3, [r7, #12]
 800b846:	2300      	movs	r3, #0
 800b848:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	2100      	movs	r1, #0
 800b850:	4618      	mov	r0, r3
 800b852:	f005 fdf2 	bl	801143a <SDMMC_GetResponse>
 800b856:	4603      	mov	r3, r0
 800b858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b85c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b860:	d102      	bne.n	800b868 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b862:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b866:	e02f      	b.n	800b8c8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b868:	f107 030c 	add.w	r3, r7, #12
 800b86c:	4619      	mov	r1, r3
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f000 f82e 	bl	800b8d0 <SD_FindSCR>
 800b874:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b876:	697b      	ldr	r3, [r7, #20]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d001      	beq.n	800b880 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	e023      	b.n	800b8c8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b880:	693b      	ldr	r3, [r7, #16]
 800b882:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b886:	2b00      	cmp	r3, #0
 800b888:	d01c      	beq.n	800b8c4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b892:	041b      	lsls	r3, r3, #16
 800b894:	4619      	mov	r1, r3
 800b896:	4610      	mov	r0, r2
 800b898:	f005 ff5b 	bl	8011752 <SDMMC_CmdAppCommand>
 800b89c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d001      	beq.n	800b8a8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	e00f      	b.n	800b8c8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	2100      	movs	r1, #0
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f005 ff92 	bl	80117d8 <SDMMC_CmdBusWidth>
 800b8b4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d001      	beq.n	800b8c0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	e003      	b.n	800b8c8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	e001      	b.n	800b8c8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b8c4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	3718      	adds	r7, #24
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bd80      	pop	{r7, pc}

0800b8d0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b08e      	sub	sp, #56	; 0x38
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
 800b8d8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b8da:	f7f8 fa4d 	bl	8003d78 <HAL_GetTick>
 800b8de:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	60bb      	str	r3, [r7, #8]
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	2108      	movs	r1, #8
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	f005 fdde 	bl	80114b8 <SDMMC_CmdBlockLength>
 800b8fc:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b900:	2b00      	cmp	r3, #0
 800b902:	d001      	beq.n	800b908 <SD_FindSCR+0x38>
  {
    return errorstate;
 800b904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b906:	e0ad      	b.n	800ba64 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681a      	ldr	r2, [r3, #0]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b910:	041b      	lsls	r3, r3, #16
 800b912:	4619      	mov	r1, r3
 800b914:	4610      	mov	r0, r2
 800b916:	f005 ff1c 	bl	8011752 <SDMMC_CmdAppCommand>
 800b91a:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d001      	beq.n	800b926 <SD_FindSCR+0x56>
  {
    return errorstate;
 800b922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b924:	e09e      	b.n	800ba64 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b926:	f04f 33ff 	mov.w	r3, #4294967295
 800b92a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b92c:	2308      	movs	r3, #8
 800b92e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800b930:	2330      	movs	r3, #48	; 0x30
 800b932:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b934:	2302      	movs	r3, #2
 800b936:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b938:	2300      	movs	r3, #0
 800b93a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800b93c:	2301      	movs	r3, #1
 800b93e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	f107 0210 	add.w	r2, r7, #16
 800b948:	4611      	mov	r1, r2
 800b94a:	4618      	mov	r0, r3
 800b94c:	f005 fd88 	bl	8011460 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	4618      	mov	r0, r3
 800b956:	f005 ff62 	bl	801181e <SDMMC_CmdSendSCR>
 800b95a:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b95c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d027      	beq.n	800b9b2 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800b962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b964:	e07e      	b.n	800ba64 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b96c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b970:	2b00      	cmp	r3, #0
 800b972:	d113      	bne.n	800b99c <SD_FindSCR+0xcc>
 800b974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b976:	2b00      	cmp	r3, #0
 800b978:	d110      	bne.n	800b99c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	4618      	mov	r0, r3
 800b980:	f005 fce6 	bl	8011350 <SDMMC_ReadFIFO>
 800b984:	4603      	mov	r3, r0
 800b986:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	4618      	mov	r0, r3
 800b98e:	f005 fcdf 	bl	8011350 <SDMMC_ReadFIFO>
 800b992:	4603      	mov	r3, r0
 800b994:	60fb      	str	r3, [r7, #12]
      index++;
 800b996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b998:	3301      	adds	r3, #1
 800b99a:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b99c:	f7f8 f9ec 	bl	8003d78 <HAL_GetTick>
 800b9a0:	4602      	mov	r2, r0
 800b9a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a4:	1ad3      	subs	r3, r2, r3
 800b9a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9aa:	d102      	bne.n	800b9b2 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b9ac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b9b0:	e058      	b.n	800ba64 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b9b8:	f240 532a 	movw	r3, #1322	; 0x52a
 800b9bc:	4013      	ands	r3, r2
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d0d1      	beq.n	800b966 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9c8:	f003 0308 	and.w	r3, r3, #8
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d005      	beq.n	800b9dc <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	2208      	movs	r2, #8
 800b9d6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b9d8:	2308      	movs	r3, #8
 800b9da:	e043      	b.n	800ba64 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9e2:	f003 0302 	and.w	r3, r3, #2
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d005      	beq.n	800b9f6 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	2202      	movs	r2, #2
 800b9f0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b9f2:	2302      	movs	r3, #2
 800b9f4:	e036      	b.n	800ba64 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9fc:	f003 0320 	and.w	r3, r3, #32
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d005      	beq.n	800ba10 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	2220      	movs	r2, #32
 800ba0a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800ba0c:	2320      	movs	r3, #32
 800ba0e:	e029      	b.n	800ba64 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	4a15      	ldr	r2, [pc, #84]	; (800ba6c <SD_FindSCR+0x19c>)
 800ba16:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	061a      	lsls	r2, r3, #24
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	021b      	lsls	r3, r3, #8
 800ba20:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ba24:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	0a1b      	lsrs	r3, r3, #8
 800ba2a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800ba2e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	0e1b      	lsrs	r3, r3, #24
 800ba34:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800ba36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba38:	601a      	str	r2, [r3, #0]
    scr++;
 800ba3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba3c:	3304      	adds	r3, #4
 800ba3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800ba40:	68bb      	ldr	r3, [r7, #8]
 800ba42:	061a      	lsls	r2, r3, #24
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	021b      	lsls	r3, r3, #8
 800ba48:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ba4c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	0a1b      	lsrs	r3, r3, #8
 800ba52:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800ba56:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ba58:	68bb      	ldr	r3, [r7, #8]
 800ba5a:	0e1b      	lsrs	r3, r3, #24
 800ba5c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800ba5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba60:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800ba62:	2300      	movs	r3, #0
}
 800ba64:	4618      	mov	r0, r3
 800ba66:	3738      	adds	r7, #56	; 0x38
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	bd80      	pop	{r7, pc}
 800ba6c:	18000f3a 	.word	0x18000f3a

0800ba70 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b086      	sub	sp, #24
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba7c:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba82:	2b1f      	cmp	r3, #31
 800ba84:	d936      	bls.n	800baf4 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800ba86:	2300      	movs	r3, #0
 800ba88:	617b      	str	r3, [r7, #20]
 800ba8a:	e027      	b.n	800badc <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	4618      	mov	r0, r3
 800ba92:	f005 fc5d 	bl	8011350 <SDMMC_ReadFIFO>
 800ba96:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	b2da      	uxtb	r2, r3
 800ba9c:	693b      	ldr	r3, [r7, #16]
 800ba9e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800baa0:	693b      	ldr	r3, [r7, #16]
 800baa2:	3301      	adds	r3, #1
 800baa4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	0a1b      	lsrs	r3, r3, #8
 800baaa:	b2da      	uxtb	r2, r3
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	3301      	adds	r3, #1
 800bab4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	0c1b      	lsrs	r3, r3, #16
 800baba:	b2da      	uxtb	r2, r3
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	3301      	adds	r3, #1
 800bac4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	0e1b      	lsrs	r3, r3, #24
 800baca:	b2da      	uxtb	r2, r3
 800bacc:	693b      	ldr	r3, [r7, #16]
 800bace:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bad0:	693b      	ldr	r3, [r7, #16]
 800bad2:	3301      	adds	r3, #1
 800bad4:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	3301      	adds	r3, #1
 800bada:	617b      	str	r3, [r7, #20]
 800badc:	697b      	ldr	r3, [r7, #20]
 800bade:	2b07      	cmp	r3, #7
 800bae0:	d9d4      	bls.n	800ba8c <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	693a      	ldr	r2, [r7, #16]
 800bae6:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baec:	f1a3 0220 	sub.w	r2, r3, #32
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800baf4:	bf00      	nop
 800baf6:	3718      	adds	r7, #24
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}

0800bafc <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b086      	sub	sp, #24
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	69db      	ldr	r3, [r3, #28]
 800bb08:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	6a1b      	ldr	r3, [r3, #32]
 800bb0e:	2b1f      	cmp	r3, #31
 800bb10:	d93a      	bls.n	800bb88 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800bb12:	2300      	movs	r3, #0
 800bb14:	617b      	str	r3, [r7, #20]
 800bb16:	e02b      	b.n	800bb70 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800bb18:	693b      	ldr	r3, [r7, #16]
 800bb1a:	781b      	ldrb	r3, [r3, #0]
 800bb1c:	60fb      	str	r3, [r7, #12]
      tmp++;
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	3301      	adds	r3, #1
 800bb22:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	021a      	lsls	r2, r3, #8
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	4313      	orrs	r3, r2
 800bb2e:	60fb      	str	r3, [r7, #12]
      tmp++;
 800bb30:	693b      	ldr	r3, [r7, #16]
 800bb32:	3301      	adds	r3, #1
 800bb34:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800bb36:	693b      	ldr	r3, [r7, #16]
 800bb38:	781b      	ldrb	r3, [r3, #0]
 800bb3a:	041a      	lsls	r2, r3, #16
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	60fb      	str	r3, [r7, #12]
      tmp++;
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	3301      	adds	r3, #1
 800bb46:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800bb48:	693b      	ldr	r3, [r7, #16]
 800bb4a:	781b      	ldrb	r3, [r3, #0]
 800bb4c:	061a      	lsls	r2, r3, #24
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	4313      	orrs	r3, r2
 800bb52:	60fb      	str	r3, [r7, #12]
      tmp++;
 800bb54:	693b      	ldr	r3, [r7, #16]
 800bb56:	3301      	adds	r3, #1
 800bb58:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	f107 020c 	add.w	r2, r7, #12
 800bb62:	4611      	mov	r1, r2
 800bb64:	4618      	mov	r0, r3
 800bb66:	f005 fc00 	bl	801136a <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	3301      	adds	r3, #1
 800bb6e:	617b      	str	r3, [r7, #20]
 800bb70:	697b      	ldr	r3, [r7, #20]
 800bb72:	2b07      	cmp	r3, #7
 800bb74:	d9d0      	bls.n	800bb18 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	693a      	ldr	r2, [r7, #16]
 800bb7a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	6a1b      	ldr	r3, [r3, #32]
 800bb80:	f1a3 0220 	sub.w	r2, r3, #32
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	621a      	str	r2, [r3, #32]
  }
}
 800bb88:	bf00      	nop
 800bb8a:	3718      	adds	r7, #24
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}

0800bb90 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800bb90:	b480      	push	{r7}
 800bb92:	b083      	sub	sp, #12
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800bb98:	bf00      	nop
 800bb9a:	370c      	adds	r7, #12
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr

0800bba4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800bba4:	b480      	push	{r7}
 800bba6:	b083      	sub	sp, #12
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800bbac:	bf00      	nop
 800bbae:	370c      	adds	r7, #12
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b083      	sub	sp, #12
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800bbc0:	bf00      	nop
 800bbc2:	370c      	adds	r7, #12
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbca:	4770      	bx	lr

0800bbcc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b083      	sub	sp, #12
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800bbd4:	bf00      	nop
 800bbd6:	370c      	adds	r7, #12
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbde:	4770      	bx	lr

0800bbe0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b082      	sub	sp, #8
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	6078      	str	r0, [r7, #4]
 800bbe8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d101      	bne.n	800bbf4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	e02b      	b.n	800bc4c <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bbfa:	b2db      	uxtb	r3, r3
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d106      	bne.n	800bc0e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2200      	movs	r2, #0
 800bc04:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f7f7 fdf9 	bl	8003800 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2202      	movs	r2, #2
 800bc12:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681a      	ldr	r2, [r3, #0]
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	3304      	adds	r3, #4
 800bc1e:	4619      	mov	r1, r3
 800bc20:	4610      	mov	r0, r2
 800bc22:	f005 fa69 	bl	80110f8 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6818      	ldr	r0, [r3, #0]
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	685b      	ldr	r3, [r3, #4]
 800bc2e:	461a      	mov	r2, r3
 800bc30:	6839      	ldr	r1, [r7, #0]
 800bc32:	f005 fabd 	bl	80111b0 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800bc36:	4b07      	ldr	r3, [pc, #28]	; (800bc54 <HAL_SDRAM_Init+0x74>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	4a06      	ldr	r2, [pc, #24]	; (800bc54 <HAL_SDRAM_Init+0x74>)
 800bc3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bc40:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2201      	movs	r2, #1
 800bc46:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800bc4a:	2300      	movs	r3, #0
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3708      	adds	r7, #8
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}
 800bc54:	52004000 	.word	0x52004000

0800bc58 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b086      	sub	sp, #24
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	60f8      	str	r0, [r7, #12]
 800bc60:	60b9      	str	r1, [r7, #8]
 800bc62:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bc6a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800bc6c:	7dfb      	ldrb	r3, [r7, #23]
 800bc6e:	2b02      	cmp	r3, #2
 800bc70:	d101      	bne.n	800bc76 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800bc72:	2302      	movs	r3, #2
 800bc74:	e021      	b.n	800bcba <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800bc76:	7dfb      	ldrb	r3, [r7, #23]
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	d002      	beq.n	800bc82 <HAL_SDRAM_SendCommand+0x2a>
 800bc7c:	7dfb      	ldrb	r3, [r7, #23]
 800bc7e:	2b05      	cmp	r3, #5
 800bc80:	d118      	bne.n	800bcb4 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	2202      	movs	r2, #2
 800bc86:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	687a      	ldr	r2, [r7, #4]
 800bc90:	68b9      	ldr	r1, [r7, #8]
 800bc92:	4618      	mov	r0, r3
 800bc94:	f005 faf6 	bl	8011284 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	2b02      	cmp	r3, #2
 800bc9e:	d104      	bne.n	800bcaa <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	2205      	movs	r2, #5
 800bca4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800bca8:	e006      	b.n	800bcb8 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	2201      	movs	r2, #1
 800bcae:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800bcb2:	e001      	b.n	800bcb8 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	e000      	b.n	800bcba <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800bcb8:	2300      	movs	r3, #0
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3718      	adds	r7, #24
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}

0800bcc2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800bcc2:	b580      	push	{r7, lr}
 800bcc4:	b082      	sub	sp, #8
 800bcc6:	af00      	add	r7, sp, #0
 800bcc8:	6078      	str	r0, [r7, #4]
 800bcca:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bcd2:	b2db      	uxtb	r3, r3
 800bcd4:	2b02      	cmp	r3, #2
 800bcd6:	d101      	bne.n	800bcdc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800bcd8:	2302      	movs	r3, #2
 800bcda:	e016      	b.n	800bd0a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bce2:	b2db      	uxtb	r3, r3
 800bce4:	2b01      	cmp	r3, #1
 800bce6:	d10f      	bne.n	800bd08 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2202      	movs	r2, #2
 800bcec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	6839      	ldr	r1, [r7, #0]
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f005 fae8 	bl	80112cc <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2201      	movs	r2, #1
 800bd00:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800bd04:	2300      	movs	r3, #0
 800bd06:	e000      	b.n	800bd0a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800bd08:	2301      	movs	r3, #1
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	3708      	adds	r7, #8
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
	...

0800bd14 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b084      	sub	sp, #16
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d101      	bne.n	800bd26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bd22:	2301      	movs	r3, #1
 800bd24:	e0f1      	b.n	800bf0a <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4a78      	ldr	r2, [pc, #480]	; (800bf14 <HAL_SPI_Init+0x200>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d00f      	beq.n	800bd56 <HAL_SPI_Init+0x42>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a77      	ldr	r2, [pc, #476]	; (800bf18 <HAL_SPI_Init+0x204>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d00a      	beq.n	800bd56 <HAL_SPI_Init+0x42>
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	4a75      	ldr	r2, [pc, #468]	; (800bf1c <HAL_SPI_Init+0x208>)
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d005      	beq.n	800bd56 <HAL_SPI_Init+0x42>
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	68db      	ldr	r3, [r3, #12]
 800bd4e:	2b0f      	cmp	r3, #15
 800bd50:	d901      	bls.n	800bd56 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800bd52:	2301      	movs	r3, #1
 800bd54:	e0d9      	b.n	800bf0a <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f001 f816 	bl	800cd88 <SPI_GetPacketSize>
 800bd5c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	4a6c      	ldr	r2, [pc, #432]	; (800bf14 <HAL_SPI_Init+0x200>)
 800bd64:	4293      	cmp	r3, r2
 800bd66:	d00c      	beq.n	800bd82 <HAL_SPI_Init+0x6e>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	4a6a      	ldr	r2, [pc, #424]	; (800bf18 <HAL_SPI_Init+0x204>)
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d007      	beq.n	800bd82 <HAL_SPI_Init+0x6e>
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	4a69      	ldr	r2, [pc, #420]	; (800bf1c <HAL_SPI_Init+0x208>)
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d002      	beq.n	800bd82 <HAL_SPI_Init+0x6e>
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	2b08      	cmp	r3, #8
 800bd80:	d811      	bhi.n	800bda6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bd86:	4a63      	ldr	r2, [pc, #396]	; (800bf14 <HAL_SPI_Init+0x200>)
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d009      	beq.n	800bda0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4a61      	ldr	r2, [pc, #388]	; (800bf18 <HAL_SPI_Init+0x204>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d004      	beq.n	800bda0 <HAL_SPI_Init+0x8c>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	4a60      	ldr	r2, [pc, #384]	; (800bf1c <HAL_SPI_Init+0x208>)
 800bd9c:	4293      	cmp	r3, r2
 800bd9e:	d104      	bne.n	800bdaa <HAL_SPI_Init+0x96>
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	2b10      	cmp	r3, #16
 800bda4:	d901      	bls.n	800bdaa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800bda6:	2301      	movs	r3, #1
 800bda8:	e0af      	b.n	800bf0a <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800bdb0:	b2db      	uxtb	r3, r3
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d106      	bne.n	800bdc4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	2200      	movs	r2, #0
 800bdba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bdbe:	6878      	ldr	r0, [r7, #4]
 800bdc0:	f7f7 f86a 	bl	8002e98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2202      	movs	r2, #2
 800bdc8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	681a      	ldr	r2, [r3, #0]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f022 0201 	bic.w	r2, r2, #1
 800bdda:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	689b      	ldr	r3, [r3, #8]
 800bde2:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800bde6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	699b      	ldr	r3, [r3, #24]
 800bdec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bdf0:	d119      	bne.n	800be26 <HAL_SPI_Init+0x112>
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	685b      	ldr	r3, [r3, #4]
 800bdf6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bdfa:	d103      	bne.n	800be04 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800be00:	2b00      	cmp	r3, #0
 800be02:	d008      	beq.n	800be16 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d10c      	bne.n	800be26 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800be10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be14:	d107      	bne.n	800be26 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	681a      	ldr	r2, [r3, #0]
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800be24:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	69da      	ldr	r2, [r3, #28]
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be2e:	431a      	orrs	r2, r3
 800be30:	68bb      	ldr	r3, [r7, #8]
 800be32:	431a      	orrs	r2, r3
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be38:	ea42 0103 	orr.w	r1, r2, r3
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	68da      	ldr	r2, [r3, #12]
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	430a      	orrs	r2, r1
 800be46:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be50:	431a      	orrs	r2, r3
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be56:	431a      	orrs	r2, r3
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	699b      	ldr	r3, [r3, #24]
 800be5c:	431a      	orrs	r2, r3
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	691b      	ldr	r3, [r3, #16]
 800be62:	431a      	orrs	r2, r3
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	695b      	ldr	r3, [r3, #20]
 800be68:	431a      	orrs	r2, r3
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	6a1b      	ldr	r3, [r3, #32]
 800be6e:	431a      	orrs	r2, r3
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	685b      	ldr	r3, [r3, #4]
 800be74:	431a      	orrs	r2, r3
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be7a:	431a      	orrs	r2, r3
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	431a      	orrs	r2, r3
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be86:	ea42 0103 	orr.w	r1, r2, r3
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	430a      	orrs	r2, r1
 800be94:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	685b      	ldr	r3, [r3, #4]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d113      	bne.n	800bec6 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	689b      	ldr	r3, [r3, #8]
 800bea4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800beb0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	689b      	ldr	r3, [r3, #8]
 800beb8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bec4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f022 0201 	bic.w	r2, r2, #1
 800bed4:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	685b      	ldr	r3, [r3, #4]
 800beda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d00a      	beq.n	800bef8 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	68db      	ldr	r3, [r3, #12]
 800bee8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	430a      	orrs	r2, r1
 800bef6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2200      	movs	r2, #0
 800befc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2201      	movs	r2, #1
 800bf04:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800bf08:	2300      	movs	r3, #0
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	40013000 	.word	0x40013000
 800bf18:	40003800 	.word	0x40003800
 800bf1c:	40003c00 	.word	0x40003c00

0800bf20 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b08a      	sub	sp, #40	; 0x28
 800bf24:	af02      	add	r7, sp, #8
 800bf26:	60f8      	str	r0, [r7, #12]
 800bf28:	60b9      	str	r1, [r7, #8]
 800bf2a:	603b      	str	r3, [r7, #0]
 800bf2c:	4613      	mov	r3, r2
 800bf2e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	3320      	adds	r3, #32
 800bf36:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bf42:	2b01      	cmp	r3, #1
 800bf44:	d101      	bne.n	800bf4a <HAL_SPI_Transmit+0x2a>
 800bf46:	2302      	movs	r3, #2
 800bf48:	e1d7      	b.n	800c2fa <HAL_SPI_Transmit+0x3da>
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bf52:	f7f7 ff11 	bl	8003d78 <HAL_GetTick>
 800bf56:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	2b01      	cmp	r3, #1
 800bf62:	d007      	beq.n	800bf74 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800bf64:	2302      	movs	r3, #2
 800bf66:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800bf70:	7efb      	ldrb	r3, [r7, #27]
 800bf72:	e1c2      	b.n	800c2fa <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800bf74:	68bb      	ldr	r3, [r7, #8]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d002      	beq.n	800bf80 <HAL_SPI_Transmit+0x60>
 800bf7a:	88fb      	ldrh	r3, [r7, #6]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d107      	bne.n	800bf90 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800bf80:	2301      	movs	r3, #1
 800bf82:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	2200      	movs	r2, #0
 800bf88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800bf8c:	7efb      	ldrb	r3, [r7, #27]
 800bf8e:	e1b4      	b.n	800c2fa <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	2203      	movs	r2, #3
 800bf94:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	68ba      	ldr	r2, [r7, #8]
 800bfa4:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	88fa      	ldrh	r2, [r7, #6]
 800bfaa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	88fa      	ldrh	r2, [r7, #6]
 800bfb2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	2200      	movs	r2, #0
 800bfba:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	689b      	ldr	r3, [r3, #8]
 800bfdc:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800bfe0:	d107      	bne.n	800bff2 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	681a      	ldr	r2, [r3, #0]
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bff0:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	685a      	ldr	r2, [r3, #4]
 800bff8:	4b96      	ldr	r3, [pc, #600]	; (800c254 <HAL_SPI_Transmit+0x334>)
 800bffa:	4013      	ands	r3, r2
 800bffc:	88f9      	ldrh	r1, [r7, #6]
 800bffe:	68fa      	ldr	r2, [r7, #12]
 800c000:	6812      	ldr	r2, [r2, #0]
 800c002:	430b      	orrs	r3, r1
 800c004:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	681a      	ldr	r2, [r3, #0]
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f042 0201 	orr.w	r2, r2, #1
 800c014:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	685b      	ldr	r3, [r3, #4]
 800c01a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c01e:	d107      	bne.n	800c030 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	681a      	ldr	r2, [r3, #0]
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c02e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	68db      	ldr	r3, [r3, #12]
 800c034:	2b0f      	cmp	r3, #15
 800c036:	d947      	bls.n	800c0c8 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800c038:	e03f      	b.n	800c0ba <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	695b      	ldr	r3, [r3, #20]
 800c040:	f003 0302 	and.w	r3, r3, #2
 800c044:	2b02      	cmp	r3, #2
 800c046:	d114      	bne.n	800c072 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	6812      	ldr	r2, [r2, #0]
 800c052:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c058:	1d1a      	adds	r2, r3, #4
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c064:	b29b      	uxth	r3, r3
 800c066:	3b01      	subs	r3, #1
 800c068:	b29a      	uxth	r2, r3
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c070:	e023      	b.n	800c0ba <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c072:	f7f7 fe81 	bl	8003d78 <HAL_GetTick>
 800c076:	4602      	mov	r2, r0
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	1ad3      	subs	r3, r2, r3
 800c07c:	683a      	ldr	r2, [r7, #0]
 800c07e:	429a      	cmp	r2, r3
 800c080:	d803      	bhi.n	800c08a <HAL_SPI_Transmit+0x16a>
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c088:	d102      	bne.n	800c090 <HAL_SPI_Transmit+0x170>
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d114      	bne.n	800c0ba <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c090:	68f8      	ldr	r0, [r7, #12]
 800c092:	f000 fdab 	bl	800cbec <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	2200      	movs	r2, #0
 800c09a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c0a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	2201      	movs	r2, #1
 800c0b2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800c0b6:	2303      	movs	r3, #3
 800c0b8:	e11f      	b.n	800c2fa <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c0c0:	b29b      	uxth	r3, r3
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d1b9      	bne.n	800c03a <HAL_SPI_Transmit+0x11a>
 800c0c6:	e0f2      	b.n	800c2ae <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	68db      	ldr	r3, [r3, #12]
 800c0cc:	2b07      	cmp	r3, #7
 800c0ce:	f240 80e7 	bls.w	800c2a0 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800c0d2:	e05d      	b.n	800c190 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	695b      	ldr	r3, [r3, #20]
 800c0da:	f003 0302 	and.w	r3, r3, #2
 800c0de:	2b02      	cmp	r3, #2
 800c0e0:	d132      	bne.n	800c148 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c0e8:	b29b      	uxth	r3, r3
 800c0ea:	2b01      	cmp	r3, #1
 800c0ec:	d918      	bls.n	800c120 <HAL_SPI_Transmit+0x200>
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d014      	beq.n	800c120 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	6812      	ldr	r2, [r2, #0]
 800c100:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c106:	1d1a      	adds	r2, r3, #4
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c112:	b29b      	uxth	r3, r3
 800c114:	3b02      	subs	r3, #2
 800c116:	b29a      	uxth	r2, r3
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c11e:	e037      	b.n	800c190 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c124:	881a      	ldrh	r2, [r3, #0]
 800c126:	69fb      	ldr	r3, [r7, #28]
 800c128:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c12e:	1c9a      	adds	r2, r3, #2
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	3b01      	subs	r3, #1
 800c13e:	b29a      	uxth	r2, r3
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c146:	e023      	b.n	800c190 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c148:	f7f7 fe16 	bl	8003d78 <HAL_GetTick>
 800c14c:	4602      	mov	r2, r0
 800c14e:	697b      	ldr	r3, [r7, #20]
 800c150:	1ad3      	subs	r3, r2, r3
 800c152:	683a      	ldr	r2, [r7, #0]
 800c154:	429a      	cmp	r2, r3
 800c156:	d803      	bhi.n	800c160 <HAL_SPI_Transmit+0x240>
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c15e:	d102      	bne.n	800c166 <HAL_SPI_Transmit+0x246>
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d114      	bne.n	800c190 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c166:	68f8      	ldr	r0, [r7, #12]
 800c168:	f000 fd40 	bl	800cbec <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2200      	movs	r2, #0
 800c170:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c17a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2201      	movs	r2, #1
 800c188:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800c18c:	2303      	movs	r3, #3
 800c18e:	e0b4      	b.n	800c2fa <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c196:	b29b      	uxth	r3, r3
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d19b      	bne.n	800c0d4 <HAL_SPI_Transmit+0x1b4>
 800c19c:	e087      	b.n	800c2ae <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	695b      	ldr	r3, [r3, #20]
 800c1a4:	f003 0302 	and.w	r3, r3, #2
 800c1a8:	2b02      	cmp	r3, #2
 800c1aa:	d155      	bne.n	800c258 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c1b2:	b29b      	uxth	r3, r3
 800c1b4:	2b03      	cmp	r3, #3
 800c1b6:	d918      	bls.n	800c1ea <HAL_SPI_Transmit+0x2ca>
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1bc:	2b40      	cmp	r3, #64	; 0x40
 800c1be:	d914      	bls.n	800c1ea <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	6812      	ldr	r2, [r2, #0]
 800c1ca:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c1d0:	1d1a      	adds	r2, r3, #4
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c1dc:	b29b      	uxth	r3, r3
 800c1de:	3b04      	subs	r3, #4
 800c1e0:	b29a      	uxth	r2, r3
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c1e8:	e05a      	b.n	800c2a0 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c1f0:	b29b      	uxth	r3, r3
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	d917      	bls.n	800c226 <HAL_SPI_Transmit+0x306>
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d013      	beq.n	800c226 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c202:	881a      	ldrh	r2, [r3, #0]
 800c204:	69fb      	ldr	r3, [r7, #28]
 800c206:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c20c:	1c9a      	adds	r2, r3, #2
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c218:	b29b      	uxth	r3, r3
 800c21a:	3b02      	subs	r3, #2
 800c21c:	b29a      	uxth	r2, r3
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c224:	e03c      	b.n	800c2a0 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	3320      	adds	r3, #32
 800c230:	7812      	ldrb	r2, [r2, #0]
 800c232:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c238:	1c5a      	adds	r2, r3, #1
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c244:	b29b      	uxth	r3, r3
 800c246:	3b01      	subs	r3, #1
 800c248:	b29a      	uxth	r2, r3
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c250:	e026      	b.n	800c2a0 <HAL_SPI_Transmit+0x380>
 800c252:	bf00      	nop
 800c254:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c258:	f7f7 fd8e 	bl	8003d78 <HAL_GetTick>
 800c25c:	4602      	mov	r2, r0
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	1ad3      	subs	r3, r2, r3
 800c262:	683a      	ldr	r2, [r7, #0]
 800c264:	429a      	cmp	r2, r3
 800c266:	d803      	bhi.n	800c270 <HAL_SPI_Transmit+0x350>
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c26e:	d102      	bne.n	800c276 <HAL_SPI_Transmit+0x356>
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d114      	bne.n	800c2a0 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c276:	68f8      	ldr	r0, [r7, #12]
 800c278:	f000 fcb8 	bl	800cbec <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2200      	movs	r2, #0
 800c280:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c28a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	2201      	movs	r2, #1
 800c298:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800c29c:	2303      	movs	r3, #3
 800c29e:	e02c      	b.n	800c2fa <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c2a6:	b29b      	uxth	r3, r3
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	f47f af78 	bne.w	800c19e <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	9300      	str	r3, [sp, #0]
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	2108      	movs	r1, #8
 800c2b8:	68f8      	ldr	r0, [r7, #12]
 800c2ba:	f000 fd37 	bl	800cd2c <SPI_WaitOnFlagUntilTimeout>
 800c2be:	4603      	mov	r3, r0
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d007      	beq.n	800c2d4 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c2ca:	f043 0220 	orr.w	r2, r3, #32
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800c2d4:	68f8      	ldr	r0, [r7, #12]
 800c2d6:	f000 fc89 	bl	800cbec <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d001      	beq.n	800c2f8 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800c2f4:	2301      	movs	r3, #1
 800c2f6:	e000      	b.n	800c2fa <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800c2f8:	7efb      	ldrb	r3, [r7, #27]
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3720      	adds	r7, #32
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
 800c302:	bf00      	nop

0800c304 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b086      	sub	sp, #24
 800c308:	af00      	add	r7, sp, #0
 800c30a:	60f8      	str	r0, [r7, #12]
 800c30c:	60b9      	str	r1, [r7, #8]
 800c30e:	607a      	str	r2, [r7, #4]
 800c310:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c312:	2300      	movs	r3, #0
 800c314:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	d101      	bne.n	800c324 <HAL_SPI_TransmitReceive_DMA+0x20>
 800c320:	2302      	movs	r3, #2
 800c322:	e1b4      	b.n	800c68e <HAL_SPI_TransmitReceive_DMA+0x38a>
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	2201      	movs	r2, #1
 800c328:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init temporary variables */
  tmp_state   = hspi->State;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c332:	75bb      	strb	r3, [r7, #22]
  tmp_mode    = hspi->Init.Mode;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	685b      	ldr	r3, [r3, #4]
 800c338:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c33a:	7dbb      	ldrb	r3, [r7, #22]
 800c33c:	2b01      	cmp	r3, #1
 800c33e:	d012      	beq.n	800c366 <HAL_SPI_TransmitReceive_DMA+0x62>
 800c340:	693b      	ldr	r3, [r7, #16]
 800c342:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c346:	d106      	bne.n	800c356 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d102      	bne.n	800c356 <HAL_SPI_TransmitReceive_DMA+0x52>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800c350:	7dbb      	ldrb	r3, [r7, #22]
 800c352:	2b04      	cmp	r3, #4
 800c354:	d007      	beq.n	800c366 <HAL_SPI_TransmitReceive_DMA+0x62>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 800c356:	2302      	movs	r3, #2
 800c358:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	2200      	movs	r2, #0
 800c35e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800c362:	7dfb      	ldrb	r3, [r7, #23]
 800c364:	e193      	b.n	800c68e <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d005      	beq.n	800c378 <HAL_SPI_TransmitReceive_DMA+0x74>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d002      	beq.n	800c378 <HAL_SPI_TransmitReceive_DMA+0x74>
 800c372:	887b      	ldrh	r3, [r7, #2]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d107      	bne.n	800c388 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    errorcode = HAL_ERROR;
 800c378:	2301      	movs	r3, #1
 800c37a:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	2200      	movs	r2, #0
 800c380:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800c384:	7dfb      	ldrb	r3, [r7, #23]
 800c386:	e182      	b.n	800c68e <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	2b04      	cmp	r3, #4
 800c392:	d003      	beq.n	800c39c <HAL_SPI_TransmitReceive_DMA+0x98>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	2205      	movs	r2, #5
 800c398:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	2200      	movs	r2, #0
 800c3a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	68ba      	ldr	r2, [r7, #8]
 800c3a8:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	887a      	ldrh	r2, [r7, #2]
 800c3ae:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	887a      	ldrh	r2, [r7, #2]
 800c3b6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	687a      	ldr	r2, [r7, #4]
 800c3be:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	887a      	ldrh	r2, [r7, #2]
 800c3c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	887a      	ldrh	r2, [r7, #2]
 800c3cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	2200      	movs	r2, #0
 800c3da:	675a      	str	r2, [r3, #116]	; 0x74

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	689a      	ldr	r2, [r3, #8]
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800c3ea:	609a      	str	r2, [r3, #8]

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	68db      	ldr	r3, [r3, #12]
 800c3f0:	2b0f      	cmp	r3, #15
 800c3f2:	d905      	bls.n	800c400 <HAL_SPI_TransmitReceive_DMA+0xfc>
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c3f8:	699b      	ldr	r3, [r3, #24]
 800c3fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c3fe:	d10f      	bne.n	800c420 <HAL_SPI_TransmitReceive_DMA+0x11c>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800c404:	2b07      	cmp	r3, #7
 800c406:	d913      	bls.n	800c430 <HAL_SPI_TransmitReceive_DMA+0x12c>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c40c:	699b      	ldr	r3, [r3, #24]
 800c40e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c412:	d00d      	beq.n	800c430 <HAL_SPI_TransmitReceive_DMA+0x12c>
                                                     (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c418:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800c41a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c41e:	d007      	beq.n	800c430 <HAL_SPI_TransmitReceive_DMA+0x12c>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 800c420:	2301      	movs	r3, #1
 800c422:	75fb      	strb	r3, [r7, #23]
    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2200      	movs	r2, #0
 800c428:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800c42c:	7dfb      	ldrb	r3, [r7, #23]
 800c42e:	e12e      	b.n	800c68e <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	2b07      	cmp	r3, #7
 800c436:	d840      	bhi.n	800c4ba <HAL_SPI_TransmitReceive_DMA+0x1b6>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c43c:	699b      	ldr	r3, [r3, #24]
 800c43e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c442:	d109      	bne.n	800c458 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c44a:	b29b      	uxth	r3, r3
 800c44c:	3301      	adds	r3, #1
 800c44e:	105b      	asrs	r3, r3, #1
 800c450:	b29a      	uxth	r2, r3
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c45c:	699b      	ldr	r3, [r3, #24]
 800c45e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c462:	d109      	bne.n	800c478 <HAL_SPI_TransmitReceive_DMA+0x174>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c46a:	b29b      	uxth	r3, r3
 800c46c:	3303      	adds	r3, #3
 800c46e:	109b      	asrs	r3, r3, #2
 800c470:	b29a      	uxth	r2, r3
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c47c:	699b      	ldr	r3, [r3, #24]
 800c47e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c482:	d109      	bne.n	800c498 <HAL_SPI_TransmitReceive_DMA+0x194>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c48a:	b29b      	uxth	r3, r3
 800c48c:	3301      	adds	r3, #1
 800c48e:	105b      	asrs	r3, r3, #1
 800c490:	b29a      	uxth	r2, r3
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c49c:	699b      	ldr	r3, [r3, #24]
 800c49e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c4a2:	d12e      	bne.n	800c502 <HAL_SPI_TransmitReceive_DMA+0x1fe>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c4aa:	b29b      	uxth	r3, r3
 800c4ac:	3303      	adds	r3, #3
 800c4ae:	109b      	asrs	r3, r3, #2
 800c4b0:	b29a      	uxth	r2, r3
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800c4b8:	e023      	b.n	800c502 <HAL_SPI_TransmitReceive_DMA+0x1fe>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	68db      	ldr	r3, [r3, #12]
 800c4be:	2b0f      	cmp	r3, #15
 800c4c0:	d81f      	bhi.n	800c502 <HAL_SPI_TransmitReceive_DMA+0x1fe>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c4c6:	699b      	ldr	r3, [r3, #24]
 800c4c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c4cc:	d109      	bne.n	800c4e2 <HAL_SPI_TransmitReceive_DMA+0x1de>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	3301      	adds	r3, #1
 800c4d8:	105b      	asrs	r3, r3, #1
 800c4da:	b29a      	uxth	r2, r3
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c4e6:	699b      	ldr	r3, [r3, #24]
 800c4e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c4ec:	d109      	bne.n	800c502 <HAL_SPI_TransmitReceive_DMA+0x1fe>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c4f4:	b29b      	uxth	r3, r3
 800c4f6:	3301      	adds	r3, #1
 800c4f8:	105b      	asrs	r3, r3, #1
 800c4fa:	b29a      	uxth	r2, r3
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  {
    /* Adjustment done */
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c508:	b2db      	uxtb	r3, r3
 800c50a:	2b04      	cmp	r3, #4
 800c50c:	d108      	bne.n	800c520 <HAL_SPI_TransmitReceive_DMA+0x21c>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c512:	4a61      	ldr	r2, [pc, #388]	; (800c698 <HAL_SPI_TransmitReceive_DMA+0x394>)
 800c514:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c51a:	4a60      	ldr	r2, [pc, #384]	; (800c69c <HAL_SPI_TransmitReceive_DMA+0x398>)
 800c51c:	63da      	str	r2, [r3, #60]	; 0x3c
 800c51e:	e007      	b.n	800c530 <HAL_SPI_TransmitReceive_DMA+0x22c>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c524:	4a5e      	ldr	r2, [pc, #376]	; (800c6a0 <HAL_SPI_TransmitReceive_DMA+0x39c>)
 800c526:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c52c:	4a5d      	ldr	r2, [pc, #372]	; (800c6a4 <HAL_SPI_TransmitReceive_DMA+0x3a0>)
 800c52e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c534:	4a5c      	ldr	r2, [pc, #368]	; (800c6a8 <HAL_SPI_TransmitReceive_DMA+0x3a4>)
 800c536:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c53c:	2200      	movs	r2, #0
 800c53e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	3330      	adds	r3, #48	; 0x30
 800c54a:	4619      	mov	r1, r3
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c550:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c558:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800c55a:	f7f8 f90f 	bl	800477c <HAL_DMA_Start_IT>
 800c55e:	4603      	mov	r3, r0
 800c560:	2b00      	cmp	r3, #0
 800c562:	d013      	beq.n	800c58c <HAL_SPI_TransmitReceive_DMA+0x288>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c56a:	f043 0210 	orr.w	r2, r3, #16
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	2200      	movs	r2, #0
 800c578:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    hspi->State = HAL_SPI_STATE_READY;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2201      	movs	r2, #1
 800c580:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    errorcode = HAL_ERROR;
 800c584:	2301      	movs	r3, #1
 800c586:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800c588:	7dfb      	ldrb	r3, [r7, #23]
 800c58a:	e080      	b.n	800c68e <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	689a      	ldr	r2, [r3, #8]
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c59a:	609a      	str	r2, [r3, #8]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c5a8:	2200      	movs	r2, #0
 800c5aa:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c5c4:	4619      	mov	r1, r3
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	3320      	adds	r3, #32
 800c5cc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c5d4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800c5d6:	f7f8 f8d1 	bl	800477c <HAL_DMA_Start_IT>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d013      	beq.n	800c608 <HAL_SPI_TransmitReceive_DMA+0x304>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c5e6:	f043 0210 	orr.w	r2, r3, #16
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    hspi->State = HAL_SPI_STATE_READY;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2201      	movs	r2, #1
 800c5fc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    errorcode = HAL_ERROR;
 800c600:	2301      	movs	r3, #1
 800c602:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800c604:	7dfb      	ldrb	r3, [r7, #23]
 800c606:	e042      	b.n	800c68e <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c60c:	69db      	ldr	r3, [r3, #28]
 800c60e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c612:	d108      	bne.n	800c626 <HAL_SPI_TransmitReceive_DMA+0x322>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	6859      	ldr	r1, [r3, #4]
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	681a      	ldr	r2, [r3, #0]
 800c61e:	4b23      	ldr	r3, [pc, #140]	; (800c6ac <HAL_SPI_TransmitReceive_DMA+0x3a8>)
 800c620:	400b      	ands	r3, r1
 800c622:	6053      	str	r3, [r2, #4]
 800c624:	e009      	b.n	800c63a <HAL_SPI_TransmitReceive_DMA+0x336>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	685a      	ldr	r2, [r3, #4]
 800c62c:	4b1f      	ldr	r3, [pc, #124]	; (800c6ac <HAL_SPI_TransmitReceive_DMA+0x3a8>)
 800c62e:	4013      	ands	r3, r2
 800c630:	8879      	ldrh	r1, [r7, #2]
 800c632:	68fa      	ldr	r2, [r7, #12]
 800c634:	6812      	ldr	r2, [r2, #0]
 800c636:	430b      	orrs	r3, r1
 800c638:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	689a      	ldr	r2, [r3, #8]
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c648:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	691a      	ldr	r2, [r3, #16]
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	f442 7258 	orr.w	r2, r2, #864	; 0x360
 800c658:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	681a      	ldr	r2, [r3, #0]
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	f042 0201 	orr.w	r2, r2, #1
 800c668:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c672:	d107      	bne.n	800c684 <HAL_SPI_TransmitReceive_DMA+0x380>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	681a      	ldr	r2, [r3, #0]
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c682:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	2200      	movs	r2, #0
 800c688:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 800c68c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c68e:	4618      	mov	r0, r3
 800c690:	3718      	adds	r7, #24
 800c692:	46bd      	mov	sp, r7
 800c694:	bd80      	pop	{r7, pc}
 800c696:	bf00      	nop
 800c698:	0800cb39 	.word	0x0800cb39
 800c69c:	0800caad 	.word	0x0800caad
 800c6a0:	0800cb55 	.word	0x0800cb55
 800c6a4:	0800caf3 	.word	0x0800caf3
 800c6a8:	0800cb71 	.word	0x0800cb71
 800c6ac:	ffff0000 	.word	0xffff0000

0800c6b0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b08a      	sub	sp, #40	; 0x28
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	691b      	ldr	r3, [r3, #16]
 800c6be:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	695b      	ldr	r3, [r3, #20]
 800c6c6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800c6c8:	6a3a      	ldr	r2, [r7, #32]
 800c6ca:	69fb      	ldr	r3, [r7, #28]
 800c6cc:	4013      	ands	r3, r2
 800c6ce:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	689b      	ldr	r3, [r3, #8]
 800c6d6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800c6d8:	2300      	movs	r3, #0
 800c6da:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c6e2:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	3330      	adds	r3, #48	; 0x30
 800c6ea:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c6ec:	69bb      	ldr	r3, [r7, #24]
 800c6ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d113      	bne.n	800c71e <HAL_SPI_IRQHandler+0x6e>
 800c6f6:	69bb      	ldr	r3, [r7, #24]
 800c6f8:	f003 0320 	and.w	r3, r3, #32
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d10e      	bne.n	800c71e <HAL_SPI_IRQHandler+0x6e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800c700:	69bb      	ldr	r3, [r7, #24]
 800c702:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c706:	2b00      	cmp	r3, #0
 800c708:	d009      	beq.n	800c71e <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c70e:	6878      	ldr	r0, [r7, #4]
 800c710:	4798      	blx	r3
    hspi->RxISR(hspi);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	4798      	blx	r3
    handled = 1UL;
 800c71a:	2301      	movs	r3, #1
 800c71c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c71e:	69bb      	ldr	r3, [r7, #24]
 800c720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c724:	2b00      	cmp	r3, #0
 800c726:	d10f      	bne.n	800c748 <HAL_SPI_IRQHandler+0x98>
 800c728:	69bb      	ldr	r3, [r7, #24]
 800c72a:	f003 0301 	and.w	r3, r3, #1
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d00a      	beq.n	800c748 <HAL_SPI_IRQHandler+0x98>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800c732:	69bb      	ldr	r3, [r7, #24]
 800c734:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d105      	bne.n	800c748 <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c740:	6878      	ldr	r0, [r7, #4]
 800c742:	4798      	blx	r3
    handled = 1UL;
 800c744:	2301      	movs	r3, #1
 800c746:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c748:	69bb      	ldr	r3, [r7, #24]
 800c74a:	f003 0320 	and.w	r3, r3, #32
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d10f      	bne.n	800c772 <HAL_SPI_IRQHandler+0xc2>
 800c752:	69bb      	ldr	r3, [r7, #24]
 800c754:	f003 0302 	and.w	r3, r3, #2
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d00a      	beq.n	800c772 <HAL_SPI_IRQHandler+0xc2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800c75c:	69bb      	ldr	r3, [r7, #24]
 800c75e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c762:	2b00      	cmp	r3, #0
 800c764:	d105      	bne.n	800c772 <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c76a:	6878      	ldr	r0, [r7, #4]
 800c76c:	4798      	blx	r3
    handled = 1UL;
 800c76e:	2301      	movs	r3, #1
 800c770:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800c772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c774:	2b00      	cmp	r3, #0
 800c776:	f040 815a 	bne.w	800ca2e <HAL_SPI_IRQHandler+0x37e>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	f003 0308 	and.w	r3, r3, #8
 800c780:	2b00      	cmp	r3, #0
 800c782:	f000 808b 	beq.w	800c89c <HAL_SPI_IRQHandler+0x1ec>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	699a      	ldr	r2, [r3, #24]
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	f042 0208 	orr.w	r2, r2, #8
 800c794:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	699a      	ldr	r2, [r3, #24]
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f042 0210 	orr.w	r2, r2, #16
 800c7a4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	699a      	ldr	r2, [r3, #24]
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c7b4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	691a      	ldr	r2, [r3, #16]
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	f022 0208 	bic.w	r2, r2, #8
 800c7c4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	689b      	ldr	r3, [r3, #8]
 800c7cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d13d      	bne.n	800c850 <HAL_SPI_IRQHandler+0x1a0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800c7d4:	e036      	b.n	800c844 <HAL_SPI_IRQHandler+0x194>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	68db      	ldr	r3, [r3, #12]
 800c7da:	2b0f      	cmp	r3, #15
 800c7dc:	d90b      	bls.n	800c7f6 <HAL_SPI_IRQHandler+0x146>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681a      	ldr	r2, [r3, #0]
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c7e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c7e8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c7ee:	1d1a      	adds	r2, r3, #4
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	665a      	str	r2, [r3, #100]	; 0x64
 800c7f4:	e01d      	b.n	800c832 <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	68db      	ldr	r3, [r3, #12]
 800c7fa:	2b07      	cmp	r3, #7
 800c7fc:	d90b      	bls.n	800c816 <HAL_SPI_IRQHandler+0x166>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c802:	68fa      	ldr	r2, [r7, #12]
 800c804:	8812      	ldrh	r2, [r2, #0]
 800c806:	b292      	uxth	r2, r2
 800c808:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c80e:	1c9a      	adds	r2, r3, #2
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	665a      	str	r2, [r3, #100]	; 0x64
 800c814:	e00d      	b.n	800c832 <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c822:	7812      	ldrb	r2, [r2, #0]
 800c824:	b2d2      	uxtb	r2, r2
 800c826:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c82c:	1c5a      	adds	r2, r3, #1
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	665a      	str	r2, [r3, #100]	; 0x64
        }

        hspi->RxXferCount--;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c838:	b29b      	uxth	r3, r3
 800c83a:	3b01      	subs	r3, #1
 800c83c:	b29a      	uxth	r2, r3
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800c84a:	b29b      	uxth	r3, r3
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d1c2      	bne.n	800c7d6 <HAL_SPI_IRQHandler+0x126>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800c850:	6878      	ldr	r0, [r7, #4]
 800c852:	f000 f9cb 	bl	800cbec <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2201      	movs	r2, #1
 800c85a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c864:	2b00      	cmp	r3, #0
 800c866:	d003      	beq.n	800c870 <HAL_SPI_IRQHandler+0x1c0>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f000 f915 	bl	800ca98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c86e:	e0e3      	b.n	800ca38 <HAL_SPI_IRQHandler+0x388>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800c870:	7cfb      	ldrb	r3, [r7, #19]
 800c872:	2b05      	cmp	r3, #5
 800c874:	d103      	bne.n	800c87e <HAL_SPI_IRQHandler+0x1ce>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	f7f5 fa14 	bl	8001ca4 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800c87c:	e0d9      	b.n	800ca32 <HAL_SPI_IRQHandler+0x382>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800c87e:	7cfb      	ldrb	r3, [r7, #19]
 800c880:	2b04      	cmp	r3, #4
 800c882:	d103      	bne.n	800c88c <HAL_SPI_IRQHandler+0x1dc>
      HAL_SPI_RxCpltCallback(hspi);
 800c884:	6878      	ldr	r0, [r7, #4]
 800c886:	f000 f8e9 	bl	800ca5c <HAL_SPI_RxCpltCallback>
    return;
 800c88a:	e0d2      	b.n	800ca32 <HAL_SPI_IRQHandler+0x382>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800c88c:	7cfb      	ldrb	r3, [r7, #19]
 800c88e:	2b03      	cmp	r3, #3
 800c890:	f040 80cf 	bne.w	800ca32 <HAL_SPI_IRQHandler+0x382>
      HAL_SPI_TxCpltCallback(hspi);
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f000 f8d7 	bl	800ca48 <HAL_SPI_TxCpltCallback>
    return;
 800c89a:	e0ca      	b.n	800ca32 <HAL_SPI_IRQHandler+0x382>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800c89c:	69fb      	ldr	r3, [r7, #28]
 800c89e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d00d      	beq.n	800c8c2 <HAL_SPI_IRQHandler+0x212>
 800c8a6:	6a3b      	ldr	r3, [r7, #32]
 800c8a8:	f003 0308 	and.w	r3, r3, #8
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d008      	beq.n	800c8c2 <HAL_SPI_IRQHandler+0x212>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	699a      	ldr	r2, [r3, #24]
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c8be:	619a      	str	r2, [r3, #24]

    return;
 800c8c0:	e0ba      	b.n	800ca38 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800c8c2:	69bb      	ldr	r3, [r7, #24]
 800c8c4:	f403 7358 	and.w	r3, r3, #864	; 0x360
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	f000 80b5 	beq.w	800ca38 <HAL_SPI_IRQHandler+0x388>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800c8ce:	69bb      	ldr	r3, [r7, #24]
 800c8d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d00f      	beq.n	800c8f8 <HAL_SPI_IRQHandler+0x248>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c8de:	f043 0204 	orr.w	r2, r3, #4
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	699a      	ldr	r2, [r3, #24]
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c8f6:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d00f      	beq.n	800c922 <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c908:	f043 0201 	orr.w	r2, r3, #1
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	699a      	ldr	r2, [r3, #24]
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c920:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800c922:	69bb      	ldr	r3, [r7, #24]
 800c924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d00f      	beq.n	800c94c <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c932:	f043 0208 	orr.w	r2, r3, #8
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	699a      	ldr	r2, [r3, #24]
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c94a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800c94c:	69bb      	ldr	r3, [r7, #24]
 800c94e:	f003 0320 	and.w	r3, r3, #32
 800c952:	2b00      	cmp	r3, #0
 800c954:	d00f      	beq.n	800c976 <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c95c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	699a      	ldr	r2, [r3, #24]
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f042 0220 	orr.w	r2, r2, #32
 800c974:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d05a      	beq.n	800ca36 <HAL_SPI_IRQHandler+0x386>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	681a      	ldr	r2, [r3, #0]
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	f022 0201 	bic.w	r2, r2, #1
 800c98e:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	6919      	ldr	r1, [r3, #16]
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681a      	ldr	r2, [r3, #0]
 800c99a:	4b29      	ldr	r3, [pc, #164]	; (800ca40 <HAL_SPI_IRQHandler+0x390>)
 800c99c:	400b      	ands	r3, r1
 800c99e:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c9a6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800c9aa:	d138      	bne.n	800ca1e <HAL_SPI_IRQHandler+0x36e>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	689a      	ldr	r2, [r3, #8]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800c9ba:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d013      	beq.n	800c9ec <HAL_SPI_IRQHandler+0x33c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c9c8:	4a1e      	ldr	r2, [pc, #120]	; (800ca44 <HAL_SPI_IRQHandler+0x394>)
 800c9ca:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	f7f8 fc5b 	bl	800528c <HAL_DMA_Abort_IT>
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d007      	beq.n	800c9ec <HAL_SPI_IRQHandler+0x33c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c9e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d020      	beq.n	800ca36 <HAL_SPI_IRQHandler+0x386>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c9f8:	4a12      	ldr	r2, [pc, #72]	; (800ca44 <HAL_SPI_IRQHandler+0x394>)
 800c9fa:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ca00:	4618      	mov	r0, r3
 800ca02:	f7f8 fc43 	bl	800528c <HAL_DMA_Abort_IT>
 800ca06:	4603      	mov	r3, r0
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d014      	beq.n	800ca36 <HAL_SPI_IRQHandler+0x386>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ca12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800ca1c:	e00b      	b.n	800ca36 <HAL_SPI_IRQHandler+0x386>
        hspi->State = HAL_SPI_STATE_READY;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	2201      	movs	r2, #1
 800ca22:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 800ca26:	6878      	ldr	r0, [r7, #4]
 800ca28:	f000 f836 	bl	800ca98 <HAL_SPI_ErrorCallback>
    return;
 800ca2c:	e003      	b.n	800ca36 <HAL_SPI_IRQHandler+0x386>
    return;
 800ca2e:	bf00      	nop
 800ca30:	e002      	b.n	800ca38 <HAL_SPI_IRQHandler+0x388>
    return;
 800ca32:	bf00      	nop
 800ca34:	e000      	b.n	800ca38 <HAL_SPI_IRQHandler+0x388>
    return;
 800ca36:	bf00      	nop
  }
}
 800ca38:	3728      	adds	r7, #40	; 0x28
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd80      	pop	{r7, pc}
 800ca3e:	bf00      	nop
 800ca40:	fffffc94 	.word	0xfffffc94
 800ca44:	0800cbb7 	.word	0x0800cbb7

0800ca48 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b083      	sub	sp, #12
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800ca50:	bf00      	nop
 800ca52:	370c      	adds	r7, #12
 800ca54:	46bd      	mov	sp, r7
 800ca56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5a:	4770      	bx	lr

0800ca5c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	b083      	sub	sp, #12
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800ca64:	bf00      	nop
 800ca66:	370c      	adds	r7, #12
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6e:	4770      	bx	lr

0800ca70 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ca70:	b480      	push	{r7}
 800ca72:	b083      	sub	sp, #12
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800ca78:	bf00      	nop
 800ca7a:	370c      	adds	r7, #12
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca82:	4770      	bx	lr

0800ca84 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ca84:	b480      	push	{r7}
 800ca86:	b083      	sub	sp, #12
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800ca8c:	bf00      	nop
 800ca8e:	370c      	adds	r7, #12
 800ca90:	46bd      	mov	sp, r7
 800ca92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca96:	4770      	bx	lr

0800ca98 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b083      	sub	sp, #12
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800caa0:	bf00      	nop
 800caa2:	370c      	adds	r7, #12
 800caa4:	46bd      	mov	sp, r7
 800caa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caaa:	4770      	bx	lr

0800caac <SPI_DMAReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b084      	sub	sp, #16
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cab8:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800cac0:	b2db      	uxtb	r3, r3
 800cac2:	2b07      	cmp	r3, #7
 800cac4:	d011      	beq.n	800caea <SPI_DMAReceiveCplt+0x3e>
  {
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800caca:	69db      	ldr	r3, [r3, #28]
 800cacc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cad0:	d103      	bne.n	800cada <SPI_DMAReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800cad2:	68f8      	ldr	r0, [r7, #12]
 800cad4:	f7ff ffc2 	bl	800ca5c <HAL_SPI_RxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800cad8:	e007      	b.n	800caea <SPI_DMAReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	691a      	ldr	r2, [r3, #16]
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f042 0208 	orr.w	r2, r2, #8
 800cae8:	611a      	str	r2, [r3, #16]
}
 800caea:	bf00      	nop
 800caec:	3710      	adds	r7, #16
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}

0800caf2 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800caf2:	b580      	push	{r7, lr}
 800caf4:	b084      	sub	sp, #16
 800caf6:	af00      	add	r7, sp, #0
 800caf8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cafe:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800cb06:	b2db      	uxtb	r3, r3
 800cb08:	2b07      	cmp	r3, #7
 800cb0a:	d011      	beq.n	800cb30 <SPI_DMATransmitReceiveCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cb10:	69db      	ldr	r3, [r3, #28]
 800cb12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cb16:	d103      	bne.n	800cb20 <SPI_DMATransmitReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxRxCpltCallback(hspi);
#else
      HAL_SPI_TxRxCpltCallback(hspi);
 800cb18:	68f8      	ldr	r0, [r7, #12]
 800cb1a:	f7f5 f8c3 	bl	8001ca4 <HAL_SPI_TxRxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800cb1e:	e007      	b.n	800cb30 <SPI_DMATransmitReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	691a      	ldr	r2, [r3, #16]
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	f042 0208 	orr.w	r2, r2, #8
 800cb2e:	611a      	str	r2, [r3, #16]
}
 800cb30:	bf00      	nop
 800cb32:	3710      	adds	r7, #16
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b084      	sub	sp, #16
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb44:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800cb46:	68f8      	ldr	r0, [r7, #12]
 800cb48:	f7ff ff92 	bl	800ca70 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb4c:	bf00      	nop
 800cb4e:	3710      	adds	r7, #16
 800cb50:	46bd      	mov	sp, r7
 800cb52:	bd80      	pop	{r7, pc}

0800cb54 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b084      	sub	sp, #16
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb60:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800cb62:	68f8      	ldr	r0, [r7, #12]
 800cb64:	f7ff ff8e 	bl	800ca84 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb68:	bf00      	nop
 800cb6a:	3710      	adds	r7, #16
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}

0800cb70 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b084      	sub	sp, #16
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb7c:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800cb7e:	6878      	ldr	r0, [r7, #4]
 800cb80:	f7f9 fd2c 	bl	80065dc <HAL_DMA_GetError>
 800cb84:	4603      	mov	r3, r0
 800cb86:	2b02      	cmp	r3, #2
 800cb88:	d011      	beq.n	800cbae <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800cb8a:	68f8      	ldr	r0, [r7, #12]
 800cb8c:	f000 f82e 	bl	800cbec <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb96:	f043 0210 	orr.w	r2, r3, #16
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	2201      	movs	r2, #1
 800cba4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800cba8:	68f8      	ldr	r0, [r7, #12]
 800cbaa:	f7ff ff75 	bl	800ca98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800cbae:	bf00      	nop
 800cbb0:	3710      	adds	r7, #16
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	bd80      	pop	{r7, pc}

0800cbb6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cbb6:	b580      	push	{r7, lr}
 800cbb8:	b084      	sub	sp, #16
 800cbba:	af00      	add	r7, sp, #0
 800cbbc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbc2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	2201      	movs	r2, #1
 800cbd8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cbdc:	68f8      	ldr	r0, [r7, #12]
 800cbde:	f7ff ff5b 	bl	800ca98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cbe2:	bf00      	nop
 800cbe4:	3710      	adds	r7, #16
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}
	...

0800cbec <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800cbec:	b480      	push	{r7}
 800cbee:	b085      	sub	sp, #20
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	695b      	ldr	r3, [r3, #20]
 800cbfa:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	699a      	ldr	r2, [r3, #24]
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	f042 0208 	orr.w	r2, r2, #8
 800cc0a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	699a      	ldr	r2, [r3, #24]
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f042 0210 	orr.w	r2, r2, #16
 800cc1a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	681a      	ldr	r2, [r3, #0]
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	f022 0201 	bic.w	r2, r2, #1
 800cc2a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	6919      	ldr	r1, [r3, #16]
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681a      	ldr	r2, [r3, #0]
 800cc36:	4b3c      	ldr	r3, [pc, #240]	; (800cd28 <SPI_CloseTransfer+0x13c>)
 800cc38:	400b      	ands	r3, r1
 800cc3a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	689a      	ldr	r2, [r3, #8]
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800cc4a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800cc52:	b2db      	uxtb	r3, r3
 800cc54:	2b04      	cmp	r3, #4
 800cc56:	d014      	beq.n	800cc82 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	f003 0320 	and.w	r3, r3, #32
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d00f      	beq.n	800cc82 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cc68:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	699a      	ldr	r2, [r3, #24]
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	f042 0220 	orr.w	r2, r2, #32
 800cc80:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800cc88:	b2db      	uxtb	r3, r3
 800cc8a:	2b03      	cmp	r3, #3
 800cc8c:	d014      	beq.n	800ccb8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d00f      	beq.n	800ccb8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cc9e:	f043 0204 	orr.w	r2, r3, #4
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	699a      	ldr	r2, [r3, #24]
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ccb6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d00f      	beq.n	800cce2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ccc8:	f043 0201 	orr.w	r2, r3, #1
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	699a      	ldr	r2, [r3, #24]
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cce0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d00f      	beq.n	800cd0c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ccf2:	f043 0208 	orr.w	r2, r3, #8
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	699a      	ldr	r2, [r3, #24]
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cd0a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2200      	movs	r2, #0
 800cd18:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800cd1c:	bf00      	nop
 800cd1e:	3714      	adds	r7, #20
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr
 800cd28:	fffffc90 	.word	0xfffffc90

0800cd2c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b084      	sub	sp, #16
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	60f8      	str	r0, [r7, #12]
 800cd34:	60b9      	str	r1, [r7, #8]
 800cd36:	603b      	str	r3, [r7, #0]
 800cd38:	4613      	mov	r3, r2
 800cd3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800cd3c:	e010      	b.n	800cd60 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cd3e:	f7f7 f81b 	bl	8003d78 <HAL_GetTick>
 800cd42:	4602      	mov	r2, r0
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	1ad3      	subs	r3, r2, r3
 800cd48:	69ba      	ldr	r2, [r7, #24]
 800cd4a:	429a      	cmp	r2, r3
 800cd4c:	d803      	bhi.n	800cd56 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800cd4e:	69bb      	ldr	r3, [r7, #24]
 800cd50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd54:	d102      	bne.n	800cd5c <SPI_WaitOnFlagUntilTimeout+0x30>
 800cd56:	69bb      	ldr	r3, [r7, #24]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d101      	bne.n	800cd60 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800cd5c:	2303      	movs	r3, #3
 800cd5e:	e00f      	b.n	800cd80 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	695a      	ldr	r2, [r3, #20]
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	4013      	ands	r3, r2
 800cd6a:	68ba      	ldr	r2, [r7, #8]
 800cd6c:	429a      	cmp	r2, r3
 800cd6e:	bf0c      	ite	eq
 800cd70:	2301      	moveq	r3, #1
 800cd72:	2300      	movne	r3, #0
 800cd74:	b2db      	uxtb	r3, r3
 800cd76:	461a      	mov	r2, r3
 800cd78:	79fb      	ldrb	r3, [r7, #7]
 800cd7a:	429a      	cmp	r2, r3
 800cd7c:	d0df      	beq.n	800cd3e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800cd7e:	2300      	movs	r3, #0
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	3710      	adds	r7, #16
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bd80      	pop	{r7, pc}

0800cd88 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800cd88:	b480      	push	{r7}
 800cd8a:	b085      	sub	sp, #20
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd94:	095b      	lsrs	r3, r3, #5
 800cd96:	3301      	adds	r3, #1
 800cd98:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	68db      	ldr	r3, [r3, #12]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	3307      	adds	r3, #7
 800cda6:	08db      	lsrs	r3, r3, #3
 800cda8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	68fa      	ldr	r2, [r7, #12]
 800cdae:	fb02 f303 	mul.w	r3, r2, r3
}
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	3714      	adds	r7, #20
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbc:	4770      	bx	lr

0800cdbe <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cdbe:	b580      	push	{r7, lr}
 800cdc0:	b082      	sub	sp, #8
 800cdc2:	af00      	add	r7, sp, #0
 800cdc4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d101      	bne.n	800cdd0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cdcc:	2301      	movs	r3, #1
 800cdce:	e049      	b.n	800ce64 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cdd6:	b2db      	uxtb	r3, r3
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d106      	bne.n	800cdea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	2200      	movs	r2, #0
 800cde0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f7f6 fb31 	bl	800344c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	2202      	movs	r2, #2
 800cdee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681a      	ldr	r2, [r3, #0]
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	3304      	adds	r3, #4
 800cdfa:	4619      	mov	r1, r3
 800cdfc:	4610      	mov	r0, r2
 800cdfe:	f000 fda1 	bl	800d944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	2201      	movs	r2, #1
 800ce06:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2201      	movs	r2, #1
 800ce0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	2201      	movs	r2, #1
 800ce16:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2201      	movs	r2, #1
 800ce26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2201      	movs	r2, #1
 800ce2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	2201      	movs	r2, #1
 800ce36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	2201      	movs	r2, #1
 800ce3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2201      	movs	r2, #1
 800ce46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	2201      	movs	r2, #1
 800ce56:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ce62:	2300      	movs	r3, #0
}
 800ce64:	4618      	mov	r0, r3
 800ce66:	3708      	adds	r7, #8
 800ce68:	46bd      	mov	sp, r7
 800ce6a:	bd80      	pop	{r7, pc}

0800ce6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	b085      	sub	sp, #20
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce7a:	b2db      	uxtb	r3, r3
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d001      	beq.n	800ce84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ce80:	2301      	movs	r3, #1
 800ce82:	e054      	b.n	800cf2e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2202      	movs	r2, #2
 800ce88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	68da      	ldr	r2, [r3, #12]
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	f042 0201 	orr.w	r2, r2, #1
 800ce9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	4a26      	ldr	r2, [pc, #152]	; (800cf3c <HAL_TIM_Base_Start_IT+0xd0>)
 800cea2:	4293      	cmp	r3, r2
 800cea4:	d022      	beq.n	800ceec <HAL_TIM_Base_Start_IT+0x80>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ceae:	d01d      	beq.n	800ceec <HAL_TIM_Base_Start_IT+0x80>
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	4a22      	ldr	r2, [pc, #136]	; (800cf40 <HAL_TIM_Base_Start_IT+0xd4>)
 800ceb6:	4293      	cmp	r3, r2
 800ceb8:	d018      	beq.n	800ceec <HAL_TIM_Base_Start_IT+0x80>
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	4a21      	ldr	r2, [pc, #132]	; (800cf44 <HAL_TIM_Base_Start_IT+0xd8>)
 800cec0:	4293      	cmp	r3, r2
 800cec2:	d013      	beq.n	800ceec <HAL_TIM_Base_Start_IT+0x80>
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	4a1f      	ldr	r2, [pc, #124]	; (800cf48 <HAL_TIM_Base_Start_IT+0xdc>)
 800ceca:	4293      	cmp	r3, r2
 800cecc:	d00e      	beq.n	800ceec <HAL_TIM_Base_Start_IT+0x80>
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	4a1e      	ldr	r2, [pc, #120]	; (800cf4c <HAL_TIM_Base_Start_IT+0xe0>)
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d009      	beq.n	800ceec <HAL_TIM_Base_Start_IT+0x80>
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	4a1c      	ldr	r2, [pc, #112]	; (800cf50 <HAL_TIM_Base_Start_IT+0xe4>)
 800cede:	4293      	cmp	r3, r2
 800cee0:	d004      	beq.n	800ceec <HAL_TIM_Base_Start_IT+0x80>
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	4a1b      	ldr	r2, [pc, #108]	; (800cf54 <HAL_TIM_Base_Start_IT+0xe8>)
 800cee8:	4293      	cmp	r3, r2
 800ceea:	d115      	bne.n	800cf18 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	689a      	ldr	r2, [r3, #8]
 800cef2:	4b19      	ldr	r3, [pc, #100]	; (800cf58 <HAL_TIM_Base_Start_IT+0xec>)
 800cef4:	4013      	ands	r3, r2
 800cef6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	2b06      	cmp	r3, #6
 800cefc:	d015      	beq.n	800cf2a <HAL_TIM_Base_Start_IT+0xbe>
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cf04:	d011      	beq.n	800cf2a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	681a      	ldr	r2, [r3, #0]
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	f042 0201 	orr.w	r2, r2, #1
 800cf14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf16:	e008      	b.n	800cf2a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	681a      	ldr	r2, [r3, #0]
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	f042 0201 	orr.w	r2, r2, #1
 800cf26:	601a      	str	r2, [r3, #0]
 800cf28:	e000      	b.n	800cf2c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cf2c:	2300      	movs	r3, #0
}
 800cf2e:	4618      	mov	r0, r3
 800cf30:	3714      	adds	r7, #20
 800cf32:	46bd      	mov	sp, r7
 800cf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf38:	4770      	bx	lr
 800cf3a:	bf00      	nop
 800cf3c:	40010000 	.word	0x40010000
 800cf40:	40000400 	.word	0x40000400
 800cf44:	40000800 	.word	0x40000800
 800cf48:	40000c00 	.word	0x40000c00
 800cf4c:	40010400 	.word	0x40010400
 800cf50:	40001800 	.word	0x40001800
 800cf54:	40014000 	.word	0x40014000
 800cf58:	00010007 	.word	0x00010007

0800cf5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b082      	sub	sp, #8
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d101      	bne.n	800cf6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	e049      	b.n	800d002 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf74:	b2db      	uxtb	r3, r3
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d106      	bne.n	800cf88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cf82:	6878      	ldr	r0, [r7, #4]
 800cf84:	f000 f841 	bl	800d00a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	2202      	movs	r2, #2
 800cf8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681a      	ldr	r2, [r3, #0]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	3304      	adds	r3, #4
 800cf98:	4619      	mov	r1, r3
 800cf9a:	4610      	mov	r0, r2
 800cf9c:	f000 fcd2 	bl	800d944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2201      	movs	r2, #1
 800cfa4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	2201      	movs	r2, #1
 800cfac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2201      	movs	r2, #1
 800cfbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2201      	movs	r2, #1
 800cfdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2201      	movs	r2, #1
 800cfec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2201      	movs	r2, #1
 800cff4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2201      	movs	r2, #1
 800cffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d000:	2300      	movs	r3, #0
}
 800d002:	4618      	mov	r0, r3
 800d004:	3708      	adds	r7, #8
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}

0800d00a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d00a:	b480      	push	{r7}
 800d00c:	b083      	sub	sp, #12
 800d00e:	af00      	add	r7, sp, #0
 800d010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d012:	bf00      	nop
 800d014:	370c      	adds	r7, #12
 800d016:	46bd      	mov	sp, r7
 800d018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01c:	4770      	bx	lr

0800d01e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800d01e:	b580      	push	{r7, lr}
 800d020:	b082      	sub	sp, #8
 800d022:	af00      	add	r7, sp, #0
 800d024:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d101      	bne.n	800d030 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800d02c:	2301      	movs	r3, #1
 800d02e:	e049      	b.n	800d0c4 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d036:	b2db      	uxtb	r3, r3
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d106      	bne.n	800d04a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2200      	movs	r2, #0
 800d040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800d044:	6878      	ldr	r0, [r7, #4]
 800d046:	f000 f841 	bl	800d0cc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2202      	movs	r2, #2
 800d04e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681a      	ldr	r2, [r3, #0]
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	3304      	adds	r3, #4
 800d05a:	4619      	mov	r1, r3
 800d05c:	4610      	mov	r0, r2
 800d05e:	f000 fc71 	bl	800d944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2201      	movs	r2, #1
 800d066:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2201      	movs	r2, #1
 800d06e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	2201      	movs	r2, #1
 800d076:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	2201      	movs	r2, #1
 800d07e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2201      	movs	r2, #1
 800d086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2201      	movs	r2, #1
 800d08e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2201      	movs	r2, #1
 800d096:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2201      	movs	r2, #1
 800d09e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	2201      	movs	r2, #1
 800d0a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2201      	movs	r2, #1
 800d0ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2201      	movs	r2, #1
 800d0b6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2201      	movs	r2, #1
 800d0be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d0c2:	2300      	movs	r3, #0
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	3708      	adds	r7, #8
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}

0800d0cc <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800d0cc:	b480      	push	{r7}
 800d0ce:	b083      	sub	sp, #12
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800d0d4:	bf00      	nop
 800d0d6:	370c      	adds	r7, #12
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0de:	4770      	bx	lr

0800d0e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b082      	sub	sp, #8
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	691b      	ldr	r3, [r3, #16]
 800d0ee:	f003 0302 	and.w	r3, r3, #2
 800d0f2:	2b02      	cmp	r3, #2
 800d0f4:	d122      	bne.n	800d13c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	68db      	ldr	r3, [r3, #12]
 800d0fc:	f003 0302 	and.w	r3, r3, #2
 800d100:	2b02      	cmp	r3, #2
 800d102:	d11b      	bne.n	800d13c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	f06f 0202 	mvn.w	r2, #2
 800d10c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2201      	movs	r2, #1
 800d112:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	699b      	ldr	r3, [r3, #24]
 800d11a:	f003 0303 	and.w	r3, r3, #3
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d003      	beq.n	800d12a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d122:	6878      	ldr	r0, [r7, #4]
 800d124:	f000 fbf0 	bl	800d908 <HAL_TIM_IC_CaptureCallback>
 800d128:	e005      	b.n	800d136 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d12a:	6878      	ldr	r0, [r7, #4]
 800d12c:	f000 fbe2 	bl	800d8f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d130:	6878      	ldr	r0, [r7, #4]
 800d132:	f000 fbf3 	bl	800d91c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2200      	movs	r2, #0
 800d13a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	691b      	ldr	r3, [r3, #16]
 800d142:	f003 0304 	and.w	r3, r3, #4
 800d146:	2b04      	cmp	r3, #4
 800d148:	d122      	bne.n	800d190 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	68db      	ldr	r3, [r3, #12]
 800d150:	f003 0304 	and.w	r3, r3, #4
 800d154:	2b04      	cmp	r3, #4
 800d156:	d11b      	bne.n	800d190 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	f06f 0204 	mvn.w	r2, #4
 800d160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	2202      	movs	r2, #2
 800d166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	699b      	ldr	r3, [r3, #24]
 800d16e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d172:	2b00      	cmp	r3, #0
 800d174:	d003      	beq.n	800d17e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f000 fbc6 	bl	800d908 <HAL_TIM_IC_CaptureCallback>
 800d17c:	e005      	b.n	800d18a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d17e:	6878      	ldr	r0, [r7, #4]
 800d180:	f000 fbb8 	bl	800d8f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f000 fbc9 	bl	800d91c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2200      	movs	r2, #0
 800d18e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	691b      	ldr	r3, [r3, #16]
 800d196:	f003 0308 	and.w	r3, r3, #8
 800d19a:	2b08      	cmp	r3, #8
 800d19c:	d122      	bne.n	800d1e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	68db      	ldr	r3, [r3, #12]
 800d1a4:	f003 0308 	and.w	r3, r3, #8
 800d1a8:	2b08      	cmp	r3, #8
 800d1aa:	d11b      	bne.n	800d1e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	f06f 0208 	mvn.w	r2, #8
 800d1b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2204      	movs	r2, #4
 800d1ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	69db      	ldr	r3, [r3, #28]
 800d1c2:	f003 0303 	and.w	r3, r3, #3
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d003      	beq.n	800d1d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	f000 fb9c 	bl	800d908 <HAL_TIM_IC_CaptureCallback>
 800d1d0:	e005      	b.n	800d1de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1d2:	6878      	ldr	r0, [r7, #4]
 800d1d4:	f000 fb8e 	bl	800d8f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1d8:	6878      	ldr	r0, [r7, #4]
 800d1da:	f000 fb9f 	bl	800d91c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	691b      	ldr	r3, [r3, #16]
 800d1ea:	f003 0310 	and.w	r3, r3, #16
 800d1ee:	2b10      	cmp	r3, #16
 800d1f0:	d122      	bne.n	800d238 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	68db      	ldr	r3, [r3, #12]
 800d1f8:	f003 0310 	and.w	r3, r3, #16
 800d1fc:	2b10      	cmp	r3, #16
 800d1fe:	d11b      	bne.n	800d238 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	f06f 0210 	mvn.w	r2, #16
 800d208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	2208      	movs	r2, #8
 800d20e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	69db      	ldr	r3, [r3, #28]
 800d216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d003      	beq.n	800d226 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f000 fb72 	bl	800d908 <HAL_TIM_IC_CaptureCallback>
 800d224:	e005      	b.n	800d232 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d226:	6878      	ldr	r0, [r7, #4]
 800d228:	f000 fb64 	bl	800d8f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d22c:	6878      	ldr	r0, [r7, #4]
 800d22e:	f000 fb75 	bl	800d91c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	2200      	movs	r2, #0
 800d236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	691b      	ldr	r3, [r3, #16]
 800d23e:	f003 0301 	and.w	r3, r3, #1
 800d242:	2b01      	cmp	r3, #1
 800d244:	d10e      	bne.n	800d264 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	68db      	ldr	r3, [r3, #12]
 800d24c:	f003 0301 	and.w	r3, r3, #1
 800d250:	2b01      	cmp	r3, #1
 800d252:	d107      	bne.n	800d264 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	f06f 0201 	mvn.w	r2, #1
 800d25c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d25e:	6878      	ldr	r0, [r7, #4]
 800d260:	f7f4 fdd4 	bl	8001e0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	691b      	ldr	r3, [r3, #16]
 800d26a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d26e:	2b80      	cmp	r3, #128	; 0x80
 800d270:	d10e      	bne.n	800d290 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	68db      	ldr	r3, [r3, #12]
 800d278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d27c:	2b80      	cmp	r3, #128	; 0x80
 800d27e:	d107      	bne.n	800d290 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f001 fab4 	bl	800e7f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	691b      	ldr	r3, [r3, #16]
 800d296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d29a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d29e:	d10e      	bne.n	800d2be <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	68db      	ldr	r3, [r3, #12]
 800d2a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2aa:	2b80      	cmp	r3, #128	; 0x80
 800d2ac:	d107      	bne.n	800d2be <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d2b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d2b8:	6878      	ldr	r0, [r7, #4]
 800d2ba:	f001 faa7 	bl	800e80c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	691b      	ldr	r3, [r3, #16]
 800d2c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2c8:	2b40      	cmp	r3, #64	; 0x40
 800d2ca:	d10e      	bne.n	800d2ea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	68db      	ldr	r3, [r3, #12]
 800d2d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2d6:	2b40      	cmp	r3, #64	; 0x40
 800d2d8:	d107      	bne.n	800d2ea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d2e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d2e4:	6878      	ldr	r0, [r7, #4]
 800d2e6:	f000 fb23 	bl	800d930 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	691b      	ldr	r3, [r3, #16]
 800d2f0:	f003 0320 	and.w	r3, r3, #32
 800d2f4:	2b20      	cmp	r3, #32
 800d2f6:	d10e      	bne.n	800d316 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	68db      	ldr	r3, [r3, #12]
 800d2fe:	f003 0320 	and.w	r3, r3, #32
 800d302:	2b20      	cmp	r3, #32
 800d304:	d107      	bne.n	800d316 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	f06f 0220 	mvn.w	r2, #32
 800d30e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f001 fa67 	bl	800e7e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d316:	bf00      	nop
 800d318:	3708      	adds	r7, #8
 800d31a:	46bd      	mov	sp, r7
 800d31c:	bd80      	pop	{r7, pc}

0800d31e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800d31e:	b580      	push	{r7, lr}
 800d320:	b086      	sub	sp, #24
 800d322:	af00      	add	r7, sp, #0
 800d324:	60f8      	str	r0, [r7, #12]
 800d326:	60b9      	str	r1, [r7, #8]
 800d328:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d32a:	2300      	movs	r3, #0
 800d32c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d334:	2b01      	cmp	r3, #1
 800d336:	d101      	bne.n	800d33c <HAL_TIM_IC_ConfigChannel+0x1e>
 800d338:	2302      	movs	r3, #2
 800d33a:	e088      	b.n	800d44e <HAL_TIM_IC_ConfigChannel+0x130>
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	2201      	movs	r2, #1
 800d340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d11b      	bne.n	800d382 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	6818      	ldr	r0, [r3, #0]
 800d34e:	68bb      	ldr	r3, [r7, #8]
 800d350:	6819      	ldr	r1, [r3, #0]
 800d352:	68bb      	ldr	r3, [r7, #8]
 800d354:	685a      	ldr	r2, [r3, #4]
 800d356:	68bb      	ldr	r3, [r7, #8]
 800d358:	68db      	ldr	r3, [r3, #12]
 800d35a:	f000 ff4d 	bl	800e1f8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	699a      	ldr	r2, [r3, #24]
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	f022 020c 	bic.w	r2, r2, #12
 800d36c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	6999      	ldr	r1, [r3, #24]
 800d374:	68bb      	ldr	r3, [r7, #8]
 800d376:	689a      	ldr	r2, [r3, #8]
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	430a      	orrs	r2, r1
 800d37e:	619a      	str	r2, [r3, #24]
 800d380:	e060      	b.n	800d444 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	2b04      	cmp	r3, #4
 800d386:	d11c      	bne.n	800d3c2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	6818      	ldr	r0, [r3, #0]
 800d38c:	68bb      	ldr	r3, [r7, #8]
 800d38e:	6819      	ldr	r1, [r3, #0]
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	685a      	ldr	r2, [r3, #4]
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	68db      	ldr	r3, [r3, #12]
 800d398:	f000 ffd1 	bl	800e33e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	699a      	ldr	r2, [r3, #24]
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d3aa:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	6999      	ldr	r1, [r3, #24]
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	689b      	ldr	r3, [r3, #8]
 800d3b6:	021a      	lsls	r2, r3, #8
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	430a      	orrs	r2, r1
 800d3be:	619a      	str	r2, [r3, #24]
 800d3c0:	e040      	b.n	800d444 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	2b08      	cmp	r3, #8
 800d3c6:	d11b      	bne.n	800d400 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	6818      	ldr	r0, [r3, #0]
 800d3cc:	68bb      	ldr	r3, [r7, #8]
 800d3ce:	6819      	ldr	r1, [r3, #0]
 800d3d0:	68bb      	ldr	r3, [r7, #8]
 800d3d2:	685a      	ldr	r2, [r3, #4]
 800d3d4:	68bb      	ldr	r3, [r7, #8]
 800d3d6:	68db      	ldr	r3, [r3, #12]
 800d3d8:	f001 f81e 	bl	800e418 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	69da      	ldr	r2, [r3, #28]
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	f022 020c 	bic.w	r2, r2, #12
 800d3ea:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	69d9      	ldr	r1, [r3, #28]
 800d3f2:	68bb      	ldr	r3, [r7, #8]
 800d3f4:	689a      	ldr	r2, [r3, #8]
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	430a      	orrs	r2, r1
 800d3fc:	61da      	str	r2, [r3, #28]
 800d3fe:	e021      	b.n	800d444 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2b0c      	cmp	r3, #12
 800d404:	d11c      	bne.n	800d440 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	6818      	ldr	r0, [r3, #0]
 800d40a:	68bb      	ldr	r3, [r7, #8]
 800d40c:	6819      	ldr	r1, [r3, #0]
 800d40e:	68bb      	ldr	r3, [r7, #8]
 800d410:	685a      	ldr	r2, [r3, #4]
 800d412:	68bb      	ldr	r3, [r7, #8]
 800d414:	68db      	ldr	r3, [r3, #12]
 800d416:	f001 f83b 	bl	800e490 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	69da      	ldr	r2, [r3, #28]
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d428:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	69d9      	ldr	r1, [r3, #28]
 800d430:	68bb      	ldr	r3, [r7, #8]
 800d432:	689b      	ldr	r3, [r3, #8]
 800d434:	021a      	lsls	r2, r3, #8
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	430a      	orrs	r2, r1
 800d43c:	61da      	str	r2, [r3, #28]
 800d43e:	e001      	b.n	800d444 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800d440:	2301      	movs	r3, #1
 800d442:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	2200      	movs	r2, #0
 800d448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d44c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d44e:	4618      	mov	r0, r3
 800d450:	3718      	adds	r7, #24
 800d452:	46bd      	mov	sp, r7
 800d454:	bd80      	pop	{r7, pc}
	...

0800d458 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b086      	sub	sp, #24
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	60f8      	str	r0, [r7, #12]
 800d460:	60b9      	str	r1, [r7, #8]
 800d462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d464:	2300      	movs	r3, #0
 800d466:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d46e:	2b01      	cmp	r3, #1
 800d470:	d101      	bne.n	800d476 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d472:	2302      	movs	r3, #2
 800d474:	e0ff      	b.n	800d676 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	2201      	movs	r2, #1
 800d47a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2b14      	cmp	r3, #20
 800d482:	f200 80f0 	bhi.w	800d666 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d486:	a201      	add	r2, pc, #4	; (adr r2, 800d48c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d48c:	0800d4e1 	.word	0x0800d4e1
 800d490:	0800d667 	.word	0x0800d667
 800d494:	0800d667 	.word	0x0800d667
 800d498:	0800d667 	.word	0x0800d667
 800d49c:	0800d521 	.word	0x0800d521
 800d4a0:	0800d667 	.word	0x0800d667
 800d4a4:	0800d667 	.word	0x0800d667
 800d4a8:	0800d667 	.word	0x0800d667
 800d4ac:	0800d563 	.word	0x0800d563
 800d4b0:	0800d667 	.word	0x0800d667
 800d4b4:	0800d667 	.word	0x0800d667
 800d4b8:	0800d667 	.word	0x0800d667
 800d4bc:	0800d5a3 	.word	0x0800d5a3
 800d4c0:	0800d667 	.word	0x0800d667
 800d4c4:	0800d667 	.word	0x0800d667
 800d4c8:	0800d667 	.word	0x0800d667
 800d4cc:	0800d5e5 	.word	0x0800d5e5
 800d4d0:	0800d667 	.word	0x0800d667
 800d4d4:	0800d667 	.word	0x0800d667
 800d4d8:	0800d667 	.word	0x0800d667
 800d4dc:	0800d625 	.word	0x0800d625
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	68b9      	ldr	r1, [r7, #8]
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f000 fac6 	bl	800da78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	699a      	ldr	r2, [r3, #24]
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	f042 0208 	orr.w	r2, r2, #8
 800d4fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	699a      	ldr	r2, [r3, #24]
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	f022 0204 	bic.w	r2, r2, #4
 800d50a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	6999      	ldr	r1, [r3, #24]
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	691a      	ldr	r2, [r3, #16]
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	430a      	orrs	r2, r1
 800d51c:	619a      	str	r2, [r3, #24]
      break;
 800d51e:	e0a5      	b.n	800d66c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	68b9      	ldr	r1, [r7, #8]
 800d526:	4618      	mov	r0, r3
 800d528:	f000 fb36 	bl	800db98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	699a      	ldr	r2, [r3, #24]
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d53a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	699a      	ldr	r2, [r3, #24]
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d54a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	6999      	ldr	r1, [r3, #24]
 800d552:	68bb      	ldr	r3, [r7, #8]
 800d554:	691b      	ldr	r3, [r3, #16]
 800d556:	021a      	lsls	r2, r3, #8
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	430a      	orrs	r2, r1
 800d55e:	619a      	str	r2, [r3, #24]
      break;
 800d560:	e084      	b.n	800d66c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	68b9      	ldr	r1, [r7, #8]
 800d568:	4618      	mov	r0, r3
 800d56a:	f000 fb9f 	bl	800dcac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	69da      	ldr	r2, [r3, #28]
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	f042 0208 	orr.w	r2, r2, #8
 800d57c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	69da      	ldr	r2, [r3, #28]
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f022 0204 	bic.w	r2, r2, #4
 800d58c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	69d9      	ldr	r1, [r3, #28]
 800d594:	68bb      	ldr	r3, [r7, #8]
 800d596:	691a      	ldr	r2, [r3, #16]
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	430a      	orrs	r2, r1
 800d59e:	61da      	str	r2, [r3, #28]
      break;
 800d5a0:	e064      	b.n	800d66c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	68b9      	ldr	r1, [r7, #8]
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f000 fc07 	bl	800ddbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	69da      	ldr	r2, [r3, #28]
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d5bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	69da      	ldr	r2, [r3, #28]
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d5cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	69d9      	ldr	r1, [r3, #28]
 800d5d4:	68bb      	ldr	r3, [r7, #8]
 800d5d6:	691b      	ldr	r3, [r3, #16]
 800d5d8:	021a      	lsls	r2, r3, #8
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	430a      	orrs	r2, r1
 800d5e0:	61da      	str	r2, [r3, #28]
      break;
 800d5e2:	e043      	b.n	800d66c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	68b9      	ldr	r1, [r7, #8]
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f000 fc50 	bl	800de90 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	f042 0208 	orr.w	r2, r2, #8
 800d5fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f022 0204 	bic.w	r2, r2, #4
 800d60e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d616:	68bb      	ldr	r3, [r7, #8]
 800d618:	691a      	ldr	r2, [r3, #16]
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	430a      	orrs	r2, r1
 800d620:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d622:	e023      	b.n	800d66c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	68b9      	ldr	r1, [r7, #8]
 800d62a:	4618      	mov	r0, r3
 800d62c:	f000 fc94 	bl	800df58 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d63e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d64e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	691b      	ldr	r3, [r3, #16]
 800d65a:	021a      	lsls	r2, r3, #8
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	430a      	orrs	r2, r1
 800d662:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d664:	e002      	b.n	800d66c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d666:	2301      	movs	r3, #1
 800d668:	75fb      	strb	r3, [r7, #23]
      break;
 800d66a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	2200      	movs	r2, #0
 800d670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d674:	7dfb      	ldrb	r3, [r7, #23]
}
 800d676:	4618      	mov	r0, r3
 800d678:	3718      	adds	r7, #24
 800d67a:	46bd      	mov	sp, r7
 800d67c:	bd80      	pop	{r7, pc}
 800d67e:	bf00      	nop

0800d680 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d680:	b580      	push	{r7, lr}
 800d682:	b084      	sub	sp, #16
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
 800d688:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d68a:	2300      	movs	r3, #0
 800d68c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d694:	2b01      	cmp	r3, #1
 800d696:	d101      	bne.n	800d69c <HAL_TIM_ConfigClockSource+0x1c>
 800d698:	2302      	movs	r3, #2
 800d69a:	e0dc      	b.n	800d856 <HAL_TIM_ConfigClockSource+0x1d6>
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	2201      	movs	r2, #1
 800d6a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2202      	movs	r2, #2
 800d6a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	689b      	ldr	r3, [r3, #8]
 800d6b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d6b4:	68ba      	ldr	r2, [r7, #8]
 800d6b6:	4b6a      	ldr	r3, [pc, #424]	; (800d860 <HAL_TIM_ConfigClockSource+0x1e0>)
 800d6b8:	4013      	ands	r3, r2
 800d6ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d6bc:	68bb      	ldr	r3, [r7, #8]
 800d6be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d6c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	68ba      	ldr	r2, [r7, #8]
 800d6ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	4a64      	ldr	r2, [pc, #400]	; (800d864 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d6d2:	4293      	cmp	r3, r2
 800d6d4:	f000 80a9 	beq.w	800d82a <HAL_TIM_ConfigClockSource+0x1aa>
 800d6d8:	4a62      	ldr	r2, [pc, #392]	; (800d864 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d6da:	4293      	cmp	r3, r2
 800d6dc:	f200 80ae 	bhi.w	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d6e0:	4a61      	ldr	r2, [pc, #388]	; (800d868 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d6e2:	4293      	cmp	r3, r2
 800d6e4:	f000 80a1 	beq.w	800d82a <HAL_TIM_ConfigClockSource+0x1aa>
 800d6e8:	4a5f      	ldr	r2, [pc, #380]	; (800d868 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d6ea:	4293      	cmp	r3, r2
 800d6ec:	f200 80a6 	bhi.w	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d6f0:	4a5e      	ldr	r2, [pc, #376]	; (800d86c <HAL_TIM_ConfigClockSource+0x1ec>)
 800d6f2:	4293      	cmp	r3, r2
 800d6f4:	f000 8099 	beq.w	800d82a <HAL_TIM_ConfigClockSource+0x1aa>
 800d6f8:	4a5c      	ldr	r2, [pc, #368]	; (800d86c <HAL_TIM_ConfigClockSource+0x1ec>)
 800d6fa:	4293      	cmp	r3, r2
 800d6fc:	f200 809e 	bhi.w	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d700:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d704:	f000 8091 	beq.w	800d82a <HAL_TIM_ConfigClockSource+0x1aa>
 800d708:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d70c:	f200 8096 	bhi.w	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d710:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d714:	f000 8089 	beq.w	800d82a <HAL_TIM_ConfigClockSource+0x1aa>
 800d718:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d71c:	f200 808e 	bhi.w	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d720:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d724:	d03e      	beq.n	800d7a4 <HAL_TIM_ConfigClockSource+0x124>
 800d726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d72a:	f200 8087 	bhi.w	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d72e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d732:	f000 8086 	beq.w	800d842 <HAL_TIM_ConfigClockSource+0x1c2>
 800d736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d73a:	d87f      	bhi.n	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d73c:	2b70      	cmp	r3, #112	; 0x70
 800d73e:	d01a      	beq.n	800d776 <HAL_TIM_ConfigClockSource+0xf6>
 800d740:	2b70      	cmp	r3, #112	; 0x70
 800d742:	d87b      	bhi.n	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d744:	2b60      	cmp	r3, #96	; 0x60
 800d746:	d050      	beq.n	800d7ea <HAL_TIM_ConfigClockSource+0x16a>
 800d748:	2b60      	cmp	r3, #96	; 0x60
 800d74a:	d877      	bhi.n	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d74c:	2b50      	cmp	r3, #80	; 0x50
 800d74e:	d03c      	beq.n	800d7ca <HAL_TIM_ConfigClockSource+0x14a>
 800d750:	2b50      	cmp	r3, #80	; 0x50
 800d752:	d873      	bhi.n	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d754:	2b40      	cmp	r3, #64	; 0x40
 800d756:	d058      	beq.n	800d80a <HAL_TIM_ConfigClockSource+0x18a>
 800d758:	2b40      	cmp	r3, #64	; 0x40
 800d75a:	d86f      	bhi.n	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d75c:	2b30      	cmp	r3, #48	; 0x30
 800d75e:	d064      	beq.n	800d82a <HAL_TIM_ConfigClockSource+0x1aa>
 800d760:	2b30      	cmp	r3, #48	; 0x30
 800d762:	d86b      	bhi.n	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d764:	2b20      	cmp	r3, #32
 800d766:	d060      	beq.n	800d82a <HAL_TIM_ConfigClockSource+0x1aa>
 800d768:	2b20      	cmp	r3, #32
 800d76a:	d867      	bhi.n	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d05c      	beq.n	800d82a <HAL_TIM_ConfigClockSource+0x1aa>
 800d770:	2b10      	cmp	r3, #16
 800d772:	d05a      	beq.n	800d82a <HAL_TIM_ConfigClockSource+0x1aa>
 800d774:	e062      	b.n	800d83c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6818      	ldr	r0, [r3, #0]
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	6899      	ldr	r1, [r3, #8]
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	685a      	ldr	r2, [r3, #4]
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	68db      	ldr	r3, [r3, #12]
 800d786:	f000 fedf 	bl	800e548 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	689b      	ldr	r3, [r3, #8]
 800d790:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d792:	68bb      	ldr	r3, [r7, #8]
 800d794:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d798:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	68ba      	ldr	r2, [r7, #8]
 800d7a0:	609a      	str	r2, [r3, #8]
      break;
 800d7a2:	e04f      	b.n	800d844 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	6818      	ldr	r0, [r3, #0]
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	6899      	ldr	r1, [r3, #8]
 800d7ac:	683b      	ldr	r3, [r7, #0]
 800d7ae:	685a      	ldr	r2, [r3, #4]
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	68db      	ldr	r3, [r3, #12]
 800d7b4:	f000 fec8 	bl	800e548 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	689a      	ldr	r2, [r3, #8]
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d7c6:	609a      	str	r2, [r3, #8]
      break;
 800d7c8:	e03c      	b.n	800d844 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6818      	ldr	r0, [r3, #0]
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	6859      	ldr	r1, [r3, #4]
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	68db      	ldr	r3, [r3, #12]
 800d7d6:	461a      	mov	r2, r3
 800d7d8:	f000 fd82 	bl	800e2e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	2150      	movs	r1, #80	; 0x50
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	f000 fe92 	bl	800e50c <TIM_ITRx_SetConfig>
      break;
 800d7e8:	e02c      	b.n	800d844 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	6818      	ldr	r0, [r3, #0]
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	6859      	ldr	r1, [r3, #4]
 800d7f2:	683b      	ldr	r3, [r7, #0]
 800d7f4:	68db      	ldr	r3, [r3, #12]
 800d7f6:	461a      	mov	r2, r3
 800d7f8:	f000 fdde 	bl	800e3b8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	2160      	movs	r1, #96	; 0x60
 800d802:	4618      	mov	r0, r3
 800d804:	f000 fe82 	bl	800e50c <TIM_ITRx_SetConfig>
      break;
 800d808:	e01c      	b.n	800d844 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	6818      	ldr	r0, [r3, #0]
 800d80e:	683b      	ldr	r3, [r7, #0]
 800d810:	6859      	ldr	r1, [r3, #4]
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	68db      	ldr	r3, [r3, #12]
 800d816:	461a      	mov	r2, r3
 800d818:	f000 fd62 	bl	800e2e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	2140      	movs	r1, #64	; 0x40
 800d822:	4618      	mov	r0, r3
 800d824:	f000 fe72 	bl	800e50c <TIM_ITRx_SetConfig>
      break;
 800d828:	e00c      	b.n	800d844 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681a      	ldr	r2, [r3, #0]
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	4619      	mov	r1, r3
 800d834:	4610      	mov	r0, r2
 800d836:	f000 fe69 	bl	800e50c <TIM_ITRx_SetConfig>
      break;
 800d83a:	e003      	b.n	800d844 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d83c:	2301      	movs	r3, #1
 800d83e:	73fb      	strb	r3, [r7, #15]
      break;
 800d840:	e000      	b.n	800d844 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d842:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	2201      	movs	r2, #1
 800d848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	2200      	movs	r2, #0
 800d850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d854:	7bfb      	ldrb	r3, [r7, #15]
}
 800d856:	4618      	mov	r0, r3
 800d858:	3710      	adds	r7, #16
 800d85a:	46bd      	mov	sp, r7
 800d85c:	bd80      	pop	{r7, pc}
 800d85e:	bf00      	nop
 800d860:	ffceff88 	.word	0xffceff88
 800d864:	00100040 	.word	0x00100040
 800d868:	00100030 	.word	0x00100030
 800d86c:	00100020 	.word	0x00100020

0800d870 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b082      	sub	sp, #8
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
 800d878:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d880:	2b01      	cmp	r3, #1
 800d882:	d101      	bne.n	800d888 <HAL_TIM_SlaveConfigSynchro+0x18>
 800d884:	2302      	movs	r3, #2
 800d886:	e031      	b.n	800d8ec <HAL_TIM_SlaveConfigSynchro+0x7c>
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2201      	movs	r2, #1
 800d88c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2202      	movs	r2, #2
 800d894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800d898:	6839      	ldr	r1, [r7, #0]
 800d89a:	6878      	ldr	r0, [r7, #4]
 800d89c:	f000 fbc2 	bl	800e024 <TIM_SlaveTimer_SetConfig>
 800d8a0:	4603      	mov	r3, r0
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d009      	beq.n	800d8ba <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	2201      	movs	r2, #1
 800d8aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800d8b6:	2301      	movs	r3, #1
 800d8b8:	e018      	b.n	800d8ec <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	68da      	ldr	r2, [r3, #12]
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d8c8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	68da      	ldr	r2, [r3, #12]
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d8d8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2201      	movs	r2, #1
 800d8de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d8ea:	2300      	movs	r3, #0
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3708      	adds	r7, #8
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd80      	pop	{r7, pc}

0800d8f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b083      	sub	sp, #12
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d8fc:	bf00      	nop
 800d8fe:	370c      	adds	r7, #12
 800d900:	46bd      	mov	sp, r7
 800d902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d906:	4770      	bx	lr

0800d908 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d908:	b480      	push	{r7}
 800d90a:	b083      	sub	sp, #12
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d910:	bf00      	nop
 800d912:	370c      	adds	r7, #12
 800d914:	46bd      	mov	sp, r7
 800d916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d91a:	4770      	bx	lr

0800d91c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d91c:	b480      	push	{r7}
 800d91e:	b083      	sub	sp, #12
 800d920:	af00      	add	r7, sp, #0
 800d922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d924:	bf00      	nop
 800d926:	370c      	adds	r7, #12
 800d928:	46bd      	mov	sp, r7
 800d92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92e:	4770      	bx	lr

0800d930 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d930:	b480      	push	{r7}
 800d932:	b083      	sub	sp, #12
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d938:	bf00      	nop
 800d93a:	370c      	adds	r7, #12
 800d93c:	46bd      	mov	sp, r7
 800d93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d942:	4770      	bx	lr

0800d944 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d944:	b480      	push	{r7}
 800d946:	b085      	sub	sp, #20
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
 800d94c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	4a40      	ldr	r2, [pc, #256]	; (800da58 <TIM_Base_SetConfig+0x114>)
 800d958:	4293      	cmp	r3, r2
 800d95a:	d013      	beq.n	800d984 <TIM_Base_SetConfig+0x40>
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d962:	d00f      	beq.n	800d984 <TIM_Base_SetConfig+0x40>
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	4a3d      	ldr	r2, [pc, #244]	; (800da5c <TIM_Base_SetConfig+0x118>)
 800d968:	4293      	cmp	r3, r2
 800d96a:	d00b      	beq.n	800d984 <TIM_Base_SetConfig+0x40>
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	4a3c      	ldr	r2, [pc, #240]	; (800da60 <TIM_Base_SetConfig+0x11c>)
 800d970:	4293      	cmp	r3, r2
 800d972:	d007      	beq.n	800d984 <TIM_Base_SetConfig+0x40>
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	4a3b      	ldr	r2, [pc, #236]	; (800da64 <TIM_Base_SetConfig+0x120>)
 800d978:	4293      	cmp	r3, r2
 800d97a:	d003      	beq.n	800d984 <TIM_Base_SetConfig+0x40>
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	4a3a      	ldr	r2, [pc, #232]	; (800da68 <TIM_Base_SetConfig+0x124>)
 800d980:	4293      	cmp	r3, r2
 800d982:	d108      	bne.n	800d996 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d98a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	685b      	ldr	r3, [r3, #4]
 800d990:	68fa      	ldr	r2, [r7, #12]
 800d992:	4313      	orrs	r3, r2
 800d994:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	4a2f      	ldr	r2, [pc, #188]	; (800da58 <TIM_Base_SetConfig+0x114>)
 800d99a:	4293      	cmp	r3, r2
 800d99c:	d01f      	beq.n	800d9de <TIM_Base_SetConfig+0x9a>
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d9a4:	d01b      	beq.n	800d9de <TIM_Base_SetConfig+0x9a>
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	4a2c      	ldr	r2, [pc, #176]	; (800da5c <TIM_Base_SetConfig+0x118>)
 800d9aa:	4293      	cmp	r3, r2
 800d9ac:	d017      	beq.n	800d9de <TIM_Base_SetConfig+0x9a>
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	4a2b      	ldr	r2, [pc, #172]	; (800da60 <TIM_Base_SetConfig+0x11c>)
 800d9b2:	4293      	cmp	r3, r2
 800d9b4:	d013      	beq.n	800d9de <TIM_Base_SetConfig+0x9a>
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	4a2a      	ldr	r2, [pc, #168]	; (800da64 <TIM_Base_SetConfig+0x120>)
 800d9ba:	4293      	cmp	r3, r2
 800d9bc:	d00f      	beq.n	800d9de <TIM_Base_SetConfig+0x9a>
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	4a29      	ldr	r2, [pc, #164]	; (800da68 <TIM_Base_SetConfig+0x124>)
 800d9c2:	4293      	cmp	r3, r2
 800d9c4:	d00b      	beq.n	800d9de <TIM_Base_SetConfig+0x9a>
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	4a28      	ldr	r2, [pc, #160]	; (800da6c <TIM_Base_SetConfig+0x128>)
 800d9ca:	4293      	cmp	r3, r2
 800d9cc:	d007      	beq.n	800d9de <TIM_Base_SetConfig+0x9a>
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	4a27      	ldr	r2, [pc, #156]	; (800da70 <TIM_Base_SetConfig+0x12c>)
 800d9d2:	4293      	cmp	r3, r2
 800d9d4:	d003      	beq.n	800d9de <TIM_Base_SetConfig+0x9a>
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	4a26      	ldr	r2, [pc, #152]	; (800da74 <TIM_Base_SetConfig+0x130>)
 800d9da:	4293      	cmp	r3, r2
 800d9dc:	d108      	bne.n	800d9f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d9e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	68db      	ldr	r3, [r3, #12]
 800d9ea:	68fa      	ldr	r2, [r7, #12]
 800d9ec:	4313      	orrs	r3, r2
 800d9ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	695b      	ldr	r3, [r3, #20]
 800d9fa:	4313      	orrs	r3, r2
 800d9fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	68fa      	ldr	r2, [r7, #12]
 800da02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	689a      	ldr	r2, [r3, #8]
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	681a      	ldr	r2, [r3, #0]
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	4a10      	ldr	r2, [pc, #64]	; (800da58 <TIM_Base_SetConfig+0x114>)
 800da18:	4293      	cmp	r3, r2
 800da1a:	d00f      	beq.n	800da3c <TIM_Base_SetConfig+0xf8>
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	4a12      	ldr	r2, [pc, #72]	; (800da68 <TIM_Base_SetConfig+0x124>)
 800da20:	4293      	cmp	r3, r2
 800da22:	d00b      	beq.n	800da3c <TIM_Base_SetConfig+0xf8>
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	4a11      	ldr	r2, [pc, #68]	; (800da6c <TIM_Base_SetConfig+0x128>)
 800da28:	4293      	cmp	r3, r2
 800da2a:	d007      	beq.n	800da3c <TIM_Base_SetConfig+0xf8>
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	4a10      	ldr	r2, [pc, #64]	; (800da70 <TIM_Base_SetConfig+0x12c>)
 800da30:	4293      	cmp	r3, r2
 800da32:	d003      	beq.n	800da3c <TIM_Base_SetConfig+0xf8>
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	4a0f      	ldr	r2, [pc, #60]	; (800da74 <TIM_Base_SetConfig+0x130>)
 800da38:	4293      	cmp	r3, r2
 800da3a:	d103      	bne.n	800da44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800da3c:	683b      	ldr	r3, [r7, #0]
 800da3e:	691a      	ldr	r2, [r3, #16]
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	2201      	movs	r2, #1
 800da48:	615a      	str	r2, [r3, #20]
}
 800da4a:	bf00      	nop
 800da4c:	3714      	adds	r7, #20
 800da4e:	46bd      	mov	sp, r7
 800da50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da54:	4770      	bx	lr
 800da56:	bf00      	nop
 800da58:	40010000 	.word	0x40010000
 800da5c:	40000400 	.word	0x40000400
 800da60:	40000800 	.word	0x40000800
 800da64:	40000c00 	.word	0x40000c00
 800da68:	40010400 	.word	0x40010400
 800da6c:	40014000 	.word	0x40014000
 800da70:	40014400 	.word	0x40014400
 800da74:	40014800 	.word	0x40014800

0800da78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800da78:	b480      	push	{r7}
 800da7a:	b087      	sub	sp, #28
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]
 800da80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	6a1b      	ldr	r3, [r3, #32]
 800da86:	f023 0201 	bic.w	r2, r3, #1
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	6a1b      	ldr	r3, [r3, #32]
 800da92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	685b      	ldr	r3, [r3, #4]
 800da98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	699b      	ldr	r3, [r3, #24]
 800da9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800daa0:	68fa      	ldr	r2, [r7, #12]
 800daa2:	4b37      	ldr	r3, [pc, #220]	; (800db80 <TIM_OC1_SetConfig+0x108>)
 800daa4:	4013      	ands	r3, r2
 800daa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	f023 0303 	bic.w	r3, r3, #3
 800daae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	68fa      	ldr	r2, [r7, #12]
 800dab6:	4313      	orrs	r3, r2
 800dab8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	f023 0302 	bic.w	r3, r3, #2
 800dac0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	689b      	ldr	r3, [r3, #8]
 800dac6:	697a      	ldr	r2, [r7, #20]
 800dac8:	4313      	orrs	r3, r2
 800daca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	4a2d      	ldr	r2, [pc, #180]	; (800db84 <TIM_OC1_SetConfig+0x10c>)
 800dad0:	4293      	cmp	r3, r2
 800dad2:	d00f      	beq.n	800daf4 <TIM_OC1_SetConfig+0x7c>
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	4a2c      	ldr	r2, [pc, #176]	; (800db88 <TIM_OC1_SetConfig+0x110>)
 800dad8:	4293      	cmp	r3, r2
 800dada:	d00b      	beq.n	800daf4 <TIM_OC1_SetConfig+0x7c>
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	4a2b      	ldr	r2, [pc, #172]	; (800db8c <TIM_OC1_SetConfig+0x114>)
 800dae0:	4293      	cmp	r3, r2
 800dae2:	d007      	beq.n	800daf4 <TIM_OC1_SetConfig+0x7c>
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	4a2a      	ldr	r2, [pc, #168]	; (800db90 <TIM_OC1_SetConfig+0x118>)
 800dae8:	4293      	cmp	r3, r2
 800daea:	d003      	beq.n	800daf4 <TIM_OC1_SetConfig+0x7c>
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	4a29      	ldr	r2, [pc, #164]	; (800db94 <TIM_OC1_SetConfig+0x11c>)
 800daf0:	4293      	cmp	r3, r2
 800daf2:	d10c      	bne.n	800db0e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	f023 0308 	bic.w	r3, r3, #8
 800dafa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	68db      	ldr	r3, [r3, #12]
 800db00:	697a      	ldr	r2, [r7, #20]
 800db02:	4313      	orrs	r3, r2
 800db04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800db06:	697b      	ldr	r3, [r7, #20]
 800db08:	f023 0304 	bic.w	r3, r3, #4
 800db0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	4a1c      	ldr	r2, [pc, #112]	; (800db84 <TIM_OC1_SetConfig+0x10c>)
 800db12:	4293      	cmp	r3, r2
 800db14:	d00f      	beq.n	800db36 <TIM_OC1_SetConfig+0xbe>
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	4a1b      	ldr	r2, [pc, #108]	; (800db88 <TIM_OC1_SetConfig+0x110>)
 800db1a:	4293      	cmp	r3, r2
 800db1c:	d00b      	beq.n	800db36 <TIM_OC1_SetConfig+0xbe>
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	4a1a      	ldr	r2, [pc, #104]	; (800db8c <TIM_OC1_SetConfig+0x114>)
 800db22:	4293      	cmp	r3, r2
 800db24:	d007      	beq.n	800db36 <TIM_OC1_SetConfig+0xbe>
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	4a19      	ldr	r2, [pc, #100]	; (800db90 <TIM_OC1_SetConfig+0x118>)
 800db2a:	4293      	cmp	r3, r2
 800db2c:	d003      	beq.n	800db36 <TIM_OC1_SetConfig+0xbe>
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	4a18      	ldr	r2, [pc, #96]	; (800db94 <TIM_OC1_SetConfig+0x11c>)
 800db32:	4293      	cmp	r3, r2
 800db34:	d111      	bne.n	800db5a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800db3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800db44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	695b      	ldr	r3, [r3, #20]
 800db4a:	693a      	ldr	r2, [r7, #16]
 800db4c:	4313      	orrs	r3, r2
 800db4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	699b      	ldr	r3, [r3, #24]
 800db54:	693a      	ldr	r2, [r7, #16]
 800db56:	4313      	orrs	r3, r2
 800db58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	693a      	ldr	r2, [r7, #16]
 800db5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	68fa      	ldr	r2, [r7, #12]
 800db64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	685a      	ldr	r2, [r3, #4]
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	697a      	ldr	r2, [r7, #20]
 800db72:	621a      	str	r2, [r3, #32]
}
 800db74:	bf00      	nop
 800db76:	371c      	adds	r7, #28
 800db78:	46bd      	mov	sp, r7
 800db7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7e:	4770      	bx	lr
 800db80:	fffeff8f 	.word	0xfffeff8f
 800db84:	40010000 	.word	0x40010000
 800db88:	40010400 	.word	0x40010400
 800db8c:	40014000 	.word	0x40014000
 800db90:	40014400 	.word	0x40014400
 800db94:	40014800 	.word	0x40014800

0800db98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800db98:	b480      	push	{r7}
 800db9a:	b087      	sub	sp, #28
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
 800dba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	6a1b      	ldr	r3, [r3, #32]
 800dba6:	f023 0210 	bic.w	r2, r3, #16
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	6a1b      	ldr	r3, [r3, #32]
 800dbb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	685b      	ldr	r3, [r3, #4]
 800dbb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	699b      	ldr	r3, [r3, #24]
 800dbbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dbc0:	68fa      	ldr	r2, [r7, #12]
 800dbc2:	4b34      	ldr	r3, [pc, #208]	; (800dc94 <TIM_OC2_SetConfig+0xfc>)
 800dbc4:	4013      	ands	r3, r2
 800dbc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dbce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	021b      	lsls	r3, r3, #8
 800dbd6:	68fa      	ldr	r2, [r7, #12]
 800dbd8:	4313      	orrs	r3, r2
 800dbda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dbdc:	697b      	ldr	r3, [r7, #20]
 800dbde:	f023 0320 	bic.w	r3, r3, #32
 800dbe2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	689b      	ldr	r3, [r3, #8]
 800dbe8:	011b      	lsls	r3, r3, #4
 800dbea:	697a      	ldr	r2, [r7, #20]
 800dbec:	4313      	orrs	r3, r2
 800dbee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	4a29      	ldr	r2, [pc, #164]	; (800dc98 <TIM_OC2_SetConfig+0x100>)
 800dbf4:	4293      	cmp	r3, r2
 800dbf6:	d003      	beq.n	800dc00 <TIM_OC2_SetConfig+0x68>
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	4a28      	ldr	r2, [pc, #160]	; (800dc9c <TIM_OC2_SetConfig+0x104>)
 800dbfc:	4293      	cmp	r3, r2
 800dbfe:	d10d      	bne.n	800dc1c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dc06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	68db      	ldr	r3, [r3, #12]
 800dc0c:	011b      	lsls	r3, r3, #4
 800dc0e:	697a      	ldr	r2, [r7, #20]
 800dc10:	4313      	orrs	r3, r2
 800dc12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dc14:	697b      	ldr	r3, [r7, #20]
 800dc16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc1a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	4a1e      	ldr	r2, [pc, #120]	; (800dc98 <TIM_OC2_SetConfig+0x100>)
 800dc20:	4293      	cmp	r3, r2
 800dc22:	d00f      	beq.n	800dc44 <TIM_OC2_SetConfig+0xac>
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	4a1d      	ldr	r2, [pc, #116]	; (800dc9c <TIM_OC2_SetConfig+0x104>)
 800dc28:	4293      	cmp	r3, r2
 800dc2a:	d00b      	beq.n	800dc44 <TIM_OC2_SetConfig+0xac>
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	4a1c      	ldr	r2, [pc, #112]	; (800dca0 <TIM_OC2_SetConfig+0x108>)
 800dc30:	4293      	cmp	r3, r2
 800dc32:	d007      	beq.n	800dc44 <TIM_OC2_SetConfig+0xac>
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	4a1b      	ldr	r2, [pc, #108]	; (800dca4 <TIM_OC2_SetConfig+0x10c>)
 800dc38:	4293      	cmp	r3, r2
 800dc3a:	d003      	beq.n	800dc44 <TIM_OC2_SetConfig+0xac>
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	4a1a      	ldr	r2, [pc, #104]	; (800dca8 <TIM_OC2_SetConfig+0x110>)
 800dc40:	4293      	cmp	r3, r2
 800dc42:	d113      	bne.n	800dc6c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dc44:	693b      	ldr	r3, [r7, #16]
 800dc46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dc4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dc4c:	693b      	ldr	r3, [r7, #16]
 800dc4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dc52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	695b      	ldr	r3, [r3, #20]
 800dc58:	009b      	lsls	r3, r3, #2
 800dc5a:	693a      	ldr	r2, [r7, #16]
 800dc5c:	4313      	orrs	r3, r2
 800dc5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dc60:	683b      	ldr	r3, [r7, #0]
 800dc62:	699b      	ldr	r3, [r3, #24]
 800dc64:	009b      	lsls	r3, r3, #2
 800dc66:	693a      	ldr	r2, [r7, #16]
 800dc68:	4313      	orrs	r3, r2
 800dc6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	693a      	ldr	r2, [r7, #16]
 800dc70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	68fa      	ldr	r2, [r7, #12]
 800dc76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800dc78:	683b      	ldr	r3, [r7, #0]
 800dc7a:	685a      	ldr	r2, [r3, #4]
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	697a      	ldr	r2, [r7, #20]
 800dc84:	621a      	str	r2, [r3, #32]
}
 800dc86:	bf00      	nop
 800dc88:	371c      	adds	r7, #28
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc90:	4770      	bx	lr
 800dc92:	bf00      	nop
 800dc94:	feff8fff 	.word	0xfeff8fff
 800dc98:	40010000 	.word	0x40010000
 800dc9c:	40010400 	.word	0x40010400
 800dca0:	40014000 	.word	0x40014000
 800dca4:	40014400 	.word	0x40014400
 800dca8:	40014800 	.word	0x40014800

0800dcac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dcac:	b480      	push	{r7}
 800dcae:	b087      	sub	sp, #28
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
 800dcb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	6a1b      	ldr	r3, [r3, #32]
 800dcba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	6a1b      	ldr	r3, [r3, #32]
 800dcc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	685b      	ldr	r3, [r3, #4]
 800dccc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	69db      	ldr	r3, [r3, #28]
 800dcd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dcd4:	68fa      	ldr	r2, [r7, #12]
 800dcd6:	4b33      	ldr	r3, [pc, #204]	; (800dda4 <TIM_OC3_SetConfig+0xf8>)
 800dcd8:	4013      	ands	r3, r2
 800dcda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	f023 0303 	bic.w	r3, r3, #3
 800dce2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	68fa      	ldr	r2, [r7, #12]
 800dcea:	4313      	orrs	r3, r2
 800dcec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dcee:	697b      	ldr	r3, [r7, #20]
 800dcf0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dcf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	689b      	ldr	r3, [r3, #8]
 800dcfa:	021b      	lsls	r3, r3, #8
 800dcfc:	697a      	ldr	r2, [r7, #20]
 800dcfe:	4313      	orrs	r3, r2
 800dd00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	4a28      	ldr	r2, [pc, #160]	; (800dda8 <TIM_OC3_SetConfig+0xfc>)
 800dd06:	4293      	cmp	r3, r2
 800dd08:	d003      	beq.n	800dd12 <TIM_OC3_SetConfig+0x66>
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	4a27      	ldr	r2, [pc, #156]	; (800ddac <TIM_OC3_SetConfig+0x100>)
 800dd0e:	4293      	cmp	r3, r2
 800dd10:	d10d      	bne.n	800dd2e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dd12:	697b      	ldr	r3, [r7, #20]
 800dd14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dd18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	68db      	ldr	r3, [r3, #12]
 800dd1e:	021b      	lsls	r3, r3, #8
 800dd20:	697a      	ldr	r2, [r7, #20]
 800dd22:	4313      	orrs	r3, r2
 800dd24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dd26:	697b      	ldr	r3, [r7, #20]
 800dd28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dd2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	4a1d      	ldr	r2, [pc, #116]	; (800dda8 <TIM_OC3_SetConfig+0xfc>)
 800dd32:	4293      	cmp	r3, r2
 800dd34:	d00f      	beq.n	800dd56 <TIM_OC3_SetConfig+0xaa>
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	4a1c      	ldr	r2, [pc, #112]	; (800ddac <TIM_OC3_SetConfig+0x100>)
 800dd3a:	4293      	cmp	r3, r2
 800dd3c:	d00b      	beq.n	800dd56 <TIM_OC3_SetConfig+0xaa>
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	4a1b      	ldr	r2, [pc, #108]	; (800ddb0 <TIM_OC3_SetConfig+0x104>)
 800dd42:	4293      	cmp	r3, r2
 800dd44:	d007      	beq.n	800dd56 <TIM_OC3_SetConfig+0xaa>
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	4a1a      	ldr	r2, [pc, #104]	; (800ddb4 <TIM_OC3_SetConfig+0x108>)
 800dd4a:	4293      	cmp	r3, r2
 800dd4c:	d003      	beq.n	800dd56 <TIM_OC3_SetConfig+0xaa>
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	4a19      	ldr	r2, [pc, #100]	; (800ddb8 <TIM_OC3_SetConfig+0x10c>)
 800dd52:	4293      	cmp	r3, r2
 800dd54:	d113      	bne.n	800dd7e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dd56:	693b      	ldr	r3, [r7, #16]
 800dd58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dd5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800dd5e:	693b      	ldr	r3, [r7, #16]
 800dd60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dd64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800dd66:	683b      	ldr	r3, [r7, #0]
 800dd68:	695b      	ldr	r3, [r3, #20]
 800dd6a:	011b      	lsls	r3, r3, #4
 800dd6c:	693a      	ldr	r2, [r7, #16]
 800dd6e:	4313      	orrs	r3, r2
 800dd70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dd72:	683b      	ldr	r3, [r7, #0]
 800dd74:	699b      	ldr	r3, [r3, #24]
 800dd76:	011b      	lsls	r3, r3, #4
 800dd78:	693a      	ldr	r2, [r7, #16]
 800dd7a:	4313      	orrs	r3, r2
 800dd7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	693a      	ldr	r2, [r7, #16]
 800dd82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	68fa      	ldr	r2, [r7, #12]
 800dd88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	685a      	ldr	r2, [r3, #4]
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	697a      	ldr	r2, [r7, #20]
 800dd96:	621a      	str	r2, [r3, #32]
}
 800dd98:	bf00      	nop
 800dd9a:	371c      	adds	r7, #28
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda2:	4770      	bx	lr
 800dda4:	fffeff8f 	.word	0xfffeff8f
 800dda8:	40010000 	.word	0x40010000
 800ddac:	40010400 	.word	0x40010400
 800ddb0:	40014000 	.word	0x40014000
 800ddb4:	40014400 	.word	0x40014400
 800ddb8:	40014800 	.word	0x40014800

0800ddbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b087      	sub	sp, #28
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
 800ddc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	6a1b      	ldr	r3, [r3, #32]
 800ddca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	6a1b      	ldr	r3, [r3, #32]
 800ddd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	685b      	ldr	r3, [r3, #4]
 800dddc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	69db      	ldr	r3, [r3, #28]
 800dde2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800dde4:	68fa      	ldr	r2, [r7, #12]
 800dde6:	4b24      	ldr	r3, [pc, #144]	; (800de78 <TIM_OC4_SetConfig+0xbc>)
 800dde8:	4013      	ands	r3, r2
 800ddea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ddf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ddf4:	683b      	ldr	r3, [r7, #0]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	021b      	lsls	r3, r3, #8
 800ddfa:	68fa      	ldr	r2, [r7, #12]
 800ddfc:	4313      	orrs	r3, r2
 800ddfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800de00:	693b      	ldr	r3, [r7, #16]
 800de02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800de06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	689b      	ldr	r3, [r3, #8]
 800de0c:	031b      	lsls	r3, r3, #12
 800de0e:	693a      	ldr	r2, [r7, #16]
 800de10:	4313      	orrs	r3, r2
 800de12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	4a19      	ldr	r2, [pc, #100]	; (800de7c <TIM_OC4_SetConfig+0xc0>)
 800de18:	4293      	cmp	r3, r2
 800de1a:	d00f      	beq.n	800de3c <TIM_OC4_SetConfig+0x80>
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	4a18      	ldr	r2, [pc, #96]	; (800de80 <TIM_OC4_SetConfig+0xc4>)
 800de20:	4293      	cmp	r3, r2
 800de22:	d00b      	beq.n	800de3c <TIM_OC4_SetConfig+0x80>
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	4a17      	ldr	r2, [pc, #92]	; (800de84 <TIM_OC4_SetConfig+0xc8>)
 800de28:	4293      	cmp	r3, r2
 800de2a:	d007      	beq.n	800de3c <TIM_OC4_SetConfig+0x80>
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	4a16      	ldr	r2, [pc, #88]	; (800de88 <TIM_OC4_SetConfig+0xcc>)
 800de30:	4293      	cmp	r3, r2
 800de32:	d003      	beq.n	800de3c <TIM_OC4_SetConfig+0x80>
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	4a15      	ldr	r2, [pc, #84]	; (800de8c <TIM_OC4_SetConfig+0xd0>)
 800de38:	4293      	cmp	r3, r2
 800de3a:	d109      	bne.n	800de50 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800de3c:	697b      	ldr	r3, [r7, #20]
 800de3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800de42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	695b      	ldr	r3, [r3, #20]
 800de48:	019b      	lsls	r3, r3, #6
 800de4a:	697a      	ldr	r2, [r7, #20]
 800de4c:	4313      	orrs	r3, r2
 800de4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	697a      	ldr	r2, [r7, #20]
 800de54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	68fa      	ldr	r2, [r7, #12]
 800de5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	685a      	ldr	r2, [r3, #4]
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	693a      	ldr	r2, [r7, #16]
 800de68:	621a      	str	r2, [r3, #32]
}
 800de6a:	bf00      	nop
 800de6c:	371c      	adds	r7, #28
 800de6e:	46bd      	mov	sp, r7
 800de70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de74:	4770      	bx	lr
 800de76:	bf00      	nop
 800de78:	feff8fff 	.word	0xfeff8fff
 800de7c:	40010000 	.word	0x40010000
 800de80:	40010400 	.word	0x40010400
 800de84:	40014000 	.word	0x40014000
 800de88:	40014400 	.word	0x40014400
 800de8c:	40014800 	.word	0x40014800

0800de90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800de90:	b480      	push	{r7}
 800de92:	b087      	sub	sp, #28
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
 800de98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	6a1b      	ldr	r3, [r3, #32]
 800de9e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	6a1b      	ldr	r3, [r3, #32]
 800deaa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	685b      	ldr	r3, [r3, #4]
 800deb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800deb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800deb8:	68fa      	ldr	r2, [r7, #12]
 800deba:	4b21      	ldr	r3, [pc, #132]	; (800df40 <TIM_OC5_SetConfig+0xb0>)
 800debc:	4013      	ands	r3, r2
 800debe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	68fa      	ldr	r2, [r7, #12]
 800dec6:	4313      	orrs	r3, r2
 800dec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800deca:	693b      	ldr	r3, [r7, #16]
 800decc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ded0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ded2:	683b      	ldr	r3, [r7, #0]
 800ded4:	689b      	ldr	r3, [r3, #8]
 800ded6:	041b      	lsls	r3, r3, #16
 800ded8:	693a      	ldr	r2, [r7, #16]
 800deda:	4313      	orrs	r3, r2
 800dedc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	4a18      	ldr	r2, [pc, #96]	; (800df44 <TIM_OC5_SetConfig+0xb4>)
 800dee2:	4293      	cmp	r3, r2
 800dee4:	d00f      	beq.n	800df06 <TIM_OC5_SetConfig+0x76>
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	4a17      	ldr	r2, [pc, #92]	; (800df48 <TIM_OC5_SetConfig+0xb8>)
 800deea:	4293      	cmp	r3, r2
 800deec:	d00b      	beq.n	800df06 <TIM_OC5_SetConfig+0x76>
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	4a16      	ldr	r2, [pc, #88]	; (800df4c <TIM_OC5_SetConfig+0xbc>)
 800def2:	4293      	cmp	r3, r2
 800def4:	d007      	beq.n	800df06 <TIM_OC5_SetConfig+0x76>
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	4a15      	ldr	r2, [pc, #84]	; (800df50 <TIM_OC5_SetConfig+0xc0>)
 800defa:	4293      	cmp	r3, r2
 800defc:	d003      	beq.n	800df06 <TIM_OC5_SetConfig+0x76>
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	4a14      	ldr	r2, [pc, #80]	; (800df54 <TIM_OC5_SetConfig+0xc4>)
 800df02:	4293      	cmp	r3, r2
 800df04:	d109      	bne.n	800df1a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800df06:	697b      	ldr	r3, [r7, #20]
 800df08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800df0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	695b      	ldr	r3, [r3, #20]
 800df12:	021b      	lsls	r3, r3, #8
 800df14:	697a      	ldr	r2, [r7, #20]
 800df16:	4313      	orrs	r3, r2
 800df18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	697a      	ldr	r2, [r7, #20]
 800df1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	68fa      	ldr	r2, [r7, #12]
 800df24:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	685a      	ldr	r2, [r3, #4]
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	693a      	ldr	r2, [r7, #16]
 800df32:	621a      	str	r2, [r3, #32]
}
 800df34:	bf00      	nop
 800df36:	371c      	adds	r7, #28
 800df38:	46bd      	mov	sp, r7
 800df3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3e:	4770      	bx	lr
 800df40:	fffeff8f 	.word	0xfffeff8f
 800df44:	40010000 	.word	0x40010000
 800df48:	40010400 	.word	0x40010400
 800df4c:	40014000 	.word	0x40014000
 800df50:	40014400 	.word	0x40014400
 800df54:	40014800 	.word	0x40014800

0800df58 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800df58:	b480      	push	{r7}
 800df5a:	b087      	sub	sp, #28
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
 800df60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6a1b      	ldr	r3, [r3, #32]
 800df66:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	6a1b      	ldr	r3, [r3, #32]
 800df72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	685b      	ldr	r3, [r3, #4]
 800df78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800df80:	68fa      	ldr	r2, [r7, #12]
 800df82:	4b22      	ldr	r3, [pc, #136]	; (800e00c <TIM_OC6_SetConfig+0xb4>)
 800df84:	4013      	ands	r3, r2
 800df86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	021b      	lsls	r3, r3, #8
 800df8e:	68fa      	ldr	r2, [r7, #12]
 800df90:	4313      	orrs	r3, r2
 800df92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800df94:	693b      	ldr	r3, [r7, #16]
 800df96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800df9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	689b      	ldr	r3, [r3, #8]
 800dfa0:	051b      	lsls	r3, r3, #20
 800dfa2:	693a      	ldr	r2, [r7, #16]
 800dfa4:	4313      	orrs	r3, r2
 800dfa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	4a19      	ldr	r2, [pc, #100]	; (800e010 <TIM_OC6_SetConfig+0xb8>)
 800dfac:	4293      	cmp	r3, r2
 800dfae:	d00f      	beq.n	800dfd0 <TIM_OC6_SetConfig+0x78>
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	4a18      	ldr	r2, [pc, #96]	; (800e014 <TIM_OC6_SetConfig+0xbc>)
 800dfb4:	4293      	cmp	r3, r2
 800dfb6:	d00b      	beq.n	800dfd0 <TIM_OC6_SetConfig+0x78>
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	4a17      	ldr	r2, [pc, #92]	; (800e018 <TIM_OC6_SetConfig+0xc0>)
 800dfbc:	4293      	cmp	r3, r2
 800dfbe:	d007      	beq.n	800dfd0 <TIM_OC6_SetConfig+0x78>
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	4a16      	ldr	r2, [pc, #88]	; (800e01c <TIM_OC6_SetConfig+0xc4>)
 800dfc4:	4293      	cmp	r3, r2
 800dfc6:	d003      	beq.n	800dfd0 <TIM_OC6_SetConfig+0x78>
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	4a15      	ldr	r2, [pc, #84]	; (800e020 <TIM_OC6_SetConfig+0xc8>)
 800dfcc:	4293      	cmp	r3, r2
 800dfce:	d109      	bne.n	800dfe4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dfd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	695b      	ldr	r3, [r3, #20]
 800dfdc:	029b      	lsls	r3, r3, #10
 800dfde:	697a      	ldr	r2, [r7, #20]
 800dfe0:	4313      	orrs	r3, r2
 800dfe2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	697a      	ldr	r2, [r7, #20]
 800dfe8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	68fa      	ldr	r2, [r7, #12]
 800dfee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	685a      	ldr	r2, [r3, #4]
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	693a      	ldr	r2, [r7, #16]
 800dffc:	621a      	str	r2, [r3, #32]
}
 800dffe:	bf00      	nop
 800e000:	371c      	adds	r7, #28
 800e002:	46bd      	mov	sp, r7
 800e004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e008:	4770      	bx	lr
 800e00a:	bf00      	nop
 800e00c:	feff8fff 	.word	0xfeff8fff
 800e010:	40010000 	.word	0x40010000
 800e014:	40010400 	.word	0x40010400
 800e018:	40014000 	.word	0x40014000
 800e01c:	40014400 	.word	0x40014400
 800e020:	40014800 	.word	0x40014800

0800e024 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800e024:	b580      	push	{r7, lr}
 800e026:	b086      	sub	sp, #24
 800e028:	af00      	add	r7, sp, #0
 800e02a:	6078      	str	r0, [r7, #4]
 800e02c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e02e:	2300      	movs	r3, #0
 800e030:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	689b      	ldr	r3, [r3, #8]
 800e038:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e03a:	693a      	ldr	r2, [r7, #16]
 800e03c:	4b65      	ldr	r3, [pc, #404]	; (800e1d4 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800e03e:	4013      	ands	r3, r2
 800e040:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	685b      	ldr	r3, [r3, #4]
 800e046:	693a      	ldr	r2, [r7, #16]
 800e048:	4313      	orrs	r3, r2
 800e04a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800e04c:	693a      	ldr	r2, [r7, #16]
 800e04e:	4b62      	ldr	r3, [pc, #392]	; (800e1d8 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800e050:	4013      	ands	r3, r2
 800e052:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	693a      	ldr	r2, [r7, #16]
 800e05a:	4313      	orrs	r3, r2
 800e05c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	693a      	ldr	r2, [r7, #16]
 800e064:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	685b      	ldr	r3, [r3, #4]
 800e06a:	4a5c      	ldr	r2, [pc, #368]	; (800e1dc <TIM_SlaveTimer_SetConfig+0x1b8>)
 800e06c:	4293      	cmp	r3, r2
 800e06e:	f000 80ab 	beq.w	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e072:	4a5a      	ldr	r2, [pc, #360]	; (800e1dc <TIM_SlaveTimer_SetConfig+0x1b8>)
 800e074:	4293      	cmp	r3, r2
 800e076:	f200 80a4 	bhi.w	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e07a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e07e:	f000 80a3 	beq.w	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e082:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e086:	f200 809c 	bhi.w	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e08a:	4a55      	ldr	r2, [pc, #340]	; (800e1e0 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800e08c:	4293      	cmp	r3, r2
 800e08e:	f000 809b 	beq.w	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e092:	4a53      	ldr	r2, [pc, #332]	; (800e1e0 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800e094:	4293      	cmp	r3, r2
 800e096:	f200 8094 	bhi.w	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e09a:	4a52      	ldr	r2, [pc, #328]	; (800e1e4 <TIM_SlaveTimer_SetConfig+0x1c0>)
 800e09c:	4293      	cmp	r3, r2
 800e09e:	f000 8093 	beq.w	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e0a2:	4a50      	ldr	r2, [pc, #320]	; (800e1e4 <TIM_SlaveTimer_SetConfig+0x1c0>)
 800e0a4:	4293      	cmp	r3, r2
 800e0a6:	f200 808c 	bhi.w	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e0aa:	4a4f      	ldr	r2, [pc, #316]	; (800e1e8 <TIM_SlaveTimer_SetConfig+0x1c4>)
 800e0ac:	4293      	cmp	r3, r2
 800e0ae:	f000 808b 	beq.w	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e0b2:	4a4d      	ldr	r2, [pc, #308]	; (800e1e8 <TIM_SlaveTimer_SetConfig+0x1c4>)
 800e0b4:	4293      	cmp	r3, r2
 800e0b6:	f200 8084 	bhi.w	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e0ba:	4a4c      	ldr	r2, [pc, #304]	; (800e1ec <TIM_SlaveTimer_SetConfig+0x1c8>)
 800e0bc:	4293      	cmp	r3, r2
 800e0be:	f000 8083 	beq.w	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e0c2:	4a4a      	ldr	r2, [pc, #296]	; (800e1ec <TIM_SlaveTimer_SetConfig+0x1c8>)
 800e0c4:	4293      	cmp	r3, r2
 800e0c6:	d87c      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e0c8:	4a49      	ldr	r2, [pc, #292]	; (800e1f0 <TIM_SlaveTimer_SetConfig+0x1cc>)
 800e0ca:	4293      	cmp	r3, r2
 800e0cc:	d07c      	beq.n	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e0ce:	4a48      	ldr	r2, [pc, #288]	; (800e1f0 <TIM_SlaveTimer_SetConfig+0x1cc>)
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d876      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e0d4:	4a47      	ldr	r2, [pc, #284]	; (800e1f4 <TIM_SlaveTimer_SetConfig+0x1d0>)
 800e0d6:	4293      	cmp	r3, r2
 800e0d8:	d076      	beq.n	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e0da:	4a46      	ldr	r2, [pc, #280]	; (800e1f4 <TIM_SlaveTimer_SetConfig+0x1d0>)
 800e0dc:	4293      	cmp	r3, r2
 800e0de:	d870      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e0e0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800e0e4:	d070      	beq.n	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e0e6:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800e0ea:	d86a      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e0ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e0f0:	d06a      	beq.n	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e0f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e0f6:	d864      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e0f8:	2b70      	cmp	r3, #112	; 0x70
 800e0fa:	d01a      	beq.n	800e132 <TIM_SlaveTimer_SetConfig+0x10e>
 800e0fc:	2b70      	cmp	r3, #112	; 0x70
 800e0fe:	d860      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e100:	2b60      	cmp	r3, #96	; 0x60
 800e102:	d054      	beq.n	800e1ae <TIM_SlaveTimer_SetConfig+0x18a>
 800e104:	2b60      	cmp	r3, #96	; 0x60
 800e106:	d85c      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e108:	2b50      	cmp	r3, #80	; 0x50
 800e10a:	d046      	beq.n	800e19a <TIM_SlaveTimer_SetConfig+0x176>
 800e10c:	2b50      	cmp	r3, #80	; 0x50
 800e10e:	d858      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e110:	2b40      	cmp	r3, #64	; 0x40
 800e112:	d019      	beq.n	800e148 <TIM_SlaveTimer_SetConfig+0x124>
 800e114:	2b40      	cmp	r3, #64	; 0x40
 800e116:	d854      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e118:	2b30      	cmp	r3, #48	; 0x30
 800e11a:	d055      	beq.n	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e11c:	2b30      	cmp	r3, #48	; 0x30
 800e11e:	d850      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e120:	2b20      	cmp	r3, #32
 800e122:	d051      	beq.n	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e124:	2b20      	cmp	r3, #32
 800e126:	d84c      	bhi.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d04d      	beq.n	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e12c:	2b10      	cmp	r3, #16
 800e12e:	d04b      	beq.n	800e1c8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800e130:	e047      	b.n	800e1c2 <TIM_SlaveTimer_SetConfig+0x19e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	6818      	ldr	r0, [r3, #0]
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	68d9      	ldr	r1, [r3, #12]
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	689a      	ldr	r2, [r3, #8]
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	691b      	ldr	r3, [r3, #16]
 800e142:	f000 fa01 	bl	800e548 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800e146:	e040      	b.n	800e1ca <TIM_SlaveTimer_SetConfig+0x1a6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800e148:	683b      	ldr	r3, [r7, #0]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	2b05      	cmp	r3, #5
 800e14e:	d101      	bne.n	800e154 <TIM_SlaveTimer_SetConfig+0x130>
      {
        return HAL_ERROR;
 800e150:	2301      	movs	r3, #1
 800e152:	e03b      	b.n	800e1cc <TIM_SlaveTimer_SetConfig+0x1a8>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	6a1b      	ldr	r3, [r3, #32]
 800e15a:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	6a1a      	ldr	r2, [r3, #32]
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	f022 0201 	bic.w	r2, r2, #1
 800e16a:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	699b      	ldr	r3, [r3, #24]
 800e172:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e174:	68bb      	ldr	r3, [r7, #8]
 800e176:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e17a:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	691b      	ldr	r3, [r3, #16]
 800e180:	011b      	lsls	r3, r3, #4
 800e182:	68ba      	ldr	r2, [r7, #8]
 800e184:	4313      	orrs	r3, r2
 800e186:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	68ba      	ldr	r2, [r7, #8]
 800e18e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	68fa      	ldr	r2, [r7, #12]
 800e196:	621a      	str	r2, [r3, #32]
      break;
 800e198:	e017      	b.n	800e1ca <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	6818      	ldr	r0, [r3, #0]
 800e19e:	683b      	ldr	r3, [r7, #0]
 800e1a0:	6899      	ldr	r1, [r3, #8]
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	691b      	ldr	r3, [r3, #16]
 800e1a6:	461a      	mov	r2, r3
 800e1a8:	f000 f89a 	bl	800e2e0 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800e1ac:	e00d      	b.n	800e1ca <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	6818      	ldr	r0, [r3, #0]
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	6899      	ldr	r1, [r3, #8]
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	691b      	ldr	r3, [r3, #16]
 800e1ba:	461a      	mov	r2, r3
 800e1bc:	f000 f8fc 	bl	800e3b8 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800e1c0:	e003      	b.n	800e1ca <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800e1c2:	2301      	movs	r3, #1
 800e1c4:	75fb      	strb	r3, [r7, #23]
      break;
 800e1c6:	e000      	b.n	800e1ca <TIM_SlaveTimer_SetConfig+0x1a6>
      break;
 800e1c8:	bf00      	nop
  }

  return status;
 800e1ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	3718      	adds	r7, #24
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	bd80      	pop	{r7, pc}
 800e1d4:	ffcfff8f 	.word	0xffcfff8f
 800e1d8:	fffefff8 	.word	0xfffefff8
 800e1dc:	00200010 	.word	0x00200010
 800e1e0:	00100070 	.word	0x00100070
 800e1e4:	00100060 	.word	0x00100060
 800e1e8:	00100050 	.word	0x00100050
 800e1ec:	00100040 	.word	0x00100040
 800e1f0:	00100030 	.word	0x00100030
 800e1f4:	00100020 	.word	0x00100020

0800e1f8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e1f8:	b480      	push	{r7}
 800e1fa:	b087      	sub	sp, #28
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	60f8      	str	r0, [r7, #12]
 800e200:	60b9      	str	r1, [r7, #8]
 800e202:	607a      	str	r2, [r7, #4]
 800e204:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	6a1b      	ldr	r3, [r3, #32]
 800e20a:	f023 0201 	bic.w	r2, r3, #1
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	699b      	ldr	r3, [r3, #24]
 800e216:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	6a1b      	ldr	r3, [r3, #32]
 800e21c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	4a28      	ldr	r2, [pc, #160]	; (800e2c4 <TIM_TI1_SetConfig+0xcc>)
 800e222:	4293      	cmp	r3, r2
 800e224:	d01b      	beq.n	800e25e <TIM_TI1_SetConfig+0x66>
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e22c:	d017      	beq.n	800e25e <TIM_TI1_SetConfig+0x66>
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	4a25      	ldr	r2, [pc, #148]	; (800e2c8 <TIM_TI1_SetConfig+0xd0>)
 800e232:	4293      	cmp	r3, r2
 800e234:	d013      	beq.n	800e25e <TIM_TI1_SetConfig+0x66>
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	4a24      	ldr	r2, [pc, #144]	; (800e2cc <TIM_TI1_SetConfig+0xd4>)
 800e23a:	4293      	cmp	r3, r2
 800e23c:	d00f      	beq.n	800e25e <TIM_TI1_SetConfig+0x66>
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	4a23      	ldr	r2, [pc, #140]	; (800e2d0 <TIM_TI1_SetConfig+0xd8>)
 800e242:	4293      	cmp	r3, r2
 800e244:	d00b      	beq.n	800e25e <TIM_TI1_SetConfig+0x66>
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	4a22      	ldr	r2, [pc, #136]	; (800e2d4 <TIM_TI1_SetConfig+0xdc>)
 800e24a:	4293      	cmp	r3, r2
 800e24c:	d007      	beq.n	800e25e <TIM_TI1_SetConfig+0x66>
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	4a21      	ldr	r2, [pc, #132]	; (800e2d8 <TIM_TI1_SetConfig+0xe0>)
 800e252:	4293      	cmp	r3, r2
 800e254:	d003      	beq.n	800e25e <TIM_TI1_SetConfig+0x66>
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	4a20      	ldr	r2, [pc, #128]	; (800e2dc <TIM_TI1_SetConfig+0xe4>)
 800e25a:	4293      	cmp	r3, r2
 800e25c:	d101      	bne.n	800e262 <TIM_TI1_SetConfig+0x6a>
 800e25e:	2301      	movs	r3, #1
 800e260:	e000      	b.n	800e264 <TIM_TI1_SetConfig+0x6c>
 800e262:	2300      	movs	r3, #0
 800e264:	2b00      	cmp	r3, #0
 800e266:	d008      	beq.n	800e27a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800e268:	697b      	ldr	r3, [r7, #20]
 800e26a:	f023 0303 	bic.w	r3, r3, #3
 800e26e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800e270:	697a      	ldr	r2, [r7, #20]
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	4313      	orrs	r3, r2
 800e276:	617b      	str	r3, [r7, #20]
 800e278:	e003      	b.n	800e282 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800e27a:	697b      	ldr	r3, [r7, #20]
 800e27c:	f043 0301 	orr.w	r3, r3, #1
 800e280:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e282:	697b      	ldr	r3, [r7, #20]
 800e284:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e288:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	011b      	lsls	r3, r3, #4
 800e28e:	b2db      	uxtb	r3, r3
 800e290:	697a      	ldr	r2, [r7, #20]
 800e292:	4313      	orrs	r3, r2
 800e294:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e296:	693b      	ldr	r3, [r7, #16]
 800e298:	f023 030a 	bic.w	r3, r3, #10
 800e29c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800e29e:	68bb      	ldr	r3, [r7, #8]
 800e2a0:	f003 030a 	and.w	r3, r3, #10
 800e2a4:	693a      	ldr	r2, [r7, #16]
 800e2a6:	4313      	orrs	r3, r2
 800e2a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	697a      	ldr	r2, [r7, #20]
 800e2ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	693a      	ldr	r2, [r7, #16]
 800e2b4:	621a      	str	r2, [r3, #32]
}
 800e2b6:	bf00      	nop
 800e2b8:	371c      	adds	r7, #28
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c0:	4770      	bx	lr
 800e2c2:	bf00      	nop
 800e2c4:	40010000 	.word	0x40010000
 800e2c8:	40000400 	.word	0x40000400
 800e2cc:	40000800 	.word	0x40000800
 800e2d0:	40000c00 	.word	0x40000c00
 800e2d4:	40010400 	.word	0x40010400
 800e2d8:	40001800 	.word	0x40001800
 800e2dc:	40014000 	.word	0x40014000

0800e2e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e2e0:	b480      	push	{r7}
 800e2e2:	b087      	sub	sp, #28
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	60f8      	str	r0, [r7, #12]
 800e2e8:	60b9      	str	r1, [r7, #8]
 800e2ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	6a1b      	ldr	r3, [r3, #32]
 800e2f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	6a1b      	ldr	r3, [r3, #32]
 800e2f6:	f023 0201 	bic.w	r2, r3, #1
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	699b      	ldr	r3, [r3, #24]
 800e302:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e304:	693b      	ldr	r3, [r7, #16]
 800e306:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e30a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	011b      	lsls	r3, r3, #4
 800e310:	693a      	ldr	r2, [r7, #16]
 800e312:	4313      	orrs	r3, r2
 800e314:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e316:	697b      	ldr	r3, [r7, #20]
 800e318:	f023 030a 	bic.w	r3, r3, #10
 800e31c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e31e:	697a      	ldr	r2, [r7, #20]
 800e320:	68bb      	ldr	r3, [r7, #8]
 800e322:	4313      	orrs	r3, r2
 800e324:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	693a      	ldr	r2, [r7, #16]
 800e32a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	697a      	ldr	r2, [r7, #20]
 800e330:	621a      	str	r2, [r3, #32]
}
 800e332:	bf00      	nop
 800e334:	371c      	adds	r7, #28
 800e336:	46bd      	mov	sp, r7
 800e338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33c:	4770      	bx	lr

0800e33e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e33e:	b480      	push	{r7}
 800e340:	b087      	sub	sp, #28
 800e342:	af00      	add	r7, sp, #0
 800e344:	60f8      	str	r0, [r7, #12]
 800e346:	60b9      	str	r1, [r7, #8]
 800e348:	607a      	str	r2, [r7, #4]
 800e34a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	6a1b      	ldr	r3, [r3, #32]
 800e350:	f023 0210 	bic.w	r2, r3, #16
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	699b      	ldr	r3, [r3, #24]
 800e35c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	6a1b      	ldr	r3, [r3, #32]
 800e362:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800e364:	697b      	ldr	r3, [r7, #20]
 800e366:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e36a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	021b      	lsls	r3, r3, #8
 800e370:	697a      	ldr	r2, [r7, #20]
 800e372:	4313      	orrs	r3, r2
 800e374:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e376:	697b      	ldr	r3, [r7, #20]
 800e378:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e37c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800e37e:	683b      	ldr	r3, [r7, #0]
 800e380:	031b      	lsls	r3, r3, #12
 800e382:	b29b      	uxth	r3, r3
 800e384:	697a      	ldr	r2, [r7, #20]
 800e386:	4313      	orrs	r3, r2
 800e388:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e38a:	693b      	ldr	r3, [r7, #16]
 800e38c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e390:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800e392:	68bb      	ldr	r3, [r7, #8]
 800e394:	011b      	lsls	r3, r3, #4
 800e396:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800e39a:	693a      	ldr	r2, [r7, #16]
 800e39c:	4313      	orrs	r3, r2
 800e39e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	697a      	ldr	r2, [r7, #20]
 800e3a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	693a      	ldr	r2, [r7, #16]
 800e3aa:	621a      	str	r2, [r3, #32]
}
 800e3ac:	bf00      	nop
 800e3ae:	371c      	adds	r7, #28
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b6:	4770      	bx	lr

0800e3b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e3b8:	b480      	push	{r7}
 800e3ba:	b087      	sub	sp, #28
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	60f8      	str	r0, [r7, #12]
 800e3c0:	60b9      	str	r1, [r7, #8]
 800e3c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	6a1b      	ldr	r3, [r3, #32]
 800e3c8:	f023 0210 	bic.w	r2, r3, #16
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	699b      	ldr	r3, [r3, #24]
 800e3d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	6a1b      	ldr	r3, [r3, #32]
 800e3da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e3dc:	697b      	ldr	r3, [r7, #20]
 800e3de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e3e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	031b      	lsls	r3, r3, #12
 800e3e8:	697a      	ldr	r2, [r7, #20]
 800e3ea:	4313      	orrs	r3, r2
 800e3ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e3ee:	693b      	ldr	r3, [r7, #16]
 800e3f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e3f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e3f6:	68bb      	ldr	r3, [r7, #8]
 800e3f8:	011b      	lsls	r3, r3, #4
 800e3fa:	693a      	ldr	r2, [r7, #16]
 800e3fc:	4313      	orrs	r3, r2
 800e3fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	697a      	ldr	r2, [r7, #20]
 800e404:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	693a      	ldr	r2, [r7, #16]
 800e40a:	621a      	str	r2, [r3, #32]
}
 800e40c:	bf00      	nop
 800e40e:	371c      	adds	r7, #28
 800e410:	46bd      	mov	sp, r7
 800e412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e416:	4770      	bx	lr

0800e418 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e418:	b480      	push	{r7}
 800e41a:	b087      	sub	sp, #28
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	60f8      	str	r0, [r7, #12]
 800e420:	60b9      	str	r1, [r7, #8]
 800e422:	607a      	str	r2, [r7, #4]
 800e424:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	6a1b      	ldr	r3, [r3, #32]
 800e42a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	69db      	ldr	r3, [r3, #28]
 800e436:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	6a1b      	ldr	r3, [r3, #32]
 800e43c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800e43e:	697b      	ldr	r3, [r7, #20]
 800e440:	f023 0303 	bic.w	r3, r3, #3
 800e444:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800e446:	697a      	ldr	r2, [r7, #20]
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	4313      	orrs	r3, r2
 800e44c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800e44e:	697b      	ldr	r3, [r7, #20]
 800e450:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e454:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	011b      	lsls	r3, r3, #4
 800e45a:	b2db      	uxtb	r3, r3
 800e45c:	697a      	ldr	r2, [r7, #20]
 800e45e:	4313      	orrs	r3, r2
 800e460:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800e462:	693b      	ldr	r3, [r7, #16]
 800e464:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800e468:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800e46a:	68bb      	ldr	r3, [r7, #8]
 800e46c:	021b      	lsls	r3, r3, #8
 800e46e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800e472:	693a      	ldr	r2, [r7, #16]
 800e474:	4313      	orrs	r3, r2
 800e476:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	697a      	ldr	r2, [r7, #20]
 800e47c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	693a      	ldr	r2, [r7, #16]
 800e482:	621a      	str	r2, [r3, #32]
}
 800e484:	bf00      	nop
 800e486:	371c      	adds	r7, #28
 800e488:	46bd      	mov	sp, r7
 800e48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48e:	4770      	bx	lr

0800e490 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e490:	b480      	push	{r7}
 800e492:	b087      	sub	sp, #28
 800e494:	af00      	add	r7, sp, #0
 800e496:	60f8      	str	r0, [r7, #12]
 800e498:	60b9      	str	r1, [r7, #8]
 800e49a:	607a      	str	r2, [r7, #4]
 800e49c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	6a1b      	ldr	r3, [r3, #32]
 800e4a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	69db      	ldr	r3, [r3, #28]
 800e4ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	6a1b      	ldr	r3, [r3, #32]
 800e4b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800e4b6:	697b      	ldr	r3, [r7, #20]
 800e4b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e4bc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	021b      	lsls	r3, r3, #8
 800e4c2:	697a      	ldr	r2, [r7, #20]
 800e4c4:	4313      	orrs	r3, r2
 800e4c6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800e4c8:	697b      	ldr	r3, [r7, #20]
 800e4ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e4ce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800e4d0:	683b      	ldr	r3, [r7, #0]
 800e4d2:	031b      	lsls	r3, r3, #12
 800e4d4:	b29b      	uxth	r3, r3
 800e4d6:	697a      	ldr	r2, [r7, #20]
 800e4d8:	4313      	orrs	r3, r2
 800e4da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800e4dc:	693b      	ldr	r3, [r7, #16]
 800e4de:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800e4e2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	031b      	lsls	r3, r3, #12
 800e4e8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800e4ec:	693a      	ldr	r2, [r7, #16]
 800e4ee:	4313      	orrs	r3, r2
 800e4f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	697a      	ldr	r2, [r7, #20]
 800e4f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	693a      	ldr	r2, [r7, #16]
 800e4fc:	621a      	str	r2, [r3, #32]
}
 800e4fe:	bf00      	nop
 800e500:	371c      	adds	r7, #28
 800e502:	46bd      	mov	sp, r7
 800e504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e508:	4770      	bx	lr
	...

0800e50c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e50c:	b480      	push	{r7}
 800e50e:	b085      	sub	sp, #20
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
 800e514:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	689b      	ldr	r3, [r3, #8]
 800e51a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e51c:	68fa      	ldr	r2, [r7, #12]
 800e51e:	4b09      	ldr	r3, [pc, #36]	; (800e544 <TIM_ITRx_SetConfig+0x38>)
 800e520:	4013      	ands	r3, r2
 800e522:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e524:	683a      	ldr	r2, [r7, #0]
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	4313      	orrs	r3, r2
 800e52a:	f043 0307 	orr.w	r3, r3, #7
 800e52e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	68fa      	ldr	r2, [r7, #12]
 800e534:	609a      	str	r2, [r3, #8]
}
 800e536:	bf00      	nop
 800e538:	3714      	adds	r7, #20
 800e53a:	46bd      	mov	sp, r7
 800e53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e540:	4770      	bx	lr
 800e542:	bf00      	nop
 800e544:	ffcfff8f 	.word	0xffcfff8f

0800e548 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e548:	b480      	push	{r7}
 800e54a:	b087      	sub	sp, #28
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	60f8      	str	r0, [r7, #12]
 800e550:	60b9      	str	r1, [r7, #8]
 800e552:	607a      	str	r2, [r7, #4]
 800e554:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	689b      	ldr	r3, [r3, #8]
 800e55a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e55c:	697b      	ldr	r3, [r7, #20]
 800e55e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e562:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e564:	683b      	ldr	r3, [r7, #0]
 800e566:	021a      	lsls	r2, r3, #8
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	431a      	orrs	r2, r3
 800e56c:	68bb      	ldr	r3, [r7, #8]
 800e56e:	4313      	orrs	r3, r2
 800e570:	697a      	ldr	r2, [r7, #20]
 800e572:	4313      	orrs	r3, r2
 800e574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	697a      	ldr	r2, [r7, #20]
 800e57a:	609a      	str	r2, [r3, #8]
}
 800e57c:	bf00      	nop
 800e57e:	371c      	adds	r7, #28
 800e580:	46bd      	mov	sp, r7
 800e582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e586:	4770      	bx	lr

0800e588 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e588:	b480      	push	{r7}
 800e58a:	b085      	sub	sp, #20
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
 800e590:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e598:	2b01      	cmp	r3, #1
 800e59a:	d101      	bne.n	800e5a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e59c:	2302      	movs	r3, #2
 800e59e:	e06d      	b.n	800e67c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	2201      	movs	r2, #1
 800e5a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	2202      	movs	r2, #2
 800e5ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	685b      	ldr	r3, [r3, #4]
 800e5b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	689b      	ldr	r3, [r3, #8]
 800e5be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	4a30      	ldr	r2, [pc, #192]	; (800e688 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e5c6:	4293      	cmp	r3, r2
 800e5c8:	d004      	beq.n	800e5d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	4a2f      	ldr	r2, [pc, #188]	; (800e68c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d108      	bne.n	800e5e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e5da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e5dc:	683b      	ldr	r3, [r7, #0]
 800e5de:	685b      	ldr	r3, [r3, #4]
 800e5e0:	68fa      	ldr	r2, [r7, #12]
 800e5e2:	4313      	orrs	r3, r2
 800e5e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e5ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e5ee:	683b      	ldr	r3, [r7, #0]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	68fa      	ldr	r2, [r7, #12]
 800e5f4:	4313      	orrs	r3, r2
 800e5f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	68fa      	ldr	r2, [r7, #12]
 800e5fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	4a20      	ldr	r2, [pc, #128]	; (800e688 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e606:	4293      	cmp	r3, r2
 800e608:	d022      	beq.n	800e650 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e612:	d01d      	beq.n	800e650 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	4a1d      	ldr	r2, [pc, #116]	; (800e690 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e61a:	4293      	cmp	r3, r2
 800e61c:	d018      	beq.n	800e650 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	4a1c      	ldr	r2, [pc, #112]	; (800e694 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e624:	4293      	cmp	r3, r2
 800e626:	d013      	beq.n	800e650 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4a1a      	ldr	r2, [pc, #104]	; (800e698 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d00e      	beq.n	800e650 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	4a15      	ldr	r2, [pc, #84]	; (800e68c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e638:	4293      	cmp	r3, r2
 800e63a:	d009      	beq.n	800e650 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	4a16      	ldr	r2, [pc, #88]	; (800e69c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e642:	4293      	cmp	r3, r2
 800e644:	d004      	beq.n	800e650 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	4a15      	ldr	r2, [pc, #84]	; (800e6a0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d10c      	bne.n	800e66a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e650:	68bb      	ldr	r3, [r7, #8]
 800e652:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e656:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e658:	683b      	ldr	r3, [r7, #0]
 800e65a:	689b      	ldr	r3, [r3, #8]
 800e65c:	68ba      	ldr	r2, [r7, #8]
 800e65e:	4313      	orrs	r3, r2
 800e660:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	68ba      	ldr	r2, [r7, #8]
 800e668:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2201      	movs	r2, #1
 800e66e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	2200      	movs	r2, #0
 800e676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e67a:	2300      	movs	r3, #0
}
 800e67c:	4618      	mov	r0, r3
 800e67e:	3714      	adds	r7, #20
 800e680:	46bd      	mov	sp, r7
 800e682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e686:	4770      	bx	lr
 800e688:	40010000 	.word	0x40010000
 800e68c:	40010400 	.word	0x40010400
 800e690:	40000400 	.word	0x40000400
 800e694:	40000800 	.word	0x40000800
 800e698:	40000c00 	.word	0x40000c00
 800e69c:	40001800 	.word	0x40001800
 800e6a0:	40014000 	.word	0x40014000

0800e6a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e6a4:	b480      	push	{r7}
 800e6a6:	b085      	sub	sp, #20
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
 800e6ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e6b8:	2b01      	cmp	r3, #1
 800e6ba:	d101      	bne.n	800e6c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e6bc:	2302      	movs	r3, #2
 800e6be:	e087      	b.n	800e7d0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	2201      	movs	r2, #1
 800e6c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	68db      	ldr	r3, [r3, #12]
 800e6d2:	4313      	orrs	r3, r2
 800e6d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e6dc:	683b      	ldr	r3, [r7, #0]
 800e6de:	689b      	ldr	r3, [r3, #8]
 800e6e0:	4313      	orrs	r3, r2
 800e6e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e6ea:	683b      	ldr	r3, [r7, #0]
 800e6ec:	685b      	ldr	r3, [r3, #4]
 800e6ee:	4313      	orrs	r3, r2
 800e6f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	4313      	orrs	r3, r2
 800e6fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	691b      	ldr	r3, [r3, #16]
 800e70a:	4313      	orrs	r3, r2
 800e70c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e714:	683b      	ldr	r3, [r7, #0]
 800e716:	695b      	ldr	r3, [r3, #20]
 800e718:	4313      	orrs	r3, r2
 800e71a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e726:	4313      	orrs	r3, r2
 800e728:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800e730:	683b      	ldr	r3, [r7, #0]
 800e732:	699b      	ldr	r3, [r3, #24]
 800e734:	041b      	lsls	r3, r3, #16
 800e736:	4313      	orrs	r3, r2
 800e738:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	4a27      	ldr	r2, [pc, #156]	; (800e7dc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800e740:	4293      	cmp	r3, r2
 800e742:	d004      	beq.n	800e74e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	4a25      	ldr	r2, [pc, #148]	; (800e7e0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800e74a:	4293      	cmp	r3, r2
 800e74c:	d106      	bne.n	800e75c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800e754:	683b      	ldr	r3, [r7, #0]
 800e756:	69db      	ldr	r3, [r3, #28]
 800e758:	4313      	orrs	r3, r2
 800e75a:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	4a1e      	ldr	r2, [pc, #120]	; (800e7dc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800e762:	4293      	cmp	r3, r2
 800e764:	d004      	beq.n	800e770 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	4a1d      	ldr	r2, [pc, #116]	; (800e7e0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800e76c:	4293      	cmp	r3, r2
 800e76e:	d126      	bne.n	800e7be <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800e776:	683b      	ldr	r3, [r7, #0]
 800e778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e77a:	051b      	lsls	r3, r3, #20
 800e77c:	4313      	orrs	r3, r2
 800e77e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800e786:	683b      	ldr	r3, [r7, #0]
 800e788:	6a1b      	ldr	r3, [r3, #32]
 800e78a:	4313      	orrs	r3, r2
 800e78c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e794:	683b      	ldr	r3, [r7, #0]
 800e796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e798:	4313      	orrs	r3, r2
 800e79a:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	4a0e      	ldr	r2, [pc, #56]	; (800e7dc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800e7a2:	4293      	cmp	r3, r2
 800e7a4:	d004      	beq.n	800e7b0 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	4a0d      	ldr	r2, [pc, #52]	; (800e7e0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800e7ac:	4293      	cmp	r3, r2
 800e7ae:	d106      	bne.n	800e7be <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7ba:	4313      	orrs	r3, r2
 800e7bc:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	68fa      	ldr	r2, [r7, #12]
 800e7c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e7ce:	2300      	movs	r3, #0
}
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	3714      	adds	r7, #20
 800e7d4:	46bd      	mov	sp, r7
 800e7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7da:	4770      	bx	lr
 800e7dc:	40010000 	.word	0x40010000
 800e7e0:	40010400 	.word	0x40010400

0800e7e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e7e4:	b480      	push	{r7}
 800e7e6:	b083      	sub	sp, #12
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e7ec:	bf00      	nop
 800e7ee:	370c      	adds	r7, #12
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f6:	4770      	bx	lr

0800e7f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b083      	sub	sp, #12
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e800:	bf00      	nop
 800e802:	370c      	adds	r7, #12
 800e804:	46bd      	mov	sp, r7
 800e806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80a:	4770      	bx	lr

0800e80c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e80c:	b480      	push	{r7}
 800e80e:	b083      	sub	sp, #12
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e814:	bf00      	nop
 800e816:	370c      	adds	r7, #12
 800e818:	46bd      	mov	sp, r7
 800e81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e81e:	4770      	bx	lr

0800e820 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b082      	sub	sp, #8
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d101      	bne.n	800e832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e82e:	2301      	movs	r3, #1
 800e830:	e042      	b.n	800e8b8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d106      	bne.n	800e84a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2200      	movs	r2, #0
 800e840:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e844:	6878      	ldr	r0, [r7, #4]
 800e846:	f7f4 febb 	bl	80035c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	2224      	movs	r2, #36	; 0x24
 800e84e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	681a      	ldr	r2, [r3, #0]
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	f022 0201 	bic.w	r2, r2, #1
 800e860:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e862:	6878      	ldr	r0, [r7, #4]
 800e864:	f000 fcd6 	bl	800f214 <UART_SetConfig>
 800e868:	4603      	mov	r3, r0
 800e86a:	2b01      	cmp	r3, #1
 800e86c:	d101      	bne.n	800e872 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800e86e:	2301      	movs	r3, #1
 800e870:	e022      	b.n	800e8b8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e876:	2b00      	cmp	r3, #0
 800e878:	d002      	beq.n	800e880 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800e87a:	6878      	ldr	r0, [r7, #4]
 800e87c:	f001 fb36 	bl	800feec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	685a      	ldr	r2, [r3, #4]
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e88e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	689a      	ldr	r2, [r3, #8]
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e89e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	681a      	ldr	r2, [r3, #0]
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	f042 0201 	orr.w	r2, r2, #1
 800e8ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e8b0:	6878      	ldr	r0, [r7, #4]
 800e8b2:	f001 fbbd 	bl	8010030 <UART_CheckIdleState>
 800e8b6:	4603      	mov	r3, r0
}
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	3708      	adds	r7, #8
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	bd80      	pop	{r7, pc}

0800e8c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b08a      	sub	sp, #40	; 0x28
 800e8c4:	af02      	add	r7, sp, #8
 800e8c6:	60f8      	str	r0, [r7, #12]
 800e8c8:	60b9      	str	r1, [r7, #8]
 800e8ca:	603b      	str	r3, [r7, #0]
 800e8cc:	4613      	mov	r3, r2
 800e8ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e8d6:	2b20      	cmp	r3, #32
 800e8d8:	f040 8083 	bne.w	800e9e2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800e8dc:	68bb      	ldr	r3, [r7, #8]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d002      	beq.n	800e8e8 <HAL_UART_Transmit+0x28>
 800e8e2:	88fb      	ldrh	r3, [r7, #6]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d101      	bne.n	800e8ec <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800e8e8:	2301      	movs	r3, #1
 800e8ea:	e07b      	b.n	800e9e4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e8f2:	2b01      	cmp	r3, #1
 800e8f4:	d101      	bne.n	800e8fa <HAL_UART_Transmit+0x3a>
 800e8f6:	2302      	movs	r3, #2
 800e8f8:	e074      	b.n	800e9e4 <HAL_UART_Transmit+0x124>
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	2201      	movs	r2, #1
 800e8fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	2200      	movs	r2, #0
 800e906:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	2221      	movs	r2, #33	; 0x21
 800e90e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e912:	f7f5 fa31 	bl	8003d78 <HAL_GetTick>
 800e916:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	88fa      	ldrh	r2, [r7, #6]
 800e91c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	88fa      	ldrh	r2, [r7, #6]
 800e924:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	689b      	ldr	r3, [r3, #8]
 800e92c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e930:	d108      	bne.n	800e944 <HAL_UART_Transmit+0x84>
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	691b      	ldr	r3, [r3, #16]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d104      	bne.n	800e944 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800e93a:	2300      	movs	r3, #0
 800e93c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e93e:	68bb      	ldr	r3, [r7, #8]
 800e940:	61bb      	str	r3, [r7, #24]
 800e942:	e003      	b.n	800e94c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800e944:	68bb      	ldr	r3, [r7, #8]
 800e946:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e948:	2300      	movs	r3, #0
 800e94a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	2200      	movs	r2, #0
 800e950:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800e954:	e02c      	b.n	800e9b0 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	9300      	str	r3, [sp, #0]
 800e95a:	697b      	ldr	r3, [r7, #20]
 800e95c:	2200      	movs	r2, #0
 800e95e:	2180      	movs	r1, #128	; 0x80
 800e960:	68f8      	ldr	r0, [r7, #12]
 800e962:	f001 fbb0 	bl	80100c6 <UART_WaitOnFlagUntilTimeout>
 800e966:	4603      	mov	r3, r0
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d001      	beq.n	800e970 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800e96c:	2303      	movs	r3, #3
 800e96e:	e039      	b.n	800e9e4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800e970:	69fb      	ldr	r3, [r7, #28]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d10b      	bne.n	800e98e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e976:	69bb      	ldr	r3, [r7, #24]
 800e978:	881b      	ldrh	r3, [r3, #0]
 800e97a:	461a      	mov	r2, r3
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e984:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800e986:	69bb      	ldr	r3, [r7, #24]
 800e988:	3302      	adds	r3, #2
 800e98a:	61bb      	str	r3, [r7, #24]
 800e98c:	e007      	b.n	800e99e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e98e:	69fb      	ldr	r3, [r7, #28]
 800e990:	781a      	ldrb	r2, [r3, #0]
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800e998:	69fb      	ldr	r3, [r7, #28]
 800e99a:	3301      	adds	r3, #1
 800e99c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e9a4:	b29b      	uxth	r3, r3
 800e9a6:	3b01      	subs	r3, #1
 800e9a8:	b29a      	uxth	r2, r3
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e9b6:	b29b      	uxth	r3, r3
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d1cc      	bne.n	800e956 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	9300      	str	r3, [sp, #0]
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	2140      	movs	r1, #64	; 0x40
 800e9c6:	68f8      	ldr	r0, [r7, #12]
 800e9c8:	f001 fb7d 	bl	80100c6 <UART_WaitOnFlagUntilTimeout>
 800e9cc:	4603      	mov	r3, r0
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d001      	beq.n	800e9d6 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800e9d2:	2303      	movs	r3, #3
 800e9d4:	e006      	b.n	800e9e4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2220      	movs	r2, #32
 800e9da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	e000      	b.n	800e9e4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800e9e2:	2302      	movs	r3, #2
  }
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	3720      	adds	r7, #32
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	bd80      	pop	{r7, pc}

0800e9ec <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e9ec:	b580      	push	{r7, lr}
 800e9ee:	b08a      	sub	sp, #40	; 0x28
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	60f8      	str	r0, [r7, #12]
 800e9f4:	60b9      	str	r1, [r7, #8]
 800e9f6:	4613      	mov	r3, r2
 800e9f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ea00:	2b20      	cmp	r3, #32
 800ea02:	d142      	bne.n	800ea8a <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ea04:	68bb      	ldr	r3, [r7, #8]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d002      	beq.n	800ea10 <HAL_UART_Receive_IT+0x24>
 800ea0a:	88fb      	ldrh	r3, [r7, #6]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d101      	bne.n	800ea14 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ea10:	2301      	movs	r3, #1
 800ea12:	e03b      	b.n	800ea8c <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ea1a:	2b01      	cmp	r3, #1
 800ea1c:	d101      	bne.n	800ea22 <HAL_UART_Receive_IT+0x36>
 800ea1e:	2302      	movs	r3, #2
 800ea20:	e034      	b.n	800ea8c <HAL_UART_Receive_IT+0xa0>
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	2201      	movs	r2, #1
 800ea26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	2200      	movs	r2, #0
 800ea2e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	4a17      	ldr	r2, [pc, #92]	; (800ea94 <HAL_UART_Receive_IT+0xa8>)
 800ea36:	4293      	cmp	r3, r2
 800ea38:	d01f      	beq.n	800ea7a <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	685b      	ldr	r3, [r3, #4]
 800ea40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d018      	beq.n	800ea7a <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea4e:	697b      	ldr	r3, [r7, #20]
 800ea50:	e853 3f00 	ldrex	r3, [r3]
 800ea54:	613b      	str	r3, [r7, #16]
   return(result);
 800ea56:	693b      	ldr	r3, [r7, #16]
 800ea58:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ea5c:	627b      	str	r3, [r7, #36]	; 0x24
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	461a      	mov	r2, r3
 800ea64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea66:	623b      	str	r3, [r7, #32]
 800ea68:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea6a:	69f9      	ldr	r1, [r7, #28]
 800ea6c:	6a3a      	ldr	r2, [r7, #32]
 800ea6e:	e841 2300 	strex	r3, r2, [r1]
 800ea72:	61bb      	str	r3, [r7, #24]
   return(result);
 800ea74:	69bb      	ldr	r3, [r7, #24]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d1e6      	bne.n	800ea48 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ea7a:	88fb      	ldrh	r3, [r7, #6]
 800ea7c:	461a      	mov	r2, r3
 800ea7e:	68b9      	ldr	r1, [r7, #8]
 800ea80:	68f8      	ldr	r0, [r7, #12]
 800ea82:	f001 fbe9 	bl	8010258 <UART_Start_Receive_IT>
 800ea86:	4603      	mov	r3, r0
 800ea88:	e000      	b.n	800ea8c <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ea8a:	2302      	movs	r3, #2
  }
}
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	3728      	adds	r7, #40	; 0x28
 800ea90:	46bd      	mov	sp, r7
 800ea92:	bd80      	pop	{r7, pc}
 800ea94:	58000c00 	.word	0x58000c00

0800ea98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b0ba      	sub	sp, #232	; 0xe8
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	69db      	ldr	r3, [r3, #28]
 800eaa6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	689b      	ldr	r3, [r3, #8]
 800eaba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800eabe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800eac2:	f640 030f 	movw	r3, #2063	; 0x80f
 800eac6:	4013      	ands	r3, r2
 800eac8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800eacc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d11b      	bne.n	800eb0c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ead4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ead8:	f003 0320 	and.w	r3, r3, #32
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d015      	beq.n	800eb0c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800eae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800eae4:	f003 0320 	and.w	r3, r3, #32
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d105      	bne.n	800eaf8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800eaec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800eaf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d009      	beq.n	800eb0c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	f000 835a 	beq.w	800f1b6 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eb06:	6878      	ldr	r0, [r7, #4]
 800eb08:	4798      	blx	r3
      }
      return;
 800eb0a:	e354      	b.n	800f1b6 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800eb0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	f000 811f 	beq.w	800ed54 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800eb16:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800eb1a:	4b8b      	ldr	r3, [pc, #556]	; (800ed48 <HAL_UART_IRQHandler+0x2b0>)
 800eb1c:	4013      	ands	r3, r2
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d106      	bne.n	800eb30 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800eb22:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800eb26:	4b89      	ldr	r3, [pc, #548]	; (800ed4c <HAL_UART_IRQHandler+0x2b4>)
 800eb28:	4013      	ands	r3, r2
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	f000 8112 	beq.w	800ed54 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800eb30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eb34:	f003 0301 	and.w	r3, r3, #1
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d011      	beq.n	800eb60 <HAL_UART_IRQHandler+0xc8>
 800eb3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800eb40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d00b      	beq.n	800eb60 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	2201      	movs	r2, #1
 800eb4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eb56:	f043 0201 	orr.w	r2, r3, #1
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eb60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eb64:	f003 0302 	and.w	r3, r3, #2
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d011      	beq.n	800eb90 <HAL_UART_IRQHandler+0xf8>
 800eb6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800eb70:	f003 0301 	and.w	r3, r3, #1
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d00b      	beq.n	800eb90 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	2202      	movs	r2, #2
 800eb7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eb86:	f043 0204 	orr.w	r2, r3, #4
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eb90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eb94:	f003 0304 	and.w	r3, r3, #4
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d011      	beq.n	800ebc0 <HAL_UART_IRQHandler+0x128>
 800eb9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800eba0:	f003 0301 	and.w	r3, r3, #1
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d00b      	beq.n	800ebc0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	2204      	movs	r2, #4
 800ebae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ebb6:	f043 0202 	orr.w	r2, r3, #2
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ebc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ebc4:	f003 0308 	and.w	r3, r3, #8
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d017      	beq.n	800ebfc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ebcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ebd0:	f003 0320 	and.w	r3, r3, #32
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d105      	bne.n	800ebe4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ebd8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800ebdc:	4b5a      	ldr	r3, [pc, #360]	; (800ed48 <HAL_UART_IRQHandler+0x2b0>)
 800ebde:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d00b      	beq.n	800ebfc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	2208      	movs	r2, #8
 800ebea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ebf2:	f043 0208 	orr.w	r2, r3, #8
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ebfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ec00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d012      	beq.n	800ec2e <HAL_UART_IRQHandler+0x196>
 800ec08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ec0c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d00c      	beq.n	800ec2e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ec1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec24:	f043 0220 	orr.w	r2, r3, #32
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	f000 82c0 	beq.w	800f1ba <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ec3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ec3e:	f003 0320 	and.w	r3, r3, #32
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d013      	beq.n	800ec6e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ec46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ec4a:	f003 0320 	and.w	r3, r3, #32
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d105      	bne.n	800ec5e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ec52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ec56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d007      	beq.n	800ec6e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d003      	beq.n	800ec6e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ec6a:	6878      	ldr	r0, [r7, #4]
 800ec6c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec74:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	689b      	ldr	r3, [r3, #8]
 800ec7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec82:	2b40      	cmp	r3, #64	; 0x40
 800ec84:	d005      	beq.n	800ec92 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ec86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ec8a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d04f      	beq.n	800ed32 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ec92:	6878      	ldr	r0, [r7, #4]
 800ec94:	f001 fc0a 	bl	80104ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	689b      	ldr	r3, [r3, #8]
 800ec9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eca2:	2b40      	cmp	r3, #64	; 0x40
 800eca4:	d141      	bne.n	800ed2a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	3308      	adds	r3, #8
 800ecac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ecb4:	e853 3f00 	ldrex	r3, [r3]
 800ecb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ecbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ecc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ecc4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	3308      	adds	r3, #8
 800ecce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ecd2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800ecd6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800ecde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ece2:	e841 2300 	strex	r3, r2, [r1]
 800ece6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ecea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d1d9      	bne.n	800eca6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d013      	beq.n	800ed22 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ecfe:	4a14      	ldr	r2, [pc, #80]	; (800ed50 <HAL_UART_IRQHandler+0x2b8>)
 800ed00:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ed06:	4618      	mov	r0, r3
 800ed08:	f7f6 fac0 	bl	800528c <HAL_DMA_Abort_IT>
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d017      	beq.n	800ed42 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ed16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed18:	687a      	ldr	r2, [r7, #4]
 800ed1a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800ed1c:	4610      	mov	r0, r2
 800ed1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed20:	e00f      	b.n	800ed42 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f000 fa60 	bl	800f1e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed28:	e00b      	b.n	800ed42 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ed2a:	6878      	ldr	r0, [r7, #4]
 800ed2c:	f000 fa5c 	bl	800f1e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed30:	e007      	b.n	800ed42 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ed32:	6878      	ldr	r0, [r7, #4]
 800ed34:	f000 fa58 	bl	800f1e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2200      	movs	r2, #0
 800ed3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800ed40:	e23b      	b.n	800f1ba <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed42:	bf00      	nop
    return;
 800ed44:	e239      	b.n	800f1ba <HAL_UART_IRQHandler+0x722>
 800ed46:	bf00      	nop
 800ed48:	10000001 	.word	0x10000001
 800ed4c:	04000120 	.word	0x04000120
 800ed50:	08010579 	.word	0x08010579

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ed58:	2b01      	cmp	r3, #1
 800ed5a:	f040 81ce 	bne.w	800f0fa <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ed5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ed62:	f003 0310 	and.w	r3, r3, #16
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	f000 81c7 	beq.w	800f0fa <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ed6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ed70:	f003 0310 	and.w	r3, r3, #16
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	f000 81c0 	beq.w	800f0fa <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	2210      	movs	r2, #16
 800ed80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	689b      	ldr	r3, [r3, #8]
 800ed88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed8c:	2b40      	cmp	r3, #64	; 0x40
 800ed8e:	f040 813b 	bne.w	800f008 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	4a8b      	ldr	r2, [pc, #556]	; (800efc8 <HAL_UART_IRQHandler+0x530>)
 800ed9a:	4293      	cmp	r3, r2
 800ed9c:	d059      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	4a89      	ldr	r2, [pc, #548]	; (800efcc <HAL_UART_IRQHandler+0x534>)
 800eda6:	4293      	cmp	r3, r2
 800eda8:	d053      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	4a87      	ldr	r2, [pc, #540]	; (800efd0 <HAL_UART_IRQHandler+0x538>)
 800edb2:	4293      	cmp	r3, r2
 800edb4:	d04d      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	4a85      	ldr	r2, [pc, #532]	; (800efd4 <HAL_UART_IRQHandler+0x53c>)
 800edbe:	4293      	cmp	r3, r2
 800edc0:	d047      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	4a83      	ldr	r2, [pc, #524]	; (800efd8 <HAL_UART_IRQHandler+0x540>)
 800edca:	4293      	cmp	r3, r2
 800edcc:	d041      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	4a81      	ldr	r2, [pc, #516]	; (800efdc <HAL_UART_IRQHandler+0x544>)
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d03b      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	4a7f      	ldr	r2, [pc, #508]	; (800efe0 <HAL_UART_IRQHandler+0x548>)
 800ede2:	4293      	cmp	r3, r2
 800ede4:	d035      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	4a7d      	ldr	r2, [pc, #500]	; (800efe4 <HAL_UART_IRQHandler+0x54c>)
 800edee:	4293      	cmp	r3, r2
 800edf0:	d02f      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	4a7b      	ldr	r2, [pc, #492]	; (800efe8 <HAL_UART_IRQHandler+0x550>)
 800edfa:	4293      	cmp	r3, r2
 800edfc:	d029      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	4a79      	ldr	r2, [pc, #484]	; (800efec <HAL_UART_IRQHandler+0x554>)
 800ee06:	4293      	cmp	r3, r2
 800ee08:	d023      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	4a77      	ldr	r2, [pc, #476]	; (800eff0 <HAL_UART_IRQHandler+0x558>)
 800ee12:	4293      	cmp	r3, r2
 800ee14:	d01d      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	4a75      	ldr	r2, [pc, #468]	; (800eff4 <HAL_UART_IRQHandler+0x55c>)
 800ee1e:	4293      	cmp	r3, r2
 800ee20:	d017      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	4a73      	ldr	r2, [pc, #460]	; (800eff8 <HAL_UART_IRQHandler+0x560>)
 800ee2a:	4293      	cmp	r3, r2
 800ee2c:	d011      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	4a71      	ldr	r2, [pc, #452]	; (800effc <HAL_UART_IRQHandler+0x564>)
 800ee36:	4293      	cmp	r3, r2
 800ee38:	d00b      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	4a6f      	ldr	r2, [pc, #444]	; (800f000 <HAL_UART_IRQHandler+0x568>)
 800ee42:	4293      	cmp	r3, r2
 800ee44:	d005      	beq.n	800ee52 <HAL_UART_IRQHandler+0x3ba>
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	4a6d      	ldr	r2, [pc, #436]	; (800f004 <HAL_UART_IRQHandler+0x56c>)
 800ee4e:	4293      	cmp	r3, r2
 800ee50:	d105      	bne.n	800ee5e <HAL_UART_IRQHandler+0x3c6>
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	685b      	ldr	r3, [r3, #4]
 800ee5a:	b29b      	uxth	r3, r3
 800ee5c:	e004      	b.n	800ee68 <HAL_UART_IRQHandler+0x3d0>
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	685b      	ldr	r3, [r3, #4]
 800ee66:	b29b      	uxth	r3, r3
 800ee68:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ee6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	f000 81a4 	beq.w	800f1be <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ee7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ee80:	429a      	cmp	r2, r3
 800ee82:	f080 819c 	bcs.w	800f1be <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ee8c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee94:	69db      	ldr	r3, [r3, #28]
 800ee96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ee9a:	f000 8086 	beq.w	800efaa <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eea6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800eeaa:	e853 3f00 	ldrex	r3, [r3]
 800eeae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800eeb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800eeb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800eeba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	461a      	mov	r2, r3
 800eec4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800eec8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800eecc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eed0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800eed4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800eed8:	e841 2300 	strex	r3, r2, [r1]
 800eedc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800eee0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d1da      	bne.n	800ee9e <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	3308      	adds	r3, #8
 800eeee:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eef0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eef2:	e853 3f00 	ldrex	r3, [r3]
 800eef6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800eef8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800eefa:	f023 0301 	bic.w	r3, r3, #1
 800eefe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	3308      	adds	r3, #8
 800ef08:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ef0c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ef10:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef12:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ef14:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ef18:	e841 2300 	strex	r3, r2, [r1]
 800ef1c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ef1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d1e1      	bne.n	800eee8 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	3308      	adds	r3, #8
 800ef2a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ef2e:	e853 3f00 	ldrex	r3, [r3]
 800ef32:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ef34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ef36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ef3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	3308      	adds	r3, #8
 800ef44:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ef48:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ef4a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef4c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ef4e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ef50:	e841 2300 	strex	r3, r2, [r1]
 800ef54:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ef56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d1e3      	bne.n	800ef24 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	2220      	movs	r2, #32
 800ef60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2200      	movs	r2, #0
 800ef68:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef72:	e853 3f00 	ldrex	r3, [r3]
 800ef76:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ef78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ef7a:	f023 0310 	bic.w	r3, r3, #16
 800ef7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	461a      	mov	r2, r3
 800ef88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ef8c:	65bb      	str	r3, [r7, #88]	; 0x58
 800ef8e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef90:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ef92:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ef94:	e841 2300 	strex	r3, r2, [r1]
 800ef98:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ef9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d1e4      	bne.n	800ef6a <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800efa4:	4618      	mov	r0, r3
 800efa6:	f7f5 fe53 	bl	8004c50 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800efb6:	b29b      	uxth	r3, r3
 800efb8:	1ad3      	subs	r3, r2, r3
 800efba:	b29b      	uxth	r3, r3
 800efbc:	4619      	mov	r1, r3
 800efbe:	6878      	ldr	r0, [r7, #4]
 800efc0:	f000 f91c 	bl	800f1fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800efc4:	e0fb      	b.n	800f1be <HAL_UART_IRQHandler+0x726>
 800efc6:	bf00      	nop
 800efc8:	40020010 	.word	0x40020010
 800efcc:	40020028 	.word	0x40020028
 800efd0:	40020040 	.word	0x40020040
 800efd4:	40020058 	.word	0x40020058
 800efd8:	40020070 	.word	0x40020070
 800efdc:	40020088 	.word	0x40020088
 800efe0:	400200a0 	.word	0x400200a0
 800efe4:	400200b8 	.word	0x400200b8
 800efe8:	40020410 	.word	0x40020410
 800efec:	40020428 	.word	0x40020428
 800eff0:	40020440 	.word	0x40020440
 800eff4:	40020458 	.word	0x40020458
 800eff8:	40020470 	.word	0x40020470
 800effc:	40020488 	.word	0x40020488
 800f000:	400204a0 	.word	0x400204a0
 800f004:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f014:	b29b      	uxth	r3, r3
 800f016:	1ad3      	subs	r3, r2, r3
 800f018:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f022:	b29b      	uxth	r3, r3
 800f024:	2b00      	cmp	r3, #0
 800f026:	f000 80cc 	beq.w	800f1c2 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800f02a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f02e:	2b00      	cmp	r3, #0
 800f030:	f000 80c7 	beq.w	800f1c2 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f03a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f03c:	e853 3f00 	ldrex	r3, [r3]
 800f040:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f044:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f048:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	461a      	mov	r2, r3
 800f052:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f056:	647b      	str	r3, [r7, #68]	; 0x44
 800f058:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f05a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f05c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f05e:	e841 2300 	strex	r3, r2, [r1]
 800f062:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f066:	2b00      	cmp	r3, #0
 800f068:	d1e4      	bne.n	800f034 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	3308      	adds	r3, #8
 800f070:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f074:	e853 3f00 	ldrex	r3, [r3]
 800f078:	623b      	str	r3, [r7, #32]
   return(result);
 800f07a:	6a3a      	ldr	r2, [r7, #32]
 800f07c:	4b54      	ldr	r3, [pc, #336]	; (800f1d0 <HAL_UART_IRQHandler+0x738>)
 800f07e:	4013      	ands	r3, r2
 800f080:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	3308      	adds	r3, #8
 800f08a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800f08e:	633a      	str	r2, [r7, #48]	; 0x30
 800f090:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f092:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f094:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f096:	e841 2300 	strex	r3, r2, [r1]
 800f09a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f09c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d1e3      	bne.n	800f06a <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	2220      	movs	r2, #32
 800f0a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	2200      	movs	r2, #0
 800f0ae:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	2200      	movs	r2, #0
 800f0b4:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0bc:	693b      	ldr	r3, [r7, #16]
 800f0be:	e853 3f00 	ldrex	r3, [r3]
 800f0c2:	60fb      	str	r3, [r7, #12]
   return(result);
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	f023 0310 	bic.w	r3, r3, #16
 800f0ca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	461a      	mov	r2, r3
 800f0d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f0d8:	61fb      	str	r3, [r7, #28]
 800f0da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0dc:	69b9      	ldr	r1, [r7, #24]
 800f0de:	69fa      	ldr	r2, [r7, #28]
 800f0e0:	e841 2300 	strex	r3, r2, [r1]
 800f0e4:	617b      	str	r3, [r7, #20]
   return(result);
 800f0e6:	697b      	ldr	r3, [r7, #20]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d1e4      	bne.n	800f0b6 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f0ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f0f0:	4619      	mov	r1, r3
 800f0f2:	6878      	ldr	r0, [r7, #4]
 800f0f4:	f000 f882 	bl	800f1fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f0f8:	e063      	b.n	800f1c2 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f0fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f0fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f102:	2b00      	cmp	r3, #0
 800f104:	d00e      	beq.n	800f124 <HAL_UART_IRQHandler+0x68c>
 800f106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f10a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d008      	beq.n	800f124 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800f11a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f11c:	6878      	ldr	r0, [r7, #4]
 800f11e:	f001 fec9 	bl	8010eb4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f122:	e051      	b.n	800f1c8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d014      	beq.n	800f15a <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d105      	bne.n	800f148 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f13c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f140:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f144:	2b00      	cmp	r3, #0
 800f146:	d008      	beq.n	800f15a <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d03a      	beq.n	800f1c6 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f154:	6878      	ldr	r0, [r7, #4]
 800f156:	4798      	blx	r3
    }
    return;
 800f158:	e035      	b.n	800f1c6 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f15a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f15e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f162:	2b00      	cmp	r3, #0
 800f164:	d009      	beq.n	800f17a <HAL_UART_IRQHandler+0x6e2>
 800f166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f16a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d003      	beq.n	800f17a <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800f172:	6878      	ldr	r0, [r7, #4]
 800f174:	f001 fa16 	bl	80105a4 <UART_EndTransmit_IT>
    return;
 800f178:	e026      	b.n	800f1c8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f17a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f17e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f182:	2b00      	cmp	r3, #0
 800f184:	d009      	beq.n	800f19a <HAL_UART_IRQHandler+0x702>
 800f186:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f18a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d003      	beq.n	800f19a <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f192:	6878      	ldr	r0, [r7, #4]
 800f194:	f001 fea2 	bl	8010edc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f198:	e016      	b.n	800f1c8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f19a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f19e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d010      	beq.n	800f1c8 <HAL_UART_IRQHandler+0x730>
 800f1a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	da0c      	bge.n	800f1c8 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f1ae:	6878      	ldr	r0, [r7, #4]
 800f1b0:	f001 fe8a 	bl	8010ec8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f1b4:	e008      	b.n	800f1c8 <HAL_UART_IRQHandler+0x730>
      return;
 800f1b6:	bf00      	nop
 800f1b8:	e006      	b.n	800f1c8 <HAL_UART_IRQHandler+0x730>
    return;
 800f1ba:	bf00      	nop
 800f1bc:	e004      	b.n	800f1c8 <HAL_UART_IRQHandler+0x730>
      return;
 800f1be:	bf00      	nop
 800f1c0:	e002      	b.n	800f1c8 <HAL_UART_IRQHandler+0x730>
      return;
 800f1c2:	bf00      	nop
 800f1c4:	e000      	b.n	800f1c8 <HAL_UART_IRQHandler+0x730>
    return;
 800f1c6:	bf00      	nop
  }
}
 800f1c8:	37e8      	adds	r7, #232	; 0xe8
 800f1ca:	46bd      	mov	sp, r7
 800f1cc:	bd80      	pop	{r7, pc}
 800f1ce:	bf00      	nop
 800f1d0:	effffffe 	.word	0xeffffffe

0800f1d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f1d4:	b480      	push	{r7}
 800f1d6:	b083      	sub	sp, #12
 800f1d8:	af00      	add	r7, sp, #0
 800f1da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f1dc:	bf00      	nop
 800f1de:	370c      	adds	r7, #12
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e6:	4770      	bx	lr

0800f1e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f1e8:	b480      	push	{r7}
 800f1ea:	b083      	sub	sp, #12
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f1f0:	bf00      	nop
 800f1f2:	370c      	adds	r7, #12
 800f1f4:	46bd      	mov	sp, r7
 800f1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fa:	4770      	bx	lr

0800f1fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f1fc:	b480      	push	{r7}
 800f1fe:	b083      	sub	sp, #12
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
 800f204:	460b      	mov	r3, r1
 800f206:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f208:	bf00      	nop
 800f20a:	370c      	adds	r7, #12
 800f20c:	46bd      	mov	sp, r7
 800f20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f212:	4770      	bx	lr

0800f214 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f214:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f218:	b092      	sub	sp, #72	; 0x48
 800f21a:	af00      	add	r7, sp, #0
 800f21c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f21e:	2300      	movs	r3, #0
 800f220:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f224:	697b      	ldr	r3, [r7, #20]
 800f226:	689a      	ldr	r2, [r3, #8]
 800f228:	697b      	ldr	r3, [r7, #20]
 800f22a:	691b      	ldr	r3, [r3, #16]
 800f22c:	431a      	orrs	r2, r3
 800f22e:	697b      	ldr	r3, [r7, #20]
 800f230:	695b      	ldr	r3, [r3, #20]
 800f232:	431a      	orrs	r2, r3
 800f234:	697b      	ldr	r3, [r7, #20]
 800f236:	69db      	ldr	r3, [r3, #28]
 800f238:	4313      	orrs	r3, r2
 800f23a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f23c:	697b      	ldr	r3, [r7, #20]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	681a      	ldr	r2, [r3, #0]
 800f242:	4bbe      	ldr	r3, [pc, #760]	; (800f53c <UART_SetConfig+0x328>)
 800f244:	4013      	ands	r3, r2
 800f246:	697a      	ldr	r2, [r7, #20]
 800f248:	6812      	ldr	r2, [r2, #0]
 800f24a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f24c:	430b      	orrs	r3, r1
 800f24e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f250:	697b      	ldr	r3, [r7, #20]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	685b      	ldr	r3, [r3, #4]
 800f256:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f25a:	697b      	ldr	r3, [r7, #20]
 800f25c:	68da      	ldr	r2, [r3, #12]
 800f25e:	697b      	ldr	r3, [r7, #20]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	430a      	orrs	r2, r1
 800f264:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f266:	697b      	ldr	r3, [r7, #20]
 800f268:	699b      	ldr	r3, [r3, #24]
 800f26a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f26c:	697b      	ldr	r3, [r7, #20]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	4ab3      	ldr	r2, [pc, #716]	; (800f540 <UART_SetConfig+0x32c>)
 800f272:	4293      	cmp	r3, r2
 800f274:	d004      	beq.n	800f280 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f276:	697b      	ldr	r3, [r7, #20]
 800f278:	6a1b      	ldr	r3, [r3, #32]
 800f27a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f27c:	4313      	orrs	r3, r2
 800f27e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f280:	697b      	ldr	r3, [r7, #20]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	689a      	ldr	r2, [r3, #8]
 800f286:	4baf      	ldr	r3, [pc, #700]	; (800f544 <UART_SetConfig+0x330>)
 800f288:	4013      	ands	r3, r2
 800f28a:	697a      	ldr	r2, [r7, #20]
 800f28c:	6812      	ldr	r2, [r2, #0]
 800f28e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f290:	430b      	orrs	r3, r1
 800f292:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f294:	697b      	ldr	r3, [r7, #20]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f29a:	f023 010f 	bic.w	r1, r3, #15
 800f29e:	697b      	ldr	r3, [r7, #20]
 800f2a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f2a2:	697b      	ldr	r3, [r7, #20]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	430a      	orrs	r2, r1
 800f2a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f2aa:	697b      	ldr	r3, [r7, #20]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	4aa6      	ldr	r2, [pc, #664]	; (800f548 <UART_SetConfig+0x334>)
 800f2b0:	4293      	cmp	r3, r2
 800f2b2:	d177      	bne.n	800f3a4 <UART_SetConfig+0x190>
 800f2b4:	4ba5      	ldr	r3, [pc, #660]	; (800f54c <UART_SetConfig+0x338>)
 800f2b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f2b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f2bc:	2b28      	cmp	r3, #40	; 0x28
 800f2be:	d86d      	bhi.n	800f39c <UART_SetConfig+0x188>
 800f2c0:	a201      	add	r2, pc, #4	; (adr r2, 800f2c8 <UART_SetConfig+0xb4>)
 800f2c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2c6:	bf00      	nop
 800f2c8:	0800f36d 	.word	0x0800f36d
 800f2cc:	0800f39d 	.word	0x0800f39d
 800f2d0:	0800f39d 	.word	0x0800f39d
 800f2d4:	0800f39d 	.word	0x0800f39d
 800f2d8:	0800f39d 	.word	0x0800f39d
 800f2dc:	0800f39d 	.word	0x0800f39d
 800f2e0:	0800f39d 	.word	0x0800f39d
 800f2e4:	0800f39d 	.word	0x0800f39d
 800f2e8:	0800f375 	.word	0x0800f375
 800f2ec:	0800f39d 	.word	0x0800f39d
 800f2f0:	0800f39d 	.word	0x0800f39d
 800f2f4:	0800f39d 	.word	0x0800f39d
 800f2f8:	0800f39d 	.word	0x0800f39d
 800f2fc:	0800f39d 	.word	0x0800f39d
 800f300:	0800f39d 	.word	0x0800f39d
 800f304:	0800f39d 	.word	0x0800f39d
 800f308:	0800f37d 	.word	0x0800f37d
 800f30c:	0800f39d 	.word	0x0800f39d
 800f310:	0800f39d 	.word	0x0800f39d
 800f314:	0800f39d 	.word	0x0800f39d
 800f318:	0800f39d 	.word	0x0800f39d
 800f31c:	0800f39d 	.word	0x0800f39d
 800f320:	0800f39d 	.word	0x0800f39d
 800f324:	0800f39d 	.word	0x0800f39d
 800f328:	0800f385 	.word	0x0800f385
 800f32c:	0800f39d 	.word	0x0800f39d
 800f330:	0800f39d 	.word	0x0800f39d
 800f334:	0800f39d 	.word	0x0800f39d
 800f338:	0800f39d 	.word	0x0800f39d
 800f33c:	0800f39d 	.word	0x0800f39d
 800f340:	0800f39d 	.word	0x0800f39d
 800f344:	0800f39d 	.word	0x0800f39d
 800f348:	0800f38d 	.word	0x0800f38d
 800f34c:	0800f39d 	.word	0x0800f39d
 800f350:	0800f39d 	.word	0x0800f39d
 800f354:	0800f39d 	.word	0x0800f39d
 800f358:	0800f39d 	.word	0x0800f39d
 800f35c:	0800f39d 	.word	0x0800f39d
 800f360:	0800f39d 	.word	0x0800f39d
 800f364:	0800f39d 	.word	0x0800f39d
 800f368:	0800f395 	.word	0x0800f395
 800f36c:	2301      	movs	r3, #1
 800f36e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f372:	e326      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f374:	2304      	movs	r3, #4
 800f376:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f37a:	e322      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f37c:	2308      	movs	r3, #8
 800f37e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f382:	e31e      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f384:	2310      	movs	r3, #16
 800f386:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f38a:	e31a      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f38c:	2320      	movs	r3, #32
 800f38e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f392:	e316      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f394:	2340      	movs	r3, #64	; 0x40
 800f396:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f39a:	e312      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f39c:	2380      	movs	r3, #128	; 0x80
 800f39e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f3a2:	e30e      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f3a4:	697b      	ldr	r3, [r7, #20]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	4a69      	ldr	r2, [pc, #420]	; (800f550 <UART_SetConfig+0x33c>)
 800f3aa:	4293      	cmp	r3, r2
 800f3ac:	d130      	bne.n	800f410 <UART_SetConfig+0x1fc>
 800f3ae:	4b67      	ldr	r3, [pc, #412]	; (800f54c <UART_SetConfig+0x338>)
 800f3b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f3b2:	f003 0307 	and.w	r3, r3, #7
 800f3b6:	2b05      	cmp	r3, #5
 800f3b8:	d826      	bhi.n	800f408 <UART_SetConfig+0x1f4>
 800f3ba:	a201      	add	r2, pc, #4	; (adr r2, 800f3c0 <UART_SetConfig+0x1ac>)
 800f3bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3c0:	0800f3d9 	.word	0x0800f3d9
 800f3c4:	0800f3e1 	.word	0x0800f3e1
 800f3c8:	0800f3e9 	.word	0x0800f3e9
 800f3cc:	0800f3f1 	.word	0x0800f3f1
 800f3d0:	0800f3f9 	.word	0x0800f3f9
 800f3d4:	0800f401 	.word	0x0800f401
 800f3d8:	2300      	movs	r3, #0
 800f3da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f3de:	e2f0      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f3e0:	2304      	movs	r3, #4
 800f3e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f3e6:	e2ec      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f3e8:	2308      	movs	r3, #8
 800f3ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f3ee:	e2e8      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f3f0:	2310      	movs	r3, #16
 800f3f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f3f6:	e2e4      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f3f8:	2320      	movs	r3, #32
 800f3fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f3fe:	e2e0      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f400:	2340      	movs	r3, #64	; 0x40
 800f402:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f406:	e2dc      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f408:	2380      	movs	r3, #128	; 0x80
 800f40a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f40e:	e2d8      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f410:	697b      	ldr	r3, [r7, #20]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	4a4f      	ldr	r2, [pc, #316]	; (800f554 <UART_SetConfig+0x340>)
 800f416:	4293      	cmp	r3, r2
 800f418:	d130      	bne.n	800f47c <UART_SetConfig+0x268>
 800f41a:	4b4c      	ldr	r3, [pc, #304]	; (800f54c <UART_SetConfig+0x338>)
 800f41c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f41e:	f003 0307 	and.w	r3, r3, #7
 800f422:	2b05      	cmp	r3, #5
 800f424:	d826      	bhi.n	800f474 <UART_SetConfig+0x260>
 800f426:	a201      	add	r2, pc, #4	; (adr r2, 800f42c <UART_SetConfig+0x218>)
 800f428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f42c:	0800f445 	.word	0x0800f445
 800f430:	0800f44d 	.word	0x0800f44d
 800f434:	0800f455 	.word	0x0800f455
 800f438:	0800f45d 	.word	0x0800f45d
 800f43c:	0800f465 	.word	0x0800f465
 800f440:	0800f46d 	.word	0x0800f46d
 800f444:	2300      	movs	r3, #0
 800f446:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f44a:	e2ba      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f44c:	2304      	movs	r3, #4
 800f44e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f452:	e2b6      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f454:	2308      	movs	r3, #8
 800f456:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f45a:	e2b2      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f45c:	2310      	movs	r3, #16
 800f45e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f462:	e2ae      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f464:	2320      	movs	r3, #32
 800f466:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f46a:	e2aa      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f46c:	2340      	movs	r3, #64	; 0x40
 800f46e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f472:	e2a6      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f474:	2380      	movs	r3, #128	; 0x80
 800f476:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f47a:	e2a2      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f47c:	697b      	ldr	r3, [r7, #20]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	4a35      	ldr	r2, [pc, #212]	; (800f558 <UART_SetConfig+0x344>)
 800f482:	4293      	cmp	r3, r2
 800f484:	d130      	bne.n	800f4e8 <UART_SetConfig+0x2d4>
 800f486:	4b31      	ldr	r3, [pc, #196]	; (800f54c <UART_SetConfig+0x338>)
 800f488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f48a:	f003 0307 	and.w	r3, r3, #7
 800f48e:	2b05      	cmp	r3, #5
 800f490:	d826      	bhi.n	800f4e0 <UART_SetConfig+0x2cc>
 800f492:	a201      	add	r2, pc, #4	; (adr r2, 800f498 <UART_SetConfig+0x284>)
 800f494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f498:	0800f4b1 	.word	0x0800f4b1
 800f49c:	0800f4b9 	.word	0x0800f4b9
 800f4a0:	0800f4c1 	.word	0x0800f4c1
 800f4a4:	0800f4c9 	.word	0x0800f4c9
 800f4a8:	0800f4d1 	.word	0x0800f4d1
 800f4ac:	0800f4d9 	.word	0x0800f4d9
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f4b6:	e284      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f4b8:	2304      	movs	r3, #4
 800f4ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f4be:	e280      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f4c0:	2308      	movs	r3, #8
 800f4c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f4c6:	e27c      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f4c8:	2310      	movs	r3, #16
 800f4ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f4ce:	e278      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f4d0:	2320      	movs	r3, #32
 800f4d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f4d6:	e274      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f4d8:	2340      	movs	r3, #64	; 0x40
 800f4da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f4de:	e270      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f4e0:	2380      	movs	r3, #128	; 0x80
 800f4e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f4e6:	e26c      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f4e8:	697b      	ldr	r3, [r7, #20]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	4a1b      	ldr	r2, [pc, #108]	; (800f55c <UART_SetConfig+0x348>)
 800f4ee:	4293      	cmp	r3, r2
 800f4f0:	d142      	bne.n	800f578 <UART_SetConfig+0x364>
 800f4f2:	4b16      	ldr	r3, [pc, #88]	; (800f54c <UART_SetConfig+0x338>)
 800f4f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f4f6:	f003 0307 	and.w	r3, r3, #7
 800f4fa:	2b05      	cmp	r3, #5
 800f4fc:	d838      	bhi.n	800f570 <UART_SetConfig+0x35c>
 800f4fe:	a201      	add	r2, pc, #4	; (adr r2, 800f504 <UART_SetConfig+0x2f0>)
 800f500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f504:	0800f51d 	.word	0x0800f51d
 800f508:	0800f525 	.word	0x0800f525
 800f50c:	0800f52d 	.word	0x0800f52d
 800f510:	0800f535 	.word	0x0800f535
 800f514:	0800f561 	.word	0x0800f561
 800f518:	0800f569 	.word	0x0800f569
 800f51c:	2300      	movs	r3, #0
 800f51e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f522:	e24e      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f524:	2304      	movs	r3, #4
 800f526:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f52a:	e24a      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f52c:	2308      	movs	r3, #8
 800f52e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f532:	e246      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f534:	2310      	movs	r3, #16
 800f536:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f53a:	e242      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f53c:	cfff69f3 	.word	0xcfff69f3
 800f540:	58000c00 	.word	0x58000c00
 800f544:	11fff4ff 	.word	0x11fff4ff
 800f548:	40011000 	.word	0x40011000
 800f54c:	58024400 	.word	0x58024400
 800f550:	40004400 	.word	0x40004400
 800f554:	40004800 	.word	0x40004800
 800f558:	40004c00 	.word	0x40004c00
 800f55c:	40005000 	.word	0x40005000
 800f560:	2320      	movs	r3, #32
 800f562:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f566:	e22c      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f568:	2340      	movs	r3, #64	; 0x40
 800f56a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f56e:	e228      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f570:	2380      	movs	r3, #128	; 0x80
 800f572:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f576:	e224      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f578:	697b      	ldr	r3, [r7, #20]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	4ab1      	ldr	r2, [pc, #708]	; (800f844 <UART_SetConfig+0x630>)
 800f57e:	4293      	cmp	r3, r2
 800f580:	d176      	bne.n	800f670 <UART_SetConfig+0x45c>
 800f582:	4bb1      	ldr	r3, [pc, #708]	; (800f848 <UART_SetConfig+0x634>)
 800f584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f586:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f58a:	2b28      	cmp	r3, #40	; 0x28
 800f58c:	d86c      	bhi.n	800f668 <UART_SetConfig+0x454>
 800f58e:	a201      	add	r2, pc, #4	; (adr r2, 800f594 <UART_SetConfig+0x380>)
 800f590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f594:	0800f639 	.word	0x0800f639
 800f598:	0800f669 	.word	0x0800f669
 800f59c:	0800f669 	.word	0x0800f669
 800f5a0:	0800f669 	.word	0x0800f669
 800f5a4:	0800f669 	.word	0x0800f669
 800f5a8:	0800f669 	.word	0x0800f669
 800f5ac:	0800f669 	.word	0x0800f669
 800f5b0:	0800f669 	.word	0x0800f669
 800f5b4:	0800f641 	.word	0x0800f641
 800f5b8:	0800f669 	.word	0x0800f669
 800f5bc:	0800f669 	.word	0x0800f669
 800f5c0:	0800f669 	.word	0x0800f669
 800f5c4:	0800f669 	.word	0x0800f669
 800f5c8:	0800f669 	.word	0x0800f669
 800f5cc:	0800f669 	.word	0x0800f669
 800f5d0:	0800f669 	.word	0x0800f669
 800f5d4:	0800f649 	.word	0x0800f649
 800f5d8:	0800f669 	.word	0x0800f669
 800f5dc:	0800f669 	.word	0x0800f669
 800f5e0:	0800f669 	.word	0x0800f669
 800f5e4:	0800f669 	.word	0x0800f669
 800f5e8:	0800f669 	.word	0x0800f669
 800f5ec:	0800f669 	.word	0x0800f669
 800f5f0:	0800f669 	.word	0x0800f669
 800f5f4:	0800f651 	.word	0x0800f651
 800f5f8:	0800f669 	.word	0x0800f669
 800f5fc:	0800f669 	.word	0x0800f669
 800f600:	0800f669 	.word	0x0800f669
 800f604:	0800f669 	.word	0x0800f669
 800f608:	0800f669 	.word	0x0800f669
 800f60c:	0800f669 	.word	0x0800f669
 800f610:	0800f669 	.word	0x0800f669
 800f614:	0800f659 	.word	0x0800f659
 800f618:	0800f669 	.word	0x0800f669
 800f61c:	0800f669 	.word	0x0800f669
 800f620:	0800f669 	.word	0x0800f669
 800f624:	0800f669 	.word	0x0800f669
 800f628:	0800f669 	.word	0x0800f669
 800f62c:	0800f669 	.word	0x0800f669
 800f630:	0800f669 	.word	0x0800f669
 800f634:	0800f661 	.word	0x0800f661
 800f638:	2301      	movs	r3, #1
 800f63a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f63e:	e1c0      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f640:	2304      	movs	r3, #4
 800f642:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f646:	e1bc      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f648:	2308      	movs	r3, #8
 800f64a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f64e:	e1b8      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f650:	2310      	movs	r3, #16
 800f652:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f656:	e1b4      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f658:	2320      	movs	r3, #32
 800f65a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f65e:	e1b0      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f660:	2340      	movs	r3, #64	; 0x40
 800f662:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f666:	e1ac      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f668:	2380      	movs	r3, #128	; 0x80
 800f66a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f66e:	e1a8      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	4a75      	ldr	r2, [pc, #468]	; (800f84c <UART_SetConfig+0x638>)
 800f676:	4293      	cmp	r3, r2
 800f678:	d130      	bne.n	800f6dc <UART_SetConfig+0x4c8>
 800f67a:	4b73      	ldr	r3, [pc, #460]	; (800f848 <UART_SetConfig+0x634>)
 800f67c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f67e:	f003 0307 	and.w	r3, r3, #7
 800f682:	2b05      	cmp	r3, #5
 800f684:	d826      	bhi.n	800f6d4 <UART_SetConfig+0x4c0>
 800f686:	a201      	add	r2, pc, #4	; (adr r2, 800f68c <UART_SetConfig+0x478>)
 800f688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f68c:	0800f6a5 	.word	0x0800f6a5
 800f690:	0800f6ad 	.word	0x0800f6ad
 800f694:	0800f6b5 	.word	0x0800f6b5
 800f698:	0800f6bd 	.word	0x0800f6bd
 800f69c:	0800f6c5 	.word	0x0800f6c5
 800f6a0:	0800f6cd 	.word	0x0800f6cd
 800f6a4:	2300      	movs	r3, #0
 800f6a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6aa:	e18a      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f6ac:	2304      	movs	r3, #4
 800f6ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6b2:	e186      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f6b4:	2308      	movs	r3, #8
 800f6b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6ba:	e182      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f6bc:	2310      	movs	r3, #16
 800f6be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6c2:	e17e      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f6c4:	2320      	movs	r3, #32
 800f6c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6ca:	e17a      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f6cc:	2340      	movs	r3, #64	; 0x40
 800f6ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6d2:	e176      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f6d4:	2380      	movs	r3, #128	; 0x80
 800f6d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6da:	e172      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f6dc:	697b      	ldr	r3, [r7, #20]
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	4a5b      	ldr	r2, [pc, #364]	; (800f850 <UART_SetConfig+0x63c>)
 800f6e2:	4293      	cmp	r3, r2
 800f6e4:	d130      	bne.n	800f748 <UART_SetConfig+0x534>
 800f6e6:	4b58      	ldr	r3, [pc, #352]	; (800f848 <UART_SetConfig+0x634>)
 800f6e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f6ea:	f003 0307 	and.w	r3, r3, #7
 800f6ee:	2b05      	cmp	r3, #5
 800f6f0:	d826      	bhi.n	800f740 <UART_SetConfig+0x52c>
 800f6f2:	a201      	add	r2, pc, #4	; (adr r2, 800f6f8 <UART_SetConfig+0x4e4>)
 800f6f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6f8:	0800f711 	.word	0x0800f711
 800f6fc:	0800f719 	.word	0x0800f719
 800f700:	0800f721 	.word	0x0800f721
 800f704:	0800f729 	.word	0x0800f729
 800f708:	0800f731 	.word	0x0800f731
 800f70c:	0800f739 	.word	0x0800f739
 800f710:	2300      	movs	r3, #0
 800f712:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f716:	e154      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f718:	2304      	movs	r3, #4
 800f71a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f71e:	e150      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f720:	2308      	movs	r3, #8
 800f722:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f726:	e14c      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f728:	2310      	movs	r3, #16
 800f72a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f72e:	e148      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f730:	2320      	movs	r3, #32
 800f732:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f736:	e144      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f738:	2340      	movs	r3, #64	; 0x40
 800f73a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f73e:	e140      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f740:	2380      	movs	r3, #128	; 0x80
 800f742:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f746:	e13c      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f748:	697b      	ldr	r3, [r7, #20]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	4a41      	ldr	r2, [pc, #260]	; (800f854 <UART_SetConfig+0x640>)
 800f74e:	4293      	cmp	r3, r2
 800f750:	f040 8082 	bne.w	800f858 <UART_SetConfig+0x644>
 800f754:	4b3c      	ldr	r3, [pc, #240]	; (800f848 <UART_SetConfig+0x634>)
 800f756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f758:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f75c:	2b28      	cmp	r3, #40	; 0x28
 800f75e:	d86d      	bhi.n	800f83c <UART_SetConfig+0x628>
 800f760:	a201      	add	r2, pc, #4	; (adr r2, 800f768 <UART_SetConfig+0x554>)
 800f762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f766:	bf00      	nop
 800f768:	0800f80d 	.word	0x0800f80d
 800f76c:	0800f83d 	.word	0x0800f83d
 800f770:	0800f83d 	.word	0x0800f83d
 800f774:	0800f83d 	.word	0x0800f83d
 800f778:	0800f83d 	.word	0x0800f83d
 800f77c:	0800f83d 	.word	0x0800f83d
 800f780:	0800f83d 	.word	0x0800f83d
 800f784:	0800f83d 	.word	0x0800f83d
 800f788:	0800f815 	.word	0x0800f815
 800f78c:	0800f83d 	.word	0x0800f83d
 800f790:	0800f83d 	.word	0x0800f83d
 800f794:	0800f83d 	.word	0x0800f83d
 800f798:	0800f83d 	.word	0x0800f83d
 800f79c:	0800f83d 	.word	0x0800f83d
 800f7a0:	0800f83d 	.word	0x0800f83d
 800f7a4:	0800f83d 	.word	0x0800f83d
 800f7a8:	0800f81d 	.word	0x0800f81d
 800f7ac:	0800f83d 	.word	0x0800f83d
 800f7b0:	0800f83d 	.word	0x0800f83d
 800f7b4:	0800f83d 	.word	0x0800f83d
 800f7b8:	0800f83d 	.word	0x0800f83d
 800f7bc:	0800f83d 	.word	0x0800f83d
 800f7c0:	0800f83d 	.word	0x0800f83d
 800f7c4:	0800f83d 	.word	0x0800f83d
 800f7c8:	0800f825 	.word	0x0800f825
 800f7cc:	0800f83d 	.word	0x0800f83d
 800f7d0:	0800f83d 	.word	0x0800f83d
 800f7d4:	0800f83d 	.word	0x0800f83d
 800f7d8:	0800f83d 	.word	0x0800f83d
 800f7dc:	0800f83d 	.word	0x0800f83d
 800f7e0:	0800f83d 	.word	0x0800f83d
 800f7e4:	0800f83d 	.word	0x0800f83d
 800f7e8:	0800f82d 	.word	0x0800f82d
 800f7ec:	0800f83d 	.word	0x0800f83d
 800f7f0:	0800f83d 	.word	0x0800f83d
 800f7f4:	0800f83d 	.word	0x0800f83d
 800f7f8:	0800f83d 	.word	0x0800f83d
 800f7fc:	0800f83d 	.word	0x0800f83d
 800f800:	0800f83d 	.word	0x0800f83d
 800f804:	0800f83d 	.word	0x0800f83d
 800f808:	0800f835 	.word	0x0800f835
 800f80c:	2301      	movs	r3, #1
 800f80e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f812:	e0d6      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f814:	2304      	movs	r3, #4
 800f816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f81a:	e0d2      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f81c:	2308      	movs	r3, #8
 800f81e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f822:	e0ce      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f824:	2310      	movs	r3, #16
 800f826:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f82a:	e0ca      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f82c:	2320      	movs	r3, #32
 800f82e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f832:	e0c6      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f834:	2340      	movs	r3, #64	; 0x40
 800f836:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f83a:	e0c2      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f83c:	2380      	movs	r3, #128	; 0x80
 800f83e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f842:	e0be      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f844:	40011400 	.word	0x40011400
 800f848:	58024400 	.word	0x58024400
 800f84c:	40007800 	.word	0x40007800
 800f850:	40007c00 	.word	0x40007c00
 800f854:	40011800 	.word	0x40011800
 800f858:	697b      	ldr	r3, [r7, #20]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	4aad      	ldr	r2, [pc, #692]	; (800fb14 <UART_SetConfig+0x900>)
 800f85e:	4293      	cmp	r3, r2
 800f860:	d176      	bne.n	800f950 <UART_SetConfig+0x73c>
 800f862:	4bad      	ldr	r3, [pc, #692]	; (800fb18 <UART_SetConfig+0x904>)
 800f864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f866:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f86a:	2b28      	cmp	r3, #40	; 0x28
 800f86c:	d86c      	bhi.n	800f948 <UART_SetConfig+0x734>
 800f86e:	a201      	add	r2, pc, #4	; (adr r2, 800f874 <UART_SetConfig+0x660>)
 800f870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f874:	0800f919 	.word	0x0800f919
 800f878:	0800f949 	.word	0x0800f949
 800f87c:	0800f949 	.word	0x0800f949
 800f880:	0800f949 	.word	0x0800f949
 800f884:	0800f949 	.word	0x0800f949
 800f888:	0800f949 	.word	0x0800f949
 800f88c:	0800f949 	.word	0x0800f949
 800f890:	0800f949 	.word	0x0800f949
 800f894:	0800f921 	.word	0x0800f921
 800f898:	0800f949 	.word	0x0800f949
 800f89c:	0800f949 	.word	0x0800f949
 800f8a0:	0800f949 	.word	0x0800f949
 800f8a4:	0800f949 	.word	0x0800f949
 800f8a8:	0800f949 	.word	0x0800f949
 800f8ac:	0800f949 	.word	0x0800f949
 800f8b0:	0800f949 	.word	0x0800f949
 800f8b4:	0800f929 	.word	0x0800f929
 800f8b8:	0800f949 	.word	0x0800f949
 800f8bc:	0800f949 	.word	0x0800f949
 800f8c0:	0800f949 	.word	0x0800f949
 800f8c4:	0800f949 	.word	0x0800f949
 800f8c8:	0800f949 	.word	0x0800f949
 800f8cc:	0800f949 	.word	0x0800f949
 800f8d0:	0800f949 	.word	0x0800f949
 800f8d4:	0800f931 	.word	0x0800f931
 800f8d8:	0800f949 	.word	0x0800f949
 800f8dc:	0800f949 	.word	0x0800f949
 800f8e0:	0800f949 	.word	0x0800f949
 800f8e4:	0800f949 	.word	0x0800f949
 800f8e8:	0800f949 	.word	0x0800f949
 800f8ec:	0800f949 	.word	0x0800f949
 800f8f0:	0800f949 	.word	0x0800f949
 800f8f4:	0800f939 	.word	0x0800f939
 800f8f8:	0800f949 	.word	0x0800f949
 800f8fc:	0800f949 	.word	0x0800f949
 800f900:	0800f949 	.word	0x0800f949
 800f904:	0800f949 	.word	0x0800f949
 800f908:	0800f949 	.word	0x0800f949
 800f90c:	0800f949 	.word	0x0800f949
 800f910:	0800f949 	.word	0x0800f949
 800f914:	0800f941 	.word	0x0800f941
 800f918:	2301      	movs	r3, #1
 800f91a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f91e:	e050      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f920:	2304      	movs	r3, #4
 800f922:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f926:	e04c      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f928:	2308      	movs	r3, #8
 800f92a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f92e:	e048      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f930:	2310      	movs	r3, #16
 800f932:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f936:	e044      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f938:	2320      	movs	r3, #32
 800f93a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f93e:	e040      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f940:	2340      	movs	r3, #64	; 0x40
 800f942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f946:	e03c      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f948:	2380      	movs	r3, #128	; 0x80
 800f94a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f94e:	e038      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f950:	697b      	ldr	r3, [r7, #20]
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	4a71      	ldr	r2, [pc, #452]	; (800fb1c <UART_SetConfig+0x908>)
 800f956:	4293      	cmp	r3, r2
 800f958:	d130      	bne.n	800f9bc <UART_SetConfig+0x7a8>
 800f95a:	4b6f      	ldr	r3, [pc, #444]	; (800fb18 <UART_SetConfig+0x904>)
 800f95c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f95e:	f003 0307 	and.w	r3, r3, #7
 800f962:	2b05      	cmp	r3, #5
 800f964:	d826      	bhi.n	800f9b4 <UART_SetConfig+0x7a0>
 800f966:	a201      	add	r2, pc, #4	; (adr r2, 800f96c <UART_SetConfig+0x758>)
 800f968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f96c:	0800f985 	.word	0x0800f985
 800f970:	0800f98d 	.word	0x0800f98d
 800f974:	0800f995 	.word	0x0800f995
 800f978:	0800f99d 	.word	0x0800f99d
 800f97c:	0800f9a5 	.word	0x0800f9a5
 800f980:	0800f9ad 	.word	0x0800f9ad
 800f984:	2302      	movs	r3, #2
 800f986:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f98a:	e01a      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f98c:	2304      	movs	r3, #4
 800f98e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f992:	e016      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f994:	2308      	movs	r3, #8
 800f996:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f99a:	e012      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f99c:	2310      	movs	r3, #16
 800f99e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9a2:	e00e      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f9a4:	2320      	movs	r3, #32
 800f9a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9aa:	e00a      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f9ac:	2340      	movs	r3, #64	; 0x40
 800f9ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9b2:	e006      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f9b4:	2380      	movs	r3, #128	; 0x80
 800f9b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9ba:	e002      	b.n	800f9c2 <UART_SetConfig+0x7ae>
 800f9bc:	2380      	movs	r3, #128	; 0x80
 800f9be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f9c2:	697b      	ldr	r3, [r7, #20]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	4a55      	ldr	r2, [pc, #340]	; (800fb1c <UART_SetConfig+0x908>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	f040 80f8 	bne.w	800fbbe <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f9ce:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f9d2:	2b20      	cmp	r3, #32
 800f9d4:	dc46      	bgt.n	800fa64 <UART_SetConfig+0x850>
 800f9d6:	2b02      	cmp	r3, #2
 800f9d8:	db75      	blt.n	800fac6 <UART_SetConfig+0x8b2>
 800f9da:	3b02      	subs	r3, #2
 800f9dc:	2b1e      	cmp	r3, #30
 800f9de:	d872      	bhi.n	800fac6 <UART_SetConfig+0x8b2>
 800f9e0:	a201      	add	r2, pc, #4	; (adr r2, 800f9e8 <UART_SetConfig+0x7d4>)
 800f9e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9e6:	bf00      	nop
 800f9e8:	0800fa6b 	.word	0x0800fa6b
 800f9ec:	0800fac7 	.word	0x0800fac7
 800f9f0:	0800fa73 	.word	0x0800fa73
 800f9f4:	0800fac7 	.word	0x0800fac7
 800f9f8:	0800fac7 	.word	0x0800fac7
 800f9fc:	0800fac7 	.word	0x0800fac7
 800fa00:	0800fa83 	.word	0x0800fa83
 800fa04:	0800fac7 	.word	0x0800fac7
 800fa08:	0800fac7 	.word	0x0800fac7
 800fa0c:	0800fac7 	.word	0x0800fac7
 800fa10:	0800fac7 	.word	0x0800fac7
 800fa14:	0800fac7 	.word	0x0800fac7
 800fa18:	0800fac7 	.word	0x0800fac7
 800fa1c:	0800fac7 	.word	0x0800fac7
 800fa20:	0800fa93 	.word	0x0800fa93
 800fa24:	0800fac7 	.word	0x0800fac7
 800fa28:	0800fac7 	.word	0x0800fac7
 800fa2c:	0800fac7 	.word	0x0800fac7
 800fa30:	0800fac7 	.word	0x0800fac7
 800fa34:	0800fac7 	.word	0x0800fac7
 800fa38:	0800fac7 	.word	0x0800fac7
 800fa3c:	0800fac7 	.word	0x0800fac7
 800fa40:	0800fac7 	.word	0x0800fac7
 800fa44:	0800fac7 	.word	0x0800fac7
 800fa48:	0800fac7 	.word	0x0800fac7
 800fa4c:	0800fac7 	.word	0x0800fac7
 800fa50:	0800fac7 	.word	0x0800fac7
 800fa54:	0800fac7 	.word	0x0800fac7
 800fa58:	0800fac7 	.word	0x0800fac7
 800fa5c:	0800fac7 	.word	0x0800fac7
 800fa60:	0800fab9 	.word	0x0800fab9
 800fa64:	2b40      	cmp	r3, #64	; 0x40
 800fa66:	d02a      	beq.n	800fabe <UART_SetConfig+0x8aa>
 800fa68:	e02d      	b.n	800fac6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800fa6a:	f7f9 fee7 	bl	800983c <HAL_RCCEx_GetD3PCLK1Freq>
 800fa6e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800fa70:	e02f      	b.n	800fad2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fa72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fa76:	4618      	mov	r0, r3
 800fa78:	f7f9 fef6 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fa7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fa80:	e027      	b.n	800fad2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fa82:	f107 0318 	add.w	r3, r7, #24
 800fa86:	4618      	mov	r0, r3
 800fa88:	f7fa f842 	bl	8009b10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fa8c:	69fb      	ldr	r3, [r7, #28]
 800fa8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fa90:	e01f      	b.n	800fad2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fa92:	4b21      	ldr	r3, [pc, #132]	; (800fb18 <UART_SetConfig+0x904>)
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	f003 0320 	and.w	r3, r3, #32
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d009      	beq.n	800fab2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fa9e:	4b1e      	ldr	r3, [pc, #120]	; (800fb18 <UART_SetConfig+0x904>)
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	08db      	lsrs	r3, r3, #3
 800faa4:	f003 0303 	and.w	r3, r3, #3
 800faa8:	4a1d      	ldr	r2, [pc, #116]	; (800fb20 <UART_SetConfig+0x90c>)
 800faaa:	fa22 f303 	lsr.w	r3, r2, r3
 800faae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fab0:	e00f      	b.n	800fad2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800fab2:	4b1b      	ldr	r3, [pc, #108]	; (800fb20 <UART_SetConfig+0x90c>)
 800fab4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fab6:	e00c      	b.n	800fad2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fab8:	4b1a      	ldr	r3, [pc, #104]	; (800fb24 <UART_SetConfig+0x910>)
 800faba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fabc:	e009      	b.n	800fad2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fabe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fac2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fac4:	e005      	b.n	800fad2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800fac6:	2300      	movs	r3, #0
 800fac8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800faca:	2301      	movs	r3, #1
 800facc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800fad0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	f000 81ee 	beq.w	800feb6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fada:	697b      	ldr	r3, [r7, #20]
 800fadc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fade:	4a12      	ldr	r2, [pc, #72]	; (800fb28 <UART_SetConfig+0x914>)
 800fae0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fae4:	461a      	mov	r2, r3
 800fae6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fae8:	fbb3 f3f2 	udiv	r3, r3, r2
 800faec:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	685a      	ldr	r2, [r3, #4]
 800faf2:	4613      	mov	r3, r2
 800faf4:	005b      	lsls	r3, r3, #1
 800faf6:	4413      	add	r3, r2
 800faf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fafa:	429a      	cmp	r2, r3
 800fafc:	d305      	bcc.n	800fb0a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fafe:	697b      	ldr	r3, [r7, #20]
 800fb00:	685b      	ldr	r3, [r3, #4]
 800fb02:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fb04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fb06:	429a      	cmp	r2, r3
 800fb08:	d910      	bls.n	800fb2c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800fb0a:	2301      	movs	r3, #1
 800fb0c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800fb10:	e1d1      	b.n	800feb6 <UART_SetConfig+0xca2>
 800fb12:	bf00      	nop
 800fb14:	40011c00 	.word	0x40011c00
 800fb18:	58024400 	.word	0x58024400
 800fb1c:	58000c00 	.word	0x58000c00
 800fb20:	03d09000 	.word	0x03d09000
 800fb24:	003d0900 	.word	0x003d0900
 800fb28:	08017f84 	.word	0x08017f84
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fb2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb2e:	2200      	movs	r2, #0
 800fb30:	60bb      	str	r3, [r7, #8]
 800fb32:	60fa      	str	r2, [r7, #12]
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb38:	4ac0      	ldr	r2, [pc, #768]	; (800fe3c <UART_SetConfig+0xc28>)
 800fb3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fb3e:	b29b      	uxth	r3, r3
 800fb40:	2200      	movs	r2, #0
 800fb42:	603b      	str	r3, [r7, #0]
 800fb44:	607a      	str	r2, [r7, #4]
 800fb46:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fb4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fb4e:	f7f0 fdf3 	bl	8000738 <__aeabi_uldivmod>
 800fb52:	4602      	mov	r2, r0
 800fb54:	460b      	mov	r3, r1
 800fb56:	4610      	mov	r0, r2
 800fb58:	4619      	mov	r1, r3
 800fb5a:	f04f 0200 	mov.w	r2, #0
 800fb5e:	f04f 0300 	mov.w	r3, #0
 800fb62:	020b      	lsls	r3, r1, #8
 800fb64:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fb68:	0202      	lsls	r2, r0, #8
 800fb6a:	6979      	ldr	r1, [r7, #20]
 800fb6c:	6849      	ldr	r1, [r1, #4]
 800fb6e:	0849      	lsrs	r1, r1, #1
 800fb70:	2000      	movs	r0, #0
 800fb72:	460c      	mov	r4, r1
 800fb74:	4605      	mov	r5, r0
 800fb76:	eb12 0804 	adds.w	r8, r2, r4
 800fb7a:	eb43 0905 	adc.w	r9, r3, r5
 800fb7e:	697b      	ldr	r3, [r7, #20]
 800fb80:	685b      	ldr	r3, [r3, #4]
 800fb82:	2200      	movs	r2, #0
 800fb84:	469a      	mov	sl, r3
 800fb86:	4693      	mov	fp, r2
 800fb88:	4652      	mov	r2, sl
 800fb8a:	465b      	mov	r3, fp
 800fb8c:	4640      	mov	r0, r8
 800fb8e:	4649      	mov	r1, r9
 800fb90:	f7f0 fdd2 	bl	8000738 <__aeabi_uldivmod>
 800fb94:	4602      	mov	r2, r0
 800fb96:	460b      	mov	r3, r1
 800fb98:	4613      	mov	r3, r2
 800fb9a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fb9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fba2:	d308      	bcc.n	800fbb6 <UART_SetConfig+0x9a2>
 800fba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fba6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fbaa:	d204      	bcs.n	800fbb6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800fbac:	697b      	ldr	r3, [r7, #20]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fbb2:	60da      	str	r2, [r3, #12]
 800fbb4:	e17f      	b.n	800feb6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800fbb6:	2301      	movs	r3, #1
 800fbb8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800fbbc:	e17b      	b.n	800feb6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fbbe:	697b      	ldr	r3, [r7, #20]
 800fbc0:	69db      	ldr	r3, [r3, #28]
 800fbc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fbc6:	f040 80bd 	bne.w	800fd44 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800fbca:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800fbce:	2b20      	cmp	r3, #32
 800fbd0:	dc48      	bgt.n	800fc64 <UART_SetConfig+0xa50>
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	db7b      	blt.n	800fcce <UART_SetConfig+0xaba>
 800fbd6:	2b20      	cmp	r3, #32
 800fbd8:	d879      	bhi.n	800fcce <UART_SetConfig+0xaba>
 800fbda:	a201      	add	r2, pc, #4	; (adr r2, 800fbe0 <UART_SetConfig+0x9cc>)
 800fbdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbe0:	0800fc6b 	.word	0x0800fc6b
 800fbe4:	0800fc73 	.word	0x0800fc73
 800fbe8:	0800fccf 	.word	0x0800fccf
 800fbec:	0800fccf 	.word	0x0800fccf
 800fbf0:	0800fc7b 	.word	0x0800fc7b
 800fbf4:	0800fccf 	.word	0x0800fccf
 800fbf8:	0800fccf 	.word	0x0800fccf
 800fbfc:	0800fccf 	.word	0x0800fccf
 800fc00:	0800fc8b 	.word	0x0800fc8b
 800fc04:	0800fccf 	.word	0x0800fccf
 800fc08:	0800fccf 	.word	0x0800fccf
 800fc0c:	0800fccf 	.word	0x0800fccf
 800fc10:	0800fccf 	.word	0x0800fccf
 800fc14:	0800fccf 	.word	0x0800fccf
 800fc18:	0800fccf 	.word	0x0800fccf
 800fc1c:	0800fccf 	.word	0x0800fccf
 800fc20:	0800fc9b 	.word	0x0800fc9b
 800fc24:	0800fccf 	.word	0x0800fccf
 800fc28:	0800fccf 	.word	0x0800fccf
 800fc2c:	0800fccf 	.word	0x0800fccf
 800fc30:	0800fccf 	.word	0x0800fccf
 800fc34:	0800fccf 	.word	0x0800fccf
 800fc38:	0800fccf 	.word	0x0800fccf
 800fc3c:	0800fccf 	.word	0x0800fccf
 800fc40:	0800fccf 	.word	0x0800fccf
 800fc44:	0800fccf 	.word	0x0800fccf
 800fc48:	0800fccf 	.word	0x0800fccf
 800fc4c:	0800fccf 	.word	0x0800fccf
 800fc50:	0800fccf 	.word	0x0800fccf
 800fc54:	0800fccf 	.word	0x0800fccf
 800fc58:	0800fccf 	.word	0x0800fccf
 800fc5c:	0800fccf 	.word	0x0800fccf
 800fc60:	0800fcc1 	.word	0x0800fcc1
 800fc64:	2b40      	cmp	r3, #64	; 0x40
 800fc66:	d02e      	beq.n	800fcc6 <UART_SetConfig+0xab2>
 800fc68:	e031      	b.n	800fcce <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fc6a:	f7f8 fa81 	bl	8008170 <HAL_RCC_GetPCLK1Freq>
 800fc6e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800fc70:	e033      	b.n	800fcda <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fc72:	f7f8 fa93 	bl	800819c <HAL_RCC_GetPCLK2Freq>
 800fc76:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800fc78:	e02f      	b.n	800fcda <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fc7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fc7e:	4618      	mov	r0, r3
 800fc80:	f7f9 fdf2 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fc84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc86:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fc88:	e027      	b.n	800fcda <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fc8a:	f107 0318 	add.w	r3, r7, #24
 800fc8e:	4618      	mov	r0, r3
 800fc90:	f7f9 ff3e 	bl	8009b10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fc94:	69fb      	ldr	r3, [r7, #28]
 800fc96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fc98:	e01f      	b.n	800fcda <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fc9a:	4b69      	ldr	r3, [pc, #420]	; (800fe40 <UART_SetConfig+0xc2c>)
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	f003 0320 	and.w	r3, r3, #32
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d009      	beq.n	800fcba <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fca6:	4b66      	ldr	r3, [pc, #408]	; (800fe40 <UART_SetConfig+0xc2c>)
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	08db      	lsrs	r3, r3, #3
 800fcac:	f003 0303 	and.w	r3, r3, #3
 800fcb0:	4a64      	ldr	r2, [pc, #400]	; (800fe44 <UART_SetConfig+0xc30>)
 800fcb2:	fa22 f303 	lsr.w	r3, r2, r3
 800fcb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fcb8:	e00f      	b.n	800fcda <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800fcba:	4b62      	ldr	r3, [pc, #392]	; (800fe44 <UART_SetConfig+0xc30>)
 800fcbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fcbe:	e00c      	b.n	800fcda <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fcc0:	4b61      	ldr	r3, [pc, #388]	; (800fe48 <UART_SetConfig+0xc34>)
 800fcc2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fcc4:	e009      	b.n	800fcda <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fcc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fcca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fccc:	e005      	b.n	800fcda <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800fcce:	2300      	movs	r3, #0
 800fcd0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800fcd2:	2301      	movs	r3, #1
 800fcd4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800fcd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fcda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	f000 80ea 	beq.w	800feb6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fce2:	697b      	ldr	r3, [r7, #20]
 800fce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fce6:	4a55      	ldr	r2, [pc, #340]	; (800fe3c <UART_SetConfig+0xc28>)
 800fce8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fcec:	461a      	mov	r2, r3
 800fcee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fcf0:	fbb3 f3f2 	udiv	r3, r3, r2
 800fcf4:	005a      	lsls	r2, r3, #1
 800fcf6:	697b      	ldr	r3, [r7, #20]
 800fcf8:	685b      	ldr	r3, [r3, #4]
 800fcfa:	085b      	lsrs	r3, r3, #1
 800fcfc:	441a      	add	r2, r3
 800fcfe:	697b      	ldr	r3, [r7, #20]
 800fd00:	685b      	ldr	r3, [r3, #4]
 800fd02:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd06:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fd08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd0a:	2b0f      	cmp	r3, #15
 800fd0c:	d916      	bls.n	800fd3c <UART_SetConfig+0xb28>
 800fd0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fd14:	d212      	bcs.n	800fd3c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fd16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd18:	b29b      	uxth	r3, r3
 800fd1a:	f023 030f 	bic.w	r3, r3, #15
 800fd1e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fd20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd22:	085b      	lsrs	r3, r3, #1
 800fd24:	b29b      	uxth	r3, r3
 800fd26:	f003 0307 	and.w	r3, r3, #7
 800fd2a:	b29a      	uxth	r2, r3
 800fd2c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fd2e:	4313      	orrs	r3, r2
 800fd30:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800fd32:	697b      	ldr	r3, [r7, #20]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800fd38:	60da      	str	r2, [r3, #12]
 800fd3a:	e0bc      	b.n	800feb6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800fd3c:	2301      	movs	r3, #1
 800fd3e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800fd42:	e0b8      	b.n	800feb6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fd44:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800fd48:	2b20      	cmp	r3, #32
 800fd4a:	dc4b      	bgt.n	800fde4 <UART_SetConfig+0xbd0>
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	f2c0 8087 	blt.w	800fe60 <UART_SetConfig+0xc4c>
 800fd52:	2b20      	cmp	r3, #32
 800fd54:	f200 8084 	bhi.w	800fe60 <UART_SetConfig+0xc4c>
 800fd58:	a201      	add	r2, pc, #4	; (adr r2, 800fd60 <UART_SetConfig+0xb4c>)
 800fd5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd5e:	bf00      	nop
 800fd60:	0800fdeb 	.word	0x0800fdeb
 800fd64:	0800fdf3 	.word	0x0800fdf3
 800fd68:	0800fe61 	.word	0x0800fe61
 800fd6c:	0800fe61 	.word	0x0800fe61
 800fd70:	0800fdfb 	.word	0x0800fdfb
 800fd74:	0800fe61 	.word	0x0800fe61
 800fd78:	0800fe61 	.word	0x0800fe61
 800fd7c:	0800fe61 	.word	0x0800fe61
 800fd80:	0800fe0b 	.word	0x0800fe0b
 800fd84:	0800fe61 	.word	0x0800fe61
 800fd88:	0800fe61 	.word	0x0800fe61
 800fd8c:	0800fe61 	.word	0x0800fe61
 800fd90:	0800fe61 	.word	0x0800fe61
 800fd94:	0800fe61 	.word	0x0800fe61
 800fd98:	0800fe61 	.word	0x0800fe61
 800fd9c:	0800fe61 	.word	0x0800fe61
 800fda0:	0800fe1b 	.word	0x0800fe1b
 800fda4:	0800fe61 	.word	0x0800fe61
 800fda8:	0800fe61 	.word	0x0800fe61
 800fdac:	0800fe61 	.word	0x0800fe61
 800fdb0:	0800fe61 	.word	0x0800fe61
 800fdb4:	0800fe61 	.word	0x0800fe61
 800fdb8:	0800fe61 	.word	0x0800fe61
 800fdbc:	0800fe61 	.word	0x0800fe61
 800fdc0:	0800fe61 	.word	0x0800fe61
 800fdc4:	0800fe61 	.word	0x0800fe61
 800fdc8:	0800fe61 	.word	0x0800fe61
 800fdcc:	0800fe61 	.word	0x0800fe61
 800fdd0:	0800fe61 	.word	0x0800fe61
 800fdd4:	0800fe61 	.word	0x0800fe61
 800fdd8:	0800fe61 	.word	0x0800fe61
 800fddc:	0800fe61 	.word	0x0800fe61
 800fde0:	0800fe53 	.word	0x0800fe53
 800fde4:	2b40      	cmp	r3, #64	; 0x40
 800fde6:	d037      	beq.n	800fe58 <UART_SetConfig+0xc44>
 800fde8:	e03a      	b.n	800fe60 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fdea:	f7f8 f9c1 	bl	8008170 <HAL_RCC_GetPCLK1Freq>
 800fdee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800fdf0:	e03c      	b.n	800fe6c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fdf2:	f7f8 f9d3 	bl	800819c <HAL_RCC_GetPCLK2Freq>
 800fdf6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800fdf8:	e038      	b.n	800fe6c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fdfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fdfe:	4618      	mov	r0, r3
 800fe00:	f7f9 fd32 	bl	8009868 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fe04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe06:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fe08:	e030      	b.n	800fe6c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fe0a:	f107 0318 	add.w	r3, r7, #24
 800fe0e:	4618      	mov	r0, r3
 800fe10:	f7f9 fe7e 	bl	8009b10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fe14:	69fb      	ldr	r3, [r7, #28]
 800fe16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fe18:	e028      	b.n	800fe6c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fe1a:	4b09      	ldr	r3, [pc, #36]	; (800fe40 <UART_SetConfig+0xc2c>)
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	f003 0320 	and.w	r3, r3, #32
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d012      	beq.n	800fe4c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fe26:	4b06      	ldr	r3, [pc, #24]	; (800fe40 <UART_SetConfig+0xc2c>)
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	08db      	lsrs	r3, r3, #3
 800fe2c:	f003 0303 	and.w	r3, r3, #3
 800fe30:	4a04      	ldr	r2, [pc, #16]	; (800fe44 <UART_SetConfig+0xc30>)
 800fe32:	fa22 f303 	lsr.w	r3, r2, r3
 800fe36:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fe38:	e018      	b.n	800fe6c <UART_SetConfig+0xc58>
 800fe3a:	bf00      	nop
 800fe3c:	08017f84 	.word	0x08017f84
 800fe40:	58024400 	.word	0x58024400
 800fe44:	03d09000 	.word	0x03d09000
 800fe48:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800fe4c:	4b24      	ldr	r3, [pc, #144]	; (800fee0 <UART_SetConfig+0xccc>)
 800fe4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fe50:	e00c      	b.n	800fe6c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fe52:	4b24      	ldr	r3, [pc, #144]	; (800fee4 <UART_SetConfig+0xcd0>)
 800fe54:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fe56:	e009      	b.n	800fe6c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fe58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fe5c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fe5e:	e005      	b.n	800fe6c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800fe60:	2300      	movs	r3, #0
 800fe62:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800fe64:	2301      	movs	r3, #1
 800fe66:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800fe6a:	bf00      	nop
    }

    if (pclk != 0U)
 800fe6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d021      	beq.n	800feb6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fe72:	697b      	ldr	r3, [r7, #20]
 800fe74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe76:	4a1c      	ldr	r2, [pc, #112]	; (800fee8 <UART_SetConfig+0xcd4>)
 800fe78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe80:	fbb3 f2f2 	udiv	r2, r3, r2
 800fe84:	697b      	ldr	r3, [r7, #20]
 800fe86:	685b      	ldr	r3, [r3, #4]
 800fe88:	085b      	lsrs	r3, r3, #1
 800fe8a:	441a      	add	r2, r3
 800fe8c:	697b      	ldr	r3, [r7, #20]
 800fe8e:	685b      	ldr	r3, [r3, #4]
 800fe90:	fbb2 f3f3 	udiv	r3, r2, r3
 800fe94:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fe96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe98:	2b0f      	cmp	r3, #15
 800fe9a:	d909      	bls.n	800feb0 <UART_SetConfig+0xc9c>
 800fe9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fea2:	d205      	bcs.n	800feb0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fea6:	b29a      	uxth	r2, r3
 800fea8:	697b      	ldr	r3, [r7, #20]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	60da      	str	r2, [r3, #12]
 800feae:	e002      	b.n	800feb6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800feb0:	2301      	movs	r3, #1
 800feb2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800feb6:	697b      	ldr	r3, [r7, #20]
 800feb8:	2201      	movs	r2, #1
 800feba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800febe:	697b      	ldr	r3, [r7, #20]
 800fec0:	2201      	movs	r2, #1
 800fec2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fec6:	697b      	ldr	r3, [r7, #20]
 800fec8:	2200      	movs	r2, #0
 800feca:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800fecc:	697b      	ldr	r3, [r7, #20]
 800fece:	2200      	movs	r2, #0
 800fed0:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800fed2:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800fed6:	4618      	mov	r0, r3
 800fed8:	3748      	adds	r7, #72	; 0x48
 800feda:	46bd      	mov	sp, r7
 800fedc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fee0:	03d09000 	.word	0x03d09000
 800fee4:	003d0900 	.word	0x003d0900
 800fee8:	08017f84 	.word	0x08017f84

0800feec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800feec:	b480      	push	{r7}
 800feee:	b083      	sub	sp, #12
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fef8:	f003 0301 	and.w	r3, r3, #1
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d00a      	beq.n	800ff16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	685b      	ldr	r3, [r3, #4]
 800ff06:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	430a      	orrs	r2, r1
 800ff14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff1a:	f003 0302 	and.w	r3, r3, #2
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d00a      	beq.n	800ff38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	685b      	ldr	r3, [r3, #4]
 800ff28:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	430a      	orrs	r2, r1
 800ff36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff3c:	f003 0304 	and.w	r3, r3, #4
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d00a      	beq.n	800ff5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	685b      	ldr	r3, [r3, #4]
 800ff4a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	430a      	orrs	r2, r1
 800ff58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff5e:	f003 0308 	and.w	r3, r3, #8
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d00a      	beq.n	800ff7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	685b      	ldr	r3, [r3, #4]
 800ff6c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	430a      	orrs	r2, r1
 800ff7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff80:	f003 0310 	and.w	r3, r3, #16
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d00a      	beq.n	800ff9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	689b      	ldr	r3, [r3, #8]
 800ff8e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	430a      	orrs	r2, r1
 800ff9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffa2:	f003 0320 	and.w	r3, r3, #32
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d00a      	beq.n	800ffc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	689b      	ldr	r3, [r3, #8]
 800ffb0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	430a      	orrs	r2, r1
 800ffbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d01a      	beq.n	8010002 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	685b      	ldr	r3, [r3, #4]
 800ffd2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	430a      	orrs	r2, r1
 800ffe0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ffe6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ffea:	d10a      	bne.n	8010002 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	685b      	ldr	r3, [r3, #4]
 800fff2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	430a      	orrs	r2, r1
 8010000:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801000a:	2b00      	cmp	r3, #0
 801000c:	d00a      	beq.n	8010024 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	685b      	ldr	r3, [r3, #4]
 8010014:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	430a      	orrs	r2, r1
 8010022:	605a      	str	r2, [r3, #4]
  }
}
 8010024:	bf00      	nop
 8010026:	370c      	adds	r7, #12
 8010028:	46bd      	mov	sp, r7
 801002a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801002e:	4770      	bx	lr

08010030 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010030:	b580      	push	{r7, lr}
 8010032:	b086      	sub	sp, #24
 8010034:	af02      	add	r7, sp, #8
 8010036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	2200      	movs	r2, #0
 801003c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010040:	f7f3 fe9a 	bl	8003d78 <HAL_GetTick>
 8010044:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	f003 0308 	and.w	r3, r3, #8
 8010050:	2b08      	cmp	r3, #8
 8010052:	d10e      	bne.n	8010072 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010054:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010058:	9300      	str	r3, [sp, #0]
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	2200      	movs	r2, #0
 801005e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8010062:	6878      	ldr	r0, [r7, #4]
 8010064:	f000 f82f 	bl	80100c6 <UART_WaitOnFlagUntilTimeout>
 8010068:	4603      	mov	r3, r0
 801006a:	2b00      	cmp	r3, #0
 801006c:	d001      	beq.n	8010072 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801006e:	2303      	movs	r3, #3
 8010070:	e025      	b.n	80100be <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	f003 0304 	and.w	r3, r3, #4
 801007c:	2b04      	cmp	r3, #4
 801007e:	d10e      	bne.n	801009e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010080:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010084:	9300      	str	r3, [sp, #0]
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	2200      	movs	r2, #0
 801008a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801008e:	6878      	ldr	r0, [r7, #4]
 8010090:	f000 f819 	bl	80100c6 <UART_WaitOnFlagUntilTimeout>
 8010094:	4603      	mov	r3, r0
 8010096:	2b00      	cmp	r3, #0
 8010098:	d001      	beq.n	801009e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801009a:	2303      	movs	r3, #3
 801009c:	e00f      	b.n	80100be <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	2220      	movs	r2, #32
 80100a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	2220      	movs	r2, #32
 80100aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	2200      	movs	r2, #0
 80100b2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	2200      	movs	r2, #0
 80100b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80100bc:	2300      	movs	r3, #0
}
 80100be:	4618      	mov	r0, r3
 80100c0:	3710      	adds	r7, #16
 80100c2:	46bd      	mov	sp, r7
 80100c4:	bd80      	pop	{r7, pc}

080100c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80100c6:	b580      	push	{r7, lr}
 80100c8:	b09c      	sub	sp, #112	; 0x70
 80100ca:	af00      	add	r7, sp, #0
 80100cc:	60f8      	str	r0, [r7, #12]
 80100ce:	60b9      	str	r1, [r7, #8]
 80100d0:	603b      	str	r3, [r7, #0]
 80100d2:	4613      	mov	r3, r2
 80100d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80100d6:	e0a9      	b.n	801022c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80100d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80100da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100de:	f000 80a5 	beq.w	801022c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80100e2:	f7f3 fe49 	bl	8003d78 <HAL_GetTick>
 80100e6:	4602      	mov	r2, r0
 80100e8:	683b      	ldr	r3, [r7, #0]
 80100ea:	1ad3      	subs	r3, r2, r3
 80100ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80100ee:	429a      	cmp	r2, r3
 80100f0:	d302      	bcc.n	80100f8 <UART_WaitOnFlagUntilTimeout+0x32>
 80100f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d140      	bne.n	801017a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010100:	e853 3f00 	ldrex	r3, [r3]
 8010104:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010108:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 801010c:	667b      	str	r3, [r7, #100]	; 0x64
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	461a      	mov	r2, r3
 8010114:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010116:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010118:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801011a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801011c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801011e:	e841 2300 	strex	r3, r2, [r1]
 8010122:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8010124:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010126:	2b00      	cmp	r3, #0
 8010128:	d1e6      	bne.n	80100f8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	3308      	adds	r3, #8
 8010130:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010134:	e853 3f00 	ldrex	r3, [r3]
 8010138:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801013a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801013c:	f023 0301 	bic.w	r3, r3, #1
 8010140:	663b      	str	r3, [r7, #96]	; 0x60
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	3308      	adds	r3, #8
 8010148:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801014a:	64ba      	str	r2, [r7, #72]	; 0x48
 801014c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801014e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010150:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010152:	e841 2300 	strex	r3, r2, [r1]
 8010156:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8010158:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801015a:	2b00      	cmp	r3, #0
 801015c:	d1e5      	bne.n	801012a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	2220      	movs	r2, #32
 8010162:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	2220      	movs	r2, #32
 801016a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	2200      	movs	r2, #0
 8010172:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8010176:	2303      	movs	r3, #3
 8010178:	e069      	b.n	801024e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	f003 0304 	and.w	r3, r3, #4
 8010184:	2b00      	cmp	r3, #0
 8010186:	d051      	beq.n	801022c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	69db      	ldr	r3, [r3, #28]
 801018e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010192:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010196:	d149      	bne.n	801022c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80101a0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101aa:	e853 3f00 	ldrex	r3, [r3]
 80101ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80101b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101b2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80101b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	461a      	mov	r2, r3
 80101be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80101c0:	637b      	str	r3, [r7, #52]	; 0x34
 80101c2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80101c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80101c8:	e841 2300 	strex	r3, r2, [r1]
 80101cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80101ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d1e6      	bne.n	80101a2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	3308      	adds	r3, #8
 80101da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101dc:	697b      	ldr	r3, [r7, #20]
 80101de:	e853 3f00 	ldrex	r3, [r3]
 80101e2:	613b      	str	r3, [r7, #16]
   return(result);
 80101e4:	693b      	ldr	r3, [r7, #16]
 80101e6:	f023 0301 	bic.w	r3, r3, #1
 80101ea:	66bb      	str	r3, [r7, #104]	; 0x68
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	3308      	adds	r3, #8
 80101f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80101f4:	623a      	str	r2, [r7, #32]
 80101f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101f8:	69f9      	ldr	r1, [r7, #28]
 80101fa:	6a3a      	ldr	r2, [r7, #32]
 80101fc:	e841 2300 	strex	r3, r2, [r1]
 8010200:	61bb      	str	r3, [r7, #24]
   return(result);
 8010202:	69bb      	ldr	r3, [r7, #24]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d1e5      	bne.n	80101d4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	2220      	movs	r2, #32
 801020c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	2220      	movs	r2, #32
 8010214:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	2220      	movs	r2, #32
 801021c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	2200      	movs	r2, #0
 8010224:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8010228:	2303      	movs	r3, #3
 801022a:	e010      	b.n	801024e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	69da      	ldr	r2, [r3, #28]
 8010232:	68bb      	ldr	r3, [r7, #8]
 8010234:	4013      	ands	r3, r2
 8010236:	68ba      	ldr	r2, [r7, #8]
 8010238:	429a      	cmp	r2, r3
 801023a:	bf0c      	ite	eq
 801023c:	2301      	moveq	r3, #1
 801023e:	2300      	movne	r3, #0
 8010240:	b2db      	uxtb	r3, r3
 8010242:	461a      	mov	r2, r3
 8010244:	79fb      	ldrb	r3, [r7, #7]
 8010246:	429a      	cmp	r2, r3
 8010248:	f43f af46 	beq.w	80100d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801024c:	2300      	movs	r3, #0
}
 801024e:	4618      	mov	r0, r3
 8010250:	3770      	adds	r7, #112	; 0x70
 8010252:	46bd      	mov	sp, r7
 8010254:	bd80      	pop	{r7, pc}
	...

08010258 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010258:	b480      	push	{r7}
 801025a:	b0a3      	sub	sp, #140	; 0x8c
 801025c:	af00      	add	r7, sp, #0
 801025e:	60f8      	str	r0, [r7, #12]
 8010260:	60b9      	str	r1, [r7, #8]
 8010262:	4613      	mov	r3, r2
 8010264:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	68ba      	ldr	r2, [r7, #8]
 801026a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	88fa      	ldrh	r2, [r7, #6]
 8010270:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	88fa      	ldrh	r2, [r7, #6]
 8010278:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	2200      	movs	r2, #0
 8010280:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8010282:	68fb      	ldr	r3, [r7, #12]
 8010284:	689b      	ldr	r3, [r3, #8]
 8010286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801028a:	d10e      	bne.n	80102aa <UART_Start_Receive_IT+0x52>
 801028c:	68fb      	ldr	r3, [r7, #12]
 801028e:	691b      	ldr	r3, [r3, #16]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d105      	bne.n	80102a0 <UART_Start_Receive_IT+0x48>
 8010294:	68fb      	ldr	r3, [r7, #12]
 8010296:	f240 12ff 	movw	r2, #511	; 0x1ff
 801029a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801029e:	e02d      	b.n	80102fc <UART_Start_Receive_IT+0xa4>
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	22ff      	movs	r2, #255	; 0xff
 80102a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80102a8:	e028      	b.n	80102fc <UART_Start_Receive_IT+0xa4>
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	689b      	ldr	r3, [r3, #8]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d10d      	bne.n	80102ce <UART_Start_Receive_IT+0x76>
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	691b      	ldr	r3, [r3, #16]
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d104      	bne.n	80102c4 <UART_Start_Receive_IT+0x6c>
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	22ff      	movs	r2, #255	; 0xff
 80102be:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80102c2:	e01b      	b.n	80102fc <UART_Start_Receive_IT+0xa4>
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	227f      	movs	r2, #127	; 0x7f
 80102c8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80102cc:	e016      	b.n	80102fc <UART_Start_Receive_IT+0xa4>
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	689b      	ldr	r3, [r3, #8]
 80102d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80102d6:	d10d      	bne.n	80102f4 <UART_Start_Receive_IT+0x9c>
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	691b      	ldr	r3, [r3, #16]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d104      	bne.n	80102ea <UART_Start_Receive_IT+0x92>
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	227f      	movs	r2, #127	; 0x7f
 80102e4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80102e8:	e008      	b.n	80102fc <UART_Start_Receive_IT+0xa4>
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	223f      	movs	r2, #63	; 0x3f
 80102ee:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80102f2:	e003      	b.n	80102fc <UART_Start_Receive_IT+0xa4>
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	2200      	movs	r2, #0
 80102f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	2200      	movs	r2, #0
 8010300:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	2222      	movs	r2, #34	; 0x22
 8010308:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	3308      	adds	r3, #8
 8010312:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010314:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010316:	e853 3f00 	ldrex	r3, [r3]
 801031a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 801031c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801031e:	f043 0301 	orr.w	r3, r3, #1
 8010322:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	3308      	adds	r3, #8
 801032c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8010330:	673a      	str	r2, [r7, #112]	; 0x70
 8010332:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010334:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8010336:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8010338:	e841 2300 	strex	r3, r2, [r1]
 801033c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 801033e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010340:	2b00      	cmp	r3, #0
 8010342:	d1e3      	bne.n	801030c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010348:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801034c:	d153      	bne.n	80103f6 <UART_Start_Receive_IT+0x19e>
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010354:	88fa      	ldrh	r2, [r7, #6]
 8010356:	429a      	cmp	r2, r3
 8010358:	d34d      	bcc.n	80103f6 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	689b      	ldr	r3, [r3, #8]
 801035e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010362:	d107      	bne.n	8010374 <UART_Start_Receive_IT+0x11c>
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	691b      	ldr	r3, [r3, #16]
 8010368:	2b00      	cmp	r3, #0
 801036a:	d103      	bne.n	8010374 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	4a4b      	ldr	r2, [pc, #300]	; (801049c <UART_Start_Receive_IT+0x244>)
 8010370:	671a      	str	r2, [r3, #112]	; 0x70
 8010372:	e002      	b.n	801037a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	4a4a      	ldr	r2, [pc, #296]	; (80104a0 <UART_Start_Receive_IT+0x248>)
 8010378:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	2200      	movs	r2, #0
 801037e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	691b      	ldr	r3, [r3, #16]
 8010386:	2b00      	cmp	r3, #0
 8010388:	d01a      	beq.n	80103c0 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010390:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010392:	e853 3f00 	ldrex	r3, [r3]
 8010396:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801039a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801039e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	461a      	mov	r2, r3
 80103a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80103ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80103ae:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103b0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80103b2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80103b4:	e841 2300 	strex	r3, r2, [r1]
 80103b8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80103ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d1e4      	bne.n	801038a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	3308      	adds	r3, #8
 80103c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80103ca:	e853 3f00 	ldrex	r3, [r3]
 80103ce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80103d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80103d6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	3308      	adds	r3, #8
 80103de:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80103e0:	64ba      	str	r2, [r7, #72]	; 0x48
 80103e2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103e4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80103e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80103e8:	e841 2300 	strex	r3, r2, [r1]
 80103ec:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80103ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d1e5      	bne.n	80103c0 <UART_Start_Receive_IT+0x168>
 80103f4:	e04a      	b.n	801048c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	689b      	ldr	r3, [r3, #8]
 80103fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80103fe:	d107      	bne.n	8010410 <UART_Start_Receive_IT+0x1b8>
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	691b      	ldr	r3, [r3, #16]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d103      	bne.n	8010410 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8010408:	68fb      	ldr	r3, [r7, #12]
 801040a:	4a26      	ldr	r2, [pc, #152]	; (80104a4 <UART_Start_Receive_IT+0x24c>)
 801040c:	671a      	str	r2, [r3, #112]	; 0x70
 801040e:	e002      	b.n	8010416 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	4a25      	ldr	r2, [pc, #148]	; (80104a8 <UART_Start_Receive_IT+0x250>)
 8010414:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8010416:	68fb      	ldr	r3, [r7, #12]
 8010418:	2200      	movs	r2, #0
 801041a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	691b      	ldr	r3, [r3, #16]
 8010422:	2b00      	cmp	r3, #0
 8010424:	d019      	beq.n	801045a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801042c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801042e:	e853 3f00 	ldrex	r3, [r3]
 8010432:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010436:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 801043a:	677b      	str	r3, [r7, #116]	; 0x74
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	461a      	mov	r2, r3
 8010442:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010444:	637b      	str	r3, [r7, #52]	; 0x34
 8010446:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010448:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801044a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801044c:	e841 2300 	strex	r3, r2, [r1]
 8010450:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8010452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010454:	2b00      	cmp	r3, #0
 8010456:	d1e6      	bne.n	8010426 <UART_Start_Receive_IT+0x1ce>
 8010458:	e018      	b.n	801048c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010460:	697b      	ldr	r3, [r7, #20]
 8010462:	e853 3f00 	ldrex	r3, [r3]
 8010466:	613b      	str	r3, [r7, #16]
   return(result);
 8010468:	693b      	ldr	r3, [r7, #16]
 801046a:	f043 0320 	orr.w	r3, r3, #32
 801046e:	67bb      	str	r3, [r7, #120]	; 0x78
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	461a      	mov	r2, r3
 8010476:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010478:	623b      	str	r3, [r7, #32]
 801047a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801047c:	69f9      	ldr	r1, [r7, #28]
 801047e:	6a3a      	ldr	r2, [r7, #32]
 8010480:	e841 2300 	strex	r3, r2, [r1]
 8010484:	61bb      	str	r3, [r7, #24]
   return(result);
 8010486:	69bb      	ldr	r3, [r7, #24]
 8010488:	2b00      	cmp	r3, #0
 801048a:	d1e6      	bne.n	801045a <UART_Start_Receive_IT+0x202>
    }
  }
  return HAL_OK;
 801048c:	2300      	movs	r3, #0
}
 801048e:	4618      	mov	r0, r3
 8010490:	378c      	adds	r7, #140	; 0x8c
 8010492:	46bd      	mov	sp, r7
 8010494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010498:	4770      	bx	lr
 801049a:	bf00      	nop
 801049c:	08010bb5 	.word	0x08010bb5
 80104a0:	080108bd 	.word	0x080108bd
 80104a4:	0801075b 	.word	0x0801075b
 80104a8:	080105fb 	.word	0x080105fb

080104ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80104ac:	b480      	push	{r7}
 80104ae:	b095      	sub	sp, #84	; 0x54
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104bc:	e853 3f00 	ldrex	r3, [r3]
 80104c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80104c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80104c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	461a      	mov	r2, r3
 80104d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80104d2:	643b      	str	r3, [r7, #64]	; 0x40
 80104d4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80104d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80104da:	e841 2300 	strex	r3, r2, [r1]
 80104de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80104e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d1e6      	bne.n	80104b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	3308      	adds	r3, #8
 80104ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104ee:	6a3b      	ldr	r3, [r7, #32]
 80104f0:	e853 3f00 	ldrex	r3, [r3]
 80104f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80104f6:	69fa      	ldr	r2, [r7, #28]
 80104f8:	4b1e      	ldr	r3, [pc, #120]	; (8010574 <UART_EndRxTransfer+0xc8>)
 80104fa:	4013      	ands	r3, r2
 80104fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	3308      	adds	r3, #8
 8010504:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010506:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010508:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801050a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801050c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801050e:	e841 2300 	strex	r3, r2, [r1]
 8010512:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010516:	2b00      	cmp	r3, #0
 8010518:	d1e5      	bne.n	80104e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801051e:	2b01      	cmp	r3, #1
 8010520:	d118      	bne.n	8010554 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	e853 3f00 	ldrex	r3, [r3]
 801052e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010530:	68bb      	ldr	r3, [r7, #8]
 8010532:	f023 0310 	bic.w	r3, r3, #16
 8010536:	647b      	str	r3, [r7, #68]	; 0x44
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	461a      	mov	r2, r3
 801053e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010540:	61bb      	str	r3, [r7, #24]
 8010542:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010544:	6979      	ldr	r1, [r7, #20]
 8010546:	69ba      	ldr	r2, [r7, #24]
 8010548:	e841 2300 	strex	r3, r2, [r1]
 801054c:	613b      	str	r3, [r7, #16]
   return(result);
 801054e:	693b      	ldr	r3, [r7, #16]
 8010550:	2b00      	cmp	r3, #0
 8010552:	d1e6      	bne.n	8010522 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	2220      	movs	r2, #32
 8010558:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	2200      	movs	r2, #0
 8010560:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	2200      	movs	r2, #0
 8010566:	671a      	str	r2, [r3, #112]	; 0x70
}
 8010568:	bf00      	nop
 801056a:	3754      	adds	r7, #84	; 0x54
 801056c:	46bd      	mov	sp, r7
 801056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010572:	4770      	bx	lr
 8010574:	effffffe 	.word	0xeffffffe

08010578 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b084      	sub	sp, #16
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010584:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	2200      	movs	r2, #0
 801058a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	2200      	movs	r2, #0
 8010592:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010596:	68f8      	ldr	r0, [r7, #12]
 8010598:	f7fe fe26 	bl	800f1e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801059c:	bf00      	nop
 801059e:	3710      	adds	r7, #16
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}

080105a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b088      	sub	sp, #32
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	e853 3f00 	ldrex	r3, [r3]
 80105b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80105ba:	68bb      	ldr	r3, [r7, #8]
 80105bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80105c0:	61fb      	str	r3, [r7, #28]
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	461a      	mov	r2, r3
 80105c8:	69fb      	ldr	r3, [r7, #28]
 80105ca:	61bb      	str	r3, [r7, #24]
 80105cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105ce:	6979      	ldr	r1, [r7, #20]
 80105d0:	69ba      	ldr	r2, [r7, #24]
 80105d2:	e841 2300 	strex	r3, r2, [r1]
 80105d6:	613b      	str	r3, [r7, #16]
   return(result);
 80105d8:	693b      	ldr	r3, [r7, #16]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d1e6      	bne.n	80105ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	2220      	movs	r2, #32
 80105e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	2200      	movs	r2, #0
 80105ea:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80105ec:	6878      	ldr	r0, [r7, #4]
 80105ee:	f7fe fdf1 	bl	800f1d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80105f2:	bf00      	nop
 80105f4:	3720      	adds	r7, #32
 80105f6:	46bd      	mov	sp, r7
 80105f8:	bd80      	pop	{r7, pc}

080105fa <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80105fa:	b580      	push	{r7, lr}
 80105fc:	b096      	sub	sp, #88	; 0x58
 80105fe:	af00      	add	r7, sp, #0
 8010600:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010608:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010612:	2b22      	cmp	r3, #34	; 0x22
 8010614:	f040 8095 	bne.w	8010742 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801061e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8010622:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8010626:	b2d9      	uxtb	r1, r3
 8010628:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 801062c:	b2da      	uxtb	r2, r3
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010632:	400a      	ands	r2, r1
 8010634:	b2d2      	uxtb	r2, r2
 8010636:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801063c:	1c5a      	adds	r2, r3, #1
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010648:	b29b      	uxth	r3, r3
 801064a:	3b01      	subs	r3, #1
 801064c:	b29a      	uxth	r2, r3
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801065a:	b29b      	uxth	r3, r3
 801065c:	2b00      	cmp	r3, #0
 801065e:	d178      	bne.n	8010752 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010668:	e853 3f00 	ldrex	r3, [r3]
 801066c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801066e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010670:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010674:	653b      	str	r3, [r7, #80]	; 0x50
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	461a      	mov	r2, r3
 801067c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801067e:	647b      	str	r3, [r7, #68]	; 0x44
 8010680:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010682:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010684:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010686:	e841 2300 	strex	r3, r2, [r1]
 801068a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801068c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801068e:	2b00      	cmp	r3, #0
 8010690:	d1e6      	bne.n	8010660 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	3308      	adds	r3, #8
 8010698:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801069a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801069c:	e853 3f00 	ldrex	r3, [r3]
 80106a0:	623b      	str	r3, [r7, #32]
   return(result);
 80106a2:	6a3b      	ldr	r3, [r7, #32]
 80106a4:	f023 0301 	bic.w	r3, r3, #1
 80106a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	3308      	adds	r3, #8
 80106b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80106b2:	633a      	str	r2, [r7, #48]	; 0x30
 80106b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80106b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80106ba:	e841 2300 	strex	r3, r2, [r1]
 80106be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80106c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d1e5      	bne.n	8010692 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	2220      	movs	r2, #32
 80106ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	2200      	movs	r2, #0
 80106d2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80106d8:	2b01      	cmp	r3, #1
 80106da:	d12e      	bne.n	801073a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	2200      	movs	r2, #0
 80106e0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106e8:	693b      	ldr	r3, [r7, #16]
 80106ea:	e853 3f00 	ldrex	r3, [r3]
 80106ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	f023 0310 	bic.w	r3, r3, #16
 80106f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	461a      	mov	r2, r3
 80106fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010700:	61fb      	str	r3, [r7, #28]
 8010702:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010704:	69b9      	ldr	r1, [r7, #24]
 8010706:	69fa      	ldr	r2, [r7, #28]
 8010708:	e841 2300 	strex	r3, r2, [r1]
 801070c:	617b      	str	r3, [r7, #20]
   return(result);
 801070e:	697b      	ldr	r3, [r7, #20]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d1e6      	bne.n	80106e2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	69db      	ldr	r3, [r3, #28]
 801071a:	f003 0310 	and.w	r3, r3, #16
 801071e:	2b10      	cmp	r3, #16
 8010720:	d103      	bne.n	801072a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	2210      	movs	r2, #16
 8010728:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010730:	4619      	mov	r1, r3
 8010732:	6878      	ldr	r0, [r7, #4]
 8010734:	f7fe fd62 	bl	800f1fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010738:	e00b      	b.n	8010752 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 801073a:	6878      	ldr	r0, [r7, #4]
 801073c:	f7f1 fb46 	bl	8001dcc <HAL_UART_RxCpltCallback>
}
 8010740:	e007      	b.n	8010752 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	699a      	ldr	r2, [r3, #24]
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	f042 0208 	orr.w	r2, r2, #8
 8010750:	619a      	str	r2, [r3, #24]
}
 8010752:	bf00      	nop
 8010754:	3758      	adds	r7, #88	; 0x58
 8010756:	46bd      	mov	sp, r7
 8010758:	bd80      	pop	{r7, pc}

0801075a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801075a:	b580      	push	{r7, lr}
 801075c:	b096      	sub	sp, #88	; 0x58
 801075e:	af00      	add	r7, sp, #0
 8010760:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010768:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010772:	2b22      	cmp	r3, #34	; 0x22
 8010774:	f040 8095 	bne.w	80108a2 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801077e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010786:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8010788:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 801078c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8010790:	4013      	ands	r3, r2
 8010792:	b29a      	uxth	r2, r3
 8010794:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010796:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801079c:	1c9a      	adds	r2, r3, #2
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80107a8:	b29b      	uxth	r3, r3
 80107aa:	3b01      	subs	r3, #1
 80107ac:	b29a      	uxth	r2, r3
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80107ba:	b29b      	uxth	r3, r3
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d178      	bne.n	80108b2 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80107c8:	e853 3f00 	ldrex	r3, [r3]
 80107cc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80107ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80107d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	461a      	mov	r2, r3
 80107dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80107de:	643b      	str	r3, [r7, #64]	; 0x40
 80107e0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80107e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80107e6:	e841 2300 	strex	r3, r2, [r1]
 80107ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80107ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d1e6      	bne.n	80107c0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	3308      	adds	r3, #8
 80107f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107fa:	6a3b      	ldr	r3, [r7, #32]
 80107fc:	e853 3f00 	ldrex	r3, [r3]
 8010800:	61fb      	str	r3, [r7, #28]
   return(result);
 8010802:	69fb      	ldr	r3, [r7, #28]
 8010804:	f023 0301 	bic.w	r3, r3, #1
 8010808:	64bb      	str	r3, [r7, #72]	; 0x48
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	3308      	adds	r3, #8
 8010810:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010812:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010814:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010816:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010818:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801081a:	e841 2300 	strex	r3, r2, [r1]
 801081e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010822:	2b00      	cmp	r3, #0
 8010824:	d1e5      	bne.n	80107f2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	2220      	movs	r2, #32
 801082a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	2200      	movs	r2, #0
 8010832:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010838:	2b01      	cmp	r3, #1
 801083a:	d12e      	bne.n	801089a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	2200      	movs	r2, #0
 8010840:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	e853 3f00 	ldrex	r3, [r3]
 801084e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010850:	68bb      	ldr	r3, [r7, #8]
 8010852:	f023 0310 	bic.w	r3, r3, #16
 8010856:	647b      	str	r3, [r7, #68]	; 0x44
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	461a      	mov	r2, r3
 801085e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010860:	61bb      	str	r3, [r7, #24]
 8010862:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010864:	6979      	ldr	r1, [r7, #20]
 8010866:	69ba      	ldr	r2, [r7, #24]
 8010868:	e841 2300 	strex	r3, r2, [r1]
 801086c:	613b      	str	r3, [r7, #16]
   return(result);
 801086e:	693b      	ldr	r3, [r7, #16]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d1e6      	bne.n	8010842 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	69db      	ldr	r3, [r3, #28]
 801087a:	f003 0310 	and.w	r3, r3, #16
 801087e:	2b10      	cmp	r3, #16
 8010880:	d103      	bne.n	801088a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	2210      	movs	r2, #16
 8010888:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010890:	4619      	mov	r1, r3
 8010892:	6878      	ldr	r0, [r7, #4]
 8010894:	f7fe fcb2 	bl	800f1fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010898:	e00b      	b.n	80108b2 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 801089a:	6878      	ldr	r0, [r7, #4]
 801089c:	f7f1 fa96 	bl	8001dcc <HAL_UART_RxCpltCallback>
}
 80108a0:	e007      	b.n	80108b2 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	699a      	ldr	r2, [r3, #24]
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	f042 0208 	orr.w	r2, r2, #8
 80108b0:	619a      	str	r2, [r3, #24]
}
 80108b2:	bf00      	nop
 80108b4:	3758      	adds	r7, #88	; 0x58
 80108b6:	46bd      	mov	sp, r7
 80108b8:	bd80      	pop	{r7, pc}
	...

080108bc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80108bc:	b580      	push	{r7, lr}
 80108be:	b0a6      	sub	sp, #152	; 0x98
 80108c0:	af00      	add	r7, sp, #0
 80108c2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80108ca:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	69db      	ldr	r3, [r3, #28]
 80108d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	689b      	ldr	r3, [r3, #8]
 80108e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80108f2:	2b22      	cmp	r3, #34	; 0x22
 80108f4:	f040 814d 	bne.w	8010b92 <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80108fe:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010902:	e0f4      	b.n	8010aee <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801090a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801090e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8010912:	b2d9      	uxtb	r1, r3
 8010914:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8010918:	b2da      	uxtb	r2, r3
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801091e:	400a      	ands	r2, r1
 8010920:	b2d2      	uxtb	r2, r2
 8010922:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010928:	1c5a      	adds	r2, r3, #1
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010934:	b29b      	uxth	r3, r3
 8010936:	3b01      	subs	r3, #1
 8010938:	b29a      	uxth	r2, r3
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	69db      	ldr	r3, [r3, #28]
 8010946:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801094a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801094e:	f003 0307 	and.w	r3, r3, #7
 8010952:	2b00      	cmp	r3, #0
 8010954:	d053      	beq.n	80109fe <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010956:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801095a:	f003 0301 	and.w	r3, r3, #1
 801095e:	2b00      	cmp	r3, #0
 8010960:	d011      	beq.n	8010986 <UART_RxISR_8BIT_FIFOEN+0xca>
 8010962:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801096a:	2b00      	cmp	r3, #0
 801096c:	d00b      	beq.n	8010986 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	2201      	movs	r2, #1
 8010974:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801097c:	f043 0201 	orr.w	r2, r3, #1
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010986:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801098a:	f003 0302 	and.w	r3, r3, #2
 801098e:	2b00      	cmp	r3, #0
 8010990:	d011      	beq.n	80109b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8010992:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010996:	f003 0301 	and.w	r3, r3, #1
 801099a:	2b00      	cmp	r3, #0
 801099c:	d00b      	beq.n	80109b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	2202      	movs	r2, #2
 80109a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80109ac:	f043 0204 	orr.w	r2, r3, #4
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80109b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80109ba:	f003 0304 	and.w	r3, r3, #4
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d011      	beq.n	80109e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80109c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80109c6:	f003 0301 	and.w	r3, r3, #1
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d00b      	beq.n	80109e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	2204      	movs	r2, #4
 80109d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80109dc:	f043 0202 	orr.w	r2, r3, #2
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d006      	beq.n	80109fe <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80109f0:	6878      	ldr	r0, [r7, #4]
 80109f2:	f7fe fbf9 	bl	800f1e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	2200      	movs	r2, #0
 80109fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010a04:	b29b      	uxth	r3, r3
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d171      	bne.n	8010aee <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010a12:	e853 3f00 	ldrex	r3, [r3]
 8010a16:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8010a18:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010a1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010a1e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	461a      	mov	r2, r3
 8010a28:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8010a2c:	66bb      	str	r3, [r7, #104]	; 0x68
 8010a2e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a30:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8010a32:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8010a34:	e841 2300 	strex	r3, r2, [r1]
 8010a38:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8010a3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d1e4      	bne.n	8010a0a <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	3308      	adds	r3, #8
 8010a46:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a4a:	e853 3f00 	ldrex	r3, [r3]
 8010a4e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8010a50:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010a52:	4b56      	ldr	r3, [pc, #344]	; (8010bac <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 8010a54:	4013      	ands	r3, r2
 8010a56:	67fb      	str	r3, [r7, #124]	; 0x7c
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	3308      	adds	r3, #8
 8010a5e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8010a60:	657a      	str	r2, [r7, #84]	; 0x54
 8010a62:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a64:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010a66:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010a68:	e841 2300 	strex	r3, r2, [r1]
 8010a6c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010a6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d1e5      	bne.n	8010a40 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	2220      	movs	r2, #32
 8010a78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	2200      	movs	r2, #0
 8010a80:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010a86:	2b01      	cmp	r3, #1
 8010a88:	d12e      	bne.n	8010ae8 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	2200      	movs	r2, #0
 8010a8e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a98:	e853 3f00 	ldrex	r3, [r3]
 8010a9c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010aa0:	f023 0310 	bic.w	r3, r3, #16
 8010aa4:	67bb      	str	r3, [r7, #120]	; 0x78
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	461a      	mov	r2, r3
 8010aac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010aae:	643b      	str	r3, [r7, #64]	; 0x40
 8010ab0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ab2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010ab4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010ab6:	e841 2300 	strex	r3, r2, [r1]
 8010aba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d1e6      	bne.n	8010a90 <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	69db      	ldr	r3, [r3, #28]
 8010ac8:	f003 0310 	and.w	r3, r3, #16
 8010acc:	2b10      	cmp	r3, #16
 8010ace:	d103      	bne.n	8010ad8 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	2210      	movs	r2, #16
 8010ad6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010ade:	4619      	mov	r1, r3
 8010ae0:	6878      	ldr	r0, [r7, #4]
 8010ae2:	f7fe fb8b 	bl	800f1fc <HAL_UARTEx_RxEventCallback>
 8010ae6:	e002      	b.n	8010aee <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8010ae8:	6878      	ldr	r0, [r7, #4]
 8010aea:	f7f1 f96f 	bl	8001dcc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010aee:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d006      	beq.n	8010b04 <UART_RxISR_8BIT_FIFOEN+0x248>
 8010af6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010afa:	f003 0320 	and.w	r3, r3, #32
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	f47f af00 	bne.w	8010904 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010b0a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010b0e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d045      	beq.n	8010ba2 <UART_RxISR_8BIT_FIFOEN+0x2e6>
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010b1c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010b20:	429a      	cmp	r2, r3
 8010b22:	d23e      	bcs.n	8010ba2 <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	3308      	adds	r3, #8
 8010b2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b2c:	6a3b      	ldr	r3, [r7, #32]
 8010b2e:	e853 3f00 	ldrex	r3, [r3]
 8010b32:	61fb      	str	r3, [r7, #28]
   return(result);
 8010b34:	69fb      	ldr	r3, [r7, #28]
 8010b36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010b3a:	673b      	str	r3, [r7, #112]	; 0x70
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	3308      	adds	r3, #8
 8010b42:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8010b44:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010b46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010b4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010b4c:	e841 2300 	strex	r3, r2, [r1]
 8010b50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d1e5      	bne.n	8010b24 <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	4a15      	ldr	r2, [pc, #84]	; (8010bb0 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8010b5c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	e853 3f00 	ldrex	r3, [r3]
 8010b6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8010b6c:	68bb      	ldr	r3, [r7, #8]
 8010b6e:	f043 0320 	orr.w	r3, r3, #32
 8010b72:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	461a      	mov	r2, r3
 8010b7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010b7c:	61bb      	str	r3, [r7, #24]
 8010b7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b80:	6979      	ldr	r1, [r7, #20]
 8010b82:	69ba      	ldr	r2, [r7, #24]
 8010b84:	e841 2300 	strex	r3, r2, [r1]
 8010b88:	613b      	str	r3, [r7, #16]
   return(result);
 8010b8a:	693b      	ldr	r3, [r7, #16]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d1e6      	bne.n	8010b5e <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010b90:	e007      	b.n	8010ba2 <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	699a      	ldr	r2, [r3, #24]
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	f042 0208 	orr.w	r2, r2, #8
 8010ba0:	619a      	str	r2, [r3, #24]
}
 8010ba2:	bf00      	nop
 8010ba4:	3798      	adds	r7, #152	; 0x98
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}
 8010baa:	bf00      	nop
 8010bac:	effffffe 	.word	0xeffffffe
 8010bb0:	080105fb 	.word	0x080105fb

08010bb4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010bb4:	b580      	push	{r7, lr}
 8010bb6:	b0a8      	sub	sp, #160	; 0xa0
 8010bb8:	af00      	add	r7, sp, #0
 8010bba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010bc2:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	69db      	ldr	r3, [r3, #28]
 8010bcc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	681b      	ldr	r3, [r3, #0]
 8010bde:	689b      	ldr	r3, [r3, #8]
 8010be0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010bea:	2b22      	cmp	r3, #34	; 0x22
 8010bec:	f040 8151 	bne.w	8010e92 <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010bf6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010bfa:	e0f8      	b.n	8010dee <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c02:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010c0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8010c0e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8010c12:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8010c16:	4013      	ands	r3, r2
 8010c18:	b29a      	uxth	r2, r3
 8010c1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010c1e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010c24:	1c9a      	adds	r2, r3, #2
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010c30:	b29b      	uxth	r3, r3
 8010c32:	3b01      	subs	r3, #1
 8010c34:	b29a      	uxth	r2, r3
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	69db      	ldr	r3, [r3, #28]
 8010c42:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010c46:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010c4a:	f003 0307 	and.w	r3, r3, #7
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d053      	beq.n	8010cfa <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010c52:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010c56:	f003 0301 	and.w	r3, r3, #1
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d011      	beq.n	8010c82 <UART_RxISR_16BIT_FIFOEN+0xce>
 8010c5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d00b      	beq.n	8010c82 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	2201      	movs	r2, #1
 8010c70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010c78:	f043 0201 	orr.w	r2, r3, #1
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010c82:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010c86:	f003 0302 	and.w	r3, r3, #2
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d011      	beq.n	8010cb2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8010c8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8010c92:	f003 0301 	and.w	r3, r3, #1
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	d00b      	beq.n	8010cb2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	2202      	movs	r2, #2
 8010ca0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010ca8:	f043 0204 	orr.w	r2, r3, #4
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010cb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010cb6:	f003 0304 	and.w	r3, r3, #4
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d011      	beq.n	8010ce2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8010cbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8010cc2:	f003 0301 	and.w	r3, r3, #1
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d00b      	beq.n	8010ce2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	2204      	movs	r2, #4
 8010cd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010cd8:	f043 0202 	orr.w	r2, r3, #2
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d006      	beq.n	8010cfa <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010cec:	6878      	ldr	r0, [r7, #4]
 8010cee:	f7fe fa7b 	bl	800f1e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010d00:	b29b      	uxth	r3, r3
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d173      	bne.n	8010dee <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d0c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010d0e:	e853 3f00 	ldrex	r3, [r3]
 8010d12:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8010d14:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010d16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010d1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	461a      	mov	r2, r3
 8010d24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010d28:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010d2a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d2c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010d2e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8010d30:	e841 2300 	strex	r3, r2, [r1]
 8010d34:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8010d36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d1e4      	bne.n	8010d06 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	3308      	adds	r3, #8
 8010d42:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010d46:	e853 3f00 	ldrex	r3, [r3]
 8010d4a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8010d4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010d4e:	4b57      	ldr	r3, [pc, #348]	; (8010eac <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 8010d50:	4013      	ands	r3, r2
 8010d52:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	3308      	adds	r3, #8
 8010d5c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8010d60:	65ba      	str	r2, [r7, #88]	; 0x58
 8010d62:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010d66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010d68:	e841 2300 	strex	r3, r2, [r1]
 8010d6c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8010d6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d1e3      	bne.n	8010d3c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	2220      	movs	r2, #32
 8010d78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	2200      	movs	r2, #0
 8010d80:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d86:	2b01      	cmp	r3, #1
 8010d88:	d12e      	bne.n	8010de8 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d98:	e853 3f00 	ldrex	r3, [r3]
 8010d9c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010da0:	f023 0310 	bic.w	r3, r3, #16
 8010da4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	461a      	mov	r2, r3
 8010dac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010dae:	647b      	str	r3, [r7, #68]	; 0x44
 8010db0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010db2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010db4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010db6:	e841 2300 	strex	r3, r2, [r1]
 8010dba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d1e6      	bne.n	8010d90 <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	69db      	ldr	r3, [r3, #28]
 8010dc8:	f003 0310 	and.w	r3, r3, #16
 8010dcc:	2b10      	cmp	r3, #16
 8010dce:	d103      	bne.n	8010dd8 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	2210      	movs	r2, #16
 8010dd6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010dde:	4619      	mov	r1, r3
 8010de0:	6878      	ldr	r0, [r7, #4]
 8010de2:	f7fe fa0b 	bl	800f1fc <HAL_UARTEx_RxEventCallback>
 8010de6:	e002      	b.n	8010dee <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8010de8:	6878      	ldr	r0, [r7, #4]
 8010dea:	f7f0 ffef 	bl	8001dcc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010dee:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d006      	beq.n	8010e04 <UART_RxISR_16BIT_FIFOEN+0x250>
 8010df6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010dfa:	f003 0320 	and.w	r3, r3, #32
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	f47f aefc 	bne.w	8010bfc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010e0a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010e0e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d045      	beq.n	8010ea2 <UART_RxISR_16BIT_FIFOEN+0x2ee>
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010e1c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8010e20:	429a      	cmp	r2, r3
 8010e22:	d23e      	bcs.n	8010ea2 <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	3308      	adds	r3, #8
 8010e2a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e2e:	e853 3f00 	ldrex	r3, [r3]
 8010e32:	623b      	str	r3, [r7, #32]
   return(result);
 8010e34:	6a3b      	ldr	r3, [r7, #32]
 8010e36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010e3a:	677b      	str	r3, [r7, #116]	; 0x74
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	3308      	adds	r3, #8
 8010e42:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8010e44:	633a      	str	r2, [r7, #48]	; 0x30
 8010e46:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e48:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010e4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010e4c:	e841 2300 	strex	r3, r2, [r1]
 8010e50:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d1e5      	bne.n	8010e24 <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	4a15      	ldr	r2, [pc, #84]	; (8010eb0 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8010e5c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e64:	693b      	ldr	r3, [r7, #16]
 8010e66:	e853 3f00 	ldrex	r3, [r3]
 8010e6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	f043 0320 	orr.w	r3, r3, #32
 8010e72:	673b      	str	r3, [r7, #112]	; 0x70
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	461a      	mov	r2, r3
 8010e7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010e7c:	61fb      	str	r3, [r7, #28]
 8010e7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e80:	69b9      	ldr	r1, [r7, #24]
 8010e82:	69fa      	ldr	r2, [r7, #28]
 8010e84:	e841 2300 	strex	r3, r2, [r1]
 8010e88:	617b      	str	r3, [r7, #20]
   return(result);
 8010e8a:	697b      	ldr	r3, [r7, #20]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d1e6      	bne.n	8010e5e <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010e90:	e007      	b.n	8010ea2 <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	699a      	ldr	r2, [r3, #24]
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	f042 0208 	orr.w	r2, r2, #8
 8010ea0:	619a      	str	r2, [r3, #24]
}
 8010ea2:	bf00      	nop
 8010ea4:	37a0      	adds	r7, #160	; 0xa0
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	bd80      	pop	{r7, pc}
 8010eaa:	bf00      	nop
 8010eac:	effffffe 	.word	0xeffffffe
 8010eb0:	0801075b 	.word	0x0801075b

08010eb4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010eb4:	b480      	push	{r7}
 8010eb6:	b083      	sub	sp, #12
 8010eb8:	af00      	add	r7, sp, #0
 8010eba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010ebc:	bf00      	nop
 8010ebe:	370c      	adds	r7, #12
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec6:	4770      	bx	lr

08010ec8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010ec8:	b480      	push	{r7}
 8010eca:	b083      	sub	sp, #12
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010ed0:	bf00      	nop
 8010ed2:	370c      	adds	r7, #12
 8010ed4:	46bd      	mov	sp, r7
 8010ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eda:	4770      	bx	lr

08010edc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010edc:	b480      	push	{r7}
 8010ede:	b083      	sub	sp, #12
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010ee4:	bf00      	nop
 8010ee6:	370c      	adds	r7, #12
 8010ee8:	46bd      	mov	sp, r7
 8010eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eee:	4770      	bx	lr

08010ef0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010ef0:	b480      	push	{r7}
 8010ef2:	b085      	sub	sp, #20
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010efe:	2b01      	cmp	r3, #1
 8010f00:	d101      	bne.n	8010f06 <HAL_UARTEx_DisableFifoMode+0x16>
 8010f02:	2302      	movs	r3, #2
 8010f04:	e027      	b.n	8010f56 <HAL_UARTEx_DisableFifoMode+0x66>
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	2201      	movs	r2, #1
 8010f0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	2224      	movs	r2, #36	; 0x24
 8010f12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	681b      	ldr	r3, [r3, #0]
 8010f22:	681a      	ldr	r2, [r3, #0]
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	f022 0201 	bic.w	r2, r2, #1
 8010f2c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8010f34:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	2200      	movs	r2, #0
 8010f3a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	68fa      	ldr	r2, [r7, #12]
 8010f42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	2220      	movs	r2, #32
 8010f48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	2200      	movs	r2, #0
 8010f50:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010f54:	2300      	movs	r3, #0
}
 8010f56:	4618      	mov	r0, r3
 8010f58:	3714      	adds	r7, #20
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f60:	4770      	bx	lr

08010f62 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010f62:	b580      	push	{r7, lr}
 8010f64:	b084      	sub	sp, #16
 8010f66:	af00      	add	r7, sp, #0
 8010f68:	6078      	str	r0, [r7, #4]
 8010f6a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010f72:	2b01      	cmp	r3, #1
 8010f74:	d101      	bne.n	8010f7a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010f76:	2302      	movs	r3, #2
 8010f78:	e02d      	b.n	8010fd6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	2201      	movs	r2, #1
 8010f7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	2224      	movs	r2, #36	; 0x24
 8010f86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	681a      	ldr	r2, [r3, #0]
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	f022 0201 	bic.w	r2, r2, #1
 8010fa0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	689b      	ldr	r3, [r3, #8]
 8010fa8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	683a      	ldr	r2, [r7, #0]
 8010fb2:	430a      	orrs	r2, r1
 8010fb4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010fb6:	6878      	ldr	r0, [r7, #4]
 8010fb8:	f000 f850 	bl	801105c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	68fa      	ldr	r2, [r7, #12]
 8010fc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	2220      	movs	r2, #32
 8010fc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	2200      	movs	r2, #0
 8010fd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010fd4:	2300      	movs	r3, #0
}
 8010fd6:	4618      	mov	r0, r3
 8010fd8:	3710      	adds	r7, #16
 8010fda:	46bd      	mov	sp, r7
 8010fdc:	bd80      	pop	{r7, pc}

08010fde <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010fde:	b580      	push	{r7, lr}
 8010fe0:	b084      	sub	sp, #16
 8010fe2:	af00      	add	r7, sp, #0
 8010fe4:	6078      	str	r0, [r7, #4]
 8010fe6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010fee:	2b01      	cmp	r3, #1
 8010ff0:	d101      	bne.n	8010ff6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010ff2:	2302      	movs	r3, #2
 8010ff4:	e02d      	b.n	8011052 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	2201      	movs	r2, #1
 8010ffa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	2224      	movs	r2, #36	; 0x24
 8011002:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	681a      	ldr	r2, [r3, #0]
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	f022 0201 	bic.w	r2, r2, #1
 801101c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	689b      	ldr	r3, [r3, #8]
 8011024:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	683a      	ldr	r2, [r7, #0]
 801102e:	430a      	orrs	r2, r1
 8011030:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011032:	6878      	ldr	r0, [r7, #4]
 8011034:	f000 f812 	bl	801105c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	68fa      	ldr	r2, [r7, #12]
 801103e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	2220      	movs	r2, #32
 8011044:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	2200      	movs	r2, #0
 801104c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011050:	2300      	movs	r3, #0
}
 8011052:	4618      	mov	r0, r3
 8011054:	3710      	adds	r7, #16
 8011056:	46bd      	mov	sp, r7
 8011058:	bd80      	pop	{r7, pc}
	...

0801105c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801105c:	b480      	push	{r7}
 801105e:	b085      	sub	sp, #20
 8011060:	af00      	add	r7, sp, #0
 8011062:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011068:	2b00      	cmp	r3, #0
 801106a:	d108      	bne.n	801107e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	2201      	movs	r2, #1
 8011070:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	2201      	movs	r2, #1
 8011078:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801107c:	e031      	b.n	80110e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801107e:	2310      	movs	r3, #16
 8011080:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011082:	2310      	movs	r3, #16
 8011084:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	689b      	ldr	r3, [r3, #8]
 801108c:	0e5b      	lsrs	r3, r3, #25
 801108e:	b2db      	uxtb	r3, r3
 8011090:	f003 0307 	and.w	r3, r3, #7
 8011094:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	689b      	ldr	r3, [r3, #8]
 801109c:	0f5b      	lsrs	r3, r3, #29
 801109e:	b2db      	uxtb	r3, r3
 80110a0:	f003 0307 	and.w	r3, r3, #7
 80110a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80110a6:	7bbb      	ldrb	r3, [r7, #14]
 80110a8:	7b3a      	ldrb	r2, [r7, #12]
 80110aa:	4911      	ldr	r1, [pc, #68]	; (80110f0 <UARTEx_SetNbDataToProcess+0x94>)
 80110ac:	5c8a      	ldrb	r2, [r1, r2]
 80110ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80110b2:	7b3a      	ldrb	r2, [r7, #12]
 80110b4:	490f      	ldr	r1, [pc, #60]	; (80110f4 <UARTEx_SetNbDataToProcess+0x98>)
 80110b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80110b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80110bc:	b29a      	uxth	r2, r3
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80110c4:	7bfb      	ldrb	r3, [r7, #15]
 80110c6:	7b7a      	ldrb	r2, [r7, #13]
 80110c8:	4909      	ldr	r1, [pc, #36]	; (80110f0 <UARTEx_SetNbDataToProcess+0x94>)
 80110ca:	5c8a      	ldrb	r2, [r1, r2]
 80110cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80110d0:	7b7a      	ldrb	r2, [r7, #13]
 80110d2:	4908      	ldr	r1, [pc, #32]	; (80110f4 <UARTEx_SetNbDataToProcess+0x98>)
 80110d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80110d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80110da:	b29a      	uxth	r2, r3
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80110e2:	bf00      	nop
 80110e4:	3714      	adds	r7, #20
 80110e6:	46bd      	mov	sp, r7
 80110e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ec:	4770      	bx	lr
 80110ee:	bf00      	nop
 80110f0:	08017f9c 	.word	0x08017f9c
 80110f4:	08017fa4 	.word	0x08017fa4

080110f8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80110f8:	b480      	push	{r7}
 80110fa:	b083      	sub	sp, #12
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	6078      	str	r0, [r7, #4]
 8011100:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8011102:	683b      	ldr	r3, [r7, #0]
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	2b00      	cmp	r3, #0
 8011108:	d121      	bne.n	801114e <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	681a      	ldr	r2, [r3, #0]
 801110e:	4b27      	ldr	r3, [pc, #156]	; (80111ac <FMC_SDRAM_Init+0xb4>)
 8011110:	4013      	ands	r3, r2
 8011112:	683a      	ldr	r2, [r7, #0]
 8011114:	6851      	ldr	r1, [r2, #4]
 8011116:	683a      	ldr	r2, [r7, #0]
 8011118:	6892      	ldr	r2, [r2, #8]
 801111a:	4311      	orrs	r1, r2
 801111c:	683a      	ldr	r2, [r7, #0]
 801111e:	68d2      	ldr	r2, [r2, #12]
 8011120:	4311      	orrs	r1, r2
 8011122:	683a      	ldr	r2, [r7, #0]
 8011124:	6912      	ldr	r2, [r2, #16]
 8011126:	4311      	orrs	r1, r2
 8011128:	683a      	ldr	r2, [r7, #0]
 801112a:	6952      	ldr	r2, [r2, #20]
 801112c:	4311      	orrs	r1, r2
 801112e:	683a      	ldr	r2, [r7, #0]
 8011130:	6992      	ldr	r2, [r2, #24]
 8011132:	4311      	orrs	r1, r2
 8011134:	683a      	ldr	r2, [r7, #0]
 8011136:	69d2      	ldr	r2, [r2, #28]
 8011138:	4311      	orrs	r1, r2
 801113a:	683a      	ldr	r2, [r7, #0]
 801113c:	6a12      	ldr	r2, [r2, #32]
 801113e:	4311      	orrs	r1, r2
 8011140:	683a      	ldr	r2, [r7, #0]
 8011142:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8011144:	430a      	orrs	r2, r1
 8011146:	431a      	orrs	r2, r3
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	601a      	str	r2, [r3, #0]
 801114c:	e026      	b.n	801119c <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8011156:	683b      	ldr	r3, [r7, #0]
 8011158:	69d9      	ldr	r1, [r3, #28]
 801115a:	683b      	ldr	r3, [r7, #0]
 801115c:	6a1b      	ldr	r3, [r3, #32]
 801115e:	4319      	orrs	r1, r3
 8011160:	683b      	ldr	r3, [r7, #0]
 8011162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011164:	430b      	orrs	r3, r1
 8011166:	431a      	orrs	r2, r3
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	685a      	ldr	r2, [r3, #4]
 8011170:	4b0e      	ldr	r3, [pc, #56]	; (80111ac <FMC_SDRAM_Init+0xb4>)
 8011172:	4013      	ands	r3, r2
 8011174:	683a      	ldr	r2, [r7, #0]
 8011176:	6851      	ldr	r1, [r2, #4]
 8011178:	683a      	ldr	r2, [r7, #0]
 801117a:	6892      	ldr	r2, [r2, #8]
 801117c:	4311      	orrs	r1, r2
 801117e:	683a      	ldr	r2, [r7, #0]
 8011180:	68d2      	ldr	r2, [r2, #12]
 8011182:	4311      	orrs	r1, r2
 8011184:	683a      	ldr	r2, [r7, #0]
 8011186:	6912      	ldr	r2, [r2, #16]
 8011188:	4311      	orrs	r1, r2
 801118a:	683a      	ldr	r2, [r7, #0]
 801118c:	6952      	ldr	r2, [r2, #20]
 801118e:	4311      	orrs	r1, r2
 8011190:	683a      	ldr	r2, [r7, #0]
 8011192:	6992      	ldr	r2, [r2, #24]
 8011194:	430a      	orrs	r2, r1
 8011196:	431a      	orrs	r2, r3
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 801119c:	2300      	movs	r3, #0
}
 801119e:	4618      	mov	r0, r3
 80111a0:	370c      	adds	r7, #12
 80111a2:	46bd      	mov	sp, r7
 80111a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a8:	4770      	bx	lr
 80111aa:	bf00      	nop
 80111ac:	ffff8000 	.word	0xffff8000

080111b0 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80111b0:	b480      	push	{r7}
 80111b2:	b085      	sub	sp, #20
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	60f8      	str	r0, [r7, #12]
 80111b8:	60b9      	str	r1, [r7, #8]
 80111ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d128      	bne.n	8011214 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	689b      	ldr	r3, [r3, #8]
 80111c6:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80111ca:	68bb      	ldr	r3, [r7, #8]
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	1e59      	subs	r1, r3, #1
 80111d0:	68bb      	ldr	r3, [r7, #8]
 80111d2:	685b      	ldr	r3, [r3, #4]
 80111d4:	3b01      	subs	r3, #1
 80111d6:	011b      	lsls	r3, r3, #4
 80111d8:	4319      	orrs	r1, r3
 80111da:	68bb      	ldr	r3, [r7, #8]
 80111dc:	689b      	ldr	r3, [r3, #8]
 80111de:	3b01      	subs	r3, #1
 80111e0:	021b      	lsls	r3, r3, #8
 80111e2:	4319      	orrs	r1, r3
 80111e4:	68bb      	ldr	r3, [r7, #8]
 80111e6:	68db      	ldr	r3, [r3, #12]
 80111e8:	3b01      	subs	r3, #1
 80111ea:	031b      	lsls	r3, r3, #12
 80111ec:	4319      	orrs	r1, r3
 80111ee:	68bb      	ldr	r3, [r7, #8]
 80111f0:	691b      	ldr	r3, [r3, #16]
 80111f2:	3b01      	subs	r3, #1
 80111f4:	041b      	lsls	r3, r3, #16
 80111f6:	4319      	orrs	r1, r3
 80111f8:	68bb      	ldr	r3, [r7, #8]
 80111fa:	695b      	ldr	r3, [r3, #20]
 80111fc:	3b01      	subs	r3, #1
 80111fe:	051b      	lsls	r3, r3, #20
 8011200:	4319      	orrs	r1, r3
 8011202:	68bb      	ldr	r3, [r7, #8]
 8011204:	699b      	ldr	r3, [r3, #24]
 8011206:	3b01      	subs	r3, #1
 8011208:	061b      	lsls	r3, r3, #24
 801120a:	430b      	orrs	r3, r1
 801120c:	431a      	orrs	r2, r3
 801120e:	68fb      	ldr	r3, [r7, #12]
 8011210:	609a      	str	r2, [r3, #8]
 8011212:	e02d      	b.n	8011270 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	689a      	ldr	r2, [r3, #8]
 8011218:	4b19      	ldr	r3, [pc, #100]	; (8011280 <FMC_SDRAM_Timing_Init+0xd0>)
 801121a:	4013      	ands	r3, r2
 801121c:	68ba      	ldr	r2, [r7, #8]
 801121e:	68d2      	ldr	r2, [r2, #12]
 8011220:	3a01      	subs	r2, #1
 8011222:	0311      	lsls	r1, r2, #12
 8011224:	68ba      	ldr	r2, [r7, #8]
 8011226:	6952      	ldr	r2, [r2, #20]
 8011228:	3a01      	subs	r2, #1
 801122a:	0512      	lsls	r2, r2, #20
 801122c:	430a      	orrs	r2, r1
 801122e:	431a      	orrs	r2, r3
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	68db      	ldr	r3, [r3, #12]
 8011238:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 801123c:	68bb      	ldr	r3, [r7, #8]
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	1e59      	subs	r1, r3, #1
 8011242:	68bb      	ldr	r3, [r7, #8]
 8011244:	685b      	ldr	r3, [r3, #4]
 8011246:	3b01      	subs	r3, #1
 8011248:	011b      	lsls	r3, r3, #4
 801124a:	4319      	orrs	r1, r3
 801124c:	68bb      	ldr	r3, [r7, #8]
 801124e:	689b      	ldr	r3, [r3, #8]
 8011250:	3b01      	subs	r3, #1
 8011252:	021b      	lsls	r3, r3, #8
 8011254:	4319      	orrs	r1, r3
 8011256:	68bb      	ldr	r3, [r7, #8]
 8011258:	691b      	ldr	r3, [r3, #16]
 801125a:	3b01      	subs	r3, #1
 801125c:	041b      	lsls	r3, r3, #16
 801125e:	4319      	orrs	r1, r3
 8011260:	68bb      	ldr	r3, [r7, #8]
 8011262:	699b      	ldr	r3, [r3, #24]
 8011264:	3b01      	subs	r3, #1
 8011266:	061b      	lsls	r3, r3, #24
 8011268:	430b      	orrs	r3, r1
 801126a:	431a      	orrs	r2, r3
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8011270:	2300      	movs	r3, #0
}
 8011272:	4618      	mov	r0, r3
 8011274:	3714      	adds	r7, #20
 8011276:	46bd      	mov	sp, r7
 8011278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127c:	4770      	bx	lr
 801127e:	bf00      	nop
 8011280:	ff0f0fff 	.word	0xff0f0fff

08011284 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8011284:	b480      	push	{r7}
 8011286:	b085      	sub	sp, #20
 8011288:	af00      	add	r7, sp, #0
 801128a:	60f8      	str	r0, [r7, #12]
 801128c:	60b9      	str	r1, [r7, #8]
 801128e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	691a      	ldr	r2, [r3, #16]
 8011294:	4b0c      	ldr	r3, [pc, #48]	; (80112c8 <FMC_SDRAM_SendCommand+0x44>)
 8011296:	4013      	ands	r3, r2
 8011298:	68ba      	ldr	r2, [r7, #8]
 801129a:	6811      	ldr	r1, [r2, #0]
 801129c:	68ba      	ldr	r2, [r7, #8]
 801129e:	6852      	ldr	r2, [r2, #4]
 80112a0:	4311      	orrs	r1, r2
 80112a2:	68ba      	ldr	r2, [r7, #8]
 80112a4:	6892      	ldr	r2, [r2, #8]
 80112a6:	3a01      	subs	r2, #1
 80112a8:	0152      	lsls	r2, r2, #5
 80112aa:	4311      	orrs	r1, r2
 80112ac:	68ba      	ldr	r2, [r7, #8]
 80112ae:	68d2      	ldr	r2, [r2, #12]
 80112b0:	0252      	lsls	r2, r2, #9
 80112b2:	430a      	orrs	r2, r1
 80112b4:	431a      	orrs	r2, r3
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 80112ba:	2300      	movs	r3, #0
}
 80112bc:	4618      	mov	r0, r3
 80112be:	3714      	adds	r7, #20
 80112c0:	46bd      	mov	sp, r7
 80112c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c6:	4770      	bx	lr
 80112c8:	ffc00000 	.word	0xffc00000

080112cc <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80112cc:	b480      	push	{r7}
 80112ce:	b083      	sub	sp, #12
 80112d0:	af00      	add	r7, sp, #0
 80112d2:	6078      	str	r0, [r7, #4]
 80112d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	695a      	ldr	r2, [r3, #20]
 80112da:	4b07      	ldr	r3, [pc, #28]	; (80112f8 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 80112dc:	4013      	ands	r3, r2
 80112de:	683a      	ldr	r2, [r7, #0]
 80112e0:	0052      	lsls	r2, r2, #1
 80112e2:	431a      	orrs	r2, r3
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80112e8:	2300      	movs	r3, #0
}
 80112ea:	4618      	mov	r0, r3
 80112ec:	370c      	adds	r7, #12
 80112ee:	46bd      	mov	sp, r7
 80112f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112f4:	4770      	bx	lr
 80112f6:	bf00      	nop
 80112f8:	ffffc001 	.word	0xffffc001

080112fc <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80112fc:	b084      	sub	sp, #16
 80112fe:	b480      	push	{r7}
 8011300:	b085      	sub	sp, #20
 8011302:	af00      	add	r7, sp, #0
 8011304:	6078      	str	r0, [r7, #4]
 8011306:	f107 001c 	add.w	r0, r7, #28
 801130a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801130e:	2300      	movs	r3, #0
 8011310:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8011312:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8011314:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8011316:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8011318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 801131a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 801131c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 801131e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8011322:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8011324:	68fa      	ldr	r2, [r7, #12]
 8011326:	4313      	orrs	r3, r2
 8011328:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	685a      	ldr	r2, [r3, #4]
 801132e:	4b07      	ldr	r3, [pc, #28]	; (801134c <SDMMC_Init+0x50>)
 8011330:	4013      	ands	r3, r2
 8011332:	68fa      	ldr	r2, [r7, #12]
 8011334:	431a      	orrs	r2, r3
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801133a:	2300      	movs	r3, #0
}
 801133c:	4618      	mov	r0, r3
 801133e:	3714      	adds	r7, #20
 8011340:	46bd      	mov	sp, r7
 8011342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011346:	b004      	add	sp, #16
 8011348:	4770      	bx	lr
 801134a:	bf00      	nop
 801134c:	ffc02c00 	.word	0xffc02c00

08011350 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8011350:	b480      	push	{r7}
 8011352:	b083      	sub	sp, #12
 8011354:	af00      	add	r7, sp, #0
 8011356:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 801135e:	4618      	mov	r0, r3
 8011360:	370c      	adds	r7, #12
 8011362:	46bd      	mov	sp, r7
 8011364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011368:	4770      	bx	lr

0801136a <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 801136a:	b480      	push	{r7}
 801136c:	b083      	sub	sp, #12
 801136e:	af00      	add	r7, sp, #0
 8011370:	6078      	str	r0, [r7, #4]
 8011372:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8011374:	683b      	ldr	r3, [r7, #0]
 8011376:	681a      	ldr	r2, [r3, #0]
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801137e:	2300      	movs	r3, #0
}
 8011380:	4618      	mov	r0, r3
 8011382:	370c      	adds	r7, #12
 8011384:	46bd      	mov	sp, r7
 8011386:	f85d 7b04 	ldr.w	r7, [sp], #4
 801138a:	4770      	bx	lr

0801138c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 801138c:	b480      	push	{r7}
 801138e:	b083      	sub	sp, #12
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	f043 0203 	orr.w	r2, r3, #3
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80113a0:	2300      	movs	r3, #0
}
 80113a2:	4618      	mov	r0, r3
 80113a4:	370c      	adds	r7, #12
 80113a6:	46bd      	mov	sp, r7
 80113a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ac:	4770      	bx	lr

080113ae <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 80113ae:	b480      	push	{r7}
 80113b0:	b083      	sub	sp, #12
 80113b2:	af00      	add	r7, sp, #0
 80113b4:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	f003 0303 	and.w	r3, r3, #3
}
 80113be:	4618      	mov	r0, r3
 80113c0:	370c      	adds	r7, #12
 80113c2:	46bd      	mov	sp, r7
 80113c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c8:	4770      	bx	lr
	...

080113cc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80113cc:	b480      	push	{r7}
 80113ce:	b085      	sub	sp, #20
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	6078      	str	r0, [r7, #4]
 80113d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80113d6:	2300      	movs	r3, #0
 80113d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80113da:	683b      	ldr	r3, [r7, #0]
 80113dc:	681a      	ldr	r2, [r3, #0]
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80113e2:	683b      	ldr	r3, [r7, #0]
 80113e4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 80113e6:	683b      	ldr	r3, [r7, #0]
 80113e8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80113ea:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 80113ec:	683b      	ldr	r3, [r7, #0]
 80113ee:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 80113f0:	431a      	orrs	r2, r3
                       Command->CPSM);
 80113f2:	683b      	ldr	r3, [r7, #0]
 80113f4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 80113f6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80113f8:	68fa      	ldr	r2, [r7, #12]
 80113fa:	4313      	orrs	r3, r2
 80113fc:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	68da      	ldr	r2, [r3, #12]
 8011402:	4b06      	ldr	r3, [pc, #24]	; (801141c <SDMMC_SendCommand+0x50>)
 8011404:	4013      	ands	r3, r2
 8011406:	68fa      	ldr	r2, [r7, #12]
 8011408:	431a      	orrs	r2, r3
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801140e:	2300      	movs	r3, #0
}
 8011410:	4618      	mov	r0, r3
 8011412:	3714      	adds	r7, #20
 8011414:	46bd      	mov	sp, r7
 8011416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801141a:	4770      	bx	lr
 801141c:	fffee0c0 	.word	0xfffee0c0

08011420 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8011420:	b480      	push	{r7}
 8011422:	b083      	sub	sp, #12
 8011424:	af00      	add	r7, sp, #0
 8011426:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	691b      	ldr	r3, [r3, #16]
 801142c:	b2db      	uxtb	r3, r3
}
 801142e:	4618      	mov	r0, r3
 8011430:	370c      	adds	r7, #12
 8011432:	46bd      	mov	sp, r7
 8011434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011438:	4770      	bx	lr

0801143a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 801143a:	b480      	push	{r7}
 801143c:	b085      	sub	sp, #20
 801143e:	af00      	add	r7, sp, #0
 8011440:	6078      	str	r0, [r7, #4]
 8011442:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	3314      	adds	r3, #20
 8011448:	461a      	mov	r2, r3
 801144a:	683b      	ldr	r3, [r7, #0]
 801144c:	4413      	add	r3, r2
 801144e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	681b      	ldr	r3, [r3, #0]
}
 8011454:	4618      	mov	r0, r3
 8011456:	3714      	adds	r7, #20
 8011458:	46bd      	mov	sp, r7
 801145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801145e:	4770      	bx	lr

08011460 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8011460:	b480      	push	{r7}
 8011462:	b085      	sub	sp, #20
 8011464:	af00      	add	r7, sp, #0
 8011466:	6078      	str	r0, [r7, #4]
 8011468:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801146a:	2300      	movs	r3, #0
 801146c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 801146e:	683b      	ldr	r3, [r7, #0]
 8011470:	681a      	ldr	r2, [r3, #0]
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8011476:	683b      	ldr	r3, [r7, #0]
 8011478:	685a      	ldr	r2, [r3, #4]
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801147e:	683b      	ldr	r3, [r7, #0]
 8011480:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8011482:	683b      	ldr	r3, [r7, #0]
 8011484:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8011486:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8011488:	683b      	ldr	r3, [r7, #0]
 801148a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 801148c:	431a      	orrs	r2, r3
                       Data->DPSM);
 801148e:	683b      	ldr	r3, [r7, #0]
 8011490:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8011492:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8011494:	68fa      	ldr	r2, [r7, #12]
 8011496:	4313      	orrs	r3, r2
 8011498:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801149e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	431a      	orrs	r2, r3
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80114aa:	2300      	movs	r3, #0

}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3714      	adds	r7, #20
 80114b0:	46bd      	mov	sp, r7
 80114b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b6:	4770      	bx	lr

080114b8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b088      	sub	sp, #32
 80114bc:	af00      	add	r7, sp, #0
 80114be:	6078      	str	r0, [r7, #4]
 80114c0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80114c2:	683b      	ldr	r3, [r7, #0]
 80114c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80114c6:	2310      	movs	r3, #16
 80114c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80114ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80114ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80114d0:	2300      	movs	r3, #0
 80114d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80114d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80114d8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80114da:	f107 0308 	add.w	r3, r7, #8
 80114de:	4619      	mov	r1, r3
 80114e0:	6878      	ldr	r0, [r7, #4]
 80114e2:	f7ff ff73 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80114e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80114ea:	2110      	movs	r1, #16
 80114ec:	6878      	ldr	r0, [r7, #4]
 80114ee:	f000 fa5f 	bl	80119b0 <SDMMC_GetCmdResp1>
 80114f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80114f4:	69fb      	ldr	r3, [r7, #28]
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	3720      	adds	r7, #32
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bd80      	pop	{r7, pc}

080114fe <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80114fe:	b580      	push	{r7, lr}
 8011500:	b088      	sub	sp, #32
 8011502:	af00      	add	r7, sp, #0
 8011504:	6078      	str	r0, [r7, #4]
 8011506:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011508:	683b      	ldr	r3, [r7, #0]
 801150a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 801150c:	2311      	movs	r3, #17
 801150e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011510:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011514:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011516:	2300      	movs	r3, #0
 8011518:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801151a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801151e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011520:	f107 0308 	add.w	r3, r7, #8
 8011524:	4619      	mov	r1, r3
 8011526:	6878      	ldr	r0, [r7, #4]
 8011528:	f7ff ff50 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 801152c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011530:	2111      	movs	r1, #17
 8011532:	6878      	ldr	r0, [r7, #4]
 8011534:	f000 fa3c 	bl	80119b0 <SDMMC_GetCmdResp1>
 8011538:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801153a:	69fb      	ldr	r3, [r7, #28]
}
 801153c:	4618      	mov	r0, r3
 801153e:	3720      	adds	r7, #32
 8011540:	46bd      	mov	sp, r7
 8011542:	bd80      	pop	{r7, pc}

08011544 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8011544:	b580      	push	{r7, lr}
 8011546:	b088      	sub	sp, #32
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
 801154c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801154e:	683b      	ldr	r3, [r7, #0]
 8011550:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8011552:	2312      	movs	r3, #18
 8011554:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011556:	f44f 7380 	mov.w	r3, #256	; 0x100
 801155a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801155c:	2300      	movs	r3, #0
 801155e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011564:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011566:	f107 0308 	add.w	r3, r7, #8
 801156a:	4619      	mov	r1, r3
 801156c:	6878      	ldr	r0, [r7, #4]
 801156e:	f7ff ff2d 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011572:	f241 3288 	movw	r2, #5000	; 0x1388
 8011576:	2112      	movs	r1, #18
 8011578:	6878      	ldr	r0, [r7, #4]
 801157a:	f000 fa19 	bl	80119b0 <SDMMC_GetCmdResp1>
 801157e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011580:	69fb      	ldr	r3, [r7, #28]
}
 8011582:	4618      	mov	r0, r3
 8011584:	3720      	adds	r7, #32
 8011586:	46bd      	mov	sp, r7
 8011588:	bd80      	pop	{r7, pc}

0801158a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801158a:	b580      	push	{r7, lr}
 801158c:	b088      	sub	sp, #32
 801158e:	af00      	add	r7, sp, #0
 8011590:	6078      	str	r0, [r7, #4]
 8011592:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8011594:	683b      	ldr	r3, [r7, #0]
 8011596:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8011598:	2318      	movs	r3, #24
 801159a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801159c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80115a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80115a2:	2300      	movs	r3, #0
 80115a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80115a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80115aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80115ac:	f107 0308 	add.w	r3, r7, #8
 80115b0:	4619      	mov	r1, r3
 80115b2:	6878      	ldr	r0, [r7, #4]
 80115b4:	f7ff ff0a 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80115b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80115bc:	2118      	movs	r1, #24
 80115be:	6878      	ldr	r0, [r7, #4]
 80115c0:	f000 f9f6 	bl	80119b0 <SDMMC_GetCmdResp1>
 80115c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80115c6:	69fb      	ldr	r3, [r7, #28]
}
 80115c8:	4618      	mov	r0, r3
 80115ca:	3720      	adds	r7, #32
 80115cc:	46bd      	mov	sp, r7
 80115ce:	bd80      	pop	{r7, pc}

080115d0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80115d0:	b580      	push	{r7, lr}
 80115d2:	b088      	sub	sp, #32
 80115d4:	af00      	add	r7, sp, #0
 80115d6:	6078      	str	r0, [r7, #4]
 80115d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80115da:	683b      	ldr	r3, [r7, #0]
 80115dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80115de:	2319      	movs	r3, #25
 80115e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80115e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80115e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80115e8:	2300      	movs	r3, #0
 80115ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80115ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80115f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80115f2:	f107 0308 	add.w	r3, r7, #8
 80115f6:	4619      	mov	r1, r3
 80115f8:	6878      	ldr	r0, [r7, #4]
 80115fa:	f7ff fee7 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80115fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8011602:	2119      	movs	r1, #25
 8011604:	6878      	ldr	r0, [r7, #4]
 8011606:	f000 f9d3 	bl	80119b0 <SDMMC_GetCmdResp1>
 801160a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801160c:	69fb      	ldr	r3, [r7, #28]
}
 801160e:	4618      	mov	r0, r3
 8011610:	3720      	adds	r7, #32
 8011612:	46bd      	mov	sp, r7
 8011614:	bd80      	pop	{r7, pc}
	...

08011618 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8011618:	b580      	push	{r7, lr}
 801161a:	b088      	sub	sp, #32
 801161c:	af00      	add	r7, sp, #0
 801161e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8011620:	2300      	movs	r3, #0
 8011622:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8011624:	230c      	movs	r3, #12
 8011626:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011628:	f44f 7380 	mov.w	r3, #256	; 0x100
 801162c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801162e:	2300      	movs	r3, #0
 8011630:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011632:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011636:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	68db      	ldr	r3, [r3, #12]
 801163c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	68db      	ldr	r3, [r3, #12]
 8011648:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011650:	f107 0308 	add.w	r3, r7, #8
 8011654:	4619      	mov	r1, r3
 8011656:	6878      	ldr	r0, [r7, #4]
 8011658:	f7ff feb8 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 801165c:	4a0b      	ldr	r2, [pc, #44]	; (801168c <SDMMC_CmdStopTransfer+0x74>)
 801165e:	210c      	movs	r1, #12
 8011660:	6878      	ldr	r0, [r7, #4]
 8011662:	f000 f9a5 	bl	80119b0 <SDMMC_GetCmdResp1>
 8011666:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	68db      	ldr	r3, [r3, #12]
 801166c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8011674:	69fb      	ldr	r3, [r7, #28]
 8011676:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 801167a:	d101      	bne.n	8011680 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 801167c:	2300      	movs	r3, #0
 801167e:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8011680:	69fb      	ldr	r3, [r7, #28]
}
 8011682:	4618      	mov	r0, r3
 8011684:	3720      	adds	r7, #32
 8011686:	46bd      	mov	sp, r7
 8011688:	bd80      	pop	{r7, pc}
 801168a:	bf00      	nop
 801168c:	05f5e100 	.word	0x05f5e100

08011690 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8011690:	b580      	push	{r7, lr}
 8011692:	b088      	sub	sp, #32
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
 8011698:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 801169a:	683b      	ldr	r3, [r7, #0]
 801169c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 801169e:	2307      	movs	r3, #7
 80116a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80116a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80116a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80116a8:	2300      	movs	r3, #0
 80116aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80116ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80116b0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80116b2:	f107 0308 	add.w	r3, r7, #8
 80116b6:	4619      	mov	r1, r3
 80116b8:	6878      	ldr	r0, [r7, #4]
 80116ba:	f7ff fe87 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80116be:	f241 3288 	movw	r2, #5000	; 0x1388
 80116c2:	2107      	movs	r1, #7
 80116c4:	6878      	ldr	r0, [r7, #4]
 80116c6:	f000 f973 	bl	80119b0 <SDMMC_GetCmdResp1>
 80116ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80116cc:	69fb      	ldr	r3, [r7, #28]
}
 80116ce:	4618      	mov	r0, r3
 80116d0:	3720      	adds	r7, #32
 80116d2:	46bd      	mov	sp, r7
 80116d4:	bd80      	pop	{r7, pc}

080116d6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80116d6:	b580      	push	{r7, lr}
 80116d8:	b088      	sub	sp, #32
 80116da:	af00      	add	r7, sp, #0
 80116dc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80116de:	2300      	movs	r3, #0
 80116e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80116e2:	2300      	movs	r3, #0
 80116e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80116e6:	2300      	movs	r3, #0
 80116e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80116ea:	2300      	movs	r3, #0
 80116ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80116ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80116f2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80116f4:	f107 0308 	add.w	r3, r7, #8
 80116f8:	4619      	mov	r1, r3
 80116fa:	6878      	ldr	r0, [r7, #4]
 80116fc:	f7ff fe66 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8011700:	6878      	ldr	r0, [r7, #4]
 8011702:	f000 fb97 	bl	8011e34 <SDMMC_GetCmdError>
 8011706:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011708:	69fb      	ldr	r3, [r7, #28]
}
 801170a:	4618      	mov	r0, r3
 801170c:	3720      	adds	r7, #32
 801170e:	46bd      	mov	sp, r7
 8011710:	bd80      	pop	{r7, pc}

08011712 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8011712:	b580      	push	{r7, lr}
 8011714:	b088      	sub	sp, #32
 8011716:	af00      	add	r7, sp, #0
 8011718:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 801171a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 801171e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8011720:	2308      	movs	r3, #8
 8011722:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011724:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011728:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801172a:	2300      	movs	r3, #0
 801172c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801172e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011732:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011734:	f107 0308 	add.w	r3, r7, #8
 8011738:	4619      	mov	r1, r3
 801173a:	6878      	ldr	r0, [r7, #4]
 801173c:	f7ff fe46 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8011740:	6878      	ldr	r0, [r7, #4]
 8011742:	f000 fb29 	bl	8011d98 <SDMMC_GetCmdResp7>
 8011746:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011748:	69fb      	ldr	r3, [r7, #28]
}
 801174a:	4618      	mov	r0, r3
 801174c:	3720      	adds	r7, #32
 801174e:	46bd      	mov	sp, r7
 8011750:	bd80      	pop	{r7, pc}

08011752 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011752:	b580      	push	{r7, lr}
 8011754:	b088      	sub	sp, #32
 8011756:	af00      	add	r7, sp, #0
 8011758:	6078      	str	r0, [r7, #4]
 801175a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 801175c:	683b      	ldr	r3, [r7, #0]
 801175e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011760:	2337      	movs	r3, #55	; 0x37
 8011762:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011764:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011768:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801176a:	2300      	movs	r3, #0
 801176c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801176e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011772:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011774:	f107 0308 	add.w	r3, r7, #8
 8011778:	4619      	mov	r1, r3
 801177a:	6878      	ldr	r0, [r7, #4]
 801177c:	f7ff fe26 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8011780:	f241 3288 	movw	r2, #5000	; 0x1388
 8011784:	2137      	movs	r1, #55	; 0x37
 8011786:	6878      	ldr	r0, [r7, #4]
 8011788:	f000 f912 	bl	80119b0 <SDMMC_GetCmdResp1>
 801178c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801178e:	69fb      	ldr	r3, [r7, #28]
}
 8011790:	4618      	mov	r0, r3
 8011792:	3720      	adds	r7, #32
 8011794:	46bd      	mov	sp, r7
 8011796:	bd80      	pop	{r7, pc}

08011798 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b088      	sub	sp, #32
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
 80117a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80117a2:	683b      	ldr	r3, [r7, #0]
 80117a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80117a6:	2329      	movs	r3, #41	; 0x29
 80117a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80117aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80117ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80117b0:	2300      	movs	r3, #0
 80117b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80117b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80117b8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80117ba:	f107 0308 	add.w	r3, r7, #8
 80117be:	4619      	mov	r1, r3
 80117c0:	6878      	ldr	r0, [r7, #4]
 80117c2:	f7ff fe03 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80117c6:	6878      	ldr	r0, [r7, #4]
 80117c8:	f000 fa2e 	bl	8011c28 <SDMMC_GetCmdResp3>
 80117cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80117ce:	69fb      	ldr	r3, [r7, #28]
}
 80117d0:	4618      	mov	r0, r3
 80117d2:	3720      	adds	r7, #32
 80117d4:	46bd      	mov	sp, r7
 80117d6:	bd80      	pop	{r7, pc}

080117d8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b088      	sub	sp, #32
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
 80117e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80117e2:	683b      	ldr	r3, [r7, #0]
 80117e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80117e6:	2306      	movs	r3, #6
 80117e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80117ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80117ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80117f0:	2300      	movs	r3, #0
 80117f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80117f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80117f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80117fa:	f107 0308 	add.w	r3, r7, #8
 80117fe:	4619      	mov	r1, r3
 8011800:	6878      	ldr	r0, [r7, #4]
 8011802:	f7ff fde3 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8011806:	f241 3288 	movw	r2, #5000	; 0x1388
 801180a:	2106      	movs	r1, #6
 801180c:	6878      	ldr	r0, [r7, #4]
 801180e:	f000 f8cf 	bl	80119b0 <SDMMC_GetCmdResp1>
 8011812:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011814:	69fb      	ldr	r3, [r7, #28]
}
 8011816:	4618      	mov	r0, r3
 8011818:	3720      	adds	r7, #32
 801181a:	46bd      	mov	sp, r7
 801181c:	bd80      	pop	{r7, pc}

0801181e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 801181e:	b580      	push	{r7, lr}
 8011820:	b088      	sub	sp, #32
 8011822:	af00      	add	r7, sp, #0
 8011824:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8011826:	2300      	movs	r3, #0
 8011828:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 801182a:	2333      	movs	r3, #51	; 0x33
 801182c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801182e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011832:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011834:	2300      	movs	r3, #0
 8011836:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801183c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801183e:	f107 0308 	add.w	r3, r7, #8
 8011842:	4619      	mov	r1, r3
 8011844:	6878      	ldr	r0, [r7, #4]
 8011846:	f7ff fdc1 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 801184a:	f241 3288 	movw	r2, #5000	; 0x1388
 801184e:	2133      	movs	r1, #51	; 0x33
 8011850:	6878      	ldr	r0, [r7, #4]
 8011852:	f000 f8ad 	bl	80119b0 <SDMMC_GetCmdResp1>
 8011856:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011858:	69fb      	ldr	r3, [r7, #28]
}
 801185a:	4618      	mov	r0, r3
 801185c:	3720      	adds	r7, #32
 801185e:	46bd      	mov	sp, r7
 8011860:	bd80      	pop	{r7, pc}

08011862 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8011862:	b580      	push	{r7, lr}
 8011864:	b088      	sub	sp, #32
 8011866:	af00      	add	r7, sp, #0
 8011868:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 801186a:	2300      	movs	r3, #0
 801186c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801186e:	2302      	movs	r3, #2
 8011870:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011872:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011876:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011878:	2300      	movs	r3, #0
 801187a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801187c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011880:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011882:	f107 0308 	add.w	r3, r7, #8
 8011886:	4619      	mov	r1, r3
 8011888:	6878      	ldr	r0, [r7, #4]
 801188a:	f7ff fd9f 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801188e:	6878      	ldr	r0, [r7, #4]
 8011890:	f000 f980 	bl	8011b94 <SDMMC_GetCmdResp2>
 8011894:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011896:	69fb      	ldr	r3, [r7, #28]
}
 8011898:	4618      	mov	r0, r3
 801189a:	3720      	adds	r7, #32
 801189c:	46bd      	mov	sp, r7
 801189e:	bd80      	pop	{r7, pc}

080118a0 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b088      	sub	sp, #32
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	6078      	str	r0, [r7, #4]
 80118a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80118aa:	683b      	ldr	r3, [r7, #0]
 80118ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80118ae:	2309      	movs	r3, #9
 80118b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80118b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80118b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80118b8:	2300      	movs	r3, #0
 80118ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80118bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80118c0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80118c2:	f107 0308 	add.w	r3, r7, #8
 80118c6:	4619      	mov	r1, r3
 80118c8:	6878      	ldr	r0, [r7, #4]
 80118ca:	f7ff fd7f 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80118ce:	6878      	ldr	r0, [r7, #4]
 80118d0:	f000 f960 	bl	8011b94 <SDMMC_GetCmdResp2>
 80118d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80118d6:	69fb      	ldr	r3, [r7, #28]
}
 80118d8:	4618      	mov	r0, r3
 80118da:	3720      	adds	r7, #32
 80118dc:	46bd      	mov	sp, r7
 80118de:	bd80      	pop	{r7, pc}

080118e0 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80118e0:	b580      	push	{r7, lr}
 80118e2:	b088      	sub	sp, #32
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	6078      	str	r0, [r7, #4]
 80118e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80118ea:	2300      	movs	r3, #0
 80118ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80118ee:	2303      	movs	r3, #3
 80118f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80118f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80118f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80118f8:	2300      	movs	r3, #0
 80118fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80118fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011900:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011902:	f107 0308 	add.w	r3, r7, #8
 8011906:	4619      	mov	r1, r3
 8011908:	6878      	ldr	r0, [r7, #4]
 801190a:	f7ff fd5f 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801190e:	683a      	ldr	r2, [r7, #0]
 8011910:	2103      	movs	r1, #3
 8011912:	6878      	ldr	r0, [r7, #4]
 8011914:	f000 f9c8 	bl	8011ca8 <SDMMC_GetCmdResp6>
 8011918:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801191a:	69fb      	ldr	r3, [r7, #28]
}
 801191c:	4618      	mov	r0, r3
 801191e:	3720      	adds	r7, #32
 8011920:	46bd      	mov	sp, r7
 8011922:	bd80      	pop	{r7, pc}

08011924 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b088      	sub	sp, #32
 8011928:	af00      	add	r7, sp, #0
 801192a:	6078      	str	r0, [r7, #4]
 801192c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 801192e:	683b      	ldr	r3, [r7, #0]
 8011930:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011932:	230d      	movs	r3, #13
 8011934:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011936:	f44f 7380 	mov.w	r3, #256	; 0x100
 801193a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801193c:	2300      	movs	r3, #0
 801193e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011940:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011944:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011946:	f107 0308 	add.w	r3, r7, #8
 801194a:	4619      	mov	r1, r3
 801194c:	6878      	ldr	r0, [r7, #4]
 801194e:	f7ff fd3d 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8011952:	f241 3288 	movw	r2, #5000	; 0x1388
 8011956:	210d      	movs	r1, #13
 8011958:	6878      	ldr	r0, [r7, #4]
 801195a:	f000 f829 	bl	80119b0 <SDMMC_GetCmdResp1>
 801195e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011960:	69fb      	ldr	r3, [r7, #28]
}
 8011962:	4618      	mov	r0, r3
 8011964:	3720      	adds	r7, #32
 8011966:	46bd      	mov	sp, r7
 8011968:	bd80      	pop	{r7, pc}

0801196a <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 801196a:	b580      	push	{r7, lr}
 801196c:	b088      	sub	sp, #32
 801196e:	af00      	add	r7, sp, #0
 8011970:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8011972:	2300      	movs	r3, #0
 8011974:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8011976:	230d      	movs	r3, #13
 8011978:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801197a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801197e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011980:	2300      	movs	r3, #0
 8011982:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011984:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011988:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801198a:	f107 0308 	add.w	r3, r7, #8
 801198e:	4619      	mov	r1, r3
 8011990:	6878      	ldr	r0, [r7, #4]
 8011992:	f7ff fd1b 	bl	80113cc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8011996:	f241 3288 	movw	r2, #5000	; 0x1388
 801199a:	210d      	movs	r1, #13
 801199c:	6878      	ldr	r0, [r7, #4]
 801199e:	f000 f807 	bl	80119b0 <SDMMC_GetCmdResp1>
 80119a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80119a4:	69fb      	ldr	r3, [r7, #28]
}
 80119a6:	4618      	mov	r0, r3
 80119a8:	3720      	adds	r7, #32
 80119aa:	46bd      	mov	sp, r7
 80119ac:	bd80      	pop	{r7, pc}
	...

080119b0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b088      	sub	sp, #32
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	60f8      	str	r0, [r7, #12]
 80119b8:	460b      	mov	r3, r1
 80119ba:	607a      	str	r2, [r7, #4]
 80119bc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 80119be:	4b70      	ldr	r3, [pc, #448]	; (8011b80 <SDMMC_GetCmdResp1+0x1d0>)
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	4a70      	ldr	r2, [pc, #448]	; (8011b84 <SDMMC_GetCmdResp1+0x1d4>)
 80119c4:	fba2 2303 	umull	r2, r3, r2, r3
 80119c8:	0a5a      	lsrs	r2, r3, #9
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	fb02 f303 	mul.w	r3, r2, r3
 80119d0:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80119d2:	69fb      	ldr	r3, [r7, #28]
 80119d4:	1e5a      	subs	r2, r3, #1
 80119d6:	61fa      	str	r2, [r7, #28]
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d102      	bne.n	80119e2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80119dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80119e0:	e0c9      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80119e6:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80119e8:	69ba      	ldr	r2, [r7, #24]
 80119ea:	4b67      	ldr	r3, [pc, #412]	; (8011b88 <SDMMC_GetCmdResp1+0x1d8>)
 80119ec:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d0ef      	beq.n	80119d2 <SDMMC_GetCmdResp1+0x22>
 80119f2:	69bb      	ldr	r3, [r7, #24]
 80119f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d1ea      	bne.n	80119d2 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011a00:	f003 0304 	and.w	r3, r3, #4
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d004      	beq.n	8011a12 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	2204      	movs	r2, #4
 8011a0c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011a0e:	2304      	movs	r3, #4
 8011a10:	e0b1      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011a12:	68fb      	ldr	r3, [r7, #12]
 8011a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011a16:	f003 0301 	and.w	r3, r3, #1
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d004      	beq.n	8011a28 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	2201      	movs	r2, #1
 8011a22:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011a24:	2301      	movs	r3, #1
 8011a26:	e0a6      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	4a58      	ldr	r2, [pc, #352]	; (8011b8c <SDMMC_GetCmdResp1+0x1dc>)
 8011a2c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011a2e:	68f8      	ldr	r0, [r7, #12]
 8011a30:	f7ff fcf6 	bl	8011420 <SDMMC_GetCommandResponse>
 8011a34:	4603      	mov	r3, r0
 8011a36:	461a      	mov	r2, r3
 8011a38:	7afb      	ldrb	r3, [r7, #11]
 8011a3a:	4293      	cmp	r3, r2
 8011a3c:	d001      	beq.n	8011a42 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011a3e:	2301      	movs	r3, #1
 8011a40:	e099      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011a42:	2100      	movs	r1, #0
 8011a44:	68f8      	ldr	r0, [r7, #12]
 8011a46:	f7ff fcf8 	bl	801143a <SDMMC_GetResponse>
 8011a4a:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8011a4c:	697a      	ldr	r2, [r7, #20]
 8011a4e:	4b50      	ldr	r3, [pc, #320]	; (8011b90 <SDMMC_GetCmdResp1+0x1e0>)
 8011a50:	4013      	ands	r3, r2
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d101      	bne.n	8011a5a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8011a56:	2300      	movs	r3, #0
 8011a58:	e08d      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8011a5a:	697b      	ldr	r3, [r7, #20]
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	da02      	bge.n	8011a66 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8011a60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011a64:	e087      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8011a66:	697b      	ldr	r3, [r7, #20]
 8011a68:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d001      	beq.n	8011a74 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8011a70:	2340      	movs	r3, #64	; 0x40
 8011a72:	e080      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8011a74:	697b      	ldr	r3, [r7, #20]
 8011a76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d001      	beq.n	8011a82 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8011a7e:	2380      	movs	r3, #128	; 0x80
 8011a80:	e079      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8011a82:	697b      	ldr	r3, [r7, #20]
 8011a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d002      	beq.n	8011a92 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8011a8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011a90:	e071      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8011a92:	697b      	ldr	r3, [r7, #20]
 8011a94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d002      	beq.n	8011aa2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011a9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011aa0:	e069      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8011aa2:	697b      	ldr	r3, [r7, #20]
 8011aa4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d002      	beq.n	8011ab2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011aac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011ab0:	e061      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8011ab2:	697b      	ldr	r3, [r7, #20]
 8011ab4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d002      	beq.n	8011ac2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011abc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011ac0:	e059      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8011ac2:	697b      	ldr	r3, [r7, #20]
 8011ac4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d002      	beq.n	8011ad2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011acc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011ad0:	e051      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8011ad2:	697b      	ldr	r3, [r7, #20]
 8011ad4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d002      	beq.n	8011ae2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011adc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011ae0:	e049      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8011ae2:	697b      	ldr	r3, [r7, #20]
 8011ae4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d002      	beq.n	8011af2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011aec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8011af0:	e041      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8011af2:	697b      	ldr	r3, [r7, #20]
 8011af4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d002      	beq.n	8011b02 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8011afc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011b00:	e039      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8011b02:	697b      	ldr	r3, [r7, #20]
 8011b04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d002      	beq.n	8011b12 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011b0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8011b10:	e031      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8011b12:	697b      	ldr	r3, [r7, #20]
 8011b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d002      	beq.n	8011b22 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8011b1c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011b20:	e029      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8011b22:	697b      	ldr	r3, [r7, #20]
 8011b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d002      	beq.n	8011b32 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8011b2c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011b30:	e021      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8011b32:	697b      	ldr	r3, [r7, #20]
 8011b34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d002      	beq.n	8011b42 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8011b3c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b40:	e019      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8011b42:	697b      	ldr	r3, [r7, #20]
 8011b44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d002      	beq.n	8011b52 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8011b4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011b50:	e011      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8011b52:	697b      	ldr	r3, [r7, #20]
 8011b54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d002      	beq.n	8011b62 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8011b5c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011b60:	e009      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8011b62:	697b      	ldr	r3, [r7, #20]
 8011b64:	f003 0308 	and.w	r3, r3, #8
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d002      	beq.n	8011b72 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8011b6c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8011b70:	e001      	b.n	8011b76 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011b72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8011b76:	4618      	mov	r0, r3
 8011b78:	3720      	adds	r7, #32
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bd80      	pop	{r7, pc}
 8011b7e:	bf00      	nop
 8011b80:	2400000c 	.word	0x2400000c
 8011b84:	10624dd3 	.word	0x10624dd3
 8011b88:	00200045 	.word	0x00200045
 8011b8c:	002000c5 	.word	0x002000c5
 8011b90:	fdffe008 	.word	0xfdffe008

08011b94 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8011b94:	b480      	push	{r7}
 8011b96:	b085      	sub	sp, #20
 8011b98:	af00      	add	r7, sp, #0
 8011b9a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8011b9c:	4b1f      	ldr	r3, [pc, #124]	; (8011c1c <SDMMC_GetCmdResp2+0x88>)
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	4a1f      	ldr	r2, [pc, #124]	; (8011c20 <SDMMC_GetCmdResp2+0x8c>)
 8011ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8011ba6:	0a5b      	lsrs	r3, r3, #9
 8011ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8011bac:	fb02 f303 	mul.w	r3, r2, r3
 8011bb0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	1e5a      	subs	r2, r3, #1
 8011bb6:	60fa      	str	r2, [r7, #12]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d102      	bne.n	8011bc2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011bbc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011bc0:	e026      	b.n	8011c10 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011bc6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011bc8:	68bb      	ldr	r3, [r7, #8]
 8011bca:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d0ef      	beq.n	8011bb2 <SDMMC_GetCmdResp2+0x1e>
 8011bd2:	68bb      	ldr	r3, [r7, #8]
 8011bd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d1ea      	bne.n	8011bb2 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011be0:	f003 0304 	and.w	r3, r3, #4
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d004      	beq.n	8011bf2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	2204      	movs	r2, #4
 8011bec:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011bee:	2304      	movs	r3, #4
 8011bf0:	e00e      	b.n	8011c10 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011bf6:	f003 0301 	and.w	r3, r3, #1
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d004      	beq.n	8011c08 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	2201      	movs	r2, #1
 8011c02:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011c04:	2301      	movs	r3, #1
 8011c06:	e003      	b.n	8011c10 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	4a06      	ldr	r2, [pc, #24]	; (8011c24 <SDMMC_GetCmdResp2+0x90>)
 8011c0c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8011c0e:	2300      	movs	r3, #0
}
 8011c10:	4618      	mov	r0, r3
 8011c12:	3714      	adds	r7, #20
 8011c14:	46bd      	mov	sp, r7
 8011c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c1a:	4770      	bx	lr
 8011c1c:	2400000c 	.word	0x2400000c
 8011c20:	10624dd3 	.word	0x10624dd3
 8011c24:	002000c5 	.word	0x002000c5

08011c28 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8011c28:	b480      	push	{r7}
 8011c2a:	b085      	sub	sp, #20
 8011c2c:	af00      	add	r7, sp, #0
 8011c2e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8011c30:	4b1a      	ldr	r3, [pc, #104]	; (8011c9c <SDMMC_GetCmdResp3+0x74>)
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	4a1a      	ldr	r2, [pc, #104]	; (8011ca0 <SDMMC_GetCmdResp3+0x78>)
 8011c36:	fba2 2303 	umull	r2, r3, r2, r3
 8011c3a:	0a5b      	lsrs	r3, r3, #9
 8011c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011c40:	fb02 f303 	mul.w	r3, r2, r3
 8011c44:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	1e5a      	subs	r2, r3, #1
 8011c4a:	60fa      	str	r2, [r7, #12]
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d102      	bne.n	8011c56 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011c50:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011c54:	e01b      	b.n	8011c8e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011c5a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011c5c:	68bb      	ldr	r3, [r7, #8]
 8011c5e:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	d0ef      	beq.n	8011c46 <SDMMC_GetCmdResp3+0x1e>
 8011c66:	68bb      	ldr	r3, [r7, #8]
 8011c68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d1ea      	bne.n	8011c46 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011c74:	f003 0304 	and.w	r3, r3, #4
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d004      	beq.n	8011c86 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	2204      	movs	r2, #4
 8011c80:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011c82:	2304      	movs	r3, #4
 8011c84:	e003      	b.n	8011c8e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	4a06      	ldr	r2, [pc, #24]	; (8011ca4 <SDMMC_GetCmdResp3+0x7c>)
 8011c8a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8011c8c:	2300      	movs	r3, #0
}
 8011c8e:	4618      	mov	r0, r3
 8011c90:	3714      	adds	r7, #20
 8011c92:	46bd      	mov	sp, r7
 8011c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c98:	4770      	bx	lr
 8011c9a:	bf00      	nop
 8011c9c:	2400000c 	.word	0x2400000c
 8011ca0:	10624dd3 	.word	0x10624dd3
 8011ca4:	002000c5 	.word	0x002000c5

08011ca8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011ca8:	b580      	push	{r7, lr}
 8011caa:	b088      	sub	sp, #32
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	60f8      	str	r0, [r7, #12]
 8011cb0:	460b      	mov	r3, r1
 8011cb2:	607a      	str	r2, [r7, #4]
 8011cb4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8011cb6:	4b35      	ldr	r3, [pc, #212]	; (8011d8c <SDMMC_GetCmdResp6+0xe4>)
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	4a35      	ldr	r2, [pc, #212]	; (8011d90 <SDMMC_GetCmdResp6+0xe8>)
 8011cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8011cc0:	0a5b      	lsrs	r3, r3, #9
 8011cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8011cc6:	fb02 f303 	mul.w	r3, r2, r3
 8011cca:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8011ccc:	69fb      	ldr	r3, [r7, #28]
 8011cce:	1e5a      	subs	r2, r3, #1
 8011cd0:	61fa      	str	r2, [r7, #28]
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d102      	bne.n	8011cdc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011cd6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011cda:	e052      	b.n	8011d82 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011ce0:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011ce2:	69bb      	ldr	r3, [r7, #24]
 8011ce4:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d0ef      	beq.n	8011ccc <SDMMC_GetCmdResp6+0x24>
 8011cec:	69bb      	ldr	r3, [r7, #24]
 8011cee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d1ea      	bne.n	8011ccc <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011cfa:	f003 0304 	and.w	r3, r3, #4
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d004      	beq.n	8011d0c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	2204      	movs	r2, #4
 8011d06:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011d08:	2304      	movs	r3, #4
 8011d0a:	e03a      	b.n	8011d82 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011d10:	f003 0301 	and.w	r3, r3, #1
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d004      	beq.n	8011d22 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	2201      	movs	r2, #1
 8011d1c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011d1e:	2301      	movs	r3, #1
 8011d20:	e02f      	b.n	8011d82 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011d22:	68f8      	ldr	r0, [r7, #12]
 8011d24:	f7ff fb7c 	bl	8011420 <SDMMC_GetCommandResponse>
 8011d28:	4603      	mov	r3, r0
 8011d2a:	461a      	mov	r2, r3
 8011d2c:	7afb      	ldrb	r3, [r7, #11]
 8011d2e:	4293      	cmp	r3, r2
 8011d30:	d001      	beq.n	8011d36 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011d32:	2301      	movs	r3, #1
 8011d34:	e025      	b.n	8011d82 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	4a16      	ldr	r2, [pc, #88]	; (8011d94 <SDMMC_GetCmdResp6+0xec>)
 8011d3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011d3c:	2100      	movs	r1, #0
 8011d3e:	68f8      	ldr	r0, [r7, #12]
 8011d40:	f7ff fb7b 	bl	801143a <SDMMC_GetResponse>
 8011d44:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8011d46:	697b      	ldr	r3, [r7, #20]
 8011d48:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d106      	bne.n	8011d5e <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8011d50:	697b      	ldr	r3, [r7, #20]
 8011d52:	0c1b      	lsrs	r3, r3, #16
 8011d54:	b29a      	uxth	r2, r3
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8011d5a:	2300      	movs	r3, #0
 8011d5c:	e011      	b.n	8011d82 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8011d5e:	697b      	ldr	r3, [r7, #20]
 8011d60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d002      	beq.n	8011d6e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011d68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011d6c:	e009      	b.n	8011d82 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8011d6e:	697b      	ldr	r3, [r7, #20]
 8011d70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d002      	beq.n	8011d7e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011d78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011d7c:	e001      	b.n	8011d82 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011d7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8011d82:	4618      	mov	r0, r3
 8011d84:	3720      	adds	r7, #32
 8011d86:	46bd      	mov	sp, r7
 8011d88:	bd80      	pop	{r7, pc}
 8011d8a:	bf00      	nop
 8011d8c:	2400000c 	.word	0x2400000c
 8011d90:	10624dd3 	.word	0x10624dd3
 8011d94:	002000c5 	.word	0x002000c5

08011d98 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8011d98:	b480      	push	{r7}
 8011d9a:	b085      	sub	sp, #20
 8011d9c:	af00      	add	r7, sp, #0
 8011d9e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8011da0:	4b22      	ldr	r3, [pc, #136]	; (8011e2c <SDMMC_GetCmdResp7+0x94>)
 8011da2:	681b      	ldr	r3, [r3, #0]
 8011da4:	4a22      	ldr	r2, [pc, #136]	; (8011e30 <SDMMC_GetCmdResp7+0x98>)
 8011da6:	fba2 2303 	umull	r2, r3, r2, r3
 8011daa:	0a5b      	lsrs	r3, r3, #9
 8011dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8011db0:	fb02 f303 	mul.w	r3, r2, r3
 8011db4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	1e5a      	subs	r2, r3, #1
 8011dba:	60fa      	str	r2, [r7, #12]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d102      	bne.n	8011dc6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011dc0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011dc4:	e02c      	b.n	8011e20 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011dca:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011dcc:	68bb      	ldr	r3, [r7, #8]
 8011dce:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d0ef      	beq.n	8011db6 <SDMMC_GetCmdResp7+0x1e>
 8011dd6:	68bb      	ldr	r3, [r7, #8]
 8011dd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d1ea      	bne.n	8011db6 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011de4:	f003 0304 	and.w	r3, r3, #4
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d004      	beq.n	8011df6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	2204      	movs	r2, #4
 8011df0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011df2:	2304      	movs	r3, #4
 8011df4:	e014      	b.n	8011e20 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011dfa:	f003 0301 	and.w	r3, r3, #1
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d004      	beq.n	8011e0c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	2201      	movs	r2, #1
 8011e06:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011e08:	2301      	movs	r3, #1
 8011e0a:	e009      	b.n	8011e20 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d002      	beq.n	8011e1e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	2240      	movs	r2, #64	; 0x40
 8011e1c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8011e1e:	2300      	movs	r3, #0

}
 8011e20:	4618      	mov	r0, r3
 8011e22:	3714      	adds	r7, #20
 8011e24:	46bd      	mov	sp, r7
 8011e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e2a:	4770      	bx	lr
 8011e2c:	2400000c 	.word	0x2400000c
 8011e30:	10624dd3 	.word	0x10624dd3

08011e34 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8011e34:	b480      	push	{r7}
 8011e36:	b085      	sub	sp, #20
 8011e38:	af00      	add	r7, sp, #0
 8011e3a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8011e3c:	4b11      	ldr	r3, [pc, #68]	; (8011e84 <SDMMC_GetCmdError+0x50>)
 8011e3e:	681b      	ldr	r3, [r3, #0]
 8011e40:	4a11      	ldr	r2, [pc, #68]	; (8011e88 <SDMMC_GetCmdError+0x54>)
 8011e42:	fba2 2303 	umull	r2, r3, r2, r3
 8011e46:	0a5b      	lsrs	r3, r3, #9
 8011e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8011e4c:	fb02 f303 	mul.w	r3, r2, r3
 8011e50:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	1e5a      	subs	r2, r3, #1
 8011e56:	60fa      	str	r2, [r7, #12]
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d102      	bne.n	8011e62 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011e5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011e60:	e009      	b.n	8011e76 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d0f1      	beq.n	8011e52 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	4a06      	ldr	r2, [pc, #24]	; (8011e8c <SDMMC_GetCmdError+0x58>)
 8011e72:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8011e74:	2300      	movs	r3, #0
}
 8011e76:	4618      	mov	r0, r3
 8011e78:	3714      	adds	r7, #20
 8011e7a:	46bd      	mov	sp, r7
 8011e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e80:	4770      	bx	lr
 8011e82:	bf00      	nop
 8011e84:	2400000c 	.word	0x2400000c
 8011e88:	10624dd3 	.word	0x10624dd3
 8011e8c:	002000c5 	.word	0x002000c5

08011e90 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8011e90:	b580      	push	{r7, lr}
 8011e92:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8011e94:	4904      	ldr	r1, [pc, #16]	; (8011ea8 <MX_FATFS_Init+0x18>)
 8011e96:	4805      	ldr	r0, [pc, #20]	; (8011eac <MX_FATFS_Init+0x1c>)
 8011e98:	f002 fd56 	bl	8014948 <FATFS_LinkDriver>
 8011e9c:	4603      	mov	r3, r0
 8011e9e:	461a      	mov	r2, r3
 8011ea0:	4b03      	ldr	r3, [pc, #12]	; (8011eb0 <MX_FATFS_Init+0x20>)
 8011ea2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8011ea4:	bf00      	nop
 8011ea6:	bd80      	pop	{r7, pc}
 8011ea8:	24008984 	.word	0x24008984
 8011eac:	08017fac 	.word	0x08017fac
 8011eb0:	24008980 	.word	0x24008980

08011eb4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8011eb4:	b480      	push	{r7}
 8011eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011eb8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011eba:	4618      	mov	r0, r3
 8011ebc:	46bd      	mov	sp, r7
 8011ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec2:	4770      	bx	lr

08011ec4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b082      	sub	sp, #8
 8011ec8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8011eca:	2300      	movs	r3, #0
 8011ecc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8011ece:	f000 f885 	bl	8011fdc <BSP_SD_IsDetected>
 8011ed2:	4603      	mov	r3, r0
 8011ed4:	2b01      	cmp	r3, #1
 8011ed6:	d001      	beq.n	8011edc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8011ed8:	2302      	movs	r3, #2
 8011eda:	e012      	b.n	8011f02 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8011edc:	480b      	ldr	r0, [pc, #44]	; (8011f0c <BSP_SD_Init+0x48>)
 8011ede:	f7f8 fa21 	bl	800a324 <HAL_SD_Init>
 8011ee2:	4603      	mov	r3, r0
 8011ee4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8011ee6:	79fb      	ldrb	r3, [r7, #7]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d109      	bne.n	8011f00 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8011eec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8011ef0:	4806      	ldr	r0, [pc, #24]	; (8011f0c <BSP_SD_Init+0x48>)
 8011ef2:	f7f9 f8d1 	bl	800b098 <HAL_SD_ConfigWideBusOperation>
 8011ef6:	4603      	mov	r3, r0
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d001      	beq.n	8011f00 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8011efc:	2301      	movs	r3, #1
 8011efe:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8011f00:	79fb      	ldrb	r3, [r7, #7]
}
 8011f02:	4618      	mov	r0, r3
 8011f04:	3708      	adds	r7, #8
 8011f06:	46bd      	mov	sp, r7
 8011f08:	bd80      	pop	{r7, pc}
 8011f0a:	bf00      	nop
 8011f0c:	24008214 	.word	0x24008214

08011f10 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8011f10:	b580      	push	{r7, lr}
 8011f12:	b086      	sub	sp, #24
 8011f14:	af00      	add	r7, sp, #0
 8011f16:	60f8      	str	r0, [r7, #12]
 8011f18:	60b9      	str	r1, [r7, #8]
 8011f1a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8011f1c:	2300      	movs	r3, #0
 8011f1e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	68ba      	ldr	r2, [r7, #8]
 8011f24:	68f9      	ldr	r1, [r7, #12]
 8011f26:	4806      	ldr	r0, [pc, #24]	; (8011f40 <BSP_SD_ReadBlocks_DMA+0x30>)
 8011f28:	f7f8 fb16 	bl	800a558 <HAL_SD_ReadBlocks_DMA>
 8011f2c:	4603      	mov	r3, r0
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d001      	beq.n	8011f36 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8011f32:	2301      	movs	r3, #1
 8011f34:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8011f38:	4618      	mov	r0, r3
 8011f3a:	3718      	adds	r7, #24
 8011f3c:	46bd      	mov	sp, r7
 8011f3e:	bd80      	pop	{r7, pc}
 8011f40:	24008214 	.word	0x24008214

08011f44 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8011f44:	b580      	push	{r7, lr}
 8011f46:	b086      	sub	sp, #24
 8011f48:	af00      	add	r7, sp, #0
 8011f4a:	60f8      	str	r0, [r7, #12]
 8011f4c:	60b9      	str	r1, [r7, #8]
 8011f4e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8011f50:	2300      	movs	r3, #0
 8011f52:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	68ba      	ldr	r2, [r7, #8]
 8011f58:	68f9      	ldr	r1, [r7, #12]
 8011f5a:	4806      	ldr	r0, [pc, #24]	; (8011f74 <BSP_SD_WriteBlocks_DMA+0x30>)
 8011f5c:	f7f8 fba4 	bl	800a6a8 <HAL_SD_WriteBlocks_DMA>
 8011f60:	4603      	mov	r3, r0
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d001      	beq.n	8011f6a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8011f66:	2301      	movs	r3, #1
 8011f68:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8011f6c:	4618      	mov	r0, r3
 8011f6e:	3718      	adds	r7, #24
 8011f70:	46bd      	mov	sp, r7
 8011f72:	bd80      	pop	{r7, pc}
 8011f74:	24008214 	.word	0x24008214

08011f78 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8011f78:	b580      	push	{r7, lr}
 8011f7a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8011f7c:	4805      	ldr	r0, [pc, #20]	; (8011f94 <BSP_SD_GetCardState+0x1c>)
 8011f7e:	f7f9 f99d 	bl	800b2bc <HAL_SD_GetCardState>
 8011f82:	4603      	mov	r3, r0
 8011f84:	2b04      	cmp	r3, #4
 8011f86:	bf14      	ite	ne
 8011f88:	2301      	movne	r3, #1
 8011f8a:	2300      	moveq	r3, #0
 8011f8c:	b2db      	uxtb	r3, r3
}
 8011f8e:	4618      	mov	r0, r3
 8011f90:	bd80      	pop	{r7, pc}
 8011f92:	bf00      	nop
 8011f94:	24008214 	.word	0x24008214

08011f98 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8011f98:	b580      	push	{r7, lr}
 8011f9a:	b082      	sub	sp, #8
 8011f9c:	af00      	add	r7, sp, #0
 8011f9e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8011fa0:	6879      	ldr	r1, [r7, #4]
 8011fa2:	4803      	ldr	r0, [pc, #12]	; (8011fb0 <BSP_SD_GetCardInfo+0x18>)
 8011fa4:	f7f9 f84c 	bl	800b040 <HAL_SD_GetCardInfo>
}
 8011fa8:	bf00      	nop
 8011faa:	3708      	adds	r7, #8
 8011fac:	46bd      	mov	sp, r7
 8011fae:	bd80      	pop	{r7, pc}
 8011fb0:	24008214 	.word	0x24008214

08011fb4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b082      	sub	sp, #8
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8011fbc:	f000 f984 	bl	80122c8 <BSP_SD_WriteCpltCallback>
}
 8011fc0:	bf00      	nop
 8011fc2:	3708      	adds	r7, #8
 8011fc4:	46bd      	mov	sp, r7
 8011fc6:	bd80      	pop	{r7, pc}

08011fc8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8011fc8:	b580      	push	{r7, lr}
 8011fca:	b082      	sub	sp, #8
 8011fcc:	af00      	add	r7, sp, #0
 8011fce:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8011fd0:	f000 f986 	bl	80122e0 <BSP_SD_ReadCpltCallback>
}
 8011fd4:	bf00      	nop
 8011fd6:	3708      	adds	r7, #8
 8011fd8:	46bd      	mov	sp, r7
 8011fda:	bd80      	pop	{r7, pc}

08011fdc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8011fdc:	b480      	push	{r7}
 8011fde:	b083      	sub	sp, #12
 8011fe0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8011fe2:	2301      	movs	r3, #1
 8011fe4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8011fe6:	79fb      	ldrb	r3, [r7, #7]
 8011fe8:	b2db      	uxtb	r3, r3
}
 8011fea:	4618      	mov	r0, r3
 8011fec:	370c      	adds	r7, #12
 8011fee:	46bd      	mov	sp, r7
 8011ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff4:	4770      	bx	lr

08011ff6 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8011ff6:	b580      	push	{r7, lr}
 8011ff8:	b084      	sub	sp, #16
 8011ffa:	af00      	add	r7, sp, #0
 8011ffc:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8011ffe:	f7f1 febb 	bl	8003d78 <HAL_GetTick>
 8012002:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8012004:	e006      	b.n	8012014 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012006:	f7ff ffb7 	bl	8011f78 <BSP_SD_GetCardState>
 801200a:	4603      	mov	r3, r0
 801200c:	2b00      	cmp	r3, #0
 801200e:	d101      	bne.n	8012014 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8012010:	2300      	movs	r3, #0
 8012012:	e009      	b.n	8012028 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8012014:	f7f1 feb0 	bl	8003d78 <HAL_GetTick>
 8012018:	4602      	mov	r2, r0
 801201a:	68fb      	ldr	r3, [r7, #12]
 801201c:	1ad3      	subs	r3, r2, r3
 801201e:	687a      	ldr	r2, [r7, #4]
 8012020:	429a      	cmp	r2, r3
 8012022:	d8f0      	bhi.n	8012006 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8012024:	f04f 33ff 	mov.w	r3, #4294967295
}
 8012028:	4618      	mov	r0, r3
 801202a:	3710      	adds	r7, #16
 801202c:	46bd      	mov	sp, r7
 801202e:	bd80      	pop	{r7, pc}

08012030 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8012030:	b580      	push	{r7, lr}
 8012032:	b082      	sub	sp, #8
 8012034:	af00      	add	r7, sp, #0
 8012036:	4603      	mov	r3, r0
 8012038:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801203a:	4b0b      	ldr	r3, [pc, #44]	; (8012068 <SD_CheckStatus+0x38>)
 801203c:	2201      	movs	r2, #1
 801203e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8012040:	f7ff ff9a 	bl	8011f78 <BSP_SD_GetCardState>
 8012044:	4603      	mov	r3, r0
 8012046:	2b00      	cmp	r3, #0
 8012048:	d107      	bne.n	801205a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 801204a:	4b07      	ldr	r3, [pc, #28]	; (8012068 <SD_CheckStatus+0x38>)
 801204c:	781b      	ldrb	r3, [r3, #0]
 801204e:	b2db      	uxtb	r3, r3
 8012050:	f023 0301 	bic.w	r3, r3, #1
 8012054:	b2da      	uxtb	r2, r3
 8012056:	4b04      	ldr	r3, [pc, #16]	; (8012068 <SD_CheckStatus+0x38>)
 8012058:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 801205a:	4b03      	ldr	r3, [pc, #12]	; (8012068 <SD_CheckStatus+0x38>)
 801205c:	781b      	ldrb	r3, [r3, #0]
 801205e:	b2db      	uxtb	r3, r3
}
 8012060:	4618      	mov	r0, r3
 8012062:	3708      	adds	r7, #8
 8012064:	46bd      	mov	sp, r7
 8012066:	bd80      	pop	{r7, pc}
 8012068:	24000019 	.word	0x24000019

0801206c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 801206c:	b580      	push	{r7, lr}
 801206e:	b082      	sub	sp, #8
 8012070:	af00      	add	r7, sp, #0
 8012072:	4603      	mov	r3, r0
 8012074:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8012076:	f7ff ff25 	bl	8011ec4 <BSP_SD_Init>
 801207a:	4603      	mov	r3, r0
 801207c:	2b00      	cmp	r3, #0
 801207e:	d107      	bne.n	8012090 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8012080:	79fb      	ldrb	r3, [r7, #7]
 8012082:	4618      	mov	r0, r3
 8012084:	f7ff ffd4 	bl	8012030 <SD_CheckStatus>
 8012088:	4603      	mov	r3, r0
 801208a:	461a      	mov	r2, r3
 801208c:	4b04      	ldr	r3, [pc, #16]	; (80120a0 <SD_initialize+0x34>)
 801208e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8012090:	4b03      	ldr	r3, [pc, #12]	; (80120a0 <SD_initialize+0x34>)
 8012092:	781b      	ldrb	r3, [r3, #0]
 8012094:	b2db      	uxtb	r3, r3
}
 8012096:	4618      	mov	r0, r3
 8012098:	3708      	adds	r7, #8
 801209a:	46bd      	mov	sp, r7
 801209c:	bd80      	pop	{r7, pc}
 801209e:	bf00      	nop
 80120a0:	24000019 	.word	0x24000019

080120a4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80120a4:	b580      	push	{r7, lr}
 80120a6:	b082      	sub	sp, #8
 80120a8:	af00      	add	r7, sp, #0
 80120aa:	4603      	mov	r3, r0
 80120ac:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80120ae:	79fb      	ldrb	r3, [r7, #7]
 80120b0:	4618      	mov	r0, r3
 80120b2:	f7ff ffbd 	bl	8012030 <SD_CheckStatus>
 80120b6:	4603      	mov	r3, r0
}
 80120b8:	4618      	mov	r0, r3
 80120ba:	3708      	adds	r7, #8
 80120bc:	46bd      	mov	sp, r7
 80120be:	bd80      	pop	{r7, pc}

080120c0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80120c0:	b580      	push	{r7, lr}
 80120c2:	b086      	sub	sp, #24
 80120c4:	af00      	add	r7, sp, #0
 80120c6:	60b9      	str	r1, [r7, #8]
 80120c8:	607a      	str	r2, [r7, #4]
 80120ca:	603b      	str	r3, [r7, #0]
 80120cc:	4603      	mov	r3, r0
 80120ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80120d0:	2301      	movs	r3, #1
 80120d2:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80120d4:	f247 5030 	movw	r0, #30000	; 0x7530
 80120d8:	f7ff ff8d 	bl	8011ff6 <SD_CheckStatusWithTimeout>
 80120dc:	4603      	mov	r3, r0
 80120de:	2b00      	cmp	r3, #0
 80120e0:	da01      	bge.n	80120e6 <SD_read+0x26>
  {
    return res;
 80120e2:	7dfb      	ldrb	r3, [r7, #23]
 80120e4:	e03b      	b.n	801215e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80120e6:	683a      	ldr	r2, [r7, #0]
 80120e8:	6879      	ldr	r1, [r7, #4]
 80120ea:	68b8      	ldr	r0, [r7, #8]
 80120ec:	f7ff ff10 	bl	8011f10 <BSP_SD_ReadBlocks_DMA>
 80120f0:	4603      	mov	r3, r0
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d132      	bne.n	801215c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 80120f6:	4b1c      	ldr	r3, [pc, #112]	; (8012168 <SD_read+0xa8>)
 80120f8:	2200      	movs	r2, #0
 80120fa:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 80120fc:	f7f1 fe3c 	bl	8003d78 <HAL_GetTick>
 8012100:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8012102:	bf00      	nop
 8012104:	4b18      	ldr	r3, [pc, #96]	; (8012168 <SD_read+0xa8>)
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	2b00      	cmp	r3, #0
 801210a:	d108      	bne.n	801211e <SD_read+0x5e>
 801210c:	f7f1 fe34 	bl	8003d78 <HAL_GetTick>
 8012110:	4602      	mov	r2, r0
 8012112:	693b      	ldr	r3, [r7, #16]
 8012114:	1ad3      	subs	r3, r2, r3
 8012116:	f247 522f 	movw	r2, #29999	; 0x752f
 801211a:	4293      	cmp	r3, r2
 801211c:	d9f2      	bls.n	8012104 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 801211e:	4b12      	ldr	r3, [pc, #72]	; (8012168 <SD_read+0xa8>)
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d102      	bne.n	801212c <SD_read+0x6c>
      {
        res = RES_ERROR;
 8012126:	2301      	movs	r3, #1
 8012128:	75fb      	strb	r3, [r7, #23]
 801212a:	e017      	b.n	801215c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 801212c:	4b0e      	ldr	r3, [pc, #56]	; (8012168 <SD_read+0xa8>)
 801212e:	2200      	movs	r2, #0
 8012130:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8012132:	f7f1 fe21 	bl	8003d78 <HAL_GetTick>
 8012136:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8012138:	e007      	b.n	801214a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801213a:	f7ff ff1d 	bl	8011f78 <BSP_SD_GetCardState>
 801213e:	4603      	mov	r3, r0
 8012140:	2b00      	cmp	r3, #0
 8012142:	d102      	bne.n	801214a <SD_read+0x8a>
          {
            res = RES_OK;
 8012144:	2300      	movs	r3, #0
 8012146:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8012148:	e008      	b.n	801215c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801214a:	f7f1 fe15 	bl	8003d78 <HAL_GetTick>
 801214e:	4602      	mov	r2, r0
 8012150:	693b      	ldr	r3, [r7, #16]
 8012152:	1ad3      	subs	r3, r2, r3
 8012154:	f247 522f 	movw	r2, #29999	; 0x752f
 8012158:	4293      	cmp	r3, r2
 801215a:	d9ee      	bls.n	801213a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 801215c:	7dfb      	ldrb	r3, [r7, #23]
}
 801215e:	4618      	mov	r0, r3
 8012160:	3718      	adds	r7, #24
 8012162:	46bd      	mov	sp, r7
 8012164:	bd80      	pop	{r7, pc}
 8012166:	bf00      	nop
 8012168:	24008dec 	.word	0x24008dec

0801216c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b086      	sub	sp, #24
 8012170:	af00      	add	r7, sp, #0
 8012172:	60b9      	str	r1, [r7, #8]
 8012174:	607a      	str	r2, [r7, #4]
 8012176:	603b      	str	r3, [r7, #0]
 8012178:	4603      	mov	r3, r0
 801217a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801217c:	2301      	movs	r3, #1
 801217e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8012180:	4b24      	ldr	r3, [pc, #144]	; (8012214 <SD_write+0xa8>)
 8012182:	2200      	movs	r2, #0
 8012184:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012186:	f247 5030 	movw	r0, #30000	; 0x7530
 801218a:	f7ff ff34 	bl	8011ff6 <SD_CheckStatusWithTimeout>
 801218e:	4603      	mov	r3, r0
 8012190:	2b00      	cmp	r3, #0
 8012192:	da01      	bge.n	8012198 <SD_write+0x2c>
  {
    return res;
 8012194:	7dfb      	ldrb	r3, [r7, #23]
 8012196:	e038      	b.n	801220a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8012198:	683a      	ldr	r2, [r7, #0]
 801219a:	6879      	ldr	r1, [r7, #4]
 801219c:	68b8      	ldr	r0, [r7, #8]
 801219e:	f7ff fed1 	bl	8011f44 <BSP_SD_WriteBlocks_DMA>
 80121a2:	4603      	mov	r3, r0
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d12f      	bne.n	8012208 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80121a8:	f7f1 fde6 	bl	8003d78 <HAL_GetTick>
 80121ac:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80121ae:	bf00      	nop
 80121b0:	4b18      	ldr	r3, [pc, #96]	; (8012214 <SD_write+0xa8>)
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d108      	bne.n	80121ca <SD_write+0x5e>
 80121b8:	f7f1 fdde 	bl	8003d78 <HAL_GetTick>
 80121bc:	4602      	mov	r2, r0
 80121be:	693b      	ldr	r3, [r7, #16]
 80121c0:	1ad3      	subs	r3, r2, r3
 80121c2:	f247 522f 	movw	r2, #29999	; 0x752f
 80121c6:	4293      	cmp	r3, r2
 80121c8:	d9f2      	bls.n	80121b0 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 80121ca:	4b12      	ldr	r3, [pc, #72]	; (8012214 <SD_write+0xa8>)
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d102      	bne.n	80121d8 <SD_write+0x6c>
      {
        res = RES_ERROR;
 80121d2:	2301      	movs	r3, #1
 80121d4:	75fb      	strb	r3, [r7, #23]
 80121d6:	e017      	b.n	8012208 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80121d8:	4b0e      	ldr	r3, [pc, #56]	; (8012214 <SD_write+0xa8>)
 80121da:	2200      	movs	r2, #0
 80121dc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80121de:	f7f1 fdcb 	bl	8003d78 <HAL_GetTick>
 80121e2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80121e4:	e007      	b.n	80121f6 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80121e6:	f7ff fec7 	bl	8011f78 <BSP_SD_GetCardState>
 80121ea:	4603      	mov	r3, r0
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d102      	bne.n	80121f6 <SD_write+0x8a>
          {
            res = RES_OK;
 80121f0:	2300      	movs	r3, #0
 80121f2:	75fb      	strb	r3, [r7, #23]
            break;
 80121f4:	e008      	b.n	8012208 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80121f6:	f7f1 fdbf 	bl	8003d78 <HAL_GetTick>
 80121fa:	4602      	mov	r2, r0
 80121fc:	693b      	ldr	r3, [r7, #16]
 80121fe:	1ad3      	subs	r3, r2, r3
 8012200:	f247 522f 	movw	r2, #29999	; 0x752f
 8012204:	4293      	cmp	r3, r2
 8012206:	d9ee      	bls.n	80121e6 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8012208:	7dfb      	ldrb	r3, [r7, #23]
}
 801220a:	4618      	mov	r0, r3
 801220c:	3718      	adds	r7, #24
 801220e:	46bd      	mov	sp, r7
 8012210:	bd80      	pop	{r7, pc}
 8012212:	bf00      	nop
 8012214:	24008de8 	.word	0x24008de8

08012218 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012218:	b580      	push	{r7, lr}
 801221a:	b08c      	sub	sp, #48	; 0x30
 801221c:	af00      	add	r7, sp, #0
 801221e:	4603      	mov	r3, r0
 8012220:	603a      	str	r2, [r7, #0]
 8012222:	71fb      	strb	r3, [r7, #7]
 8012224:	460b      	mov	r3, r1
 8012226:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012228:	2301      	movs	r3, #1
 801222a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801222e:	4b25      	ldr	r3, [pc, #148]	; (80122c4 <SD_ioctl+0xac>)
 8012230:	781b      	ldrb	r3, [r3, #0]
 8012232:	b2db      	uxtb	r3, r3
 8012234:	f003 0301 	and.w	r3, r3, #1
 8012238:	2b00      	cmp	r3, #0
 801223a:	d001      	beq.n	8012240 <SD_ioctl+0x28>
 801223c:	2303      	movs	r3, #3
 801223e:	e03c      	b.n	80122ba <SD_ioctl+0xa2>

  switch (cmd)
 8012240:	79bb      	ldrb	r3, [r7, #6]
 8012242:	2b03      	cmp	r3, #3
 8012244:	d834      	bhi.n	80122b0 <SD_ioctl+0x98>
 8012246:	a201      	add	r2, pc, #4	; (adr r2, 801224c <SD_ioctl+0x34>)
 8012248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801224c:	0801225d 	.word	0x0801225d
 8012250:	08012265 	.word	0x08012265
 8012254:	0801227d 	.word	0x0801227d
 8012258:	08012297 	.word	0x08012297
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 801225c:	2300      	movs	r3, #0
 801225e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012262:	e028      	b.n	80122b6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012264:	f107 0308 	add.w	r3, r7, #8
 8012268:	4618      	mov	r0, r3
 801226a:	f7ff fe95 	bl	8011f98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801226e:	6a3a      	ldr	r2, [r7, #32]
 8012270:	683b      	ldr	r3, [r7, #0]
 8012272:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012274:	2300      	movs	r3, #0
 8012276:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801227a:	e01c      	b.n	80122b6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801227c:	f107 0308 	add.w	r3, r7, #8
 8012280:	4618      	mov	r0, r3
 8012282:	f7ff fe89 	bl	8011f98 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8012286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012288:	b29a      	uxth	r2, r3
 801228a:	683b      	ldr	r3, [r7, #0]
 801228c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801228e:	2300      	movs	r3, #0
 8012290:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012294:	e00f      	b.n	80122b6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012296:	f107 0308 	add.w	r3, r7, #8
 801229a:	4618      	mov	r0, r3
 801229c:	f7ff fe7c 	bl	8011f98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80122a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122a2:	0a5a      	lsrs	r2, r3, #9
 80122a4:	683b      	ldr	r3, [r7, #0]
 80122a6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80122a8:	2300      	movs	r3, #0
 80122aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80122ae:	e002      	b.n	80122b6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80122b0:	2304      	movs	r3, #4
 80122b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80122b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80122ba:	4618      	mov	r0, r3
 80122bc:	3730      	adds	r7, #48	; 0x30
 80122be:	46bd      	mov	sp, r7
 80122c0:	bd80      	pop	{r7, pc}
 80122c2:	bf00      	nop
 80122c4:	24000019 	.word	0x24000019

080122c8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80122c8:	b480      	push	{r7}
 80122ca:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80122cc:	4b03      	ldr	r3, [pc, #12]	; (80122dc <BSP_SD_WriteCpltCallback+0x14>)
 80122ce:	2201      	movs	r2, #1
 80122d0:	601a      	str	r2, [r3, #0]
}
 80122d2:	bf00      	nop
 80122d4:	46bd      	mov	sp, r7
 80122d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122da:	4770      	bx	lr
 80122dc:	24008de8 	.word	0x24008de8

080122e0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80122e0:	b480      	push	{r7}
 80122e2:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80122e4:	4b03      	ldr	r3, [pc, #12]	; (80122f4 <BSP_SD_ReadCpltCallback+0x14>)
 80122e6:	2201      	movs	r2, #1
 80122e8:	601a      	str	r2, [r3, #0]
}
 80122ea:	bf00      	nop
 80122ec:	46bd      	mov	sp, r7
 80122ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f2:	4770      	bx	lr
 80122f4:	24008dec 	.word	0x24008dec

080122f8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b084      	sub	sp, #16
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	4603      	mov	r3, r0
 8012300:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012302:	79fb      	ldrb	r3, [r7, #7]
 8012304:	4a08      	ldr	r2, [pc, #32]	; (8012328 <disk_status+0x30>)
 8012306:	009b      	lsls	r3, r3, #2
 8012308:	4413      	add	r3, r2
 801230a:	685b      	ldr	r3, [r3, #4]
 801230c:	685b      	ldr	r3, [r3, #4]
 801230e:	79fa      	ldrb	r2, [r7, #7]
 8012310:	4905      	ldr	r1, [pc, #20]	; (8012328 <disk_status+0x30>)
 8012312:	440a      	add	r2, r1
 8012314:	7a12      	ldrb	r2, [r2, #8]
 8012316:	4610      	mov	r0, r2
 8012318:	4798      	blx	r3
 801231a:	4603      	mov	r3, r0
 801231c:	73fb      	strb	r3, [r7, #15]
  return stat;
 801231e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012320:	4618      	mov	r0, r3
 8012322:	3710      	adds	r7, #16
 8012324:	46bd      	mov	sp, r7
 8012326:	bd80      	pop	{r7, pc}
 8012328:	24008e18 	.word	0x24008e18

0801232c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 801232c:	b580      	push	{r7, lr}
 801232e:	b084      	sub	sp, #16
 8012330:	af00      	add	r7, sp, #0
 8012332:	4603      	mov	r3, r0
 8012334:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8012336:	2300      	movs	r3, #0
 8012338:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801233a:	79fb      	ldrb	r3, [r7, #7]
 801233c:	4a0d      	ldr	r2, [pc, #52]	; (8012374 <disk_initialize+0x48>)
 801233e:	5cd3      	ldrb	r3, [r2, r3]
 8012340:	2b00      	cmp	r3, #0
 8012342:	d111      	bne.n	8012368 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012344:	79fb      	ldrb	r3, [r7, #7]
 8012346:	4a0b      	ldr	r2, [pc, #44]	; (8012374 <disk_initialize+0x48>)
 8012348:	2101      	movs	r1, #1
 801234a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 801234c:	79fb      	ldrb	r3, [r7, #7]
 801234e:	4a09      	ldr	r2, [pc, #36]	; (8012374 <disk_initialize+0x48>)
 8012350:	009b      	lsls	r3, r3, #2
 8012352:	4413      	add	r3, r2
 8012354:	685b      	ldr	r3, [r3, #4]
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	79fa      	ldrb	r2, [r7, #7]
 801235a:	4906      	ldr	r1, [pc, #24]	; (8012374 <disk_initialize+0x48>)
 801235c:	440a      	add	r2, r1
 801235e:	7a12      	ldrb	r2, [r2, #8]
 8012360:	4610      	mov	r0, r2
 8012362:	4798      	blx	r3
 8012364:	4603      	mov	r3, r0
 8012366:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8012368:	7bfb      	ldrb	r3, [r7, #15]
}
 801236a:	4618      	mov	r0, r3
 801236c:	3710      	adds	r7, #16
 801236e:	46bd      	mov	sp, r7
 8012370:	bd80      	pop	{r7, pc}
 8012372:	bf00      	nop
 8012374:	24008e18 	.word	0x24008e18

08012378 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8012378:	b590      	push	{r4, r7, lr}
 801237a:	b087      	sub	sp, #28
 801237c:	af00      	add	r7, sp, #0
 801237e:	60b9      	str	r1, [r7, #8]
 8012380:	607a      	str	r2, [r7, #4]
 8012382:	603b      	str	r3, [r7, #0]
 8012384:	4603      	mov	r3, r0
 8012386:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8012388:	7bfb      	ldrb	r3, [r7, #15]
 801238a:	4a0a      	ldr	r2, [pc, #40]	; (80123b4 <disk_read+0x3c>)
 801238c:	009b      	lsls	r3, r3, #2
 801238e:	4413      	add	r3, r2
 8012390:	685b      	ldr	r3, [r3, #4]
 8012392:	689c      	ldr	r4, [r3, #8]
 8012394:	7bfb      	ldrb	r3, [r7, #15]
 8012396:	4a07      	ldr	r2, [pc, #28]	; (80123b4 <disk_read+0x3c>)
 8012398:	4413      	add	r3, r2
 801239a:	7a18      	ldrb	r0, [r3, #8]
 801239c:	683b      	ldr	r3, [r7, #0]
 801239e:	687a      	ldr	r2, [r7, #4]
 80123a0:	68b9      	ldr	r1, [r7, #8]
 80123a2:	47a0      	blx	r4
 80123a4:	4603      	mov	r3, r0
 80123a6:	75fb      	strb	r3, [r7, #23]
  return res;
 80123a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80123aa:	4618      	mov	r0, r3
 80123ac:	371c      	adds	r7, #28
 80123ae:	46bd      	mov	sp, r7
 80123b0:	bd90      	pop	{r4, r7, pc}
 80123b2:	bf00      	nop
 80123b4:	24008e18 	.word	0x24008e18

080123b8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80123b8:	b590      	push	{r4, r7, lr}
 80123ba:	b087      	sub	sp, #28
 80123bc:	af00      	add	r7, sp, #0
 80123be:	60b9      	str	r1, [r7, #8]
 80123c0:	607a      	str	r2, [r7, #4]
 80123c2:	603b      	str	r3, [r7, #0]
 80123c4:	4603      	mov	r3, r0
 80123c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80123c8:	7bfb      	ldrb	r3, [r7, #15]
 80123ca:	4a0a      	ldr	r2, [pc, #40]	; (80123f4 <disk_write+0x3c>)
 80123cc:	009b      	lsls	r3, r3, #2
 80123ce:	4413      	add	r3, r2
 80123d0:	685b      	ldr	r3, [r3, #4]
 80123d2:	68dc      	ldr	r4, [r3, #12]
 80123d4:	7bfb      	ldrb	r3, [r7, #15]
 80123d6:	4a07      	ldr	r2, [pc, #28]	; (80123f4 <disk_write+0x3c>)
 80123d8:	4413      	add	r3, r2
 80123da:	7a18      	ldrb	r0, [r3, #8]
 80123dc:	683b      	ldr	r3, [r7, #0]
 80123de:	687a      	ldr	r2, [r7, #4]
 80123e0:	68b9      	ldr	r1, [r7, #8]
 80123e2:	47a0      	blx	r4
 80123e4:	4603      	mov	r3, r0
 80123e6:	75fb      	strb	r3, [r7, #23]
  return res;
 80123e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80123ea:	4618      	mov	r0, r3
 80123ec:	371c      	adds	r7, #28
 80123ee:	46bd      	mov	sp, r7
 80123f0:	bd90      	pop	{r4, r7, pc}
 80123f2:	bf00      	nop
 80123f4:	24008e18 	.word	0x24008e18

080123f8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80123f8:	b580      	push	{r7, lr}
 80123fa:	b084      	sub	sp, #16
 80123fc:	af00      	add	r7, sp, #0
 80123fe:	4603      	mov	r3, r0
 8012400:	603a      	str	r2, [r7, #0]
 8012402:	71fb      	strb	r3, [r7, #7]
 8012404:	460b      	mov	r3, r1
 8012406:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012408:	79fb      	ldrb	r3, [r7, #7]
 801240a:	4a09      	ldr	r2, [pc, #36]	; (8012430 <disk_ioctl+0x38>)
 801240c:	009b      	lsls	r3, r3, #2
 801240e:	4413      	add	r3, r2
 8012410:	685b      	ldr	r3, [r3, #4]
 8012412:	691b      	ldr	r3, [r3, #16]
 8012414:	79fa      	ldrb	r2, [r7, #7]
 8012416:	4906      	ldr	r1, [pc, #24]	; (8012430 <disk_ioctl+0x38>)
 8012418:	440a      	add	r2, r1
 801241a:	7a10      	ldrb	r0, [r2, #8]
 801241c:	79b9      	ldrb	r1, [r7, #6]
 801241e:	683a      	ldr	r2, [r7, #0]
 8012420:	4798      	blx	r3
 8012422:	4603      	mov	r3, r0
 8012424:	73fb      	strb	r3, [r7, #15]
  return res;
 8012426:	7bfb      	ldrb	r3, [r7, #15]
}
 8012428:	4618      	mov	r0, r3
 801242a:	3710      	adds	r7, #16
 801242c:	46bd      	mov	sp, r7
 801242e:	bd80      	pop	{r7, pc}
 8012430:	24008e18 	.word	0x24008e18

08012434 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012434:	b480      	push	{r7}
 8012436:	b085      	sub	sp, #20
 8012438:	af00      	add	r7, sp, #0
 801243a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	3301      	adds	r3, #1
 8012440:	781b      	ldrb	r3, [r3, #0]
 8012442:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012444:	89fb      	ldrh	r3, [r7, #14]
 8012446:	021b      	lsls	r3, r3, #8
 8012448:	b21a      	sxth	r2, r3
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	781b      	ldrb	r3, [r3, #0]
 801244e:	b21b      	sxth	r3, r3
 8012450:	4313      	orrs	r3, r2
 8012452:	b21b      	sxth	r3, r3
 8012454:	81fb      	strh	r3, [r7, #14]
	return rv;
 8012456:	89fb      	ldrh	r3, [r7, #14]
}
 8012458:	4618      	mov	r0, r3
 801245a:	3714      	adds	r7, #20
 801245c:	46bd      	mov	sp, r7
 801245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012462:	4770      	bx	lr

08012464 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8012464:	b480      	push	{r7}
 8012466:	b085      	sub	sp, #20
 8012468:	af00      	add	r7, sp, #0
 801246a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	3303      	adds	r3, #3
 8012470:	781b      	ldrb	r3, [r3, #0]
 8012472:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	021b      	lsls	r3, r3, #8
 8012478:	687a      	ldr	r2, [r7, #4]
 801247a:	3202      	adds	r2, #2
 801247c:	7812      	ldrb	r2, [r2, #0]
 801247e:	4313      	orrs	r3, r2
 8012480:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8012482:	68fb      	ldr	r3, [r7, #12]
 8012484:	021b      	lsls	r3, r3, #8
 8012486:	687a      	ldr	r2, [r7, #4]
 8012488:	3201      	adds	r2, #1
 801248a:	7812      	ldrb	r2, [r2, #0]
 801248c:	4313      	orrs	r3, r2
 801248e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	021b      	lsls	r3, r3, #8
 8012494:	687a      	ldr	r2, [r7, #4]
 8012496:	7812      	ldrb	r2, [r2, #0]
 8012498:	4313      	orrs	r3, r2
 801249a:	60fb      	str	r3, [r7, #12]
	return rv;
 801249c:	68fb      	ldr	r3, [r7, #12]
}
 801249e:	4618      	mov	r0, r3
 80124a0:	3714      	adds	r7, #20
 80124a2:	46bd      	mov	sp, r7
 80124a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a8:	4770      	bx	lr

080124aa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80124aa:	b480      	push	{r7}
 80124ac:	b083      	sub	sp, #12
 80124ae:	af00      	add	r7, sp, #0
 80124b0:	6078      	str	r0, [r7, #4]
 80124b2:	460b      	mov	r3, r1
 80124b4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	1c5a      	adds	r2, r3, #1
 80124ba:	607a      	str	r2, [r7, #4]
 80124bc:	887a      	ldrh	r2, [r7, #2]
 80124be:	b2d2      	uxtb	r2, r2
 80124c0:	701a      	strb	r2, [r3, #0]
 80124c2:	887b      	ldrh	r3, [r7, #2]
 80124c4:	0a1b      	lsrs	r3, r3, #8
 80124c6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	1c5a      	adds	r2, r3, #1
 80124cc:	607a      	str	r2, [r7, #4]
 80124ce:	887a      	ldrh	r2, [r7, #2]
 80124d0:	b2d2      	uxtb	r2, r2
 80124d2:	701a      	strb	r2, [r3, #0]
}
 80124d4:	bf00      	nop
 80124d6:	370c      	adds	r7, #12
 80124d8:	46bd      	mov	sp, r7
 80124da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124de:	4770      	bx	lr

080124e0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80124e0:	b480      	push	{r7}
 80124e2:	b083      	sub	sp, #12
 80124e4:	af00      	add	r7, sp, #0
 80124e6:	6078      	str	r0, [r7, #4]
 80124e8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	1c5a      	adds	r2, r3, #1
 80124ee:	607a      	str	r2, [r7, #4]
 80124f0:	683a      	ldr	r2, [r7, #0]
 80124f2:	b2d2      	uxtb	r2, r2
 80124f4:	701a      	strb	r2, [r3, #0]
 80124f6:	683b      	ldr	r3, [r7, #0]
 80124f8:	0a1b      	lsrs	r3, r3, #8
 80124fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	1c5a      	adds	r2, r3, #1
 8012500:	607a      	str	r2, [r7, #4]
 8012502:	683a      	ldr	r2, [r7, #0]
 8012504:	b2d2      	uxtb	r2, r2
 8012506:	701a      	strb	r2, [r3, #0]
 8012508:	683b      	ldr	r3, [r7, #0]
 801250a:	0a1b      	lsrs	r3, r3, #8
 801250c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	1c5a      	adds	r2, r3, #1
 8012512:	607a      	str	r2, [r7, #4]
 8012514:	683a      	ldr	r2, [r7, #0]
 8012516:	b2d2      	uxtb	r2, r2
 8012518:	701a      	strb	r2, [r3, #0]
 801251a:	683b      	ldr	r3, [r7, #0]
 801251c:	0a1b      	lsrs	r3, r3, #8
 801251e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	1c5a      	adds	r2, r3, #1
 8012524:	607a      	str	r2, [r7, #4]
 8012526:	683a      	ldr	r2, [r7, #0]
 8012528:	b2d2      	uxtb	r2, r2
 801252a:	701a      	strb	r2, [r3, #0]
}
 801252c:	bf00      	nop
 801252e:	370c      	adds	r7, #12
 8012530:	46bd      	mov	sp, r7
 8012532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012536:	4770      	bx	lr

08012538 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8012538:	b480      	push	{r7}
 801253a:	b087      	sub	sp, #28
 801253c:	af00      	add	r7, sp, #0
 801253e:	60f8      	str	r0, [r7, #12]
 8012540:	60b9      	str	r1, [r7, #8]
 8012542:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8012548:	68bb      	ldr	r3, [r7, #8]
 801254a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d00d      	beq.n	801256e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8012552:	693a      	ldr	r2, [r7, #16]
 8012554:	1c53      	adds	r3, r2, #1
 8012556:	613b      	str	r3, [r7, #16]
 8012558:	697b      	ldr	r3, [r7, #20]
 801255a:	1c59      	adds	r1, r3, #1
 801255c:	6179      	str	r1, [r7, #20]
 801255e:	7812      	ldrb	r2, [r2, #0]
 8012560:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	3b01      	subs	r3, #1
 8012566:	607b      	str	r3, [r7, #4]
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	2b00      	cmp	r3, #0
 801256c:	d1f1      	bne.n	8012552 <mem_cpy+0x1a>
	}
}
 801256e:	bf00      	nop
 8012570:	371c      	adds	r7, #28
 8012572:	46bd      	mov	sp, r7
 8012574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012578:	4770      	bx	lr

0801257a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801257a:	b480      	push	{r7}
 801257c:	b087      	sub	sp, #28
 801257e:	af00      	add	r7, sp, #0
 8012580:	60f8      	str	r0, [r7, #12]
 8012582:	60b9      	str	r1, [r7, #8]
 8012584:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012586:	68fb      	ldr	r3, [r7, #12]
 8012588:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801258a:	697b      	ldr	r3, [r7, #20]
 801258c:	1c5a      	adds	r2, r3, #1
 801258e:	617a      	str	r2, [r7, #20]
 8012590:	68ba      	ldr	r2, [r7, #8]
 8012592:	b2d2      	uxtb	r2, r2
 8012594:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	3b01      	subs	r3, #1
 801259a:	607b      	str	r3, [r7, #4]
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d1f3      	bne.n	801258a <mem_set+0x10>
}
 80125a2:	bf00      	nop
 80125a4:	bf00      	nop
 80125a6:	371c      	adds	r7, #28
 80125a8:	46bd      	mov	sp, r7
 80125aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ae:	4770      	bx	lr

080125b0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80125b0:	b480      	push	{r7}
 80125b2:	b089      	sub	sp, #36	; 0x24
 80125b4:	af00      	add	r7, sp, #0
 80125b6:	60f8      	str	r0, [r7, #12]
 80125b8:	60b9      	str	r1, [r7, #8]
 80125ba:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80125bc:	68fb      	ldr	r3, [r7, #12]
 80125be:	61fb      	str	r3, [r7, #28]
 80125c0:	68bb      	ldr	r3, [r7, #8]
 80125c2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80125c4:	2300      	movs	r3, #0
 80125c6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80125c8:	69fb      	ldr	r3, [r7, #28]
 80125ca:	1c5a      	adds	r2, r3, #1
 80125cc:	61fa      	str	r2, [r7, #28]
 80125ce:	781b      	ldrb	r3, [r3, #0]
 80125d0:	4619      	mov	r1, r3
 80125d2:	69bb      	ldr	r3, [r7, #24]
 80125d4:	1c5a      	adds	r2, r3, #1
 80125d6:	61ba      	str	r2, [r7, #24]
 80125d8:	781b      	ldrb	r3, [r3, #0]
 80125da:	1acb      	subs	r3, r1, r3
 80125dc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	3b01      	subs	r3, #1
 80125e2:	607b      	str	r3, [r7, #4]
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d002      	beq.n	80125f0 <mem_cmp+0x40>
 80125ea:	697b      	ldr	r3, [r7, #20]
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d0eb      	beq.n	80125c8 <mem_cmp+0x18>

	return r;
 80125f0:	697b      	ldr	r3, [r7, #20]
}
 80125f2:	4618      	mov	r0, r3
 80125f4:	3724      	adds	r7, #36	; 0x24
 80125f6:	46bd      	mov	sp, r7
 80125f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125fc:	4770      	bx	lr

080125fe <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80125fe:	b480      	push	{r7}
 8012600:	b083      	sub	sp, #12
 8012602:	af00      	add	r7, sp, #0
 8012604:	6078      	str	r0, [r7, #4]
 8012606:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8012608:	e002      	b.n	8012610 <chk_chr+0x12>
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	3301      	adds	r3, #1
 801260e:	607b      	str	r3, [r7, #4]
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	781b      	ldrb	r3, [r3, #0]
 8012614:	2b00      	cmp	r3, #0
 8012616:	d005      	beq.n	8012624 <chk_chr+0x26>
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	781b      	ldrb	r3, [r3, #0]
 801261c:	461a      	mov	r2, r3
 801261e:	683b      	ldr	r3, [r7, #0]
 8012620:	4293      	cmp	r3, r2
 8012622:	d1f2      	bne.n	801260a <chk_chr+0xc>
	return *str;
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	781b      	ldrb	r3, [r3, #0]
}
 8012628:	4618      	mov	r0, r3
 801262a:	370c      	adds	r7, #12
 801262c:	46bd      	mov	sp, r7
 801262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012632:	4770      	bx	lr

08012634 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012634:	b480      	push	{r7}
 8012636:	b085      	sub	sp, #20
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
 801263c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801263e:	2300      	movs	r3, #0
 8012640:	60bb      	str	r3, [r7, #8]
 8012642:	68bb      	ldr	r3, [r7, #8]
 8012644:	60fb      	str	r3, [r7, #12]
 8012646:	e029      	b.n	801269c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8012648:	4a27      	ldr	r2, [pc, #156]	; (80126e8 <chk_lock+0xb4>)
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	011b      	lsls	r3, r3, #4
 801264e:	4413      	add	r3, r2
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	2b00      	cmp	r3, #0
 8012654:	d01d      	beq.n	8012692 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012656:	4a24      	ldr	r2, [pc, #144]	; (80126e8 <chk_lock+0xb4>)
 8012658:	68fb      	ldr	r3, [r7, #12]
 801265a:	011b      	lsls	r3, r3, #4
 801265c:	4413      	add	r3, r2
 801265e:	681a      	ldr	r2, [r3, #0]
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	429a      	cmp	r2, r3
 8012666:	d116      	bne.n	8012696 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8012668:	4a1f      	ldr	r2, [pc, #124]	; (80126e8 <chk_lock+0xb4>)
 801266a:	68fb      	ldr	r3, [r7, #12]
 801266c:	011b      	lsls	r3, r3, #4
 801266e:	4413      	add	r3, r2
 8012670:	3304      	adds	r3, #4
 8012672:	681a      	ldr	r2, [r3, #0]
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012678:	429a      	cmp	r2, r3
 801267a:	d10c      	bne.n	8012696 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801267c:	4a1a      	ldr	r2, [pc, #104]	; (80126e8 <chk_lock+0xb4>)
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	011b      	lsls	r3, r3, #4
 8012682:	4413      	add	r3, r2
 8012684:	3308      	adds	r3, #8
 8012686:	681a      	ldr	r2, [r3, #0]
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 801268c:	429a      	cmp	r2, r3
 801268e:	d102      	bne.n	8012696 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012690:	e007      	b.n	80126a2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8012692:	2301      	movs	r3, #1
 8012694:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012696:	68fb      	ldr	r3, [r7, #12]
 8012698:	3301      	adds	r3, #1
 801269a:	60fb      	str	r3, [r7, #12]
 801269c:	68fb      	ldr	r3, [r7, #12]
 801269e:	2b01      	cmp	r3, #1
 80126a0:	d9d2      	bls.n	8012648 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80126a2:	68fb      	ldr	r3, [r7, #12]
 80126a4:	2b02      	cmp	r3, #2
 80126a6:	d109      	bne.n	80126bc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80126a8:	68bb      	ldr	r3, [r7, #8]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d102      	bne.n	80126b4 <chk_lock+0x80>
 80126ae:	683b      	ldr	r3, [r7, #0]
 80126b0:	2b02      	cmp	r3, #2
 80126b2:	d101      	bne.n	80126b8 <chk_lock+0x84>
 80126b4:	2300      	movs	r3, #0
 80126b6:	e010      	b.n	80126da <chk_lock+0xa6>
 80126b8:	2312      	movs	r3, #18
 80126ba:	e00e      	b.n	80126da <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80126bc:	683b      	ldr	r3, [r7, #0]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d108      	bne.n	80126d4 <chk_lock+0xa0>
 80126c2:	4a09      	ldr	r2, [pc, #36]	; (80126e8 <chk_lock+0xb4>)
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	011b      	lsls	r3, r3, #4
 80126c8:	4413      	add	r3, r2
 80126ca:	330c      	adds	r3, #12
 80126cc:	881b      	ldrh	r3, [r3, #0]
 80126ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80126d2:	d101      	bne.n	80126d8 <chk_lock+0xa4>
 80126d4:	2310      	movs	r3, #16
 80126d6:	e000      	b.n	80126da <chk_lock+0xa6>
 80126d8:	2300      	movs	r3, #0
}
 80126da:	4618      	mov	r0, r3
 80126dc:	3714      	adds	r7, #20
 80126de:	46bd      	mov	sp, r7
 80126e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126e4:	4770      	bx	lr
 80126e6:	bf00      	nop
 80126e8:	24008df8 	.word	0x24008df8

080126ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80126ec:	b480      	push	{r7}
 80126ee:	b083      	sub	sp, #12
 80126f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80126f2:	2300      	movs	r3, #0
 80126f4:	607b      	str	r3, [r7, #4]
 80126f6:	e002      	b.n	80126fe <enq_lock+0x12>
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	3301      	adds	r3, #1
 80126fc:	607b      	str	r3, [r7, #4]
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	2b01      	cmp	r3, #1
 8012702:	d806      	bhi.n	8012712 <enq_lock+0x26>
 8012704:	4a09      	ldr	r2, [pc, #36]	; (801272c <enq_lock+0x40>)
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	011b      	lsls	r3, r3, #4
 801270a:	4413      	add	r3, r2
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	2b00      	cmp	r3, #0
 8012710:	d1f2      	bne.n	80126f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	2b02      	cmp	r3, #2
 8012716:	bf14      	ite	ne
 8012718:	2301      	movne	r3, #1
 801271a:	2300      	moveq	r3, #0
 801271c:	b2db      	uxtb	r3, r3
}
 801271e:	4618      	mov	r0, r3
 8012720:	370c      	adds	r7, #12
 8012722:	46bd      	mov	sp, r7
 8012724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012728:	4770      	bx	lr
 801272a:	bf00      	nop
 801272c:	24008df8 	.word	0x24008df8

08012730 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012730:	b480      	push	{r7}
 8012732:	b085      	sub	sp, #20
 8012734:	af00      	add	r7, sp, #0
 8012736:	6078      	str	r0, [r7, #4]
 8012738:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801273a:	2300      	movs	r3, #0
 801273c:	60fb      	str	r3, [r7, #12]
 801273e:	e01f      	b.n	8012780 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8012740:	4a41      	ldr	r2, [pc, #260]	; (8012848 <inc_lock+0x118>)
 8012742:	68fb      	ldr	r3, [r7, #12]
 8012744:	011b      	lsls	r3, r3, #4
 8012746:	4413      	add	r3, r2
 8012748:	681a      	ldr	r2, [r3, #0]
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	429a      	cmp	r2, r3
 8012750:	d113      	bne.n	801277a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8012752:	4a3d      	ldr	r2, [pc, #244]	; (8012848 <inc_lock+0x118>)
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	011b      	lsls	r3, r3, #4
 8012758:	4413      	add	r3, r2
 801275a:	3304      	adds	r3, #4
 801275c:	681a      	ldr	r2, [r3, #0]
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8012762:	429a      	cmp	r2, r3
 8012764:	d109      	bne.n	801277a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8012766:	4a38      	ldr	r2, [pc, #224]	; (8012848 <inc_lock+0x118>)
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	011b      	lsls	r3, r3, #4
 801276c:	4413      	add	r3, r2
 801276e:	3308      	adds	r3, #8
 8012770:	681a      	ldr	r2, [r3, #0]
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8012776:	429a      	cmp	r2, r3
 8012778:	d006      	beq.n	8012788 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	3301      	adds	r3, #1
 801277e:	60fb      	str	r3, [r7, #12]
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	2b01      	cmp	r3, #1
 8012784:	d9dc      	bls.n	8012740 <inc_lock+0x10>
 8012786:	e000      	b.n	801278a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8012788:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	2b02      	cmp	r3, #2
 801278e:	d132      	bne.n	80127f6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8012790:	2300      	movs	r3, #0
 8012792:	60fb      	str	r3, [r7, #12]
 8012794:	e002      	b.n	801279c <inc_lock+0x6c>
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	3301      	adds	r3, #1
 801279a:	60fb      	str	r3, [r7, #12]
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	2b01      	cmp	r3, #1
 80127a0:	d806      	bhi.n	80127b0 <inc_lock+0x80>
 80127a2:	4a29      	ldr	r2, [pc, #164]	; (8012848 <inc_lock+0x118>)
 80127a4:	68fb      	ldr	r3, [r7, #12]
 80127a6:	011b      	lsls	r3, r3, #4
 80127a8:	4413      	add	r3, r2
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d1f2      	bne.n	8012796 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80127b0:	68fb      	ldr	r3, [r7, #12]
 80127b2:	2b02      	cmp	r3, #2
 80127b4:	d101      	bne.n	80127ba <inc_lock+0x8a>
 80127b6:	2300      	movs	r3, #0
 80127b8:	e040      	b.n	801283c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	681a      	ldr	r2, [r3, #0]
 80127be:	4922      	ldr	r1, [pc, #136]	; (8012848 <inc_lock+0x118>)
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	011b      	lsls	r3, r3, #4
 80127c4:	440b      	add	r3, r1
 80127c6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	689a      	ldr	r2, [r3, #8]
 80127cc:	491e      	ldr	r1, [pc, #120]	; (8012848 <inc_lock+0x118>)
 80127ce:	68fb      	ldr	r3, [r7, #12]
 80127d0:	011b      	lsls	r3, r3, #4
 80127d2:	440b      	add	r3, r1
 80127d4:	3304      	adds	r3, #4
 80127d6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	695a      	ldr	r2, [r3, #20]
 80127dc:	491a      	ldr	r1, [pc, #104]	; (8012848 <inc_lock+0x118>)
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	011b      	lsls	r3, r3, #4
 80127e2:	440b      	add	r3, r1
 80127e4:	3308      	adds	r3, #8
 80127e6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80127e8:	4a17      	ldr	r2, [pc, #92]	; (8012848 <inc_lock+0x118>)
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	011b      	lsls	r3, r3, #4
 80127ee:	4413      	add	r3, r2
 80127f0:	330c      	adds	r3, #12
 80127f2:	2200      	movs	r2, #0
 80127f4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80127f6:	683b      	ldr	r3, [r7, #0]
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d009      	beq.n	8012810 <inc_lock+0xe0>
 80127fc:	4a12      	ldr	r2, [pc, #72]	; (8012848 <inc_lock+0x118>)
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	011b      	lsls	r3, r3, #4
 8012802:	4413      	add	r3, r2
 8012804:	330c      	adds	r3, #12
 8012806:	881b      	ldrh	r3, [r3, #0]
 8012808:	2b00      	cmp	r3, #0
 801280a:	d001      	beq.n	8012810 <inc_lock+0xe0>
 801280c:	2300      	movs	r3, #0
 801280e:	e015      	b.n	801283c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8012810:	683b      	ldr	r3, [r7, #0]
 8012812:	2b00      	cmp	r3, #0
 8012814:	d108      	bne.n	8012828 <inc_lock+0xf8>
 8012816:	4a0c      	ldr	r2, [pc, #48]	; (8012848 <inc_lock+0x118>)
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	011b      	lsls	r3, r3, #4
 801281c:	4413      	add	r3, r2
 801281e:	330c      	adds	r3, #12
 8012820:	881b      	ldrh	r3, [r3, #0]
 8012822:	3301      	adds	r3, #1
 8012824:	b29a      	uxth	r2, r3
 8012826:	e001      	b.n	801282c <inc_lock+0xfc>
 8012828:	f44f 7280 	mov.w	r2, #256	; 0x100
 801282c:	4906      	ldr	r1, [pc, #24]	; (8012848 <inc_lock+0x118>)
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	011b      	lsls	r3, r3, #4
 8012832:	440b      	add	r3, r1
 8012834:	330c      	adds	r3, #12
 8012836:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	3301      	adds	r3, #1
}
 801283c:	4618      	mov	r0, r3
 801283e:	3714      	adds	r7, #20
 8012840:	46bd      	mov	sp, r7
 8012842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012846:	4770      	bx	lr
 8012848:	24008df8 	.word	0x24008df8

0801284c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 801284c:	b480      	push	{r7}
 801284e:	b085      	sub	sp, #20
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	3b01      	subs	r3, #1
 8012858:	607b      	str	r3, [r7, #4]
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	2b01      	cmp	r3, #1
 801285e:	d825      	bhi.n	80128ac <dec_lock+0x60>
		n = Files[i].ctr;
 8012860:	4a17      	ldr	r2, [pc, #92]	; (80128c0 <dec_lock+0x74>)
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	011b      	lsls	r3, r3, #4
 8012866:	4413      	add	r3, r2
 8012868:	330c      	adds	r3, #12
 801286a:	881b      	ldrh	r3, [r3, #0]
 801286c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801286e:	89fb      	ldrh	r3, [r7, #14]
 8012870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012874:	d101      	bne.n	801287a <dec_lock+0x2e>
 8012876:	2300      	movs	r3, #0
 8012878:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801287a:	89fb      	ldrh	r3, [r7, #14]
 801287c:	2b00      	cmp	r3, #0
 801287e:	d002      	beq.n	8012886 <dec_lock+0x3a>
 8012880:	89fb      	ldrh	r3, [r7, #14]
 8012882:	3b01      	subs	r3, #1
 8012884:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8012886:	4a0e      	ldr	r2, [pc, #56]	; (80128c0 <dec_lock+0x74>)
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	011b      	lsls	r3, r3, #4
 801288c:	4413      	add	r3, r2
 801288e:	330c      	adds	r3, #12
 8012890:	89fa      	ldrh	r2, [r7, #14]
 8012892:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8012894:	89fb      	ldrh	r3, [r7, #14]
 8012896:	2b00      	cmp	r3, #0
 8012898:	d105      	bne.n	80128a6 <dec_lock+0x5a>
 801289a:	4a09      	ldr	r2, [pc, #36]	; (80128c0 <dec_lock+0x74>)
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	011b      	lsls	r3, r3, #4
 80128a0:	4413      	add	r3, r2
 80128a2:	2200      	movs	r2, #0
 80128a4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80128a6:	2300      	movs	r3, #0
 80128a8:	737b      	strb	r3, [r7, #13]
 80128aa:	e001      	b.n	80128b0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80128ac:	2302      	movs	r3, #2
 80128ae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80128b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80128b2:	4618      	mov	r0, r3
 80128b4:	3714      	adds	r7, #20
 80128b6:	46bd      	mov	sp, r7
 80128b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128bc:	4770      	bx	lr
 80128be:	bf00      	nop
 80128c0:	24008df8 	.word	0x24008df8

080128c4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80128c4:	b480      	push	{r7}
 80128c6:	b085      	sub	sp, #20
 80128c8:	af00      	add	r7, sp, #0
 80128ca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80128cc:	2300      	movs	r3, #0
 80128ce:	60fb      	str	r3, [r7, #12]
 80128d0:	e010      	b.n	80128f4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80128d2:	4a0d      	ldr	r2, [pc, #52]	; (8012908 <clear_lock+0x44>)
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	011b      	lsls	r3, r3, #4
 80128d8:	4413      	add	r3, r2
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	687a      	ldr	r2, [r7, #4]
 80128de:	429a      	cmp	r2, r3
 80128e0:	d105      	bne.n	80128ee <clear_lock+0x2a>
 80128e2:	4a09      	ldr	r2, [pc, #36]	; (8012908 <clear_lock+0x44>)
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	011b      	lsls	r3, r3, #4
 80128e8:	4413      	add	r3, r2
 80128ea:	2200      	movs	r2, #0
 80128ec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80128ee:	68fb      	ldr	r3, [r7, #12]
 80128f0:	3301      	adds	r3, #1
 80128f2:	60fb      	str	r3, [r7, #12]
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	2b01      	cmp	r3, #1
 80128f8:	d9eb      	bls.n	80128d2 <clear_lock+0xe>
	}
}
 80128fa:	bf00      	nop
 80128fc:	bf00      	nop
 80128fe:	3714      	adds	r7, #20
 8012900:	46bd      	mov	sp, r7
 8012902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012906:	4770      	bx	lr
 8012908:	24008df8 	.word	0x24008df8

0801290c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801290c:	b580      	push	{r7, lr}
 801290e:	b086      	sub	sp, #24
 8012910:	af00      	add	r7, sp, #0
 8012912:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012914:	2300      	movs	r3, #0
 8012916:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	78db      	ldrb	r3, [r3, #3]
 801291c:	2b00      	cmp	r3, #0
 801291e:	d034      	beq.n	801298a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012924:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	7858      	ldrb	r0, [r3, #1]
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012930:	2301      	movs	r3, #1
 8012932:	697a      	ldr	r2, [r7, #20]
 8012934:	f7ff fd40 	bl	80123b8 <disk_write>
 8012938:	4603      	mov	r3, r0
 801293a:	2b00      	cmp	r3, #0
 801293c:	d002      	beq.n	8012944 <sync_window+0x38>
			res = FR_DISK_ERR;
 801293e:	2301      	movs	r3, #1
 8012940:	73fb      	strb	r3, [r7, #15]
 8012942:	e022      	b.n	801298a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	2200      	movs	r2, #0
 8012948:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	6a1b      	ldr	r3, [r3, #32]
 801294e:	697a      	ldr	r2, [r7, #20]
 8012950:	1ad2      	subs	r2, r2, r3
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	699b      	ldr	r3, [r3, #24]
 8012956:	429a      	cmp	r2, r3
 8012958:	d217      	bcs.n	801298a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	789b      	ldrb	r3, [r3, #2]
 801295e:	613b      	str	r3, [r7, #16]
 8012960:	e010      	b.n	8012984 <sync_window+0x78>
					wsect += fs->fsize;
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	699b      	ldr	r3, [r3, #24]
 8012966:	697a      	ldr	r2, [r7, #20]
 8012968:	4413      	add	r3, r2
 801296a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	7858      	ldrb	r0, [r3, #1]
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012976:	2301      	movs	r3, #1
 8012978:	697a      	ldr	r2, [r7, #20]
 801297a:	f7ff fd1d 	bl	80123b8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801297e:	693b      	ldr	r3, [r7, #16]
 8012980:	3b01      	subs	r3, #1
 8012982:	613b      	str	r3, [r7, #16]
 8012984:	693b      	ldr	r3, [r7, #16]
 8012986:	2b01      	cmp	r3, #1
 8012988:	d8eb      	bhi.n	8012962 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801298a:	7bfb      	ldrb	r3, [r7, #15]
}
 801298c:	4618      	mov	r0, r3
 801298e:	3718      	adds	r7, #24
 8012990:	46bd      	mov	sp, r7
 8012992:	bd80      	pop	{r7, pc}

08012994 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8012994:	b580      	push	{r7, lr}
 8012996:	b084      	sub	sp, #16
 8012998:	af00      	add	r7, sp, #0
 801299a:	6078      	str	r0, [r7, #4]
 801299c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801299e:	2300      	movs	r3, #0
 80129a0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129a6:	683a      	ldr	r2, [r7, #0]
 80129a8:	429a      	cmp	r2, r3
 80129aa:	d01b      	beq.n	80129e4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80129ac:	6878      	ldr	r0, [r7, #4]
 80129ae:	f7ff ffad 	bl	801290c <sync_window>
 80129b2:	4603      	mov	r3, r0
 80129b4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80129b6:	7bfb      	ldrb	r3, [r7, #15]
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d113      	bne.n	80129e4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	7858      	ldrb	r0, [r3, #1]
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80129c6:	2301      	movs	r3, #1
 80129c8:	683a      	ldr	r2, [r7, #0]
 80129ca:	f7ff fcd5 	bl	8012378 <disk_read>
 80129ce:	4603      	mov	r3, r0
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d004      	beq.n	80129de <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80129d4:	f04f 33ff 	mov.w	r3, #4294967295
 80129d8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80129da:	2301      	movs	r3, #1
 80129dc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	683a      	ldr	r2, [r7, #0]
 80129e2:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 80129e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80129e6:	4618      	mov	r0, r3
 80129e8:	3710      	adds	r7, #16
 80129ea:	46bd      	mov	sp, r7
 80129ec:	bd80      	pop	{r7, pc}
	...

080129f0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80129f0:	b580      	push	{r7, lr}
 80129f2:	b084      	sub	sp, #16
 80129f4:	af00      	add	r7, sp, #0
 80129f6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80129f8:	6878      	ldr	r0, [r7, #4]
 80129fa:	f7ff ff87 	bl	801290c <sync_window>
 80129fe:	4603      	mov	r3, r0
 8012a00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8012a02:	7bfb      	ldrb	r3, [r7, #15]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d158      	bne.n	8012aba <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	781b      	ldrb	r3, [r3, #0]
 8012a0c:	2b03      	cmp	r3, #3
 8012a0e:	d148      	bne.n	8012aa2 <sync_fs+0xb2>
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	791b      	ldrb	r3, [r3, #4]
 8012a14:	2b01      	cmp	r3, #1
 8012a16:	d144      	bne.n	8012aa2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	3330      	adds	r3, #48	; 0x30
 8012a1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012a20:	2100      	movs	r1, #0
 8012a22:	4618      	mov	r0, r3
 8012a24:	f7ff fda9 	bl	801257a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	3330      	adds	r3, #48	; 0x30
 8012a2c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012a30:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8012a34:	4618      	mov	r0, r3
 8012a36:	f7ff fd38 	bl	80124aa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	3330      	adds	r3, #48	; 0x30
 8012a3e:	4921      	ldr	r1, [pc, #132]	; (8012ac4 <sync_fs+0xd4>)
 8012a40:	4618      	mov	r0, r3
 8012a42:	f7ff fd4d 	bl	80124e0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	3330      	adds	r3, #48	; 0x30
 8012a4a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012a4e:	491e      	ldr	r1, [pc, #120]	; (8012ac8 <sync_fs+0xd8>)
 8012a50:	4618      	mov	r0, r3
 8012a52:	f7ff fd45 	bl	80124e0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	3330      	adds	r3, #48	; 0x30
 8012a5a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	691b      	ldr	r3, [r3, #16]
 8012a62:	4619      	mov	r1, r3
 8012a64:	4610      	mov	r0, r2
 8012a66:	f7ff fd3b 	bl	80124e0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	3330      	adds	r3, #48	; 0x30
 8012a6e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	68db      	ldr	r3, [r3, #12]
 8012a76:	4619      	mov	r1, r3
 8012a78:	4610      	mov	r0, r2
 8012a7a:	f7ff fd31 	bl	80124e0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	69db      	ldr	r3, [r3, #28]
 8012a82:	1c5a      	adds	r2, r3, #1
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	7858      	ldrb	r0, [r3, #1]
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012a96:	2301      	movs	r3, #1
 8012a98:	f7ff fc8e 	bl	80123b8 <disk_write>
			fs->fsi_flag = 0;
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	2200      	movs	r2, #0
 8012aa0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	785b      	ldrb	r3, [r3, #1]
 8012aa6:	2200      	movs	r2, #0
 8012aa8:	2100      	movs	r1, #0
 8012aaa:	4618      	mov	r0, r3
 8012aac:	f7ff fca4 	bl	80123f8 <disk_ioctl>
 8012ab0:	4603      	mov	r3, r0
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d001      	beq.n	8012aba <sync_fs+0xca>
 8012ab6:	2301      	movs	r3, #1
 8012ab8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8012aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8012abc:	4618      	mov	r0, r3
 8012abe:	3710      	adds	r7, #16
 8012ac0:	46bd      	mov	sp, r7
 8012ac2:	bd80      	pop	{r7, pc}
 8012ac4:	41615252 	.word	0x41615252
 8012ac8:	61417272 	.word	0x61417272

08012acc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8012acc:	b480      	push	{r7}
 8012ace:	b083      	sub	sp, #12
 8012ad0:	af00      	add	r7, sp, #0
 8012ad2:	6078      	str	r0, [r7, #4]
 8012ad4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012ad6:	683b      	ldr	r3, [r7, #0]
 8012ad8:	3b02      	subs	r3, #2
 8012ada:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	695b      	ldr	r3, [r3, #20]
 8012ae0:	3b02      	subs	r3, #2
 8012ae2:	683a      	ldr	r2, [r7, #0]
 8012ae4:	429a      	cmp	r2, r3
 8012ae6:	d301      	bcc.n	8012aec <clust2sect+0x20>
 8012ae8:	2300      	movs	r3, #0
 8012aea:	e008      	b.n	8012afe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	895b      	ldrh	r3, [r3, #10]
 8012af0:	461a      	mov	r2, r3
 8012af2:	683b      	ldr	r3, [r7, #0]
 8012af4:	fb03 f202 	mul.w	r2, r3, r2
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012afc:	4413      	add	r3, r2
}
 8012afe:	4618      	mov	r0, r3
 8012b00:	370c      	adds	r7, #12
 8012b02:	46bd      	mov	sp, r7
 8012b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b08:	4770      	bx	lr

08012b0a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8012b0a:	b580      	push	{r7, lr}
 8012b0c:	b086      	sub	sp, #24
 8012b0e:	af00      	add	r7, sp, #0
 8012b10:	6078      	str	r0, [r7, #4]
 8012b12:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8012b1a:	683b      	ldr	r3, [r7, #0]
 8012b1c:	2b01      	cmp	r3, #1
 8012b1e:	d904      	bls.n	8012b2a <get_fat+0x20>
 8012b20:	693b      	ldr	r3, [r7, #16]
 8012b22:	695b      	ldr	r3, [r3, #20]
 8012b24:	683a      	ldr	r2, [r7, #0]
 8012b26:	429a      	cmp	r2, r3
 8012b28:	d302      	bcc.n	8012b30 <get_fat+0x26>
		val = 1;	/* Internal error */
 8012b2a:	2301      	movs	r3, #1
 8012b2c:	617b      	str	r3, [r7, #20]
 8012b2e:	e08f      	b.n	8012c50 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8012b30:	f04f 33ff 	mov.w	r3, #4294967295
 8012b34:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8012b36:	693b      	ldr	r3, [r7, #16]
 8012b38:	781b      	ldrb	r3, [r3, #0]
 8012b3a:	2b03      	cmp	r3, #3
 8012b3c:	d062      	beq.n	8012c04 <get_fat+0xfa>
 8012b3e:	2b03      	cmp	r3, #3
 8012b40:	dc7c      	bgt.n	8012c3c <get_fat+0x132>
 8012b42:	2b01      	cmp	r3, #1
 8012b44:	d002      	beq.n	8012b4c <get_fat+0x42>
 8012b46:	2b02      	cmp	r3, #2
 8012b48:	d042      	beq.n	8012bd0 <get_fat+0xc6>
 8012b4a:	e077      	b.n	8012c3c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8012b4c:	683b      	ldr	r3, [r7, #0]
 8012b4e:	60fb      	str	r3, [r7, #12]
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	085b      	lsrs	r3, r3, #1
 8012b54:	68fa      	ldr	r2, [r7, #12]
 8012b56:	4413      	add	r3, r2
 8012b58:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012b5a:	693b      	ldr	r3, [r7, #16]
 8012b5c:	6a1a      	ldr	r2, [r3, #32]
 8012b5e:	68fb      	ldr	r3, [r7, #12]
 8012b60:	0a5b      	lsrs	r3, r3, #9
 8012b62:	4413      	add	r3, r2
 8012b64:	4619      	mov	r1, r3
 8012b66:	6938      	ldr	r0, [r7, #16]
 8012b68:	f7ff ff14 	bl	8012994 <move_window>
 8012b6c:	4603      	mov	r3, r0
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d167      	bne.n	8012c42 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	1c5a      	adds	r2, r3, #1
 8012b76:	60fa      	str	r2, [r7, #12]
 8012b78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b7c:	693a      	ldr	r2, [r7, #16]
 8012b7e:	4413      	add	r3, r2
 8012b80:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012b84:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012b86:	693b      	ldr	r3, [r7, #16]
 8012b88:	6a1a      	ldr	r2, [r3, #32]
 8012b8a:	68fb      	ldr	r3, [r7, #12]
 8012b8c:	0a5b      	lsrs	r3, r3, #9
 8012b8e:	4413      	add	r3, r2
 8012b90:	4619      	mov	r1, r3
 8012b92:	6938      	ldr	r0, [r7, #16]
 8012b94:	f7ff fefe 	bl	8012994 <move_window>
 8012b98:	4603      	mov	r3, r0
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d153      	bne.n	8012c46 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012ba4:	693a      	ldr	r2, [r7, #16]
 8012ba6:	4413      	add	r3, r2
 8012ba8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012bac:	021b      	lsls	r3, r3, #8
 8012bae:	461a      	mov	r2, r3
 8012bb0:	68bb      	ldr	r3, [r7, #8]
 8012bb2:	4313      	orrs	r3, r2
 8012bb4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8012bb6:	683b      	ldr	r3, [r7, #0]
 8012bb8:	f003 0301 	and.w	r3, r3, #1
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d002      	beq.n	8012bc6 <get_fat+0xbc>
 8012bc0:	68bb      	ldr	r3, [r7, #8]
 8012bc2:	091b      	lsrs	r3, r3, #4
 8012bc4:	e002      	b.n	8012bcc <get_fat+0xc2>
 8012bc6:	68bb      	ldr	r3, [r7, #8]
 8012bc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012bcc:	617b      	str	r3, [r7, #20]
			break;
 8012bce:	e03f      	b.n	8012c50 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012bd0:	693b      	ldr	r3, [r7, #16]
 8012bd2:	6a1a      	ldr	r2, [r3, #32]
 8012bd4:	683b      	ldr	r3, [r7, #0]
 8012bd6:	0a1b      	lsrs	r3, r3, #8
 8012bd8:	4413      	add	r3, r2
 8012bda:	4619      	mov	r1, r3
 8012bdc:	6938      	ldr	r0, [r7, #16]
 8012bde:	f7ff fed9 	bl	8012994 <move_window>
 8012be2:	4603      	mov	r3, r0
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d130      	bne.n	8012c4a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8012be8:	693b      	ldr	r3, [r7, #16]
 8012bea:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012bee:	683b      	ldr	r3, [r7, #0]
 8012bf0:	005b      	lsls	r3, r3, #1
 8012bf2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8012bf6:	4413      	add	r3, r2
 8012bf8:	4618      	mov	r0, r3
 8012bfa:	f7ff fc1b 	bl	8012434 <ld_word>
 8012bfe:	4603      	mov	r3, r0
 8012c00:	617b      	str	r3, [r7, #20]
			break;
 8012c02:	e025      	b.n	8012c50 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012c04:	693b      	ldr	r3, [r7, #16]
 8012c06:	6a1a      	ldr	r2, [r3, #32]
 8012c08:	683b      	ldr	r3, [r7, #0]
 8012c0a:	09db      	lsrs	r3, r3, #7
 8012c0c:	4413      	add	r3, r2
 8012c0e:	4619      	mov	r1, r3
 8012c10:	6938      	ldr	r0, [r7, #16]
 8012c12:	f7ff febf 	bl	8012994 <move_window>
 8012c16:	4603      	mov	r3, r0
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d118      	bne.n	8012c4e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8012c1c:	693b      	ldr	r3, [r7, #16]
 8012c1e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012c22:	683b      	ldr	r3, [r7, #0]
 8012c24:	009b      	lsls	r3, r3, #2
 8012c26:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8012c2a:	4413      	add	r3, r2
 8012c2c:	4618      	mov	r0, r3
 8012c2e:	f7ff fc19 	bl	8012464 <ld_dword>
 8012c32:	4603      	mov	r3, r0
 8012c34:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8012c38:	617b      	str	r3, [r7, #20]
			break;
 8012c3a:	e009      	b.n	8012c50 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8012c3c:	2301      	movs	r3, #1
 8012c3e:	617b      	str	r3, [r7, #20]
 8012c40:	e006      	b.n	8012c50 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012c42:	bf00      	nop
 8012c44:	e004      	b.n	8012c50 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012c46:	bf00      	nop
 8012c48:	e002      	b.n	8012c50 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012c4a:	bf00      	nop
 8012c4c:	e000      	b.n	8012c50 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012c4e:	bf00      	nop
		}
	}

	return val;
 8012c50:	697b      	ldr	r3, [r7, #20]
}
 8012c52:	4618      	mov	r0, r3
 8012c54:	3718      	adds	r7, #24
 8012c56:	46bd      	mov	sp, r7
 8012c58:	bd80      	pop	{r7, pc}

08012c5a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8012c5a:	b590      	push	{r4, r7, lr}
 8012c5c:	b089      	sub	sp, #36	; 0x24
 8012c5e:	af00      	add	r7, sp, #0
 8012c60:	60f8      	str	r0, [r7, #12]
 8012c62:	60b9      	str	r1, [r7, #8]
 8012c64:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8012c66:	2302      	movs	r3, #2
 8012c68:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8012c6a:	68bb      	ldr	r3, [r7, #8]
 8012c6c:	2b01      	cmp	r3, #1
 8012c6e:	f240 80d2 	bls.w	8012e16 <put_fat+0x1bc>
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	695b      	ldr	r3, [r3, #20]
 8012c76:	68ba      	ldr	r2, [r7, #8]
 8012c78:	429a      	cmp	r2, r3
 8012c7a:	f080 80cc 	bcs.w	8012e16 <put_fat+0x1bc>
		switch (fs->fs_type) {
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	781b      	ldrb	r3, [r3, #0]
 8012c82:	2b03      	cmp	r3, #3
 8012c84:	f000 8096 	beq.w	8012db4 <put_fat+0x15a>
 8012c88:	2b03      	cmp	r3, #3
 8012c8a:	f300 80cd 	bgt.w	8012e28 <put_fat+0x1ce>
 8012c8e:	2b01      	cmp	r3, #1
 8012c90:	d002      	beq.n	8012c98 <put_fat+0x3e>
 8012c92:	2b02      	cmp	r3, #2
 8012c94:	d06e      	beq.n	8012d74 <put_fat+0x11a>
 8012c96:	e0c7      	b.n	8012e28 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8012c98:	68bb      	ldr	r3, [r7, #8]
 8012c9a:	61bb      	str	r3, [r7, #24]
 8012c9c:	69bb      	ldr	r3, [r7, #24]
 8012c9e:	085b      	lsrs	r3, r3, #1
 8012ca0:	69ba      	ldr	r2, [r7, #24]
 8012ca2:	4413      	add	r3, r2
 8012ca4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012ca6:	68fb      	ldr	r3, [r7, #12]
 8012ca8:	6a1a      	ldr	r2, [r3, #32]
 8012caa:	69bb      	ldr	r3, [r7, #24]
 8012cac:	0a5b      	lsrs	r3, r3, #9
 8012cae:	4413      	add	r3, r2
 8012cb0:	4619      	mov	r1, r3
 8012cb2:	68f8      	ldr	r0, [r7, #12]
 8012cb4:	f7ff fe6e 	bl	8012994 <move_window>
 8012cb8:	4603      	mov	r3, r0
 8012cba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012cbc:	7ffb      	ldrb	r3, [r7, #31]
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	f040 80ab 	bne.w	8012e1a <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012cca:	69bb      	ldr	r3, [r7, #24]
 8012ccc:	1c59      	adds	r1, r3, #1
 8012cce:	61b9      	str	r1, [r7, #24]
 8012cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012cd4:	4413      	add	r3, r2
 8012cd6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8012cd8:	68bb      	ldr	r3, [r7, #8]
 8012cda:	f003 0301 	and.w	r3, r3, #1
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d00d      	beq.n	8012cfe <put_fat+0xa4>
 8012ce2:	697b      	ldr	r3, [r7, #20]
 8012ce4:	781b      	ldrb	r3, [r3, #0]
 8012ce6:	b25b      	sxtb	r3, r3
 8012ce8:	f003 030f 	and.w	r3, r3, #15
 8012cec:	b25a      	sxtb	r2, r3
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	b2db      	uxtb	r3, r3
 8012cf2:	011b      	lsls	r3, r3, #4
 8012cf4:	b25b      	sxtb	r3, r3
 8012cf6:	4313      	orrs	r3, r2
 8012cf8:	b25b      	sxtb	r3, r3
 8012cfa:	b2db      	uxtb	r3, r3
 8012cfc:	e001      	b.n	8012d02 <put_fat+0xa8>
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	b2db      	uxtb	r3, r3
 8012d02:	697a      	ldr	r2, [r7, #20]
 8012d04:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	2201      	movs	r2, #1
 8012d0a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012d0c:	68fb      	ldr	r3, [r7, #12]
 8012d0e:	6a1a      	ldr	r2, [r3, #32]
 8012d10:	69bb      	ldr	r3, [r7, #24]
 8012d12:	0a5b      	lsrs	r3, r3, #9
 8012d14:	4413      	add	r3, r2
 8012d16:	4619      	mov	r1, r3
 8012d18:	68f8      	ldr	r0, [r7, #12]
 8012d1a:	f7ff fe3b 	bl	8012994 <move_window>
 8012d1e:	4603      	mov	r3, r0
 8012d20:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012d22:	7ffb      	ldrb	r3, [r7, #31]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d17a      	bne.n	8012e1e <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012d2e:	69bb      	ldr	r3, [r7, #24]
 8012d30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012d34:	4413      	add	r3, r2
 8012d36:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8012d38:	68bb      	ldr	r3, [r7, #8]
 8012d3a:	f003 0301 	and.w	r3, r3, #1
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d003      	beq.n	8012d4a <put_fat+0xf0>
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	091b      	lsrs	r3, r3, #4
 8012d46:	b2db      	uxtb	r3, r3
 8012d48:	e00e      	b.n	8012d68 <put_fat+0x10e>
 8012d4a:	697b      	ldr	r3, [r7, #20]
 8012d4c:	781b      	ldrb	r3, [r3, #0]
 8012d4e:	b25b      	sxtb	r3, r3
 8012d50:	f023 030f 	bic.w	r3, r3, #15
 8012d54:	b25a      	sxtb	r2, r3
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	0a1b      	lsrs	r3, r3, #8
 8012d5a:	b25b      	sxtb	r3, r3
 8012d5c:	f003 030f 	and.w	r3, r3, #15
 8012d60:	b25b      	sxtb	r3, r3
 8012d62:	4313      	orrs	r3, r2
 8012d64:	b25b      	sxtb	r3, r3
 8012d66:	b2db      	uxtb	r3, r3
 8012d68:	697a      	ldr	r2, [r7, #20]
 8012d6a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	2201      	movs	r2, #1
 8012d70:	70da      	strb	r2, [r3, #3]
			break;
 8012d72:	e059      	b.n	8012e28 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8012d74:	68fb      	ldr	r3, [r7, #12]
 8012d76:	6a1a      	ldr	r2, [r3, #32]
 8012d78:	68bb      	ldr	r3, [r7, #8]
 8012d7a:	0a1b      	lsrs	r3, r3, #8
 8012d7c:	4413      	add	r3, r2
 8012d7e:	4619      	mov	r1, r3
 8012d80:	68f8      	ldr	r0, [r7, #12]
 8012d82:	f7ff fe07 	bl	8012994 <move_window>
 8012d86:	4603      	mov	r3, r0
 8012d88:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012d8a:	7ffb      	ldrb	r3, [r7, #31]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d148      	bne.n	8012e22 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012d96:	68bb      	ldr	r3, [r7, #8]
 8012d98:	005b      	lsls	r3, r3, #1
 8012d9a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8012d9e:	4413      	add	r3, r2
 8012da0:	687a      	ldr	r2, [r7, #4]
 8012da2:	b292      	uxth	r2, r2
 8012da4:	4611      	mov	r1, r2
 8012da6:	4618      	mov	r0, r3
 8012da8:	f7ff fb7f 	bl	80124aa <st_word>
			fs->wflag = 1;
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	2201      	movs	r2, #1
 8012db0:	70da      	strb	r2, [r3, #3]
			break;
 8012db2:	e039      	b.n	8012e28 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	6a1a      	ldr	r2, [r3, #32]
 8012db8:	68bb      	ldr	r3, [r7, #8]
 8012dba:	09db      	lsrs	r3, r3, #7
 8012dbc:	4413      	add	r3, r2
 8012dbe:	4619      	mov	r1, r3
 8012dc0:	68f8      	ldr	r0, [r7, #12]
 8012dc2:	f7ff fde7 	bl	8012994 <move_window>
 8012dc6:	4603      	mov	r3, r0
 8012dc8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012dca:	7ffb      	ldrb	r3, [r7, #31]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d12a      	bne.n	8012e26 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012ddc:	68bb      	ldr	r3, [r7, #8]
 8012dde:	009b      	lsls	r3, r3, #2
 8012de0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8012de4:	4413      	add	r3, r2
 8012de6:	4618      	mov	r0, r3
 8012de8:	f7ff fb3c 	bl	8012464 <ld_dword>
 8012dec:	4603      	mov	r3, r0
 8012dee:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8012df2:	4323      	orrs	r3, r4
 8012df4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012dfc:	68bb      	ldr	r3, [r7, #8]
 8012dfe:	009b      	lsls	r3, r3, #2
 8012e00:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8012e04:	4413      	add	r3, r2
 8012e06:	6879      	ldr	r1, [r7, #4]
 8012e08:	4618      	mov	r0, r3
 8012e0a:	f7ff fb69 	bl	80124e0 <st_dword>
			fs->wflag = 1;
 8012e0e:	68fb      	ldr	r3, [r7, #12]
 8012e10:	2201      	movs	r2, #1
 8012e12:	70da      	strb	r2, [r3, #3]
			break;
 8012e14:	e008      	b.n	8012e28 <put_fat+0x1ce>
		}
	}
 8012e16:	bf00      	nop
 8012e18:	e006      	b.n	8012e28 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8012e1a:	bf00      	nop
 8012e1c:	e004      	b.n	8012e28 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8012e1e:	bf00      	nop
 8012e20:	e002      	b.n	8012e28 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8012e22:	bf00      	nop
 8012e24:	e000      	b.n	8012e28 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8012e26:	bf00      	nop
	return res;
 8012e28:	7ffb      	ldrb	r3, [r7, #31]
}
 8012e2a:	4618      	mov	r0, r3
 8012e2c:	3724      	adds	r7, #36	; 0x24
 8012e2e:	46bd      	mov	sp, r7
 8012e30:	bd90      	pop	{r4, r7, pc}

08012e32 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8012e32:	b580      	push	{r7, lr}
 8012e34:	b088      	sub	sp, #32
 8012e36:	af00      	add	r7, sp, #0
 8012e38:	60f8      	str	r0, [r7, #12]
 8012e3a:	60b9      	str	r1, [r7, #8]
 8012e3c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8012e3e:	2300      	movs	r3, #0
 8012e40:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8012e48:	68bb      	ldr	r3, [r7, #8]
 8012e4a:	2b01      	cmp	r3, #1
 8012e4c:	d904      	bls.n	8012e58 <remove_chain+0x26>
 8012e4e:	69bb      	ldr	r3, [r7, #24]
 8012e50:	695b      	ldr	r3, [r3, #20]
 8012e52:	68ba      	ldr	r2, [r7, #8]
 8012e54:	429a      	cmp	r2, r3
 8012e56:	d301      	bcc.n	8012e5c <remove_chain+0x2a>
 8012e58:	2302      	movs	r3, #2
 8012e5a:	e04b      	b.n	8012ef4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d00c      	beq.n	8012e7c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8012e62:	f04f 32ff 	mov.w	r2, #4294967295
 8012e66:	6879      	ldr	r1, [r7, #4]
 8012e68:	69b8      	ldr	r0, [r7, #24]
 8012e6a:	f7ff fef6 	bl	8012c5a <put_fat>
 8012e6e:	4603      	mov	r3, r0
 8012e70:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8012e72:	7ffb      	ldrb	r3, [r7, #31]
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d001      	beq.n	8012e7c <remove_chain+0x4a>
 8012e78:	7ffb      	ldrb	r3, [r7, #31]
 8012e7a:	e03b      	b.n	8012ef4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8012e7c:	68b9      	ldr	r1, [r7, #8]
 8012e7e:	68f8      	ldr	r0, [r7, #12]
 8012e80:	f7ff fe43 	bl	8012b0a <get_fat>
 8012e84:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8012e86:	697b      	ldr	r3, [r7, #20]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d031      	beq.n	8012ef0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8012e8c:	697b      	ldr	r3, [r7, #20]
 8012e8e:	2b01      	cmp	r3, #1
 8012e90:	d101      	bne.n	8012e96 <remove_chain+0x64>
 8012e92:	2302      	movs	r3, #2
 8012e94:	e02e      	b.n	8012ef4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8012e96:	697b      	ldr	r3, [r7, #20]
 8012e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e9c:	d101      	bne.n	8012ea2 <remove_chain+0x70>
 8012e9e:	2301      	movs	r3, #1
 8012ea0:	e028      	b.n	8012ef4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8012ea2:	2200      	movs	r2, #0
 8012ea4:	68b9      	ldr	r1, [r7, #8]
 8012ea6:	69b8      	ldr	r0, [r7, #24]
 8012ea8:	f7ff fed7 	bl	8012c5a <put_fat>
 8012eac:	4603      	mov	r3, r0
 8012eae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8012eb0:	7ffb      	ldrb	r3, [r7, #31]
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d001      	beq.n	8012eba <remove_chain+0x88>
 8012eb6:	7ffb      	ldrb	r3, [r7, #31]
 8012eb8:	e01c      	b.n	8012ef4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8012eba:	69bb      	ldr	r3, [r7, #24]
 8012ebc:	691a      	ldr	r2, [r3, #16]
 8012ebe:	69bb      	ldr	r3, [r7, #24]
 8012ec0:	695b      	ldr	r3, [r3, #20]
 8012ec2:	3b02      	subs	r3, #2
 8012ec4:	429a      	cmp	r2, r3
 8012ec6:	d20b      	bcs.n	8012ee0 <remove_chain+0xae>
			fs->free_clst++;
 8012ec8:	69bb      	ldr	r3, [r7, #24]
 8012eca:	691b      	ldr	r3, [r3, #16]
 8012ecc:	1c5a      	adds	r2, r3, #1
 8012ece:	69bb      	ldr	r3, [r7, #24]
 8012ed0:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8012ed2:	69bb      	ldr	r3, [r7, #24]
 8012ed4:	791b      	ldrb	r3, [r3, #4]
 8012ed6:	f043 0301 	orr.w	r3, r3, #1
 8012eda:	b2da      	uxtb	r2, r3
 8012edc:	69bb      	ldr	r3, [r7, #24]
 8012ede:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8012ee0:	697b      	ldr	r3, [r7, #20]
 8012ee2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8012ee4:	69bb      	ldr	r3, [r7, #24]
 8012ee6:	695b      	ldr	r3, [r3, #20]
 8012ee8:	68ba      	ldr	r2, [r7, #8]
 8012eea:	429a      	cmp	r2, r3
 8012eec:	d3c6      	bcc.n	8012e7c <remove_chain+0x4a>
 8012eee:	e000      	b.n	8012ef2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8012ef0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8012ef2:	2300      	movs	r3, #0
}
 8012ef4:	4618      	mov	r0, r3
 8012ef6:	3720      	adds	r7, #32
 8012ef8:	46bd      	mov	sp, r7
 8012efa:	bd80      	pop	{r7, pc}

08012efc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012efc:	b580      	push	{r7, lr}
 8012efe:	b088      	sub	sp, #32
 8012f00:	af00      	add	r7, sp, #0
 8012f02:	6078      	str	r0, [r7, #4]
 8012f04:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012f0c:	683b      	ldr	r3, [r7, #0]
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d10d      	bne.n	8012f2e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8012f12:	693b      	ldr	r3, [r7, #16]
 8012f14:	68db      	ldr	r3, [r3, #12]
 8012f16:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8012f18:	69bb      	ldr	r3, [r7, #24]
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d004      	beq.n	8012f28 <create_chain+0x2c>
 8012f1e:	693b      	ldr	r3, [r7, #16]
 8012f20:	695b      	ldr	r3, [r3, #20]
 8012f22:	69ba      	ldr	r2, [r7, #24]
 8012f24:	429a      	cmp	r2, r3
 8012f26:	d31b      	bcc.n	8012f60 <create_chain+0x64>
 8012f28:	2301      	movs	r3, #1
 8012f2a:	61bb      	str	r3, [r7, #24]
 8012f2c:	e018      	b.n	8012f60 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012f2e:	6839      	ldr	r1, [r7, #0]
 8012f30:	6878      	ldr	r0, [r7, #4]
 8012f32:	f7ff fdea 	bl	8012b0a <get_fat>
 8012f36:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	2b01      	cmp	r3, #1
 8012f3c:	d801      	bhi.n	8012f42 <create_chain+0x46>
 8012f3e:	2301      	movs	r3, #1
 8012f40:	e070      	b.n	8013024 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f48:	d101      	bne.n	8012f4e <create_chain+0x52>
 8012f4a:	68fb      	ldr	r3, [r7, #12]
 8012f4c:	e06a      	b.n	8013024 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012f4e:	693b      	ldr	r3, [r7, #16]
 8012f50:	695b      	ldr	r3, [r3, #20]
 8012f52:	68fa      	ldr	r2, [r7, #12]
 8012f54:	429a      	cmp	r2, r3
 8012f56:	d201      	bcs.n	8012f5c <create_chain+0x60>
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	e063      	b.n	8013024 <create_chain+0x128>
		scl = clst;
 8012f5c:	683b      	ldr	r3, [r7, #0]
 8012f5e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8012f60:	69bb      	ldr	r3, [r7, #24]
 8012f62:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8012f64:	69fb      	ldr	r3, [r7, #28]
 8012f66:	3301      	adds	r3, #1
 8012f68:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012f6a:	693b      	ldr	r3, [r7, #16]
 8012f6c:	695b      	ldr	r3, [r3, #20]
 8012f6e:	69fa      	ldr	r2, [r7, #28]
 8012f70:	429a      	cmp	r2, r3
 8012f72:	d307      	bcc.n	8012f84 <create_chain+0x88>
				ncl = 2;
 8012f74:	2302      	movs	r3, #2
 8012f76:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8012f78:	69fa      	ldr	r2, [r7, #28]
 8012f7a:	69bb      	ldr	r3, [r7, #24]
 8012f7c:	429a      	cmp	r2, r3
 8012f7e:	d901      	bls.n	8012f84 <create_chain+0x88>
 8012f80:	2300      	movs	r3, #0
 8012f82:	e04f      	b.n	8013024 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8012f84:	69f9      	ldr	r1, [r7, #28]
 8012f86:	6878      	ldr	r0, [r7, #4]
 8012f88:	f7ff fdbf 	bl	8012b0a <get_fat>
 8012f8c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d00e      	beq.n	8012fb2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8012f94:	68fb      	ldr	r3, [r7, #12]
 8012f96:	2b01      	cmp	r3, #1
 8012f98:	d003      	beq.n	8012fa2 <create_chain+0xa6>
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012fa0:	d101      	bne.n	8012fa6 <create_chain+0xaa>
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	e03e      	b.n	8013024 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8012fa6:	69fa      	ldr	r2, [r7, #28]
 8012fa8:	69bb      	ldr	r3, [r7, #24]
 8012faa:	429a      	cmp	r2, r3
 8012fac:	d1da      	bne.n	8012f64 <create_chain+0x68>
 8012fae:	2300      	movs	r3, #0
 8012fb0:	e038      	b.n	8013024 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8012fb2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8012fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8012fb8:	69f9      	ldr	r1, [r7, #28]
 8012fba:	6938      	ldr	r0, [r7, #16]
 8012fbc:	f7ff fe4d 	bl	8012c5a <put_fat>
 8012fc0:	4603      	mov	r3, r0
 8012fc2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8012fc4:	7dfb      	ldrb	r3, [r7, #23]
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d109      	bne.n	8012fde <create_chain+0xe2>
 8012fca:	683b      	ldr	r3, [r7, #0]
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d006      	beq.n	8012fde <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8012fd0:	69fa      	ldr	r2, [r7, #28]
 8012fd2:	6839      	ldr	r1, [r7, #0]
 8012fd4:	6938      	ldr	r0, [r7, #16]
 8012fd6:	f7ff fe40 	bl	8012c5a <put_fat>
 8012fda:	4603      	mov	r3, r0
 8012fdc:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012fde:	7dfb      	ldrb	r3, [r7, #23]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d116      	bne.n	8013012 <create_chain+0x116>
		fs->last_clst = ncl;
 8012fe4:	693b      	ldr	r3, [r7, #16]
 8012fe6:	69fa      	ldr	r2, [r7, #28]
 8012fe8:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012fea:	693b      	ldr	r3, [r7, #16]
 8012fec:	691a      	ldr	r2, [r3, #16]
 8012fee:	693b      	ldr	r3, [r7, #16]
 8012ff0:	695b      	ldr	r3, [r3, #20]
 8012ff2:	3b02      	subs	r3, #2
 8012ff4:	429a      	cmp	r2, r3
 8012ff6:	d804      	bhi.n	8013002 <create_chain+0x106>
 8012ff8:	693b      	ldr	r3, [r7, #16]
 8012ffa:	691b      	ldr	r3, [r3, #16]
 8012ffc:	1e5a      	subs	r2, r3, #1
 8012ffe:	693b      	ldr	r3, [r7, #16]
 8013000:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8013002:	693b      	ldr	r3, [r7, #16]
 8013004:	791b      	ldrb	r3, [r3, #4]
 8013006:	f043 0301 	orr.w	r3, r3, #1
 801300a:	b2da      	uxtb	r2, r3
 801300c:	693b      	ldr	r3, [r7, #16]
 801300e:	711a      	strb	r2, [r3, #4]
 8013010:	e007      	b.n	8013022 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8013012:	7dfb      	ldrb	r3, [r7, #23]
 8013014:	2b01      	cmp	r3, #1
 8013016:	d102      	bne.n	801301e <create_chain+0x122>
 8013018:	f04f 33ff 	mov.w	r3, #4294967295
 801301c:	e000      	b.n	8013020 <create_chain+0x124>
 801301e:	2301      	movs	r3, #1
 8013020:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8013022:	69fb      	ldr	r3, [r7, #28]
}
 8013024:	4618      	mov	r0, r3
 8013026:	3720      	adds	r7, #32
 8013028:	46bd      	mov	sp, r7
 801302a:	bd80      	pop	{r7, pc}

0801302c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801302c:	b480      	push	{r7}
 801302e:	b087      	sub	sp, #28
 8013030:	af00      	add	r7, sp, #0
 8013032:	6078      	str	r0, [r7, #4]
 8013034:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013040:	3304      	adds	r3, #4
 8013042:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8013044:	683b      	ldr	r3, [r7, #0]
 8013046:	0a5b      	lsrs	r3, r3, #9
 8013048:	68fa      	ldr	r2, [r7, #12]
 801304a:	8952      	ldrh	r2, [r2, #10]
 801304c:	fbb3 f3f2 	udiv	r3, r3, r2
 8013050:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013052:	693b      	ldr	r3, [r7, #16]
 8013054:	1d1a      	adds	r2, r3, #4
 8013056:	613a      	str	r2, [r7, #16]
 8013058:	681b      	ldr	r3, [r3, #0]
 801305a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801305c:	68bb      	ldr	r3, [r7, #8]
 801305e:	2b00      	cmp	r3, #0
 8013060:	d101      	bne.n	8013066 <clmt_clust+0x3a>
 8013062:	2300      	movs	r3, #0
 8013064:	e010      	b.n	8013088 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8013066:	697a      	ldr	r2, [r7, #20]
 8013068:	68bb      	ldr	r3, [r7, #8]
 801306a:	429a      	cmp	r2, r3
 801306c:	d307      	bcc.n	801307e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 801306e:	697a      	ldr	r2, [r7, #20]
 8013070:	68bb      	ldr	r3, [r7, #8]
 8013072:	1ad3      	subs	r3, r2, r3
 8013074:	617b      	str	r3, [r7, #20]
 8013076:	693b      	ldr	r3, [r7, #16]
 8013078:	3304      	adds	r3, #4
 801307a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801307c:	e7e9      	b.n	8013052 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 801307e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8013080:	693b      	ldr	r3, [r7, #16]
 8013082:	681a      	ldr	r2, [r3, #0]
 8013084:	697b      	ldr	r3, [r7, #20]
 8013086:	4413      	add	r3, r2
}
 8013088:	4618      	mov	r0, r3
 801308a:	371c      	adds	r7, #28
 801308c:	46bd      	mov	sp, r7
 801308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013092:	4770      	bx	lr

08013094 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8013094:	b580      	push	{r7, lr}
 8013096:	b086      	sub	sp, #24
 8013098:	af00      	add	r7, sp, #0
 801309a:	6078      	str	r0, [r7, #4]
 801309c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	681b      	ldr	r3, [r3, #0]
 80130a2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80130a4:	683b      	ldr	r3, [r7, #0]
 80130a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80130aa:	d204      	bcs.n	80130b6 <dir_sdi+0x22>
 80130ac:	683b      	ldr	r3, [r7, #0]
 80130ae:	f003 031f 	and.w	r3, r3, #31
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d001      	beq.n	80130ba <dir_sdi+0x26>
		return FR_INT_ERR;
 80130b6:	2302      	movs	r3, #2
 80130b8:	e063      	b.n	8013182 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	683a      	ldr	r2, [r7, #0]
 80130be:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	689b      	ldr	r3, [r3, #8]
 80130c4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80130c6:	697b      	ldr	r3, [r7, #20]
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	d106      	bne.n	80130da <dir_sdi+0x46>
 80130cc:	693b      	ldr	r3, [r7, #16]
 80130ce:	781b      	ldrb	r3, [r3, #0]
 80130d0:	2b02      	cmp	r3, #2
 80130d2:	d902      	bls.n	80130da <dir_sdi+0x46>
		clst = fs->dirbase;
 80130d4:	693b      	ldr	r3, [r7, #16]
 80130d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80130d8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80130da:	697b      	ldr	r3, [r7, #20]
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d10c      	bne.n	80130fa <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80130e0:	683b      	ldr	r3, [r7, #0]
 80130e2:	095b      	lsrs	r3, r3, #5
 80130e4:	693a      	ldr	r2, [r7, #16]
 80130e6:	8912      	ldrh	r2, [r2, #8]
 80130e8:	4293      	cmp	r3, r2
 80130ea:	d301      	bcc.n	80130f0 <dir_sdi+0x5c>
 80130ec:	2302      	movs	r3, #2
 80130ee:	e048      	b.n	8013182 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80130f0:	693b      	ldr	r3, [r7, #16]
 80130f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	61da      	str	r2, [r3, #28]
 80130f8:	e029      	b.n	801314e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80130fa:	693b      	ldr	r3, [r7, #16]
 80130fc:	895b      	ldrh	r3, [r3, #10]
 80130fe:	025b      	lsls	r3, r3, #9
 8013100:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013102:	e019      	b.n	8013138 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8013104:	687b      	ldr	r3, [r7, #4]
 8013106:	6979      	ldr	r1, [r7, #20]
 8013108:	4618      	mov	r0, r3
 801310a:	f7ff fcfe 	bl	8012b0a <get_fat>
 801310e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013110:	697b      	ldr	r3, [r7, #20]
 8013112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013116:	d101      	bne.n	801311c <dir_sdi+0x88>
 8013118:	2301      	movs	r3, #1
 801311a:	e032      	b.n	8013182 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801311c:	697b      	ldr	r3, [r7, #20]
 801311e:	2b01      	cmp	r3, #1
 8013120:	d904      	bls.n	801312c <dir_sdi+0x98>
 8013122:	693b      	ldr	r3, [r7, #16]
 8013124:	695b      	ldr	r3, [r3, #20]
 8013126:	697a      	ldr	r2, [r7, #20]
 8013128:	429a      	cmp	r2, r3
 801312a:	d301      	bcc.n	8013130 <dir_sdi+0x9c>
 801312c:	2302      	movs	r3, #2
 801312e:	e028      	b.n	8013182 <dir_sdi+0xee>
			ofs -= csz;
 8013130:	683a      	ldr	r2, [r7, #0]
 8013132:	68fb      	ldr	r3, [r7, #12]
 8013134:	1ad3      	subs	r3, r2, r3
 8013136:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013138:	683a      	ldr	r2, [r7, #0]
 801313a:	68fb      	ldr	r3, [r7, #12]
 801313c:	429a      	cmp	r2, r3
 801313e:	d2e1      	bcs.n	8013104 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8013140:	6979      	ldr	r1, [r7, #20]
 8013142:	6938      	ldr	r0, [r7, #16]
 8013144:	f7ff fcc2 	bl	8012acc <clust2sect>
 8013148:	4602      	mov	r2, r0
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	697a      	ldr	r2, [r7, #20]
 8013152:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	69db      	ldr	r3, [r3, #28]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d101      	bne.n	8013160 <dir_sdi+0xcc>
 801315c:	2302      	movs	r3, #2
 801315e:	e010      	b.n	8013182 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	69da      	ldr	r2, [r3, #28]
 8013164:	683b      	ldr	r3, [r7, #0]
 8013166:	0a5b      	lsrs	r3, r3, #9
 8013168:	441a      	add	r2, r3
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801316e:	693b      	ldr	r3, [r7, #16]
 8013170:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013174:	683b      	ldr	r3, [r7, #0]
 8013176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801317a:	441a      	add	r2, r3
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013180:	2300      	movs	r3, #0
}
 8013182:	4618      	mov	r0, r3
 8013184:	3718      	adds	r7, #24
 8013186:	46bd      	mov	sp, r7
 8013188:	bd80      	pop	{r7, pc}

0801318a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801318a:	b580      	push	{r7, lr}
 801318c:	b086      	sub	sp, #24
 801318e:	af00      	add	r7, sp, #0
 8013190:	6078      	str	r0, [r7, #4]
 8013192:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	695b      	ldr	r3, [r3, #20]
 801319e:	3320      	adds	r3, #32
 80131a0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	69db      	ldr	r3, [r3, #28]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d003      	beq.n	80131b2 <dir_next+0x28>
 80131aa:	68bb      	ldr	r3, [r7, #8]
 80131ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80131b0:	d301      	bcc.n	80131b6 <dir_next+0x2c>
 80131b2:	2304      	movs	r3, #4
 80131b4:	e0aa      	b.n	801330c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131bc:	2b00      	cmp	r3, #0
 80131be:	f040 8098 	bne.w	80132f2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	69db      	ldr	r3, [r3, #28]
 80131c6:	1c5a      	adds	r2, r3, #1
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	699b      	ldr	r3, [r3, #24]
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d10b      	bne.n	80131ec <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80131d4:	68bb      	ldr	r3, [r7, #8]
 80131d6:	095b      	lsrs	r3, r3, #5
 80131d8:	68fa      	ldr	r2, [r7, #12]
 80131da:	8912      	ldrh	r2, [r2, #8]
 80131dc:	4293      	cmp	r3, r2
 80131de:	f0c0 8088 	bcc.w	80132f2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	2200      	movs	r2, #0
 80131e6:	61da      	str	r2, [r3, #28]
 80131e8:	2304      	movs	r3, #4
 80131ea:	e08f      	b.n	801330c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80131ec:	68bb      	ldr	r3, [r7, #8]
 80131ee:	0a5b      	lsrs	r3, r3, #9
 80131f0:	68fa      	ldr	r2, [r7, #12]
 80131f2:	8952      	ldrh	r2, [r2, #10]
 80131f4:	3a01      	subs	r2, #1
 80131f6:	4013      	ands	r3, r2
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d17a      	bne.n	80132f2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80131fc:	687a      	ldr	r2, [r7, #4]
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	699b      	ldr	r3, [r3, #24]
 8013202:	4619      	mov	r1, r3
 8013204:	4610      	mov	r0, r2
 8013206:	f7ff fc80 	bl	8012b0a <get_fat>
 801320a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801320c:	697b      	ldr	r3, [r7, #20]
 801320e:	2b01      	cmp	r3, #1
 8013210:	d801      	bhi.n	8013216 <dir_next+0x8c>
 8013212:	2302      	movs	r3, #2
 8013214:	e07a      	b.n	801330c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8013216:	697b      	ldr	r3, [r7, #20]
 8013218:	f1b3 3fff 	cmp.w	r3, #4294967295
 801321c:	d101      	bne.n	8013222 <dir_next+0x98>
 801321e:	2301      	movs	r3, #1
 8013220:	e074      	b.n	801330c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	695b      	ldr	r3, [r3, #20]
 8013226:	697a      	ldr	r2, [r7, #20]
 8013228:	429a      	cmp	r2, r3
 801322a:	d358      	bcc.n	80132de <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801322c:	683b      	ldr	r3, [r7, #0]
 801322e:	2b00      	cmp	r3, #0
 8013230:	d104      	bne.n	801323c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	2200      	movs	r2, #0
 8013236:	61da      	str	r2, [r3, #28]
 8013238:	2304      	movs	r3, #4
 801323a:	e067      	b.n	801330c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801323c:	687a      	ldr	r2, [r7, #4]
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	699b      	ldr	r3, [r3, #24]
 8013242:	4619      	mov	r1, r3
 8013244:	4610      	mov	r0, r2
 8013246:	f7ff fe59 	bl	8012efc <create_chain>
 801324a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801324c:	697b      	ldr	r3, [r7, #20]
 801324e:	2b00      	cmp	r3, #0
 8013250:	d101      	bne.n	8013256 <dir_next+0xcc>
 8013252:	2307      	movs	r3, #7
 8013254:	e05a      	b.n	801330c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8013256:	697b      	ldr	r3, [r7, #20]
 8013258:	2b01      	cmp	r3, #1
 801325a:	d101      	bne.n	8013260 <dir_next+0xd6>
 801325c:	2302      	movs	r3, #2
 801325e:	e055      	b.n	801330c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013260:	697b      	ldr	r3, [r7, #20]
 8013262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013266:	d101      	bne.n	801326c <dir_next+0xe2>
 8013268:	2301      	movs	r3, #1
 801326a:	e04f      	b.n	801330c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801326c:	68f8      	ldr	r0, [r7, #12]
 801326e:	f7ff fb4d 	bl	801290c <sync_window>
 8013272:	4603      	mov	r3, r0
 8013274:	2b00      	cmp	r3, #0
 8013276:	d001      	beq.n	801327c <dir_next+0xf2>
 8013278:	2301      	movs	r3, #1
 801327a:	e047      	b.n	801330c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801327c:	68fb      	ldr	r3, [r7, #12]
 801327e:	3330      	adds	r3, #48	; 0x30
 8013280:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013284:	2100      	movs	r1, #0
 8013286:	4618      	mov	r0, r3
 8013288:	f7ff f977 	bl	801257a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801328c:	2300      	movs	r3, #0
 801328e:	613b      	str	r3, [r7, #16]
 8013290:	6979      	ldr	r1, [r7, #20]
 8013292:	68f8      	ldr	r0, [r7, #12]
 8013294:	f7ff fc1a 	bl	8012acc <clust2sect>
 8013298:	4602      	mov	r2, r0
 801329a:	68fb      	ldr	r3, [r7, #12]
 801329c:	62da      	str	r2, [r3, #44]	; 0x2c
 801329e:	e012      	b.n	80132c6 <dir_next+0x13c>
						fs->wflag = 1;
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	2201      	movs	r2, #1
 80132a4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80132a6:	68f8      	ldr	r0, [r7, #12]
 80132a8:	f7ff fb30 	bl	801290c <sync_window>
 80132ac:	4603      	mov	r3, r0
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d001      	beq.n	80132b6 <dir_next+0x12c>
 80132b2:	2301      	movs	r3, #1
 80132b4:	e02a      	b.n	801330c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80132b6:	693b      	ldr	r3, [r7, #16]
 80132b8:	3301      	adds	r3, #1
 80132ba:	613b      	str	r3, [r7, #16]
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80132c0:	1c5a      	adds	r2, r3, #1
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	895b      	ldrh	r3, [r3, #10]
 80132ca:	461a      	mov	r2, r3
 80132cc:	693b      	ldr	r3, [r7, #16]
 80132ce:	4293      	cmp	r3, r2
 80132d0:	d3e6      	bcc.n	80132a0 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80132d2:	68fb      	ldr	r3, [r7, #12]
 80132d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80132d6:	693b      	ldr	r3, [r7, #16]
 80132d8:	1ad2      	subs	r2, r2, r3
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	697a      	ldr	r2, [r7, #20]
 80132e2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80132e4:	6979      	ldr	r1, [r7, #20]
 80132e6:	68f8      	ldr	r0, [r7, #12]
 80132e8:	f7ff fbf0 	bl	8012acc <clust2sect>
 80132ec:	4602      	mov	r2, r0
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	68ba      	ldr	r2, [r7, #8]
 80132f6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80132fe:	68bb      	ldr	r3, [r7, #8]
 8013300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013304:	441a      	add	r2, r3
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801330a:	2300      	movs	r3, #0
}
 801330c:	4618      	mov	r0, r3
 801330e:	3718      	adds	r7, #24
 8013310:	46bd      	mov	sp, r7
 8013312:	bd80      	pop	{r7, pc}

08013314 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8013314:	b580      	push	{r7, lr}
 8013316:	b086      	sub	sp, #24
 8013318:	af00      	add	r7, sp, #0
 801331a:	6078      	str	r0, [r7, #4]
 801331c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8013324:	2100      	movs	r1, #0
 8013326:	6878      	ldr	r0, [r7, #4]
 8013328:	f7ff feb4 	bl	8013094 <dir_sdi>
 801332c:	4603      	mov	r3, r0
 801332e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013330:	7dfb      	ldrb	r3, [r7, #23]
 8013332:	2b00      	cmp	r3, #0
 8013334:	d12b      	bne.n	801338e <dir_alloc+0x7a>
		n = 0;
 8013336:	2300      	movs	r3, #0
 8013338:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	69db      	ldr	r3, [r3, #28]
 801333e:	4619      	mov	r1, r3
 8013340:	68f8      	ldr	r0, [r7, #12]
 8013342:	f7ff fb27 	bl	8012994 <move_window>
 8013346:	4603      	mov	r3, r0
 8013348:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801334a:	7dfb      	ldrb	r3, [r7, #23]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d11d      	bne.n	801338c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	6a1b      	ldr	r3, [r3, #32]
 8013354:	781b      	ldrb	r3, [r3, #0]
 8013356:	2be5      	cmp	r3, #229	; 0xe5
 8013358:	d004      	beq.n	8013364 <dir_alloc+0x50>
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	6a1b      	ldr	r3, [r3, #32]
 801335e:	781b      	ldrb	r3, [r3, #0]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d107      	bne.n	8013374 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8013364:	693b      	ldr	r3, [r7, #16]
 8013366:	3301      	adds	r3, #1
 8013368:	613b      	str	r3, [r7, #16]
 801336a:	693a      	ldr	r2, [r7, #16]
 801336c:	683b      	ldr	r3, [r7, #0]
 801336e:	429a      	cmp	r2, r3
 8013370:	d102      	bne.n	8013378 <dir_alloc+0x64>
 8013372:	e00c      	b.n	801338e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8013374:	2300      	movs	r3, #0
 8013376:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8013378:	2101      	movs	r1, #1
 801337a:	6878      	ldr	r0, [r7, #4]
 801337c:	f7ff ff05 	bl	801318a <dir_next>
 8013380:	4603      	mov	r3, r0
 8013382:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8013384:	7dfb      	ldrb	r3, [r7, #23]
 8013386:	2b00      	cmp	r3, #0
 8013388:	d0d7      	beq.n	801333a <dir_alloc+0x26>
 801338a:	e000      	b.n	801338e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801338c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801338e:	7dfb      	ldrb	r3, [r7, #23]
 8013390:	2b04      	cmp	r3, #4
 8013392:	d101      	bne.n	8013398 <dir_alloc+0x84>
 8013394:	2307      	movs	r3, #7
 8013396:	75fb      	strb	r3, [r7, #23]
	return res;
 8013398:	7dfb      	ldrb	r3, [r7, #23]
}
 801339a:	4618      	mov	r0, r3
 801339c:	3718      	adds	r7, #24
 801339e:	46bd      	mov	sp, r7
 80133a0:	bd80      	pop	{r7, pc}

080133a2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80133a2:	b580      	push	{r7, lr}
 80133a4:	b084      	sub	sp, #16
 80133a6:	af00      	add	r7, sp, #0
 80133a8:	6078      	str	r0, [r7, #4]
 80133aa:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80133ac:	683b      	ldr	r3, [r7, #0]
 80133ae:	331a      	adds	r3, #26
 80133b0:	4618      	mov	r0, r3
 80133b2:	f7ff f83f 	bl	8012434 <ld_word>
 80133b6:	4603      	mov	r3, r0
 80133b8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	781b      	ldrb	r3, [r3, #0]
 80133be:	2b03      	cmp	r3, #3
 80133c0:	d109      	bne.n	80133d6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80133c2:	683b      	ldr	r3, [r7, #0]
 80133c4:	3314      	adds	r3, #20
 80133c6:	4618      	mov	r0, r3
 80133c8:	f7ff f834 	bl	8012434 <ld_word>
 80133cc:	4603      	mov	r3, r0
 80133ce:	041b      	lsls	r3, r3, #16
 80133d0:	68fa      	ldr	r2, [r7, #12]
 80133d2:	4313      	orrs	r3, r2
 80133d4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80133d6:	68fb      	ldr	r3, [r7, #12]
}
 80133d8:	4618      	mov	r0, r3
 80133da:	3710      	adds	r7, #16
 80133dc:	46bd      	mov	sp, r7
 80133de:	bd80      	pop	{r7, pc}

080133e0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b084      	sub	sp, #16
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	60f8      	str	r0, [r7, #12]
 80133e8:	60b9      	str	r1, [r7, #8]
 80133ea:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80133ec:	68bb      	ldr	r3, [r7, #8]
 80133ee:	331a      	adds	r3, #26
 80133f0:	687a      	ldr	r2, [r7, #4]
 80133f2:	b292      	uxth	r2, r2
 80133f4:	4611      	mov	r1, r2
 80133f6:	4618      	mov	r0, r3
 80133f8:	f7ff f857 	bl	80124aa <st_word>
	if (fs->fs_type == FS_FAT32) {
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	781b      	ldrb	r3, [r3, #0]
 8013400:	2b03      	cmp	r3, #3
 8013402:	d109      	bne.n	8013418 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8013404:	68bb      	ldr	r3, [r7, #8]
 8013406:	f103 0214 	add.w	r2, r3, #20
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	0c1b      	lsrs	r3, r3, #16
 801340e:	b29b      	uxth	r3, r3
 8013410:	4619      	mov	r1, r3
 8013412:	4610      	mov	r0, r2
 8013414:	f7ff f849 	bl	80124aa <st_word>
	}
}
 8013418:	bf00      	nop
 801341a:	3710      	adds	r7, #16
 801341c:	46bd      	mov	sp, r7
 801341e:	bd80      	pop	{r7, pc}

08013420 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8013420:	b580      	push	{r7, lr}
 8013422:	b086      	sub	sp, #24
 8013424:	af00      	add	r7, sp, #0
 8013426:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 801342e:	2100      	movs	r1, #0
 8013430:	6878      	ldr	r0, [r7, #4]
 8013432:	f7ff fe2f 	bl	8013094 <dir_sdi>
 8013436:	4603      	mov	r3, r0
 8013438:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801343a:	7dfb      	ldrb	r3, [r7, #23]
 801343c:	2b00      	cmp	r3, #0
 801343e:	d001      	beq.n	8013444 <dir_find+0x24>
 8013440:	7dfb      	ldrb	r3, [r7, #23]
 8013442:	e03e      	b.n	80134c2 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	69db      	ldr	r3, [r3, #28]
 8013448:	4619      	mov	r1, r3
 801344a:	6938      	ldr	r0, [r7, #16]
 801344c:	f7ff faa2 	bl	8012994 <move_window>
 8013450:	4603      	mov	r3, r0
 8013452:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013454:	7dfb      	ldrb	r3, [r7, #23]
 8013456:	2b00      	cmp	r3, #0
 8013458:	d12f      	bne.n	80134ba <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	6a1b      	ldr	r3, [r3, #32]
 801345e:	781b      	ldrb	r3, [r3, #0]
 8013460:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8013462:	7bfb      	ldrb	r3, [r7, #15]
 8013464:	2b00      	cmp	r3, #0
 8013466:	d102      	bne.n	801346e <dir_find+0x4e>
 8013468:	2304      	movs	r3, #4
 801346a:	75fb      	strb	r3, [r7, #23]
 801346c:	e028      	b.n	80134c0 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	6a1b      	ldr	r3, [r3, #32]
 8013472:	330b      	adds	r3, #11
 8013474:	781b      	ldrb	r3, [r3, #0]
 8013476:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801347a:	b2da      	uxtb	r2, r3
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	6a1b      	ldr	r3, [r3, #32]
 8013484:	330b      	adds	r3, #11
 8013486:	781b      	ldrb	r3, [r3, #0]
 8013488:	f003 0308 	and.w	r3, r3, #8
 801348c:	2b00      	cmp	r3, #0
 801348e:	d10a      	bne.n	80134a6 <dir_find+0x86>
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	6a18      	ldr	r0, [r3, #32]
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	3324      	adds	r3, #36	; 0x24
 8013498:	220b      	movs	r2, #11
 801349a:	4619      	mov	r1, r3
 801349c:	f7ff f888 	bl	80125b0 <mem_cmp>
 80134a0:	4603      	mov	r3, r0
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d00b      	beq.n	80134be <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80134a6:	2100      	movs	r1, #0
 80134a8:	6878      	ldr	r0, [r7, #4]
 80134aa:	f7ff fe6e 	bl	801318a <dir_next>
 80134ae:	4603      	mov	r3, r0
 80134b0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80134b2:	7dfb      	ldrb	r3, [r7, #23]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d0c5      	beq.n	8013444 <dir_find+0x24>
 80134b8:	e002      	b.n	80134c0 <dir_find+0xa0>
		if (res != FR_OK) break;
 80134ba:	bf00      	nop
 80134bc:	e000      	b.n	80134c0 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80134be:	bf00      	nop

	return res;
 80134c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80134c2:	4618      	mov	r0, r3
 80134c4:	3718      	adds	r7, #24
 80134c6:	46bd      	mov	sp, r7
 80134c8:	bd80      	pop	{r7, pc}

080134ca <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80134ca:	b580      	push	{r7, lr}
 80134cc:	b084      	sub	sp, #16
 80134ce:	af00      	add	r7, sp, #0
 80134d0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80134d8:	2101      	movs	r1, #1
 80134da:	6878      	ldr	r0, [r7, #4]
 80134dc:	f7ff ff1a 	bl	8013314 <dir_alloc>
 80134e0:	4603      	mov	r3, r0
 80134e2:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80134e4:	7bfb      	ldrb	r3, [r7, #15]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d11c      	bne.n	8013524 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	69db      	ldr	r3, [r3, #28]
 80134ee:	4619      	mov	r1, r3
 80134f0:	68b8      	ldr	r0, [r7, #8]
 80134f2:	f7ff fa4f 	bl	8012994 <move_window>
 80134f6:	4603      	mov	r3, r0
 80134f8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80134fa:	7bfb      	ldrb	r3, [r7, #15]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d111      	bne.n	8013524 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	6a1b      	ldr	r3, [r3, #32]
 8013504:	2220      	movs	r2, #32
 8013506:	2100      	movs	r1, #0
 8013508:	4618      	mov	r0, r3
 801350a:	f7ff f836 	bl	801257a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	6a18      	ldr	r0, [r3, #32]
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	3324      	adds	r3, #36	; 0x24
 8013516:	220b      	movs	r2, #11
 8013518:	4619      	mov	r1, r3
 801351a:	f7ff f80d 	bl	8012538 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 801351e:	68bb      	ldr	r3, [r7, #8]
 8013520:	2201      	movs	r2, #1
 8013522:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8013524:	7bfb      	ldrb	r3, [r7, #15]
}
 8013526:	4618      	mov	r0, r3
 8013528:	3710      	adds	r7, #16
 801352a:	46bd      	mov	sp, r7
 801352c:	bd80      	pop	{r7, pc}
	...

08013530 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8013530:	b580      	push	{r7, lr}
 8013532:	b088      	sub	sp, #32
 8013534:	af00      	add	r7, sp, #0
 8013536:	6078      	str	r0, [r7, #4]
 8013538:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801353a:	683b      	ldr	r3, [r7, #0]
 801353c:	681b      	ldr	r3, [r3, #0]
 801353e:	60fb      	str	r3, [r7, #12]
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	3324      	adds	r3, #36	; 0x24
 8013544:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8013546:	220b      	movs	r2, #11
 8013548:	2120      	movs	r1, #32
 801354a:	68b8      	ldr	r0, [r7, #8]
 801354c:	f7ff f815 	bl	801257a <mem_set>
	si = i = 0; ni = 8;
 8013550:	2300      	movs	r3, #0
 8013552:	613b      	str	r3, [r7, #16]
 8013554:	693b      	ldr	r3, [r7, #16]
 8013556:	61fb      	str	r3, [r7, #28]
 8013558:	2308      	movs	r3, #8
 801355a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 801355c:	69fb      	ldr	r3, [r7, #28]
 801355e:	1c5a      	adds	r2, r3, #1
 8013560:	61fa      	str	r2, [r7, #28]
 8013562:	68fa      	ldr	r2, [r7, #12]
 8013564:	4413      	add	r3, r2
 8013566:	781b      	ldrb	r3, [r3, #0]
 8013568:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 801356a:	7efb      	ldrb	r3, [r7, #27]
 801356c:	2b20      	cmp	r3, #32
 801356e:	d94e      	bls.n	801360e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8013570:	7efb      	ldrb	r3, [r7, #27]
 8013572:	2b2f      	cmp	r3, #47	; 0x2f
 8013574:	d006      	beq.n	8013584 <create_name+0x54>
 8013576:	7efb      	ldrb	r3, [r7, #27]
 8013578:	2b5c      	cmp	r3, #92	; 0x5c
 801357a:	d110      	bne.n	801359e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801357c:	e002      	b.n	8013584 <create_name+0x54>
 801357e:	69fb      	ldr	r3, [r7, #28]
 8013580:	3301      	adds	r3, #1
 8013582:	61fb      	str	r3, [r7, #28]
 8013584:	68fa      	ldr	r2, [r7, #12]
 8013586:	69fb      	ldr	r3, [r7, #28]
 8013588:	4413      	add	r3, r2
 801358a:	781b      	ldrb	r3, [r3, #0]
 801358c:	2b2f      	cmp	r3, #47	; 0x2f
 801358e:	d0f6      	beq.n	801357e <create_name+0x4e>
 8013590:	68fa      	ldr	r2, [r7, #12]
 8013592:	69fb      	ldr	r3, [r7, #28]
 8013594:	4413      	add	r3, r2
 8013596:	781b      	ldrb	r3, [r3, #0]
 8013598:	2b5c      	cmp	r3, #92	; 0x5c
 801359a:	d0f0      	beq.n	801357e <create_name+0x4e>
			break;
 801359c:	e038      	b.n	8013610 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801359e:	7efb      	ldrb	r3, [r7, #27]
 80135a0:	2b2e      	cmp	r3, #46	; 0x2e
 80135a2:	d003      	beq.n	80135ac <create_name+0x7c>
 80135a4:	693a      	ldr	r2, [r7, #16]
 80135a6:	697b      	ldr	r3, [r7, #20]
 80135a8:	429a      	cmp	r2, r3
 80135aa:	d30c      	bcc.n	80135c6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80135ac:	697b      	ldr	r3, [r7, #20]
 80135ae:	2b0b      	cmp	r3, #11
 80135b0:	d002      	beq.n	80135b8 <create_name+0x88>
 80135b2:	7efb      	ldrb	r3, [r7, #27]
 80135b4:	2b2e      	cmp	r3, #46	; 0x2e
 80135b6:	d001      	beq.n	80135bc <create_name+0x8c>
 80135b8:	2306      	movs	r3, #6
 80135ba:	e044      	b.n	8013646 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80135bc:	2308      	movs	r3, #8
 80135be:	613b      	str	r3, [r7, #16]
 80135c0:	230b      	movs	r3, #11
 80135c2:	617b      	str	r3, [r7, #20]
			continue;
 80135c4:	e022      	b.n	801360c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80135c6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	da04      	bge.n	80135d8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80135ce:	7efb      	ldrb	r3, [r7, #27]
 80135d0:	3b80      	subs	r3, #128	; 0x80
 80135d2:	4a1f      	ldr	r2, [pc, #124]	; (8013650 <create_name+0x120>)
 80135d4:	5cd3      	ldrb	r3, [r2, r3]
 80135d6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80135d8:	7efb      	ldrb	r3, [r7, #27]
 80135da:	4619      	mov	r1, r3
 80135dc:	481d      	ldr	r0, [pc, #116]	; (8013654 <create_name+0x124>)
 80135de:	f7ff f80e 	bl	80125fe <chk_chr>
 80135e2:	4603      	mov	r3, r0
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d001      	beq.n	80135ec <create_name+0xbc>
 80135e8:	2306      	movs	r3, #6
 80135ea:	e02c      	b.n	8013646 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80135ec:	7efb      	ldrb	r3, [r7, #27]
 80135ee:	2b60      	cmp	r3, #96	; 0x60
 80135f0:	d905      	bls.n	80135fe <create_name+0xce>
 80135f2:	7efb      	ldrb	r3, [r7, #27]
 80135f4:	2b7a      	cmp	r3, #122	; 0x7a
 80135f6:	d802      	bhi.n	80135fe <create_name+0xce>
 80135f8:	7efb      	ldrb	r3, [r7, #27]
 80135fa:	3b20      	subs	r3, #32
 80135fc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80135fe:	693b      	ldr	r3, [r7, #16]
 8013600:	1c5a      	adds	r2, r3, #1
 8013602:	613a      	str	r2, [r7, #16]
 8013604:	68ba      	ldr	r2, [r7, #8]
 8013606:	4413      	add	r3, r2
 8013608:	7efa      	ldrb	r2, [r7, #27]
 801360a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 801360c:	e7a6      	b.n	801355c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801360e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8013610:	68fa      	ldr	r2, [r7, #12]
 8013612:	69fb      	ldr	r3, [r7, #28]
 8013614:	441a      	add	r2, r3
 8013616:	683b      	ldr	r3, [r7, #0]
 8013618:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 801361a:	693b      	ldr	r3, [r7, #16]
 801361c:	2b00      	cmp	r3, #0
 801361e:	d101      	bne.n	8013624 <create_name+0xf4>
 8013620:	2306      	movs	r3, #6
 8013622:	e010      	b.n	8013646 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8013624:	68bb      	ldr	r3, [r7, #8]
 8013626:	781b      	ldrb	r3, [r3, #0]
 8013628:	2be5      	cmp	r3, #229	; 0xe5
 801362a:	d102      	bne.n	8013632 <create_name+0x102>
 801362c:	68bb      	ldr	r3, [r7, #8]
 801362e:	2205      	movs	r2, #5
 8013630:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8013632:	7efb      	ldrb	r3, [r7, #27]
 8013634:	2b20      	cmp	r3, #32
 8013636:	d801      	bhi.n	801363c <create_name+0x10c>
 8013638:	2204      	movs	r2, #4
 801363a:	e000      	b.n	801363e <create_name+0x10e>
 801363c:	2200      	movs	r2, #0
 801363e:	68bb      	ldr	r3, [r7, #8]
 8013640:	330b      	adds	r3, #11
 8013642:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8013644:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8013646:	4618      	mov	r0, r3
 8013648:	3720      	adds	r7, #32
 801364a:	46bd      	mov	sp, r7
 801364c:	bd80      	pop	{r7, pc}
 801364e:	bf00      	nop
 8013650:	08017fc0 	.word	0x08017fc0
 8013654:	08017f28 	.word	0x08017f28

08013658 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8013658:	b580      	push	{r7, lr}
 801365a:	b086      	sub	sp, #24
 801365c:	af00      	add	r7, sp, #0
 801365e:	6078      	str	r0, [r7, #4]
 8013660:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8013666:	693b      	ldr	r3, [r7, #16]
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801366c:	e002      	b.n	8013674 <follow_path+0x1c>
 801366e:	683b      	ldr	r3, [r7, #0]
 8013670:	3301      	adds	r3, #1
 8013672:	603b      	str	r3, [r7, #0]
 8013674:	683b      	ldr	r3, [r7, #0]
 8013676:	781b      	ldrb	r3, [r3, #0]
 8013678:	2b2f      	cmp	r3, #47	; 0x2f
 801367a:	d0f8      	beq.n	801366e <follow_path+0x16>
 801367c:	683b      	ldr	r3, [r7, #0]
 801367e:	781b      	ldrb	r3, [r3, #0]
 8013680:	2b5c      	cmp	r3, #92	; 0x5c
 8013682:	d0f4      	beq.n	801366e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8013684:	693b      	ldr	r3, [r7, #16]
 8013686:	2200      	movs	r2, #0
 8013688:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801368a:	683b      	ldr	r3, [r7, #0]
 801368c:	781b      	ldrb	r3, [r3, #0]
 801368e:	2b1f      	cmp	r3, #31
 8013690:	d80a      	bhi.n	80136a8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	2280      	movs	r2, #128	; 0x80
 8013696:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801369a:	2100      	movs	r1, #0
 801369c:	6878      	ldr	r0, [r7, #4]
 801369e:	f7ff fcf9 	bl	8013094 <dir_sdi>
 80136a2:	4603      	mov	r3, r0
 80136a4:	75fb      	strb	r3, [r7, #23]
 80136a6:	e043      	b.n	8013730 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80136a8:	463b      	mov	r3, r7
 80136aa:	4619      	mov	r1, r3
 80136ac:	6878      	ldr	r0, [r7, #4]
 80136ae:	f7ff ff3f 	bl	8013530 <create_name>
 80136b2:	4603      	mov	r3, r0
 80136b4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80136b6:	7dfb      	ldrb	r3, [r7, #23]
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d134      	bne.n	8013726 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80136bc:	6878      	ldr	r0, [r7, #4]
 80136be:	f7ff feaf 	bl	8013420 <dir_find>
 80136c2:	4603      	mov	r3, r0
 80136c4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80136cc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80136ce:	7dfb      	ldrb	r3, [r7, #23]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d00a      	beq.n	80136ea <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80136d4:	7dfb      	ldrb	r3, [r7, #23]
 80136d6:	2b04      	cmp	r3, #4
 80136d8:	d127      	bne.n	801372a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80136da:	7afb      	ldrb	r3, [r7, #11]
 80136dc:	f003 0304 	and.w	r3, r3, #4
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d122      	bne.n	801372a <follow_path+0xd2>
 80136e4:	2305      	movs	r3, #5
 80136e6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80136e8:	e01f      	b.n	801372a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80136ea:	7afb      	ldrb	r3, [r7, #11]
 80136ec:	f003 0304 	and.w	r3, r3, #4
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d11c      	bne.n	801372e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80136f4:	693b      	ldr	r3, [r7, #16]
 80136f6:	799b      	ldrb	r3, [r3, #6]
 80136f8:	f003 0310 	and.w	r3, r3, #16
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d102      	bne.n	8013706 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013700:	2305      	movs	r3, #5
 8013702:	75fb      	strb	r3, [r7, #23]
 8013704:	e014      	b.n	8013730 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	695b      	ldr	r3, [r3, #20]
 8013710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013714:	4413      	add	r3, r2
 8013716:	4619      	mov	r1, r3
 8013718:	68f8      	ldr	r0, [r7, #12]
 801371a:	f7ff fe42 	bl	80133a2 <ld_clust>
 801371e:	4602      	mov	r2, r0
 8013720:	693b      	ldr	r3, [r7, #16]
 8013722:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013724:	e7c0      	b.n	80136a8 <follow_path+0x50>
			if (res != FR_OK) break;
 8013726:	bf00      	nop
 8013728:	e002      	b.n	8013730 <follow_path+0xd8>
				break;
 801372a:	bf00      	nop
 801372c:	e000      	b.n	8013730 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801372e:	bf00      	nop
			}
		}
	}

	return res;
 8013730:	7dfb      	ldrb	r3, [r7, #23]
}
 8013732:	4618      	mov	r0, r3
 8013734:	3718      	adds	r7, #24
 8013736:	46bd      	mov	sp, r7
 8013738:	bd80      	pop	{r7, pc}

0801373a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801373a:	b480      	push	{r7}
 801373c:	b087      	sub	sp, #28
 801373e:	af00      	add	r7, sp, #0
 8013740:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8013742:	f04f 33ff 	mov.w	r3, #4294967295
 8013746:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	681b      	ldr	r3, [r3, #0]
 801374c:	2b00      	cmp	r3, #0
 801374e:	d031      	beq.n	80137b4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8013750:	687b      	ldr	r3, [r7, #4]
 8013752:	681b      	ldr	r3, [r3, #0]
 8013754:	617b      	str	r3, [r7, #20]
 8013756:	e002      	b.n	801375e <get_ldnumber+0x24>
 8013758:	697b      	ldr	r3, [r7, #20]
 801375a:	3301      	adds	r3, #1
 801375c:	617b      	str	r3, [r7, #20]
 801375e:	697b      	ldr	r3, [r7, #20]
 8013760:	781b      	ldrb	r3, [r3, #0]
 8013762:	2b20      	cmp	r3, #32
 8013764:	d903      	bls.n	801376e <get_ldnumber+0x34>
 8013766:	697b      	ldr	r3, [r7, #20]
 8013768:	781b      	ldrb	r3, [r3, #0]
 801376a:	2b3a      	cmp	r3, #58	; 0x3a
 801376c:	d1f4      	bne.n	8013758 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801376e:	697b      	ldr	r3, [r7, #20]
 8013770:	781b      	ldrb	r3, [r3, #0]
 8013772:	2b3a      	cmp	r3, #58	; 0x3a
 8013774:	d11c      	bne.n	80137b0 <get_ldnumber+0x76>
			tp = *path;
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	1c5a      	adds	r2, r3, #1
 8013780:	60fa      	str	r2, [r7, #12]
 8013782:	781b      	ldrb	r3, [r3, #0]
 8013784:	3b30      	subs	r3, #48	; 0x30
 8013786:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8013788:	68bb      	ldr	r3, [r7, #8]
 801378a:	2b09      	cmp	r3, #9
 801378c:	d80e      	bhi.n	80137ac <get_ldnumber+0x72>
 801378e:	68fa      	ldr	r2, [r7, #12]
 8013790:	697b      	ldr	r3, [r7, #20]
 8013792:	429a      	cmp	r2, r3
 8013794:	d10a      	bne.n	80137ac <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8013796:	68bb      	ldr	r3, [r7, #8]
 8013798:	2b00      	cmp	r3, #0
 801379a:	d107      	bne.n	80137ac <get_ldnumber+0x72>
					vol = (int)i;
 801379c:	68bb      	ldr	r3, [r7, #8]
 801379e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80137a0:	697b      	ldr	r3, [r7, #20]
 80137a2:	3301      	adds	r3, #1
 80137a4:	617b      	str	r3, [r7, #20]
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	697a      	ldr	r2, [r7, #20]
 80137aa:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80137ac:	693b      	ldr	r3, [r7, #16]
 80137ae:	e002      	b.n	80137b6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80137b0:	2300      	movs	r3, #0
 80137b2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80137b4:	693b      	ldr	r3, [r7, #16]
}
 80137b6:	4618      	mov	r0, r3
 80137b8:	371c      	adds	r7, #28
 80137ba:	46bd      	mov	sp, r7
 80137bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137c0:	4770      	bx	lr
	...

080137c4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80137c4:	b580      	push	{r7, lr}
 80137c6:	b082      	sub	sp, #8
 80137c8:	af00      	add	r7, sp, #0
 80137ca:	6078      	str	r0, [r7, #4]
 80137cc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	2200      	movs	r2, #0
 80137d2:	70da      	strb	r2, [r3, #3]
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	f04f 32ff 	mov.w	r2, #4294967295
 80137da:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80137dc:	6839      	ldr	r1, [r7, #0]
 80137de:	6878      	ldr	r0, [r7, #4]
 80137e0:	f7ff f8d8 	bl	8012994 <move_window>
 80137e4:	4603      	mov	r3, r0
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d001      	beq.n	80137ee <check_fs+0x2a>
 80137ea:	2304      	movs	r3, #4
 80137ec:	e038      	b.n	8013860 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	3330      	adds	r3, #48	; 0x30
 80137f2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80137f6:	4618      	mov	r0, r3
 80137f8:	f7fe fe1c 	bl	8012434 <ld_word>
 80137fc:	4603      	mov	r3, r0
 80137fe:	461a      	mov	r2, r3
 8013800:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8013804:	429a      	cmp	r2, r3
 8013806:	d001      	beq.n	801380c <check_fs+0x48>
 8013808:	2303      	movs	r3, #3
 801380a:	e029      	b.n	8013860 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013812:	2be9      	cmp	r3, #233	; 0xe9
 8013814:	d009      	beq.n	801382a <check_fs+0x66>
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801381c:	2beb      	cmp	r3, #235	; 0xeb
 801381e:	d11e      	bne.n	801385e <check_fs+0x9a>
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8013826:	2b90      	cmp	r3, #144	; 0x90
 8013828:	d119      	bne.n	801385e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	3330      	adds	r3, #48	; 0x30
 801382e:	3336      	adds	r3, #54	; 0x36
 8013830:	4618      	mov	r0, r3
 8013832:	f7fe fe17 	bl	8012464 <ld_dword>
 8013836:	4603      	mov	r3, r0
 8013838:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801383c:	4a0a      	ldr	r2, [pc, #40]	; (8013868 <check_fs+0xa4>)
 801383e:	4293      	cmp	r3, r2
 8013840:	d101      	bne.n	8013846 <check_fs+0x82>
 8013842:	2300      	movs	r3, #0
 8013844:	e00c      	b.n	8013860 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	3330      	adds	r3, #48	; 0x30
 801384a:	3352      	adds	r3, #82	; 0x52
 801384c:	4618      	mov	r0, r3
 801384e:	f7fe fe09 	bl	8012464 <ld_dword>
 8013852:	4603      	mov	r3, r0
 8013854:	4a05      	ldr	r2, [pc, #20]	; (801386c <check_fs+0xa8>)
 8013856:	4293      	cmp	r3, r2
 8013858:	d101      	bne.n	801385e <check_fs+0x9a>
 801385a:	2300      	movs	r3, #0
 801385c:	e000      	b.n	8013860 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801385e:	2302      	movs	r3, #2
}
 8013860:	4618      	mov	r0, r3
 8013862:	3708      	adds	r7, #8
 8013864:	46bd      	mov	sp, r7
 8013866:	bd80      	pop	{r7, pc}
 8013868:	00544146 	.word	0x00544146
 801386c:	33544146 	.word	0x33544146

08013870 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8013870:	b580      	push	{r7, lr}
 8013872:	b096      	sub	sp, #88	; 0x58
 8013874:	af00      	add	r7, sp, #0
 8013876:	60f8      	str	r0, [r7, #12]
 8013878:	60b9      	str	r1, [r7, #8]
 801387a:	4613      	mov	r3, r2
 801387c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801387e:	68bb      	ldr	r3, [r7, #8]
 8013880:	2200      	movs	r2, #0
 8013882:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8013884:	68f8      	ldr	r0, [r7, #12]
 8013886:	f7ff ff58 	bl	801373a <get_ldnumber>
 801388a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801388c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801388e:	2b00      	cmp	r3, #0
 8013890:	da01      	bge.n	8013896 <find_volume+0x26>
 8013892:	230b      	movs	r3, #11
 8013894:	e22d      	b.n	8013cf2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8013896:	4aa1      	ldr	r2, [pc, #644]	; (8013b1c <find_volume+0x2ac>)
 8013898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801389a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801389e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80138a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d101      	bne.n	80138aa <find_volume+0x3a>
 80138a6:	230c      	movs	r3, #12
 80138a8:	e223      	b.n	8013cf2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80138aa:	68bb      	ldr	r3, [r7, #8]
 80138ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80138ae:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80138b0:	79fb      	ldrb	r3, [r7, #7]
 80138b2:	f023 0301 	bic.w	r3, r3, #1
 80138b6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80138b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138ba:	781b      	ldrb	r3, [r3, #0]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d01a      	beq.n	80138f6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80138c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138c2:	785b      	ldrb	r3, [r3, #1]
 80138c4:	4618      	mov	r0, r3
 80138c6:	f7fe fd17 	bl	80122f8 <disk_status>
 80138ca:	4603      	mov	r3, r0
 80138cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80138d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80138d4:	f003 0301 	and.w	r3, r3, #1
 80138d8:	2b00      	cmp	r3, #0
 80138da:	d10c      	bne.n	80138f6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80138dc:	79fb      	ldrb	r3, [r7, #7]
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d007      	beq.n	80138f2 <find_volume+0x82>
 80138e2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80138e6:	f003 0304 	and.w	r3, r3, #4
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d001      	beq.n	80138f2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80138ee:	230a      	movs	r3, #10
 80138f0:	e1ff      	b.n	8013cf2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 80138f2:	2300      	movs	r3, #0
 80138f4:	e1fd      	b.n	8013cf2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80138f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80138f8:	2200      	movs	r2, #0
 80138fa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80138fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80138fe:	b2da      	uxtb	r2, r3
 8013900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013902:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8013904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013906:	785b      	ldrb	r3, [r3, #1]
 8013908:	4618      	mov	r0, r3
 801390a:	f7fe fd0f 	bl	801232c <disk_initialize>
 801390e:	4603      	mov	r3, r0
 8013910:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8013914:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013918:	f003 0301 	and.w	r3, r3, #1
 801391c:	2b00      	cmp	r3, #0
 801391e:	d001      	beq.n	8013924 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8013920:	2303      	movs	r3, #3
 8013922:	e1e6      	b.n	8013cf2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8013924:	79fb      	ldrb	r3, [r7, #7]
 8013926:	2b00      	cmp	r3, #0
 8013928:	d007      	beq.n	801393a <find_volume+0xca>
 801392a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801392e:	f003 0304 	and.w	r3, r3, #4
 8013932:	2b00      	cmp	r3, #0
 8013934:	d001      	beq.n	801393a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8013936:	230a      	movs	r3, #10
 8013938:	e1db      	b.n	8013cf2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801393a:	2300      	movs	r3, #0
 801393c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801393e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013940:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013942:	f7ff ff3f 	bl	80137c4 <check_fs>
 8013946:	4603      	mov	r3, r0
 8013948:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801394c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013950:	2b02      	cmp	r3, #2
 8013952:	d149      	bne.n	80139e8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8013954:	2300      	movs	r3, #0
 8013956:	643b      	str	r3, [r7, #64]	; 0x40
 8013958:	e01e      	b.n	8013998 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801395a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801395c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8013960:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013962:	011b      	lsls	r3, r3, #4
 8013964:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8013968:	4413      	add	r3, r2
 801396a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801396c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801396e:	3304      	adds	r3, #4
 8013970:	781b      	ldrb	r3, [r3, #0]
 8013972:	2b00      	cmp	r3, #0
 8013974:	d006      	beq.n	8013984 <find_volume+0x114>
 8013976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013978:	3308      	adds	r3, #8
 801397a:	4618      	mov	r0, r3
 801397c:	f7fe fd72 	bl	8012464 <ld_dword>
 8013980:	4602      	mov	r2, r0
 8013982:	e000      	b.n	8013986 <find_volume+0x116>
 8013984:	2200      	movs	r2, #0
 8013986:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013988:	009b      	lsls	r3, r3, #2
 801398a:	3358      	adds	r3, #88	; 0x58
 801398c:	443b      	add	r3, r7
 801398e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8013992:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013994:	3301      	adds	r3, #1
 8013996:	643b      	str	r3, [r7, #64]	; 0x40
 8013998:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801399a:	2b03      	cmp	r3, #3
 801399c:	d9dd      	bls.n	801395a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801399e:	2300      	movs	r3, #0
 80139a0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80139a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d002      	beq.n	80139ae <find_volume+0x13e>
 80139a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80139aa:	3b01      	subs	r3, #1
 80139ac:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80139ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80139b0:	009b      	lsls	r3, r3, #2
 80139b2:	3358      	adds	r3, #88	; 0x58
 80139b4:	443b      	add	r3, r7
 80139b6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80139ba:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80139bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d005      	beq.n	80139ce <find_volume+0x15e>
 80139c2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80139c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80139c6:	f7ff fefd 	bl	80137c4 <check_fs>
 80139ca:	4603      	mov	r3, r0
 80139cc:	e000      	b.n	80139d0 <find_volume+0x160>
 80139ce:	2303      	movs	r3, #3
 80139d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80139d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80139d8:	2b01      	cmp	r3, #1
 80139da:	d905      	bls.n	80139e8 <find_volume+0x178>
 80139dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80139de:	3301      	adds	r3, #1
 80139e0:	643b      	str	r3, [r7, #64]	; 0x40
 80139e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80139e4:	2b03      	cmp	r3, #3
 80139e6:	d9e2      	bls.n	80139ae <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80139e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80139ec:	2b04      	cmp	r3, #4
 80139ee:	d101      	bne.n	80139f4 <find_volume+0x184>
 80139f0:	2301      	movs	r3, #1
 80139f2:	e17e      	b.n	8013cf2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80139f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80139f8:	2b01      	cmp	r3, #1
 80139fa:	d901      	bls.n	8013a00 <find_volume+0x190>
 80139fc:	230d      	movs	r3, #13
 80139fe:	e178      	b.n	8013cf2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8013a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a02:	3330      	adds	r3, #48	; 0x30
 8013a04:	330b      	adds	r3, #11
 8013a06:	4618      	mov	r0, r3
 8013a08:	f7fe fd14 	bl	8012434 <ld_word>
 8013a0c:	4603      	mov	r3, r0
 8013a0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013a12:	d001      	beq.n	8013a18 <find_volume+0x1a8>
 8013a14:	230d      	movs	r3, #13
 8013a16:	e16c      	b.n	8013cf2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8013a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a1a:	3330      	adds	r3, #48	; 0x30
 8013a1c:	3316      	adds	r3, #22
 8013a1e:	4618      	mov	r0, r3
 8013a20:	f7fe fd08 	bl	8012434 <ld_word>
 8013a24:	4603      	mov	r3, r0
 8013a26:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8013a28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d106      	bne.n	8013a3c <find_volume+0x1cc>
 8013a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a30:	3330      	adds	r3, #48	; 0x30
 8013a32:	3324      	adds	r3, #36	; 0x24
 8013a34:	4618      	mov	r0, r3
 8013a36:	f7fe fd15 	bl	8012464 <ld_dword>
 8013a3a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8013a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013a40:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8013a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a44:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8013a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a4a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8013a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a4e:	789b      	ldrb	r3, [r3, #2]
 8013a50:	2b01      	cmp	r3, #1
 8013a52:	d005      	beq.n	8013a60 <find_volume+0x1f0>
 8013a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a56:	789b      	ldrb	r3, [r3, #2]
 8013a58:	2b02      	cmp	r3, #2
 8013a5a:	d001      	beq.n	8013a60 <find_volume+0x1f0>
 8013a5c:	230d      	movs	r3, #13
 8013a5e:	e148      	b.n	8013cf2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8013a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a62:	789b      	ldrb	r3, [r3, #2]
 8013a64:	461a      	mov	r2, r3
 8013a66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013a68:	fb02 f303 	mul.w	r3, r2, r3
 8013a6c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8013a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013a74:	b29a      	uxth	r2, r3
 8013a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a78:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8013a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a7c:	895b      	ldrh	r3, [r3, #10]
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d008      	beq.n	8013a94 <find_volume+0x224>
 8013a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a84:	895b      	ldrh	r3, [r3, #10]
 8013a86:	461a      	mov	r2, r3
 8013a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a8a:	895b      	ldrh	r3, [r3, #10]
 8013a8c:	3b01      	subs	r3, #1
 8013a8e:	4013      	ands	r3, r2
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d001      	beq.n	8013a98 <find_volume+0x228>
 8013a94:	230d      	movs	r3, #13
 8013a96:	e12c      	b.n	8013cf2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8013a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a9a:	3330      	adds	r3, #48	; 0x30
 8013a9c:	3311      	adds	r3, #17
 8013a9e:	4618      	mov	r0, r3
 8013aa0:	f7fe fcc8 	bl	8012434 <ld_word>
 8013aa4:	4603      	mov	r3, r0
 8013aa6:	461a      	mov	r2, r3
 8013aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013aaa:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8013aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013aae:	891b      	ldrh	r3, [r3, #8]
 8013ab0:	f003 030f 	and.w	r3, r3, #15
 8013ab4:	b29b      	uxth	r3, r3
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d001      	beq.n	8013abe <find_volume+0x24e>
 8013aba:	230d      	movs	r3, #13
 8013abc:	e119      	b.n	8013cf2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8013abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ac0:	3330      	adds	r3, #48	; 0x30
 8013ac2:	3313      	adds	r3, #19
 8013ac4:	4618      	mov	r0, r3
 8013ac6:	f7fe fcb5 	bl	8012434 <ld_word>
 8013aca:	4603      	mov	r3, r0
 8013acc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8013ace:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d106      	bne.n	8013ae2 <find_volume+0x272>
 8013ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ad6:	3330      	adds	r3, #48	; 0x30
 8013ad8:	3320      	adds	r3, #32
 8013ada:	4618      	mov	r0, r3
 8013adc:	f7fe fcc2 	bl	8012464 <ld_dword>
 8013ae0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8013ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ae4:	3330      	adds	r3, #48	; 0x30
 8013ae6:	330e      	adds	r3, #14
 8013ae8:	4618      	mov	r0, r3
 8013aea:	f7fe fca3 	bl	8012434 <ld_word>
 8013aee:	4603      	mov	r3, r0
 8013af0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8013af2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	d101      	bne.n	8013afc <find_volume+0x28c>
 8013af8:	230d      	movs	r3, #13
 8013afa:	e0fa      	b.n	8013cf2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8013afc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013afe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013b00:	4413      	add	r3, r2
 8013b02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013b04:	8912      	ldrh	r2, [r2, #8]
 8013b06:	0912      	lsrs	r2, r2, #4
 8013b08:	b292      	uxth	r2, r2
 8013b0a:	4413      	add	r3, r2
 8013b0c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8013b0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b12:	429a      	cmp	r2, r3
 8013b14:	d204      	bcs.n	8013b20 <find_volume+0x2b0>
 8013b16:	230d      	movs	r3, #13
 8013b18:	e0eb      	b.n	8013cf2 <find_volume+0x482>
 8013b1a:	bf00      	nop
 8013b1c:	24008df0 	.word	0x24008df0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8013b20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b24:	1ad3      	subs	r3, r2, r3
 8013b26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013b28:	8952      	ldrh	r2, [r2, #10]
 8013b2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8013b2e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8013b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d101      	bne.n	8013b3a <find_volume+0x2ca>
 8013b36:	230d      	movs	r3, #13
 8013b38:	e0db      	b.n	8013cf2 <find_volume+0x482>
		fmt = FS_FAT32;
 8013b3a:	2303      	movs	r3, #3
 8013b3c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8013b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b42:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8013b46:	4293      	cmp	r3, r2
 8013b48:	d802      	bhi.n	8013b50 <find_volume+0x2e0>
 8013b4a:	2302      	movs	r3, #2
 8013b4c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8013b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b52:	f640 72f5 	movw	r2, #4085	; 0xff5
 8013b56:	4293      	cmp	r3, r2
 8013b58:	d802      	bhi.n	8013b60 <find_volume+0x2f0>
 8013b5a:	2301      	movs	r3, #1
 8013b5c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8013b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b62:	1c9a      	adds	r2, r3, #2
 8013b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b66:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8013b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b6a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8013b6c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8013b6e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013b70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013b72:	441a      	add	r2, r3
 8013b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b76:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8013b78:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8013b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b7c:	441a      	add	r2, r3
 8013b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b80:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8013b82:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013b86:	2b03      	cmp	r3, #3
 8013b88:	d11e      	bne.n	8013bc8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8013b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b8c:	3330      	adds	r3, #48	; 0x30
 8013b8e:	332a      	adds	r3, #42	; 0x2a
 8013b90:	4618      	mov	r0, r3
 8013b92:	f7fe fc4f 	bl	8012434 <ld_word>
 8013b96:	4603      	mov	r3, r0
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d001      	beq.n	8013ba0 <find_volume+0x330>
 8013b9c:	230d      	movs	r3, #13
 8013b9e:	e0a8      	b.n	8013cf2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8013ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ba2:	891b      	ldrh	r3, [r3, #8]
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d001      	beq.n	8013bac <find_volume+0x33c>
 8013ba8:	230d      	movs	r3, #13
 8013baa:	e0a2      	b.n	8013cf2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8013bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bae:	3330      	adds	r3, #48	; 0x30
 8013bb0:	332c      	adds	r3, #44	; 0x2c
 8013bb2:	4618      	mov	r0, r3
 8013bb4:	f7fe fc56 	bl	8012464 <ld_dword>
 8013bb8:	4602      	mov	r2, r0
 8013bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bbc:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8013bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bc0:	695b      	ldr	r3, [r3, #20]
 8013bc2:	009b      	lsls	r3, r3, #2
 8013bc4:	647b      	str	r3, [r7, #68]	; 0x44
 8013bc6:	e01f      	b.n	8013c08 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8013bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bca:	891b      	ldrh	r3, [r3, #8]
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d101      	bne.n	8013bd4 <find_volume+0x364>
 8013bd0:	230d      	movs	r3, #13
 8013bd2:	e08e      	b.n	8013cf2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8013bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bd6:	6a1a      	ldr	r2, [r3, #32]
 8013bd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013bda:	441a      	add	r2, r3
 8013bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bde:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8013be0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013be4:	2b02      	cmp	r3, #2
 8013be6:	d103      	bne.n	8013bf0 <find_volume+0x380>
 8013be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bea:	695b      	ldr	r3, [r3, #20]
 8013bec:	005b      	lsls	r3, r3, #1
 8013bee:	e00a      	b.n	8013c06 <find_volume+0x396>
 8013bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bf2:	695a      	ldr	r2, [r3, #20]
 8013bf4:	4613      	mov	r3, r2
 8013bf6:	005b      	lsls	r3, r3, #1
 8013bf8:	4413      	add	r3, r2
 8013bfa:	085a      	lsrs	r2, r3, #1
 8013bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bfe:	695b      	ldr	r3, [r3, #20]
 8013c00:	f003 0301 	and.w	r3, r3, #1
 8013c04:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8013c06:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8013c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c0a:	699a      	ldr	r2, [r3, #24]
 8013c0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013c0e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8013c12:	0a5b      	lsrs	r3, r3, #9
 8013c14:	429a      	cmp	r2, r3
 8013c16:	d201      	bcs.n	8013c1c <find_volume+0x3ac>
 8013c18:	230d      	movs	r3, #13
 8013c1a:	e06a      	b.n	8013cf2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8013c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8013c22:	611a      	str	r2, [r3, #16]
 8013c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c26:	691a      	ldr	r2, [r3, #16]
 8013c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c2a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8013c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c2e:	2280      	movs	r2, #128	; 0x80
 8013c30:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8013c32:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013c36:	2b03      	cmp	r3, #3
 8013c38:	d149      	bne.n	8013cce <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8013c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c3c:	3330      	adds	r3, #48	; 0x30
 8013c3e:	3330      	adds	r3, #48	; 0x30
 8013c40:	4618      	mov	r0, r3
 8013c42:	f7fe fbf7 	bl	8012434 <ld_word>
 8013c46:	4603      	mov	r3, r0
 8013c48:	2b01      	cmp	r3, #1
 8013c4a:	d140      	bne.n	8013cce <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8013c4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013c4e:	3301      	adds	r3, #1
 8013c50:	4619      	mov	r1, r3
 8013c52:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013c54:	f7fe fe9e 	bl	8012994 <move_window>
 8013c58:	4603      	mov	r3, r0
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d137      	bne.n	8013cce <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8013c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c60:	2200      	movs	r2, #0
 8013c62:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8013c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c66:	3330      	adds	r3, #48	; 0x30
 8013c68:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013c6c:	4618      	mov	r0, r3
 8013c6e:	f7fe fbe1 	bl	8012434 <ld_word>
 8013c72:	4603      	mov	r3, r0
 8013c74:	461a      	mov	r2, r3
 8013c76:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8013c7a:	429a      	cmp	r2, r3
 8013c7c:	d127      	bne.n	8013cce <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8013c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c80:	3330      	adds	r3, #48	; 0x30
 8013c82:	4618      	mov	r0, r3
 8013c84:	f7fe fbee 	bl	8012464 <ld_dword>
 8013c88:	4603      	mov	r3, r0
 8013c8a:	4a1c      	ldr	r2, [pc, #112]	; (8013cfc <find_volume+0x48c>)
 8013c8c:	4293      	cmp	r3, r2
 8013c8e:	d11e      	bne.n	8013cce <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8013c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c92:	3330      	adds	r3, #48	; 0x30
 8013c94:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8013c98:	4618      	mov	r0, r3
 8013c9a:	f7fe fbe3 	bl	8012464 <ld_dword>
 8013c9e:	4603      	mov	r3, r0
 8013ca0:	4a17      	ldr	r2, [pc, #92]	; (8013d00 <find_volume+0x490>)
 8013ca2:	4293      	cmp	r3, r2
 8013ca4:	d113      	bne.n	8013cce <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8013ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ca8:	3330      	adds	r3, #48	; 0x30
 8013caa:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8013cae:	4618      	mov	r0, r3
 8013cb0:	f7fe fbd8 	bl	8012464 <ld_dword>
 8013cb4:	4602      	mov	r2, r0
 8013cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013cb8:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8013cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013cbc:	3330      	adds	r3, #48	; 0x30
 8013cbe:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8013cc2:	4618      	mov	r0, r3
 8013cc4:	f7fe fbce 	bl	8012464 <ld_dword>
 8013cc8:	4602      	mov	r2, r0
 8013cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ccc:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8013cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013cd0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8013cd4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8013cd6:	4b0b      	ldr	r3, [pc, #44]	; (8013d04 <find_volume+0x494>)
 8013cd8:	881b      	ldrh	r3, [r3, #0]
 8013cda:	3301      	adds	r3, #1
 8013cdc:	b29a      	uxth	r2, r3
 8013cde:	4b09      	ldr	r3, [pc, #36]	; (8013d04 <find_volume+0x494>)
 8013ce0:	801a      	strh	r2, [r3, #0]
 8013ce2:	4b08      	ldr	r3, [pc, #32]	; (8013d04 <find_volume+0x494>)
 8013ce4:	881a      	ldrh	r2, [r3, #0]
 8013ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ce8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8013cea:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013cec:	f7fe fdea 	bl	80128c4 <clear_lock>
#endif
	return FR_OK;
 8013cf0:	2300      	movs	r3, #0
}
 8013cf2:	4618      	mov	r0, r3
 8013cf4:	3758      	adds	r7, #88	; 0x58
 8013cf6:	46bd      	mov	sp, r7
 8013cf8:	bd80      	pop	{r7, pc}
 8013cfa:	bf00      	nop
 8013cfc:	41615252 	.word	0x41615252
 8013d00:	61417272 	.word	0x61417272
 8013d04:	24008df4 	.word	0x24008df4

08013d08 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8013d08:	b580      	push	{r7, lr}
 8013d0a:	b084      	sub	sp, #16
 8013d0c:	af00      	add	r7, sp, #0
 8013d0e:	6078      	str	r0, [r7, #4]
 8013d10:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8013d12:	2309      	movs	r3, #9
 8013d14:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d01c      	beq.n	8013d56 <validate+0x4e>
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d018      	beq.n	8013d56 <validate+0x4e>
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	681b      	ldr	r3, [r3, #0]
 8013d28:	781b      	ldrb	r3, [r3, #0]
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d013      	beq.n	8013d56 <validate+0x4e>
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	889a      	ldrh	r2, [r3, #4]
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	88db      	ldrh	r3, [r3, #6]
 8013d38:	429a      	cmp	r2, r3
 8013d3a:	d10c      	bne.n	8013d56 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	785b      	ldrb	r3, [r3, #1]
 8013d42:	4618      	mov	r0, r3
 8013d44:	f7fe fad8 	bl	80122f8 <disk_status>
 8013d48:	4603      	mov	r3, r0
 8013d4a:	f003 0301 	and.w	r3, r3, #1
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d101      	bne.n	8013d56 <validate+0x4e>
			res = FR_OK;
 8013d52:	2300      	movs	r3, #0
 8013d54:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8013d56:	7bfb      	ldrb	r3, [r7, #15]
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d102      	bne.n	8013d62 <validate+0x5a>
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	e000      	b.n	8013d64 <validate+0x5c>
 8013d62:	2300      	movs	r3, #0
 8013d64:	683a      	ldr	r2, [r7, #0]
 8013d66:	6013      	str	r3, [r2, #0]
	return res;
 8013d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	3710      	adds	r7, #16
 8013d6e:	46bd      	mov	sp, r7
 8013d70:	bd80      	pop	{r7, pc}
	...

08013d74 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8013d74:	b580      	push	{r7, lr}
 8013d76:	b088      	sub	sp, #32
 8013d78:	af00      	add	r7, sp, #0
 8013d7a:	60f8      	str	r0, [r7, #12]
 8013d7c:	60b9      	str	r1, [r7, #8]
 8013d7e:	4613      	mov	r3, r2
 8013d80:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8013d82:	68bb      	ldr	r3, [r7, #8]
 8013d84:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8013d86:	f107 0310 	add.w	r3, r7, #16
 8013d8a:	4618      	mov	r0, r3
 8013d8c:	f7ff fcd5 	bl	801373a <get_ldnumber>
 8013d90:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8013d92:	69fb      	ldr	r3, [r7, #28]
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	da01      	bge.n	8013d9c <f_mount+0x28>
 8013d98:	230b      	movs	r3, #11
 8013d9a:	e02b      	b.n	8013df4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8013d9c:	4a17      	ldr	r2, [pc, #92]	; (8013dfc <f_mount+0x88>)
 8013d9e:	69fb      	ldr	r3, [r7, #28]
 8013da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013da4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8013da6:	69bb      	ldr	r3, [r7, #24]
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d005      	beq.n	8013db8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8013dac:	69b8      	ldr	r0, [r7, #24]
 8013dae:	f7fe fd89 	bl	80128c4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8013db2:	69bb      	ldr	r3, [r7, #24]
 8013db4:	2200      	movs	r2, #0
 8013db6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8013db8:	68fb      	ldr	r3, [r7, #12]
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d002      	beq.n	8013dc4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8013dbe:	68fb      	ldr	r3, [r7, #12]
 8013dc0:	2200      	movs	r2, #0
 8013dc2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8013dc4:	68fa      	ldr	r2, [r7, #12]
 8013dc6:	490d      	ldr	r1, [pc, #52]	; (8013dfc <f_mount+0x88>)
 8013dc8:	69fb      	ldr	r3, [r7, #28]
 8013dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8013dce:	68fb      	ldr	r3, [r7, #12]
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d002      	beq.n	8013dda <f_mount+0x66>
 8013dd4:	79fb      	ldrb	r3, [r7, #7]
 8013dd6:	2b01      	cmp	r3, #1
 8013dd8:	d001      	beq.n	8013dde <f_mount+0x6a>
 8013dda:	2300      	movs	r3, #0
 8013ddc:	e00a      	b.n	8013df4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8013dde:	f107 010c 	add.w	r1, r7, #12
 8013de2:	f107 0308 	add.w	r3, r7, #8
 8013de6:	2200      	movs	r2, #0
 8013de8:	4618      	mov	r0, r3
 8013dea:	f7ff fd41 	bl	8013870 <find_volume>
 8013dee:	4603      	mov	r3, r0
 8013df0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8013df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8013df4:	4618      	mov	r0, r3
 8013df6:	3720      	adds	r7, #32
 8013df8:	46bd      	mov	sp, r7
 8013dfa:	bd80      	pop	{r7, pc}
 8013dfc:	24008df0 	.word	0x24008df0

08013e00 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8013e00:	b580      	push	{r7, lr}
 8013e02:	b098      	sub	sp, #96	; 0x60
 8013e04:	af00      	add	r7, sp, #0
 8013e06:	60f8      	str	r0, [r7, #12]
 8013e08:	60b9      	str	r1, [r7, #8]
 8013e0a:	4613      	mov	r3, r2
 8013e0c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8013e0e:	68fb      	ldr	r3, [r7, #12]
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d101      	bne.n	8013e18 <f_open+0x18>
 8013e14:	2309      	movs	r3, #9
 8013e16:	e1ad      	b.n	8014174 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8013e18:	79fb      	ldrb	r3, [r7, #7]
 8013e1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013e1e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8013e20:	79fa      	ldrb	r2, [r7, #7]
 8013e22:	f107 0110 	add.w	r1, r7, #16
 8013e26:	f107 0308 	add.w	r3, r7, #8
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	f7ff fd20 	bl	8013870 <find_volume>
 8013e30:	4603      	mov	r3, r0
 8013e32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8013e36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	f040 8191 	bne.w	8014162 <f_open+0x362>
		dj.obj.fs = fs;
 8013e40:	693b      	ldr	r3, [r7, #16]
 8013e42:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8013e44:	68ba      	ldr	r2, [r7, #8]
 8013e46:	f107 0314 	add.w	r3, r7, #20
 8013e4a:	4611      	mov	r1, r2
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	f7ff fc03 	bl	8013658 <follow_path>
 8013e52:	4603      	mov	r3, r0
 8013e54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013e58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d11a      	bne.n	8013e96 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013e60:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8013e64:	b25b      	sxtb	r3, r3
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	da03      	bge.n	8013e72 <f_open+0x72>
				res = FR_INVALID_NAME;
 8013e6a:	2306      	movs	r3, #6
 8013e6c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013e70:	e011      	b.n	8013e96 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013e72:	79fb      	ldrb	r3, [r7, #7]
 8013e74:	f023 0301 	bic.w	r3, r3, #1
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	bf14      	ite	ne
 8013e7c:	2301      	movne	r3, #1
 8013e7e:	2300      	moveq	r3, #0
 8013e80:	b2db      	uxtb	r3, r3
 8013e82:	461a      	mov	r2, r3
 8013e84:	f107 0314 	add.w	r3, r7, #20
 8013e88:	4611      	mov	r1, r2
 8013e8a:	4618      	mov	r0, r3
 8013e8c:	f7fe fbd2 	bl	8012634 <chk_lock>
 8013e90:	4603      	mov	r3, r0
 8013e92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8013e96:	79fb      	ldrb	r3, [r7, #7]
 8013e98:	f003 031c 	and.w	r3, r3, #28
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d07f      	beq.n	8013fa0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8013ea0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d017      	beq.n	8013ed8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8013ea8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013eac:	2b04      	cmp	r3, #4
 8013eae:	d10e      	bne.n	8013ece <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8013eb0:	f7fe fc1c 	bl	80126ec <enq_lock>
 8013eb4:	4603      	mov	r3, r0
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d006      	beq.n	8013ec8 <f_open+0xc8>
 8013eba:	f107 0314 	add.w	r3, r7, #20
 8013ebe:	4618      	mov	r0, r3
 8013ec0:	f7ff fb03 	bl	80134ca <dir_register>
 8013ec4:	4603      	mov	r3, r0
 8013ec6:	e000      	b.n	8013eca <f_open+0xca>
 8013ec8:	2312      	movs	r3, #18
 8013eca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013ece:	79fb      	ldrb	r3, [r7, #7]
 8013ed0:	f043 0308 	orr.w	r3, r3, #8
 8013ed4:	71fb      	strb	r3, [r7, #7]
 8013ed6:	e010      	b.n	8013efa <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013ed8:	7ebb      	ldrb	r3, [r7, #26]
 8013eda:	f003 0311 	and.w	r3, r3, #17
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	d003      	beq.n	8013eea <f_open+0xea>
					res = FR_DENIED;
 8013ee2:	2307      	movs	r3, #7
 8013ee4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013ee8:	e007      	b.n	8013efa <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013eea:	79fb      	ldrb	r3, [r7, #7]
 8013eec:	f003 0304 	and.w	r3, r3, #4
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d002      	beq.n	8013efa <f_open+0xfa>
 8013ef4:	2308      	movs	r3, #8
 8013ef6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013efa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	d168      	bne.n	8013fd4 <f_open+0x1d4>
 8013f02:	79fb      	ldrb	r3, [r7, #7]
 8013f04:	f003 0308 	and.w	r3, r3, #8
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	d063      	beq.n	8013fd4 <f_open+0x1d4>
				dw = GET_FATTIME();
 8013f0c:	f7fd ffd2 	bl	8011eb4 <get_fattime>
 8013f10:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8013f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013f14:	330e      	adds	r3, #14
 8013f16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013f18:	4618      	mov	r0, r3
 8013f1a:	f7fe fae1 	bl	80124e0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013f20:	3316      	adds	r3, #22
 8013f22:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013f24:	4618      	mov	r0, r3
 8013f26:	f7fe fadb 	bl	80124e0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013f2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013f2c:	330b      	adds	r3, #11
 8013f2e:	2220      	movs	r2, #32
 8013f30:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8013f32:	693b      	ldr	r3, [r7, #16]
 8013f34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013f36:	4611      	mov	r1, r2
 8013f38:	4618      	mov	r0, r3
 8013f3a:	f7ff fa32 	bl	80133a2 <ld_clust>
 8013f3e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8013f40:	693b      	ldr	r3, [r7, #16]
 8013f42:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8013f44:	2200      	movs	r2, #0
 8013f46:	4618      	mov	r0, r3
 8013f48:	f7ff fa4a 	bl	80133e0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8013f4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013f4e:	331c      	adds	r3, #28
 8013f50:	2100      	movs	r1, #0
 8013f52:	4618      	mov	r0, r3
 8013f54:	f7fe fac4 	bl	80124e0 <st_dword>
					fs->wflag = 1;
 8013f58:	693b      	ldr	r3, [r7, #16]
 8013f5a:	2201      	movs	r2, #1
 8013f5c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013f5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d037      	beq.n	8013fd4 <f_open+0x1d4>
						dw = fs->winsect;
 8013f64:	693b      	ldr	r3, [r7, #16]
 8013f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013f68:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8013f6a:	f107 0314 	add.w	r3, r7, #20
 8013f6e:	2200      	movs	r2, #0
 8013f70:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8013f72:	4618      	mov	r0, r3
 8013f74:	f7fe ff5d 	bl	8012e32 <remove_chain>
 8013f78:	4603      	mov	r3, r0
 8013f7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8013f7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013f82:	2b00      	cmp	r3, #0
 8013f84:	d126      	bne.n	8013fd4 <f_open+0x1d4>
							res = move_window(fs, dw);
 8013f86:	693b      	ldr	r3, [r7, #16]
 8013f88:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013f8a:	4618      	mov	r0, r3
 8013f8c:	f7fe fd02 	bl	8012994 <move_window>
 8013f90:	4603      	mov	r3, r0
 8013f92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8013f96:	693b      	ldr	r3, [r7, #16]
 8013f98:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013f9a:	3a01      	subs	r2, #1
 8013f9c:	60da      	str	r2, [r3, #12]
 8013f9e:	e019      	b.n	8013fd4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013fa0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d115      	bne.n	8013fd4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8013fa8:	7ebb      	ldrb	r3, [r7, #26]
 8013faa:	f003 0310 	and.w	r3, r3, #16
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	d003      	beq.n	8013fba <f_open+0x1ba>
					res = FR_NO_FILE;
 8013fb2:	2304      	movs	r3, #4
 8013fb4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013fb8:	e00c      	b.n	8013fd4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8013fba:	79fb      	ldrb	r3, [r7, #7]
 8013fbc:	f003 0302 	and.w	r3, r3, #2
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d007      	beq.n	8013fd4 <f_open+0x1d4>
 8013fc4:	7ebb      	ldrb	r3, [r7, #26]
 8013fc6:	f003 0301 	and.w	r3, r3, #1
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d002      	beq.n	8013fd4 <f_open+0x1d4>
						res = FR_DENIED;
 8013fce:	2307      	movs	r3, #7
 8013fd0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8013fd4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	d128      	bne.n	801402e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013fdc:	79fb      	ldrb	r3, [r7, #7]
 8013fde:	f003 0308 	and.w	r3, r3, #8
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d003      	beq.n	8013fee <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8013fe6:	79fb      	ldrb	r3, [r7, #7]
 8013fe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013fec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013fee:	693b      	ldr	r3, [r7, #16]
 8013ff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013ff2:	68fb      	ldr	r3, [r7, #12]
 8013ff4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8013ff6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013ff8:	68fb      	ldr	r3, [r7, #12]
 8013ffa:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013ffc:	79fb      	ldrb	r3, [r7, #7]
 8013ffe:	f023 0301 	bic.w	r3, r3, #1
 8014002:	2b00      	cmp	r3, #0
 8014004:	bf14      	ite	ne
 8014006:	2301      	movne	r3, #1
 8014008:	2300      	moveq	r3, #0
 801400a:	b2db      	uxtb	r3, r3
 801400c:	461a      	mov	r2, r3
 801400e:	f107 0314 	add.w	r3, r7, #20
 8014012:	4611      	mov	r1, r2
 8014014:	4618      	mov	r0, r3
 8014016:	f7fe fb8b 	bl	8012730 <inc_lock>
 801401a:	4602      	mov	r2, r0
 801401c:	68fb      	ldr	r3, [r7, #12]
 801401e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	691b      	ldr	r3, [r3, #16]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d102      	bne.n	801402e <f_open+0x22e>
 8014028:	2302      	movs	r3, #2
 801402a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 801402e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014032:	2b00      	cmp	r3, #0
 8014034:	f040 8095 	bne.w	8014162 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8014038:	693b      	ldr	r3, [r7, #16]
 801403a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801403c:	4611      	mov	r1, r2
 801403e:	4618      	mov	r0, r3
 8014040:	f7ff f9af 	bl	80133a2 <ld_clust>
 8014044:	4602      	mov	r2, r0
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801404a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801404c:	331c      	adds	r3, #28
 801404e:	4618      	mov	r0, r3
 8014050:	f7fe fa08 	bl	8012464 <ld_dword>
 8014054:	4602      	mov	r2, r0
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801405a:	68fb      	ldr	r3, [r7, #12]
 801405c:	2200      	movs	r2, #0
 801405e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8014060:	693a      	ldr	r2, [r7, #16]
 8014062:	68fb      	ldr	r3, [r7, #12]
 8014064:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8014066:	693b      	ldr	r3, [r7, #16]
 8014068:	88da      	ldrh	r2, [r3, #6]
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801406e:	68fb      	ldr	r3, [r7, #12]
 8014070:	79fa      	ldrb	r2, [r7, #7]
 8014072:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8014074:	68fb      	ldr	r3, [r7, #12]
 8014076:	2200      	movs	r2, #0
 8014078:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	2200      	movs	r2, #0
 801407e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8014080:	68fb      	ldr	r3, [r7, #12]
 8014082:	2200      	movs	r2, #0
 8014084:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8014086:	68fb      	ldr	r3, [r7, #12]
 8014088:	3330      	adds	r3, #48	; 0x30
 801408a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801408e:	2100      	movs	r1, #0
 8014090:	4618      	mov	r0, r3
 8014092:	f7fe fa72 	bl	801257a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8014096:	79fb      	ldrb	r3, [r7, #7]
 8014098:	f003 0320 	and.w	r3, r3, #32
 801409c:	2b00      	cmp	r3, #0
 801409e:	d060      	beq.n	8014162 <f_open+0x362>
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	68db      	ldr	r3, [r3, #12]
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d05c      	beq.n	8014162 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	68da      	ldr	r2, [r3, #12]
 80140ac:	68fb      	ldr	r3, [r7, #12]
 80140ae:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80140b0:	693b      	ldr	r3, [r7, #16]
 80140b2:	895b      	ldrh	r3, [r3, #10]
 80140b4:	025b      	lsls	r3, r3, #9
 80140b6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80140b8:	68fb      	ldr	r3, [r7, #12]
 80140ba:	689b      	ldr	r3, [r3, #8]
 80140bc:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80140be:	68fb      	ldr	r3, [r7, #12]
 80140c0:	68db      	ldr	r3, [r3, #12]
 80140c2:	657b      	str	r3, [r7, #84]	; 0x54
 80140c4:	e016      	b.n	80140f4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80140c6:	68fb      	ldr	r3, [r7, #12]
 80140c8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80140ca:	4618      	mov	r0, r3
 80140cc:	f7fe fd1d 	bl	8012b0a <get_fat>
 80140d0:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80140d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80140d4:	2b01      	cmp	r3, #1
 80140d6:	d802      	bhi.n	80140de <f_open+0x2de>
 80140d8:	2302      	movs	r3, #2
 80140da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80140de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80140e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80140e4:	d102      	bne.n	80140ec <f_open+0x2ec>
 80140e6:	2301      	movs	r3, #1
 80140e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80140ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80140ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80140f0:	1ad3      	subs	r3, r2, r3
 80140f2:	657b      	str	r3, [r7, #84]	; 0x54
 80140f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d103      	bne.n	8014104 <f_open+0x304>
 80140fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80140fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014100:	429a      	cmp	r2, r3
 8014102:	d8e0      	bhi.n	80140c6 <f_open+0x2c6>
				}
				fp->clust = clst;
 8014104:	68fb      	ldr	r3, [r7, #12]
 8014106:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014108:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801410a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801410e:	2b00      	cmp	r3, #0
 8014110:	d127      	bne.n	8014162 <f_open+0x362>
 8014112:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014114:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014118:	2b00      	cmp	r3, #0
 801411a:	d022      	beq.n	8014162 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801411c:	693b      	ldr	r3, [r7, #16]
 801411e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014120:	4618      	mov	r0, r3
 8014122:	f7fe fcd3 	bl	8012acc <clust2sect>
 8014126:	6478      	str	r0, [r7, #68]	; 0x44
 8014128:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801412a:	2b00      	cmp	r3, #0
 801412c:	d103      	bne.n	8014136 <f_open+0x336>
						res = FR_INT_ERR;
 801412e:	2302      	movs	r3, #2
 8014130:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014134:	e015      	b.n	8014162 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8014136:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014138:	0a5a      	lsrs	r2, r3, #9
 801413a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801413c:	441a      	add	r2, r3
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8014142:	693b      	ldr	r3, [r7, #16]
 8014144:	7858      	ldrb	r0, [r3, #1]
 8014146:	68fb      	ldr	r3, [r7, #12]
 8014148:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801414c:	68fb      	ldr	r3, [r7, #12]
 801414e:	6a1a      	ldr	r2, [r3, #32]
 8014150:	2301      	movs	r3, #1
 8014152:	f7fe f911 	bl	8012378 <disk_read>
 8014156:	4603      	mov	r3, r0
 8014158:	2b00      	cmp	r3, #0
 801415a:	d002      	beq.n	8014162 <f_open+0x362>
 801415c:	2301      	movs	r3, #1
 801415e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8014162:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014166:	2b00      	cmp	r3, #0
 8014168:	d002      	beq.n	8014170 <f_open+0x370>
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	2200      	movs	r2, #0
 801416e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8014170:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8014174:	4618      	mov	r0, r3
 8014176:	3760      	adds	r7, #96	; 0x60
 8014178:	46bd      	mov	sp, r7
 801417a:	bd80      	pop	{r7, pc}

0801417c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 801417c:	b580      	push	{r7, lr}
 801417e:	b08e      	sub	sp, #56	; 0x38
 8014180:	af00      	add	r7, sp, #0
 8014182:	60f8      	str	r0, [r7, #12]
 8014184:	60b9      	str	r1, [r7, #8]
 8014186:	607a      	str	r2, [r7, #4]
 8014188:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 801418a:	68bb      	ldr	r3, [r7, #8]
 801418c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801418e:	683b      	ldr	r3, [r7, #0]
 8014190:	2200      	movs	r2, #0
 8014192:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8014194:	68fb      	ldr	r3, [r7, #12]
 8014196:	f107 0214 	add.w	r2, r7, #20
 801419a:	4611      	mov	r1, r2
 801419c:	4618      	mov	r0, r3
 801419e:	f7ff fdb3 	bl	8013d08 <validate>
 80141a2:	4603      	mov	r3, r0
 80141a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80141a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d107      	bne.n	80141c0 <f_read+0x44>
 80141b0:	68fb      	ldr	r3, [r7, #12]
 80141b2:	7d5b      	ldrb	r3, [r3, #21]
 80141b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80141b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d002      	beq.n	80141c6 <f_read+0x4a>
 80141c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80141c4:	e115      	b.n	80143f2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80141c6:	68fb      	ldr	r3, [r7, #12]
 80141c8:	7d1b      	ldrb	r3, [r3, #20]
 80141ca:	f003 0301 	and.w	r3, r3, #1
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d101      	bne.n	80141d6 <f_read+0x5a>
 80141d2:	2307      	movs	r3, #7
 80141d4:	e10d      	b.n	80143f2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80141d6:	68fb      	ldr	r3, [r7, #12]
 80141d8:	68da      	ldr	r2, [r3, #12]
 80141da:	68fb      	ldr	r3, [r7, #12]
 80141dc:	699b      	ldr	r3, [r3, #24]
 80141de:	1ad3      	subs	r3, r2, r3
 80141e0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80141e2:	687a      	ldr	r2, [r7, #4]
 80141e4:	6a3b      	ldr	r3, [r7, #32]
 80141e6:	429a      	cmp	r2, r3
 80141e8:	f240 80fe 	bls.w	80143e8 <f_read+0x26c>
 80141ec:	6a3b      	ldr	r3, [r7, #32]
 80141ee:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80141f0:	e0fa      	b.n	80143e8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80141f2:	68fb      	ldr	r3, [r7, #12]
 80141f4:	699b      	ldr	r3, [r3, #24]
 80141f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	f040 80c6 	bne.w	801438c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	699b      	ldr	r3, [r3, #24]
 8014204:	0a5b      	lsrs	r3, r3, #9
 8014206:	697a      	ldr	r2, [r7, #20]
 8014208:	8952      	ldrh	r2, [r2, #10]
 801420a:	3a01      	subs	r2, #1
 801420c:	4013      	ands	r3, r2
 801420e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8014210:	69fb      	ldr	r3, [r7, #28]
 8014212:	2b00      	cmp	r3, #0
 8014214:	d12f      	bne.n	8014276 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	699b      	ldr	r3, [r3, #24]
 801421a:	2b00      	cmp	r3, #0
 801421c:	d103      	bne.n	8014226 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	689b      	ldr	r3, [r3, #8]
 8014222:	633b      	str	r3, [r7, #48]	; 0x30
 8014224:	e013      	b.n	801424e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801422a:	2b00      	cmp	r3, #0
 801422c:	d007      	beq.n	801423e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	699b      	ldr	r3, [r3, #24]
 8014232:	4619      	mov	r1, r3
 8014234:	68f8      	ldr	r0, [r7, #12]
 8014236:	f7fe fef9 	bl	801302c <clmt_clust>
 801423a:	6338      	str	r0, [r7, #48]	; 0x30
 801423c:	e007      	b.n	801424e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801423e:	68fa      	ldr	r2, [r7, #12]
 8014240:	68fb      	ldr	r3, [r7, #12]
 8014242:	69db      	ldr	r3, [r3, #28]
 8014244:	4619      	mov	r1, r3
 8014246:	4610      	mov	r0, r2
 8014248:	f7fe fc5f 	bl	8012b0a <get_fat>
 801424c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801424e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014250:	2b01      	cmp	r3, #1
 8014252:	d804      	bhi.n	801425e <f_read+0xe2>
 8014254:	68fb      	ldr	r3, [r7, #12]
 8014256:	2202      	movs	r2, #2
 8014258:	755a      	strb	r2, [r3, #21]
 801425a:	2302      	movs	r3, #2
 801425c:	e0c9      	b.n	80143f2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801425e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014264:	d104      	bne.n	8014270 <f_read+0xf4>
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	2201      	movs	r2, #1
 801426a:	755a      	strb	r2, [r3, #21]
 801426c:	2301      	movs	r3, #1
 801426e:	e0c0      	b.n	80143f2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8014270:	68fb      	ldr	r3, [r7, #12]
 8014272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014274:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8014276:	697a      	ldr	r2, [r7, #20]
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	69db      	ldr	r3, [r3, #28]
 801427c:	4619      	mov	r1, r3
 801427e:	4610      	mov	r0, r2
 8014280:	f7fe fc24 	bl	8012acc <clust2sect>
 8014284:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8014286:	69bb      	ldr	r3, [r7, #24]
 8014288:	2b00      	cmp	r3, #0
 801428a:	d104      	bne.n	8014296 <f_read+0x11a>
 801428c:	68fb      	ldr	r3, [r7, #12]
 801428e:	2202      	movs	r2, #2
 8014290:	755a      	strb	r2, [r3, #21]
 8014292:	2302      	movs	r3, #2
 8014294:	e0ad      	b.n	80143f2 <f_read+0x276>
			sect += csect;
 8014296:	69ba      	ldr	r2, [r7, #24]
 8014298:	69fb      	ldr	r3, [r7, #28]
 801429a:	4413      	add	r3, r2
 801429c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	0a5b      	lsrs	r3, r3, #9
 80142a2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80142a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d039      	beq.n	801431e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80142aa:	69fa      	ldr	r2, [r7, #28]
 80142ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142ae:	4413      	add	r3, r2
 80142b0:	697a      	ldr	r2, [r7, #20]
 80142b2:	8952      	ldrh	r2, [r2, #10]
 80142b4:	4293      	cmp	r3, r2
 80142b6:	d905      	bls.n	80142c4 <f_read+0x148>
					cc = fs->csize - csect;
 80142b8:	697b      	ldr	r3, [r7, #20]
 80142ba:	895b      	ldrh	r3, [r3, #10]
 80142bc:	461a      	mov	r2, r3
 80142be:	69fb      	ldr	r3, [r7, #28]
 80142c0:	1ad3      	subs	r3, r2, r3
 80142c2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80142c4:	697b      	ldr	r3, [r7, #20]
 80142c6:	7858      	ldrb	r0, [r3, #1]
 80142c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142ca:	69ba      	ldr	r2, [r7, #24]
 80142cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80142ce:	f7fe f853 	bl	8012378 <disk_read>
 80142d2:	4603      	mov	r3, r0
 80142d4:	2b00      	cmp	r3, #0
 80142d6:	d004      	beq.n	80142e2 <f_read+0x166>
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	2201      	movs	r2, #1
 80142dc:	755a      	strb	r2, [r3, #21]
 80142de:	2301      	movs	r3, #1
 80142e0:	e087      	b.n	80143f2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80142e2:	68fb      	ldr	r3, [r7, #12]
 80142e4:	7d1b      	ldrb	r3, [r3, #20]
 80142e6:	b25b      	sxtb	r3, r3
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	da14      	bge.n	8014316 <f_read+0x19a>
 80142ec:	68fb      	ldr	r3, [r7, #12]
 80142ee:	6a1a      	ldr	r2, [r3, #32]
 80142f0:	69bb      	ldr	r3, [r7, #24]
 80142f2:	1ad3      	subs	r3, r2, r3
 80142f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80142f6:	429a      	cmp	r2, r3
 80142f8:	d90d      	bls.n	8014316 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80142fa:	68fb      	ldr	r3, [r7, #12]
 80142fc:	6a1a      	ldr	r2, [r3, #32]
 80142fe:	69bb      	ldr	r3, [r7, #24]
 8014300:	1ad3      	subs	r3, r2, r3
 8014302:	025b      	lsls	r3, r3, #9
 8014304:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014306:	18d0      	adds	r0, r2, r3
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	3330      	adds	r3, #48	; 0x30
 801430c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014310:	4619      	mov	r1, r3
 8014312:	f7fe f911 	bl	8012538 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8014316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014318:	025b      	lsls	r3, r3, #9
 801431a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 801431c:	e050      	b.n	80143c0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801431e:	68fb      	ldr	r3, [r7, #12]
 8014320:	6a1b      	ldr	r3, [r3, #32]
 8014322:	69ba      	ldr	r2, [r7, #24]
 8014324:	429a      	cmp	r2, r3
 8014326:	d02e      	beq.n	8014386 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8014328:	68fb      	ldr	r3, [r7, #12]
 801432a:	7d1b      	ldrb	r3, [r3, #20]
 801432c:	b25b      	sxtb	r3, r3
 801432e:	2b00      	cmp	r3, #0
 8014330:	da18      	bge.n	8014364 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014332:	697b      	ldr	r3, [r7, #20]
 8014334:	7858      	ldrb	r0, [r3, #1]
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801433c:	68fb      	ldr	r3, [r7, #12]
 801433e:	6a1a      	ldr	r2, [r3, #32]
 8014340:	2301      	movs	r3, #1
 8014342:	f7fe f839 	bl	80123b8 <disk_write>
 8014346:	4603      	mov	r3, r0
 8014348:	2b00      	cmp	r3, #0
 801434a:	d004      	beq.n	8014356 <f_read+0x1da>
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	2201      	movs	r2, #1
 8014350:	755a      	strb	r2, [r3, #21]
 8014352:	2301      	movs	r3, #1
 8014354:	e04d      	b.n	80143f2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8014356:	68fb      	ldr	r3, [r7, #12]
 8014358:	7d1b      	ldrb	r3, [r3, #20]
 801435a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801435e:	b2da      	uxtb	r2, r3
 8014360:	68fb      	ldr	r3, [r7, #12]
 8014362:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8014364:	697b      	ldr	r3, [r7, #20]
 8014366:	7858      	ldrb	r0, [r3, #1]
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801436e:	2301      	movs	r3, #1
 8014370:	69ba      	ldr	r2, [r7, #24]
 8014372:	f7fe f801 	bl	8012378 <disk_read>
 8014376:	4603      	mov	r3, r0
 8014378:	2b00      	cmp	r3, #0
 801437a:	d004      	beq.n	8014386 <f_read+0x20a>
 801437c:	68fb      	ldr	r3, [r7, #12]
 801437e:	2201      	movs	r2, #1
 8014380:	755a      	strb	r2, [r3, #21]
 8014382:	2301      	movs	r3, #1
 8014384:	e035      	b.n	80143f2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8014386:	68fb      	ldr	r3, [r7, #12]
 8014388:	69ba      	ldr	r2, [r7, #24]
 801438a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801438c:	68fb      	ldr	r3, [r7, #12]
 801438e:	699b      	ldr	r3, [r3, #24]
 8014390:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014394:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8014398:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801439a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	429a      	cmp	r2, r3
 80143a0:	d901      	bls.n	80143a6 <f_read+0x22a>
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80143a6:	68fb      	ldr	r3, [r7, #12]
 80143a8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	699b      	ldr	r3, [r3, #24]
 80143b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80143b4:	4413      	add	r3, r2
 80143b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80143b8:	4619      	mov	r1, r3
 80143ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80143bc:	f7fe f8bc 	bl	8012538 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80143c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80143c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143c4:	4413      	add	r3, r2
 80143c6:	627b      	str	r3, [r7, #36]	; 0x24
 80143c8:	68fb      	ldr	r3, [r7, #12]
 80143ca:	699a      	ldr	r2, [r3, #24]
 80143cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143ce:	441a      	add	r2, r3
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	619a      	str	r2, [r3, #24]
 80143d4:	683b      	ldr	r3, [r7, #0]
 80143d6:	681a      	ldr	r2, [r3, #0]
 80143d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143da:	441a      	add	r2, r3
 80143dc:	683b      	ldr	r3, [r7, #0]
 80143de:	601a      	str	r2, [r3, #0]
 80143e0:	687a      	ldr	r2, [r7, #4]
 80143e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143e4:	1ad3      	subs	r3, r2, r3
 80143e6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	f47f af01 	bne.w	80141f2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80143f0:	2300      	movs	r3, #0
}
 80143f2:	4618      	mov	r0, r3
 80143f4:	3738      	adds	r7, #56	; 0x38
 80143f6:	46bd      	mov	sp, r7
 80143f8:	bd80      	pop	{r7, pc}

080143fa <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80143fa:	b580      	push	{r7, lr}
 80143fc:	b08c      	sub	sp, #48	; 0x30
 80143fe:	af00      	add	r7, sp, #0
 8014400:	60f8      	str	r0, [r7, #12]
 8014402:	60b9      	str	r1, [r7, #8]
 8014404:	607a      	str	r2, [r7, #4]
 8014406:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8014408:	68bb      	ldr	r3, [r7, #8]
 801440a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801440c:	683b      	ldr	r3, [r7, #0]
 801440e:	2200      	movs	r2, #0
 8014410:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8014412:	68fb      	ldr	r3, [r7, #12]
 8014414:	f107 0210 	add.w	r2, r7, #16
 8014418:	4611      	mov	r1, r2
 801441a:	4618      	mov	r0, r3
 801441c:	f7ff fc74 	bl	8013d08 <validate>
 8014420:	4603      	mov	r3, r0
 8014422:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8014426:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801442a:	2b00      	cmp	r3, #0
 801442c:	d107      	bne.n	801443e <f_write+0x44>
 801442e:	68fb      	ldr	r3, [r7, #12]
 8014430:	7d5b      	ldrb	r3, [r3, #21]
 8014432:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8014436:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801443a:	2b00      	cmp	r3, #0
 801443c:	d002      	beq.n	8014444 <f_write+0x4a>
 801443e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014442:	e14b      	b.n	80146dc <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8014444:	68fb      	ldr	r3, [r7, #12]
 8014446:	7d1b      	ldrb	r3, [r3, #20]
 8014448:	f003 0302 	and.w	r3, r3, #2
 801444c:	2b00      	cmp	r3, #0
 801444e:	d101      	bne.n	8014454 <f_write+0x5a>
 8014450:	2307      	movs	r3, #7
 8014452:	e143      	b.n	80146dc <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	699a      	ldr	r2, [r3, #24]
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	441a      	add	r2, r3
 801445c:	68fb      	ldr	r3, [r7, #12]
 801445e:	699b      	ldr	r3, [r3, #24]
 8014460:	429a      	cmp	r2, r3
 8014462:	f080 812d 	bcs.w	80146c0 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8014466:	68fb      	ldr	r3, [r7, #12]
 8014468:	699b      	ldr	r3, [r3, #24]
 801446a:	43db      	mvns	r3, r3
 801446c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801446e:	e127      	b.n	80146c0 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8014470:	68fb      	ldr	r3, [r7, #12]
 8014472:	699b      	ldr	r3, [r3, #24]
 8014474:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014478:	2b00      	cmp	r3, #0
 801447a:	f040 80e3 	bne.w	8014644 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	699b      	ldr	r3, [r3, #24]
 8014482:	0a5b      	lsrs	r3, r3, #9
 8014484:	693a      	ldr	r2, [r7, #16]
 8014486:	8952      	ldrh	r2, [r2, #10]
 8014488:	3a01      	subs	r2, #1
 801448a:	4013      	ands	r3, r2
 801448c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801448e:	69bb      	ldr	r3, [r7, #24]
 8014490:	2b00      	cmp	r3, #0
 8014492:	d143      	bne.n	801451c <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	699b      	ldr	r3, [r3, #24]
 8014498:	2b00      	cmp	r3, #0
 801449a:	d10c      	bne.n	80144b6 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801449c:	68fb      	ldr	r3, [r7, #12]
 801449e:	689b      	ldr	r3, [r3, #8]
 80144a0:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80144a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	d11a      	bne.n	80144de <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80144a8:	68fb      	ldr	r3, [r7, #12]
 80144aa:	2100      	movs	r1, #0
 80144ac:	4618      	mov	r0, r3
 80144ae:	f7fe fd25 	bl	8012efc <create_chain>
 80144b2:	62b8      	str	r0, [r7, #40]	; 0x28
 80144b4:	e013      	b.n	80144de <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d007      	beq.n	80144ce <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	699b      	ldr	r3, [r3, #24]
 80144c2:	4619      	mov	r1, r3
 80144c4:	68f8      	ldr	r0, [r7, #12]
 80144c6:	f7fe fdb1 	bl	801302c <clmt_clust>
 80144ca:	62b8      	str	r0, [r7, #40]	; 0x28
 80144cc:	e007      	b.n	80144de <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80144ce:	68fa      	ldr	r2, [r7, #12]
 80144d0:	68fb      	ldr	r3, [r7, #12]
 80144d2:	69db      	ldr	r3, [r3, #28]
 80144d4:	4619      	mov	r1, r3
 80144d6:	4610      	mov	r0, r2
 80144d8:	f7fe fd10 	bl	8012efc <create_chain>
 80144dc:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80144de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	f000 80f2 	beq.w	80146ca <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80144e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144e8:	2b01      	cmp	r3, #1
 80144ea:	d104      	bne.n	80144f6 <f_write+0xfc>
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	2202      	movs	r2, #2
 80144f0:	755a      	strb	r2, [r3, #21]
 80144f2:	2302      	movs	r3, #2
 80144f4:	e0f2      	b.n	80146dc <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80144f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144fc:	d104      	bne.n	8014508 <f_write+0x10e>
 80144fe:	68fb      	ldr	r3, [r7, #12]
 8014500:	2201      	movs	r2, #1
 8014502:	755a      	strb	r2, [r3, #21]
 8014504:	2301      	movs	r3, #1
 8014506:	e0e9      	b.n	80146dc <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8014508:	68fb      	ldr	r3, [r7, #12]
 801450a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801450c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801450e:	68fb      	ldr	r3, [r7, #12]
 8014510:	689b      	ldr	r3, [r3, #8]
 8014512:	2b00      	cmp	r3, #0
 8014514:	d102      	bne.n	801451c <f_write+0x122>
 8014516:	68fb      	ldr	r3, [r7, #12]
 8014518:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801451a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801451c:	68fb      	ldr	r3, [r7, #12]
 801451e:	7d1b      	ldrb	r3, [r3, #20]
 8014520:	b25b      	sxtb	r3, r3
 8014522:	2b00      	cmp	r3, #0
 8014524:	da18      	bge.n	8014558 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014526:	693b      	ldr	r3, [r7, #16]
 8014528:	7858      	ldrb	r0, [r3, #1]
 801452a:	68fb      	ldr	r3, [r7, #12]
 801452c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014530:	68fb      	ldr	r3, [r7, #12]
 8014532:	6a1a      	ldr	r2, [r3, #32]
 8014534:	2301      	movs	r3, #1
 8014536:	f7fd ff3f 	bl	80123b8 <disk_write>
 801453a:	4603      	mov	r3, r0
 801453c:	2b00      	cmp	r3, #0
 801453e:	d004      	beq.n	801454a <f_write+0x150>
 8014540:	68fb      	ldr	r3, [r7, #12]
 8014542:	2201      	movs	r2, #1
 8014544:	755a      	strb	r2, [r3, #21]
 8014546:	2301      	movs	r3, #1
 8014548:	e0c8      	b.n	80146dc <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801454a:	68fb      	ldr	r3, [r7, #12]
 801454c:	7d1b      	ldrb	r3, [r3, #20]
 801454e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014552:	b2da      	uxtb	r2, r3
 8014554:	68fb      	ldr	r3, [r7, #12]
 8014556:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8014558:	693a      	ldr	r2, [r7, #16]
 801455a:	68fb      	ldr	r3, [r7, #12]
 801455c:	69db      	ldr	r3, [r3, #28]
 801455e:	4619      	mov	r1, r3
 8014560:	4610      	mov	r0, r2
 8014562:	f7fe fab3 	bl	8012acc <clust2sect>
 8014566:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8014568:	697b      	ldr	r3, [r7, #20]
 801456a:	2b00      	cmp	r3, #0
 801456c:	d104      	bne.n	8014578 <f_write+0x17e>
 801456e:	68fb      	ldr	r3, [r7, #12]
 8014570:	2202      	movs	r2, #2
 8014572:	755a      	strb	r2, [r3, #21]
 8014574:	2302      	movs	r3, #2
 8014576:	e0b1      	b.n	80146dc <f_write+0x2e2>
			sect += csect;
 8014578:	697a      	ldr	r2, [r7, #20]
 801457a:	69bb      	ldr	r3, [r7, #24]
 801457c:	4413      	add	r3, r2
 801457e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	0a5b      	lsrs	r3, r3, #9
 8014584:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8014586:	6a3b      	ldr	r3, [r7, #32]
 8014588:	2b00      	cmp	r3, #0
 801458a:	d03c      	beq.n	8014606 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801458c:	69ba      	ldr	r2, [r7, #24]
 801458e:	6a3b      	ldr	r3, [r7, #32]
 8014590:	4413      	add	r3, r2
 8014592:	693a      	ldr	r2, [r7, #16]
 8014594:	8952      	ldrh	r2, [r2, #10]
 8014596:	4293      	cmp	r3, r2
 8014598:	d905      	bls.n	80145a6 <f_write+0x1ac>
					cc = fs->csize - csect;
 801459a:	693b      	ldr	r3, [r7, #16]
 801459c:	895b      	ldrh	r3, [r3, #10]
 801459e:	461a      	mov	r2, r3
 80145a0:	69bb      	ldr	r3, [r7, #24]
 80145a2:	1ad3      	subs	r3, r2, r3
 80145a4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80145a6:	693b      	ldr	r3, [r7, #16]
 80145a8:	7858      	ldrb	r0, [r3, #1]
 80145aa:	6a3b      	ldr	r3, [r7, #32]
 80145ac:	697a      	ldr	r2, [r7, #20]
 80145ae:	69f9      	ldr	r1, [r7, #28]
 80145b0:	f7fd ff02 	bl	80123b8 <disk_write>
 80145b4:	4603      	mov	r3, r0
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d004      	beq.n	80145c4 <f_write+0x1ca>
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	2201      	movs	r2, #1
 80145be:	755a      	strb	r2, [r3, #21]
 80145c0:	2301      	movs	r3, #1
 80145c2:	e08b      	b.n	80146dc <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	6a1a      	ldr	r2, [r3, #32]
 80145c8:	697b      	ldr	r3, [r7, #20]
 80145ca:	1ad3      	subs	r3, r2, r3
 80145cc:	6a3a      	ldr	r2, [r7, #32]
 80145ce:	429a      	cmp	r2, r3
 80145d0:	d915      	bls.n	80145fe <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	6a1a      	ldr	r2, [r3, #32]
 80145dc:	697b      	ldr	r3, [r7, #20]
 80145de:	1ad3      	subs	r3, r2, r3
 80145e0:	025b      	lsls	r3, r3, #9
 80145e2:	69fa      	ldr	r2, [r7, #28]
 80145e4:	4413      	add	r3, r2
 80145e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80145ea:	4619      	mov	r1, r3
 80145ec:	f7fd ffa4 	bl	8012538 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80145f0:	68fb      	ldr	r3, [r7, #12]
 80145f2:	7d1b      	ldrb	r3, [r3, #20]
 80145f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80145f8:	b2da      	uxtb	r2, r3
 80145fa:	68fb      	ldr	r3, [r7, #12]
 80145fc:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80145fe:	6a3b      	ldr	r3, [r7, #32]
 8014600:	025b      	lsls	r3, r3, #9
 8014602:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8014604:	e03f      	b.n	8014686 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8014606:	68fb      	ldr	r3, [r7, #12]
 8014608:	6a1b      	ldr	r3, [r3, #32]
 801460a:	697a      	ldr	r2, [r7, #20]
 801460c:	429a      	cmp	r2, r3
 801460e:	d016      	beq.n	801463e <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	699a      	ldr	r2, [r3, #24]
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8014618:	429a      	cmp	r2, r3
 801461a:	d210      	bcs.n	801463e <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801461c:	693b      	ldr	r3, [r7, #16]
 801461e:	7858      	ldrb	r0, [r3, #1]
 8014620:	68fb      	ldr	r3, [r7, #12]
 8014622:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014626:	2301      	movs	r3, #1
 8014628:	697a      	ldr	r2, [r7, #20]
 801462a:	f7fd fea5 	bl	8012378 <disk_read>
 801462e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8014630:	2b00      	cmp	r3, #0
 8014632:	d004      	beq.n	801463e <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8014634:	68fb      	ldr	r3, [r7, #12]
 8014636:	2201      	movs	r2, #1
 8014638:	755a      	strb	r2, [r3, #21]
 801463a:	2301      	movs	r3, #1
 801463c:	e04e      	b.n	80146dc <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 801463e:	68fb      	ldr	r3, [r7, #12]
 8014640:	697a      	ldr	r2, [r7, #20]
 8014642:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8014644:	68fb      	ldr	r3, [r7, #12]
 8014646:	699b      	ldr	r3, [r3, #24]
 8014648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801464c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8014650:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8014652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	429a      	cmp	r2, r3
 8014658:	d901      	bls.n	801465e <f_write+0x264>
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801465e:	68fb      	ldr	r3, [r7, #12]
 8014660:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	699b      	ldr	r3, [r3, #24]
 8014668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801466c:	4413      	add	r3, r2
 801466e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014670:	69f9      	ldr	r1, [r7, #28]
 8014672:	4618      	mov	r0, r3
 8014674:	f7fd ff60 	bl	8012538 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8014678:	68fb      	ldr	r3, [r7, #12]
 801467a:	7d1b      	ldrb	r3, [r3, #20]
 801467c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8014680:	b2da      	uxtb	r2, r3
 8014682:	68fb      	ldr	r3, [r7, #12]
 8014684:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8014686:	69fa      	ldr	r2, [r7, #28]
 8014688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801468a:	4413      	add	r3, r2
 801468c:	61fb      	str	r3, [r7, #28]
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	699a      	ldr	r2, [r3, #24]
 8014692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014694:	441a      	add	r2, r3
 8014696:	68fb      	ldr	r3, [r7, #12]
 8014698:	619a      	str	r2, [r3, #24]
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	68da      	ldr	r2, [r3, #12]
 801469e:	68fb      	ldr	r3, [r7, #12]
 80146a0:	699b      	ldr	r3, [r3, #24]
 80146a2:	429a      	cmp	r2, r3
 80146a4:	bf38      	it	cc
 80146a6:	461a      	movcc	r2, r3
 80146a8:	68fb      	ldr	r3, [r7, #12]
 80146aa:	60da      	str	r2, [r3, #12]
 80146ac:	683b      	ldr	r3, [r7, #0]
 80146ae:	681a      	ldr	r2, [r3, #0]
 80146b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146b2:	441a      	add	r2, r3
 80146b4:	683b      	ldr	r3, [r7, #0]
 80146b6:	601a      	str	r2, [r3, #0]
 80146b8:	687a      	ldr	r2, [r7, #4]
 80146ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146bc:	1ad3      	subs	r3, r2, r3
 80146be:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	2b00      	cmp	r3, #0
 80146c4:	f47f aed4 	bne.w	8014470 <f_write+0x76>
 80146c8:	e000      	b.n	80146cc <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80146ca:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80146cc:	68fb      	ldr	r3, [r7, #12]
 80146ce:	7d1b      	ldrb	r3, [r3, #20]
 80146d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80146d4:	b2da      	uxtb	r2, r3
 80146d6:	68fb      	ldr	r3, [r7, #12]
 80146d8:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80146da:	2300      	movs	r3, #0
}
 80146dc:	4618      	mov	r0, r3
 80146de:	3730      	adds	r7, #48	; 0x30
 80146e0:	46bd      	mov	sp, r7
 80146e2:	bd80      	pop	{r7, pc}

080146e4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80146e4:	b580      	push	{r7, lr}
 80146e6:	b086      	sub	sp, #24
 80146e8:	af00      	add	r7, sp, #0
 80146ea:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	f107 0208 	add.w	r2, r7, #8
 80146f2:	4611      	mov	r1, r2
 80146f4:	4618      	mov	r0, r3
 80146f6:	f7ff fb07 	bl	8013d08 <validate>
 80146fa:	4603      	mov	r3, r0
 80146fc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80146fe:	7dfb      	ldrb	r3, [r7, #23]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d168      	bne.n	80147d6 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	7d1b      	ldrb	r3, [r3, #20]
 8014708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801470c:	2b00      	cmp	r3, #0
 801470e:	d062      	beq.n	80147d6 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	7d1b      	ldrb	r3, [r3, #20]
 8014714:	b25b      	sxtb	r3, r3
 8014716:	2b00      	cmp	r3, #0
 8014718:	da15      	bge.n	8014746 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801471a:	68bb      	ldr	r3, [r7, #8]
 801471c:	7858      	ldrb	r0, [r3, #1]
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	6a1a      	ldr	r2, [r3, #32]
 8014728:	2301      	movs	r3, #1
 801472a:	f7fd fe45 	bl	80123b8 <disk_write>
 801472e:	4603      	mov	r3, r0
 8014730:	2b00      	cmp	r3, #0
 8014732:	d001      	beq.n	8014738 <f_sync+0x54>
 8014734:	2301      	movs	r3, #1
 8014736:	e04f      	b.n	80147d8 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	7d1b      	ldrb	r3, [r3, #20]
 801473c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014740:	b2da      	uxtb	r2, r3
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8014746:	f7fd fbb5 	bl	8011eb4 <get_fattime>
 801474a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801474c:	68ba      	ldr	r2, [r7, #8]
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014752:	4619      	mov	r1, r3
 8014754:	4610      	mov	r0, r2
 8014756:	f7fe f91d 	bl	8012994 <move_window>
 801475a:	4603      	mov	r3, r0
 801475c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801475e:	7dfb      	ldrb	r3, [r7, #23]
 8014760:	2b00      	cmp	r3, #0
 8014762:	d138      	bne.n	80147d6 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014768:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801476a:	68fb      	ldr	r3, [r7, #12]
 801476c:	330b      	adds	r3, #11
 801476e:	781a      	ldrb	r2, [r3, #0]
 8014770:	68fb      	ldr	r3, [r7, #12]
 8014772:	330b      	adds	r3, #11
 8014774:	f042 0220 	orr.w	r2, r2, #32
 8014778:	b2d2      	uxtb	r2, r2
 801477a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801477c:	687b      	ldr	r3, [r7, #4]
 801477e:	6818      	ldr	r0, [r3, #0]
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	689b      	ldr	r3, [r3, #8]
 8014784:	461a      	mov	r2, r3
 8014786:	68f9      	ldr	r1, [r7, #12]
 8014788:	f7fe fe2a 	bl	80133e0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801478c:	68fb      	ldr	r3, [r7, #12]
 801478e:	f103 021c 	add.w	r2, r3, #28
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	68db      	ldr	r3, [r3, #12]
 8014796:	4619      	mov	r1, r3
 8014798:	4610      	mov	r0, r2
 801479a:	f7fd fea1 	bl	80124e0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	3316      	adds	r3, #22
 80147a2:	6939      	ldr	r1, [r7, #16]
 80147a4:	4618      	mov	r0, r3
 80147a6:	f7fd fe9b 	bl	80124e0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80147aa:	68fb      	ldr	r3, [r7, #12]
 80147ac:	3312      	adds	r3, #18
 80147ae:	2100      	movs	r1, #0
 80147b0:	4618      	mov	r0, r3
 80147b2:	f7fd fe7a 	bl	80124aa <st_word>
					fs->wflag = 1;
 80147b6:	68bb      	ldr	r3, [r7, #8]
 80147b8:	2201      	movs	r2, #1
 80147ba:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80147bc:	68bb      	ldr	r3, [r7, #8]
 80147be:	4618      	mov	r0, r3
 80147c0:	f7fe f916 	bl	80129f0 <sync_fs>
 80147c4:	4603      	mov	r3, r0
 80147c6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	7d1b      	ldrb	r3, [r3, #20]
 80147cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80147d0:	b2da      	uxtb	r2, r3
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80147d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80147d8:	4618      	mov	r0, r3
 80147da:	3718      	adds	r7, #24
 80147dc:	46bd      	mov	sp, r7
 80147de:	bd80      	pop	{r7, pc}

080147e0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80147e0:	b580      	push	{r7, lr}
 80147e2:	b084      	sub	sp, #16
 80147e4:	af00      	add	r7, sp, #0
 80147e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80147e8:	6878      	ldr	r0, [r7, #4]
 80147ea:	f7ff ff7b 	bl	80146e4 <f_sync>
 80147ee:	4603      	mov	r3, r0
 80147f0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80147f2:	7bfb      	ldrb	r3, [r7, #15]
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	d118      	bne.n	801482a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	f107 0208 	add.w	r2, r7, #8
 80147fe:	4611      	mov	r1, r2
 8014800:	4618      	mov	r0, r3
 8014802:	f7ff fa81 	bl	8013d08 <validate>
 8014806:	4603      	mov	r3, r0
 8014808:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801480a:	7bfb      	ldrb	r3, [r7, #15]
 801480c:	2b00      	cmp	r3, #0
 801480e:	d10c      	bne.n	801482a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	691b      	ldr	r3, [r3, #16]
 8014814:	4618      	mov	r0, r3
 8014816:	f7fe f819 	bl	801284c <dec_lock>
 801481a:	4603      	mov	r3, r0
 801481c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801481e:	7bfb      	ldrb	r3, [r7, #15]
 8014820:	2b00      	cmp	r3, #0
 8014822:	d102      	bne.n	801482a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	2200      	movs	r2, #0
 8014828:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801482a:	7bfb      	ldrb	r3, [r7, #15]
}
 801482c:	4618      	mov	r0, r3
 801482e:	3710      	adds	r7, #16
 8014830:	46bd      	mov	sp, r7
 8014832:	bd80      	pop	{r7, pc}

08014834 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b088      	sub	sp, #32
 8014838:	af00      	add	r7, sp, #0
 801483a:	60f8      	str	r0, [r7, #12]
 801483c:	60b9      	str	r1, [r7, #8]
 801483e:	607a      	str	r2, [r7, #4]
	int n = 0;
 8014840:	2300      	movs	r3, #0
 8014842:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8014844:	68fb      	ldr	r3, [r7, #12]
 8014846:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8014848:	e01b      	b.n	8014882 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 801484a:	f107 0310 	add.w	r3, r7, #16
 801484e:	f107 0114 	add.w	r1, r7, #20
 8014852:	2201      	movs	r2, #1
 8014854:	6878      	ldr	r0, [r7, #4]
 8014856:	f7ff fc91 	bl	801417c <f_read>
		if (rc != 1) break;
 801485a:	693b      	ldr	r3, [r7, #16]
 801485c:	2b01      	cmp	r3, #1
 801485e:	d116      	bne.n	801488e <f_gets+0x5a>
		c = s[0];
 8014860:	7d3b      	ldrb	r3, [r7, #20]
 8014862:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8014864:	7dfb      	ldrb	r3, [r7, #23]
 8014866:	2b0d      	cmp	r3, #13
 8014868:	d100      	bne.n	801486c <f_gets+0x38>
 801486a:	e00a      	b.n	8014882 <f_gets+0x4e>
		*p++ = c;
 801486c:	69bb      	ldr	r3, [r7, #24]
 801486e:	1c5a      	adds	r2, r3, #1
 8014870:	61ba      	str	r2, [r7, #24]
 8014872:	7dfa      	ldrb	r2, [r7, #23]
 8014874:	701a      	strb	r2, [r3, #0]
		n++;
 8014876:	69fb      	ldr	r3, [r7, #28]
 8014878:	3301      	adds	r3, #1
 801487a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 801487c:	7dfb      	ldrb	r3, [r7, #23]
 801487e:	2b0a      	cmp	r3, #10
 8014880:	d007      	beq.n	8014892 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8014882:	68bb      	ldr	r3, [r7, #8]
 8014884:	3b01      	subs	r3, #1
 8014886:	69fa      	ldr	r2, [r7, #28]
 8014888:	429a      	cmp	r2, r3
 801488a:	dbde      	blt.n	801484a <f_gets+0x16>
 801488c:	e002      	b.n	8014894 <f_gets+0x60>
		if (rc != 1) break;
 801488e:	bf00      	nop
 8014890:	e000      	b.n	8014894 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 8014892:	bf00      	nop
	}
	*p = 0;
 8014894:	69bb      	ldr	r3, [r7, #24]
 8014896:	2200      	movs	r2, #0
 8014898:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 801489a:	69fb      	ldr	r3, [r7, #28]
 801489c:	2b00      	cmp	r3, #0
 801489e:	d001      	beq.n	80148a4 <f_gets+0x70>
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	e000      	b.n	80148a6 <f_gets+0x72>
 80148a4:	2300      	movs	r3, #0
}
 80148a6:	4618      	mov	r0, r3
 80148a8:	3720      	adds	r7, #32
 80148aa:	46bd      	mov	sp, r7
 80148ac:	bd80      	pop	{r7, pc}
	...

080148b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80148b0:	b480      	push	{r7}
 80148b2:	b087      	sub	sp, #28
 80148b4:	af00      	add	r7, sp, #0
 80148b6:	60f8      	str	r0, [r7, #12]
 80148b8:	60b9      	str	r1, [r7, #8]
 80148ba:	4613      	mov	r3, r2
 80148bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80148be:	2301      	movs	r3, #1
 80148c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80148c2:	2300      	movs	r3, #0
 80148c4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80148c6:	4b1f      	ldr	r3, [pc, #124]	; (8014944 <FATFS_LinkDriverEx+0x94>)
 80148c8:	7a5b      	ldrb	r3, [r3, #9]
 80148ca:	b2db      	uxtb	r3, r3
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d131      	bne.n	8014934 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80148d0:	4b1c      	ldr	r3, [pc, #112]	; (8014944 <FATFS_LinkDriverEx+0x94>)
 80148d2:	7a5b      	ldrb	r3, [r3, #9]
 80148d4:	b2db      	uxtb	r3, r3
 80148d6:	461a      	mov	r2, r3
 80148d8:	4b1a      	ldr	r3, [pc, #104]	; (8014944 <FATFS_LinkDriverEx+0x94>)
 80148da:	2100      	movs	r1, #0
 80148dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80148de:	4b19      	ldr	r3, [pc, #100]	; (8014944 <FATFS_LinkDriverEx+0x94>)
 80148e0:	7a5b      	ldrb	r3, [r3, #9]
 80148e2:	b2db      	uxtb	r3, r3
 80148e4:	4a17      	ldr	r2, [pc, #92]	; (8014944 <FATFS_LinkDriverEx+0x94>)
 80148e6:	009b      	lsls	r3, r3, #2
 80148e8:	4413      	add	r3, r2
 80148ea:	68fa      	ldr	r2, [r7, #12]
 80148ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80148ee:	4b15      	ldr	r3, [pc, #84]	; (8014944 <FATFS_LinkDriverEx+0x94>)
 80148f0:	7a5b      	ldrb	r3, [r3, #9]
 80148f2:	b2db      	uxtb	r3, r3
 80148f4:	461a      	mov	r2, r3
 80148f6:	4b13      	ldr	r3, [pc, #76]	; (8014944 <FATFS_LinkDriverEx+0x94>)
 80148f8:	4413      	add	r3, r2
 80148fa:	79fa      	ldrb	r2, [r7, #7]
 80148fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80148fe:	4b11      	ldr	r3, [pc, #68]	; (8014944 <FATFS_LinkDriverEx+0x94>)
 8014900:	7a5b      	ldrb	r3, [r3, #9]
 8014902:	b2db      	uxtb	r3, r3
 8014904:	1c5a      	adds	r2, r3, #1
 8014906:	b2d1      	uxtb	r1, r2
 8014908:	4a0e      	ldr	r2, [pc, #56]	; (8014944 <FATFS_LinkDriverEx+0x94>)
 801490a:	7251      	strb	r1, [r2, #9]
 801490c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801490e:	7dbb      	ldrb	r3, [r7, #22]
 8014910:	3330      	adds	r3, #48	; 0x30
 8014912:	b2da      	uxtb	r2, r3
 8014914:	68bb      	ldr	r3, [r7, #8]
 8014916:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014918:	68bb      	ldr	r3, [r7, #8]
 801491a:	3301      	adds	r3, #1
 801491c:	223a      	movs	r2, #58	; 0x3a
 801491e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014920:	68bb      	ldr	r3, [r7, #8]
 8014922:	3302      	adds	r3, #2
 8014924:	222f      	movs	r2, #47	; 0x2f
 8014926:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014928:	68bb      	ldr	r3, [r7, #8]
 801492a:	3303      	adds	r3, #3
 801492c:	2200      	movs	r2, #0
 801492e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014930:	2300      	movs	r3, #0
 8014932:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014934:	7dfb      	ldrb	r3, [r7, #23]
}
 8014936:	4618      	mov	r0, r3
 8014938:	371c      	adds	r7, #28
 801493a:	46bd      	mov	sp, r7
 801493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014940:	4770      	bx	lr
 8014942:	bf00      	nop
 8014944:	24008e18 	.word	0x24008e18

08014948 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014948:	b580      	push	{r7, lr}
 801494a:	b082      	sub	sp, #8
 801494c:	af00      	add	r7, sp, #0
 801494e:	6078      	str	r0, [r7, #4]
 8014950:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014952:	2200      	movs	r2, #0
 8014954:	6839      	ldr	r1, [r7, #0]
 8014956:	6878      	ldr	r0, [r7, #4]
 8014958:	f7ff ffaa 	bl	80148b0 <FATFS_LinkDriverEx>
 801495c:	4603      	mov	r3, r0
}
 801495e:	4618      	mov	r0, r3
 8014960:	3708      	adds	r7, #8
 8014962:	46bd      	mov	sp, r7
 8014964:	bd80      	pop	{r7, pc}

08014966 <atof>:
 8014966:	2100      	movs	r1, #0
 8014968:	f000 be34 	b.w	80155d4 <strtod>

0801496c <atoi>:
 801496c:	220a      	movs	r2, #10
 801496e:	2100      	movs	r1, #0
 8014970:	f000 bf1a 	b.w	80157a8 <strtol>

08014974 <__errno>:
 8014974:	4b01      	ldr	r3, [pc, #4]	; (801497c <__errno+0x8>)
 8014976:	6818      	ldr	r0, [r3, #0]
 8014978:	4770      	bx	lr
 801497a:	bf00      	nop
 801497c:	2400001c 	.word	0x2400001c

08014980 <__libc_init_array>:
 8014980:	b570      	push	{r4, r5, r6, lr}
 8014982:	4d0d      	ldr	r5, [pc, #52]	; (80149b8 <__libc_init_array+0x38>)
 8014984:	4c0d      	ldr	r4, [pc, #52]	; (80149bc <__libc_init_array+0x3c>)
 8014986:	1b64      	subs	r4, r4, r5
 8014988:	10a4      	asrs	r4, r4, #2
 801498a:	2600      	movs	r6, #0
 801498c:	42a6      	cmp	r6, r4
 801498e:	d109      	bne.n	80149a4 <__libc_init_array+0x24>
 8014990:	4d0b      	ldr	r5, [pc, #44]	; (80149c0 <__libc_init_array+0x40>)
 8014992:	4c0c      	ldr	r4, [pc, #48]	; (80149c4 <__libc_init_array+0x44>)
 8014994:	f003 f93c 	bl	8017c10 <_init>
 8014998:	1b64      	subs	r4, r4, r5
 801499a:	10a4      	asrs	r4, r4, #2
 801499c:	2600      	movs	r6, #0
 801499e:	42a6      	cmp	r6, r4
 80149a0:	d105      	bne.n	80149ae <__libc_init_array+0x2e>
 80149a2:	bd70      	pop	{r4, r5, r6, pc}
 80149a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80149a8:	4798      	blx	r3
 80149aa:	3601      	adds	r6, #1
 80149ac:	e7ee      	b.n	801498c <__libc_init_array+0xc>
 80149ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80149b2:	4798      	blx	r3
 80149b4:	3601      	adds	r6, #1
 80149b6:	e7f2      	b.n	801499e <__libc_init_array+0x1e>
 80149b8:	080184d0 	.word	0x080184d0
 80149bc:	080184d0 	.word	0x080184d0
 80149c0:	080184d0 	.word	0x080184d0
 80149c4:	080184d4 	.word	0x080184d4

080149c8 <memcpy>:
 80149c8:	440a      	add	r2, r1
 80149ca:	4291      	cmp	r1, r2
 80149cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80149d0:	d100      	bne.n	80149d4 <memcpy+0xc>
 80149d2:	4770      	bx	lr
 80149d4:	b510      	push	{r4, lr}
 80149d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80149da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80149de:	4291      	cmp	r1, r2
 80149e0:	d1f9      	bne.n	80149d6 <memcpy+0xe>
 80149e2:	bd10      	pop	{r4, pc}

080149e4 <memset>:
 80149e4:	4402      	add	r2, r0
 80149e6:	4603      	mov	r3, r0
 80149e8:	4293      	cmp	r3, r2
 80149ea:	d100      	bne.n	80149ee <memset+0xa>
 80149ec:	4770      	bx	lr
 80149ee:	f803 1b01 	strb.w	r1, [r3], #1
 80149f2:	e7f9      	b.n	80149e8 <memset+0x4>

080149f4 <siprintf>:
 80149f4:	b40e      	push	{r1, r2, r3}
 80149f6:	b500      	push	{lr}
 80149f8:	b09c      	sub	sp, #112	; 0x70
 80149fa:	ab1d      	add	r3, sp, #116	; 0x74
 80149fc:	9002      	str	r0, [sp, #8]
 80149fe:	9006      	str	r0, [sp, #24]
 8014a00:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014a04:	4809      	ldr	r0, [pc, #36]	; (8014a2c <siprintf+0x38>)
 8014a06:	9107      	str	r1, [sp, #28]
 8014a08:	9104      	str	r1, [sp, #16]
 8014a0a:	4909      	ldr	r1, [pc, #36]	; (8014a30 <siprintf+0x3c>)
 8014a0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014a10:	9105      	str	r1, [sp, #20]
 8014a12:	6800      	ldr	r0, [r0, #0]
 8014a14:	9301      	str	r3, [sp, #4]
 8014a16:	a902      	add	r1, sp, #8
 8014a18:	f002 f89a 	bl	8016b50 <_svfiprintf_r>
 8014a1c:	9b02      	ldr	r3, [sp, #8]
 8014a1e:	2200      	movs	r2, #0
 8014a20:	701a      	strb	r2, [r3, #0]
 8014a22:	b01c      	add	sp, #112	; 0x70
 8014a24:	f85d eb04 	ldr.w	lr, [sp], #4
 8014a28:	b003      	add	sp, #12
 8014a2a:	4770      	bx	lr
 8014a2c:	2400001c 	.word	0x2400001c
 8014a30:	ffff0208 	.word	0xffff0208

08014a34 <sulp>:
 8014a34:	b570      	push	{r4, r5, r6, lr}
 8014a36:	4604      	mov	r4, r0
 8014a38:	460d      	mov	r5, r1
 8014a3a:	4616      	mov	r6, r2
 8014a3c:	ec45 4b10 	vmov	d0, r4, r5
 8014a40:	f001 fde8 	bl	8016614 <__ulp>
 8014a44:	b17e      	cbz	r6, 8014a66 <sulp+0x32>
 8014a46:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014a4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	dd09      	ble.n	8014a66 <sulp+0x32>
 8014a52:	051b      	lsls	r3, r3, #20
 8014a54:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8014a58:	2000      	movs	r0, #0
 8014a5a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8014a5e:	ec41 0b17 	vmov	d7, r0, r1
 8014a62:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014a66:	bd70      	pop	{r4, r5, r6, pc}

08014a68 <_strtod_l>:
 8014a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a6c:	ed2d 8b0e 	vpush	{d8-d14}
 8014a70:	b097      	sub	sp, #92	; 0x5c
 8014a72:	461f      	mov	r7, r3
 8014a74:	2300      	movs	r3, #0
 8014a76:	9312      	str	r3, [sp, #72]	; 0x48
 8014a78:	4ba1      	ldr	r3, [pc, #644]	; (8014d00 <_strtod_l+0x298>)
 8014a7a:	920d      	str	r2, [sp, #52]	; 0x34
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	9307      	str	r3, [sp, #28]
 8014a80:	4604      	mov	r4, r0
 8014a82:	4618      	mov	r0, r3
 8014a84:	468b      	mov	fp, r1
 8014a86:	f7eb fc3d 	bl	8000304 <strlen>
 8014a8a:	f04f 0800 	mov.w	r8, #0
 8014a8e:	4605      	mov	r5, r0
 8014a90:	f04f 0900 	mov.w	r9, #0
 8014a94:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8014a98:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014a9a:	7813      	ldrb	r3, [r2, #0]
 8014a9c:	2b2b      	cmp	r3, #43	; 0x2b
 8014a9e:	d04d      	beq.n	8014b3c <_strtod_l+0xd4>
 8014aa0:	d83a      	bhi.n	8014b18 <_strtod_l+0xb0>
 8014aa2:	2b0d      	cmp	r3, #13
 8014aa4:	d833      	bhi.n	8014b0e <_strtod_l+0xa6>
 8014aa6:	2b08      	cmp	r3, #8
 8014aa8:	d833      	bhi.n	8014b12 <_strtod_l+0xaa>
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d03d      	beq.n	8014b2a <_strtod_l+0xc2>
 8014aae:	2300      	movs	r3, #0
 8014ab0:	9308      	str	r3, [sp, #32]
 8014ab2:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8014ab4:	7833      	ldrb	r3, [r6, #0]
 8014ab6:	2b30      	cmp	r3, #48	; 0x30
 8014ab8:	f040 80b0 	bne.w	8014c1c <_strtod_l+0x1b4>
 8014abc:	7873      	ldrb	r3, [r6, #1]
 8014abe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014ac2:	2b58      	cmp	r3, #88	; 0x58
 8014ac4:	d167      	bne.n	8014b96 <_strtod_l+0x12e>
 8014ac6:	9b08      	ldr	r3, [sp, #32]
 8014ac8:	9301      	str	r3, [sp, #4]
 8014aca:	ab12      	add	r3, sp, #72	; 0x48
 8014acc:	9702      	str	r7, [sp, #8]
 8014ace:	9300      	str	r3, [sp, #0]
 8014ad0:	4a8c      	ldr	r2, [pc, #560]	; (8014d04 <_strtod_l+0x29c>)
 8014ad2:	ab13      	add	r3, sp, #76	; 0x4c
 8014ad4:	a911      	add	r1, sp, #68	; 0x44
 8014ad6:	4620      	mov	r0, r4
 8014ad8:	f000 ff08 	bl	80158ec <__gethex>
 8014adc:	f010 0507 	ands.w	r5, r0, #7
 8014ae0:	4607      	mov	r7, r0
 8014ae2:	d005      	beq.n	8014af0 <_strtod_l+0x88>
 8014ae4:	2d06      	cmp	r5, #6
 8014ae6:	d12b      	bne.n	8014b40 <_strtod_l+0xd8>
 8014ae8:	3601      	adds	r6, #1
 8014aea:	2300      	movs	r3, #0
 8014aec:	9611      	str	r6, [sp, #68]	; 0x44
 8014aee:	9308      	str	r3, [sp, #32]
 8014af0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	f040 854e 	bne.w	8015594 <_strtod_l+0xb2c>
 8014af8:	9b08      	ldr	r3, [sp, #32]
 8014afa:	b1e3      	cbz	r3, 8014b36 <_strtod_l+0xce>
 8014afc:	ec49 8b17 	vmov	d7, r8, r9
 8014b00:	eeb1 0b47 	vneg.f64	d0, d7
 8014b04:	b017      	add	sp, #92	; 0x5c
 8014b06:	ecbd 8b0e 	vpop	{d8-d14}
 8014b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b0e:	2b20      	cmp	r3, #32
 8014b10:	d1cd      	bne.n	8014aae <_strtod_l+0x46>
 8014b12:	3201      	adds	r2, #1
 8014b14:	9211      	str	r2, [sp, #68]	; 0x44
 8014b16:	e7bf      	b.n	8014a98 <_strtod_l+0x30>
 8014b18:	2b2d      	cmp	r3, #45	; 0x2d
 8014b1a:	d1c8      	bne.n	8014aae <_strtod_l+0x46>
 8014b1c:	2301      	movs	r3, #1
 8014b1e:	9308      	str	r3, [sp, #32]
 8014b20:	1c53      	adds	r3, r2, #1
 8014b22:	9311      	str	r3, [sp, #68]	; 0x44
 8014b24:	7853      	ldrb	r3, [r2, #1]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	d1c3      	bne.n	8014ab2 <_strtod_l+0x4a>
 8014b2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014b2c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	f040 852d 	bne.w	8015590 <_strtod_l+0xb28>
 8014b36:	ec49 8b10 	vmov	d0, r8, r9
 8014b3a:	e7e3      	b.n	8014b04 <_strtod_l+0x9c>
 8014b3c:	2300      	movs	r3, #0
 8014b3e:	e7ee      	b.n	8014b1e <_strtod_l+0xb6>
 8014b40:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014b42:	b13a      	cbz	r2, 8014b54 <_strtod_l+0xec>
 8014b44:	2135      	movs	r1, #53	; 0x35
 8014b46:	a814      	add	r0, sp, #80	; 0x50
 8014b48:	f001 fe6c 	bl	8016824 <__copybits>
 8014b4c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8014b4e:	4620      	mov	r0, r4
 8014b50:	f001 fa2e 	bl	8015fb0 <_Bfree>
 8014b54:	3d01      	subs	r5, #1
 8014b56:	2d04      	cmp	r5, #4
 8014b58:	d806      	bhi.n	8014b68 <_strtod_l+0x100>
 8014b5a:	e8df f005 	tbb	[pc, r5]
 8014b5e:	030a      	.short	0x030a
 8014b60:	1714      	.short	0x1714
 8014b62:	0a          	.byte	0x0a
 8014b63:	00          	.byte	0x00
 8014b64:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8014b68:	073f      	lsls	r7, r7, #28
 8014b6a:	d5c1      	bpl.n	8014af0 <_strtod_l+0x88>
 8014b6c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8014b70:	e7be      	b.n	8014af0 <_strtod_l+0x88>
 8014b72:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8014b76:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014b78:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014b7c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014b80:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8014b84:	e7f0      	b.n	8014b68 <_strtod_l+0x100>
 8014b86:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8014d08 <_strtod_l+0x2a0>
 8014b8a:	e7ed      	b.n	8014b68 <_strtod_l+0x100>
 8014b8c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8014b90:	f04f 38ff 	mov.w	r8, #4294967295
 8014b94:	e7e8      	b.n	8014b68 <_strtod_l+0x100>
 8014b96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014b98:	1c5a      	adds	r2, r3, #1
 8014b9a:	9211      	str	r2, [sp, #68]	; 0x44
 8014b9c:	785b      	ldrb	r3, [r3, #1]
 8014b9e:	2b30      	cmp	r3, #48	; 0x30
 8014ba0:	d0f9      	beq.n	8014b96 <_strtod_l+0x12e>
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	d0a4      	beq.n	8014af0 <_strtod_l+0x88>
 8014ba6:	2301      	movs	r3, #1
 8014ba8:	f04f 0a00 	mov.w	sl, #0
 8014bac:	9304      	str	r3, [sp, #16]
 8014bae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014bb0:	930a      	str	r3, [sp, #40]	; 0x28
 8014bb2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8014bb6:	f8cd a018 	str.w	sl, [sp, #24]
 8014bba:	220a      	movs	r2, #10
 8014bbc:	9811      	ldr	r0, [sp, #68]	; 0x44
 8014bbe:	7807      	ldrb	r7, [r0, #0]
 8014bc0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8014bc4:	b2d9      	uxtb	r1, r3
 8014bc6:	2909      	cmp	r1, #9
 8014bc8:	d92a      	bls.n	8014c20 <_strtod_l+0x1b8>
 8014bca:	9907      	ldr	r1, [sp, #28]
 8014bcc:	462a      	mov	r2, r5
 8014bce:	f002 fbc7 	bl	8017360 <strncmp>
 8014bd2:	2800      	cmp	r0, #0
 8014bd4:	d033      	beq.n	8014c3e <_strtod_l+0x1d6>
 8014bd6:	2000      	movs	r0, #0
 8014bd8:	9b06      	ldr	r3, [sp, #24]
 8014bda:	463a      	mov	r2, r7
 8014bdc:	4601      	mov	r1, r0
 8014bde:	4607      	mov	r7, r0
 8014be0:	2a65      	cmp	r2, #101	; 0x65
 8014be2:	d001      	beq.n	8014be8 <_strtod_l+0x180>
 8014be4:	2a45      	cmp	r2, #69	; 0x45
 8014be6:	d117      	bne.n	8014c18 <_strtod_l+0x1b0>
 8014be8:	b91b      	cbnz	r3, 8014bf2 <_strtod_l+0x18a>
 8014bea:	9b04      	ldr	r3, [sp, #16]
 8014bec:	4303      	orrs	r3, r0
 8014bee:	d09c      	beq.n	8014b2a <_strtod_l+0xc2>
 8014bf0:	2300      	movs	r3, #0
 8014bf2:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8014bf6:	f10b 0201 	add.w	r2, fp, #1
 8014bfa:	9211      	str	r2, [sp, #68]	; 0x44
 8014bfc:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8014c00:	2a2b      	cmp	r2, #43	; 0x2b
 8014c02:	d071      	beq.n	8014ce8 <_strtod_l+0x280>
 8014c04:	2a2d      	cmp	r2, #45	; 0x2d
 8014c06:	d077      	beq.n	8014cf8 <_strtod_l+0x290>
 8014c08:	f04f 0e00 	mov.w	lr, #0
 8014c0c:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8014c10:	2d09      	cmp	r5, #9
 8014c12:	d97f      	bls.n	8014d14 <_strtod_l+0x2ac>
 8014c14:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8014c18:	2500      	movs	r5, #0
 8014c1a:	e09b      	b.n	8014d54 <_strtod_l+0x2ec>
 8014c1c:	2300      	movs	r3, #0
 8014c1e:	e7c3      	b.n	8014ba8 <_strtod_l+0x140>
 8014c20:	9906      	ldr	r1, [sp, #24]
 8014c22:	2908      	cmp	r1, #8
 8014c24:	bfdd      	ittte	le
 8014c26:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8014c28:	fb02 3301 	mlale	r3, r2, r1, r3
 8014c2c:	9309      	strle	r3, [sp, #36]	; 0x24
 8014c2e:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8014c32:	9b06      	ldr	r3, [sp, #24]
 8014c34:	3001      	adds	r0, #1
 8014c36:	3301      	adds	r3, #1
 8014c38:	9306      	str	r3, [sp, #24]
 8014c3a:	9011      	str	r0, [sp, #68]	; 0x44
 8014c3c:	e7be      	b.n	8014bbc <_strtod_l+0x154>
 8014c3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014c40:	195a      	adds	r2, r3, r5
 8014c42:	9211      	str	r2, [sp, #68]	; 0x44
 8014c44:	5d5a      	ldrb	r2, [r3, r5]
 8014c46:	9b06      	ldr	r3, [sp, #24]
 8014c48:	b3a3      	cbz	r3, 8014cb4 <_strtod_l+0x24c>
 8014c4a:	4607      	mov	r7, r0
 8014c4c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8014c50:	2909      	cmp	r1, #9
 8014c52:	d912      	bls.n	8014c7a <_strtod_l+0x212>
 8014c54:	2101      	movs	r1, #1
 8014c56:	e7c3      	b.n	8014be0 <_strtod_l+0x178>
 8014c58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014c5a:	1c5a      	adds	r2, r3, #1
 8014c5c:	9211      	str	r2, [sp, #68]	; 0x44
 8014c5e:	785a      	ldrb	r2, [r3, #1]
 8014c60:	3001      	adds	r0, #1
 8014c62:	2a30      	cmp	r2, #48	; 0x30
 8014c64:	d0f8      	beq.n	8014c58 <_strtod_l+0x1f0>
 8014c66:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8014c6a:	2b08      	cmp	r3, #8
 8014c6c:	f200 8497 	bhi.w	801559e <_strtod_l+0xb36>
 8014c70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014c72:	930a      	str	r3, [sp, #40]	; 0x28
 8014c74:	4607      	mov	r7, r0
 8014c76:	2000      	movs	r0, #0
 8014c78:	4603      	mov	r3, r0
 8014c7a:	3a30      	subs	r2, #48	; 0x30
 8014c7c:	f100 0101 	add.w	r1, r0, #1
 8014c80:	d012      	beq.n	8014ca8 <_strtod_l+0x240>
 8014c82:	440f      	add	r7, r1
 8014c84:	eb00 0c03 	add.w	ip, r0, r3
 8014c88:	4619      	mov	r1, r3
 8014c8a:	250a      	movs	r5, #10
 8014c8c:	4561      	cmp	r1, ip
 8014c8e:	d113      	bne.n	8014cb8 <_strtod_l+0x250>
 8014c90:	1819      	adds	r1, r3, r0
 8014c92:	2908      	cmp	r1, #8
 8014c94:	f103 0301 	add.w	r3, r3, #1
 8014c98:	4403      	add	r3, r0
 8014c9a:	dc1c      	bgt.n	8014cd6 <_strtod_l+0x26e>
 8014c9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014c9e:	210a      	movs	r1, #10
 8014ca0:	fb01 2200 	mla	r2, r1, r0, r2
 8014ca4:	9209      	str	r2, [sp, #36]	; 0x24
 8014ca6:	2100      	movs	r1, #0
 8014ca8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014caa:	1c50      	adds	r0, r2, #1
 8014cac:	9011      	str	r0, [sp, #68]	; 0x44
 8014cae:	7852      	ldrb	r2, [r2, #1]
 8014cb0:	4608      	mov	r0, r1
 8014cb2:	e7cb      	b.n	8014c4c <_strtod_l+0x1e4>
 8014cb4:	9806      	ldr	r0, [sp, #24]
 8014cb6:	e7d4      	b.n	8014c62 <_strtod_l+0x1fa>
 8014cb8:	2908      	cmp	r1, #8
 8014cba:	dc04      	bgt.n	8014cc6 <_strtod_l+0x25e>
 8014cbc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8014cbe:	436e      	muls	r6, r5
 8014cc0:	9609      	str	r6, [sp, #36]	; 0x24
 8014cc2:	3101      	adds	r1, #1
 8014cc4:	e7e2      	b.n	8014c8c <_strtod_l+0x224>
 8014cc6:	f101 0e01 	add.w	lr, r1, #1
 8014cca:	f1be 0f10 	cmp.w	lr, #16
 8014cce:	bfd8      	it	le
 8014cd0:	fb05 fa0a 	mulle.w	sl, r5, sl
 8014cd4:	e7f5      	b.n	8014cc2 <_strtod_l+0x25a>
 8014cd6:	2b10      	cmp	r3, #16
 8014cd8:	bfdc      	itt	le
 8014cda:	210a      	movle	r1, #10
 8014cdc:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8014ce0:	e7e1      	b.n	8014ca6 <_strtod_l+0x23e>
 8014ce2:	2700      	movs	r7, #0
 8014ce4:	2101      	movs	r1, #1
 8014ce6:	e780      	b.n	8014bea <_strtod_l+0x182>
 8014ce8:	f04f 0e00 	mov.w	lr, #0
 8014cec:	f10b 0202 	add.w	r2, fp, #2
 8014cf0:	9211      	str	r2, [sp, #68]	; 0x44
 8014cf2:	f89b 2002 	ldrb.w	r2, [fp, #2]
 8014cf6:	e789      	b.n	8014c0c <_strtod_l+0x1a4>
 8014cf8:	f04f 0e01 	mov.w	lr, #1
 8014cfc:	e7f6      	b.n	8014cec <_strtod_l+0x284>
 8014cfe:	bf00      	nop
 8014d00:	080182c8 	.word	0x080182c8
 8014d04:	08018050 	.word	0x08018050
 8014d08:	7ff00000 	.word	0x7ff00000
 8014d0c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014d0e:	1c55      	adds	r5, r2, #1
 8014d10:	9511      	str	r5, [sp, #68]	; 0x44
 8014d12:	7852      	ldrb	r2, [r2, #1]
 8014d14:	2a30      	cmp	r2, #48	; 0x30
 8014d16:	d0f9      	beq.n	8014d0c <_strtod_l+0x2a4>
 8014d18:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8014d1c:	2d08      	cmp	r5, #8
 8014d1e:	f63f af7b 	bhi.w	8014c18 <_strtod_l+0x1b0>
 8014d22:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8014d26:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014d28:	9207      	str	r2, [sp, #28]
 8014d2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014d2c:	1c55      	adds	r5, r2, #1
 8014d2e:	9511      	str	r5, [sp, #68]	; 0x44
 8014d30:	7852      	ldrb	r2, [r2, #1]
 8014d32:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8014d36:	2e09      	cmp	r6, #9
 8014d38:	d937      	bls.n	8014daa <_strtod_l+0x342>
 8014d3a:	9e07      	ldr	r6, [sp, #28]
 8014d3c:	1bad      	subs	r5, r5, r6
 8014d3e:	2d08      	cmp	r5, #8
 8014d40:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8014d44:	dc02      	bgt.n	8014d4c <_strtod_l+0x2e4>
 8014d46:	4565      	cmp	r5, ip
 8014d48:	bfa8      	it	ge
 8014d4a:	4665      	movge	r5, ip
 8014d4c:	f1be 0f00 	cmp.w	lr, #0
 8014d50:	d000      	beq.n	8014d54 <_strtod_l+0x2ec>
 8014d52:	426d      	negs	r5, r5
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d14d      	bne.n	8014df4 <_strtod_l+0x38c>
 8014d58:	9b04      	ldr	r3, [sp, #16]
 8014d5a:	4303      	orrs	r3, r0
 8014d5c:	f47f aec8 	bne.w	8014af0 <_strtod_l+0x88>
 8014d60:	2900      	cmp	r1, #0
 8014d62:	f47f aee2 	bne.w	8014b2a <_strtod_l+0xc2>
 8014d66:	2a69      	cmp	r2, #105	; 0x69
 8014d68:	d027      	beq.n	8014dba <_strtod_l+0x352>
 8014d6a:	dc24      	bgt.n	8014db6 <_strtod_l+0x34e>
 8014d6c:	2a49      	cmp	r2, #73	; 0x49
 8014d6e:	d024      	beq.n	8014dba <_strtod_l+0x352>
 8014d70:	2a4e      	cmp	r2, #78	; 0x4e
 8014d72:	f47f aeda 	bne.w	8014b2a <_strtod_l+0xc2>
 8014d76:	4996      	ldr	r1, [pc, #600]	; (8014fd0 <_strtod_l+0x568>)
 8014d78:	a811      	add	r0, sp, #68	; 0x44
 8014d7a:	f001 f80f 	bl	8015d9c <__match>
 8014d7e:	2800      	cmp	r0, #0
 8014d80:	f43f aed3 	beq.w	8014b2a <_strtod_l+0xc2>
 8014d84:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014d86:	781b      	ldrb	r3, [r3, #0]
 8014d88:	2b28      	cmp	r3, #40	; 0x28
 8014d8a:	d12d      	bne.n	8014de8 <_strtod_l+0x380>
 8014d8c:	4991      	ldr	r1, [pc, #580]	; (8014fd4 <_strtod_l+0x56c>)
 8014d8e:	aa14      	add	r2, sp, #80	; 0x50
 8014d90:	a811      	add	r0, sp, #68	; 0x44
 8014d92:	f001 f817 	bl	8015dc4 <__hexnan>
 8014d96:	2805      	cmp	r0, #5
 8014d98:	d126      	bne.n	8014de8 <_strtod_l+0x380>
 8014d9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014d9c:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8014da0:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8014da4:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8014da8:	e6a2      	b.n	8014af0 <_strtod_l+0x88>
 8014daa:	250a      	movs	r5, #10
 8014dac:	fb05 250c 	mla	r5, r5, ip, r2
 8014db0:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8014db4:	e7b9      	b.n	8014d2a <_strtod_l+0x2c2>
 8014db6:	2a6e      	cmp	r2, #110	; 0x6e
 8014db8:	e7db      	b.n	8014d72 <_strtod_l+0x30a>
 8014dba:	4987      	ldr	r1, [pc, #540]	; (8014fd8 <_strtod_l+0x570>)
 8014dbc:	a811      	add	r0, sp, #68	; 0x44
 8014dbe:	f000 ffed 	bl	8015d9c <__match>
 8014dc2:	2800      	cmp	r0, #0
 8014dc4:	f43f aeb1 	beq.w	8014b2a <_strtod_l+0xc2>
 8014dc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014dca:	4984      	ldr	r1, [pc, #528]	; (8014fdc <_strtod_l+0x574>)
 8014dcc:	3b01      	subs	r3, #1
 8014dce:	a811      	add	r0, sp, #68	; 0x44
 8014dd0:	9311      	str	r3, [sp, #68]	; 0x44
 8014dd2:	f000 ffe3 	bl	8015d9c <__match>
 8014dd6:	b910      	cbnz	r0, 8014dde <_strtod_l+0x376>
 8014dd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014dda:	3301      	adds	r3, #1
 8014ddc:	9311      	str	r3, [sp, #68]	; 0x44
 8014dde:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8014ff0 <_strtod_l+0x588>
 8014de2:	f04f 0800 	mov.w	r8, #0
 8014de6:	e683      	b.n	8014af0 <_strtod_l+0x88>
 8014de8:	487d      	ldr	r0, [pc, #500]	; (8014fe0 <_strtod_l+0x578>)
 8014dea:	f002 faa1 	bl	8017330 <nan>
 8014dee:	ec59 8b10 	vmov	r8, r9, d0
 8014df2:	e67d      	b.n	8014af0 <_strtod_l+0x88>
 8014df4:	1bea      	subs	r2, r5, r7
 8014df6:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8014dfa:	9207      	str	r2, [sp, #28]
 8014dfc:	9a06      	ldr	r2, [sp, #24]
 8014dfe:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8014e02:	2a00      	cmp	r2, #0
 8014e04:	bf08      	it	eq
 8014e06:	461a      	moveq	r2, r3
 8014e08:	2b10      	cmp	r3, #16
 8014e0a:	9206      	str	r2, [sp, #24]
 8014e0c:	461a      	mov	r2, r3
 8014e0e:	bfa8      	it	ge
 8014e10:	2210      	movge	r2, #16
 8014e12:	2b09      	cmp	r3, #9
 8014e14:	ec59 8b17 	vmov	r8, r9, d7
 8014e18:	dd0c      	ble.n	8014e34 <_strtod_l+0x3cc>
 8014e1a:	4972      	ldr	r1, [pc, #456]	; (8014fe4 <_strtod_l+0x57c>)
 8014e1c:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8014e20:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8014e24:	ee06 aa90 	vmov	s13, sl
 8014e28:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8014e2c:	eea7 6b05 	vfma.f64	d6, d7, d5
 8014e30:	ec59 8b16 	vmov	r8, r9, d6
 8014e34:	2b0f      	cmp	r3, #15
 8014e36:	dc36      	bgt.n	8014ea6 <_strtod_l+0x43e>
 8014e38:	9907      	ldr	r1, [sp, #28]
 8014e3a:	2900      	cmp	r1, #0
 8014e3c:	f43f ae58 	beq.w	8014af0 <_strtod_l+0x88>
 8014e40:	dd23      	ble.n	8014e8a <_strtod_l+0x422>
 8014e42:	2916      	cmp	r1, #22
 8014e44:	dc0b      	bgt.n	8014e5e <_strtod_l+0x3f6>
 8014e46:	4b67      	ldr	r3, [pc, #412]	; (8014fe4 <_strtod_l+0x57c>)
 8014e48:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8014e4c:	ed93 7b00 	vldr	d7, [r3]
 8014e50:	ec49 8b16 	vmov	d6, r8, r9
 8014e54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014e58:	ec59 8b17 	vmov	r8, r9, d7
 8014e5c:	e648      	b.n	8014af0 <_strtod_l+0x88>
 8014e5e:	9807      	ldr	r0, [sp, #28]
 8014e60:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8014e64:	4281      	cmp	r1, r0
 8014e66:	db1e      	blt.n	8014ea6 <_strtod_l+0x43e>
 8014e68:	4a5e      	ldr	r2, [pc, #376]	; (8014fe4 <_strtod_l+0x57c>)
 8014e6a:	f1c3 030f 	rsb	r3, r3, #15
 8014e6e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8014e72:	ed91 7b00 	vldr	d7, [r1]
 8014e76:	ec49 8b16 	vmov	d6, r8, r9
 8014e7a:	1ac3      	subs	r3, r0, r3
 8014e7c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8014e80:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014e84:	ed92 6b00 	vldr	d6, [r2]
 8014e88:	e7e4      	b.n	8014e54 <_strtod_l+0x3ec>
 8014e8a:	9907      	ldr	r1, [sp, #28]
 8014e8c:	3116      	adds	r1, #22
 8014e8e:	db0a      	blt.n	8014ea6 <_strtod_l+0x43e>
 8014e90:	4b54      	ldr	r3, [pc, #336]	; (8014fe4 <_strtod_l+0x57c>)
 8014e92:	1b7d      	subs	r5, r7, r5
 8014e94:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014e98:	ed95 7b00 	vldr	d7, [r5]
 8014e9c:	ec49 8b16 	vmov	d6, r8, r9
 8014ea0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014ea4:	e7d8      	b.n	8014e58 <_strtod_l+0x3f0>
 8014ea6:	9907      	ldr	r1, [sp, #28]
 8014ea8:	1a9a      	subs	r2, r3, r2
 8014eaa:	440a      	add	r2, r1
 8014eac:	2a00      	cmp	r2, #0
 8014eae:	dd6f      	ble.n	8014f90 <_strtod_l+0x528>
 8014eb0:	f012 000f 	ands.w	r0, r2, #15
 8014eb4:	d00a      	beq.n	8014ecc <_strtod_l+0x464>
 8014eb6:	494b      	ldr	r1, [pc, #300]	; (8014fe4 <_strtod_l+0x57c>)
 8014eb8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014ebc:	ed91 7b00 	vldr	d7, [r1]
 8014ec0:	ec49 8b16 	vmov	d6, r8, r9
 8014ec4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014ec8:	ec59 8b17 	vmov	r8, r9, d7
 8014ecc:	f032 020f 	bics.w	r2, r2, #15
 8014ed0:	d04f      	beq.n	8014f72 <_strtod_l+0x50a>
 8014ed2:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8014ed6:	dd22      	ble.n	8014f1e <_strtod_l+0x4b6>
 8014ed8:	2500      	movs	r5, #0
 8014eda:	462e      	mov	r6, r5
 8014edc:	9506      	str	r5, [sp, #24]
 8014ede:	462f      	mov	r7, r5
 8014ee0:	2322      	movs	r3, #34	; 0x22
 8014ee2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8014ff0 <_strtod_l+0x588>
 8014ee6:	6023      	str	r3, [r4, #0]
 8014ee8:	f04f 0800 	mov.w	r8, #0
 8014eec:	9b06      	ldr	r3, [sp, #24]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	f43f adfe 	beq.w	8014af0 <_strtod_l+0x88>
 8014ef4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8014ef6:	4620      	mov	r0, r4
 8014ef8:	f001 f85a 	bl	8015fb0 <_Bfree>
 8014efc:	4639      	mov	r1, r7
 8014efe:	4620      	mov	r0, r4
 8014f00:	f001 f856 	bl	8015fb0 <_Bfree>
 8014f04:	4631      	mov	r1, r6
 8014f06:	4620      	mov	r0, r4
 8014f08:	f001 f852 	bl	8015fb0 <_Bfree>
 8014f0c:	9906      	ldr	r1, [sp, #24]
 8014f0e:	4620      	mov	r0, r4
 8014f10:	f001 f84e 	bl	8015fb0 <_Bfree>
 8014f14:	4629      	mov	r1, r5
 8014f16:	4620      	mov	r0, r4
 8014f18:	f001 f84a 	bl	8015fb0 <_Bfree>
 8014f1c:	e5e8      	b.n	8014af0 <_strtod_l+0x88>
 8014f1e:	2000      	movs	r0, #0
 8014f20:	ec49 8b17 	vmov	d7, r8, r9
 8014f24:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8014fe8 <_strtod_l+0x580>
 8014f28:	1112      	asrs	r2, r2, #4
 8014f2a:	4601      	mov	r1, r0
 8014f2c:	2a01      	cmp	r2, #1
 8014f2e:	dc23      	bgt.n	8014f78 <_strtod_l+0x510>
 8014f30:	b108      	cbz	r0, 8014f36 <_strtod_l+0x4ce>
 8014f32:	ec59 8b17 	vmov	r8, r9, d7
 8014f36:	4a2c      	ldr	r2, [pc, #176]	; (8014fe8 <_strtod_l+0x580>)
 8014f38:	482c      	ldr	r0, [pc, #176]	; (8014fec <_strtod_l+0x584>)
 8014f3a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014f3e:	ed92 7b00 	vldr	d7, [r2]
 8014f42:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8014f46:	ec49 8b16 	vmov	d6, r8, r9
 8014f4a:	4a29      	ldr	r2, [pc, #164]	; (8014ff0 <_strtod_l+0x588>)
 8014f4c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014f50:	ee17 1a90 	vmov	r1, s15
 8014f54:	400a      	ands	r2, r1
 8014f56:	4282      	cmp	r2, r0
 8014f58:	ec59 8b17 	vmov	r8, r9, d7
 8014f5c:	d8bc      	bhi.n	8014ed8 <_strtod_l+0x470>
 8014f5e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8014f62:	4282      	cmp	r2, r0
 8014f64:	bf86      	itte	hi
 8014f66:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8014ff4 <_strtod_l+0x58c>
 8014f6a:	f04f 38ff 	movhi.w	r8, #4294967295
 8014f6e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8014f72:	2200      	movs	r2, #0
 8014f74:	9204      	str	r2, [sp, #16]
 8014f76:	e078      	b.n	801506a <_strtod_l+0x602>
 8014f78:	07d6      	lsls	r6, r2, #31
 8014f7a:	d504      	bpl.n	8014f86 <_strtod_l+0x51e>
 8014f7c:	ed9c 6b00 	vldr	d6, [ip]
 8014f80:	2001      	movs	r0, #1
 8014f82:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014f86:	3101      	adds	r1, #1
 8014f88:	1052      	asrs	r2, r2, #1
 8014f8a:	f10c 0c08 	add.w	ip, ip, #8
 8014f8e:	e7cd      	b.n	8014f2c <_strtod_l+0x4c4>
 8014f90:	d0ef      	beq.n	8014f72 <_strtod_l+0x50a>
 8014f92:	4252      	negs	r2, r2
 8014f94:	f012 000f 	ands.w	r0, r2, #15
 8014f98:	d00a      	beq.n	8014fb0 <_strtod_l+0x548>
 8014f9a:	4912      	ldr	r1, [pc, #72]	; (8014fe4 <_strtod_l+0x57c>)
 8014f9c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014fa0:	ed91 7b00 	vldr	d7, [r1]
 8014fa4:	ec49 8b16 	vmov	d6, r8, r9
 8014fa8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014fac:	ec59 8b17 	vmov	r8, r9, d7
 8014fb0:	1112      	asrs	r2, r2, #4
 8014fb2:	d0de      	beq.n	8014f72 <_strtod_l+0x50a>
 8014fb4:	2a1f      	cmp	r2, #31
 8014fb6:	dd1f      	ble.n	8014ff8 <_strtod_l+0x590>
 8014fb8:	2500      	movs	r5, #0
 8014fba:	462e      	mov	r6, r5
 8014fbc:	9506      	str	r5, [sp, #24]
 8014fbe:	462f      	mov	r7, r5
 8014fc0:	2322      	movs	r3, #34	; 0x22
 8014fc2:	f04f 0800 	mov.w	r8, #0
 8014fc6:	f04f 0900 	mov.w	r9, #0
 8014fca:	6023      	str	r3, [r4, #0]
 8014fcc:	e78e      	b.n	8014eec <_strtod_l+0x484>
 8014fce:	bf00      	nop
 8014fd0:	0801804d 	.word	0x0801804d
 8014fd4:	08018064 	.word	0x08018064
 8014fd8:	08018044 	.word	0x08018044
 8014fdc:	08018047 	.word	0x08018047
 8014fe0:	0801814f 	.word	0x0801814f
 8014fe4:	08018360 	.word	0x08018360
 8014fe8:	08018338 	.word	0x08018338
 8014fec:	7ca00000 	.word	0x7ca00000
 8014ff0:	7ff00000 	.word	0x7ff00000
 8014ff4:	7fefffff 	.word	0x7fefffff
 8014ff8:	f012 0110 	ands.w	r1, r2, #16
 8014ffc:	bf18      	it	ne
 8014ffe:	216a      	movne	r1, #106	; 0x6a
 8015000:	9104      	str	r1, [sp, #16]
 8015002:	ec49 8b17 	vmov	d7, r8, r9
 8015006:	49be      	ldr	r1, [pc, #760]	; (8015300 <_strtod_l+0x898>)
 8015008:	2000      	movs	r0, #0
 801500a:	07d6      	lsls	r6, r2, #31
 801500c:	d504      	bpl.n	8015018 <_strtod_l+0x5b0>
 801500e:	ed91 6b00 	vldr	d6, [r1]
 8015012:	2001      	movs	r0, #1
 8015014:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015018:	1052      	asrs	r2, r2, #1
 801501a:	f101 0108 	add.w	r1, r1, #8
 801501e:	d1f4      	bne.n	801500a <_strtod_l+0x5a2>
 8015020:	b108      	cbz	r0, 8015026 <_strtod_l+0x5be>
 8015022:	ec59 8b17 	vmov	r8, r9, d7
 8015026:	9a04      	ldr	r2, [sp, #16]
 8015028:	b1c2      	cbz	r2, 801505c <_strtod_l+0x5f4>
 801502a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 801502e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8015032:	2a00      	cmp	r2, #0
 8015034:	4648      	mov	r0, r9
 8015036:	dd11      	ble.n	801505c <_strtod_l+0x5f4>
 8015038:	2a1f      	cmp	r2, #31
 801503a:	f340 812e 	ble.w	801529a <_strtod_l+0x832>
 801503e:	2a34      	cmp	r2, #52	; 0x34
 8015040:	bfde      	ittt	le
 8015042:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8015046:	f04f 32ff 	movle.w	r2, #4294967295
 801504a:	fa02 f101 	lslle.w	r1, r2, r1
 801504e:	f04f 0800 	mov.w	r8, #0
 8015052:	bfcc      	ite	gt
 8015054:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8015058:	ea01 0900 	andle.w	r9, r1, r0
 801505c:	ec49 8b17 	vmov	d7, r8, r9
 8015060:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015068:	d0a6      	beq.n	8014fb8 <_strtod_l+0x550>
 801506a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801506c:	9200      	str	r2, [sp, #0]
 801506e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8015070:	9a06      	ldr	r2, [sp, #24]
 8015072:	4620      	mov	r0, r4
 8015074:	f001 f804 	bl	8016080 <__s2b>
 8015078:	9006      	str	r0, [sp, #24]
 801507a:	2800      	cmp	r0, #0
 801507c:	f43f af2c 	beq.w	8014ed8 <_strtod_l+0x470>
 8015080:	9b07      	ldr	r3, [sp, #28]
 8015082:	1b7d      	subs	r5, r7, r5
 8015084:	2b00      	cmp	r3, #0
 8015086:	bfb4      	ite	lt
 8015088:	462b      	movlt	r3, r5
 801508a:	2300      	movge	r3, #0
 801508c:	9309      	str	r3, [sp, #36]	; 0x24
 801508e:	9b07      	ldr	r3, [sp, #28]
 8015090:	ed9f 9b93 	vldr	d9, [pc, #588]	; 80152e0 <_strtod_l+0x878>
 8015094:	ed9f ab94 	vldr	d10, [pc, #592]	; 80152e8 <_strtod_l+0x880>
 8015098:	ed9f bb95 	vldr	d11, [pc, #596]	; 80152f0 <_strtod_l+0x888>
 801509c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80150a0:	2500      	movs	r5, #0
 80150a2:	930c      	str	r3, [sp, #48]	; 0x30
 80150a4:	462e      	mov	r6, r5
 80150a6:	9b06      	ldr	r3, [sp, #24]
 80150a8:	4620      	mov	r0, r4
 80150aa:	6859      	ldr	r1, [r3, #4]
 80150ac:	f000 ff40 	bl	8015f30 <_Balloc>
 80150b0:	4607      	mov	r7, r0
 80150b2:	2800      	cmp	r0, #0
 80150b4:	f43f af14 	beq.w	8014ee0 <_strtod_l+0x478>
 80150b8:	9b06      	ldr	r3, [sp, #24]
 80150ba:	691a      	ldr	r2, [r3, #16]
 80150bc:	3202      	adds	r2, #2
 80150be:	f103 010c 	add.w	r1, r3, #12
 80150c2:	0092      	lsls	r2, r2, #2
 80150c4:	300c      	adds	r0, #12
 80150c6:	f7ff fc7f 	bl	80149c8 <memcpy>
 80150ca:	ec49 8b10 	vmov	d0, r8, r9
 80150ce:	aa14      	add	r2, sp, #80	; 0x50
 80150d0:	a913      	add	r1, sp, #76	; 0x4c
 80150d2:	4620      	mov	r0, r4
 80150d4:	f001 fb1a 	bl	801670c <__d2b>
 80150d8:	ec49 8b18 	vmov	d8, r8, r9
 80150dc:	9012      	str	r0, [sp, #72]	; 0x48
 80150de:	2800      	cmp	r0, #0
 80150e0:	f43f aefe 	beq.w	8014ee0 <_strtod_l+0x478>
 80150e4:	2101      	movs	r1, #1
 80150e6:	4620      	mov	r0, r4
 80150e8:	f001 f864 	bl	80161b4 <__i2b>
 80150ec:	4606      	mov	r6, r0
 80150ee:	2800      	cmp	r0, #0
 80150f0:	f43f aef6 	beq.w	8014ee0 <_strtod_l+0x478>
 80150f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80150f6:	9914      	ldr	r1, [sp, #80]	; 0x50
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	bfab      	itete	ge
 80150fc:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 80150fe:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8015100:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8015104:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8015108:	bfac      	ite	ge
 801510a:	eb03 0b02 	addge.w	fp, r3, r2
 801510e:	eba2 0a03 	sublt.w	sl, r2, r3
 8015112:	9a04      	ldr	r2, [sp, #16]
 8015114:	1a9b      	subs	r3, r3, r2
 8015116:	440b      	add	r3, r1
 8015118:	4a7a      	ldr	r2, [pc, #488]	; (8015304 <_strtod_l+0x89c>)
 801511a:	3b01      	subs	r3, #1
 801511c:	4293      	cmp	r3, r2
 801511e:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8015122:	f280 80cd 	bge.w	80152c0 <_strtod_l+0x858>
 8015126:	1ad2      	subs	r2, r2, r3
 8015128:	2a1f      	cmp	r2, #31
 801512a:	eba1 0102 	sub.w	r1, r1, r2
 801512e:	f04f 0001 	mov.w	r0, #1
 8015132:	f300 80b9 	bgt.w	80152a8 <_strtod_l+0x840>
 8015136:	fa00 f302 	lsl.w	r3, r0, r2
 801513a:	930b      	str	r3, [sp, #44]	; 0x2c
 801513c:	2300      	movs	r3, #0
 801513e:	930a      	str	r3, [sp, #40]	; 0x28
 8015140:	eb0b 0301 	add.w	r3, fp, r1
 8015144:	9a04      	ldr	r2, [sp, #16]
 8015146:	459b      	cmp	fp, r3
 8015148:	448a      	add	sl, r1
 801514a:	4492      	add	sl, r2
 801514c:	465a      	mov	r2, fp
 801514e:	bfa8      	it	ge
 8015150:	461a      	movge	r2, r3
 8015152:	4552      	cmp	r2, sl
 8015154:	bfa8      	it	ge
 8015156:	4652      	movge	r2, sl
 8015158:	2a00      	cmp	r2, #0
 801515a:	bfc2      	ittt	gt
 801515c:	1a9b      	subgt	r3, r3, r2
 801515e:	ebaa 0a02 	subgt.w	sl, sl, r2
 8015162:	ebab 0b02 	subgt.w	fp, fp, r2
 8015166:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015168:	2a00      	cmp	r2, #0
 801516a:	dd18      	ble.n	801519e <_strtod_l+0x736>
 801516c:	4631      	mov	r1, r6
 801516e:	4620      	mov	r0, r4
 8015170:	930f      	str	r3, [sp, #60]	; 0x3c
 8015172:	f001 f8df 	bl	8016334 <__pow5mult>
 8015176:	4606      	mov	r6, r0
 8015178:	2800      	cmp	r0, #0
 801517a:	f43f aeb1 	beq.w	8014ee0 <_strtod_l+0x478>
 801517e:	4601      	mov	r1, r0
 8015180:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015182:	4620      	mov	r0, r4
 8015184:	f001 f82c 	bl	80161e0 <__multiply>
 8015188:	900e      	str	r0, [sp, #56]	; 0x38
 801518a:	2800      	cmp	r0, #0
 801518c:	f43f aea8 	beq.w	8014ee0 <_strtod_l+0x478>
 8015190:	9912      	ldr	r1, [sp, #72]	; 0x48
 8015192:	4620      	mov	r0, r4
 8015194:	f000 ff0c 	bl	8015fb0 <_Bfree>
 8015198:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801519a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801519c:	9212      	str	r2, [sp, #72]	; 0x48
 801519e:	2b00      	cmp	r3, #0
 80151a0:	f300 8093 	bgt.w	80152ca <_strtod_l+0x862>
 80151a4:	9b07      	ldr	r3, [sp, #28]
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	dd08      	ble.n	80151bc <_strtod_l+0x754>
 80151aa:	4639      	mov	r1, r7
 80151ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80151ae:	4620      	mov	r0, r4
 80151b0:	f001 f8c0 	bl	8016334 <__pow5mult>
 80151b4:	4607      	mov	r7, r0
 80151b6:	2800      	cmp	r0, #0
 80151b8:	f43f ae92 	beq.w	8014ee0 <_strtod_l+0x478>
 80151bc:	f1ba 0f00 	cmp.w	sl, #0
 80151c0:	dd08      	ble.n	80151d4 <_strtod_l+0x76c>
 80151c2:	4639      	mov	r1, r7
 80151c4:	4652      	mov	r2, sl
 80151c6:	4620      	mov	r0, r4
 80151c8:	f001 f90e 	bl	80163e8 <__lshift>
 80151cc:	4607      	mov	r7, r0
 80151ce:	2800      	cmp	r0, #0
 80151d0:	f43f ae86 	beq.w	8014ee0 <_strtod_l+0x478>
 80151d4:	f1bb 0f00 	cmp.w	fp, #0
 80151d8:	dd08      	ble.n	80151ec <_strtod_l+0x784>
 80151da:	4631      	mov	r1, r6
 80151dc:	465a      	mov	r2, fp
 80151de:	4620      	mov	r0, r4
 80151e0:	f001 f902 	bl	80163e8 <__lshift>
 80151e4:	4606      	mov	r6, r0
 80151e6:	2800      	cmp	r0, #0
 80151e8:	f43f ae7a 	beq.w	8014ee0 <_strtod_l+0x478>
 80151ec:	9912      	ldr	r1, [sp, #72]	; 0x48
 80151ee:	463a      	mov	r2, r7
 80151f0:	4620      	mov	r0, r4
 80151f2:	f001 f985 	bl	8016500 <__mdiff>
 80151f6:	4605      	mov	r5, r0
 80151f8:	2800      	cmp	r0, #0
 80151fa:	f43f ae71 	beq.w	8014ee0 <_strtod_l+0x478>
 80151fe:	2300      	movs	r3, #0
 8015200:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8015204:	60c3      	str	r3, [r0, #12]
 8015206:	4631      	mov	r1, r6
 8015208:	f001 f95e 	bl	80164c8 <__mcmp>
 801520c:	2800      	cmp	r0, #0
 801520e:	da7d      	bge.n	801530c <_strtod_l+0x8a4>
 8015210:	ea5a 0308 	orrs.w	r3, sl, r8
 8015214:	f040 80a3 	bne.w	801535e <_strtod_l+0x8f6>
 8015218:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801521c:	2b00      	cmp	r3, #0
 801521e:	f040 809e 	bne.w	801535e <_strtod_l+0x8f6>
 8015222:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015226:	0d1b      	lsrs	r3, r3, #20
 8015228:	051b      	lsls	r3, r3, #20
 801522a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801522e:	f240 8096 	bls.w	801535e <_strtod_l+0x8f6>
 8015232:	696b      	ldr	r3, [r5, #20]
 8015234:	b91b      	cbnz	r3, 801523e <_strtod_l+0x7d6>
 8015236:	692b      	ldr	r3, [r5, #16]
 8015238:	2b01      	cmp	r3, #1
 801523a:	f340 8090 	ble.w	801535e <_strtod_l+0x8f6>
 801523e:	4629      	mov	r1, r5
 8015240:	2201      	movs	r2, #1
 8015242:	4620      	mov	r0, r4
 8015244:	f001 f8d0 	bl	80163e8 <__lshift>
 8015248:	4631      	mov	r1, r6
 801524a:	4605      	mov	r5, r0
 801524c:	f001 f93c 	bl	80164c8 <__mcmp>
 8015250:	2800      	cmp	r0, #0
 8015252:	f340 8084 	ble.w	801535e <_strtod_l+0x8f6>
 8015256:	9904      	ldr	r1, [sp, #16]
 8015258:	4a2b      	ldr	r2, [pc, #172]	; (8015308 <_strtod_l+0x8a0>)
 801525a:	464b      	mov	r3, r9
 801525c:	2900      	cmp	r1, #0
 801525e:	f000 809d 	beq.w	801539c <_strtod_l+0x934>
 8015262:	ea02 0109 	and.w	r1, r2, r9
 8015266:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801526a:	f300 8097 	bgt.w	801539c <_strtod_l+0x934>
 801526e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8015272:	f77f aea5 	ble.w	8014fc0 <_strtod_l+0x558>
 8015276:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80152f8 <_strtod_l+0x890>
 801527a:	ec49 8b16 	vmov	d6, r8, r9
 801527e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8015282:	ed8d 7b04 	vstr	d7, [sp, #16]
 8015286:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801528a:	4313      	orrs	r3, r2
 801528c:	bf08      	it	eq
 801528e:	2322      	moveq	r3, #34	; 0x22
 8015290:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8015294:	bf08      	it	eq
 8015296:	6023      	streq	r3, [r4, #0]
 8015298:	e62c      	b.n	8014ef4 <_strtod_l+0x48c>
 801529a:	f04f 31ff 	mov.w	r1, #4294967295
 801529e:	fa01 f202 	lsl.w	r2, r1, r2
 80152a2:	ea02 0808 	and.w	r8, r2, r8
 80152a6:	e6d9      	b.n	801505c <_strtod_l+0x5f4>
 80152a8:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80152ac:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80152b0:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80152b4:	33e2      	adds	r3, #226	; 0xe2
 80152b6:	fa00 f303 	lsl.w	r3, r0, r3
 80152ba:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 80152be:	e73f      	b.n	8015140 <_strtod_l+0x6d8>
 80152c0:	2200      	movs	r2, #0
 80152c2:	2301      	movs	r3, #1
 80152c4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80152c8:	e73a      	b.n	8015140 <_strtod_l+0x6d8>
 80152ca:	9912      	ldr	r1, [sp, #72]	; 0x48
 80152cc:	461a      	mov	r2, r3
 80152ce:	4620      	mov	r0, r4
 80152d0:	f001 f88a 	bl	80163e8 <__lshift>
 80152d4:	9012      	str	r0, [sp, #72]	; 0x48
 80152d6:	2800      	cmp	r0, #0
 80152d8:	f47f af64 	bne.w	80151a4 <_strtod_l+0x73c>
 80152dc:	e600      	b.n	8014ee0 <_strtod_l+0x478>
 80152de:	bf00      	nop
 80152e0:	94a03595 	.word	0x94a03595
 80152e4:	3fcfffff 	.word	0x3fcfffff
 80152e8:	94a03595 	.word	0x94a03595
 80152ec:	3fdfffff 	.word	0x3fdfffff
 80152f0:	35afe535 	.word	0x35afe535
 80152f4:	3fe00000 	.word	0x3fe00000
 80152f8:	00000000 	.word	0x00000000
 80152fc:	39500000 	.word	0x39500000
 8015300:	08018078 	.word	0x08018078
 8015304:	fffffc02 	.word	0xfffffc02
 8015308:	7ff00000 	.word	0x7ff00000
 801530c:	46cb      	mov	fp, r9
 801530e:	d15f      	bne.n	80153d0 <_strtod_l+0x968>
 8015310:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015314:	f1ba 0f00 	cmp.w	sl, #0
 8015318:	d02a      	beq.n	8015370 <_strtod_l+0x908>
 801531a:	4aa7      	ldr	r2, [pc, #668]	; (80155b8 <_strtod_l+0xb50>)
 801531c:	4293      	cmp	r3, r2
 801531e:	d12b      	bne.n	8015378 <_strtod_l+0x910>
 8015320:	9b04      	ldr	r3, [sp, #16]
 8015322:	4642      	mov	r2, r8
 8015324:	b1fb      	cbz	r3, 8015366 <_strtod_l+0x8fe>
 8015326:	4ba5      	ldr	r3, [pc, #660]	; (80155bc <_strtod_l+0xb54>)
 8015328:	ea09 0303 	and.w	r3, r9, r3
 801532c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015330:	f04f 31ff 	mov.w	r1, #4294967295
 8015334:	d81a      	bhi.n	801536c <_strtod_l+0x904>
 8015336:	0d1b      	lsrs	r3, r3, #20
 8015338:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801533c:	fa01 f303 	lsl.w	r3, r1, r3
 8015340:	429a      	cmp	r2, r3
 8015342:	d119      	bne.n	8015378 <_strtod_l+0x910>
 8015344:	4b9e      	ldr	r3, [pc, #632]	; (80155c0 <_strtod_l+0xb58>)
 8015346:	459b      	cmp	fp, r3
 8015348:	d102      	bne.n	8015350 <_strtod_l+0x8e8>
 801534a:	3201      	adds	r2, #1
 801534c:	f43f adc8 	beq.w	8014ee0 <_strtod_l+0x478>
 8015350:	4b9a      	ldr	r3, [pc, #616]	; (80155bc <_strtod_l+0xb54>)
 8015352:	ea0b 0303 	and.w	r3, fp, r3
 8015356:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801535a:	f04f 0800 	mov.w	r8, #0
 801535e:	9b04      	ldr	r3, [sp, #16]
 8015360:	2b00      	cmp	r3, #0
 8015362:	d188      	bne.n	8015276 <_strtod_l+0x80e>
 8015364:	e5c6      	b.n	8014ef4 <_strtod_l+0x48c>
 8015366:	f04f 33ff 	mov.w	r3, #4294967295
 801536a:	e7e9      	b.n	8015340 <_strtod_l+0x8d8>
 801536c:	460b      	mov	r3, r1
 801536e:	e7e7      	b.n	8015340 <_strtod_l+0x8d8>
 8015370:	ea53 0308 	orrs.w	r3, r3, r8
 8015374:	f43f af6f 	beq.w	8015256 <_strtod_l+0x7ee>
 8015378:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801537a:	b1cb      	cbz	r3, 80153b0 <_strtod_l+0x948>
 801537c:	ea13 0f0b 	tst.w	r3, fp
 8015380:	d0ed      	beq.n	801535e <_strtod_l+0x8f6>
 8015382:	9a04      	ldr	r2, [sp, #16]
 8015384:	4640      	mov	r0, r8
 8015386:	4649      	mov	r1, r9
 8015388:	f1ba 0f00 	cmp.w	sl, #0
 801538c:	d014      	beq.n	80153b8 <_strtod_l+0x950>
 801538e:	f7ff fb51 	bl	8014a34 <sulp>
 8015392:	ee38 7b00 	vadd.f64	d7, d8, d0
 8015396:	ec59 8b17 	vmov	r8, r9, d7
 801539a:	e7e0      	b.n	801535e <_strtod_l+0x8f6>
 801539c:	4013      	ands	r3, r2
 801539e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80153a2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80153a6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80153aa:	f04f 38ff 	mov.w	r8, #4294967295
 80153ae:	e7d6      	b.n	801535e <_strtod_l+0x8f6>
 80153b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80153b2:	ea13 0f08 	tst.w	r3, r8
 80153b6:	e7e3      	b.n	8015380 <_strtod_l+0x918>
 80153b8:	f7ff fb3c 	bl	8014a34 <sulp>
 80153bc:	ee38 0b40 	vsub.f64	d0, d8, d0
 80153c0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80153c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153c8:	ec59 8b10 	vmov	r8, r9, d0
 80153cc:	d1c7      	bne.n	801535e <_strtod_l+0x8f6>
 80153ce:	e5f7      	b.n	8014fc0 <_strtod_l+0x558>
 80153d0:	4631      	mov	r1, r6
 80153d2:	4628      	mov	r0, r5
 80153d4:	f001 f9f6 	bl	80167c4 <__ratio>
 80153d8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80153dc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80153e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153e4:	d865      	bhi.n	80154b2 <_strtod_l+0xa4a>
 80153e6:	f1ba 0f00 	cmp.w	sl, #0
 80153ea:	d042      	beq.n	8015472 <_strtod_l+0xa0a>
 80153ec:	4b75      	ldr	r3, [pc, #468]	; (80155c4 <_strtod_l+0xb5c>)
 80153ee:	2200      	movs	r2, #0
 80153f0:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80153f4:	4871      	ldr	r0, [pc, #452]	; (80155bc <_strtod_l+0xb54>)
 80153f6:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 80155d0 <_strtod_l+0xb68>
 80153fa:	ea0b 0100 	and.w	r1, fp, r0
 80153fe:	4561      	cmp	r1, ip
 8015400:	f040 808e 	bne.w	8015520 <_strtod_l+0xab8>
 8015404:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8015408:	ec49 8b10 	vmov	d0, r8, r9
 801540c:	ec43 2b1c 	vmov	d12, r2, r3
 8015410:	910a      	str	r1, [sp, #40]	; 0x28
 8015412:	f001 f8ff 	bl	8016614 <__ulp>
 8015416:	ec49 8b1e 	vmov	d14, r8, r9
 801541a:	4868      	ldr	r0, [pc, #416]	; (80155bc <_strtod_l+0xb54>)
 801541c:	eeac eb00 	vfma.f64	d14, d12, d0
 8015420:	ee1e 3a90 	vmov	r3, s29
 8015424:	4a68      	ldr	r2, [pc, #416]	; (80155c8 <_strtod_l+0xb60>)
 8015426:	990a      	ldr	r1, [sp, #40]	; 0x28
 8015428:	4018      	ands	r0, r3
 801542a:	4290      	cmp	r0, r2
 801542c:	ec59 8b1e 	vmov	r8, r9, d14
 8015430:	d94e      	bls.n	80154d0 <_strtod_l+0xa68>
 8015432:	ee18 3a90 	vmov	r3, s17
 8015436:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801543a:	4293      	cmp	r3, r2
 801543c:	d104      	bne.n	8015448 <_strtod_l+0x9e0>
 801543e:	ee18 3a10 	vmov	r3, s16
 8015442:	3301      	adds	r3, #1
 8015444:	f43f ad4c 	beq.w	8014ee0 <_strtod_l+0x478>
 8015448:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80155c0 <_strtod_l+0xb58>
 801544c:	f04f 38ff 	mov.w	r8, #4294967295
 8015450:	9912      	ldr	r1, [sp, #72]	; 0x48
 8015452:	4620      	mov	r0, r4
 8015454:	f000 fdac 	bl	8015fb0 <_Bfree>
 8015458:	4639      	mov	r1, r7
 801545a:	4620      	mov	r0, r4
 801545c:	f000 fda8 	bl	8015fb0 <_Bfree>
 8015460:	4631      	mov	r1, r6
 8015462:	4620      	mov	r0, r4
 8015464:	f000 fda4 	bl	8015fb0 <_Bfree>
 8015468:	4629      	mov	r1, r5
 801546a:	4620      	mov	r0, r4
 801546c:	f000 fda0 	bl	8015fb0 <_Bfree>
 8015470:	e619      	b.n	80150a6 <_strtod_l+0x63e>
 8015472:	f1b8 0f00 	cmp.w	r8, #0
 8015476:	d112      	bne.n	801549e <_strtod_l+0xa36>
 8015478:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801547c:	b9b3      	cbnz	r3, 80154ac <_strtod_l+0xa44>
 801547e:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8015482:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8015486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801548a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801548e:	bf58      	it	pl
 8015490:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 8015494:	eeb1 7b4d 	vneg.f64	d7, d13
 8015498:	ec53 2b17 	vmov	r2, r3, d7
 801549c:	e7aa      	b.n	80153f4 <_strtod_l+0x98c>
 801549e:	f1b8 0f01 	cmp.w	r8, #1
 80154a2:	d103      	bne.n	80154ac <_strtod_l+0xa44>
 80154a4:	f1b9 0f00 	cmp.w	r9, #0
 80154a8:	f43f ad8a 	beq.w	8014fc0 <_strtod_l+0x558>
 80154ac:	4b47      	ldr	r3, [pc, #284]	; (80155cc <_strtod_l+0xb64>)
 80154ae:	2200      	movs	r2, #0
 80154b0:	e79e      	b.n	80153f0 <_strtod_l+0x988>
 80154b2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80154b6:	ee20 db0d 	vmul.f64	d13, d0, d13
 80154ba:	f1ba 0f00 	cmp.w	sl, #0
 80154be:	d104      	bne.n	80154ca <_strtod_l+0xa62>
 80154c0:	eeb1 7b4d 	vneg.f64	d7, d13
 80154c4:	ec53 2b17 	vmov	r2, r3, d7
 80154c8:	e794      	b.n	80153f4 <_strtod_l+0x98c>
 80154ca:	eeb0 7b4d 	vmov.f64	d7, d13
 80154ce:	e7f9      	b.n	80154c4 <_strtod_l+0xa5c>
 80154d0:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80154d4:	9b04      	ldr	r3, [sp, #16]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d1ba      	bne.n	8015450 <_strtod_l+0x9e8>
 80154da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80154de:	0d1b      	lsrs	r3, r3, #20
 80154e0:	051b      	lsls	r3, r3, #20
 80154e2:	4299      	cmp	r1, r3
 80154e4:	d1b4      	bne.n	8015450 <_strtod_l+0x9e8>
 80154e6:	ec51 0b1d 	vmov	r0, r1, d13
 80154ea:	f7eb f93d 	bl	8000768 <__aeabi_d2lz>
 80154ee:	f7eb f8f5 	bl	80006dc <__aeabi_l2d>
 80154f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80154f6:	ec41 0b17 	vmov	d7, r0, r1
 80154fa:	ea43 0308 	orr.w	r3, r3, r8
 80154fe:	ea53 030a 	orrs.w	r3, r3, sl
 8015502:	ee3d db47 	vsub.f64	d13, d13, d7
 8015506:	d03c      	beq.n	8015582 <_strtod_l+0xb1a>
 8015508:	eeb4 dbca 	vcmpe.f64	d13, d10
 801550c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015510:	f53f acf0 	bmi.w	8014ef4 <_strtod_l+0x48c>
 8015514:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8015518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801551c:	dd98      	ble.n	8015450 <_strtod_l+0x9e8>
 801551e:	e4e9      	b.n	8014ef4 <_strtod_l+0x48c>
 8015520:	9804      	ldr	r0, [sp, #16]
 8015522:	b1f0      	cbz	r0, 8015562 <_strtod_l+0xafa>
 8015524:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8015528:	d81b      	bhi.n	8015562 <_strtod_l+0xafa>
 801552a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80155b0 <_strtod_l+0xb48>
 801552e:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8015532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015536:	d811      	bhi.n	801555c <_strtod_l+0xaf4>
 8015538:	eebc dbcd 	vcvt.u32.f64	s26, d13
 801553c:	ee1d 3a10 	vmov	r3, s26
 8015540:	2b01      	cmp	r3, #1
 8015542:	bf38      	it	cc
 8015544:	2301      	movcc	r3, #1
 8015546:	ee0d 3a10 	vmov	s26, r3
 801554a:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 801554e:	f1ba 0f00 	cmp.w	sl, #0
 8015552:	d113      	bne.n	801557c <_strtod_l+0xb14>
 8015554:	eeb1 7b4d 	vneg.f64	d7, d13
 8015558:	ec53 2b17 	vmov	r2, r3, d7
 801555c:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8015560:	1a43      	subs	r3, r0, r1
 8015562:	eeb0 0b48 	vmov.f64	d0, d8
 8015566:	ec43 2b1c 	vmov	d12, r2, r3
 801556a:	910a      	str	r1, [sp, #40]	; 0x28
 801556c:	f001 f852 	bl	8016614 <__ulp>
 8015570:	990a      	ldr	r1, [sp, #40]	; 0x28
 8015572:	eeac 8b00 	vfma.f64	d8, d12, d0
 8015576:	ec59 8b18 	vmov	r8, r9, d8
 801557a:	e7ab      	b.n	80154d4 <_strtod_l+0xa6c>
 801557c:	eeb0 7b4d 	vmov.f64	d7, d13
 8015580:	e7ea      	b.n	8015558 <_strtod_l+0xaf0>
 8015582:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8015586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801558a:	f57f af61 	bpl.w	8015450 <_strtod_l+0x9e8>
 801558e:	e4b1      	b.n	8014ef4 <_strtod_l+0x48c>
 8015590:	2300      	movs	r3, #0
 8015592:	9308      	str	r3, [sp, #32]
 8015594:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015596:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015598:	6013      	str	r3, [r2, #0]
 801559a:	f7ff baad 	b.w	8014af8 <_strtod_l+0x90>
 801559e:	2a65      	cmp	r2, #101	; 0x65
 80155a0:	f43f ab9f 	beq.w	8014ce2 <_strtod_l+0x27a>
 80155a4:	2a45      	cmp	r2, #69	; 0x45
 80155a6:	f43f ab9c 	beq.w	8014ce2 <_strtod_l+0x27a>
 80155aa:	2101      	movs	r1, #1
 80155ac:	f7ff bbd4 	b.w	8014d58 <_strtod_l+0x2f0>
 80155b0:	ffc00000 	.word	0xffc00000
 80155b4:	41dfffff 	.word	0x41dfffff
 80155b8:	000fffff 	.word	0x000fffff
 80155bc:	7ff00000 	.word	0x7ff00000
 80155c0:	7fefffff 	.word	0x7fefffff
 80155c4:	3ff00000 	.word	0x3ff00000
 80155c8:	7c9fffff 	.word	0x7c9fffff
 80155cc:	bff00000 	.word	0xbff00000
 80155d0:	7fe00000 	.word	0x7fe00000

080155d4 <strtod>:
 80155d4:	460a      	mov	r2, r1
 80155d6:	4601      	mov	r1, r0
 80155d8:	4802      	ldr	r0, [pc, #8]	; (80155e4 <strtod+0x10>)
 80155da:	4b03      	ldr	r3, [pc, #12]	; (80155e8 <strtod+0x14>)
 80155dc:	6800      	ldr	r0, [r0, #0]
 80155de:	f7ff ba43 	b.w	8014a68 <_strtod_l>
 80155e2:	bf00      	nop
 80155e4:	2400001c 	.word	0x2400001c
 80155e8:	24000084 	.word	0x24000084

080155ec <strtok>:
 80155ec:	4b16      	ldr	r3, [pc, #88]	; (8015648 <strtok+0x5c>)
 80155ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80155f0:	681e      	ldr	r6, [r3, #0]
 80155f2:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80155f4:	4605      	mov	r5, r0
 80155f6:	b9fc      	cbnz	r4, 8015638 <strtok+0x4c>
 80155f8:	2050      	movs	r0, #80	; 0x50
 80155fa:	9101      	str	r1, [sp, #4]
 80155fc:	f000 fc7e 	bl	8015efc <malloc>
 8015600:	9901      	ldr	r1, [sp, #4]
 8015602:	65b0      	str	r0, [r6, #88]	; 0x58
 8015604:	4602      	mov	r2, r0
 8015606:	b920      	cbnz	r0, 8015612 <strtok+0x26>
 8015608:	4b10      	ldr	r3, [pc, #64]	; (801564c <strtok+0x60>)
 801560a:	4811      	ldr	r0, [pc, #68]	; (8015650 <strtok+0x64>)
 801560c:	2157      	movs	r1, #87	; 0x57
 801560e:	f000 f8d5 	bl	80157bc <__assert_func>
 8015612:	e9c0 4400 	strd	r4, r4, [r0]
 8015616:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801561a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801561e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8015622:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8015626:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801562a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 801562e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8015632:	6184      	str	r4, [r0, #24]
 8015634:	7704      	strb	r4, [r0, #28]
 8015636:	6244      	str	r4, [r0, #36]	; 0x24
 8015638:	6db2      	ldr	r2, [r6, #88]	; 0x58
 801563a:	2301      	movs	r3, #1
 801563c:	4628      	mov	r0, r5
 801563e:	b002      	add	sp, #8
 8015640:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015644:	f000 b806 	b.w	8015654 <__strtok_r>
 8015648:	2400001c 	.word	0x2400001c
 801564c:	080180a0 	.word	0x080180a0
 8015650:	080180b7 	.word	0x080180b7

08015654 <__strtok_r>:
 8015654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015656:	b908      	cbnz	r0, 801565c <__strtok_r+0x8>
 8015658:	6810      	ldr	r0, [r2, #0]
 801565a:	b188      	cbz	r0, 8015680 <__strtok_r+0x2c>
 801565c:	4604      	mov	r4, r0
 801565e:	4620      	mov	r0, r4
 8015660:	f814 5b01 	ldrb.w	r5, [r4], #1
 8015664:	460f      	mov	r7, r1
 8015666:	f817 6b01 	ldrb.w	r6, [r7], #1
 801566a:	b91e      	cbnz	r6, 8015674 <__strtok_r+0x20>
 801566c:	b965      	cbnz	r5, 8015688 <__strtok_r+0x34>
 801566e:	6015      	str	r5, [r2, #0]
 8015670:	4628      	mov	r0, r5
 8015672:	e005      	b.n	8015680 <__strtok_r+0x2c>
 8015674:	42b5      	cmp	r5, r6
 8015676:	d1f6      	bne.n	8015666 <__strtok_r+0x12>
 8015678:	2b00      	cmp	r3, #0
 801567a:	d1f0      	bne.n	801565e <__strtok_r+0xa>
 801567c:	6014      	str	r4, [r2, #0]
 801567e:	7003      	strb	r3, [r0, #0]
 8015680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015682:	461c      	mov	r4, r3
 8015684:	e00c      	b.n	80156a0 <__strtok_r+0x4c>
 8015686:	b915      	cbnz	r5, 801568e <__strtok_r+0x3a>
 8015688:	f814 3b01 	ldrb.w	r3, [r4], #1
 801568c:	460e      	mov	r6, r1
 801568e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8015692:	42ab      	cmp	r3, r5
 8015694:	d1f7      	bne.n	8015686 <__strtok_r+0x32>
 8015696:	2b00      	cmp	r3, #0
 8015698:	d0f3      	beq.n	8015682 <__strtok_r+0x2e>
 801569a:	2300      	movs	r3, #0
 801569c:	f804 3c01 	strb.w	r3, [r4, #-1]
 80156a0:	6014      	str	r4, [r2, #0]
 80156a2:	e7ed      	b.n	8015680 <__strtok_r+0x2c>

080156a4 <_strtol_l.constprop.0>:
 80156a4:	2b01      	cmp	r3, #1
 80156a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80156aa:	d001      	beq.n	80156b0 <_strtol_l.constprop.0+0xc>
 80156ac:	2b24      	cmp	r3, #36	; 0x24
 80156ae:	d906      	bls.n	80156be <_strtol_l.constprop.0+0x1a>
 80156b0:	f7ff f960 	bl	8014974 <__errno>
 80156b4:	2316      	movs	r3, #22
 80156b6:	6003      	str	r3, [r0, #0]
 80156b8:	2000      	movs	r0, #0
 80156ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80156be:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80157a4 <_strtol_l.constprop.0+0x100>
 80156c2:	460d      	mov	r5, r1
 80156c4:	462e      	mov	r6, r5
 80156c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80156ca:	f814 700c 	ldrb.w	r7, [r4, ip]
 80156ce:	f017 0708 	ands.w	r7, r7, #8
 80156d2:	d1f7      	bne.n	80156c4 <_strtol_l.constprop.0+0x20>
 80156d4:	2c2d      	cmp	r4, #45	; 0x2d
 80156d6:	d132      	bne.n	801573e <_strtol_l.constprop.0+0x9a>
 80156d8:	782c      	ldrb	r4, [r5, #0]
 80156da:	2701      	movs	r7, #1
 80156dc:	1cb5      	adds	r5, r6, #2
 80156de:	2b00      	cmp	r3, #0
 80156e0:	d05b      	beq.n	801579a <_strtol_l.constprop.0+0xf6>
 80156e2:	2b10      	cmp	r3, #16
 80156e4:	d109      	bne.n	80156fa <_strtol_l.constprop.0+0x56>
 80156e6:	2c30      	cmp	r4, #48	; 0x30
 80156e8:	d107      	bne.n	80156fa <_strtol_l.constprop.0+0x56>
 80156ea:	782c      	ldrb	r4, [r5, #0]
 80156ec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80156f0:	2c58      	cmp	r4, #88	; 0x58
 80156f2:	d14d      	bne.n	8015790 <_strtol_l.constprop.0+0xec>
 80156f4:	786c      	ldrb	r4, [r5, #1]
 80156f6:	2310      	movs	r3, #16
 80156f8:	3502      	adds	r5, #2
 80156fa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80156fe:	f108 38ff 	add.w	r8, r8, #4294967295
 8015702:	f04f 0c00 	mov.w	ip, #0
 8015706:	fbb8 f9f3 	udiv	r9, r8, r3
 801570a:	4666      	mov	r6, ip
 801570c:	fb03 8a19 	mls	sl, r3, r9, r8
 8015710:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8015714:	f1be 0f09 	cmp.w	lr, #9
 8015718:	d816      	bhi.n	8015748 <_strtol_l.constprop.0+0xa4>
 801571a:	4674      	mov	r4, lr
 801571c:	42a3      	cmp	r3, r4
 801571e:	dd24      	ble.n	801576a <_strtol_l.constprop.0+0xc6>
 8015720:	f1bc 0f00 	cmp.w	ip, #0
 8015724:	db1e      	blt.n	8015764 <_strtol_l.constprop.0+0xc0>
 8015726:	45b1      	cmp	r9, r6
 8015728:	d31c      	bcc.n	8015764 <_strtol_l.constprop.0+0xc0>
 801572a:	d101      	bne.n	8015730 <_strtol_l.constprop.0+0x8c>
 801572c:	45a2      	cmp	sl, r4
 801572e:	db19      	blt.n	8015764 <_strtol_l.constprop.0+0xc0>
 8015730:	fb06 4603 	mla	r6, r6, r3, r4
 8015734:	f04f 0c01 	mov.w	ip, #1
 8015738:	f815 4b01 	ldrb.w	r4, [r5], #1
 801573c:	e7e8      	b.n	8015710 <_strtol_l.constprop.0+0x6c>
 801573e:	2c2b      	cmp	r4, #43	; 0x2b
 8015740:	bf04      	itt	eq
 8015742:	782c      	ldrbeq	r4, [r5, #0]
 8015744:	1cb5      	addeq	r5, r6, #2
 8015746:	e7ca      	b.n	80156de <_strtol_l.constprop.0+0x3a>
 8015748:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801574c:	f1be 0f19 	cmp.w	lr, #25
 8015750:	d801      	bhi.n	8015756 <_strtol_l.constprop.0+0xb2>
 8015752:	3c37      	subs	r4, #55	; 0x37
 8015754:	e7e2      	b.n	801571c <_strtol_l.constprop.0+0x78>
 8015756:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801575a:	f1be 0f19 	cmp.w	lr, #25
 801575e:	d804      	bhi.n	801576a <_strtol_l.constprop.0+0xc6>
 8015760:	3c57      	subs	r4, #87	; 0x57
 8015762:	e7db      	b.n	801571c <_strtol_l.constprop.0+0x78>
 8015764:	f04f 3cff 	mov.w	ip, #4294967295
 8015768:	e7e6      	b.n	8015738 <_strtol_l.constprop.0+0x94>
 801576a:	f1bc 0f00 	cmp.w	ip, #0
 801576e:	da05      	bge.n	801577c <_strtol_l.constprop.0+0xd8>
 8015770:	2322      	movs	r3, #34	; 0x22
 8015772:	6003      	str	r3, [r0, #0]
 8015774:	4646      	mov	r6, r8
 8015776:	b942      	cbnz	r2, 801578a <_strtol_l.constprop.0+0xe6>
 8015778:	4630      	mov	r0, r6
 801577a:	e79e      	b.n	80156ba <_strtol_l.constprop.0+0x16>
 801577c:	b107      	cbz	r7, 8015780 <_strtol_l.constprop.0+0xdc>
 801577e:	4276      	negs	r6, r6
 8015780:	2a00      	cmp	r2, #0
 8015782:	d0f9      	beq.n	8015778 <_strtol_l.constprop.0+0xd4>
 8015784:	f1bc 0f00 	cmp.w	ip, #0
 8015788:	d000      	beq.n	801578c <_strtol_l.constprop.0+0xe8>
 801578a:	1e69      	subs	r1, r5, #1
 801578c:	6011      	str	r1, [r2, #0]
 801578e:	e7f3      	b.n	8015778 <_strtol_l.constprop.0+0xd4>
 8015790:	2430      	movs	r4, #48	; 0x30
 8015792:	2b00      	cmp	r3, #0
 8015794:	d1b1      	bne.n	80156fa <_strtol_l.constprop.0+0x56>
 8015796:	2308      	movs	r3, #8
 8015798:	e7af      	b.n	80156fa <_strtol_l.constprop.0+0x56>
 801579a:	2c30      	cmp	r4, #48	; 0x30
 801579c:	d0a5      	beq.n	80156ea <_strtol_l.constprop.0+0x46>
 801579e:	230a      	movs	r3, #10
 80157a0:	e7ab      	b.n	80156fa <_strtol_l.constprop.0+0x56>
 80157a2:	bf00      	nop
 80157a4:	08018151 	.word	0x08018151

080157a8 <strtol>:
 80157a8:	4613      	mov	r3, r2
 80157aa:	460a      	mov	r2, r1
 80157ac:	4601      	mov	r1, r0
 80157ae:	4802      	ldr	r0, [pc, #8]	; (80157b8 <strtol+0x10>)
 80157b0:	6800      	ldr	r0, [r0, #0]
 80157b2:	f7ff bf77 	b.w	80156a4 <_strtol_l.constprop.0>
 80157b6:	bf00      	nop
 80157b8:	2400001c 	.word	0x2400001c

080157bc <__assert_func>:
 80157bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80157be:	4614      	mov	r4, r2
 80157c0:	461a      	mov	r2, r3
 80157c2:	4b09      	ldr	r3, [pc, #36]	; (80157e8 <__assert_func+0x2c>)
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	4605      	mov	r5, r0
 80157c8:	68d8      	ldr	r0, [r3, #12]
 80157ca:	b14c      	cbz	r4, 80157e0 <__assert_func+0x24>
 80157cc:	4b07      	ldr	r3, [pc, #28]	; (80157ec <__assert_func+0x30>)
 80157ce:	9100      	str	r1, [sp, #0]
 80157d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80157d4:	4906      	ldr	r1, [pc, #24]	; (80157f0 <__assert_func+0x34>)
 80157d6:	462b      	mov	r3, r5
 80157d8:	f000 f80e 	bl	80157f8 <fiprintf>
 80157dc:	f001 fea2 	bl	8017524 <abort>
 80157e0:	4b04      	ldr	r3, [pc, #16]	; (80157f4 <__assert_func+0x38>)
 80157e2:	461c      	mov	r4, r3
 80157e4:	e7f3      	b.n	80157ce <__assert_func+0x12>
 80157e6:	bf00      	nop
 80157e8:	2400001c 	.word	0x2400001c
 80157ec:	08018114 	.word	0x08018114
 80157f0:	08018121 	.word	0x08018121
 80157f4:	0801814f 	.word	0x0801814f

080157f8 <fiprintf>:
 80157f8:	b40e      	push	{r1, r2, r3}
 80157fa:	b503      	push	{r0, r1, lr}
 80157fc:	4601      	mov	r1, r0
 80157fe:	ab03      	add	r3, sp, #12
 8015800:	4805      	ldr	r0, [pc, #20]	; (8015818 <fiprintf+0x20>)
 8015802:	f853 2b04 	ldr.w	r2, [r3], #4
 8015806:	6800      	ldr	r0, [r0, #0]
 8015808:	9301      	str	r3, [sp, #4]
 801580a:	f001 facb 	bl	8016da4 <_vfiprintf_r>
 801580e:	b002      	add	sp, #8
 8015810:	f85d eb04 	ldr.w	lr, [sp], #4
 8015814:	b003      	add	sp, #12
 8015816:	4770      	bx	lr
 8015818:	2400001c 	.word	0x2400001c

0801581c <rshift>:
 801581c:	6903      	ldr	r3, [r0, #16]
 801581e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015822:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015826:	ea4f 1261 	mov.w	r2, r1, asr #5
 801582a:	f100 0414 	add.w	r4, r0, #20
 801582e:	dd45      	ble.n	80158bc <rshift+0xa0>
 8015830:	f011 011f 	ands.w	r1, r1, #31
 8015834:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015838:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801583c:	d10c      	bne.n	8015858 <rshift+0x3c>
 801583e:	f100 0710 	add.w	r7, r0, #16
 8015842:	4629      	mov	r1, r5
 8015844:	42b1      	cmp	r1, r6
 8015846:	d334      	bcc.n	80158b2 <rshift+0x96>
 8015848:	1a9b      	subs	r3, r3, r2
 801584a:	009b      	lsls	r3, r3, #2
 801584c:	1eea      	subs	r2, r5, #3
 801584e:	4296      	cmp	r6, r2
 8015850:	bf38      	it	cc
 8015852:	2300      	movcc	r3, #0
 8015854:	4423      	add	r3, r4
 8015856:	e015      	b.n	8015884 <rshift+0x68>
 8015858:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801585c:	f1c1 0820 	rsb	r8, r1, #32
 8015860:	40cf      	lsrs	r7, r1
 8015862:	f105 0e04 	add.w	lr, r5, #4
 8015866:	46a1      	mov	r9, r4
 8015868:	4576      	cmp	r6, lr
 801586a:	46f4      	mov	ip, lr
 801586c:	d815      	bhi.n	801589a <rshift+0x7e>
 801586e:	1a9a      	subs	r2, r3, r2
 8015870:	0092      	lsls	r2, r2, #2
 8015872:	3a04      	subs	r2, #4
 8015874:	3501      	adds	r5, #1
 8015876:	42ae      	cmp	r6, r5
 8015878:	bf38      	it	cc
 801587a:	2200      	movcc	r2, #0
 801587c:	18a3      	adds	r3, r4, r2
 801587e:	50a7      	str	r7, [r4, r2]
 8015880:	b107      	cbz	r7, 8015884 <rshift+0x68>
 8015882:	3304      	adds	r3, #4
 8015884:	1b1a      	subs	r2, r3, r4
 8015886:	42a3      	cmp	r3, r4
 8015888:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801588c:	bf08      	it	eq
 801588e:	2300      	moveq	r3, #0
 8015890:	6102      	str	r2, [r0, #16]
 8015892:	bf08      	it	eq
 8015894:	6143      	streq	r3, [r0, #20]
 8015896:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801589a:	f8dc c000 	ldr.w	ip, [ip]
 801589e:	fa0c fc08 	lsl.w	ip, ip, r8
 80158a2:	ea4c 0707 	orr.w	r7, ip, r7
 80158a6:	f849 7b04 	str.w	r7, [r9], #4
 80158aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80158ae:	40cf      	lsrs	r7, r1
 80158b0:	e7da      	b.n	8015868 <rshift+0x4c>
 80158b2:	f851 cb04 	ldr.w	ip, [r1], #4
 80158b6:	f847 cf04 	str.w	ip, [r7, #4]!
 80158ba:	e7c3      	b.n	8015844 <rshift+0x28>
 80158bc:	4623      	mov	r3, r4
 80158be:	e7e1      	b.n	8015884 <rshift+0x68>

080158c0 <__hexdig_fun>:
 80158c0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80158c4:	2b09      	cmp	r3, #9
 80158c6:	d802      	bhi.n	80158ce <__hexdig_fun+0xe>
 80158c8:	3820      	subs	r0, #32
 80158ca:	b2c0      	uxtb	r0, r0
 80158cc:	4770      	bx	lr
 80158ce:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80158d2:	2b05      	cmp	r3, #5
 80158d4:	d801      	bhi.n	80158da <__hexdig_fun+0x1a>
 80158d6:	3847      	subs	r0, #71	; 0x47
 80158d8:	e7f7      	b.n	80158ca <__hexdig_fun+0xa>
 80158da:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80158de:	2b05      	cmp	r3, #5
 80158e0:	d801      	bhi.n	80158e6 <__hexdig_fun+0x26>
 80158e2:	3827      	subs	r0, #39	; 0x27
 80158e4:	e7f1      	b.n	80158ca <__hexdig_fun+0xa>
 80158e6:	2000      	movs	r0, #0
 80158e8:	4770      	bx	lr
	...

080158ec <__gethex>:
 80158ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158f0:	ed2d 8b02 	vpush	{d8}
 80158f4:	b089      	sub	sp, #36	; 0x24
 80158f6:	ee08 0a10 	vmov	s16, r0
 80158fa:	9304      	str	r3, [sp, #16]
 80158fc:	4bb4      	ldr	r3, [pc, #720]	; (8015bd0 <__gethex+0x2e4>)
 80158fe:	681b      	ldr	r3, [r3, #0]
 8015900:	9301      	str	r3, [sp, #4]
 8015902:	4618      	mov	r0, r3
 8015904:	468b      	mov	fp, r1
 8015906:	4690      	mov	r8, r2
 8015908:	f7ea fcfc 	bl	8000304 <strlen>
 801590c:	9b01      	ldr	r3, [sp, #4]
 801590e:	f8db 2000 	ldr.w	r2, [fp]
 8015912:	4403      	add	r3, r0
 8015914:	4682      	mov	sl, r0
 8015916:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801591a:	9305      	str	r3, [sp, #20]
 801591c:	1c93      	adds	r3, r2, #2
 801591e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8015922:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8015926:	32fe      	adds	r2, #254	; 0xfe
 8015928:	18d1      	adds	r1, r2, r3
 801592a:	461f      	mov	r7, r3
 801592c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015930:	9100      	str	r1, [sp, #0]
 8015932:	2830      	cmp	r0, #48	; 0x30
 8015934:	d0f8      	beq.n	8015928 <__gethex+0x3c>
 8015936:	f7ff ffc3 	bl	80158c0 <__hexdig_fun>
 801593a:	4604      	mov	r4, r0
 801593c:	2800      	cmp	r0, #0
 801593e:	d13a      	bne.n	80159b6 <__gethex+0xca>
 8015940:	9901      	ldr	r1, [sp, #4]
 8015942:	4652      	mov	r2, sl
 8015944:	4638      	mov	r0, r7
 8015946:	f001 fd0b 	bl	8017360 <strncmp>
 801594a:	4605      	mov	r5, r0
 801594c:	2800      	cmp	r0, #0
 801594e:	d168      	bne.n	8015a22 <__gethex+0x136>
 8015950:	f817 000a 	ldrb.w	r0, [r7, sl]
 8015954:	eb07 060a 	add.w	r6, r7, sl
 8015958:	f7ff ffb2 	bl	80158c0 <__hexdig_fun>
 801595c:	2800      	cmp	r0, #0
 801595e:	d062      	beq.n	8015a26 <__gethex+0x13a>
 8015960:	4633      	mov	r3, r6
 8015962:	7818      	ldrb	r0, [r3, #0]
 8015964:	2830      	cmp	r0, #48	; 0x30
 8015966:	461f      	mov	r7, r3
 8015968:	f103 0301 	add.w	r3, r3, #1
 801596c:	d0f9      	beq.n	8015962 <__gethex+0x76>
 801596e:	f7ff ffa7 	bl	80158c0 <__hexdig_fun>
 8015972:	2301      	movs	r3, #1
 8015974:	fab0 f480 	clz	r4, r0
 8015978:	0964      	lsrs	r4, r4, #5
 801597a:	4635      	mov	r5, r6
 801597c:	9300      	str	r3, [sp, #0]
 801597e:	463a      	mov	r2, r7
 8015980:	4616      	mov	r6, r2
 8015982:	3201      	adds	r2, #1
 8015984:	7830      	ldrb	r0, [r6, #0]
 8015986:	f7ff ff9b 	bl	80158c0 <__hexdig_fun>
 801598a:	2800      	cmp	r0, #0
 801598c:	d1f8      	bne.n	8015980 <__gethex+0x94>
 801598e:	9901      	ldr	r1, [sp, #4]
 8015990:	4652      	mov	r2, sl
 8015992:	4630      	mov	r0, r6
 8015994:	f001 fce4 	bl	8017360 <strncmp>
 8015998:	b980      	cbnz	r0, 80159bc <__gethex+0xd0>
 801599a:	b94d      	cbnz	r5, 80159b0 <__gethex+0xc4>
 801599c:	eb06 050a 	add.w	r5, r6, sl
 80159a0:	462a      	mov	r2, r5
 80159a2:	4616      	mov	r6, r2
 80159a4:	3201      	adds	r2, #1
 80159a6:	7830      	ldrb	r0, [r6, #0]
 80159a8:	f7ff ff8a 	bl	80158c0 <__hexdig_fun>
 80159ac:	2800      	cmp	r0, #0
 80159ae:	d1f8      	bne.n	80159a2 <__gethex+0xb6>
 80159b0:	1bad      	subs	r5, r5, r6
 80159b2:	00ad      	lsls	r5, r5, #2
 80159b4:	e004      	b.n	80159c0 <__gethex+0xd4>
 80159b6:	2400      	movs	r4, #0
 80159b8:	4625      	mov	r5, r4
 80159ba:	e7e0      	b.n	801597e <__gethex+0x92>
 80159bc:	2d00      	cmp	r5, #0
 80159be:	d1f7      	bne.n	80159b0 <__gethex+0xc4>
 80159c0:	7833      	ldrb	r3, [r6, #0]
 80159c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80159c6:	2b50      	cmp	r3, #80	; 0x50
 80159c8:	d13b      	bne.n	8015a42 <__gethex+0x156>
 80159ca:	7873      	ldrb	r3, [r6, #1]
 80159cc:	2b2b      	cmp	r3, #43	; 0x2b
 80159ce:	d02c      	beq.n	8015a2a <__gethex+0x13e>
 80159d0:	2b2d      	cmp	r3, #45	; 0x2d
 80159d2:	d02e      	beq.n	8015a32 <__gethex+0x146>
 80159d4:	1c71      	adds	r1, r6, #1
 80159d6:	f04f 0900 	mov.w	r9, #0
 80159da:	7808      	ldrb	r0, [r1, #0]
 80159dc:	f7ff ff70 	bl	80158c0 <__hexdig_fun>
 80159e0:	1e43      	subs	r3, r0, #1
 80159e2:	b2db      	uxtb	r3, r3
 80159e4:	2b18      	cmp	r3, #24
 80159e6:	d82c      	bhi.n	8015a42 <__gethex+0x156>
 80159e8:	f1a0 0210 	sub.w	r2, r0, #16
 80159ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80159f0:	f7ff ff66 	bl	80158c0 <__hexdig_fun>
 80159f4:	1e43      	subs	r3, r0, #1
 80159f6:	b2db      	uxtb	r3, r3
 80159f8:	2b18      	cmp	r3, #24
 80159fa:	d91d      	bls.n	8015a38 <__gethex+0x14c>
 80159fc:	f1b9 0f00 	cmp.w	r9, #0
 8015a00:	d000      	beq.n	8015a04 <__gethex+0x118>
 8015a02:	4252      	negs	r2, r2
 8015a04:	4415      	add	r5, r2
 8015a06:	f8cb 1000 	str.w	r1, [fp]
 8015a0a:	b1e4      	cbz	r4, 8015a46 <__gethex+0x15a>
 8015a0c:	9b00      	ldr	r3, [sp, #0]
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	bf14      	ite	ne
 8015a12:	2700      	movne	r7, #0
 8015a14:	2706      	moveq	r7, #6
 8015a16:	4638      	mov	r0, r7
 8015a18:	b009      	add	sp, #36	; 0x24
 8015a1a:	ecbd 8b02 	vpop	{d8}
 8015a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a22:	463e      	mov	r6, r7
 8015a24:	4625      	mov	r5, r4
 8015a26:	2401      	movs	r4, #1
 8015a28:	e7ca      	b.n	80159c0 <__gethex+0xd4>
 8015a2a:	f04f 0900 	mov.w	r9, #0
 8015a2e:	1cb1      	adds	r1, r6, #2
 8015a30:	e7d3      	b.n	80159da <__gethex+0xee>
 8015a32:	f04f 0901 	mov.w	r9, #1
 8015a36:	e7fa      	b.n	8015a2e <__gethex+0x142>
 8015a38:	230a      	movs	r3, #10
 8015a3a:	fb03 0202 	mla	r2, r3, r2, r0
 8015a3e:	3a10      	subs	r2, #16
 8015a40:	e7d4      	b.n	80159ec <__gethex+0x100>
 8015a42:	4631      	mov	r1, r6
 8015a44:	e7df      	b.n	8015a06 <__gethex+0x11a>
 8015a46:	1bf3      	subs	r3, r6, r7
 8015a48:	3b01      	subs	r3, #1
 8015a4a:	4621      	mov	r1, r4
 8015a4c:	2b07      	cmp	r3, #7
 8015a4e:	dc0b      	bgt.n	8015a68 <__gethex+0x17c>
 8015a50:	ee18 0a10 	vmov	r0, s16
 8015a54:	f000 fa6c 	bl	8015f30 <_Balloc>
 8015a58:	4604      	mov	r4, r0
 8015a5a:	b940      	cbnz	r0, 8015a6e <__gethex+0x182>
 8015a5c:	4b5d      	ldr	r3, [pc, #372]	; (8015bd4 <__gethex+0x2e8>)
 8015a5e:	4602      	mov	r2, r0
 8015a60:	21de      	movs	r1, #222	; 0xde
 8015a62:	485d      	ldr	r0, [pc, #372]	; (8015bd8 <__gethex+0x2ec>)
 8015a64:	f7ff feaa 	bl	80157bc <__assert_func>
 8015a68:	3101      	adds	r1, #1
 8015a6a:	105b      	asrs	r3, r3, #1
 8015a6c:	e7ee      	b.n	8015a4c <__gethex+0x160>
 8015a6e:	f100 0914 	add.w	r9, r0, #20
 8015a72:	f04f 0b00 	mov.w	fp, #0
 8015a76:	f1ca 0301 	rsb	r3, sl, #1
 8015a7a:	f8cd 9008 	str.w	r9, [sp, #8]
 8015a7e:	f8cd b000 	str.w	fp, [sp]
 8015a82:	9306      	str	r3, [sp, #24]
 8015a84:	42b7      	cmp	r7, r6
 8015a86:	d340      	bcc.n	8015b0a <__gethex+0x21e>
 8015a88:	9802      	ldr	r0, [sp, #8]
 8015a8a:	9b00      	ldr	r3, [sp, #0]
 8015a8c:	f840 3b04 	str.w	r3, [r0], #4
 8015a90:	eba0 0009 	sub.w	r0, r0, r9
 8015a94:	1080      	asrs	r0, r0, #2
 8015a96:	0146      	lsls	r6, r0, #5
 8015a98:	6120      	str	r0, [r4, #16]
 8015a9a:	4618      	mov	r0, r3
 8015a9c:	f000 fb3a 	bl	8016114 <__hi0bits>
 8015aa0:	1a30      	subs	r0, r6, r0
 8015aa2:	f8d8 6000 	ldr.w	r6, [r8]
 8015aa6:	42b0      	cmp	r0, r6
 8015aa8:	dd63      	ble.n	8015b72 <__gethex+0x286>
 8015aaa:	1b87      	subs	r7, r0, r6
 8015aac:	4639      	mov	r1, r7
 8015aae:	4620      	mov	r0, r4
 8015ab0:	f000 fedb 	bl	801686a <__any_on>
 8015ab4:	4682      	mov	sl, r0
 8015ab6:	b1a8      	cbz	r0, 8015ae4 <__gethex+0x1f8>
 8015ab8:	1e7b      	subs	r3, r7, #1
 8015aba:	1159      	asrs	r1, r3, #5
 8015abc:	f003 021f 	and.w	r2, r3, #31
 8015ac0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015ac4:	f04f 0a01 	mov.w	sl, #1
 8015ac8:	fa0a f202 	lsl.w	r2, sl, r2
 8015acc:	420a      	tst	r2, r1
 8015ace:	d009      	beq.n	8015ae4 <__gethex+0x1f8>
 8015ad0:	4553      	cmp	r3, sl
 8015ad2:	dd05      	ble.n	8015ae0 <__gethex+0x1f4>
 8015ad4:	1eb9      	subs	r1, r7, #2
 8015ad6:	4620      	mov	r0, r4
 8015ad8:	f000 fec7 	bl	801686a <__any_on>
 8015adc:	2800      	cmp	r0, #0
 8015ade:	d145      	bne.n	8015b6c <__gethex+0x280>
 8015ae0:	f04f 0a02 	mov.w	sl, #2
 8015ae4:	4639      	mov	r1, r7
 8015ae6:	4620      	mov	r0, r4
 8015ae8:	f7ff fe98 	bl	801581c <rshift>
 8015aec:	443d      	add	r5, r7
 8015aee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015af2:	42ab      	cmp	r3, r5
 8015af4:	da4c      	bge.n	8015b90 <__gethex+0x2a4>
 8015af6:	ee18 0a10 	vmov	r0, s16
 8015afa:	4621      	mov	r1, r4
 8015afc:	f000 fa58 	bl	8015fb0 <_Bfree>
 8015b00:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015b02:	2300      	movs	r3, #0
 8015b04:	6013      	str	r3, [r2, #0]
 8015b06:	27a3      	movs	r7, #163	; 0xa3
 8015b08:	e785      	b.n	8015a16 <__gethex+0x12a>
 8015b0a:	1e73      	subs	r3, r6, #1
 8015b0c:	9a05      	ldr	r2, [sp, #20]
 8015b0e:	9303      	str	r3, [sp, #12]
 8015b10:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015b14:	4293      	cmp	r3, r2
 8015b16:	d019      	beq.n	8015b4c <__gethex+0x260>
 8015b18:	f1bb 0f20 	cmp.w	fp, #32
 8015b1c:	d107      	bne.n	8015b2e <__gethex+0x242>
 8015b1e:	9b02      	ldr	r3, [sp, #8]
 8015b20:	9a00      	ldr	r2, [sp, #0]
 8015b22:	f843 2b04 	str.w	r2, [r3], #4
 8015b26:	9302      	str	r3, [sp, #8]
 8015b28:	2300      	movs	r3, #0
 8015b2a:	9300      	str	r3, [sp, #0]
 8015b2c:	469b      	mov	fp, r3
 8015b2e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015b32:	f7ff fec5 	bl	80158c0 <__hexdig_fun>
 8015b36:	9b00      	ldr	r3, [sp, #0]
 8015b38:	f000 000f 	and.w	r0, r0, #15
 8015b3c:	fa00 f00b 	lsl.w	r0, r0, fp
 8015b40:	4303      	orrs	r3, r0
 8015b42:	9300      	str	r3, [sp, #0]
 8015b44:	f10b 0b04 	add.w	fp, fp, #4
 8015b48:	9b03      	ldr	r3, [sp, #12]
 8015b4a:	e00d      	b.n	8015b68 <__gethex+0x27c>
 8015b4c:	9b03      	ldr	r3, [sp, #12]
 8015b4e:	9a06      	ldr	r2, [sp, #24]
 8015b50:	4413      	add	r3, r2
 8015b52:	42bb      	cmp	r3, r7
 8015b54:	d3e0      	bcc.n	8015b18 <__gethex+0x22c>
 8015b56:	4618      	mov	r0, r3
 8015b58:	9901      	ldr	r1, [sp, #4]
 8015b5a:	9307      	str	r3, [sp, #28]
 8015b5c:	4652      	mov	r2, sl
 8015b5e:	f001 fbff 	bl	8017360 <strncmp>
 8015b62:	9b07      	ldr	r3, [sp, #28]
 8015b64:	2800      	cmp	r0, #0
 8015b66:	d1d7      	bne.n	8015b18 <__gethex+0x22c>
 8015b68:	461e      	mov	r6, r3
 8015b6a:	e78b      	b.n	8015a84 <__gethex+0x198>
 8015b6c:	f04f 0a03 	mov.w	sl, #3
 8015b70:	e7b8      	b.n	8015ae4 <__gethex+0x1f8>
 8015b72:	da0a      	bge.n	8015b8a <__gethex+0x29e>
 8015b74:	1a37      	subs	r7, r6, r0
 8015b76:	4621      	mov	r1, r4
 8015b78:	ee18 0a10 	vmov	r0, s16
 8015b7c:	463a      	mov	r2, r7
 8015b7e:	f000 fc33 	bl	80163e8 <__lshift>
 8015b82:	1bed      	subs	r5, r5, r7
 8015b84:	4604      	mov	r4, r0
 8015b86:	f100 0914 	add.w	r9, r0, #20
 8015b8a:	f04f 0a00 	mov.w	sl, #0
 8015b8e:	e7ae      	b.n	8015aee <__gethex+0x202>
 8015b90:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015b94:	42a8      	cmp	r0, r5
 8015b96:	dd72      	ble.n	8015c7e <__gethex+0x392>
 8015b98:	1b45      	subs	r5, r0, r5
 8015b9a:	42ae      	cmp	r6, r5
 8015b9c:	dc36      	bgt.n	8015c0c <__gethex+0x320>
 8015b9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015ba2:	2b02      	cmp	r3, #2
 8015ba4:	d02a      	beq.n	8015bfc <__gethex+0x310>
 8015ba6:	2b03      	cmp	r3, #3
 8015ba8:	d02c      	beq.n	8015c04 <__gethex+0x318>
 8015baa:	2b01      	cmp	r3, #1
 8015bac:	d11c      	bne.n	8015be8 <__gethex+0x2fc>
 8015bae:	42ae      	cmp	r6, r5
 8015bb0:	d11a      	bne.n	8015be8 <__gethex+0x2fc>
 8015bb2:	2e01      	cmp	r6, #1
 8015bb4:	d112      	bne.n	8015bdc <__gethex+0x2f0>
 8015bb6:	9a04      	ldr	r2, [sp, #16]
 8015bb8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015bbc:	6013      	str	r3, [r2, #0]
 8015bbe:	2301      	movs	r3, #1
 8015bc0:	6123      	str	r3, [r4, #16]
 8015bc2:	f8c9 3000 	str.w	r3, [r9]
 8015bc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015bc8:	2762      	movs	r7, #98	; 0x62
 8015bca:	601c      	str	r4, [r3, #0]
 8015bcc:	e723      	b.n	8015a16 <__gethex+0x12a>
 8015bce:	bf00      	nop
 8015bd0:	080182c8 	.word	0x080182c8
 8015bd4:	08018251 	.word	0x08018251
 8015bd8:	08018262 	.word	0x08018262
 8015bdc:	1e71      	subs	r1, r6, #1
 8015bde:	4620      	mov	r0, r4
 8015be0:	f000 fe43 	bl	801686a <__any_on>
 8015be4:	2800      	cmp	r0, #0
 8015be6:	d1e6      	bne.n	8015bb6 <__gethex+0x2ca>
 8015be8:	ee18 0a10 	vmov	r0, s16
 8015bec:	4621      	mov	r1, r4
 8015bee:	f000 f9df 	bl	8015fb0 <_Bfree>
 8015bf2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015bf4:	2300      	movs	r3, #0
 8015bf6:	6013      	str	r3, [r2, #0]
 8015bf8:	2750      	movs	r7, #80	; 0x50
 8015bfa:	e70c      	b.n	8015a16 <__gethex+0x12a>
 8015bfc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d1f2      	bne.n	8015be8 <__gethex+0x2fc>
 8015c02:	e7d8      	b.n	8015bb6 <__gethex+0x2ca>
 8015c04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d1d5      	bne.n	8015bb6 <__gethex+0x2ca>
 8015c0a:	e7ed      	b.n	8015be8 <__gethex+0x2fc>
 8015c0c:	1e6f      	subs	r7, r5, #1
 8015c0e:	f1ba 0f00 	cmp.w	sl, #0
 8015c12:	d131      	bne.n	8015c78 <__gethex+0x38c>
 8015c14:	b127      	cbz	r7, 8015c20 <__gethex+0x334>
 8015c16:	4639      	mov	r1, r7
 8015c18:	4620      	mov	r0, r4
 8015c1a:	f000 fe26 	bl	801686a <__any_on>
 8015c1e:	4682      	mov	sl, r0
 8015c20:	117b      	asrs	r3, r7, #5
 8015c22:	2101      	movs	r1, #1
 8015c24:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8015c28:	f007 071f 	and.w	r7, r7, #31
 8015c2c:	fa01 f707 	lsl.w	r7, r1, r7
 8015c30:	421f      	tst	r7, r3
 8015c32:	4629      	mov	r1, r5
 8015c34:	4620      	mov	r0, r4
 8015c36:	bf18      	it	ne
 8015c38:	f04a 0a02 	orrne.w	sl, sl, #2
 8015c3c:	1b76      	subs	r6, r6, r5
 8015c3e:	f7ff fded 	bl	801581c <rshift>
 8015c42:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015c46:	2702      	movs	r7, #2
 8015c48:	f1ba 0f00 	cmp.w	sl, #0
 8015c4c:	d048      	beq.n	8015ce0 <__gethex+0x3f4>
 8015c4e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015c52:	2b02      	cmp	r3, #2
 8015c54:	d015      	beq.n	8015c82 <__gethex+0x396>
 8015c56:	2b03      	cmp	r3, #3
 8015c58:	d017      	beq.n	8015c8a <__gethex+0x39e>
 8015c5a:	2b01      	cmp	r3, #1
 8015c5c:	d109      	bne.n	8015c72 <__gethex+0x386>
 8015c5e:	f01a 0f02 	tst.w	sl, #2
 8015c62:	d006      	beq.n	8015c72 <__gethex+0x386>
 8015c64:	f8d9 0000 	ldr.w	r0, [r9]
 8015c68:	ea4a 0a00 	orr.w	sl, sl, r0
 8015c6c:	f01a 0f01 	tst.w	sl, #1
 8015c70:	d10e      	bne.n	8015c90 <__gethex+0x3a4>
 8015c72:	f047 0710 	orr.w	r7, r7, #16
 8015c76:	e033      	b.n	8015ce0 <__gethex+0x3f4>
 8015c78:	f04f 0a01 	mov.w	sl, #1
 8015c7c:	e7d0      	b.n	8015c20 <__gethex+0x334>
 8015c7e:	2701      	movs	r7, #1
 8015c80:	e7e2      	b.n	8015c48 <__gethex+0x35c>
 8015c82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c84:	f1c3 0301 	rsb	r3, r3, #1
 8015c88:	9315      	str	r3, [sp, #84]	; 0x54
 8015c8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c8c:	2b00      	cmp	r3, #0
 8015c8e:	d0f0      	beq.n	8015c72 <__gethex+0x386>
 8015c90:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015c94:	f104 0314 	add.w	r3, r4, #20
 8015c98:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015c9c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015ca0:	f04f 0c00 	mov.w	ip, #0
 8015ca4:	4618      	mov	r0, r3
 8015ca6:	f853 2b04 	ldr.w	r2, [r3], #4
 8015caa:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015cae:	d01c      	beq.n	8015cea <__gethex+0x3fe>
 8015cb0:	3201      	adds	r2, #1
 8015cb2:	6002      	str	r2, [r0, #0]
 8015cb4:	2f02      	cmp	r7, #2
 8015cb6:	f104 0314 	add.w	r3, r4, #20
 8015cba:	d13f      	bne.n	8015d3c <__gethex+0x450>
 8015cbc:	f8d8 2000 	ldr.w	r2, [r8]
 8015cc0:	3a01      	subs	r2, #1
 8015cc2:	42b2      	cmp	r2, r6
 8015cc4:	d10a      	bne.n	8015cdc <__gethex+0x3f0>
 8015cc6:	1171      	asrs	r1, r6, #5
 8015cc8:	2201      	movs	r2, #1
 8015cca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015cce:	f006 061f 	and.w	r6, r6, #31
 8015cd2:	fa02 f606 	lsl.w	r6, r2, r6
 8015cd6:	421e      	tst	r6, r3
 8015cd8:	bf18      	it	ne
 8015cda:	4617      	movne	r7, r2
 8015cdc:	f047 0720 	orr.w	r7, r7, #32
 8015ce0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015ce2:	601c      	str	r4, [r3, #0]
 8015ce4:	9b04      	ldr	r3, [sp, #16]
 8015ce6:	601d      	str	r5, [r3, #0]
 8015ce8:	e695      	b.n	8015a16 <__gethex+0x12a>
 8015cea:	4299      	cmp	r1, r3
 8015cec:	f843 cc04 	str.w	ip, [r3, #-4]
 8015cf0:	d8d8      	bhi.n	8015ca4 <__gethex+0x3b8>
 8015cf2:	68a3      	ldr	r3, [r4, #8]
 8015cf4:	459b      	cmp	fp, r3
 8015cf6:	db19      	blt.n	8015d2c <__gethex+0x440>
 8015cf8:	6861      	ldr	r1, [r4, #4]
 8015cfa:	ee18 0a10 	vmov	r0, s16
 8015cfe:	3101      	adds	r1, #1
 8015d00:	f000 f916 	bl	8015f30 <_Balloc>
 8015d04:	4681      	mov	r9, r0
 8015d06:	b918      	cbnz	r0, 8015d10 <__gethex+0x424>
 8015d08:	4b1a      	ldr	r3, [pc, #104]	; (8015d74 <__gethex+0x488>)
 8015d0a:	4602      	mov	r2, r0
 8015d0c:	2184      	movs	r1, #132	; 0x84
 8015d0e:	e6a8      	b.n	8015a62 <__gethex+0x176>
 8015d10:	6922      	ldr	r2, [r4, #16]
 8015d12:	3202      	adds	r2, #2
 8015d14:	f104 010c 	add.w	r1, r4, #12
 8015d18:	0092      	lsls	r2, r2, #2
 8015d1a:	300c      	adds	r0, #12
 8015d1c:	f7fe fe54 	bl	80149c8 <memcpy>
 8015d20:	4621      	mov	r1, r4
 8015d22:	ee18 0a10 	vmov	r0, s16
 8015d26:	f000 f943 	bl	8015fb0 <_Bfree>
 8015d2a:	464c      	mov	r4, r9
 8015d2c:	6923      	ldr	r3, [r4, #16]
 8015d2e:	1c5a      	adds	r2, r3, #1
 8015d30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015d34:	6122      	str	r2, [r4, #16]
 8015d36:	2201      	movs	r2, #1
 8015d38:	615a      	str	r2, [r3, #20]
 8015d3a:	e7bb      	b.n	8015cb4 <__gethex+0x3c8>
 8015d3c:	6922      	ldr	r2, [r4, #16]
 8015d3e:	455a      	cmp	r2, fp
 8015d40:	dd0b      	ble.n	8015d5a <__gethex+0x46e>
 8015d42:	2101      	movs	r1, #1
 8015d44:	4620      	mov	r0, r4
 8015d46:	f7ff fd69 	bl	801581c <rshift>
 8015d4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015d4e:	3501      	adds	r5, #1
 8015d50:	42ab      	cmp	r3, r5
 8015d52:	f6ff aed0 	blt.w	8015af6 <__gethex+0x20a>
 8015d56:	2701      	movs	r7, #1
 8015d58:	e7c0      	b.n	8015cdc <__gethex+0x3f0>
 8015d5a:	f016 061f 	ands.w	r6, r6, #31
 8015d5e:	d0fa      	beq.n	8015d56 <__gethex+0x46a>
 8015d60:	4453      	add	r3, sl
 8015d62:	f1c6 0620 	rsb	r6, r6, #32
 8015d66:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8015d6a:	f000 f9d3 	bl	8016114 <__hi0bits>
 8015d6e:	42b0      	cmp	r0, r6
 8015d70:	dbe7      	blt.n	8015d42 <__gethex+0x456>
 8015d72:	e7f0      	b.n	8015d56 <__gethex+0x46a>
 8015d74:	08018251 	.word	0x08018251

08015d78 <L_shift>:
 8015d78:	f1c2 0208 	rsb	r2, r2, #8
 8015d7c:	0092      	lsls	r2, r2, #2
 8015d7e:	b570      	push	{r4, r5, r6, lr}
 8015d80:	f1c2 0620 	rsb	r6, r2, #32
 8015d84:	6843      	ldr	r3, [r0, #4]
 8015d86:	6804      	ldr	r4, [r0, #0]
 8015d88:	fa03 f506 	lsl.w	r5, r3, r6
 8015d8c:	432c      	orrs	r4, r5
 8015d8e:	40d3      	lsrs	r3, r2
 8015d90:	6004      	str	r4, [r0, #0]
 8015d92:	f840 3f04 	str.w	r3, [r0, #4]!
 8015d96:	4288      	cmp	r0, r1
 8015d98:	d3f4      	bcc.n	8015d84 <L_shift+0xc>
 8015d9a:	bd70      	pop	{r4, r5, r6, pc}

08015d9c <__match>:
 8015d9c:	b530      	push	{r4, r5, lr}
 8015d9e:	6803      	ldr	r3, [r0, #0]
 8015da0:	3301      	adds	r3, #1
 8015da2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015da6:	b914      	cbnz	r4, 8015dae <__match+0x12>
 8015da8:	6003      	str	r3, [r0, #0]
 8015daa:	2001      	movs	r0, #1
 8015dac:	bd30      	pop	{r4, r5, pc}
 8015dae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015db2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015db6:	2d19      	cmp	r5, #25
 8015db8:	bf98      	it	ls
 8015dba:	3220      	addls	r2, #32
 8015dbc:	42a2      	cmp	r2, r4
 8015dbe:	d0f0      	beq.n	8015da2 <__match+0x6>
 8015dc0:	2000      	movs	r0, #0
 8015dc2:	e7f3      	b.n	8015dac <__match+0x10>

08015dc4 <__hexnan>:
 8015dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015dc8:	680b      	ldr	r3, [r1, #0]
 8015dca:	115e      	asrs	r6, r3, #5
 8015dcc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015dd0:	f013 031f 	ands.w	r3, r3, #31
 8015dd4:	b087      	sub	sp, #28
 8015dd6:	bf18      	it	ne
 8015dd8:	3604      	addne	r6, #4
 8015dda:	2500      	movs	r5, #0
 8015ddc:	1f37      	subs	r7, r6, #4
 8015dde:	4690      	mov	r8, r2
 8015de0:	6802      	ldr	r2, [r0, #0]
 8015de2:	9301      	str	r3, [sp, #4]
 8015de4:	4682      	mov	sl, r0
 8015de6:	f846 5c04 	str.w	r5, [r6, #-4]
 8015dea:	46b9      	mov	r9, r7
 8015dec:	463c      	mov	r4, r7
 8015dee:	9502      	str	r5, [sp, #8]
 8015df0:	46ab      	mov	fp, r5
 8015df2:	7851      	ldrb	r1, [r2, #1]
 8015df4:	1c53      	adds	r3, r2, #1
 8015df6:	9303      	str	r3, [sp, #12]
 8015df8:	b341      	cbz	r1, 8015e4c <__hexnan+0x88>
 8015dfa:	4608      	mov	r0, r1
 8015dfc:	9205      	str	r2, [sp, #20]
 8015dfe:	9104      	str	r1, [sp, #16]
 8015e00:	f7ff fd5e 	bl	80158c0 <__hexdig_fun>
 8015e04:	2800      	cmp	r0, #0
 8015e06:	d14f      	bne.n	8015ea8 <__hexnan+0xe4>
 8015e08:	9904      	ldr	r1, [sp, #16]
 8015e0a:	9a05      	ldr	r2, [sp, #20]
 8015e0c:	2920      	cmp	r1, #32
 8015e0e:	d818      	bhi.n	8015e42 <__hexnan+0x7e>
 8015e10:	9b02      	ldr	r3, [sp, #8]
 8015e12:	459b      	cmp	fp, r3
 8015e14:	dd13      	ble.n	8015e3e <__hexnan+0x7a>
 8015e16:	454c      	cmp	r4, r9
 8015e18:	d206      	bcs.n	8015e28 <__hexnan+0x64>
 8015e1a:	2d07      	cmp	r5, #7
 8015e1c:	dc04      	bgt.n	8015e28 <__hexnan+0x64>
 8015e1e:	462a      	mov	r2, r5
 8015e20:	4649      	mov	r1, r9
 8015e22:	4620      	mov	r0, r4
 8015e24:	f7ff ffa8 	bl	8015d78 <L_shift>
 8015e28:	4544      	cmp	r4, r8
 8015e2a:	d950      	bls.n	8015ece <__hexnan+0x10a>
 8015e2c:	2300      	movs	r3, #0
 8015e2e:	f1a4 0904 	sub.w	r9, r4, #4
 8015e32:	f844 3c04 	str.w	r3, [r4, #-4]
 8015e36:	f8cd b008 	str.w	fp, [sp, #8]
 8015e3a:	464c      	mov	r4, r9
 8015e3c:	461d      	mov	r5, r3
 8015e3e:	9a03      	ldr	r2, [sp, #12]
 8015e40:	e7d7      	b.n	8015df2 <__hexnan+0x2e>
 8015e42:	2929      	cmp	r1, #41	; 0x29
 8015e44:	d156      	bne.n	8015ef4 <__hexnan+0x130>
 8015e46:	3202      	adds	r2, #2
 8015e48:	f8ca 2000 	str.w	r2, [sl]
 8015e4c:	f1bb 0f00 	cmp.w	fp, #0
 8015e50:	d050      	beq.n	8015ef4 <__hexnan+0x130>
 8015e52:	454c      	cmp	r4, r9
 8015e54:	d206      	bcs.n	8015e64 <__hexnan+0xa0>
 8015e56:	2d07      	cmp	r5, #7
 8015e58:	dc04      	bgt.n	8015e64 <__hexnan+0xa0>
 8015e5a:	462a      	mov	r2, r5
 8015e5c:	4649      	mov	r1, r9
 8015e5e:	4620      	mov	r0, r4
 8015e60:	f7ff ff8a 	bl	8015d78 <L_shift>
 8015e64:	4544      	cmp	r4, r8
 8015e66:	d934      	bls.n	8015ed2 <__hexnan+0x10e>
 8015e68:	f1a8 0204 	sub.w	r2, r8, #4
 8015e6c:	4623      	mov	r3, r4
 8015e6e:	f853 1b04 	ldr.w	r1, [r3], #4
 8015e72:	f842 1f04 	str.w	r1, [r2, #4]!
 8015e76:	429f      	cmp	r7, r3
 8015e78:	d2f9      	bcs.n	8015e6e <__hexnan+0xaa>
 8015e7a:	1b3b      	subs	r3, r7, r4
 8015e7c:	f023 0303 	bic.w	r3, r3, #3
 8015e80:	3304      	adds	r3, #4
 8015e82:	3401      	adds	r4, #1
 8015e84:	3e03      	subs	r6, #3
 8015e86:	42b4      	cmp	r4, r6
 8015e88:	bf88      	it	hi
 8015e8a:	2304      	movhi	r3, #4
 8015e8c:	4443      	add	r3, r8
 8015e8e:	2200      	movs	r2, #0
 8015e90:	f843 2b04 	str.w	r2, [r3], #4
 8015e94:	429f      	cmp	r7, r3
 8015e96:	d2fb      	bcs.n	8015e90 <__hexnan+0xcc>
 8015e98:	683b      	ldr	r3, [r7, #0]
 8015e9a:	b91b      	cbnz	r3, 8015ea4 <__hexnan+0xe0>
 8015e9c:	4547      	cmp	r7, r8
 8015e9e:	d127      	bne.n	8015ef0 <__hexnan+0x12c>
 8015ea0:	2301      	movs	r3, #1
 8015ea2:	603b      	str	r3, [r7, #0]
 8015ea4:	2005      	movs	r0, #5
 8015ea6:	e026      	b.n	8015ef6 <__hexnan+0x132>
 8015ea8:	3501      	adds	r5, #1
 8015eaa:	2d08      	cmp	r5, #8
 8015eac:	f10b 0b01 	add.w	fp, fp, #1
 8015eb0:	dd06      	ble.n	8015ec0 <__hexnan+0xfc>
 8015eb2:	4544      	cmp	r4, r8
 8015eb4:	d9c3      	bls.n	8015e3e <__hexnan+0x7a>
 8015eb6:	2300      	movs	r3, #0
 8015eb8:	f844 3c04 	str.w	r3, [r4, #-4]
 8015ebc:	2501      	movs	r5, #1
 8015ebe:	3c04      	subs	r4, #4
 8015ec0:	6822      	ldr	r2, [r4, #0]
 8015ec2:	f000 000f 	and.w	r0, r0, #15
 8015ec6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8015eca:	6022      	str	r2, [r4, #0]
 8015ecc:	e7b7      	b.n	8015e3e <__hexnan+0x7a>
 8015ece:	2508      	movs	r5, #8
 8015ed0:	e7b5      	b.n	8015e3e <__hexnan+0x7a>
 8015ed2:	9b01      	ldr	r3, [sp, #4]
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	d0df      	beq.n	8015e98 <__hexnan+0xd4>
 8015ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8015edc:	f1c3 0320 	rsb	r3, r3, #32
 8015ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8015ee4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015ee8:	401a      	ands	r2, r3
 8015eea:	f846 2c04 	str.w	r2, [r6, #-4]
 8015eee:	e7d3      	b.n	8015e98 <__hexnan+0xd4>
 8015ef0:	3f04      	subs	r7, #4
 8015ef2:	e7d1      	b.n	8015e98 <__hexnan+0xd4>
 8015ef4:	2004      	movs	r0, #4
 8015ef6:	b007      	add	sp, #28
 8015ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015efc <malloc>:
 8015efc:	4b02      	ldr	r3, [pc, #8]	; (8015f08 <malloc+0xc>)
 8015efe:	4601      	mov	r1, r0
 8015f00:	6818      	ldr	r0, [r3, #0]
 8015f02:	f000 bd55 	b.w	80169b0 <_malloc_r>
 8015f06:	bf00      	nop
 8015f08:	2400001c 	.word	0x2400001c

08015f0c <__ascii_mbtowc>:
 8015f0c:	b082      	sub	sp, #8
 8015f0e:	b901      	cbnz	r1, 8015f12 <__ascii_mbtowc+0x6>
 8015f10:	a901      	add	r1, sp, #4
 8015f12:	b142      	cbz	r2, 8015f26 <__ascii_mbtowc+0x1a>
 8015f14:	b14b      	cbz	r3, 8015f2a <__ascii_mbtowc+0x1e>
 8015f16:	7813      	ldrb	r3, [r2, #0]
 8015f18:	600b      	str	r3, [r1, #0]
 8015f1a:	7812      	ldrb	r2, [r2, #0]
 8015f1c:	1e10      	subs	r0, r2, #0
 8015f1e:	bf18      	it	ne
 8015f20:	2001      	movne	r0, #1
 8015f22:	b002      	add	sp, #8
 8015f24:	4770      	bx	lr
 8015f26:	4610      	mov	r0, r2
 8015f28:	e7fb      	b.n	8015f22 <__ascii_mbtowc+0x16>
 8015f2a:	f06f 0001 	mvn.w	r0, #1
 8015f2e:	e7f8      	b.n	8015f22 <__ascii_mbtowc+0x16>

08015f30 <_Balloc>:
 8015f30:	b570      	push	{r4, r5, r6, lr}
 8015f32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015f34:	4604      	mov	r4, r0
 8015f36:	460d      	mov	r5, r1
 8015f38:	b976      	cbnz	r6, 8015f58 <_Balloc+0x28>
 8015f3a:	2010      	movs	r0, #16
 8015f3c:	f7ff ffde 	bl	8015efc <malloc>
 8015f40:	4602      	mov	r2, r0
 8015f42:	6260      	str	r0, [r4, #36]	; 0x24
 8015f44:	b920      	cbnz	r0, 8015f50 <_Balloc+0x20>
 8015f46:	4b18      	ldr	r3, [pc, #96]	; (8015fa8 <_Balloc+0x78>)
 8015f48:	4818      	ldr	r0, [pc, #96]	; (8015fac <_Balloc+0x7c>)
 8015f4a:	2166      	movs	r1, #102	; 0x66
 8015f4c:	f7ff fc36 	bl	80157bc <__assert_func>
 8015f50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015f54:	6006      	str	r6, [r0, #0]
 8015f56:	60c6      	str	r6, [r0, #12]
 8015f58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015f5a:	68f3      	ldr	r3, [r6, #12]
 8015f5c:	b183      	cbz	r3, 8015f80 <_Balloc+0x50>
 8015f5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015f60:	68db      	ldr	r3, [r3, #12]
 8015f62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015f66:	b9b8      	cbnz	r0, 8015f98 <_Balloc+0x68>
 8015f68:	2101      	movs	r1, #1
 8015f6a:	fa01 f605 	lsl.w	r6, r1, r5
 8015f6e:	1d72      	adds	r2, r6, #5
 8015f70:	0092      	lsls	r2, r2, #2
 8015f72:	4620      	mov	r0, r4
 8015f74:	f000 fc9a 	bl	80168ac <_calloc_r>
 8015f78:	b160      	cbz	r0, 8015f94 <_Balloc+0x64>
 8015f7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015f7e:	e00e      	b.n	8015f9e <_Balloc+0x6e>
 8015f80:	2221      	movs	r2, #33	; 0x21
 8015f82:	2104      	movs	r1, #4
 8015f84:	4620      	mov	r0, r4
 8015f86:	f000 fc91 	bl	80168ac <_calloc_r>
 8015f8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015f8c:	60f0      	str	r0, [r6, #12]
 8015f8e:	68db      	ldr	r3, [r3, #12]
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d1e4      	bne.n	8015f5e <_Balloc+0x2e>
 8015f94:	2000      	movs	r0, #0
 8015f96:	bd70      	pop	{r4, r5, r6, pc}
 8015f98:	6802      	ldr	r2, [r0, #0]
 8015f9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015f9e:	2300      	movs	r3, #0
 8015fa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015fa4:	e7f7      	b.n	8015f96 <_Balloc+0x66>
 8015fa6:	bf00      	nop
 8015fa8:	080180a0 	.word	0x080180a0
 8015fac:	080182dc 	.word	0x080182dc

08015fb0 <_Bfree>:
 8015fb0:	b570      	push	{r4, r5, r6, lr}
 8015fb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015fb4:	4605      	mov	r5, r0
 8015fb6:	460c      	mov	r4, r1
 8015fb8:	b976      	cbnz	r6, 8015fd8 <_Bfree+0x28>
 8015fba:	2010      	movs	r0, #16
 8015fbc:	f7ff ff9e 	bl	8015efc <malloc>
 8015fc0:	4602      	mov	r2, r0
 8015fc2:	6268      	str	r0, [r5, #36]	; 0x24
 8015fc4:	b920      	cbnz	r0, 8015fd0 <_Bfree+0x20>
 8015fc6:	4b09      	ldr	r3, [pc, #36]	; (8015fec <_Bfree+0x3c>)
 8015fc8:	4809      	ldr	r0, [pc, #36]	; (8015ff0 <_Bfree+0x40>)
 8015fca:	218a      	movs	r1, #138	; 0x8a
 8015fcc:	f7ff fbf6 	bl	80157bc <__assert_func>
 8015fd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015fd4:	6006      	str	r6, [r0, #0]
 8015fd6:	60c6      	str	r6, [r0, #12]
 8015fd8:	b13c      	cbz	r4, 8015fea <_Bfree+0x3a>
 8015fda:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015fdc:	6862      	ldr	r2, [r4, #4]
 8015fde:	68db      	ldr	r3, [r3, #12]
 8015fe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015fe4:	6021      	str	r1, [r4, #0]
 8015fe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015fea:	bd70      	pop	{r4, r5, r6, pc}
 8015fec:	080180a0 	.word	0x080180a0
 8015ff0:	080182dc 	.word	0x080182dc

08015ff4 <__multadd>:
 8015ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ff8:	690d      	ldr	r5, [r1, #16]
 8015ffa:	4607      	mov	r7, r0
 8015ffc:	460c      	mov	r4, r1
 8015ffe:	461e      	mov	r6, r3
 8016000:	f101 0c14 	add.w	ip, r1, #20
 8016004:	2000      	movs	r0, #0
 8016006:	f8dc 3000 	ldr.w	r3, [ip]
 801600a:	b299      	uxth	r1, r3
 801600c:	fb02 6101 	mla	r1, r2, r1, r6
 8016010:	0c1e      	lsrs	r6, r3, #16
 8016012:	0c0b      	lsrs	r3, r1, #16
 8016014:	fb02 3306 	mla	r3, r2, r6, r3
 8016018:	b289      	uxth	r1, r1
 801601a:	3001      	adds	r0, #1
 801601c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016020:	4285      	cmp	r5, r0
 8016022:	f84c 1b04 	str.w	r1, [ip], #4
 8016026:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801602a:	dcec      	bgt.n	8016006 <__multadd+0x12>
 801602c:	b30e      	cbz	r6, 8016072 <__multadd+0x7e>
 801602e:	68a3      	ldr	r3, [r4, #8]
 8016030:	42ab      	cmp	r3, r5
 8016032:	dc19      	bgt.n	8016068 <__multadd+0x74>
 8016034:	6861      	ldr	r1, [r4, #4]
 8016036:	4638      	mov	r0, r7
 8016038:	3101      	adds	r1, #1
 801603a:	f7ff ff79 	bl	8015f30 <_Balloc>
 801603e:	4680      	mov	r8, r0
 8016040:	b928      	cbnz	r0, 801604e <__multadd+0x5a>
 8016042:	4602      	mov	r2, r0
 8016044:	4b0c      	ldr	r3, [pc, #48]	; (8016078 <__multadd+0x84>)
 8016046:	480d      	ldr	r0, [pc, #52]	; (801607c <__multadd+0x88>)
 8016048:	21b5      	movs	r1, #181	; 0xb5
 801604a:	f7ff fbb7 	bl	80157bc <__assert_func>
 801604e:	6922      	ldr	r2, [r4, #16]
 8016050:	3202      	adds	r2, #2
 8016052:	f104 010c 	add.w	r1, r4, #12
 8016056:	0092      	lsls	r2, r2, #2
 8016058:	300c      	adds	r0, #12
 801605a:	f7fe fcb5 	bl	80149c8 <memcpy>
 801605e:	4621      	mov	r1, r4
 8016060:	4638      	mov	r0, r7
 8016062:	f7ff ffa5 	bl	8015fb0 <_Bfree>
 8016066:	4644      	mov	r4, r8
 8016068:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801606c:	3501      	adds	r5, #1
 801606e:	615e      	str	r6, [r3, #20]
 8016070:	6125      	str	r5, [r4, #16]
 8016072:	4620      	mov	r0, r4
 8016074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016078:	08018251 	.word	0x08018251
 801607c:	080182dc 	.word	0x080182dc

08016080 <__s2b>:
 8016080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016084:	460c      	mov	r4, r1
 8016086:	4615      	mov	r5, r2
 8016088:	461f      	mov	r7, r3
 801608a:	2209      	movs	r2, #9
 801608c:	3308      	adds	r3, #8
 801608e:	4606      	mov	r6, r0
 8016090:	fb93 f3f2 	sdiv	r3, r3, r2
 8016094:	2100      	movs	r1, #0
 8016096:	2201      	movs	r2, #1
 8016098:	429a      	cmp	r2, r3
 801609a:	db09      	blt.n	80160b0 <__s2b+0x30>
 801609c:	4630      	mov	r0, r6
 801609e:	f7ff ff47 	bl	8015f30 <_Balloc>
 80160a2:	b940      	cbnz	r0, 80160b6 <__s2b+0x36>
 80160a4:	4602      	mov	r2, r0
 80160a6:	4b19      	ldr	r3, [pc, #100]	; (801610c <__s2b+0x8c>)
 80160a8:	4819      	ldr	r0, [pc, #100]	; (8016110 <__s2b+0x90>)
 80160aa:	21ce      	movs	r1, #206	; 0xce
 80160ac:	f7ff fb86 	bl	80157bc <__assert_func>
 80160b0:	0052      	lsls	r2, r2, #1
 80160b2:	3101      	adds	r1, #1
 80160b4:	e7f0      	b.n	8016098 <__s2b+0x18>
 80160b6:	9b08      	ldr	r3, [sp, #32]
 80160b8:	6143      	str	r3, [r0, #20]
 80160ba:	2d09      	cmp	r5, #9
 80160bc:	f04f 0301 	mov.w	r3, #1
 80160c0:	6103      	str	r3, [r0, #16]
 80160c2:	dd16      	ble.n	80160f2 <__s2b+0x72>
 80160c4:	f104 0909 	add.w	r9, r4, #9
 80160c8:	46c8      	mov	r8, r9
 80160ca:	442c      	add	r4, r5
 80160cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80160d0:	4601      	mov	r1, r0
 80160d2:	3b30      	subs	r3, #48	; 0x30
 80160d4:	220a      	movs	r2, #10
 80160d6:	4630      	mov	r0, r6
 80160d8:	f7ff ff8c 	bl	8015ff4 <__multadd>
 80160dc:	45a0      	cmp	r8, r4
 80160de:	d1f5      	bne.n	80160cc <__s2b+0x4c>
 80160e0:	f1a5 0408 	sub.w	r4, r5, #8
 80160e4:	444c      	add	r4, r9
 80160e6:	1b2d      	subs	r5, r5, r4
 80160e8:	1963      	adds	r3, r4, r5
 80160ea:	42bb      	cmp	r3, r7
 80160ec:	db04      	blt.n	80160f8 <__s2b+0x78>
 80160ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80160f2:	340a      	adds	r4, #10
 80160f4:	2509      	movs	r5, #9
 80160f6:	e7f6      	b.n	80160e6 <__s2b+0x66>
 80160f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80160fc:	4601      	mov	r1, r0
 80160fe:	3b30      	subs	r3, #48	; 0x30
 8016100:	220a      	movs	r2, #10
 8016102:	4630      	mov	r0, r6
 8016104:	f7ff ff76 	bl	8015ff4 <__multadd>
 8016108:	e7ee      	b.n	80160e8 <__s2b+0x68>
 801610a:	bf00      	nop
 801610c:	08018251 	.word	0x08018251
 8016110:	080182dc 	.word	0x080182dc

08016114 <__hi0bits>:
 8016114:	0c03      	lsrs	r3, r0, #16
 8016116:	041b      	lsls	r3, r3, #16
 8016118:	b9d3      	cbnz	r3, 8016150 <__hi0bits+0x3c>
 801611a:	0400      	lsls	r0, r0, #16
 801611c:	2310      	movs	r3, #16
 801611e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8016122:	bf04      	itt	eq
 8016124:	0200      	lsleq	r0, r0, #8
 8016126:	3308      	addeq	r3, #8
 8016128:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801612c:	bf04      	itt	eq
 801612e:	0100      	lsleq	r0, r0, #4
 8016130:	3304      	addeq	r3, #4
 8016132:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8016136:	bf04      	itt	eq
 8016138:	0080      	lsleq	r0, r0, #2
 801613a:	3302      	addeq	r3, #2
 801613c:	2800      	cmp	r0, #0
 801613e:	db05      	blt.n	801614c <__hi0bits+0x38>
 8016140:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8016144:	f103 0301 	add.w	r3, r3, #1
 8016148:	bf08      	it	eq
 801614a:	2320      	moveq	r3, #32
 801614c:	4618      	mov	r0, r3
 801614e:	4770      	bx	lr
 8016150:	2300      	movs	r3, #0
 8016152:	e7e4      	b.n	801611e <__hi0bits+0xa>

08016154 <__lo0bits>:
 8016154:	6803      	ldr	r3, [r0, #0]
 8016156:	f013 0207 	ands.w	r2, r3, #7
 801615a:	4601      	mov	r1, r0
 801615c:	d00b      	beq.n	8016176 <__lo0bits+0x22>
 801615e:	07da      	lsls	r2, r3, #31
 8016160:	d423      	bmi.n	80161aa <__lo0bits+0x56>
 8016162:	0798      	lsls	r0, r3, #30
 8016164:	bf49      	itett	mi
 8016166:	085b      	lsrmi	r3, r3, #1
 8016168:	089b      	lsrpl	r3, r3, #2
 801616a:	2001      	movmi	r0, #1
 801616c:	600b      	strmi	r3, [r1, #0]
 801616e:	bf5c      	itt	pl
 8016170:	600b      	strpl	r3, [r1, #0]
 8016172:	2002      	movpl	r0, #2
 8016174:	4770      	bx	lr
 8016176:	b298      	uxth	r0, r3
 8016178:	b9a8      	cbnz	r0, 80161a6 <__lo0bits+0x52>
 801617a:	0c1b      	lsrs	r3, r3, #16
 801617c:	2010      	movs	r0, #16
 801617e:	b2da      	uxtb	r2, r3
 8016180:	b90a      	cbnz	r2, 8016186 <__lo0bits+0x32>
 8016182:	3008      	adds	r0, #8
 8016184:	0a1b      	lsrs	r3, r3, #8
 8016186:	071a      	lsls	r2, r3, #28
 8016188:	bf04      	itt	eq
 801618a:	091b      	lsreq	r3, r3, #4
 801618c:	3004      	addeq	r0, #4
 801618e:	079a      	lsls	r2, r3, #30
 8016190:	bf04      	itt	eq
 8016192:	089b      	lsreq	r3, r3, #2
 8016194:	3002      	addeq	r0, #2
 8016196:	07da      	lsls	r2, r3, #31
 8016198:	d403      	bmi.n	80161a2 <__lo0bits+0x4e>
 801619a:	085b      	lsrs	r3, r3, #1
 801619c:	f100 0001 	add.w	r0, r0, #1
 80161a0:	d005      	beq.n	80161ae <__lo0bits+0x5a>
 80161a2:	600b      	str	r3, [r1, #0]
 80161a4:	4770      	bx	lr
 80161a6:	4610      	mov	r0, r2
 80161a8:	e7e9      	b.n	801617e <__lo0bits+0x2a>
 80161aa:	2000      	movs	r0, #0
 80161ac:	4770      	bx	lr
 80161ae:	2020      	movs	r0, #32
 80161b0:	4770      	bx	lr
	...

080161b4 <__i2b>:
 80161b4:	b510      	push	{r4, lr}
 80161b6:	460c      	mov	r4, r1
 80161b8:	2101      	movs	r1, #1
 80161ba:	f7ff feb9 	bl	8015f30 <_Balloc>
 80161be:	4602      	mov	r2, r0
 80161c0:	b928      	cbnz	r0, 80161ce <__i2b+0x1a>
 80161c2:	4b05      	ldr	r3, [pc, #20]	; (80161d8 <__i2b+0x24>)
 80161c4:	4805      	ldr	r0, [pc, #20]	; (80161dc <__i2b+0x28>)
 80161c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80161ca:	f7ff faf7 	bl	80157bc <__assert_func>
 80161ce:	2301      	movs	r3, #1
 80161d0:	6144      	str	r4, [r0, #20]
 80161d2:	6103      	str	r3, [r0, #16]
 80161d4:	bd10      	pop	{r4, pc}
 80161d6:	bf00      	nop
 80161d8:	08018251 	.word	0x08018251
 80161dc:	080182dc 	.word	0x080182dc

080161e0 <__multiply>:
 80161e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161e4:	4691      	mov	r9, r2
 80161e6:	690a      	ldr	r2, [r1, #16]
 80161e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80161ec:	429a      	cmp	r2, r3
 80161ee:	bfb8      	it	lt
 80161f0:	460b      	movlt	r3, r1
 80161f2:	460c      	mov	r4, r1
 80161f4:	bfbc      	itt	lt
 80161f6:	464c      	movlt	r4, r9
 80161f8:	4699      	movlt	r9, r3
 80161fa:	6927      	ldr	r7, [r4, #16]
 80161fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8016200:	68a3      	ldr	r3, [r4, #8]
 8016202:	6861      	ldr	r1, [r4, #4]
 8016204:	eb07 060a 	add.w	r6, r7, sl
 8016208:	42b3      	cmp	r3, r6
 801620a:	b085      	sub	sp, #20
 801620c:	bfb8      	it	lt
 801620e:	3101      	addlt	r1, #1
 8016210:	f7ff fe8e 	bl	8015f30 <_Balloc>
 8016214:	b930      	cbnz	r0, 8016224 <__multiply+0x44>
 8016216:	4602      	mov	r2, r0
 8016218:	4b44      	ldr	r3, [pc, #272]	; (801632c <__multiply+0x14c>)
 801621a:	4845      	ldr	r0, [pc, #276]	; (8016330 <__multiply+0x150>)
 801621c:	f240 115d 	movw	r1, #349	; 0x15d
 8016220:	f7ff facc 	bl	80157bc <__assert_func>
 8016224:	f100 0514 	add.w	r5, r0, #20
 8016228:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801622c:	462b      	mov	r3, r5
 801622e:	2200      	movs	r2, #0
 8016230:	4543      	cmp	r3, r8
 8016232:	d321      	bcc.n	8016278 <__multiply+0x98>
 8016234:	f104 0314 	add.w	r3, r4, #20
 8016238:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801623c:	f109 0314 	add.w	r3, r9, #20
 8016240:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8016244:	9202      	str	r2, [sp, #8]
 8016246:	1b3a      	subs	r2, r7, r4
 8016248:	3a15      	subs	r2, #21
 801624a:	f022 0203 	bic.w	r2, r2, #3
 801624e:	3204      	adds	r2, #4
 8016250:	f104 0115 	add.w	r1, r4, #21
 8016254:	428f      	cmp	r7, r1
 8016256:	bf38      	it	cc
 8016258:	2204      	movcc	r2, #4
 801625a:	9201      	str	r2, [sp, #4]
 801625c:	9a02      	ldr	r2, [sp, #8]
 801625e:	9303      	str	r3, [sp, #12]
 8016260:	429a      	cmp	r2, r3
 8016262:	d80c      	bhi.n	801627e <__multiply+0x9e>
 8016264:	2e00      	cmp	r6, #0
 8016266:	dd03      	ble.n	8016270 <__multiply+0x90>
 8016268:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801626c:	2b00      	cmp	r3, #0
 801626e:	d05a      	beq.n	8016326 <__multiply+0x146>
 8016270:	6106      	str	r6, [r0, #16]
 8016272:	b005      	add	sp, #20
 8016274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016278:	f843 2b04 	str.w	r2, [r3], #4
 801627c:	e7d8      	b.n	8016230 <__multiply+0x50>
 801627e:	f8b3 a000 	ldrh.w	sl, [r3]
 8016282:	f1ba 0f00 	cmp.w	sl, #0
 8016286:	d024      	beq.n	80162d2 <__multiply+0xf2>
 8016288:	f104 0e14 	add.w	lr, r4, #20
 801628c:	46a9      	mov	r9, r5
 801628e:	f04f 0c00 	mov.w	ip, #0
 8016292:	f85e 2b04 	ldr.w	r2, [lr], #4
 8016296:	f8d9 1000 	ldr.w	r1, [r9]
 801629a:	fa1f fb82 	uxth.w	fp, r2
 801629e:	b289      	uxth	r1, r1
 80162a0:	fb0a 110b 	mla	r1, sl, fp, r1
 80162a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80162a8:	f8d9 2000 	ldr.w	r2, [r9]
 80162ac:	4461      	add	r1, ip
 80162ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80162b2:	fb0a c20b 	mla	r2, sl, fp, ip
 80162b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80162ba:	b289      	uxth	r1, r1
 80162bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80162c0:	4577      	cmp	r7, lr
 80162c2:	f849 1b04 	str.w	r1, [r9], #4
 80162c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80162ca:	d8e2      	bhi.n	8016292 <__multiply+0xb2>
 80162cc:	9a01      	ldr	r2, [sp, #4]
 80162ce:	f845 c002 	str.w	ip, [r5, r2]
 80162d2:	9a03      	ldr	r2, [sp, #12]
 80162d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80162d8:	3304      	adds	r3, #4
 80162da:	f1b9 0f00 	cmp.w	r9, #0
 80162de:	d020      	beq.n	8016322 <__multiply+0x142>
 80162e0:	6829      	ldr	r1, [r5, #0]
 80162e2:	f104 0c14 	add.w	ip, r4, #20
 80162e6:	46ae      	mov	lr, r5
 80162e8:	f04f 0a00 	mov.w	sl, #0
 80162ec:	f8bc b000 	ldrh.w	fp, [ip]
 80162f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80162f4:	fb09 220b 	mla	r2, r9, fp, r2
 80162f8:	4492      	add	sl, r2
 80162fa:	b289      	uxth	r1, r1
 80162fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8016300:	f84e 1b04 	str.w	r1, [lr], #4
 8016304:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016308:	f8be 1000 	ldrh.w	r1, [lr]
 801630c:	0c12      	lsrs	r2, r2, #16
 801630e:	fb09 1102 	mla	r1, r9, r2, r1
 8016312:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8016316:	4567      	cmp	r7, ip
 8016318:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801631c:	d8e6      	bhi.n	80162ec <__multiply+0x10c>
 801631e:	9a01      	ldr	r2, [sp, #4]
 8016320:	50a9      	str	r1, [r5, r2]
 8016322:	3504      	adds	r5, #4
 8016324:	e79a      	b.n	801625c <__multiply+0x7c>
 8016326:	3e01      	subs	r6, #1
 8016328:	e79c      	b.n	8016264 <__multiply+0x84>
 801632a:	bf00      	nop
 801632c:	08018251 	.word	0x08018251
 8016330:	080182dc 	.word	0x080182dc

08016334 <__pow5mult>:
 8016334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016338:	4615      	mov	r5, r2
 801633a:	f012 0203 	ands.w	r2, r2, #3
 801633e:	4606      	mov	r6, r0
 8016340:	460f      	mov	r7, r1
 8016342:	d007      	beq.n	8016354 <__pow5mult+0x20>
 8016344:	4c25      	ldr	r4, [pc, #148]	; (80163dc <__pow5mult+0xa8>)
 8016346:	3a01      	subs	r2, #1
 8016348:	2300      	movs	r3, #0
 801634a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801634e:	f7ff fe51 	bl	8015ff4 <__multadd>
 8016352:	4607      	mov	r7, r0
 8016354:	10ad      	asrs	r5, r5, #2
 8016356:	d03d      	beq.n	80163d4 <__pow5mult+0xa0>
 8016358:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801635a:	b97c      	cbnz	r4, 801637c <__pow5mult+0x48>
 801635c:	2010      	movs	r0, #16
 801635e:	f7ff fdcd 	bl	8015efc <malloc>
 8016362:	4602      	mov	r2, r0
 8016364:	6270      	str	r0, [r6, #36]	; 0x24
 8016366:	b928      	cbnz	r0, 8016374 <__pow5mult+0x40>
 8016368:	4b1d      	ldr	r3, [pc, #116]	; (80163e0 <__pow5mult+0xac>)
 801636a:	481e      	ldr	r0, [pc, #120]	; (80163e4 <__pow5mult+0xb0>)
 801636c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8016370:	f7ff fa24 	bl	80157bc <__assert_func>
 8016374:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016378:	6004      	str	r4, [r0, #0]
 801637a:	60c4      	str	r4, [r0, #12]
 801637c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016380:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016384:	b94c      	cbnz	r4, 801639a <__pow5mult+0x66>
 8016386:	f240 2171 	movw	r1, #625	; 0x271
 801638a:	4630      	mov	r0, r6
 801638c:	f7ff ff12 	bl	80161b4 <__i2b>
 8016390:	2300      	movs	r3, #0
 8016392:	f8c8 0008 	str.w	r0, [r8, #8]
 8016396:	4604      	mov	r4, r0
 8016398:	6003      	str	r3, [r0, #0]
 801639a:	f04f 0900 	mov.w	r9, #0
 801639e:	07eb      	lsls	r3, r5, #31
 80163a0:	d50a      	bpl.n	80163b8 <__pow5mult+0x84>
 80163a2:	4639      	mov	r1, r7
 80163a4:	4622      	mov	r2, r4
 80163a6:	4630      	mov	r0, r6
 80163a8:	f7ff ff1a 	bl	80161e0 <__multiply>
 80163ac:	4639      	mov	r1, r7
 80163ae:	4680      	mov	r8, r0
 80163b0:	4630      	mov	r0, r6
 80163b2:	f7ff fdfd 	bl	8015fb0 <_Bfree>
 80163b6:	4647      	mov	r7, r8
 80163b8:	106d      	asrs	r5, r5, #1
 80163ba:	d00b      	beq.n	80163d4 <__pow5mult+0xa0>
 80163bc:	6820      	ldr	r0, [r4, #0]
 80163be:	b938      	cbnz	r0, 80163d0 <__pow5mult+0x9c>
 80163c0:	4622      	mov	r2, r4
 80163c2:	4621      	mov	r1, r4
 80163c4:	4630      	mov	r0, r6
 80163c6:	f7ff ff0b 	bl	80161e0 <__multiply>
 80163ca:	6020      	str	r0, [r4, #0]
 80163cc:	f8c0 9000 	str.w	r9, [r0]
 80163d0:	4604      	mov	r4, r0
 80163d2:	e7e4      	b.n	801639e <__pow5mult+0x6a>
 80163d4:	4638      	mov	r0, r7
 80163d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80163da:	bf00      	nop
 80163dc:	08018428 	.word	0x08018428
 80163e0:	080180a0 	.word	0x080180a0
 80163e4:	080182dc 	.word	0x080182dc

080163e8 <__lshift>:
 80163e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80163ec:	460c      	mov	r4, r1
 80163ee:	6849      	ldr	r1, [r1, #4]
 80163f0:	6923      	ldr	r3, [r4, #16]
 80163f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80163f6:	68a3      	ldr	r3, [r4, #8]
 80163f8:	4607      	mov	r7, r0
 80163fa:	4691      	mov	r9, r2
 80163fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016400:	f108 0601 	add.w	r6, r8, #1
 8016404:	42b3      	cmp	r3, r6
 8016406:	db0b      	blt.n	8016420 <__lshift+0x38>
 8016408:	4638      	mov	r0, r7
 801640a:	f7ff fd91 	bl	8015f30 <_Balloc>
 801640e:	4605      	mov	r5, r0
 8016410:	b948      	cbnz	r0, 8016426 <__lshift+0x3e>
 8016412:	4602      	mov	r2, r0
 8016414:	4b2a      	ldr	r3, [pc, #168]	; (80164c0 <__lshift+0xd8>)
 8016416:	482b      	ldr	r0, [pc, #172]	; (80164c4 <__lshift+0xdc>)
 8016418:	f240 11d9 	movw	r1, #473	; 0x1d9
 801641c:	f7ff f9ce 	bl	80157bc <__assert_func>
 8016420:	3101      	adds	r1, #1
 8016422:	005b      	lsls	r3, r3, #1
 8016424:	e7ee      	b.n	8016404 <__lshift+0x1c>
 8016426:	2300      	movs	r3, #0
 8016428:	f100 0114 	add.w	r1, r0, #20
 801642c:	f100 0210 	add.w	r2, r0, #16
 8016430:	4618      	mov	r0, r3
 8016432:	4553      	cmp	r3, sl
 8016434:	db37      	blt.n	80164a6 <__lshift+0xbe>
 8016436:	6920      	ldr	r0, [r4, #16]
 8016438:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801643c:	f104 0314 	add.w	r3, r4, #20
 8016440:	f019 091f 	ands.w	r9, r9, #31
 8016444:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016448:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801644c:	d02f      	beq.n	80164ae <__lshift+0xc6>
 801644e:	f1c9 0e20 	rsb	lr, r9, #32
 8016452:	468a      	mov	sl, r1
 8016454:	f04f 0c00 	mov.w	ip, #0
 8016458:	681a      	ldr	r2, [r3, #0]
 801645a:	fa02 f209 	lsl.w	r2, r2, r9
 801645e:	ea42 020c 	orr.w	r2, r2, ip
 8016462:	f84a 2b04 	str.w	r2, [sl], #4
 8016466:	f853 2b04 	ldr.w	r2, [r3], #4
 801646a:	4298      	cmp	r0, r3
 801646c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8016470:	d8f2      	bhi.n	8016458 <__lshift+0x70>
 8016472:	1b03      	subs	r3, r0, r4
 8016474:	3b15      	subs	r3, #21
 8016476:	f023 0303 	bic.w	r3, r3, #3
 801647a:	3304      	adds	r3, #4
 801647c:	f104 0215 	add.w	r2, r4, #21
 8016480:	4290      	cmp	r0, r2
 8016482:	bf38      	it	cc
 8016484:	2304      	movcc	r3, #4
 8016486:	f841 c003 	str.w	ip, [r1, r3]
 801648a:	f1bc 0f00 	cmp.w	ip, #0
 801648e:	d001      	beq.n	8016494 <__lshift+0xac>
 8016490:	f108 0602 	add.w	r6, r8, #2
 8016494:	3e01      	subs	r6, #1
 8016496:	4638      	mov	r0, r7
 8016498:	612e      	str	r6, [r5, #16]
 801649a:	4621      	mov	r1, r4
 801649c:	f7ff fd88 	bl	8015fb0 <_Bfree>
 80164a0:	4628      	mov	r0, r5
 80164a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80164a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80164aa:	3301      	adds	r3, #1
 80164ac:	e7c1      	b.n	8016432 <__lshift+0x4a>
 80164ae:	3904      	subs	r1, #4
 80164b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80164b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80164b8:	4298      	cmp	r0, r3
 80164ba:	d8f9      	bhi.n	80164b0 <__lshift+0xc8>
 80164bc:	e7ea      	b.n	8016494 <__lshift+0xac>
 80164be:	bf00      	nop
 80164c0:	08018251 	.word	0x08018251
 80164c4:	080182dc 	.word	0x080182dc

080164c8 <__mcmp>:
 80164c8:	b530      	push	{r4, r5, lr}
 80164ca:	6902      	ldr	r2, [r0, #16]
 80164cc:	690c      	ldr	r4, [r1, #16]
 80164ce:	1b12      	subs	r2, r2, r4
 80164d0:	d10e      	bne.n	80164f0 <__mcmp+0x28>
 80164d2:	f100 0314 	add.w	r3, r0, #20
 80164d6:	3114      	adds	r1, #20
 80164d8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80164dc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80164e0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80164e4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80164e8:	42a5      	cmp	r5, r4
 80164ea:	d003      	beq.n	80164f4 <__mcmp+0x2c>
 80164ec:	d305      	bcc.n	80164fa <__mcmp+0x32>
 80164ee:	2201      	movs	r2, #1
 80164f0:	4610      	mov	r0, r2
 80164f2:	bd30      	pop	{r4, r5, pc}
 80164f4:	4283      	cmp	r3, r0
 80164f6:	d3f3      	bcc.n	80164e0 <__mcmp+0x18>
 80164f8:	e7fa      	b.n	80164f0 <__mcmp+0x28>
 80164fa:	f04f 32ff 	mov.w	r2, #4294967295
 80164fe:	e7f7      	b.n	80164f0 <__mcmp+0x28>

08016500 <__mdiff>:
 8016500:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016504:	460c      	mov	r4, r1
 8016506:	4606      	mov	r6, r0
 8016508:	4611      	mov	r1, r2
 801650a:	4620      	mov	r0, r4
 801650c:	4690      	mov	r8, r2
 801650e:	f7ff ffdb 	bl	80164c8 <__mcmp>
 8016512:	1e05      	subs	r5, r0, #0
 8016514:	d110      	bne.n	8016538 <__mdiff+0x38>
 8016516:	4629      	mov	r1, r5
 8016518:	4630      	mov	r0, r6
 801651a:	f7ff fd09 	bl	8015f30 <_Balloc>
 801651e:	b930      	cbnz	r0, 801652e <__mdiff+0x2e>
 8016520:	4b3a      	ldr	r3, [pc, #232]	; (801660c <__mdiff+0x10c>)
 8016522:	4602      	mov	r2, r0
 8016524:	f240 2132 	movw	r1, #562	; 0x232
 8016528:	4839      	ldr	r0, [pc, #228]	; (8016610 <__mdiff+0x110>)
 801652a:	f7ff f947 	bl	80157bc <__assert_func>
 801652e:	2301      	movs	r3, #1
 8016530:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016534:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016538:	bfa4      	itt	ge
 801653a:	4643      	movge	r3, r8
 801653c:	46a0      	movge	r8, r4
 801653e:	4630      	mov	r0, r6
 8016540:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016544:	bfa6      	itte	ge
 8016546:	461c      	movge	r4, r3
 8016548:	2500      	movge	r5, #0
 801654a:	2501      	movlt	r5, #1
 801654c:	f7ff fcf0 	bl	8015f30 <_Balloc>
 8016550:	b920      	cbnz	r0, 801655c <__mdiff+0x5c>
 8016552:	4b2e      	ldr	r3, [pc, #184]	; (801660c <__mdiff+0x10c>)
 8016554:	4602      	mov	r2, r0
 8016556:	f44f 7110 	mov.w	r1, #576	; 0x240
 801655a:	e7e5      	b.n	8016528 <__mdiff+0x28>
 801655c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016560:	6926      	ldr	r6, [r4, #16]
 8016562:	60c5      	str	r5, [r0, #12]
 8016564:	f104 0914 	add.w	r9, r4, #20
 8016568:	f108 0514 	add.w	r5, r8, #20
 801656c:	f100 0e14 	add.w	lr, r0, #20
 8016570:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8016574:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8016578:	f108 0210 	add.w	r2, r8, #16
 801657c:	46f2      	mov	sl, lr
 801657e:	2100      	movs	r1, #0
 8016580:	f859 3b04 	ldr.w	r3, [r9], #4
 8016584:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8016588:	fa1f f883 	uxth.w	r8, r3
 801658c:	fa11 f18b 	uxtah	r1, r1, fp
 8016590:	0c1b      	lsrs	r3, r3, #16
 8016592:	eba1 0808 	sub.w	r8, r1, r8
 8016596:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801659a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801659e:	fa1f f888 	uxth.w	r8, r8
 80165a2:	1419      	asrs	r1, r3, #16
 80165a4:	454e      	cmp	r6, r9
 80165a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80165aa:	f84a 3b04 	str.w	r3, [sl], #4
 80165ae:	d8e7      	bhi.n	8016580 <__mdiff+0x80>
 80165b0:	1b33      	subs	r3, r6, r4
 80165b2:	3b15      	subs	r3, #21
 80165b4:	f023 0303 	bic.w	r3, r3, #3
 80165b8:	3304      	adds	r3, #4
 80165ba:	3415      	adds	r4, #21
 80165bc:	42a6      	cmp	r6, r4
 80165be:	bf38      	it	cc
 80165c0:	2304      	movcc	r3, #4
 80165c2:	441d      	add	r5, r3
 80165c4:	4473      	add	r3, lr
 80165c6:	469e      	mov	lr, r3
 80165c8:	462e      	mov	r6, r5
 80165ca:	4566      	cmp	r6, ip
 80165cc:	d30e      	bcc.n	80165ec <__mdiff+0xec>
 80165ce:	f10c 0203 	add.w	r2, ip, #3
 80165d2:	1b52      	subs	r2, r2, r5
 80165d4:	f022 0203 	bic.w	r2, r2, #3
 80165d8:	3d03      	subs	r5, #3
 80165da:	45ac      	cmp	ip, r5
 80165dc:	bf38      	it	cc
 80165de:	2200      	movcc	r2, #0
 80165e0:	441a      	add	r2, r3
 80165e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80165e6:	b17b      	cbz	r3, 8016608 <__mdiff+0x108>
 80165e8:	6107      	str	r7, [r0, #16]
 80165ea:	e7a3      	b.n	8016534 <__mdiff+0x34>
 80165ec:	f856 8b04 	ldr.w	r8, [r6], #4
 80165f0:	fa11 f288 	uxtah	r2, r1, r8
 80165f4:	1414      	asrs	r4, r2, #16
 80165f6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80165fa:	b292      	uxth	r2, r2
 80165fc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8016600:	f84e 2b04 	str.w	r2, [lr], #4
 8016604:	1421      	asrs	r1, r4, #16
 8016606:	e7e0      	b.n	80165ca <__mdiff+0xca>
 8016608:	3f01      	subs	r7, #1
 801660a:	e7ea      	b.n	80165e2 <__mdiff+0xe2>
 801660c:	08018251 	.word	0x08018251
 8016610:	080182dc 	.word	0x080182dc

08016614 <__ulp>:
 8016614:	b082      	sub	sp, #8
 8016616:	ed8d 0b00 	vstr	d0, [sp]
 801661a:	9b01      	ldr	r3, [sp, #4]
 801661c:	4912      	ldr	r1, [pc, #72]	; (8016668 <__ulp+0x54>)
 801661e:	4019      	ands	r1, r3
 8016620:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8016624:	2900      	cmp	r1, #0
 8016626:	dd05      	ble.n	8016634 <__ulp+0x20>
 8016628:	2200      	movs	r2, #0
 801662a:	460b      	mov	r3, r1
 801662c:	ec43 2b10 	vmov	d0, r2, r3
 8016630:	b002      	add	sp, #8
 8016632:	4770      	bx	lr
 8016634:	4249      	negs	r1, r1
 8016636:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801663a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801663e:	f04f 0200 	mov.w	r2, #0
 8016642:	f04f 0300 	mov.w	r3, #0
 8016646:	da04      	bge.n	8016652 <__ulp+0x3e>
 8016648:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801664c:	fa41 f300 	asr.w	r3, r1, r0
 8016650:	e7ec      	b.n	801662c <__ulp+0x18>
 8016652:	f1a0 0114 	sub.w	r1, r0, #20
 8016656:	291e      	cmp	r1, #30
 8016658:	bfda      	itte	le
 801665a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801665e:	fa20 f101 	lsrle.w	r1, r0, r1
 8016662:	2101      	movgt	r1, #1
 8016664:	460a      	mov	r2, r1
 8016666:	e7e1      	b.n	801662c <__ulp+0x18>
 8016668:	7ff00000 	.word	0x7ff00000

0801666c <__b2d>:
 801666c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801666e:	6905      	ldr	r5, [r0, #16]
 8016670:	f100 0714 	add.w	r7, r0, #20
 8016674:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016678:	1f2e      	subs	r6, r5, #4
 801667a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801667e:	4620      	mov	r0, r4
 8016680:	f7ff fd48 	bl	8016114 <__hi0bits>
 8016684:	f1c0 0320 	rsb	r3, r0, #32
 8016688:	280a      	cmp	r0, #10
 801668a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8016708 <__b2d+0x9c>
 801668e:	600b      	str	r3, [r1, #0]
 8016690:	dc14      	bgt.n	80166bc <__b2d+0x50>
 8016692:	f1c0 0e0b 	rsb	lr, r0, #11
 8016696:	fa24 f10e 	lsr.w	r1, r4, lr
 801669a:	42b7      	cmp	r7, r6
 801669c:	ea41 030c 	orr.w	r3, r1, ip
 80166a0:	bf34      	ite	cc
 80166a2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80166a6:	2100      	movcs	r1, #0
 80166a8:	3015      	adds	r0, #21
 80166aa:	fa04 f000 	lsl.w	r0, r4, r0
 80166ae:	fa21 f10e 	lsr.w	r1, r1, lr
 80166b2:	ea40 0201 	orr.w	r2, r0, r1
 80166b6:	ec43 2b10 	vmov	d0, r2, r3
 80166ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80166bc:	42b7      	cmp	r7, r6
 80166be:	bf3a      	itte	cc
 80166c0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80166c4:	f1a5 0608 	subcc.w	r6, r5, #8
 80166c8:	2100      	movcs	r1, #0
 80166ca:	380b      	subs	r0, #11
 80166cc:	d017      	beq.n	80166fe <__b2d+0x92>
 80166ce:	f1c0 0c20 	rsb	ip, r0, #32
 80166d2:	fa04 f500 	lsl.w	r5, r4, r0
 80166d6:	42be      	cmp	r6, r7
 80166d8:	fa21 f40c 	lsr.w	r4, r1, ip
 80166dc:	ea45 0504 	orr.w	r5, r5, r4
 80166e0:	bf8c      	ite	hi
 80166e2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80166e6:	2400      	movls	r4, #0
 80166e8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80166ec:	fa01 f000 	lsl.w	r0, r1, r0
 80166f0:	fa24 f40c 	lsr.w	r4, r4, ip
 80166f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80166f8:	ea40 0204 	orr.w	r2, r0, r4
 80166fc:	e7db      	b.n	80166b6 <__b2d+0x4a>
 80166fe:	ea44 030c 	orr.w	r3, r4, ip
 8016702:	460a      	mov	r2, r1
 8016704:	e7d7      	b.n	80166b6 <__b2d+0x4a>
 8016706:	bf00      	nop
 8016708:	3ff00000 	.word	0x3ff00000

0801670c <__d2b>:
 801670c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016710:	4689      	mov	r9, r1
 8016712:	2101      	movs	r1, #1
 8016714:	ec57 6b10 	vmov	r6, r7, d0
 8016718:	4690      	mov	r8, r2
 801671a:	f7ff fc09 	bl	8015f30 <_Balloc>
 801671e:	4604      	mov	r4, r0
 8016720:	b930      	cbnz	r0, 8016730 <__d2b+0x24>
 8016722:	4602      	mov	r2, r0
 8016724:	4b25      	ldr	r3, [pc, #148]	; (80167bc <__d2b+0xb0>)
 8016726:	4826      	ldr	r0, [pc, #152]	; (80167c0 <__d2b+0xb4>)
 8016728:	f240 310a 	movw	r1, #778	; 0x30a
 801672c:	f7ff f846 	bl	80157bc <__assert_func>
 8016730:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8016734:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8016738:	bb35      	cbnz	r5, 8016788 <__d2b+0x7c>
 801673a:	2e00      	cmp	r6, #0
 801673c:	9301      	str	r3, [sp, #4]
 801673e:	d028      	beq.n	8016792 <__d2b+0x86>
 8016740:	4668      	mov	r0, sp
 8016742:	9600      	str	r6, [sp, #0]
 8016744:	f7ff fd06 	bl	8016154 <__lo0bits>
 8016748:	9900      	ldr	r1, [sp, #0]
 801674a:	b300      	cbz	r0, 801678e <__d2b+0x82>
 801674c:	9a01      	ldr	r2, [sp, #4]
 801674e:	f1c0 0320 	rsb	r3, r0, #32
 8016752:	fa02 f303 	lsl.w	r3, r2, r3
 8016756:	430b      	orrs	r3, r1
 8016758:	40c2      	lsrs	r2, r0
 801675a:	6163      	str	r3, [r4, #20]
 801675c:	9201      	str	r2, [sp, #4]
 801675e:	9b01      	ldr	r3, [sp, #4]
 8016760:	61a3      	str	r3, [r4, #24]
 8016762:	2b00      	cmp	r3, #0
 8016764:	bf14      	ite	ne
 8016766:	2202      	movne	r2, #2
 8016768:	2201      	moveq	r2, #1
 801676a:	6122      	str	r2, [r4, #16]
 801676c:	b1d5      	cbz	r5, 80167a4 <__d2b+0x98>
 801676e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8016772:	4405      	add	r5, r0
 8016774:	f8c9 5000 	str.w	r5, [r9]
 8016778:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801677c:	f8c8 0000 	str.w	r0, [r8]
 8016780:	4620      	mov	r0, r4
 8016782:	b003      	add	sp, #12
 8016784:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016788:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801678c:	e7d5      	b.n	801673a <__d2b+0x2e>
 801678e:	6161      	str	r1, [r4, #20]
 8016790:	e7e5      	b.n	801675e <__d2b+0x52>
 8016792:	a801      	add	r0, sp, #4
 8016794:	f7ff fcde 	bl	8016154 <__lo0bits>
 8016798:	9b01      	ldr	r3, [sp, #4]
 801679a:	6163      	str	r3, [r4, #20]
 801679c:	2201      	movs	r2, #1
 801679e:	6122      	str	r2, [r4, #16]
 80167a0:	3020      	adds	r0, #32
 80167a2:	e7e3      	b.n	801676c <__d2b+0x60>
 80167a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80167a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80167ac:	f8c9 0000 	str.w	r0, [r9]
 80167b0:	6918      	ldr	r0, [r3, #16]
 80167b2:	f7ff fcaf 	bl	8016114 <__hi0bits>
 80167b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80167ba:	e7df      	b.n	801677c <__d2b+0x70>
 80167bc:	08018251 	.word	0x08018251
 80167c0:	080182dc 	.word	0x080182dc

080167c4 <__ratio>:
 80167c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167c8:	4688      	mov	r8, r1
 80167ca:	4669      	mov	r1, sp
 80167cc:	4681      	mov	r9, r0
 80167ce:	f7ff ff4d 	bl	801666c <__b2d>
 80167d2:	a901      	add	r1, sp, #4
 80167d4:	4640      	mov	r0, r8
 80167d6:	ec55 4b10 	vmov	r4, r5, d0
 80167da:	ee10 aa10 	vmov	sl, s0
 80167de:	f7ff ff45 	bl	801666c <__b2d>
 80167e2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80167e6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80167ea:	1a59      	subs	r1, r3, r1
 80167ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80167f0:	1ad3      	subs	r3, r2, r3
 80167f2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80167f6:	ec57 6b10 	vmov	r6, r7, d0
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	bfd6      	itet	le
 80167fe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016802:	462a      	movgt	r2, r5
 8016804:	463a      	movle	r2, r7
 8016806:	46ab      	mov	fp, r5
 8016808:	bfd6      	itet	le
 801680a:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801680e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8016812:	ee00 3a90 	vmovle	s1, r3
 8016816:	ec4b ab17 	vmov	d7, sl, fp
 801681a:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801681e:	b003      	add	sp, #12
 8016820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016824 <__copybits>:
 8016824:	3901      	subs	r1, #1
 8016826:	b570      	push	{r4, r5, r6, lr}
 8016828:	1149      	asrs	r1, r1, #5
 801682a:	6914      	ldr	r4, [r2, #16]
 801682c:	3101      	adds	r1, #1
 801682e:	f102 0314 	add.w	r3, r2, #20
 8016832:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016836:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801683a:	1f05      	subs	r5, r0, #4
 801683c:	42a3      	cmp	r3, r4
 801683e:	d30c      	bcc.n	801685a <__copybits+0x36>
 8016840:	1aa3      	subs	r3, r4, r2
 8016842:	3b11      	subs	r3, #17
 8016844:	f023 0303 	bic.w	r3, r3, #3
 8016848:	3211      	adds	r2, #17
 801684a:	42a2      	cmp	r2, r4
 801684c:	bf88      	it	hi
 801684e:	2300      	movhi	r3, #0
 8016850:	4418      	add	r0, r3
 8016852:	2300      	movs	r3, #0
 8016854:	4288      	cmp	r0, r1
 8016856:	d305      	bcc.n	8016864 <__copybits+0x40>
 8016858:	bd70      	pop	{r4, r5, r6, pc}
 801685a:	f853 6b04 	ldr.w	r6, [r3], #4
 801685e:	f845 6f04 	str.w	r6, [r5, #4]!
 8016862:	e7eb      	b.n	801683c <__copybits+0x18>
 8016864:	f840 3b04 	str.w	r3, [r0], #4
 8016868:	e7f4      	b.n	8016854 <__copybits+0x30>

0801686a <__any_on>:
 801686a:	f100 0214 	add.w	r2, r0, #20
 801686e:	6900      	ldr	r0, [r0, #16]
 8016870:	114b      	asrs	r3, r1, #5
 8016872:	4298      	cmp	r0, r3
 8016874:	b510      	push	{r4, lr}
 8016876:	db11      	blt.n	801689c <__any_on+0x32>
 8016878:	dd0a      	ble.n	8016890 <__any_on+0x26>
 801687a:	f011 011f 	ands.w	r1, r1, #31
 801687e:	d007      	beq.n	8016890 <__any_on+0x26>
 8016880:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016884:	fa24 f001 	lsr.w	r0, r4, r1
 8016888:	fa00 f101 	lsl.w	r1, r0, r1
 801688c:	428c      	cmp	r4, r1
 801688e:	d10b      	bne.n	80168a8 <__any_on+0x3e>
 8016890:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016894:	4293      	cmp	r3, r2
 8016896:	d803      	bhi.n	80168a0 <__any_on+0x36>
 8016898:	2000      	movs	r0, #0
 801689a:	bd10      	pop	{r4, pc}
 801689c:	4603      	mov	r3, r0
 801689e:	e7f7      	b.n	8016890 <__any_on+0x26>
 80168a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80168a4:	2900      	cmp	r1, #0
 80168a6:	d0f5      	beq.n	8016894 <__any_on+0x2a>
 80168a8:	2001      	movs	r0, #1
 80168aa:	e7f6      	b.n	801689a <__any_on+0x30>

080168ac <_calloc_r>:
 80168ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80168ae:	fba1 2402 	umull	r2, r4, r1, r2
 80168b2:	b94c      	cbnz	r4, 80168c8 <_calloc_r+0x1c>
 80168b4:	4611      	mov	r1, r2
 80168b6:	9201      	str	r2, [sp, #4]
 80168b8:	f000 f87a 	bl	80169b0 <_malloc_r>
 80168bc:	9a01      	ldr	r2, [sp, #4]
 80168be:	4605      	mov	r5, r0
 80168c0:	b930      	cbnz	r0, 80168d0 <_calloc_r+0x24>
 80168c2:	4628      	mov	r0, r5
 80168c4:	b003      	add	sp, #12
 80168c6:	bd30      	pop	{r4, r5, pc}
 80168c8:	220c      	movs	r2, #12
 80168ca:	6002      	str	r2, [r0, #0]
 80168cc:	2500      	movs	r5, #0
 80168ce:	e7f8      	b.n	80168c2 <_calloc_r+0x16>
 80168d0:	4621      	mov	r1, r4
 80168d2:	f7fe f887 	bl	80149e4 <memset>
 80168d6:	e7f4      	b.n	80168c2 <_calloc_r+0x16>

080168d8 <_free_r>:
 80168d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80168da:	2900      	cmp	r1, #0
 80168dc:	d044      	beq.n	8016968 <_free_r+0x90>
 80168de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80168e2:	9001      	str	r0, [sp, #4]
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	f1a1 0404 	sub.w	r4, r1, #4
 80168ea:	bfb8      	it	lt
 80168ec:	18e4      	addlt	r4, r4, r3
 80168ee:	f001 f85b 	bl	80179a8 <__malloc_lock>
 80168f2:	4a1e      	ldr	r2, [pc, #120]	; (801696c <_free_r+0x94>)
 80168f4:	9801      	ldr	r0, [sp, #4]
 80168f6:	6813      	ldr	r3, [r2, #0]
 80168f8:	b933      	cbnz	r3, 8016908 <_free_r+0x30>
 80168fa:	6063      	str	r3, [r4, #4]
 80168fc:	6014      	str	r4, [r2, #0]
 80168fe:	b003      	add	sp, #12
 8016900:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016904:	f001 b856 	b.w	80179b4 <__malloc_unlock>
 8016908:	42a3      	cmp	r3, r4
 801690a:	d908      	bls.n	801691e <_free_r+0x46>
 801690c:	6825      	ldr	r5, [r4, #0]
 801690e:	1961      	adds	r1, r4, r5
 8016910:	428b      	cmp	r3, r1
 8016912:	bf01      	itttt	eq
 8016914:	6819      	ldreq	r1, [r3, #0]
 8016916:	685b      	ldreq	r3, [r3, #4]
 8016918:	1949      	addeq	r1, r1, r5
 801691a:	6021      	streq	r1, [r4, #0]
 801691c:	e7ed      	b.n	80168fa <_free_r+0x22>
 801691e:	461a      	mov	r2, r3
 8016920:	685b      	ldr	r3, [r3, #4]
 8016922:	b10b      	cbz	r3, 8016928 <_free_r+0x50>
 8016924:	42a3      	cmp	r3, r4
 8016926:	d9fa      	bls.n	801691e <_free_r+0x46>
 8016928:	6811      	ldr	r1, [r2, #0]
 801692a:	1855      	adds	r5, r2, r1
 801692c:	42a5      	cmp	r5, r4
 801692e:	d10b      	bne.n	8016948 <_free_r+0x70>
 8016930:	6824      	ldr	r4, [r4, #0]
 8016932:	4421      	add	r1, r4
 8016934:	1854      	adds	r4, r2, r1
 8016936:	42a3      	cmp	r3, r4
 8016938:	6011      	str	r1, [r2, #0]
 801693a:	d1e0      	bne.n	80168fe <_free_r+0x26>
 801693c:	681c      	ldr	r4, [r3, #0]
 801693e:	685b      	ldr	r3, [r3, #4]
 8016940:	6053      	str	r3, [r2, #4]
 8016942:	4421      	add	r1, r4
 8016944:	6011      	str	r1, [r2, #0]
 8016946:	e7da      	b.n	80168fe <_free_r+0x26>
 8016948:	d902      	bls.n	8016950 <_free_r+0x78>
 801694a:	230c      	movs	r3, #12
 801694c:	6003      	str	r3, [r0, #0]
 801694e:	e7d6      	b.n	80168fe <_free_r+0x26>
 8016950:	6825      	ldr	r5, [r4, #0]
 8016952:	1961      	adds	r1, r4, r5
 8016954:	428b      	cmp	r3, r1
 8016956:	bf04      	itt	eq
 8016958:	6819      	ldreq	r1, [r3, #0]
 801695a:	685b      	ldreq	r3, [r3, #4]
 801695c:	6063      	str	r3, [r4, #4]
 801695e:	bf04      	itt	eq
 8016960:	1949      	addeq	r1, r1, r5
 8016962:	6021      	streq	r1, [r4, #0]
 8016964:	6054      	str	r4, [r2, #4]
 8016966:	e7ca      	b.n	80168fe <_free_r+0x26>
 8016968:	b003      	add	sp, #12
 801696a:	bd30      	pop	{r4, r5, pc}
 801696c:	24008e24 	.word	0x24008e24

08016970 <sbrk_aligned>:
 8016970:	b570      	push	{r4, r5, r6, lr}
 8016972:	4e0e      	ldr	r6, [pc, #56]	; (80169ac <sbrk_aligned+0x3c>)
 8016974:	460c      	mov	r4, r1
 8016976:	6831      	ldr	r1, [r6, #0]
 8016978:	4605      	mov	r5, r0
 801697a:	b911      	cbnz	r1, 8016982 <sbrk_aligned+0x12>
 801697c:	f000 fce0 	bl	8017340 <_sbrk_r>
 8016980:	6030      	str	r0, [r6, #0]
 8016982:	4621      	mov	r1, r4
 8016984:	4628      	mov	r0, r5
 8016986:	f000 fcdb 	bl	8017340 <_sbrk_r>
 801698a:	1c43      	adds	r3, r0, #1
 801698c:	d00a      	beq.n	80169a4 <sbrk_aligned+0x34>
 801698e:	1cc4      	adds	r4, r0, #3
 8016990:	f024 0403 	bic.w	r4, r4, #3
 8016994:	42a0      	cmp	r0, r4
 8016996:	d007      	beq.n	80169a8 <sbrk_aligned+0x38>
 8016998:	1a21      	subs	r1, r4, r0
 801699a:	4628      	mov	r0, r5
 801699c:	f000 fcd0 	bl	8017340 <_sbrk_r>
 80169a0:	3001      	adds	r0, #1
 80169a2:	d101      	bne.n	80169a8 <sbrk_aligned+0x38>
 80169a4:	f04f 34ff 	mov.w	r4, #4294967295
 80169a8:	4620      	mov	r0, r4
 80169aa:	bd70      	pop	{r4, r5, r6, pc}
 80169ac:	24008e28 	.word	0x24008e28

080169b0 <_malloc_r>:
 80169b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169b4:	1ccd      	adds	r5, r1, #3
 80169b6:	f025 0503 	bic.w	r5, r5, #3
 80169ba:	3508      	adds	r5, #8
 80169bc:	2d0c      	cmp	r5, #12
 80169be:	bf38      	it	cc
 80169c0:	250c      	movcc	r5, #12
 80169c2:	2d00      	cmp	r5, #0
 80169c4:	4607      	mov	r7, r0
 80169c6:	db01      	blt.n	80169cc <_malloc_r+0x1c>
 80169c8:	42a9      	cmp	r1, r5
 80169ca:	d905      	bls.n	80169d8 <_malloc_r+0x28>
 80169cc:	230c      	movs	r3, #12
 80169ce:	603b      	str	r3, [r7, #0]
 80169d0:	2600      	movs	r6, #0
 80169d2:	4630      	mov	r0, r6
 80169d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169d8:	4e2e      	ldr	r6, [pc, #184]	; (8016a94 <_malloc_r+0xe4>)
 80169da:	f000 ffe5 	bl	80179a8 <__malloc_lock>
 80169de:	6833      	ldr	r3, [r6, #0]
 80169e0:	461c      	mov	r4, r3
 80169e2:	bb34      	cbnz	r4, 8016a32 <_malloc_r+0x82>
 80169e4:	4629      	mov	r1, r5
 80169e6:	4638      	mov	r0, r7
 80169e8:	f7ff ffc2 	bl	8016970 <sbrk_aligned>
 80169ec:	1c43      	adds	r3, r0, #1
 80169ee:	4604      	mov	r4, r0
 80169f0:	d14d      	bne.n	8016a8e <_malloc_r+0xde>
 80169f2:	6834      	ldr	r4, [r6, #0]
 80169f4:	4626      	mov	r6, r4
 80169f6:	2e00      	cmp	r6, #0
 80169f8:	d140      	bne.n	8016a7c <_malloc_r+0xcc>
 80169fa:	6823      	ldr	r3, [r4, #0]
 80169fc:	4631      	mov	r1, r6
 80169fe:	4638      	mov	r0, r7
 8016a00:	eb04 0803 	add.w	r8, r4, r3
 8016a04:	f000 fc9c 	bl	8017340 <_sbrk_r>
 8016a08:	4580      	cmp	r8, r0
 8016a0a:	d13a      	bne.n	8016a82 <_malloc_r+0xd2>
 8016a0c:	6821      	ldr	r1, [r4, #0]
 8016a0e:	3503      	adds	r5, #3
 8016a10:	1a6d      	subs	r5, r5, r1
 8016a12:	f025 0503 	bic.w	r5, r5, #3
 8016a16:	3508      	adds	r5, #8
 8016a18:	2d0c      	cmp	r5, #12
 8016a1a:	bf38      	it	cc
 8016a1c:	250c      	movcc	r5, #12
 8016a1e:	4629      	mov	r1, r5
 8016a20:	4638      	mov	r0, r7
 8016a22:	f7ff ffa5 	bl	8016970 <sbrk_aligned>
 8016a26:	3001      	adds	r0, #1
 8016a28:	d02b      	beq.n	8016a82 <_malloc_r+0xd2>
 8016a2a:	6823      	ldr	r3, [r4, #0]
 8016a2c:	442b      	add	r3, r5
 8016a2e:	6023      	str	r3, [r4, #0]
 8016a30:	e00e      	b.n	8016a50 <_malloc_r+0xa0>
 8016a32:	6822      	ldr	r2, [r4, #0]
 8016a34:	1b52      	subs	r2, r2, r5
 8016a36:	d41e      	bmi.n	8016a76 <_malloc_r+0xc6>
 8016a38:	2a0b      	cmp	r2, #11
 8016a3a:	d916      	bls.n	8016a6a <_malloc_r+0xba>
 8016a3c:	1961      	adds	r1, r4, r5
 8016a3e:	42a3      	cmp	r3, r4
 8016a40:	6025      	str	r5, [r4, #0]
 8016a42:	bf18      	it	ne
 8016a44:	6059      	strne	r1, [r3, #4]
 8016a46:	6863      	ldr	r3, [r4, #4]
 8016a48:	bf08      	it	eq
 8016a4a:	6031      	streq	r1, [r6, #0]
 8016a4c:	5162      	str	r2, [r4, r5]
 8016a4e:	604b      	str	r3, [r1, #4]
 8016a50:	4638      	mov	r0, r7
 8016a52:	f104 060b 	add.w	r6, r4, #11
 8016a56:	f000 ffad 	bl	80179b4 <__malloc_unlock>
 8016a5a:	f026 0607 	bic.w	r6, r6, #7
 8016a5e:	1d23      	adds	r3, r4, #4
 8016a60:	1af2      	subs	r2, r6, r3
 8016a62:	d0b6      	beq.n	80169d2 <_malloc_r+0x22>
 8016a64:	1b9b      	subs	r3, r3, r6
 8016a66:	50a3      	str	r3, [r4, r2]
 8016a68:	e7b3      	b.n	80169d2 <_malloc_r+0x22>
 8016a6a:	6862      	ldr	r2, [r4, #4]
 8016a6c:	42a3      	cmp	r3, r4
 8016a6e:	bf0c      	ite	eq
 8016a70:	6032      	streq	r2, [r6, #0]
 8016a72:	605a      	strne	r2, [r3, #4]
 8016a74:	e7ec      	b.n	8016a50 <_malloc_r+0xa0>
 8016a76:	4623      	mov	r3, r4
 8016a78:	6864      	ldr	r4, [r4, #4]
 8016a7a:	e7b2      	b.n	80169e2 <_malloc_r+0x32>
 8016a7c:	4634      	mov	r4, r6
 8016a7e:	6876      	ldr	r6, [r6, #4]
 8016a80:	e7b9      	b.n	80169f6 <_malloc_r+0x46>
 8016a82:	230c      	movs	r3, #12
 8016a84:	603b      	str	r3, [r7, #0]
 8016a86:	4638      	mov	r0, r7
 8016a88:	f000 ff94 	bl	80179b4 <__malloc_unlock>
 8016a8c:	e7a1      	b.n	80169d2 <_malloc_r+0x22>
 8016a8e:	6025      	str	r5, [r4, #0]
 8016a90:	e7de      	b.n	8016a50 <_malloc_r+0xa0>
 8016a92:	bf00      	nop
 8016a94:	24008e24 	.word	0x24008e24

08016a98 <__ssputs_r>:
 8016a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016a9c:	688e      	ldr	r6, [r1, #8]
 8016a9e:	429e      	cmp	r6, r3
 8016aa0:	4682      	mov	sl, r0
 8016aa2:	460c      	mov	r4, r1
 8016aa4:	4690      	mov	r8, r2
 8016aa6:	461f      	mov	r7, r3
 8016aa8:	d838      	bhi.n	8016b1c <__ssputs_r+0x84>
 8016aaa:	898a      	ldrh	r2, [r1, #12]
 8016aac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016ab0:	d032      	beq.n	8016b18 <__ssputs_r+0x80>
 8016ab2:	6825      	ldr	r5, [r4, #0]
 8016ab4:	6909      	ldr	r1, [r1, #16]
 8016ab6:	eba5 0901 	sub.w	r9, r5, r1
 8016aba:	6965      	ldr	r5, [r4, #20]
 8016abc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016ac0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016ac4:	3301      	adds	r3, #1
 8016ac6:	444b      	add	r3, r9
 8016ac8:	106d      	asrs	r5, r5, #1
 8016aca:	429d      	cmp	r5, r3
 8016acc:	bf38      	it	cc
 8016ace:	461d      	movcc	r5, r3
 8016ad0:	0553      	lsls	r3, r2, #21
 8016ad2:	d531      	bpl.n	8016b38 <__ssputs_r+0xa0>
 8016ad4:	4629      	mov	r1, r5
 8016ad6:	f7ff ff6b 	bl	80169b0 <_malloc_r>
 8016ada:	4606      	mov	r6, r0
 8016adc:	b950      	cbnz	r0, 8016af4 <__ssputs_r+0x5c>
 8016ade:	230c      	movs	r3, #12
 8016ae0:	f8ca 3000 	str.w	r3, [sl]
 8016ae4:	89a3      	ldrh	r3, [r4, #12]
 8016ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016aea:	81a3      	strh	r3, [r4, #12]
 8016aec:	f04f 30ff 	mov.w	r0, #4294967295
 8016af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016af4:	6921      	ldr	r1, [r4, #16]
 8016af6:	464a      	mov	r2, r9
 8016af8:	f7fd ff66 	bl	80149c8 <memcpy>
 8016afc:	89a3      	ldrh	r3, [r4, #12]
 8016afe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016b02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016b06:	81a3      	strh	r3, [r4, #12]
 8016b08:	6126      	str	r6, [r4, #16]
 8016b0a:	6165      	str	r5, [r4, #20]
 8016b0c:	444e      	add	r6, r9
 8016b0e:	eba5 0509 	sub.w	r5, r5, r9
 8016b12:	6026      	str	r6, [r4, #0]
 8016b14:	60a5      	str	r5, [r4, #8]
 8016b16:	463e      	mov	r6, r7
 8016b18:	42be      	cmp	r6, r7
 8016b1a:	d900      	bls.n	8016b1e <__ssputs_r+0x86>
 8016b1c:	463e      	mov	r6, r7
 8016b1e:	6820      	ldr	r0, [r4, #0]
 8016b20:	4632      	mov	r2, r6
 8016b22:	4641      	mov	r1, r8
 8016b24:	f000 ff26 	bl	8017974 <memmove>
 8016b28:	68a3      	ldr	r3, [r4, #8]
 8016b2a:	1b9b      	subs	r3, r3, r6
 8016b2c:	60a3      	str	r3, [r4, #8]
 8016b2e:	6823      	ldr	r3, [r4, #0]
 8016b30:	4433      	add	r3, r6
 8016b32:	6023      	str	r3, [r4, #0]
 8016b34:	2000      	movs	r0, #0
 8016b36:	e7db      	b.n	8016af0 <__ssputs_r+0x58>
 8016b38:	462a      	mov	r2, r5
 8016b3a:	f000 ff41 	bl	80179c0 <_realloc_r>
 8016b3e:	4606      	mov	r6, r0
 8016b40:	2800      	cmp	r0, #0
 8016b42:	d1e1      	bne.n	8016b08 <__ssputs_r+0x70>
 8016b44:	6921      	ldr	r1, [r4, #16]
 8016b46:	4650      	mov	r0, sl
 8016b48:	f7ff fec6 	bl	80168d8 <_free_r>
 8016b4c:	e7c7      	b.n	8016ade <__ssputs_r+0x46>
	...

08016b50 <_svfiprintf_r>:
 8016b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b54:	4698      	mov	r8, r3
 8016b56:	898b      	ldrh	r3, [r1, #12]
 8016b58:	061b      	lsls	r3, r3, #24
 8016b5a:	b09d      	sub	sp, #116	; 0x74
 8016b5c:	4607      	mov	r7, r0
 8016b5e:	460d      	mov	r5, r1
 8016b60:	4614      	mov	r4, r2
 8016b62:	d50e      	bpl.n	8016b82 <_svfiprintf_r+0x32>
 8016b64:	690b      	ldr	r3, [r1, #16]
 8016b66:	b963      	cbnz	r3, 8016b82 <_svfiprintf_r+0x32>
 8016b68:	2140      	movs	r1, #64	; 0x40
 8016b6a:	f7ff ff21 	bl	80169b0 <_malloc_r>
 8016b6e:	6028      	str	r0, [r5, #0]
 8016b70:	6128      	str	r0, [r5, #16]
 8016b72:	b920      	cbnz	r0, 8016b7e <_svfiprintf_r+0x2e>
 8016b74:	230c      	movs	r3, #12
 8016b76:	603b      	str	r3, [r7, #0]
 8016b78:	f04f 30ff 	mov.w	r0, #4294967295
 8016b7c:	e0d1      	b.n	8016d22 <_svfiprintf_r+0x1d2>
 8016b7e:	2340      	movs	r3, #64	; 0x40
 8016b80:	616b      	str	r3, [r5, #20]
 8016b82:	2300      	movs	r3, #0
 8016b84:	9309      	str	r3, [sp, #36]	; 0x24
 8016b86:	2320      	movs	r3, #32
 8016b88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016b8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8016b90:	2330      	movs	r3, #48	; 0x30
 8016b92:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8016d3c <_svfiprintf_r+0x1ec>
 8016b96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016b9a:	f04f 0901 	mov.w	r9, #1
 8016b9e:	4623      	mov	r3, r4
 8016ba0:	469a      	mov	sl, r3
 8016ba2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016ba6:	b10a      	cbz	r2, 8016bac <_svfiprintf_r+0x5c>
 8016ba8:	2a25      	cmp	r2, #37	; 0x25
 8016baa:	d1f9      	bne.n	8016ba0 <_svfiprintf_r+0x50>
 8016bac:	ebba 0b04 	subs.w	fp, sl, r4
 8016bb0:	d00b      	beq.n	8016bca <_svfiprintf_r+0x7a>
 8016bb2:	465b      	mov	r3, fp
 8016bb4:	4622      	mov	r2, r4
 8016bb6:	4629      	mov	r1, r5
 8016bb8:	4638      	mov	r0, r7
 8016bba:	f7ff ff6d 	bl	8016a98 <__ssputs_r>
 8016bbe:	3001      	adds	r0, #1
 8016bc0:	f000 80aa 	beq.w	8016d18 <_svfiprintf_r+0x1c8>
 8016bc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016bc6:	445a      	add	r2, fp
 8016bc8:	9209      	str	r2, [sp, #36]	; 0x24
 8016bca:	f89a 3000 	ldrb.w	r3, [sl]
 8016bce:	2b00      	cmp	r3, #0
 8016bd0:	f000 80a2 	beq.w	8016d18 <_svfiprintf_r+0x1c8>
 8016bd4:	2300      	movs	r3, #0
 8016bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8016bda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016bde:	f10a 0a01 	add.w	sl, sl, #1
 8016be2:	9304      	str	r3, [sp, #16]
 8016be4:	9307      	str	r3, [sp, #28]
 8016be6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016bea:	931a      	str	r3, [sp, #104]	; 0x68
 8016bec:	4654      	mov	r4, sl
 8016bee:	2205      	movs	r2, #5
 8016bf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016bf4:	4851      	ldr	r0, [pc, #324]	; (8016d3c <_svfiprintf_r+0x1ec>)
 8016bf6:	f7e9 fb93 	bl	8000320 <memchr>
 8016bfa:	9a04      	ldr	r2, [sp, #16]
 8016bfc:	b9d8      	cbnz	r0, 8016c36 <_svfiprintf_r+0xe6>
 8016bfe:	06d0      	lsls	r0, r2, #27
 8016c00:	bf44      	itt	mi
 8016c02:	2320      	movmi	r3, #32
 8016c04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016c08:	0711      	lsls	r1, r2, #28
 8016c0a:	bf44      	itt	mi
 8016c0c:	232b      	movmi	r3, #43	; 0x2b
 8016c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016c12:	f89a 3000 	ldrb.w	r3, [sl]
 8016c16:	2b2a      	cmp	r3, #42	; 0x2a
 8016c18:	d015      	beq.n	8016c46 <_svfiprintf_r+0xf6>
 8016c1a:	9a07      	ldr	r2, [sp, #28]
 8016c1c:	4654      	mov	r4, sl
 8016c1e:	2000      	movs	r0, #0
 8016c20:	f04f 0c0a 	mov.w	ip, #10
 8016c24:	4621      	mov	r1, r4
 8016c26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016c2a:	3b30      	subs	r3, #48	; 0x30
 8016c2c:	2b09      	cmp	r3, #9
 8016c2e:	d94e      	bls.n	8016cce <_svfiprintf_r+0x17e>
 8016c30:	b1b0      	cbz	r0, 8016c60 <_svfiprintf_r+0x110>
 8016c32:	9207      	str	r2, [sp, #28]
 8016c34:	e014      	b.n	8016c60 <_svfiprintf_r+0x110>
 8016c36:	eba0 0308 	sub.w	r3, r0, r8
 8016c3a:	fa09 f303 	lsl.w	r3, r9, r3
 8016c3e:	4313      	orrs	r3, r2
 8016c40:	9304      	str	r3, [sp, #16]
 8016c42:	46a2      	mov	sl, r4
 8016c44:	e7d2      	b.n	8016bec <_svfiprintf_r+0x9c>
 8016c46:	9b03      	ldr	r3, [sp, #12]
 8016c48:	1d19      	adds	r1, r3, #4
 8016c4a:	681b      	ldr	r3, [r3, #0]
 8016c4c:	9103      	str	r1, [sp, #12]
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	bfbb      	ittet	lt
 8016c52:	425b      	neglt	r3, r3
 8016c54:	f042 0202 	orrlt.w	r2, r2, #2
 8016c58:	9307      	strge	r3, [sp, #28]
 8016c5a:	9307      	strlt	r3, [sp, #28]
 8016c5c:	bfb8      	it	lt
 8016c5e:	9204      	strlt	r2, [sp, #16]
 8016c60:	7823      	ldrb	r3, [r4, #0]
 8016c62:	2b2e      	cmp	r3, #46	; 0x2e
 8016c64:	d10c      	bne.n	8016c80 <_svfiprintf_r+0x130>
 8016c66:	7863      	ldrb	r3, [r4, #1]
 8016c68:	2b2a      	cmp	r3, #42	; 0x2a
 8016c6a:	d135      	bne.n	8016cd8 <_svfiprintf_r+0x188>
 8016c6c:	9b03      	ldr	r3, [sp, #12]
 8016c6e:	1d1a      	adds	r2, r3, #4
 8016c70:	681b      	ldr	r3, [r3, #0]
 8016c72:	9203      	str	r2, [sp, #12]
 8016c74:	2b00      	cmp	r3, #0
 8016c76:	bfb8      	it	lt
 8016c78:	f04f 33ff 	movlt.w	r3, #4294967295
 8016c7c:	3402      	adds	r4, #2
 8016c7e:	9305      	str	r3, [sp, #20]
 8016c80:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8016d4c <_svfiprintf_r+0x1fc>
 8016c84:	7821      	ldrb	r1, [r4, #0]
 8016c86:	2203      	movs	r2, #3
 8016c88:	4650      	mov	r0, sl
 8016c8a:	f7e9 fb49 	bl	8000320 <memchr>
 8016c8e:	b140      	cbz	r0, 8016ca2 <_svfiprintf_r+0x152>
 8016c90:	2340      	movs	r3, #64	; 0x40
 8016c92:	eba0 000a 	sub.w	r0, r0, sl
 8016c96:	fa03 f000 	lsl.w	r0, r3, r0
 8016c9a:	9b04      	ldr	r3, [sp, #16]
 8016c9c:	4303      	orrs	r3, r0
 8016c9e:	3401      	adds	r4, #1
 8016ca0:	9304      	str	r3, [sp, #16]
 8016ca2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016ca6:	4826      	ldr	r0, [pc, #152]	; (8016d40 <_svfiprintf_r+0x1f0>)
 8016ca8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016cac:	2206      	movs	r2, #6
 8016cae:	f7e9 fb37 	bl	8000320 <memchr>
 8016cb2:	2800      	cmp	r0, #0
 8016cb4:	d038      	beq.n	8016d28 <_svfiprintf_r+0x1d8>
 8016cb6:	4b23      	ldr	r3, [pc, #140]	; (8016d44 <_svfiprintf_r+0x1f4>)
 8016cb8:	bb1b      	cbnz	r3, 8016d02 <_svfiprintf_r+0x1b2>
 8016cba:	9b03      	ldr	r3, [sp, #12]
 8016cbc:	3307      	adds	r3, #7
 8016cbe:	f023 0307 	bic.w	r3, r3, #7
 8016cc2:	3308      	adds	r3, #8
 8016cc4:	9303      	str	r3, [sp, #12]
 8016cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016cc8:	4433      	add	r3, r6
 8016cca:	9309      	str	r3, [sp, #36]	; 0x24
 8016ccc:	e767      	b.n	8016b9e <_svfiprintf_r+0x4e>
 8016cce:	fb0c 3202 	mla	r2, ip, r2, r3
 8016cd2:	460c      	mov	r4, r1
 8016cd4:	2001      	movs	r0, #1
 8016cd6:	e7a5      	b.n	8016c24 <_svfiprintf_r+0xd4>
 8016cd8:	2300      	movs	r3, #0
 8016cda:	3401      	adds	r4, #1
 8016cdc:	9305      	str	r3, [sp, #20]
 8016cde:	4619      	mov	r1, r3
 8016ce0:	f04f 0c0a 	mov.w	ip, #10
 8016ce4:	4620      	mov	r0, r4
 8016ce6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016cea:	3a30      	subs	r2, #48	; 0x30
 8016cec:	2a09      	cmp	r2, #9
 8016cee:	d903      	bls.n	8016cf8 <_svfiprintf_r+0x1a8>
 8016cf0:	2b00      	cmp	r3, #0
 8016cf2:	d0c5      	beq.n	8016c80 <_svfiprintf_r+0x130>
 8016cf4:	9105      	str	r1, [sp, #20]
 8016cf6:	e7c3      	b.n	8016c80 <_svfiprintf_r+0x130>
 8016cf8:	fb0c 2101 	mla	r1, ip, r1, r2
 8016cfc:	4604      	mov	r4, r0
 8016cfe:	2301      	movs	r3, #1
 8016d00:	e7f0      	b.n	8016ce4 <_svfiprintf_r+0x194>
 8016d02:	ab03      	add	r3, sp, #12
 8016d04:	9300      	str	r3, [sp, #0]
 8016d06:	462a      	mov	r2, r5
 8016d08:	4b0f      	ldr	r3, [pc, #60]	; (8016d48 <_svfiprintf_r+0x1f8>)
 8016d0a:	a904      	add	r1, sp, #16
 8016d0c:	4638      	mov	r0, r7
 8016d0e:	f3af 8000 	nop.w
 8016d12:	1c42      	adds	r2, r0, #1
 8016d14:	4606      	mov	r6, r0
 8016d16:	d1d6      	bne.n	8016cc6 <_svfiprintf_r+0x176>
 8016d18:	89ab      	ldrh	r3, [r5, #12]
 8016d1a:	065b      	lsls	r3, r3, #25
 8016d1c:	f53f af2c 	bmi.w	8016b78 <_svfiprintf_r+0x28>
 8016d20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016d22:	b01d      	add	sp, #116	; 0x74
 8016d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d28:	ab03      	add	r3, sp, #12
 8016d2a:	9300      	str	r3, [sp, #0]
 8016d2c:	462a      	mov	r2, r5
 8016d2e:	4b06      	ldr	r3, [pc, #24]	; (8016d48 <_svfiprintf_r+0x1f8>)
 8016d30:	a904      	add	r1, sp, #16
 8016d32:	4638      	mov	r0, r7
 8016d34:	f000 f9d4 	bl	80170e0 <_printf_i>
 8016d38:	e7eb      	b.n	8016d12 <_svfiprintf_r+0x1c2>
 8016d3a:	bf00      	nop
 8016d3c:	08018434 	.word	0x08018434
 8016d40:	0801843e 	.word	0x0801843e
 8016d44:	00000000 	.word	0x00000000
 8016d48:	08016a99 	.word	0x08016a99
 8016d4c:	0801843a 	.word	0x0801843a

08016d50 <__sfputc_r>:
 8016d50:	6893      	ldr	r3, [r2, #8]
 8016d52:	3b01      	subs	r3, #1
 8016d54:	2b00      	cmp	r3, #0
 8016d56:	b410      	push	{r4}
 8016d58:	6093      	str	r3, [r2, #8]
 8016d5a:	da08      	bge.n	8016d6e <__sfputc_r+0x1e>
 8016d5c:	6994      	ldr	r4, [r2, #24]
 8016d5e:	42a3      	cmp	r3, r4
 8016d60:	db01      	blt.n	8016d66 <__sfputc_r+0x16>
 8016d62:	290a      	cmp	r1, #10
 8016d64:	d103      	bne.n	8016d6e <__sfputc_r+0x1e>
 8016d66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016d6a:	f000 bb0d 	b.w	8017388 <__swbuf_r>
 8016d6e:	6813      	ldr	r3, [r2, #0]
 8016d70:	1c58      	adds	r0, r3, #1
 8016d72:	6010      	str	r0, [r2, #0]
 8016d74:	7019      	strb	r1, [r3, #0]
 8016d76:	4608      	mov	r0, r1
 8016d78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016d7c:	4770      	bx	lr

08016d7e <__sfputs_r>:
 8016d7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d80:	4606      	mov	r6, r0
 8016d82:	460f      	mov	r7, r1
 8016d84:	4614      	mov	r4, r2
 8016d86:	18d5      	adds	r5, r2, r3
 8016d88:	42ac      	cmp	r4, r5
 8016d8a:	d101      	bne.n	8016d90 <__sfputs_r+0x12>
 8016d8c:	2000      	movs	r0, #0
 8016d8e:	e007      	b.n	8016da0 <__sfputs_r+0x22>
 8016d90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d94:	463a      	mov	r2, r7
 8016d96:	4630      	mov	r0, r6
 8016d98:	f7ff ffda 	bl	8016d50 <__sfputc_r>
 8016d9c:	1c43      	adds	r3, r0, #1
 8016d9e:	d1f3      	bne.n	8016d88 <__sfputs_r+0xa>
 8016da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016da4 <_vfiprintf_r>:
 8016da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016da8:	460d      	mov	r5, r1
 8016daa:	b09d      	sub	sp, #116	; 0x74
 8016dac:	4614      	mov	r4, r2
 8016dae:	4698      	mov	r8, r3
 8016db0:	4606      	mov	r6, r0
 8016db2:	b118      	cbz	r0, 8016dbc <_vfiprintf_r+0x18>
 8016db4:	6983      	ldr	r3, [r0, #24]
 8016db6:	b90b      	cbnz	r3, 8016dbc <_vfiprintf_r+0x18>
 8016db8:	f000 fcd6 	bl	8017768 <__sinit>
 8016dbc:	4b89      	ldr	r3, [pc, #548]	; (8016fe4 <_vfiprintf_r+0x240>)
 8016dbe:	429d      	cmp	r5, r3
 8016dc0:	d11b      	bne.n	8016dfa <_vfiprintf_r+0x56>
 8016dc2:	6875      	ldr	r5, [r6, #4]
 8016dc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016dc6:	07d9      	lsls	r1, r3, #31
 8016dc8:	d405      	bmi.n	8016dd6 <_vfiprintf_r+0x32>
 8016dca:	89ab      	ldrh	r3, [r5, #12]
 8016dcc:	059a      	lsls	r2, r3, #22
 8016dce:	d402      	bmi.n	8016dd6 <_vfiprintf_r+0x32>
 8016dd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016dd2:	f000 fd67 	bl	80178a4 <__retarget_lock_acquire_recursive>
 8016dd6:	89ab      	ldrh	r3, [r5, #12]
 8016dd8:	071b      	lsls	r3, r3, #28
 8016dda:	d501      	bpl.n	8016de0 <_vfiprintf_r+0x3c>
 8016ddc:	692b      	ldr	r3, [r5, #16]
 8016dde:	b9eb      	cbnz	r3, 8016e1c <_vfiprintf_r+0x78>
 8016de0:	4629      	mov	r1, r5
 8016de2:	4630      	mov	r0, r6
 8016de4:	f000 fb30 	bl	8017448 <__swsetup_r>
 8016de8:	b1c0      	cbz	r0, 8016e1c <_vfiprintf_r+0x78>
 8016dea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016dec:	07dc      	lsls	r4, r3, #31
 8016dee:	d50e      	bpl.n	8016e0e <_vfiprintf_r+0x6a>
 8016df0:	f04f 30ff 	mov.w	r0, #4294967295
 8016df4:	b01d      	add	sp, #116	; 0x74
 8016df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016dfa:	4b7b      	ldr	r3, [pc, #492]	; (8016fe8 <_vfiprintf_r+0x244>)
 8016dfc:	429d      	cmp	r5, r3
 8016dfe:	d101      	bne.n	8016e04 <_vfiprintf_r+0x60>
 8016e00:	68b5      	ldr	r5, [r6, #8]
 8016e02:	e7df      	b.n	8016dc4 <_vfiprintf_r+0x20>
 8016e04:	4b79      	ldr	r3, [pc, #484]	; (8016fec <_vfiprintf_r+0x248>)
 8016e06:	429d      	cmp	r5, r3
 8016e08:	bf08      	it	eq
 8016e0a:	68f5      	ldreq	r5, [r6, #12]
 8016e0c:	e7da      	b.n	8016dc4 <_vfiprintf_r+0x20>
 8016e0e:	89ab      	ldrh	r3, [r5, #12]
 8016e10:	0598      	lsls	r0, r3, #22
 8016e12:	d4ed      	bmi.n	8016df0 <_vfiprintf_r+0x4c>
 8016e14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016e16:	f000 fd46 	bl	80178a6 <__retarget_lock_release_recursive>
 8016e1a:	e7e9      	b.n	8016df0 <_vfiprintf_r+0x4c>
 8016e1c:	2300      	movs	r3, #0
 8016e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8016e20:	2320      	movs	r3, #32
 8016e22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016e26:	f8cd 800c 	str.w	r8, [sp, #12]
 8016e2a:	2330      	movs	r3, #48	; 0x30
 8016e2c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8016ff0 <_vfiprintf_r+0x24c>
 8016e30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016e34:	f04f 0901 	mov.w	r9, #1
 8016e38:	4623      	mov	r3, r4
 8016e3a:	469a      	mov	sl, r3
 8016e3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016e40:	b10a      	cbz	r2, 8016e46 <_vfiprintf_r+0xa2>
 8016e42:	2a25      	cmp	r2, #37	; 0x25
 8016e44:	d1f9      	bne.n	8016e3a <_vfiprintf_r+0x96>
 8016e46:	ebba 0b04 	subs.w	fp, sl, r4
 8016e4a:	d00b      	beq.n	8016e64 <_vfiprintf_r+0xc0>
 8016e4c:	465b      	mov	r3, fp
 8016e4e:	4622      	mov	r2, r4
 8016e50:	4629      	mov	r1, r5
 8016e52:	4630      	mov	r0, r6
 8016e54:	f7ff ff93 	bl	8016d7e <__sfputs_r>
 8016e58:	3001      	adds	r0, #1
 8016e5a:	f000 80aa 	beq.w	8016fb2 <_vfiprintf_r+0x20e>
 8016e5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016e60:	445a      	add	r2, fp
 8016e62:	9209      	str	r2, [sp, #36]	; 0x24
 8016e64:	f89a 3000 	ldrb.w	r3, [sl]
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	f000 80a2 	beq.w	8016fb2 <_vfiprintf_r+0x20e>
 8016e6e:	2300      	movs	r3, #0
 8016e70:	f04f 32ff 	mov.w	r2, #4294967295
 8016e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016e78:	f10a 0a01 	add.w	sl, sl, #1
 8016e7c:	9304      	str	r3, [sp, #16]
 8016e7e:	9307      	str	r3, [sp, #28]
 8016e80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016e84:	931a      	str	r3, [sp, #104]	; 0x68
 8016e86:	4654      	mov	r4, sl
 8016e88:	2205      	movs	r2, #5
 8016e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016e8e:	4858      	ldr	r0, [pc, #352]	; (8016ff0 <_vfiprintf_r+0x24c>)
 8016e90:	f7e9 fa46 	bl	8000320 <memchr>
 8016e94:	9a04      	ldr	r2, [sp, #16]
 8016e96:	b9d8      	cbnz	r0, 8016ed0 <_vfiprintf_r+0x12c>
 8016e98:	06d1      	lsls	r1, r2, #27
 8016e9a:	bf44      	itt	mi
 8016e9c:	2320      	movmi	r3, #32
 8016e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016ea2:	0713      	lsls	r3, r2, #28
 8016ea4:	bf44      	itt	mi
 8016ea6:	232b      	movmi	r3, #43	; 0x2b
 8016ea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016eac:	f89a 3000 	ldrb.w	r3, [sl]
 8016eb0:	2b2a      	cmp	r3, #42	; 0x2a
 8016eb2:	d015      	beq.n	8016ee0 <_vfiprintf_r+0x13c>
 8016eb4:	9a07      	ldr	r2, [sp, #28]
 8016eb6:	4654      	mov	r4, sl
 8016eb8:	2000      	movs	r0, #0
 8016eba:	f04f 0c0a 	mov.w	ip, #10
 8016ebe:	4621      	mov	r1, r4
 8016ec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016ec4:	3b30      	subs	r3, #48	; 0x30
 8016ec6:	2b09      	cmp	r3, #9
 8016ec8:	d94e      	bls.n	8016f68 <_vfiprintf_r+0x1c4>
 8016eca:	b1b0      	cbz	r0, 8016efa <_vfiprintf_r+0x156>
 8016ecc:	9207      	str	r2, [sp, #28]
 8016ece:	e014      	b.n	8016efa <_vfiprintf_r+0x156>
 8016ed0:	eba0 0308 	sub.w	r3, r0, r8
 8016ed4:	fa09 f303 	lsl.w	r3, r9, r3
 8016ed8:	4313      	orrs	r3, r2
 8016eda:	9304      	str	r3, [sp, #16]
 8016edc:	46a2      	mov	sl, r4
 8016ede:	e7d2      	b.n	8016e86 <_vfiprintf_r+0xe2>
 8016ee0:	9b03      	ldr	r3, [sp, #12]
 8016ee2:	1d19      	adds	r1, r3, #4
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	9103      	str	r1, [sp, #12]
 8016ee8:	2b00      	cmp	r3, #0
 8016eea:	bfbb      	ittet	lt
 8016eec:	425b      	neglt	r3, r3
 8016eee:	f042 0202 	orrlt.w	r2, r2, #2
 8016ef2:	9307      	strge	r3, [sp, #28]
 8016ef4:	9307      	strlt	r3, [sp, #28]
 8016ef6:	bfb8      	it	lt
 8016ef8:	9204      	strlt	r2, [sp, #16]
 8016efa:	7823      	ldrb	r3, [r4, #0]
 8016efc:	2b2e      	cmp	r3, #46	; 0x2e
 8016efe:	d10c      	bne.n	8016f1a <_vfiprintf_r+0x176>
 8016f00:	7863      	ldrb	r3, [r4, #1]
 8016f02:	2b2a      	cmp	r3, #42	; 0x2a
 8016f04:	d135      	bne.n	8016f72 <_vfiprintf_r+0x1ce>
 8016f06:	9b03      	ldr	r3, [sp, #12]
 8016f08:	1d1a      	adds	r2, r3, #4
 8016f0a:	681b      	ldr	r3, [r3, #0]
 8016f0c:	9203      	str	r2, [sp, #12]
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	bfb8      	it	lt
 8016f12:	f04f 33ff 	movlt.w	r3, #4294967295
 8016f16:	3402      	adds	r4, #2
 8016f18:	9305      	str	r3, [sp, #20]
 8016f1a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8017000 <_vfiprintf_r+0x25c>
 8016f1e:	7821      	ldrb	r1, [r4, #0]
 8016f20:	2203      	movs	r2, #3
 8016f22:	4650      	mov	r0, sl
 8016f24:	f7e9 f9fc 	bl	8000320 <memchr>
 8016f28:	b140      	cbz	r0, 8016f3c <_vfiprintf_r+0x198>
 8016f2a:	2340      	movs	r3, #64	; 0x40
 8016f2c:	eba0 000a 	sub.w	r0, r0, sl
 8016f30:	fa03 f000 	lsl.w	r0, r3, r0
 8016f34:	9b04      	ldr	r3, [sp, #16]
 8016f36:	4303      	orrs	r3, r0
 8016f38:	3401      	adds	r4, #1
 8016f3a:	9304      	str	r3, [sp, #16]
 8016f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016f40:	482c      	ldr	r0, [pc, #176]	; (8016ff4 <_vfiprintf_r+0x250>)
 8016f42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016f46:	2206      	movs	r2, #6
 8016f48:	f7e9 f9ea 	bl	8000320 <memchr>
 8016f4c:	2800      	cmp	r0, #0
 8016f4e:	d03f      	beq.n	8016fd0 <_vfiprintf_r+0x22c>
 8016f50:	4b29      	ldr	r3, [pc, #164]	; (8016ff8 <_vfiprintf_r+0x254>)
 8016f52:	bb1b      	cbnz	r3, 8016f9c <_vfiprintf_r+0x1f8>
 8016f54:	9b03      	ldr	r3, [sp, #12]
 8016f56:	3307      	adds	r3, #7
 8016f58:	f023 0307 	bic.w	r3, r3, #7
 8016f5c:	3308      	adds	r3, #8
 8016f5e:	9303      	str	r3, [sp, #12]
 8016f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016f62:	443b      	add	r3, r7
 8016f64:	9309      	str	r3, [sp, #36]	; 0x24
 8016f66:	e767      	b.n	8016e38 <_vfiprintf_r+0x94>
 8016f68:	fb0c 3202 	mla	r2, ip, r2, r3
 8016f6c:	460c      	mov	r4, r1
 8016f6e:	2001      	movs	r0, #1
 8016f70:	e7a5      	b.n	8016ebe <_vfiprintf_r+0x11a>
 8016f72:	2300      	movs	r3, #0
 8016f74:	3401      	adds	r4, #1
 8016f76:	9305      	str	r3, [sp, #20]
 8016f78:	4619      	mov	r1, r3
 8016f7a:	f04f 0c0a 	mov.w	ip, #10
 8016f7e:	4620      	mov	r0, r4
 8016f80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016f84:	3a30      	subs	r2, #48	; 0x30
 8016f86:	2a09      	cmp	r2, #9
 8016f88:	d903      	bls.n	8016f92 <_vfiprintf_r+0x1ee>
 8016f8a:	2b00      	cmp	r3, #0
 8016f8c:	d0c5      	beq.n	8016f1a <_vfiprintf_r+0x176>
 8016f8e:	9105      	str	r1, [sp, #20]
 8016f90:	e7c3      	b.n	8016f1a <_vfiprintf_r+0x176>
 8016f92:	fb0c 2101 	mla	r1, ip, r1, r2
 8016f96:	4604      	mov	r4, r0
 8016f98:	2301      	movs	r3, #1
 8016f9a:	e7f0      	b.n	8016f7e <_vfiprintf_r+0x1da>
 8016f9c:	ab03      	add	r3, sp, #12
 8016f9e:	9300      	str	r3, [sp, #0]
 8016fa0:	462a      	mov	r2, r5
 8016fa2:	4b16      	ldr	r3, [pc, #88]	; (8016ffc <_vfiprintf_r+0x258>)
 8016fa4:	a904      	add	r1, sp, #16
 8016fa6:	4630      	mov	r0, r6
 8016fa8:	f3af 8000 	nop.w
 8016fac:	4607      	mov	r7, r0
 8016fae:	1c78      	adds	r0, r7, #1
 8016fb0:	d1d6      	bne.n	8016f60 <_vfiprintf_r+0x1bc>
 8016fb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016fb4:	07d9      	lsls	r1, r3, #31
 8016fb6:	d405      	bmi.n	8016fc4 <_vfiprintf_r+0x220>
 8016fb8:	89ab      	ldrh	r3, [r5, #12]
 8016fba:	059a      	lsls	r2, r3, #22
 8016fbc:	d402      	bmi.n	8016fc4 <_vfiprintf_r+0x220>
 8016fbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016fc0:	f000 fc71 	bl	80178a6 <__retarget_lock_release_recursive>
 8016fc4:	89ab      	ldrh	r3, [r5, #12]
 8016fc6:	065b      	lsls	r3, r3, #25
 8016fc8:	f53f af12 	bmi.w	8016df0 <_vfiprintf_r+0x4c>
 8016fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016fce:	e711      	b.n	8016df4 <_vfiprintf_r+0x50>
 8016fd0:	ab03      	add	r3, sp, #12
 8016fd2:	9300      	str	r3, [sp, #0]
 8016fd4:	462a      	mov	r2, r5
 8016fd6:	4b09      	ldr	r3, [pc, #36]	; (8016ffc <_vfiprintf_r+0x258>)
 8016fd8:	a904      	add	r1, sp, #16
 8016fda:	4630      	mov	r0, r6
 8016fdc:	f000 f880 	bl	80170e0 <_printf_i>
 8016fe0:	e7e4      	b.n	8016fac <_vfiprintf_r+0x208>
 8016fe2:	bf00      	nop
 8016fe4:	08018488 	.word	0x08018488
 8016fe8:	080184a8 	.word	0x080184a8
 8016fec:	08018468 	.word	0x08018468
 8016ff0:	08018434 	.word	0x08018434
 8016ff4:	0801843e 	.word	0x0801843e
 8016ff8:	00000000 	.word	0x00000000
 8016ffc:	08016d7f 	.word	0x08016d7f
 8017000:	0801843a 	.word	0x0801843a

08017004 <_printf_common>:
 8017004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017008:	4616      	mov	r6, r2
 801700a:	4699      	mov	r9, r3
 801700c:	688a      	ldr	r2, [r1, #8]
 801700e:	690b      	ldr	r3, [r1, #16]
 8017010:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017014:	4293      	cmp	r3, r2
 8017016:	bfb8      	it	lt
 8017018:	4613      	movlt	r3, r2
 801701a:	6033      	str	r3, [r6, #0]
 801701c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8017020:	4607      	mov	r7, r0
 8017022:	460c      	mov	r4, r1
 8017024:	b10a      	cbz	r2, 801702a <_printf_common+0x26>
 8017026:	3301      	adds	r3, #1
 8017028:	6033      	str	r3, [r6, #0]
 801702a:	6823      	ldr	r3, [r4, #0]
 801702c:	0699      	lsls	r1, r3, #26
 801702e:	bf42      	ittt	mi
 8017030:	6833      	ldrmi	r3, [r6, #0]
 8017032:	3302      	addmi	r3, #2
 8017034:	6033      	strmi	r3, [r6, #0]
 8017036:	6825      	ldr	r5, [r4, #0]
 8017038:	f015 0506 	ands.w	r5, r5, #6
 801703c:	d106      	bne.n	801704c <_printf_common+0x48>
 801703e:	f104 0a19 	add.w	sl, r4, #25
 8017042:	68e3      	ldr	r3, [r4, #12]
 8017044:	6832      	ldr	r2, [r6, #0]
 8017046:	1a9b      	subs	r3, r3, r2
 8017048:	42ab      	cmp	r3, r5
 801704a:	dc26      	bgt.n	801709a <_printf_common+0x96>
 801704c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8017050:	1e13      	subs	r3, r2, #0
 8017052:	6822      	ldr	r2, [r4, #0]
 8017054:	bf18      	it	ne
 8017056:	2301      	movne	r3, #1
 8017058:	0692      	lsls	r2, r2, #26
 801705a:	d42b      	bmi.n	80170b4 <_printf_common+0xb0>
 801705c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017060:	4649      	mov	r1, r9
 8017062:	4638      	mov	r0, r7
 8017064:	47c0      	blx	r8
 8017066:	3001      	adds	r0, #1
 8017068:	d01e      	beq.n	80170a8 <_printf_common+0xa4>
 801706a:	6823      	ldr	r3, [r4, #0]
 801706c:	68e5      	ldr	r5, [r4, #12]
 801706e:	6832      	ldr	r2, [r6, #0]
 8017070:	f003 0306 	and.w	r3, r3, #6
 8017074:	2b04      	cmp	r3, #4
 8017076:	bf08      	it	eq
 8017078:	1aad      	subeq	r5, r5, r2
 801707a:	68a3      	ldr	r3, [r4, #8]
 801707c:	6922      	ldr	r2, [r4, #16]
 801707e:	bf0c      	ite	eq
 8017080:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017084:	2500      	movne	r5, #0
 8017086:	4293      	cmp	r3, r2
 8017088:	bfc4      	itt	gt
 801708a:	1a9b      	subgt	r3, r3, r2
 801708c:	18ed      	addgt	r5, r5, r3
 801708e:	2600      	movs	r6, #0
 8017090:	341a      	adds	r4, #26
 8017092:	42b5      	cmp	r5, r6
 8017094:	d11a      	bne.n	80170cc <_printf_common+0xc8>
 8017096:	2000      	movs	r0, #0
 8017098:	e008      	b.n	80170ac <_printf_common+0xa8>
 801709a:	2301      	movs	r3, #1
 801709c:	4652      	mov	r2, sl
 801709e:	4649      	mov	r1, r9
 80170a0:	4638      	mov	r0, r7
 80170a2:	47c0      	blx	r8
 80170a4:	3001      	adds	r0, #1
 80170a6:	d103      	bne.n	80170b0 <_printf_common+0xac>
 80170a8:	f04f 30ff 	mov.w	r0, #4294967295
 80170ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80170b0:	3501      	adds	r5, #1
 80170b2:	e7c6      	b.n	8017042 <_printf_common+0x3e>
 80170b4:	18e1      	adds	r1, r4, r3
 80170b6:	1c5a      	adds	r2, r3, #1
 80170b8:	2030      	movs	r0, #48	; 0x30
 80170ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80170be:	4422      	add	r2, r4
 80170c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80170c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80170c8:	3302      	adds	r3, #2
 80170ca:	e7c7      	b.n	801705c <_printf_common+0x58>
 80170cc:	2301      	movs	r3, #1
 80170ce:	4622      	mov	r2, r4
 80170d0:	4649      	mov	r1, r9
 80170d2:	4638      	mov	r0, r7
 80170d4:	47c0      	blx	r8
 80170d6:	3001      	adds	r0, #1
 80170d8:	d0e6      	beq.n	80170a8 <_printf_common+0xa4>
 80170da:	3601      	adds	r6, #1
 80170dc:	e7d9      	b.n	8017092 <_printf_common+0x8e>
	...

080170e0 <_printf_i>:
 80170e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80170e4:	7e0f      	ldrb	r7, [r1, #24]
 80170e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80170e8:	2f78      	cmp	r7, #120	; 0x78
 80170ea:	4691      	mov	r9, r2
 80170ec:	4680      	mov	r8, r0
 80170ee:	460c      	mov	r4, r1
 80170f0:	469a      	mov	sl, r3
 80170f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80170f6:	d807      	bhi.n	8017108 <_printf_i+0x28>
 80170f8:	2f62      	cmp	r7, #98	; 0x62
 80170fa:	d80a      	bhi.n	8017112 <_printf_i+0x32>
 80170fc:	2f00      	cmp	r7, #0
 80170fe:	f000 80d8 	beq.w	80172b2 <_printf_i+0x1d2>
 8017102:	2f58      	cmp	r7, #88	; 0x58
 8017104:	f000 80a3 	beq.w	801724e <_printf_i+0x16e>
 8017108:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801710c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8017110:	e03a      	b.n	8017188 <_printf_i+0xa8>
 8017112:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8017116:	2b15      	cmp	r3, #21
 8017118:	d8f6      	bhi.n	8017108 <_printf_i+0x28>
 801711a:	a101      	add	r1, pc, #4	; (adr r1, 8017120 <_printf_i+0x40>)
 801711c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017120:	08017179 	.word	0x08017179
 8017124:	0801718d 	.word	0x0801718d
 8017128:	08017109 	.word	0x08017109
 801712c:	08017109 	.word	0x08017109
 8017130:	08017109 	.word	0x08017109
 8017134:	08017109 	.word	0x08017109
 8017138:	0801718d 	.word	0x0801718d
 801713c:	08017109 	.word	0x08017109
 8017140:	08017109 	.word	0x08017109
 8017144:	08017109 	.word	0x08017109
 8017148:	08017109 	.word	0x08017109
 801714c:	08017299 	.word	0x08017299
 8017150:	080171bd 	.word	0x080171bd
 8017154:	0801727b 	.word	0x0801727b
 8017158:	08017109 	.word	0x08017109
 801715c:	08017109 	.word	0x08017109
 8017160:	080172bb 	.word	0x080172bb
 8017164:	08017109 	.word	0x08017109
 8017168:	080171bd 	.word	0x080171bd
 801716c:	08017109 	.word	0x08017109
 8017170:	08017109 	.word	0x08017109
 8017174:	08017283 	.word	0x08017283
 8017178:	682b      	ldr	r3, [r5, #0]
 801717a:	1d1a      	adds	r2, r3, #4
 801717c:	681b      	ldr	r3, [r3, #0]
 801717e:	602a      	str	r2, [r5, #0]
 8017180:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017184:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017188:	2301      	movs	r3, #1
 801718a:	e0a3      	b.n	80172d4 <_printf_i+0x1f4>
 801718c:	6820      	ldr	r0, [r4, #0]
 801718e:	6829      	ldr	r1, [r5, #0]
 8017190:	0606      	lsls	r6, r0, #24
 8017192:	f101 0304 	add.w	r3, r1, #4
 8017196:	d50a      	bpl.n	80171ae <_printf_i+0xce>
 8017198:	680e      	ldr	r6, [r1, #0]
 801719a:	602b      	str	r3, [r5, #0]
 801719c:	2e00      	cmp	r6, #0
 801719e:	da03      	bge.n	80171a8 <_printf_i+0xc8>
 80171a0:	232d      	movs	r3, #45	; 0x2d
 80171a2:	4276      	negs	r6, r6
 80171a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80171a8:	485e      	ldr	r0, [pc, #376]	; (8017324 <_printf_i+0x244>)
 80171aa:	230a      	movs	r3, #10
 80171ac:	e019      	b.n	80171e2 <_printf_i+0x102>
 80171ae:	680e      	ldr	r6, [r1, #0]
 80171b0:	602b      	str	r3, [r5, #0]
 80171b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80171b6:	bf18      	it	ne
 80171b8:	b236      	sxthne	r6, r6
 80171ba:	e7ef      	b.n	801719c <_printf_i+0xbc>
 80171bc:	682b      	ldr	r3, [r5, #0]
 80171be:	6820      	ldr	r0, [r4, #0]
 80171c0:	1d19      	adds	r1, r3, #4
 80171c2:	6029      	str	r1, [r5, #0]
 80171c4:	0601      	lsls	r1, r0, #24
 80171c6:	d501      	bpl.n	80171cc <_printf_i+0xec>
 80171c8:	681e      	ldr	r6, [r3, #0]
 80171ca:	e002      	b.n	80171d2 <_printf_i+0xf2>
 80171cc:	0646      	lsls	r6, r0, #25
 80171ce:	d5fb      	bpl.n	80171c8 <_printf_i+0xe8>
 80171d0:	881e      	ldrh	r6, [r3, #0]
 80171d2:	4854      	ldr	r0, [pc, #336]	; (8017324 <_printf_i+0x244>)
 80171d4:	2f6f      	cmp	r7, #111	; 0x6f
 80171d6:	bf0c      	ite	eq
 80171d8:	2308      	moveq	r3, #8
 80171da:	230a      	movne	r3, #10
 80171dc:	2100      	movs	r1, #0
 80171de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80171e2:	6865      	ldr	r5, [r4, #4]
 80171e4:	60a5      	str	r5, [r4, #8]
 80171e6:	2d00      	cmp	r5, #0
 80171e8:	bfa2      	ittt	ge
 80171ea:	6821      	ldrge	r1, [r4, #0]
 80171ec:	f021 0104 	bicge.w	r1, r1, #4
 80171f0:	6021      	strge	r1, [r4, #0]
 80171f2:	b90e      	cbnz	r6, 80171f8 <_printf_i+0x118>
 80171f4:	2d00      	cmp	r5, #0
 80171f6:	d04d      	beq.n	8017294 <_printf_i+0x1b4>
 80171f8:	4615      	mov	r5, r2
 80171fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80171fe:	fb03 6711 	mls	r7, r3, r1, r6
 8017202:	5dc7      	ldrb	r7, [r0, r7]
 8017204:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8017208:	4637      	mov	r7, r6
 801720a:	42bb      	cmp	r3, r7
 801720c:	460e      	mov	r6, r1
 801720e:	d9f4      	bls.n	80171fa <_printf_i+0x11a>
 8017210:	2b08      	cmp	r3, #8
 8017212:	d10b      	bne.n	801722c <_printf_i+0x14c>
 8017214:	6823      	ldr	r3, [r4, #0]
 8017216:	07de      	lsls	r6, r3, #31
 8017218:	d508      	bpl.n	801722c <_printf_i+0x14c>
 801721a:	6923      	ldr	r3, [r4, #16]
 801721c:	6861      	ldr	r1, [r4, #4]
 801721e:	4299      	cmp	r1, r3
 8017220:	bfde      	ittt	le
 8017222:	2330      	movle	r3, #48	; 0x30
 8017224:	f805 3c01 	strble.w	r3, [r5, #-1]
 8017228:	f105 35ff 	addle.w	r5, r5, #4294967295
 801722c:	1b52      	subs	r2, r2, r5
 801722e:	6122      	str	r2, [r4, #16]
 8017230:	f8cd a000 	str.w	sl, [sp]
 8017234:	464b      	mov	r3, r9
 8017236:	aa03      	add	r2, sp, #12
 8017238:	4621      	mov	r1, r4
 801723a:	4640      	mov	r0, r8
 801723c:	f7ff fee2 	bl	8017004 <_printf_common>
 8017240:	3001      	adds	r0, #1
 8017242:	d14c      	bne.n	80172de <_printf_i+0x1fe>
 8017244:	f04f 30ff 	mov.w	r0, #4294967295
 8017248:	b004      	add	sp, #16
 801724a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801724e:	4835      	ldr	r0, [pc, #212]	; (8017324 <_printf_i+0x244>)
 8017250:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8017254:	6829      	ldr	r1, [r5, #0]
 8017256:	6823      	ldr	r3, [r4, #0]
 8017258:	f851 6b04 	ldr.w	r6, [r1], #4
 801725c:	6029      	str	r1, [r5, #0]
 801725e:	061d      	lsls	r5, r3, #24
 8017260:	d514      	bpl.n	801728c <_printf_i+0x1ac>
 8017262:	07df      	lsls	r7, r3, #31
 8017264:	bf44      	itt	mi
 8017266:	f043 0320 	orrmi.w	r3, r3, #32
 801726a:	6023      	strmi	r3, [r4, #0]
 801726c:	b91e      	cbnz	r6, 8017276 <_printf_i+0x196>
 801726e:	6823      	ldr	r3, [r4, #0]
 8017270:	f023 0320 	bic.w	r3, r3, #32
 8017274:	6023      	str	r3, [r4, #0]
 8017276:	2310      	movs	r3, #16
 8017278:	e7b0      	b.n	80171dc <_printf_i+0xfc>
 801727a:	6823      	ldr	r3, [r4, #0]
 801727c:	f043 0320 	orr.w	r3, r3, #32
 8017280:	6023      	str	r3, [r4, #0]
 8017282:	2378      	movs	r3, #120	; 0x78
 8017284:	4828      	ldr	r0, [pc, #160]	; (8017328 <_printf_i+0x248>)
 8017286:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801728a:	e7e3      	b.n	8017254 <_printf_i+0x174>
 801728c:	0659      	lsls	r1, r3, #25
 801728e:	bf48      	it	mi
 8017290:	b2b6      	uxthmi	r6, r6
 8017292:	e7e6      	b.n	8017262 <_printf_i+0x182>
 8017294:	4615      	mov	r5, r2
 8017296:	e7bb      	b.n	8017210 <_printf_i+0x130>
 8017298:	682b      	ldr	r3, [r5, #0]
 801729a:	6826      	ldr	r6, [r4, #0]
 801729c:	6961      	ldr	r1, [r4, #20]
 801729e:	1d18      	adds	r0, r3, #4
 80172a0:	6028      	str	r0, [r5, #0]
 80172a2:	0635      	lsls	r5, r6, #24
 80172a4:	681b      	ldr	r3, [r3, #0]
 80172a6:	d501      	bpl.n	80172ac <_printf_i+0x1cc>
 80172a8:	6019      	str	r1, [r3, #0]
 80172aa:	e002      	b.n	80172b2 <_printf_i+0x1d2>
 80172ac:	0670      	lsls	r0, r6, #25
 80172ae:	d5fb      	bpl.n	80172a8 <_printf_i+0x1c8>
 80172b0:	8019      	strh	r1, [r3, #0]
 80172b2:	2300      	movs	r3, #0
 80172b4:	6123      	str	r3, [r4, #16]
 80172b6:	4615      	mov	r5, r2
 80172b8:	e7ba      	b.n	8017230 <_printf_i+0x150>
 80172ba:	682b      	ldr	r3, [r5, #0]
 80172bc:	1d1a      	adds	r2, r3, #4
 80172be:	602a      	str	r2, [r5, #0]
 80172c0:	681d      	ldr	r5, [r3, #0]
 80172c2:	6862      	ldr	r2, [r4, #4]
 80172c4:	2100      	movs	r1, #0
 80172c6:	4628      	mov	r0, r5
 80172c8:	f7e9 f82a 	bl	8000320 <memchr>
 80172cc:	b108      	cbz	r0, 80172d2 <_printf_i+0x1f2>
 80172ce:	1b40      	subs	r0, r0, r5
 80172d0:	6060      	str	r0, [r4, #4]
 80172d2:	6863      	ldr	r3, [r4, #4]
 80172d4:	6123      	str	r3, [r4, #16]
 80172d6:	2300      	movs	r3, #0
 80172d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80172dc:	e7a8      	b.n	8017230 <_printf_i+0x150>
 80172de:	6923      	ldr	r3, [r4, #16]
 80172e0:	462a      	mov	r2, r5
 80172e2:	4649      	mov	r1, r9
 80172e4:	4640      	mov	r0, r8
 80172e6:	47d0      	blx	sl
 80172e8:	3001      	adds	r0, #1
 80172ea:	d0ab      	beq.n	8017244 <_printf_i+0x164>
 80172ec:	6823      	ldr	r3, [r4, #0]
 80172ee:	079b      	lsls	r3, r3, #30
 80172f0:	d413      	bmi.n	801731a <_printf_i+0x23a>
 80172f2:	68e0      	ldr	r0, [r4, #12]
 80172f4:	9b03      	ldr	r3, [sp, #12]
 80172f6:	4298      	cmp	r0, r3
 80172f8:	bfb8      	it	lt
 80172fa:	4618      	movlt	r0, r3
 80172fc:	e7a4      	b.n	8017248 <_printf_i+0x168>
 80172fe:	2301      	movs	r3, #1
 8017300:	4632      	mov	r2, r6
 8017302:	4649      	mov	r1, r9
 8017304:	4640      	mov	r0, r8
 8017306:	47d0      	blx	sl
 8017308:	3001      	adds	r0, #1
 801730a:	d09b      	beq.n	8017244 <_printf_i+0x164>
 801730c:	3501      	adds	r5, #1
 801730e:	68e3      	ldr	r3, [r4, #12]
 8017310:	9903      	ldr	r1, [sp, #12]
 8017312:	1a5b      	subs	r3, r3, r1
 8017314:	42ab      	cmp	r3, r5
 8017316:	dcf2      	bgt.n	80172fe <_printf_i+0x21e>
 8017318:	e7eb      	b.n	80172f2 <_printf_i+0x212>
 801731a:	2500      	movs	r5, #0
 801731c:	f104 0619 	add.w	r6, r4, #25
 8017320:	e7f5      	b.n	801730e <_printf_i+0x22e>
 8017322:	bf00      	nop
 8017324:	08018445 	.word	0x08018445
 8017328:	08018456 	.word	0x08018456
 801732c:	00000000 	.word	0x00000000

08017330 <nan>:
 8017330:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8017338 <nan+0x8>
 8017334:	4770      	bx	lr
 8017336:	bf00      	nop
 8017338:	00000000 	.word	0x00000000
 801733c:	7ff80000 	.word	0x7ff80000

08017340 <_sbrk_r>:
 8017340:	b538      	push	{r3, r4, r5, lr}
 8017342:	4d06      	ldr	r5, [pc, #24]	; (801735c <_sbrk_r+0x1c>)
 8017344:	2300      	movs	r3, #0
 8017346:	4604      	mov	r4, r0
 8017348:	4608      	mov	r0, r1
 801734a:	602b      	str	r3, [r5, #0]
 801734c:	f7ec fbb6 	bl	8003abc <_sbrk>
 8017350:	1c43      	adds	r3, r0, #1
 8017352:	d102      	bne.n	801735a <_sbrk_r+0x1a>
 8017354:	682b      	ldr	r3, [r5, #0]
 8017356:	b103      	cbz	r3, 801735a <_sbrk_r+0x1a>
 8017358:	6023      	str	r3, [r4, #0]
 801735a:	bd38      	pop	{r3, r4, r5, pc}
 801735c:	24008e30 	.word	0x24008e30

08017360 <strncmp>:
 8017360:	b510      	push	{r4, lr}
 8017362:	b17a      	cbz	r2, 8017384 <strncmp+0x24>
 8017364:	4603      	mov	r3, r0
 8017366:	3901      	subs	r1, #1
 8017368:	1884      	adds	r4, r0, r2
 801736a:	f813 0b01 	ldrb.w	r0, [r3], #1
 801736e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8017372:	4290      	cmp	r0, r2
 8017374:	d101      	bne.n	801737a <strncmp+0x1a>
 8017376:	42a3      	cmp	r3, r4
 8017378:	d101      	bne.n	801737e <strncmp+0x1e>
 801737a:	1a80      	subs	r0, r0, r2
 801737c:	bd10      	pop	{r4, pc}
 801737e:	2800      	cmp	r0, #0
 8017380:	d1f3      	bne.n	801736a <strncmp+0xa>
 8017382:	e7fa      	b.n	801737a <strncmp+0x1a>
 8017384:	4610      	mov	r0, r2
 8017386:	e7f9      	b.n	801737c <strncmp+0x1c>

08017388 <__swbuf_r>:
 8017388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801738a:	460e      	mov	r6, r1
 801738c:	4614      	mov	r4, r2
 801738e:	4605      	mov	r5, r0
 8017390:	b118      	cbz	r0, 801739a <__swbuf_r+0x12>
 8017392:	6983      	ldr	r3, [r0, #24]
 8017394:	b90b      	cbnz	r3, 801739a <__swbuf_r+0x12>
 8017396:	f000 f9e7 	bl	8017768 <__sinit>
 801739a:	4b21      	ldr	r3, [pc, #132]	; (8017420 <__swbuf_r+0x98>)
 801739c:	429c      	cmp	r4, r3
 801739e:	d12b      	bne.n	80173f8 <__swbuf_r+0x70>
 80173a0:	686c      	ldr	r4, [r5, #4]
 80173a2:	69a3      	ldr	r3, [r4, #24]
 80173a4:	60a3      	str	r3, [r4, #8]
 80173a6:	89a3      	ldrh	r3, [r4, #12]
 80173a8:	071a      	lsls	r2, r3, #28
 80173aa:	d52f      	bpl.n	801740c <__swbuf_r+0x84>
 80173ac:	6923      	ldr	r3, [r4, #16]
 80173ae:	b36b      	cbz	r3, 801740c <__swbuf_r+0x84>
 80173b0:	6923      	ldr	r3, [r4, #16]
 80173b2:	6820      	ldr	r0, [r4, #0]
 80173b4:	1ac0      	subs	r0, r0, r3
 80173b6:	6963      	ldr	r3, [r4, #20]
 80173b8:	b2f6      	uxtb	r6, r6
 80173ba:	4283      	cmp	r3, r0
 80173bc:	4637      	mov	r7, r6
 80173be:	dc04      	bgt.n	80173ca <__swbuf_r+0x42>
 80173c0:	4621      	mov	r1, r4
 80173c2:	4628      	mov	r0, r5
 80173c4:	f000 f93c 	bl	8017640 <_fflush_r>
 80173c8:	bb30      	cbnz	r0, 8017418 <__swbuf_r+0x90>
 80173ca:	68a3      	ldr	r3, [r4, #8]
 80173cc:	3b01      	subs	r3, #1
 80173ce:	60a3      	str	r3, [r4, #8]
 80173d0:	6823      	ldr	r3, [r4, #0]
 80173d2:	1c5a      	adds	r2, r3, #1
 80173d4:	6022      	str	r2, [r4, #0]
 80173d6:	701e      	strb	r6, [r3, #0]
 80173d8:	6963      	ldr	r3, [r4, #20]
 80173da:	3001      	adds	r0, #1
 80173dc:	4283      	cmp	r3, r0
 80173de:	d004      	beq.n	80173ea <__swbuf_r+0x62>
 80173e0:	89a3      	ldrh	r3, [r4, #12]
 80173e2:	07db      	lsls	r3, r3, #31
 80173e4:	d506      	bpl.n	80173f4 <__swbuf_r+0x6c>
 80173e6:	2e0a      	cmp	r6, #10
 80173e8:	d104      	bne.n	80173f4 <__swbuf_r+0x6c>
 80173ea:	4621      	mov	r1, r4
 80173ec:	4628      	mov	r0, r5
 80173ee:	f000 f927 	bl	8017640 <_fflush_r>
 80173f2:	b988      	cbnz	r0, 8017418 <__swbuf_r+0x90>
 80173f4:	4638      	mov	r0, r7
 80173f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80173f8:	4b0a      	ldr	r3, [pc, #40]	; (8017424 <__swbuf_r+0x9c>)
 80173fa:	429c      	cmp	r4, r3
 80173fc:	d101      	bne.n	8017402 <__swbuf_r+0x7a>
 80173fe:	68ac      	ldr	r4, [r5, #8]
 8017400:	e7cf      	b.n	80173a2 <__swbuf_r+0x1a>
 8017402:	4b09      	ldr	r3, [pc, #36]	; (8017428 <__swbuf_r+0xa0>)
 8017404:	429c      	cmp	r4, r3
 8017406:	bf08      	it	eq
 8017408:	68ec      	ldreq	r4, [r5, #12]
 801740a:	e7ca      	b.n	80173a2 <__swbuf_r+0x1a>
 801740c:	4621      	mov	r1, r4
 801740e:	4628      	mov	r0, r5
 8017410:	f000 f81a 	bl	8017448 <__swsetup_r>
 8017414:	2800      	cmp	r0, #0
 8017416:	d0cb      	beq.n	80173b0 <__swbuf_r+0x28>
 8017418:	f04f 37ff 	mov.w	r7, #4294967295
 801741c:	e7ea      	b.n	80173f4 <__swbuf_r+0x6c>
 801741e:	bf00      	nop
 8017420:	08018488 	.word	0x08018488
 8017424:	080184a8 	.word	0x080184a8
 8017428:	08018468 	.word	0x08018468

0801742c <__ascii_wctomb>:
 801742c:	b149      	cbz	r1, 8017442 <__ascii_wctomb+0x16>
 801742e:	2aff      	cmp	r2, #255	; 0xff
 8017430:	bf85      	ittet	hi
 8017432:	238a      	movhi	r3, #138	; 0x8a
 8017434:	6003      	strhi	r3, [r0, #0]
 8017436:	700a      	strbls	r2, [r1, #0]
 8017438:	f04f 30ff 	movhi.w	r0, #4294967295
 801743c:	bf98      	it	ls
 801743e:	2001      	movls	r0, #1
 8017440:	4770      	bx	lr
 8017442:	4608      	mov	r0, r1
 8017444:	4770      	bx	lr
	...

08017448 <__swsetup_r>:
 8017448:	4b32      	ldr	r3, [pc, #200]	; (8017514 <__swsetup_r+0xcc>)
 801744a:	b570      	push	{r4, r5, r6, lr}
 801744c:	681d      	ldr	r5, [r3, #0]
 801744e:	4606      	mov	r6, r0
 8017450:	460c      	mov	r4, r1
 8017452:	b125      	cbz	r5, 801745e <__swsetup_r+0x16>
 8017454:	69ab      	ldr	r3, [r5, #24]
 8017456:	b913      	cbnz	r3, 801745e <__swsetup_r+0x16>
 8017458:	4628      	mov	r0, r5
 801745a:	f000 f985 	bl	8017768 <__sinit>
 801745e:	4b2e      	ldr	r3, [pc, #184]	; (8017518 <__swsetup_r+0xd0>)
 8017460:	429c      	cmp	r4, r3
 8017462:	d10f      	bne.n	8017484 <__swsetup_r+0x3c>
 8017464:	686c      	ldr	r4, [r5, #4]
 8017466:	89a3      	ldrh	r3, [r4, #12]
 8017468:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801746c:	0719      	lsls	r1, r3, #28
 801746e:	d42c      	bmi.n	80174ca <__swsetup_r+0x82>
 8017470:	06dd      	lsls	r5, r3, #27
 8017472:	d411      	bmi.n	8017498 <__swsetup_r+0x50>
 8017474:	2309      	movs	r3, #9
 8017476:	6033      	str	r3, [r6, #0]
 8017478:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801747c:	81a3      	strh	r3, [r4, #12]
 801747e:	f04f 30ff 	mov.w	r0, #4294967295
 8017482:	e03e      	b.n	8017502 <__swsetup_r+0xba>
 8017484:	4b25      	ldr	r3, [pc, #148]	; (801751c <__swsetup_r+0xd4>)
 8017486:	429c      	cmp	r4, r3
 8017488:	d101      	bne.n	801748e <__swsetup_r+0x46>
 801748a:	68ac      	ldr	r4, [r5, #8]
 801748c:	e7eb      	b.n	8017466 <__swsetup_r+0x1e>
 801748e:	4b24      	ldr	r3, [pc, #144]	; (8017520 <__swsetup_r+0xd8>)
 8017490:	429c      	cmp	r4, r3
 8017492:	bf08      	it	eq
 8017494:	68ec      	ldreq	r4, [r5, #12]
 8017496:	e7e6      	b.n	8017466 <__swsetup_r+0x1e>
 8017498:	0758      	lsls	r0, r3, #29
 801749a:	d512      	bpl.n	80174c2 <__swsetup_r+0x7a>
 801749c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801749e:	b141      	cbz	r1, 80174b2 <__swsetup_r+0x6a>
 80174a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80174a4:	4299      	cmp	r1, r3
 80174a6:	d002      	beq.n	80174ae <__swsetup_r+0x66>
 80174a8:	4630      	mov	r0, r6
 80174aa:	f7ff fa15 	bl	80168d8 <_free_r>
 80174ae:	2300      	movs	r3, #0
 80174b0:	6363      	str	r3, [r4, #52]	; 0x34
 80174b2:	89a3      	ldrh	r3, [r4, #12]
 80174b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80174b8:	81a3      	strh	r3, [r4, #12]
 80174ba:	2300      	movs	r3, #0
 80174bc:	6063      	str	r3, [r4, #4]
 80174be:	6923      	ldr	r3, [r4, #16]
 80174c0:	6023      	str	r3, [r4, #0]
 80174c2:	89a3      	ldrh	r3, [r4, #12]
 80174c4:	f043 0308 	orr.w	r3, r3, #8
 80174c8:	81a3      	strh	r3, [r4, #12]
 80174ca:	6923      	ldr	r3, [r4, #16]
 80174cc:	b94b      	cbnz	r3, 80174e2 <__swsetup_r+0x9a>
 80174ce:	89a3      	ldrh	r3, [r4, #12]
 80174d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80174d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80174d8:	d003      	beq.n	80174e2 <__swsetup_r+0x9a>
 80174da:	4621      	mov	r1, r4
 80174dc:	4630      	mov	r0, r6
 80174de:	f000 fa09 	bl	80178f4 <__smakebuf_r>
 80174e2:	89a0      	ldrh	r0, [r4, #12]
 80174e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80174e8:	f010 0301 	ands.w	r3, r0, #1
 80174ec:	d00a      	beq.n	8017504 <__swsetup_r+0xbc>
 80174ee:	2300      	movs	r3, #0
 80174f0:	60a3      	str	r3, [r4, #8]
 80174f2:	6963      	ldr	r3, [r4, #20]
 80174f4:	425b      	negs	r3, r3
 80174f6:	61a3      	str	r3, [r4, #24]
 80174f8:	6923      	ldr	r3, [r4, #16]
 80174fa:	b943      	cbnz	r3, 801750e <__swsetup_r+0xc6>
 80174fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017500:	d1ba      	bne.n	8017478 <__swsetup_r+0x30>
 8017502:	bd70      	pop	{r4, r5, r6, pc}
 8017504:	0781      	lsls	r1, r0, #30
 8017506:	bf58      	it	pl
 8017508:	6963      	ldrpl	r3, [r4, #20]
 801750a:	60a3      	str	r3, [r4, #8]
 801750c:	e7f4      	b.n	80174f8 <__swsetup_r+0xb0>
 801750e:	2000      	movs	r0, #0
 8017510:	e7f7      	b.n	8017502 <__swsetup_r+0xba>
 8017512:	bf00      	nop
 8017514:	2400001c 	.word	0x2400001c
 8017518:	08018488 	.word	0x08018488
 801751c:	080184a8 	.word	0x080184a8
 8017520:	08018468 	.word	0x08018468

08017524 <abort>:
 8017524:	b508      	push	{r3, lr}
 8017526:	2006      	movs	r0, #6
 8017528:	f000 faa2 	bl	8017a70 <raise>
 801752c:	2001      	movs	r0, #1
 801752e:	f7ec fa4e 	bl	80039ce <_exit>
	...

08017534 <__sflush_r>:
 8017534:	898a      	ldrh	r2, [r1, #12]
 8017536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801753a:	4605      	mov	r5, r0
 801753c:	0710      	lsls	r0, r2, #28
 801753e:	460c      	mov	r4, r1
 8017540:	d458      	bmi.n	80175f4 <__sflush_r+0xc0>
 8017542:	684b      	ldr	r3, [r1, #4]
 8017544:	2b00      	cmp	r3, #0
 8017546:	dc05      	bgt.n	8017554 <__sflush_r+0x20>
 8017548:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801754a:	2b00      	cmp	r3, #0
 801754c:	dc02      	bgt.n	8017554 <__sflush_r+0x20>
 801754e:	2000      	movs	r0, #0
 8017550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017554:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017556:	2e00      	cmp	r6, #0
 8017558:	d0f9      	beq.n	801754e <__sflush_r+0x1a>
 801755a:	2300      	movs	r3, #0
 801755c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017560:	682f      	ldr	r7, [r5, #0]
 8017562:	602b      	str	r3, [r5, #0]
 8017564:	d032      	beq.n	80175cc <__sflush_r+0x98>
 8017566:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017568:	89a3      	ldrh	r3, [r4, #12]
 801756a:	075a      	lsls	r2, r3, #29
 801756c:	d505      	bpl.n	801757a <__sflush_r+0x46>
 801756e:	6863      	ldr	r3, [r4, #4]
 8017570:	1ac0      	subs	r0, r0, r3
 8017572:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017574:	b10b      	cbz	r3, 801757a <__sflush_r+0x46>
 8017576:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017578:	1ac0      	subs	r0, r0, r3
 801757a:	2300      	movs	r3, #0
 801757c:	4602      	mov	r2, r0
 801757e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017580:	6a21      	ldr	r1, [r4, #32]
 8017582:	4628      	mov	r0, r5
 8017584:	47b0      	blx	r6
 8017586:	1c43      	adds	r3, r0, #1
 8017588:	89a3      	ldrh	r3, [r4, #12]
 801758a:	d106      	bne.n	801759a <__sflush_r+0x66>
 801758c:	6829      	ldr	r1, [r5, #0]
 801758e:	291d      	cmp	r1, #29
 8017590:	d82c      	bhi.n	80175ec <__sflush_r+0xb8>
 8017592:	4a2a      	ldr	r2, [pc, #168]	; (801763c <__sflush_r+0x108>)
 8017594:	40ca      	lsrs	r2, r1
 8017596:	07d6      	lsls	r6, r2, #31
 8017598:	d528      	bpl.n	80175ec <__sflush_r+0xb8>
 801759a:	2200      	movs	r2, #0
 801759c:	6062      	str	r2, [r4, #4]
 801759e:	04d9      	lsls	r1, r3, #19
 80175a0:	6922      	ldr	r2, [r4, #16]
 80175a2:	6022      	str	r2, [r4, #0]
 80175a4:	d504      	bpl.n	80175b0 <__sflush_r+0x7c>
 80175a6:	1c42      	adds	r2, r0, #1
 80175a8:	d101      	bne.n	80175ae <__sflush_r+0x7a>
 80175aa:	682b      	ldr	r3, [r5, #0]
 80175ac:	b903      	cbnz	r3, 80175b0 <__sflush_r+0x7c>
 80175ae:	6560      	str	r0, [r4, #84]	; 0x54
 80175b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80175b2:	602f      	str	r7, [r5, #0]
 80175b4:	2900      	cmp	r1, #0
 80175b6:	d0ca      	beq.n	801754e <__sflush_r+0x1a>
 80175b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80175bc:	4299      	cmp	r1, r3
 80175be:	d002      	beq.n	80175c6 <__sflush_r+0x92>
 80175c0:	4628      	mov	r0, r5
 80175c2:	f7ff f989 	bl	80168d8 <_free_r>
 80175c6:	2000      	movs	r0, #0
 80175c8:	6360      	str	r0, [r4, #52]	; 0x34
 80175ca:	e7c1      	b.n	8017550 <__sflush_r+0x1c>
 80175cc:	6a21      	ldr	r1, [r4, #32]
 80175ce:	2301      	movs	r3, #1
 80175d0:	4628      	mov	r0, r5
 80175d2:	47b0      	blx	r6
 80175d4:	1c41      	adds	r1, r0, #1
 80175d6:	d1c7      	bne.n	8017568 <__sflush_r+0x34>
 80175d8:	682b      	ldr	r3, [r5, #0]
 80175da:	2b00      	cmp	r3, #0
 80175dc:	d0c4      	beq.n	8017568 <__sflush_r+0x34>
 80175de:	2b1d      	cmp	r3, #29
 80175e0:	d001      	beq.n	80175e6 <__sflush_r+0xb2>
 80175e2:	2b16      	cmp	r3, #22
 80175e4:	d101      	bne.n	80175ea <__sflush_r+0xb6>
 80175e6:	602f      	str	r7, [r5, #0]
 80175e8:	e7b1      	b.n	801754e <__sflush_r+0x1a>
 80175ea:	89a3      	ldrh	r3, [r4, #12]
 80175ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80175f0:	81a3      	strh	r3, [r4, #12]
 80175f2:	e7ad      	b.n	8017550 <__sflush_r+0x1c>
 80175f4:	690f      	ldr	r7, [r1, #16]
 80175f6:	2f00      	cmp	r7, #0
 80175f8:	d0a9      	beq.n	801754e <__sflush_r+0x1a>
 80175fa:	0793      	lsls	r3, r2, #30
 80175fc:	680e      	ldr	r6, [r1, #0]
 80175fe:	bf08      	it	eq
 8017600:	694b      	ldreq	r3, [r1, #20]
 8017602:	600f      	str	r7, [r1, #0]
 8017604:	bf18      	it	ne
 8017606:	2300      	movne	r3, #0
 8017608:	eba6 0807 	sub.w	r8, r6, r7
 801760c:	608b      	str	r3, [r1, #8]
 801760e:	f1b8 0f00 	cmp.w	r8, #0
 8017612:	dd9c      	ble.n	801754e <__sflush_r+0x1a>
 8017614:	6a21      	ldr	r1, [r4, #32]
 8017616:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017618:	4643      	mov	r3, r8
 801761a:	463a      	mov	r2, r7
 801761c:	4628      	mov	r0, r5
 801761e:	47b0      	blx	r6
 8017620:	2800      	cmp	r0, #0
 8017622:	dc06      	bgt.n	8017632 <__sflush_r+0xfe>
 8017624:	89a3      	ldrh	r3, [r4, #12]
 8017626:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801762a:	81a3      	strh	r3, [r4, #12]
 801762c:	f04f 30ff 	mov.w	r0, #4294967295
 8017630:	e78e      	b.n	8017550 <__sflush_r+0x1c>
 8017632:	4407      	add	r7, r0
 8017634:	eba8 0800 	sub.w	r8, r8, r0
 8017638:	e7e9      	b.n	801760e <__sflush_r+0xda>
 801763a:	bf00      	nop
 801763c:	20400001 	.word	0x20400001

08017640 <_fflush_r>:
 8017640:	b538      	push	{r3, r4, r5, lr}
 8017642:	690b      	ldr	r3, [r1, #16]
 8017644:	4605      	mov	r5, r0
 8017646:	460c      	mov	r4, r1
 8017648:	b913      	cbnz	r3, 8017650 <_fflush_r+0x10>
 801764a:	2500      	movs	r5, #0
 801764c:	4628      	mov	r0, r5
 801764e:	bd38      	pop	{r3, r4, r5, pc}
 8017650:	b118      	cbz	r0, 801765a <_fflush_r+0x1a>
 8017652:	6983      	ldr	r3, [r0, #24]
 8017654:	b90b      	cbnz	r3, 801765a <_fflush_r+0x1a>
 8017656:	f000 f887 	bl	8017768 <__sinit>
 801765a:	4b14      	ldr	r3, [pc, #80]	; (80176ac <_fflush_r+0x6c>)
 801765c:	429c      	cmp	r4, r3
 801765e:	d11b      	bne.n	8017698 <_fflush_r+0x58>
 8017660:	686c      	ldr	r4, [r5, #4]
 8017662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017666:	2b00      	cmp	r3, #0
 8017668:	d0ef      	beq.n	801764a <_fflush_r+0xa>
 801766a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801766c:	07d0      	lsls	r0, r2, #31
 801766e:	d404      	bmi.n	801767a <_fflush_r+0x3a>
 8017670:	0599      	lsls	r1, r3, #22
 8017672:	d402      	bmi.n	801767a <_fflush_r+0x3a>
 8017674:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017676:	f000 f915 	bl	80178a4 <__retarget_lock_acquire_recursive>
 801767a:	4628      	mov	r0, r5
 801767c:	4621      	mov	r1, r4
 801767e:	f7ff ff59 	bl	8017534 <__sflush_r>
 8017682:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017684:	07da      	lsls	r2, r3, #31
 8017686:	4605      	mov	r5, r0
 8017688:	d4e0      	bmi.n	801764c <_fflush_r+0xc>
 801768a:	89a3      	ldrh	r3, [r4, #12]
 801768c:	059b      	lsls	r3, r3, #22
 801768e:	d4dd      	bmi.n	801764c <_fflush_r+0xc>
 8017690:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017692:	f000 f908 	bl	80178a6 <__retarget_lock_release_recursive>
 8017696:	e7d9      	b.n	801764c <_fflush_r+0xc>
 8017698:	4b05      	ldr	r3, [pc, #20]	; (80176b0 <_fflush_r+0x70>)
 801769a:	429c      	cmp	r4, r3
 801769c:	d101      	bne.n	80176a2 <_fflush_r+0x62>
 801769e:	68ac      	ldr	r4, [r5, #8]
 80176a0:	e7df      	b.n	8017662 <_fflush_r+0x22>
 80176a2:	4b04      	ldr	r3, [pc, #16]	; (80176b4 <_fflush_r+0x74>)
 80176a4:	429c      	cmp	r4, r3
 80176a6:	bf08      	it	eq
 80176a8:	68ec      	ldreq	r4, [r5, #12]
 80176aa:	e7da      	b.n	8017662 <_fflush_r+0x22>
 80176ac:	08018488 	.word	0x08018488
 80176b0:	080184a8 	.word	0x080184a8
 80176b4:	08018468 	.word	0x08018468

080176b8 <std>:
 80176b8:	2300      	movs	r3, #0
 80176ba:	b510      	push	{r4, lr}
 80176bc:	4604      	mov	r4, r0
 80176be:	e9c0 3300 	strd	r3, r3, [r0]
 80176c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80176c6:	6083      	str	r3, [r0, #8]
 80176c8:	8181      	strh	r1, [r0, #12]
 80176ca:	6643      	str	r3, [r0, #100]	; 0x64
 80176cc:	81c2      	strh	r2, [r0, #14]
 80176ce:	6183      	str	r3, [r0, #24]
 80176d0:	4619      	mov	r1, r3
 80176d2:	2208      	movs	r2, #8
 80176d4:	305c      	adds	r0, #92	; 0x5c
 80176d6:	f7fd f985 	bl	80149e4 <memset>
 80176da:	4b05      	ldr	r3, [pc, #20]	; (80176f0 <std+0x38>)
 80176dc:	6263      	str	r3, [r4, #36]	; 0x24
 80176de:	4b05      	ldr	r3, [pc, #20]	; (80176f4 <std+0x3c>)
 80176e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80176e2:	4b05      	ldr	r3, [pc, #20]	; (80176f8 <std+0x40>)
 80176e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80176e6:	4b05      	ldr	r3, [pc, #20]	; (80176fc <std+0x44>)
 80176e8:	6224      	str	r4, [r4, #32]
 80176ea:	6323      	str	r3, [r4, #48]	; 0x30
 80176ec:	bd10      	pop	{r4, pc}
 80176ee:	bf00      	nop
 80176f0:	08017aa9 	.word	0x08017aa9
 80176f4:	08017acb 	.word	0x08017acb
 80176f8:	08017b03 	.word	0x08017b03
 80176fc:	08017b27 	.word	0x08017b27

08017700 <_cleanup_r>:
 8017700:	4901      	ldr	r1, [pc, #4]	; (8017708 <_cleanup_r+0x8>)
 8017702:	f000 b8af 	b.w	8017864 <_fwalk_reent>
 8017706:	bf00      	nop
 8017708:	08017641 	.word	0x08017641

0801770c <__sfmoreglue>:
 801770c:	b570      	push	{r4, r5, r6, lr}
 801770e:	2268      	movs	r2, #104	; 0x68
 8017710:	1e4d      	subs	r5, r1, #1
 8017712:	4355      	muls	r5, r2
 8017714:	460e      	mov	r6, r1
 8017716:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801771a:	f7ff f949 	bl	80169b0 <_malloc_r>
 801771e:	4604      	mov	r4, r0
 8017720:	b140      	cbz	r0, 8017734 <__sfmoreglue+0x28>
 8017722:	2100      	movs	r1, #0
 8017724:	e9c0 1600 	strd	r1, r6, [r0]
 8017728:	300c      	adds	r0, #12
 801772a:	60a0      	str	r0, [r4, #8]
 801772c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8017730:	f7fd f958 	bl	80149e4 <memset>
 8017734:	4620      	mov	r0, r4
 8017736:	bd70      	pop	{r4, r5, r6, pc}

08017738 <__sfp_lock_acquire>:
 8017738:	4801      	ldr	r0, [pc, #4]	; (8017740 <__sfp_lock_acquire+0x8>)
 801773a:	f000 b8b3 	b.w	80178a4 <__retarget_lock_acquire_recursive>
 801773e:	bf00      	nop
 8017740:	24008e2d 	.word	0x24008e2d

08017744 <__sfp_lock_release>:
 8017744:	4801      	ldr	r0, [pc, #4]	; (801774c <__sfp_lock_release+0x8>)
 8017746:	f000 b8ae 	b.w	80178a6 <__retarget_lock_release_recursive>
 801774a:	bf00      	nop
 801774c:	24008e2d 	.word	0x24008e2d

08017750 <__sinit_lock_acquire>:
 8017750:	4801      	ldr	r0, [pc, #4]	; (8017758 <__sinit_lock_acquire+0x8>)
 8017752:	f000 b8a7 	b.w	80178a4 <__retarget_lock_acquire_recursive>
 8017756:	bf00      	nop
 8017758:	24008e2e 	.word	0x24008e2e

0801775c <__sinit_lock_release>:
 801775c:	4801      	ldr	r0, [pc, #4]	; (8017764 <__sinit_lock_release+0x8>)
 801775e:	f000 b8a2 	b.w	80178a6 <__retarget_lock_release_recursive>
 8017762:	bf00      	nop
 8017764:	24008e2e 	.word	0x24008e2e

08017768 <__sinit>:
 8017768:	b510      	push	{r4, lr}
 801776a:	4604      	mov	r4, r0
 801776c:	f7ff fff0 	bl	8017750 <__sinit_lock_acquire>
 8017770:	69a3      	ldr	r3, [r4, #24]
 8017772:	b11b      	cbz	r3, 801777c <__sinit+0x14>
 8017774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017778:	f7ff bff0 	b.w	801775c <__sinit_lock_release>
 801777c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8017780:	6523      	str	r3, [r4, #80]	; 0x50
 8017782:	4b13      	ldr	r3, [pc, #76]	; (80177d0 <__sinit+0x68>)
 8017784:	4a13      	ldr	r2, [pc, #76]	; (80177d4 <__sinit+0x6c>)
 8017786:	681b      	ldr	r3, [r3, #0]
 8017788:	62a2      	str	r2, [r4, #40]	; 0x28
 801778a:	42a3      	cmp	r3, r4
 801778c:	bf04      	itt	eq
 801778e:	2301      	moveq	r3, #1
 8017790:	61a3      	streq	r3, [r4, #24]
 8017792:	4620      	mov	r0, r4
 8017794:	f000 f820 	bl	80177d8 <__sfp>
 8017798:	6060      	str	r0, [r4, #4]
 801779a:	4620      	mov	r0, r4
 801779c:	f000 f81c 	bl	80177d8 <__sfp>
 80177a0:	60a0      	str	r0, [r4, #8]
 80177a2:	4620      	mov	r0, r4
 80177a4:	f000 f818 	bl	80177d8 <__sfp>
 80177a8:	2200      	movs	r2, #0
 80177aa:	60e0      	str	r0, [r4, #12]
 80177ac:	2104      	movs	r1, #4
 80177ae:	6860      	ldr	r0, [r4, #4]
 80177b0:	f7ff ff82 	bl	80176b8 <std>
 80177b4:	68a0      	ldr	r0, [r4, #8]
 80177b6:	2201      	movs	r2, #1
 80177b8:	2109      	movs	r1, #9
 80177ba:	f7ff ff7d 	bl	80176b8 <std>
 80177be:	68e0      	ldr	r0, [r4, #12]
 80177c0:	2202      	movs	r2, #2
 80177c2:	2112      	movs	r1, #18
 80177c4:	f7ff ff78 	bl	80176b8 <std>
 80177c8:	2301      	movs	r3, #1
 80177ca:	61a3      	str	r3, [r4, #24]
 80177cc:	e7d2      	b.n	8017774 <__sinit+0xc>
 80177ce:	bf00      	nop
 80177d0:	08018040 	.word	0x08018040
 80177d4:	08017701 	.word	0x08017701

080177d8 <__sfp>:
 80177d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80177da:	4607      	mov	r7, r0
 80177dc:	f7ff ffac 	bl	8017738 <__sfp_lock_acquire>
 80177e0:	4b1e      	ldr	r3, [pc, #120]	; (801785c <__sfp+0x84>)
 80177e2:	681e      	ldr	r6, [r3, #0]
 80177e4:	69b3      	ldr	r3, [r6, #24]
 80177e6:	b913      	cbnz	r3, 80177ee <__sfp+0x16>
 80177e8:	4630      	mov	r0, r6
 80177ea:	f7ff ffbd 	bl	8017768 <__sinit>
 80177ee:	3648      	adds	r6, #72	; 0x48
 80177f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80177f4:	3b01      	subs	r3, #1
 80177f6:	d503      	bpl.n	8017800 <__sfp+0x28>
 80177f8:	6833      	ldr	r3, [r6, #0]
 80177fa:	b30b      	cbz	r3, 8017840 <__sfp+0x68>
 80177fc:	6836      	ldr	r6, [r6, #0]
 80177fe:	e7f7      	b.n	80177f0 <__sfp+0x18>
 8017800:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017804:	b9d5      	cbnz	r5, 801783c <__sfp+0x64>
 8017806:	4b16      	ldr	r3, [pc, #88]	; (8017860 <__sfp+0x88>)
 8017808:	60e3      	str	r3, [r4, #12]
 801780a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801780e:	6665      	str	r5, [r4, #100]	; 0x64
 8017810:	f000 f847 	bl	80178a2 <__retarget_lock_init_recursive>
 8017814:	f7ff ff96 	bl	8017744 <__sfp_lock_release>
 8017818:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801781c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8017820:	6025      	str	r5, [r4, #0]
 8017822:	61a5      	str	r5, [r4, #24]
 8017824:	2208      	movs	r2, #8
 8017826:	4629      	mov	r1, r5
 8017828:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801782c:	f7fd f8da 	bl	80149e4 <memset>
 8017830:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017834:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017838:	4620      	mov	r0, r4
 801783a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801783c:	3468      	adds	r4, #104	; 0x68
 801783e:	e7d9      	b.n	80177f4 <__sfp+0x1c>
 8017840:	2104      	movs	r1, #4
 8017842:	4638      	mov	r0, r7
 8017844:	f7ff ff62 	bl	801770c <__sfmoreglue>
 8017848:	4604      	mov	r4, r0
 801784a:	6030      	str	r0, [r6, #0]
 801784c:	2800      	cmp	r0, #0
 801784e:	d1d5      	bne.n	80177fc <__sfp+0x24>
 8017850:	f7ff ff78 	bl	8017744 <__sfp_lock_release>
 8017854:	230c      	movs	r3, #12
 8017856:	603b      	str	r3, [r7, #0]
 8017858:	e7ee      	b.n	8017838 <__sfp+0x60>
 801785a:	bf00      	nop
 801785c:	08018040 	.word	0x08018040
 8017860:	ffff0001 	.word	0xffff0001

08017864 <_fwalk_reent>:
 8017864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017868:	4606      	mov	r6, r0
 801786a:	4688      	mov	r8, r1
 801786c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017870:	2700      	movs	r7, #0
 8017872:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017876:	f1b9 0901 	subs.w	r9, r9, #1
 801787a:	d505      	bpl.n	8017888 <_fwalk_reent+0x24>
 801787c:	6824      	ldr	r4, [r4, #0]
 801787e:	2c00      	cmp	r4, #0
 8017880:	d1f7      	bne.n	8017872 <_fwalk_reent+0xe>
 8017882:	4638      	mov	r0, r7
 8017884:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017888:	89ab      	ldrh	r3, [r5, #12]
 801788a:	2b01      	cmp	r3, #1
 801788c:	d907      	bls.n	801789e <_fwalk_reent+0x3a>
 801788e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017892:	3301      	adds	r3, #1
 8017894:	d003      	beq.n	801789e <_fwalk_reent+0x3a>
 8017896:	4629      	mov	r1, r5
 8017898:	4630      	mov	r0, r6
 801789a:	47c0      	blx	r8
 801789c:	4307      	orrs	r7, r0
 801789e:	3568      	adds	r5, #104	; 0x68
 80178a0:	e7e9      	b.n	8017876 <_fwalk_reent+0x12>

080178a2 <__retarget_lock_init_recursive>:
 80178a2:	4770      	bx	lr

080178a4 <__retarget_lock_acquire_recursive>:
 80178a4:	4770      	bx	lr

080178a6 <__retarget_lock_release_recursive>:
 80178a6:	4770      	bx	lr

080178a8 <__swhatbuf_r>:
 80178a8:	b570      	push	{r4, r5, r6, lr}
 80178aa:	460e      	mov	r6, r1
 80178ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80178b0:	2900      	cmp	r1, #0
 80178b2:	b096      	sub	sp, #88	; 0x58
 80178b4:	4614      	mov	r4, r2
 80178b6:	461d      	mov	r5, r3
 80178b8:	da08      	bge.n	80178cc <__swhatbuf_r+0x24>
 80178ba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80178be:	2200      	movs	r2, #0
 80178c0:	602a      	str	r2, [r5, #0]
 80178c2:	061a      	lsls	r2, r3, #24
 80178c4:	d410      	bmi.n	80178e8 <__swhatbuf_r+0x40>
 80178c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80178ca:	e00e      	b.n	80178ea <__swhatbuf_r+0x42>
 80178cc:	466a      	mov	r2, sp
 80178ce:	f000 f951 	bl	8017b74 <_fstat_r>
 80178d2:	2800      	cmp	r0, #0
 80178d4:	dbf1      	blt.n	80178ba <__swhatbuf_r+0x12>
 80178d6:	9a01      	ldr	r2, [sp, #4]
 80178d8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80178dc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80178e0:	425a      	negs	r2, r3
 80178e2:	415a      	adcs	r2, r3
 80178e4:	602a      	str	r2, [r5, #0]
 80178e6:	e7ee      	b.n	80178c6 <__swhatbuf_r+0x1e>
 80178e8:	2340      	movs	r3, #64	; 0x40
 80178ea:	2000      	movs	r0, #0
 80178ec:	6023      	str	r3, [r4, #0]
 80178ee:	b016      	add	sp, #88	; 0x58
 80178f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080178f4 <__smakebuf_r>:
 80178f4:	898b      	ldrh	r3, [r1, #12]
 80178f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80178f8:	079d      	lsls	r5, r3, #30
 80178fa:	4606      	mov	r6, r0
 80178fc:	460c      	mov	r4, r1
 80178fe:	d507      	bpl.n	8017910 <__smakebuf_r+0x1c>
 8017900:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017904:	6023      	str	r3, [r4, #0]
 8017906:	6123      	str	r3, [r4, #16]
 8017908:	2301      	movs	r3, #1
 801790a:	6163      	str	r3, [r4, #20]
 801790c:	b002      	add	sp, #8
 801790e:	bd70      	pop	{r4, r5, r6, pc}
 8017910:	ab01      	add	r3, sp, #4
 8017912:	466a      	mov	r2, sp
 8017914:	f7ff ffc8 	bl	80178a8 <__swhatbuf_r>
 8017918:	9900      	ldr	r1, [sp, #0]
 801791a:	4605      	mov	r5, r0
 801791c:	4630      	mov	r0, r6
 801791e:	f7ff f847 	bl	80169b0 <_malloc_r>
 8017922:	b948      	cbnz	r0, 8017938 <__smakebuf_r+0x44>
 8017924:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017928:	059a      	lsls	r2, r3, #22
 801792a:	d4ef      	bmi.n	801790c <__smakebuf_r+0x18>
 801792c:	f023 0303 	bic.w	r3, r3, #3
 8017930:	f043 0302 	orr.w	r3, r3, #2
 8017934:	81a3      	strh	r3, [r4, #12]
 8017936:	e7e3      	b.n	8017900 <__smakebuf_r+0xc>
 8017938:	4b0d      	ldr	r3, [pc, #52]	; (8017970 <__smakebuf_r+0x7c>)
 801793a:	62b3      	str	r3, [r6, #40]	; 0x28
 801793c:	89a3      	ldrh	r3, [r4, #12]
 801793e:	6020      	str	r0, [r4, #0]
 8017940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017944:	81a3      	strh	r3, [r4, #12]
 8017946:	9b00      	ldr	r3, [sp, #0]
 8017948:	6163      	str	r3, [r4, #20]
 801794a:	9b01      	ldr	r3, [sp, #4]
 801794c:	6120      	str	r0, [r4, #16]
 801794e:	b15b      	cbz	r3, 8017968 <__smakebuf_r+0x74>
 8017950:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017954:	4630      	mov	r0, r6
 8017956:	f000 f91f 	bl	8017b98 <_isatty_r>
 801795a:	b128      	cbz	r0, 8017968 <__smakebuf_r+0x74>
 801795c:	89a3      	ldrh	r3, [r4, #12]
 801795e:	f023 0303 	bic.w	r3, r3, #3
 8017962:	f043 0301 	orr.w	r3, r3, #1
 8017966:	81a3      	strh	r3, [r4, #12]
 8017968:	89a0      	ldrh	r0, [r4, #12]
 801796a:	4305      	orrs	r5, r0
 801796c:	81a5      	strh	r5, [r4, #12]
 801796e:	e7cd      	b.n	801790c <__smakebuf_r+0x18>
 8017970:	08017701 	.word	0x08017701

08017974 <memmove>:
 8017974:	4288      	cmp	r0, r1
 8017976:	b510      	push	{r4, lr}
 8017978:	eb01 0402 	add.w	r4, r1, r2
 801797c:	d902      	bls.n	8017984 <memmove+0x10>
 801797e:	4284      	cmp	r4, r0
 8017980:	4623      	mov	r3, r4
 8017982:	d807      	bhi.n	8017994 <memmove+0x20>
 8017984:	1e43      	subs	r3, r0, #1
 8017986:	42a1      	cmp	r1, r4
 8017988:	d008      	beq.n	801799c <memmove+0x28>
 801798a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801798e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017992:	e7f8      	b.n	8017986 <memmove+0x12>
 8017994:	4402      	add	r2, r0
 8017996:	4601      	mov	r1, r0
 8017998:	428a      	cmp	r2, r1
 801799a:	d100      	bne.n	801799e <memmove+0x2a>
 801799c:	bd10      	pop	{r4, pc}
 801799e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80179a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80179a6:	e7f7      	b.n	8017998 <memmove+0x24>

080179a8 <__malloc_lock>:
 80179a8:	4801      	ldr	r0, [pc, #4]	; (80179b0 <__malloc_lock+0x8>)
 80179aa:	f7ff bf7b 	b.w	80178a4 <__retarget_lock_acquire_recursive>
 80179ae:	bf00      	nop
 80179b0:	24008e2c 	.word	0x24008e2c

080179b4 <__malloc_unlock>:
 80179b4:	4801      	ldr	r0, [pc, #4]	; (80179bc <__malloc_unlock+0x8>)
 80179b6:	f7ff bf76 	b.w	80178a6 <__retarget_lock_release_recursive>
 80179ba:	bf00      	nop
 80179bc:	24008e2c 	.word	0x24008e2c

080179c0 <_realloc_r>:
 80179c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80179c4:	4680      	mov	r8, r0
 80179c6:	4614      	mov	r4, r2
 80179c8:	460e      	mov	r6, r1
 80179ca:	b921      	cbnz	r1, 80179d6 <_realloc_r+0x16>
 80179cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80179d0:	4611      	mov	r1, r2
 80179d2:	f7fe bfed 	b.w	80169b0 <_malloc_r>
 80179d6:	b92a      	cbnz	r2, 80179e4 <_realloc_r+0x24>
 80179d8:	f7fe ff7e 	bl	80168d8 <_free_r>
 80179dc:	4625      	mov	r5, r4
 80179de:	4628      	mov	r0, r5
 80179e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80179e4:	f000 f8fa 	bl	8017bdc <_malloc_usable_size_r>
 80179e8:	4284      	cmp	r4, r0
 80179ea:	4607      	mov	r7, r0
 80179ec:	d802      	bhi.n	80179f4 <_realloc_r+0x34>
 80179ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80179f2:	d812      	bhi.n	8017a1a <_realloc_r+0x5a>
 80179f4:	4621      	mov	r1, r4
 80179f6:	4640      	mov	r0, r8
 80179f8:	f7fe ffda 	bl	80169b0 <_malloc_r>
 80179fc:	4605      	mov	r5, r0
 80179fe:	2800      	cmp	r0, #0
 8017a00:	d0ed      	beq.n	80179de <_realloc_r+0x1e>
 8017a02:	42bc      	cmp	r4, r7
 8017a04:	4622      	mov	r2, r4
 8017a06:	4631      	mov	r1, r6
 8017a08:	bf28      	it	cs
 8017a0a:	463a      	movcs	r2, r7
 8017a0c:	f7fc ffdc 	bl	80149c8 <memcpy>
 8017a10:	4631      	mov	r1, r6
 8017a12:	4640      	mov	r0, r8
 8017a14:	f7fe ff60 	bl	80168d8 <_free_r>
 8017a18:	e7e1      	b.n	80179de <_realloc_r+0x1e>
 8017a1a:	4635      	mov	r5, r6
 8017a1c:	e7df      	b.n	80179de <_realloc_r+0x1e>

08017a1e <_raise_r>:
 8017a1e:	291f      	cmp	r1, #31
 8017a20:	b538      	push	{r3, r4, r5, lr}
 8017a22:	4604      	mov	r4, r0
 8017a24:	460d      	mov	r5, r1
 8017a26:	d904      	bls.n	8017a32 <_raise_r+0x14>
 8017a28:	2316      	movs	r3, #22
 8017a2a:	6003      	str	r3, [r0, #0]
 8017a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8017a30:	bd38      	pop	{r3, r4, r5, pc}
 8017a32:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8017a34:	b112      	cbz	r2, 8017a3c <_raise_r+0x1e>
 8017a36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017a3a:	b94b      	cbnz	r3, 8017a50 <_raise_r+0x32>
 8017a3c:	4620      	mov	r0, r4
 8017a3e:	f000 f831 	bl	8017aa4 <_getpid_r>
 8017a42:	462a      	mov	r2, r5
 8017a44:	4601      	mov	r1, r0
 8017a46:	4620      	mov	r0, r4
 8017a48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017a4c:	f000 b818 	b.w	8017a80 <_kill_r>
 8017a50:	2b01      	cmp	r3, #1
 8017a52:	d00a      	beq.n	8017a6a <_raise_r+0x4c>
 8017a54:	1c59      	adds	r1, r3, #1
 8017a56:	d103      	bne.n	8017a60 <_raise_r+0x42>
 8017a58:	2316      	movs	r3, #22
 8017a5a:	6003      	str	r3, [r0, #0]
 8017a5c:	2001      	movs	r0, #1
 8017a5e:	e7e7      	b.n	8017a30 <_raise_r+0x12>
 8017a60:	2400      	movs	r4, #0
 8017a62:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8017a66:	4628      	mov	r0, r5
 8017a68:	4798      	blx	r3
 8017a6a:	2000      	movs	r0, #0
 8017a6c:	e7e0      	b.n	8017a30 <_raise_r+0x12>
	...

08017a70 <raise>:
 8017a70:	4b02      	ldr	r3, [pc, #8]	; (8017a7c <raise+0xc>)
 8017a72:	4601      	mov	r1, r0
 8017a74:	6818      	ldr	r0, [r3, #0]
 8017a76:	f7ff bfd2 	b.w	8017a1e <_raise_r>
 8017a7a:	bf00      	nop
 8017a7c:	2400001c 	.word	0x2400001c

08017a80 <_kill_r>:
 8017a80:	b538      	push	{r3, r4, r5, lr}
 8017a82:	4d07      	ldr	r5, [pc, #28]	; (8017aa0 <_kill_r+0x20>)
 8017a84:	2300      	movs	r3, #0
 8017a86:	4604      	mov	r4, r0
 8017a88:	4608      	mov	r0, r1
 8017a8a:	4611      	mov	r1, r2
 8017a8c:	602b      	str	r3, [r5, #0]
 8017a8e:	f7eb ff8e 	bl	80039ae <_kill>
 8017a92:	1c43      	adds	r3, r0, #1
 8017a94:	d102      	bne.n	8017a9c <_kill_r+0x1c>
 8017a96:	682b      	ldr	r3, [r5, #0]
 8017a98:	b103      	cbz	r3, 8017a9c <_kill_r+0x1c>
 8017a9a:	6023      	str	r3, [r4, #0]
 8017a9c:	bd38      	pop	{r3, r4, r5, pc}
 8017a9e:	bf00      	nop
 8017aa0:	24008e30 	.word	0x24008e30

08017aa4 <_getpid_r>:
 8017aa4:	f7eb bf7b 	b.w	800399e <_getpid>

08017aa8 <__sread>:
 8017aa8:	b510      	push	{r4, lr}
 8017aaa:	460c      	mov	r4, r1
 8017aac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017ab0:	f000 f89c 	bl	8017bec <_read_r>
 8017ab4:	2800      	cmp	r0, #0
 8017ab6:	bfab      	itete	ge
 8017ab8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8017aba:	89a3      	ldrhlt	r3, [r4, #12]
 8017abc:	181b      	addge	r3, r3, r0
 8017abe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017ac2:	bfac      	ite	ge
 8017ac4:	6563      	strge	r3, [r4, #84]	; 0x54
 8017ac6:	81a3      	strhlt	r3, [r4, #12]
 8017ac8:	bd10      	pop	{r4, pc}

08017aca <__swrite>:
 8017aca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ace:	461f      	mov	r7, r3
 8017ad0:	898b      	ldrh	r3, [r1, #12]
 8017ad2:	05db      	lsls	r3, r3, #23
 8017ad4:	4605      	mov	r5, r0
 8017ad6:	460c      	mov	r4, r1
 8017ad8:	4616      	mov	r6, r2
 8017ada:	d505      	bpl.n	8017ae8 <__swrite+0x1e>
 8017adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017ae0:	2302      	movs	r3, #2
 8017ae2:	2200      	movs	r2, #0
 8017ae4:	f000 f868 	bl	8017bb8 <_lseek_r>
 8017ae8:	89a3      	ldrh	r3, [r4, #12]
 8017aea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017aee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017af2:	81a3      	strh	r3, [r4, #12]
 8017af4:	4632      	mov	r2, r6
 8017af6:	463b      	mov	r3, r7
 8017af8:	4628      	mov	r0, r5
 8017afa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017afe:	f000 b817 	b.w	8017b30 <_write_r>

08017b02 <__sseek>:
 8017b02:	b510      	push	{r4, lr}
 8017b04:	460c      	mov	r4, r1
 8017b06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017b0a:	f000 f855 	bl	8017bb8 <_lseek_r>
 8017b0e:	1c43      	adds	r3, r0, #1
 8017b10:	89a3      	ldrh	r3, [r4, #12]
 8017b12:	bf15      	itete	ne
 8017b14:	6560      	strne	r0, [r4, #84]	; 0x54
 8017b16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8017b1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017b1e:	81a3      	strheq	r3, [r4, #12]
 8017b20:	bf18      	it	ne
 8017b22:	81a3      	strhne	r3, [r4, #12]
 8017b24:	bd10      	pop	{r4, pc}

08017b26 <__sclose>:
 8017b26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017b2a:	f000 b813 	b.w	8017b54 <_close_r>
	...

08017b30 <_write_r>:
 8017b30:	b538      	push	{r3, r4, r5, lr}
 8017b32:	4d07      	ldr	r5, [pc, #28]	; (8017b50 <_write_r+0x20>)
 8017b34:	4604      	mov	r4, r0
 8017b36:	4608      	mov	r0, r1
 8017b38:	4611      	mov	r1, r2
 8017b3a:	2200      	movs	r2, #0
 8017b3c:	602a      	str	r2, [r5, #0]
 8017b3e:	461a      	mov	r2, r3
 8017b40:	f7eb ff6c 	bl	8003a1c <_write>
 8017b44:	1c43      	adds	r3, r0, #1
 8017b46:	d102      	bne.n	8017b4e <_write_r+0x1e>
 8017b48:	682b      	ldr	r3, [r5, #0]
 8017b4a:	b103      	cbz	r3, 8017b4e <_write_r+0x1e>
 8017b4c:	6023      	str	r3, [r4, #0]
 8017b4e:	bd38      	pop	{r3, r4, r5, pc}
 8017b50:	24008e30 	.word	0x24008e30

08017b54 <_close_r>:
 8017b54:	b538      	push	{r3, r4, r5, lr}
 8017b56:	4d06      	ldr	r5, [pc, #24]	; (8017b70 <_close_r+0x1c>)
 8017b58:	2300      	movs	r3, #0
 8017b5a:	4604      	mov	r4, r0
 8017b5c:	4608      	mov	r0, r1
 8017b5e:	602b      	str	r3, [r5, #0]
 8017b60:	f7eb ff78 	bl	8003a54 <_close>
 8017b64:	1c43      	adds	r3, r0, #1
 8017b66:	d102      	bne.n	8017b6e <_close_r+0x1a>
 8017b68:	682b      	ldr	r3, [r5, #0]
 8017b6a:	b103      	cbz	r3, 8017b6e <_close_r+0x1a>
 8017b6c:	6023      	str	r3, [r4, #0]
 8017b6e:	bd38      	pop	{r3, r4, r5, pc}
 8017b70:	24008e30 	.word	0x24008e30

08017b74 <_fstat_r>:
 8017b74:	b538      	push	{r3, r4, r5, lr}
 8017b76:	4d07      	ldr	r5, [pc, #28]	; (8017b94 <_fstat_r+0x20>)
 8017b78:	2300      	movs	r3, #0
 8017b7a:	4604      	mov	r4, r0
 8017b7c:	4608      	mov	r0, r1
 8017b7e:	4611      	mov	r1, r2
 8017b80:	602b      	str	r3, [r5, #0]
 8017b82:	f7eb ff73 	bl	8003a6c <_fstat>
 8017b86:	1c43      	adds	r3, r0, #1
 8017b88:	d102      	bne.n	8017b90 <_fstat_r+0x1c>
 8017b8a:	682b      	ldr	r3, [r5, #0]
 8017b8c:	b103      	cbz	r3, 8017b90 <_fstat_r+0x1c>
 8017b8e:	6023      	str	r3, [r4, #0]
 8017b90:	bd38      	pop	{r3, r4, r5, pc}
 8017b92:	bf00      	nop
 8017b94:	24008e30 	.word	0x24008e30

08017b98 <_isatty_r>:
 8017b98:	b538      	push	{r3, r4, r5, lr}
 8017b9a:	4d06      	ldr	r5, [pc, #24]	; (8017bb4 <_isatty_r+0x1c>)
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	4604      	mov	r4, r0
 8017ba0:	4608      	mov	r0, r1
 8017ba2:	602b      	str	r3, [r5, #0]
 8017ba4:	f7eb ff72 	bl	8003a8c <_isatty>
 8017ba8:	1c43      	adds	r3, r0, #1
 8017baa:	d102      	bne.n	8017bb2 <_isatty_r+0x1a>
 8017bac:	682b      	ldr	r3, [r5, #0]
 8017bae:	b103      	cbz	r3, 8017bb2 <_isatty_r+0x1a>
 8017bb0:	6023      	str	r3, [r4, #0]
 8017bb2:	bd38      	pop	{r3, r4, r5, pc}
 8017bb4:	24008e30 	.word	0x24008e30

08017bb8 <_lseek_r>:
 8017bb8:	b538      	push	{r3, r4, r5, lr}
 8017bba:	4d07      	ldr	r5, [pc, #28]	; (8017bd8 <_lseek_r+0x20>)
 8017bbc:	4604      	mov	r4, r0
 8017bbe:	4608      	mov	r0, r1
 8017bc0:	4611      	mov	r1, r2
 8017bc2:	2200      	movs	r2, #0
 8017bc4:	602a      	str	r2, [r5, #0]
 8017bc6:	461a      	mov	r2, r3
 8017bc8:	f7eb ff6b 	bl	8003aa2 <_lseek>
 8017bcc:	1c43      	adds	r3, r0, #1
 8017bce:	d102      	bne.n	8017bd6 <_lseek_r+0x1e>
 8017bd0:	682b      	ldr	r3, [r5, #0]
 8017bd2:	b103      	cbz	r3, 8017bd6 <_lseek_r+0x1e>
 8017bd4:	6023      	str	r3, [r4, #0]
 8017bd6:	bd38      	pop	{r3, r4, r5, pc}
 8017bd8:	24008e30 	.word	0x24008e30

08017bdc <_malloc_usable_size_r>:
 8017bdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017be0:	1f18      	subs	r0, r3, #4
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	bfbc      	itt	lt
 8017be6:	580b      	ldrlt	r3, [r1, r0]
 8017be8:	18c0      	addlt	r0, r0, r3
 8017bea:	4770      	bx	lr

08017bec <_read_r>:
 8017bec:	b538      	push	{r3, r4, r5, lr}
 8017bee:	4d07      	ldr	r5, [pc, #28]	; (8017c0c <_read_r+0x20>)
 8017bf0:	4604      	mov	r4, r0
 8017bf2:	4608      	mov	r0, r1
 8017bf4:	4611      	mov	r1, r2
 8017bf6:	2200      	movs	r2, #0
 8017bf8:	602a      	str	r2, [r5, #0]
 8017bfa:	461a      	mov	r2, r3
 8017bfc:	f7eb fef1 	bl	80039e2 <_read>
 8017c00:	1c43      	adds	r3, r0, #1
 8017c02:	d102      	bne.n	8017c0a <_read_r+0x1e>
 8017c04:	682b      	ldr	r3, [r5, #0]
 8017c06:	b103      	cbz	r3, 8017c0a <_read_r+0x1e>
 8017c08:	6023      	str	r3, [r4, #0]
 8017c0a:	bd38      	pop	{r3, r4, r5, pc}
 8017c0c:	24008e30 	.word	0x24008e30

08017c10 <_init>:
 8017c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c12:	bf00      	nop
 8017c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017c16:	bc08      	pop	{r3}
 8017c18:	469e      	mov	lr, r3
 8017c1a:	4770      	bx	lr

08017c1c <_fini>:
 8017c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c1e:	bf00      	nop
 8017c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017c22:	bc08      	pop	{r3}
 8017c24:	469e      	mov	lr, r3
 8017c26:	4770      	bx	lr
