library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 
entity dff is
   port
   (
      clock : in std_logic;
      reset : in std_logic;
      enable  : in std_logic;
      data : in std_logic;
      output : out std_logic
   );
end entity dff;
 
architecture Behavioral of dff is
begin
   process (clock) is
   begin
      if rising_edge(clock) then  
         if (reset='1') then   
            output <= '0';
         elsif (enable='1') then
            output <= data;
         end if;
      end if;
   end process;
end architecture Behavioral;