
*** Running vivado
    with args -log Root.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Root.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Root.tcl -notrace
Command: synth_design -top Root -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5275 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1455.820 ; gain = 83.902 ; free physical = 2018 ; free virtual = 19862
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Root' [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/new/Root.sv:3]
	Parameter SIMULATION bound to: TRUE - type: string 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter NUM_RANK bound to: 1 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ODTWRDEL bound to: 5'b01110 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_0' [/home/serlop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-5254-serlop-OptiPlex-7010/realtime/ddr4_phy_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_0' (1#1) [/home/serlop/mem_ctrl/mem_ctrl.runs/synth_1/.Xil/Vivado-5254-serlop-OptiPlex-7010/realtime/ddr4_phy_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'tCWL' does not match port width (6) of module 'ddr4_phy_0' [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/new/Root.sv:155]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_bus' does not match port width (512) of module 'ddr4_phy_0' [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/new/Root.sv:156]
WARNING: [Synth 8-350] instance 'phy' of module 'ddr4_phy_0' requires 50 connections, but only 49 given [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/new/Root.sv:101]
INFO: [Synth 8-6157] synthesizing module 'mem_ctrl' [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/custom_ctrl_v1/mem_ctrl.sv:23]
	Parameter SIMULATION bound to: TRUE - type: string 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter CWL bound to: 14 - type: integer 
	Parameter NUM_RANK bound to: 1 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01110 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter BEGIN_ADDRESS bound to: 20'b00000001000000000000 
	Parameter NUM_TRANSACT bound to: 6400 - type: integer 
	Parameter NUM_WRITES bound to: 3200 - type: integer 
	Parameter NUM_READS bound to: 3200 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter INT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter ACTIVATE bound to: 4'b0001 
	Parameter ACT_WAIT bound to: 4'b0010 
	Parameter WRITE bound to: 4'b0011 
	Parameter WRITE_WAIT bound to: 4'b0100 
	Parameter WR_RD_WAIT bound to: 4'b0101 
	Parameter READ bound to: 4'b0110 
	Parameter READ_WAIT bound to: 4'b0111 
	Parameter DONE bound to: 4'b1000 
	Parameter REFRESH bound to: 4'b1001 
	Parameter REF_WAIT bound to: 4'b1010 
	Parameter INIT bound to: 4'b0000 
	Parameter COUNTING bound to: 4'b0001 
	Parameter NEED_REF bound to: 4'b0010 
	Parameter REFI bound to: 2000 - type: integer 
	Parameter RFC bound to: 260 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/custom_ctrl_v1/mem_ctrl.sv:353]
INFO: [Synth 8-155] case statement is not full and has no default [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/custom_ctrl_v1/mem_ctrl.sv:588]
WARNING: [Synth 8-6014] Unused sequential element cmd_en_reg was removed.  [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/custom_ctrl_v1/mem_ctrl.sv:218]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/custom_ctrl_v1/mem_ctrl.sv:637]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/custom_ctrl_v1/mem_ctrl.sv:758]
WARNING: [Synth 8-3848] Net mc_ODT_temp in module/entity mem_ctrl does not have driver. [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/custom_ctrl_v1/mem_ctrl.sv:330]
INFO: [Synth 8-6155] done synthesizing module 'mem_ctrl' (2#1) [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/custom_ctrl_v1/mem_ctrl.sv:23]
WARNING: [Synth 8-3848] Net ddr4_par in module/entity Root does not have driver. [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/new/Root.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'Root' (3#1) [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/new/Root.sv:3]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[7]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[6]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[5]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[3]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[2]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[0]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port rdDataEnd
WARNING: [Synth 8-3331] design Root has unconnected port ddr4_par
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.570 ; gain = 129.652 ; free physical = 2024 ; free virtual = 19870
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.570 ; gain = 129.652 ; free physical = 2025 ; free virtual = 19871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.570 ; gain = 129.652 ; free physical = 2025 ; free virtual = 19871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc] for cell 'phy'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc] for cell 'phy'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/constrs_1/new/Root.xdc]
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/constrs_1/new/Root.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/serlop/mem_ctrl/mem_ctrl.srcs/constrs_1/new/Root.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Root_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Root_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.602 ; gain = 0.000 ; free physical = 1205 ; free virtual = 19051
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.602 ; gain = 0.000 ; free physical = 1206 ; free virtual = 19052
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.602 ; gain = 0.000 ; free physical = 1206 ; free virtual = 19052
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.602 ; gain = 0.000 ; free physical = 1206 ; free virtual = 19052
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2578.602 ; gain = 1206.684 ; free physical = 1277 ; free virtual = 19123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2578.602 ; gain = 1206.684 ; free physical = 1277 ; free virtual = 19123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_act_n. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_act_n. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[10]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[10]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[11]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[11]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[12]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[12]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[13]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[13]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[14]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[14]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[15]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[15]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[16]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[16]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[8]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[8]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[9]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[9]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ba[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ba[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ba[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ba[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_bg[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_bg[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_bg[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_bg[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ck_c. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ck_c. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ck_t. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ck_t. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_cke[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_cke[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_cs_n[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_cs_n[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[10]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[10]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[11]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[11]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[12]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[12]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[13]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[13]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[14]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[14]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[15]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[15]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[16]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[16]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[17]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[17]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[18]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[18]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[19]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[19]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[20]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[20]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[21]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[21]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[22]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[22]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[23]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[23]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[24]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[24]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[25]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[25]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[26]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[26]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[27]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[27]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[28]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[28]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[29]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[29]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[30]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[30]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[31]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[31]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[32]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[32]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[33]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[33]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[34]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[34]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[35]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[35]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[36]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[36]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[37]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[37]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[38]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[38]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[39]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[39]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[40]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[40]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[41]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[41]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[42]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[42]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[43]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[43]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[44]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[44]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[45]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[45]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[46]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[46]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[47]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[47]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[48]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[48]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[49]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[49]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[50]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[50]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[51]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[51]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[52]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[52]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[53]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[53]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[54]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[54]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[55]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[55]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[56]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[56]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[57]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[57]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[58]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[58]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[59]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[59]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[60]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[60]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[61]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[61]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[62]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[62]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[63]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[63]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[8]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[8]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[9]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[9]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[1]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[2]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[3]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[4]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[5]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[6]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[7]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_odt[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_odt[0]. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_reset_n. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_reset_n. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0/ddr4_phy_0_in_context.xdc, line 240).
Applied set_property DONT_TOUCH = true for phy. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2578.602 ; gain = 1206.684 ; free physical = 1276 ; free virtual = 19122
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mc_BG_reg[15:0]' into 'mc_BA_reg[15:0]' [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/imports/custom_ctrl_v1/mem_ctrl.sv:344]
INFO: [Synth 8-802] inferred FSM for state register 'ref_state_reg' in module 'mem_ctrl'
INFO: [Synth 8-5544] ROM "wr_to_rd_dly_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "act_wait_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_cycle_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                             0000
                COUNTING |                               01 |                             0001
                NEED_REF |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ref_state_reg' using encoding 'sequential' in module 'mem_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2578.602 ; gain = 1206.684 ; free physical = 1268 ; free virtual = 19115
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              136 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 74    
+---Muxes : 
	  12 Input    136 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              136 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 74    
+---Muxes : 
	  12 Input    136 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[7]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[6]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[5]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[4]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[3]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[2]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[1]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port mc_ODT[0]
WARNING: [Synth 8-3331] design mem_ctrl has unconnected port rdDataEnd
WARNING: [Synth 8-3331] design Root has unconnected port ddr4_par
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_ctrl/hold_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_ctrl/hold_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mem_ctrl/addr_gen_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mem_ctrl/addr_gen_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mem_ctrl/addr_gen_reg[2] )
INFO: [Synth 8-3886] merging instance 'mem_ctrl/winRank_temp_reg[0]' (FD) to 'mem_ctrl/winRank_temp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_ctrl/winRank_temp_reg[1] )
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_CS_n_reg[0]' (FDSE) to 'mem_ctrl/mc_CS_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_CS_n_reg[2]' (FDSE) to 'mem_ctrl/mc_CS_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_CS_n_reg[3]' (FDSE) to 'mem_ctrl/mc_CS_n_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_CS_n_reg[4]' (FDSE) to 'mem_ctrl/mc_CS_n_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_CS_n_reg[5]' (FDSE) to 'mem_ctrl/mc_CS_n_reg[6]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_CS_n_reg[6]' (FDSE) to 'mem_ctrl/mc_CS_n_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_ctrl/mc_CS_n_reg[7] )
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[0]' (FDSE) to 'mem_ctrl/mc_BA_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[1]' (FDSE) to 'mem_ctrl/mc_BA_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[2]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[3]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[4]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[5]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[6]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[7]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[8]' (FDSE) to 'mem_ctrl/mc_BA_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[10]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[11]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[12]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[13]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_BA_reg[14]' (FDSE) to 'mem_ctrl/mc_BA_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_ctrl/mc_BA_reg[15] )
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[0]' (FDSE) to 'mem_ctrl/mc_ADR_reg[1]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[1]' (FDSE) to 'mem_ctrl/mc_ADR_reg[2]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[2]' (FDSE) to 'mem_ctrl/mc_ADR_reg[3]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[3]' (FDSE) to 'mem_ctrl/mc_ADR_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[4]' (FDSE) to 'mem_ctrl/mc_ADR_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[5]' (FDSE) to 'mem_ctrl/mc_ADR_reg[6]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[6]' (FDSE) to 'mem_ctrl/mc_ADR_reg[7]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[8]' (FDSE) to 'mem_ctrl/mc_ADR_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[9]' (FDSE) to 'mem_ctrl/mc_ADR_reg[10]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[10]' (FDSE) to 'mem_ctrl/mc_ADR_reg[11]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[11]' (FDSE) to 'mem_ctrl/mc_ADR_reg[12]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[12]' (FDSE) to 'mem_ctrl/mc_ADR_reg[13]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[13]' (FDSE) to 'mem_ctrl/mc_ADR_reg[14]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[14]' (FDSE) to 'mem_ctrl/mc_ADR_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[16]' (FDSE) to 'mem_ctrl/mc_ADR_reg[17]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[17]' (FDSE) to 'mem_ctrl/mc_ADR_reg[18]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[18]' (FDSE) to 'mem_ctrl/mc_ADR_reg[19]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[19]' (FDSE) to 'mem_ctrl/mc_ADR_reg[20]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[20]' (FDSE) to 'mem_ctrl/mc_ADR_reg[21]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[21]' (FDSE) to 'mem_ctrl/mc_ADR_reg[22]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[22]' (FDSE) to 'mem_ctrl/mc_ADR_reg[23]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[24]' (FDSE) to 'mem_ctrl/mc_ADR_reg[25]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[25]' (FDSE) to 'mem_ctrl/mc_ADR_reg[26]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[26]' (FDSE) to 'mem_ctrl/mc_ADR_reg[27]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[27]' (FDSE) to 'mem_ctrl/mc_ADR_reg[28]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[28]' (FDSE) to 'mem_ctrl/mc_ADR_reg[29]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[29]' (FDSE) to 'mem_ctrl/mc_ADR_reg[30]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[30]' (FDSE) to 'mem_ctrl/mc_ADR_reg[31]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[32]' (FDSE) to 'mem_ctrl/mc_ADR_reg[33]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[33]' (FDSE) to 'mem_ctrl/mc_ADR_reg[34]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[34]' (FDSE) to 'mem_ctrl/mc_ADR_reg[35]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[35]' (FDSE) to 'mem_ctrl/mc_ADR_reg[36]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[36]' (FDSE) to 'mem_ctrl/mc_ADR_reg[37]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[37]' (FDSE) to 'mem_ctrl/mc_ADR_reg[38]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[38]' (FDSE) to 'mem_ctrl/mc_ADR_reg[39]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[40]' (FDSE) to 'mem_ctrl/mc_ADR_reg[41]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[41]' (FDSE) to 'mem_ctrl/mc_ADR_reg[42]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[42]' (FDSE) to 'mem_ctrl/mc_ADR_reg[43]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[43]' (FDSE) to 'mem_ctrl/mc_ADR_reg[44]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[44]' (FDSE) to 'mem_ctrl/mc_ADR_reg[45]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[45]' (FDSE) to 'mem_ctrl/mc_ADR_reg[46]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[46]' (FDSE) to 'mem_ctrl/mc_ADR_reg[47]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[48]' (FDSE) to 'mem_ctrl/mc_ADR_reg[49]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[49]' (FDSE) to 'mem_ctrl/mc_ADR_reg[50]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[50]' (FDSE) to 'mem_ctrl/mc_ADR_reg[51]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[51]' (FDSE) to 'mem_ctrl/mc_ADR_reg[52]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[52]' (FDSE) to 'mem_ctrl/mc_ADR_reg[53]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[53]' (FDSE) to 'mem_ctrl/mc_ADR_reg[54]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[54]' (FDSE) to 'mem_ctrl/mc_ADR_reg[55]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[56]' (FDSE) to 'mem_ctrl/mc_ADR_reg[57]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[57]' (FDSE) to 'mem_ctrl/mc_ADR_reg[58]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[58]' (FDSE) to 'mem_ctrl/mc_ADR_reg[59]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[59]' (FDSE) to 'mem_ctrl/mc_ADR_reg[60]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[60]' (FDSE) to 'mem_ctrl/mc_ADR_reg[61]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[61]' (FDSE) to 'mem_ctrl/mc_ADR_reg[62]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[62]' (FDSE) to 'mem_ctrl/mc_ADR_reg[63]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[64]' (FDSE) to 'mem_ctrl/mc_ADR_reg[65]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[65]' (FDSE) to 'mem_ctrl/mc_ADR_reg[66]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[66]' (FDSE) to 'mem_ctrl/mc_ADR_reg[67]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[67]' (FDSE) to 'mem_ctrl/mc_ADR_reg[68]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[68]' (FDSE) to 'mem_ctrl/mc_ADR_reg[69]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[69]' (FDSE) to 'mem_ctrl/mc_ADR_reg[70]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[70]' (FDSE) to 'mem_ctrl/mc_ADR_reg[71]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[72]' (FDSE) to 'mem_ctrl/mc_ADR_reg[73]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[73]' (FDSE) to 'mem_ctrl/mc_ADR_reg[74]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[74]' (FDSE) to 'mem_ctrl/mc_ADR_reg[75]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[75]' (FDSE) to 'mem_ctrl/mc_ADR_reg[76]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[76]' (FDSE) to 'mem_ctrl/mc_ADR_reg[77]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[77]' (FDSE) to 'mem_ctrl/mc_ADR_reg[78]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[78]' (FDSE) to 'mem_ctrl/mc_ADR_reg[79]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[80]' (FDSE) to 'mem_ctrl/mc_ADR_reg[81]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[81]' (FDSE) to 'mem_ctrl/mc_ADR_reg[82]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[82]' (FDSE) to 'mem_ctrl/mc_ADR_reg[83]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[83]' (FDSE) to 'mem_ctrl/mc_ADR_reg[84]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[84]' (FDSE) to 'mem_ctrl/mc_ADR_reg[85]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[85]' (FDSE) to 'mem_ctrl/mc_ADR_reg[86]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[86]' (FDSE) to 'mem_ctrl/mc_ADR_reg[87]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[88]' (FDSE) to 'mem_ctrl/mc_ADR_reg[89]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl/mc_ADR_reg[89]' (FDSE) to 'mem_ctrl/mc_ADR_reg[90]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_ctrl/mc_ADR_reg[135] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_ctrl/mc_ACT_n_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_ctrl/wdf_data0_inferred /\mem_ctrl/wdf_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_ctrl/wdf_data0_inferred /\mem_ctrl/wdf_data_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2578.602 ; gain = 1206.684 ; free physical = 1256 ; free virtual = 19105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'phy/addn_ui_clkout1' to pin 'phy/bbstub_addn_ui_clkout1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'phy/c0_ddr4_ui_clk' to pin 'phy/bbstub_c0_ddr4_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'phy/dbg_clk' to pin 'phy/bbstub_dbg_clk/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:14 . Memory (MB): peak = 2832.203 ; gain = 1460.285 ; free physical = 683 ; free virtual = 18532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 2854.234 ; gain = 1482.316 ; free physical = 679 ; free virtual = 18528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 2862.242 ; gain = 1490.324 ; free physical = 677 ; free virtual = 18526
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2862.242 ; gain = 1490.324 ; free physical = 677 ; free virtual = 18526
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2862.242 ; gain = 1490.324 ; free physical = 677 ; free virtual = 18526
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2862.242 ; gain = 1490.324 ; free physical = 677 ; free virtual = 18526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2862.242 ; gain = 1490.324 ; free physical = 677 ; free virtual = 18526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2862.242 ; gain = 1490.324 ; free physical = 677 ; free virtual = 18526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2862.242 ; gain = 1490.324 ; free physical = 677 ; free virtual = 18526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ddr4_phy_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ddr4_phy_0 |     1|
|2     |CARRY8     |     8|
|3     |LUT1       |     7|
|4     |LUT2       |    10|
|5     |LUT3       |    15|
|6     |LUT4       |    31|
|7     |LUT5       |    19|
|8     |LUT6       |    23|
|9     |FDRE       |    91|
|10    |FDSE       |    18|
|11    |IBUF       |     1|
|12    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |  1302|
|2     |  mem_ctrl |mem_ctrl |   222|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2862.242 ; gain = 1490.324 ; free physical = 677 ; free virtual = 18526
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 2862.242 ; gain = 413.293 ; free physical = 714 ; free virtual = 18563
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2862.250 ; gain = 1490.324 ; free physical = 718 ; free virtual = 18568
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.258 ; gain = 0.000 ; free physical = 653 ; free virtual = 18502
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 2905.258 ; gain = 1544.891 ; free physical = 708 ; free virtual = 18557
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.258 ; gain = 0.000 ; free physical = 708 ; free virtual = 18557
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/serlop/mem_ctrl/mem_ctrl.runs/synth_1/Root.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Root_utilization_synth.rpt -pb Root_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  1 10:29:29 2019...
