#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffe56bede0 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffe5696a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffe5696a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffe5696aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffe5696ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000001000000000000>;
P_0x7fffe5696b20 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffe5696b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000111>;
P_0x7fffe5696ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010101>;
P_0x7fffe5696be0 .param/str "TRACE_FILE" 0 2 37, "prog1.mem";
P_0x7fffe5696c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffe56ee7c0_0 .var/i "address_file", 31 0;
v0x7fffe56ee8c0_0 .var "address_in", 31 0;
v0x7fffe56ee9b0_0 .var "clk", 0 0;
v0x7fffe56eea80_0 .var "data_in", 31 0;
v0x7fffe56eeb20_0 .net "data_out", 31 0, v0x7fffe56edbf0_0;  1 drivers
v0x7fffe56eebc0_0 .var "enable", 0 0;
v0x7fffe56eecb0_0 .net "hit", 0 0, L_0x7fffe56f05d0;  1 drivers
v0x7fffe56eed50_0 .var/i "miss_count", 31 0;
v0x7fffe56eedf0_0 .var "rst", 0 0;
v0x7fffe56eefb0_0 .var/i "scan_file", 31 0;
v0x7fffe56ef090_0 .var/i "total_count", 31 0;
E_0x7fffe56917a0 .event negedge, v0x7fffe56e9750_0;
S_0x7fffe56bfab0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffe56bede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffe56ab880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffe56ab8c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffe56ab900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffe56ab940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffe56ab980 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffe56ab9c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000111>;
P_0x7fffe56aba00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010101>;
P_0x7fffe56aba40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffe56ed700_0 .net *"_ivl_5", 7 0, L_0x7fffe56f0710;  1 drivers
v0x7fffe56ed7e0_0 .net "address_in", 31 0, v0x7fffe56ee8c0_0;  1 drivers
v0x7fffe56ed8c0_0 .net "clk", 0 0, v0x7fffe56ee9b0_0;  1 drivers
v0x7fffe56ed990 .array "data", 0 1;
v0x7fffe56ed990_0 .net v0x7fffe56ed990 0, 31 0, L_0x7fffe56c1d70; 1 drivers
v0x7fffe56ed990_1 .net v0x7fffe56ed990 1, 31 0, L_0x7fffe56f03d0; 1 drivers
v0x7fffe56edab0_0 .net "data_in", 31 0, v0x7fffe56eea80_0;  1 drivers
v0x7fffe56edbf0_0 .var "data_out", 31 0;
v0x7fffe56edcb0_0 .net "enable", 0 0, v0x7fffe56eebc0_0;  1 drivers
v0x7fffe56edd50_0 .var "enables", 1 0;
v0x7fffe56ede10_0 .net "hit_out", 0 0, L_0x7fffe56f05d0;  alias, 1 drivers
v0x7fffe56eded0_0 .var "hits", 1 0;
v0x7fffe56edf90_0 .net "match", 1 0, v0x7fffe56ed5d0_0;  1 drivers
v0x7fffe56ee030_0 .net "rst", 0 0, v0x7fffe56eedf0_0;  1 drivers
v0x7fffe56ee0d0_0 .net "set_idx", 6 0, L_0x7fffe56f0800;  1 drivers
v0x7fffe56ee190_0 .net "tag", 20 0, L_0x7fffe56f08f0;  1 drivers
v0x7fffe56ee2a0 .array "tags", 0 1;
v0x7fffe56ee2a0_0 .net v0x7fffe56ee2a0 0, 20 0, L_0x7fffe56c5fc0; 1 drivers
v0x7fffe56ee2a0_1 .net v0x7fffe56ee2a0 1, 20 0, L_0x7fffe56f00a0; 1 drivers
v0x7fffe56ee380 .array "valids", 0 1;
v0x7fffe56ee380_0 .net v0x7fffe56ee380 0, 0 0, L_0x7fffe56ce1a0; 1 drivers
v0x7fffe56ee380_1 .net v0x7fffe56ee380 1, 0 0, L_0x7fffe5687580; 1 drivers
v0x7fffe56ee480_0 .var/i "w", 31 0;
v0x7fffe56ee630_0 .net "way", 1 0, L_0x7fffe56cd060;  1 drivers
E_0x7fffe568f970 .event edge, v0x7fffe56c1070_0, v0x7fffe56ce300_0;
E_0x7fffe568ab50 .event edge, v0x7fffe56e9810_0, v0x7fffe56eb1f0_0;
L_0x7fffe56efa10 .part v0x7fffe56edd50_0, 0, 1;
L_0x7fffe56f04e0 .part v0x7fffe56edd50_0, 1, 1;
L_0x7fffe56f05d0 .reduce/or v0x7fffe56eded0_0;
L_0x7fffe56f0710 .part v0x7fffe56ee8c0_0, 4, 8;
L_0x7fffe56f0800 .part L_0x7fffe56f0710, 0, 7;
L_0x7fffe56f08f0 .part v0x7fffe56ee8c0_0, 11, 21;
S_0x7fffe56c0810 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffe56bfab0;
 .timescale -9 -12;
S_0x7fffe56b73c0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffe56c0810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffe5651620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x7fffe5651660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000000111>;
P_0x7fffe56516a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000010>;
L_0x7fffe56cd060 .functor BUFZ 2, v0x7fffe5686880_0, C4<00>, C4<00>, C4<00>;
v0x7fffe56a46f0_0 .net "clk", 0 0, v0x7fffe56ee9b0_0;  alias, 1 drivers
v0x7fffe56cc5c0 .array "curr", 0 127, 1 0;
v0x7fffe56ce300_0 .net "enable", 0 0, v0x7fffe56eebc0_0;  alias, 1 drivers
v0x7fffe56c6160_0 .var/i "i", 31 0;
v0x7fffe56c1070_0 .net "next_out", 1 0, L_0x7fffe56cd060;  alias, 1 drivers
v0x7fffe5686880_0 .var "prev", 1 0;
v0x7fffe56e9750_0 .net "rst", 0 0, v0x7fffe56eedf0_0;  alias, 1 drivers
v0x7fffe56e9810_0 .net "set_in", 6 0, L_0x7fffe56f0800;  alias, 1 drivers
v0x7fffe56e98f0_0 .net "way_in", 1 0, v0x7fffe56ed5d0_0;  alias, 1 drivers
E_0x7fffe56ce270 .event edge, v0x7fffe56ce300_0, v0x7fffe56e9810_0;
E_0x7fffe56bdc90 .event posedge, v0x7fffe56a46f0_0;
S_0x7fffe56e9a90 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffe56bfab0;
 .timescale -9 -12;
P_0x7fffe56e9c60 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffe56e9d20 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffe56e9a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffe56e9f00 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffe56e9f40 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffe56e9f80 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffe56ce1a0 .functor BUFZ 1, L_0x7fffe56ef190, C4<0>, C4<0>, C4<0>;
L_0x7fffe56c5fc0 .functor BUFZ 21, L_0x7fffe56ef4a0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffe56c1d70 .functor BUFZ 32, L_0x7fffe56ef750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffe56ea0f0_0 .net *"_ivl_0", 0 0, L_0x7fffe56ef190;  1 drivers
v0x7fffe56ea390_0 .net *"_ivl_10", 8 0, L_0x7fffe56ef540;  1 drivers
L_0x7f0d1cfc0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe56ea470_0 .net *"_ivl_13", 1 0, L_0x7f0d1cfc0060;  1 drivers
v0x7fffe56ea560_0 .net *"_ivl_16", 31 0, L_0x7fffe56ef750;  1 drivers
v0x7fffe56ea640_0 .net *"_ivl_18", 8 0, L_0x7fffe56ef7f0;  1 drivers
v0x7fffe56ea770_0 .net *"_ivl_2", 8 0, L_0x7fffe56ef2b0;  1 drivers
L_0x7f0d1cfc00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe56ea850_0 .net *"_ivl_21", 1 0, L_0x7f0d1cfc00a8;  1 drivers
L_0x7f0d1cfc0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe56ea930_0 .net *"_ivl_5", 1 0, L_0x7f0d1cfc0018;  1 drivers
v0x7fffe56eaa10_0 .net *"_ivl_8", 20 0, L_0x7fffe56ef4a0;  1 drivers
v0x7fffe56eaaf0_0 .var/i "block", 31 0;
v0x7fffe56eabd0_0 .net "clk", 0 0, v0x7fffe56ee9b0_0;  alias, 1 drivers
v0x7fffe56eac70 .array "data", 0 127, 31 0;
v0x7fffe56ead10_0 .net "data_in", 31 0, v0x7fffe56eea80_0;  alias, 1 drivers
v0x7fffe56eadf0_0 .net "data_out", 31 0, L_0x7fffe56c1d70;  alias, 1 drivers
v0x7fffe56eaed0_0 .net "enable", 0 0, L_0x7fffe56efa10;  1 drivers
v0x7fffe56eaf90_0 .net "index_in", 6 0, L_0x7fffe56f0800;  alias, 1 drivers
v0x7fffe56eb080_0 .net "rst", 0 0, v0x7fffe56eedf0_0;  alias, 1 drivers
v0x7fffe56eb150 .array "tag", 0 127, 20 0;
v0x7fffe56eb1f0_0 .net "tag_in", 20 0, L_0x7fffe56f08f0;  alias, 1 drivers
v0x7fffe56eb2b0_0 .net "tag_out", 20 0, L_0x7fffe56c5fc0;  alias, 1 drivers
v0x7fffe56eb390 .array "valid", 0 127, 0 0;
v0x7fffe56eb430_0 .net "valid_out", 0 0, L_0x7fffe56ce1a0;  alias, 1 drivers
E_0x7fffe5673b80 .event posedge, v0x7fffe56eaed0_0;
L_0x7fffe56ef190 .array/port v0x7fffe56eb390, L_0x7fffe56ef2b0;
L_0x7fffe56ef2b0 .concat [ 7 2 0 0], L_0x7fffe56f0800, L_0x7f0d1cfc0018;
L_0x7fffe56ef4a0 .array/port v0x7fffe56eb150, L_0x7fffe56ef540;
L_0x7fffe56ef540 .concat [ 7 2 0 0], L_0x7fffe56f0800, L_0x7f0d1cfc0060;
L_0x7fffe56ef750 .array/port v0x7fffe56eac70, L_0x7fffe56ef7f0;
L_0x7fffe56ef7f0 .concat [ 7 2 0 0], L_0x7fffe56f0800, L_0x7f0d1cfc00a8;
S_0x7fffe56eb610 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffe56bfab0;
 .timescale -9 -12;
P_0x7fffe56eb7f0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffe56eb8b0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffe56eb610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffe56eba90 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffe56ebad0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffe56ebb10 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffe5687580 .functor BUFZ 1, L_0x7fffe56efab0, C4<0>, C4<0>, C4<0>;
L_0x7fffe56f00a0 .functor BUFZ 21, L_0x7fffe56efd30, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffe56f03d0 .functor BUFZ 32, L_0x7fffe56f01b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffe56ebcb0_0 .net *"_ivl_0", 0 0, L_0x7fffe56efab0;  1 drivers
v0x7fffe56ebf50_0 .net *"_ivl_10", 8 0, L_0x7fffe56efdd0;  1 drivers
L_0x7f0d1cfc0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe56ec030_0 .net *"_ivl_13", 1 0, L_0x7f0d1cfc0138;  1 drivers
v0x7fffe56ec120_0 .net *"_ivl_16", 31 0, L_0x7fffe56f01b0;  1 drivers
v0x7fffe56ec200_0 .net *"_ivl_18", 8 0, L_0x7fffe56f0250;  1 drivers
v0x7fffe56ec330_0 .net *"_ivl_2", 8 0, L_0x7fffe56efb50;  1 drivers
L_0x7f0d1cfc0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe56ec410_0 .net *"_ivl_21", 1 0, L_0x7f0d1cfc0180;  1 drivers
L_0x7f0d1cfc00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe56ec4f0_0 .net *"_ivl_5", 1 0, L_0x7f0d1cfc00f0;  1 drivers
v0x7fffe56ec5d0_0 .net *"_ivl_8", 20 0, L_0x7fffe56efd30;  1 drivers
v0x7fffe56ec6b0_0 .var/i "block", 31 0;
v0x7fffe56ec790_0 .net "clk", 0 0, v0x7fffe56ee9b0_0;  alias, 1 drivers
v0x7fffe56ec830 .array "data", 0 127, 31 0;
v0x7fffe56ec8f0_0 .net "data_in", 31 0, v0x7fffe56eea80_0;  alias, 1 drivers
v0x7fffe56ec9b0_0 .net "data_out", 31 0, L_0x7fffe56f03d0;  alias, 1 drivers
v0x7fffe56eca70_0 .net "enable", 0 0, L_0x7fffe56f04e0;  1 drivers
v0x7fffe56ecb30_0 .net "index_in", 6 0, L_0x7fffe56f0800;  alias, 1 drivers
v0x7fffe56ecc40_0 .net "rst", 0 0, v0x7fffe56eedf0_0;  alias, 1 drivers
v0x7fffe56ecd30 .array "tag", 0 127, 20 0;
v0x7fffe56ecdf0_0 .net "tag_in", 20 0, L_0x7fffe56f08f0;  alias, 1 drivers
v0x7fffe56eceb0_0 .net "tag_out", 20 0, L_0x7fffe56f00a0;  alias, 1 drivers
v0x7fffe56ecf70 .array "valid", 0 127, 0 0;
v0x7fffe56ed010_0 .net "valid_out", 0 0, L_0x7fffe5687580;  alias, 1 drivers
E_0x7fffe569a3a0 .event posedge, v0x7fffe56eca70_0;
L_0x7fffe56efab0 .array/port v0x7fffe56ecf70, L_0x7fffe56efb50;
L_0x7fffe56efb50 .concat [ 7 2 0 0], L_0x7fffe56f0800, L_0x7f0d1cfc00f0;
L_0x7fffe56efd30 .array/port v0x7fffe56ecd30, L_0x7fffe56efdd0;
L_0x7fffe56efdd0 .concat [ 7 2 0 0], L_0x7fffe56f0800, L_0x7f0d1cfc0138;
L_0x7fffe56f01b0 .array/port v0x7fffe56ec830, L_0x7fffe56f0250;
L_0x7fffe56f0250 .concat [ 7 2 0 0], L_0x7fffe56f0800, L_0x7f0d1cfc0180;
S_0x7fffe56ed240 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffe56bfab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffe56c1b90 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffe56c1bd0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffe56ed4d0_0 .net "in", 1 0, v0x7fffe56eded0_0;  1 drivers
v0x7fffe56ed5d0_0 .var "out", 1 0;
E_0x7fffe56828e0 .event edge, v0x7fffe56ed4d0_0;
    .scope S_0x7fffe56b73c0;
T_0 ;
    %wait E_0x7fffe56bdc90;
    %load/vec4 v0x7fffe56e9750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe56c6160_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffe56c6160_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x7fffe56c6160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56cc5c0, 0, 4;
    %load/vec4 v0x7fffe56c6160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe56c6160_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffe56ce300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffe56e9810_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fffe56cc5c0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x7fffe56e9810_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0x7fffe56cc5c0, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe56b73c0;
T_1 ;
    %wait E_0x7fffe56ce270;
    %load/vec4 v0x7fffe56e9810_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fffe56cc5c0, 4;
    %store/vec4 v0x7fffe5686880_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffe56e9d20;
T_2 ;
    %wait E_0x7fffe56bdc90;
    %load/vec4 v0x7fffe56eb080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe56eaaf0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffe56eaaf0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffe56eaaf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56eb390, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffe56eaaf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56eb150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffe56eaaf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56eac70, 0, 4;
    %load/vec4 v0x7fffe56eaaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe56eaaf0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffe56e9d20;
T_3 ;
    %wait E_0x7fffe5673b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffe56eaf90_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56eb390, 0, 4;
    %load/vec4 v0x7fffe56eb1f0_0;
    %load/vec4 v0x7fffe56eaf90_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56eb150, 0, 4;
    %load/vec4 v0x7fffe56ead10_0;
    %load/vec4 v0x7fffe56eaf90_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56eac70, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe56eb8b0;
T_4 ;
    %wait E_0x7fffe56bdc90;
    %load/vec4 v0x7fffe56ecc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe56ec6b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffe56ec6b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffe56ec6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56ecf70, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffe56ec6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56ecd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffe56ec6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56ec830, 0, 4;
    %load/vec4 v0x7fffe56ec6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe56ec6b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe56eb8b0;
T_5 ;
    %wait E_0x7fffe569a3a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffe56ecb30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56ecf70, 0, 4;
    %load/vec4 v0x7fffe56ecdf0_0;
    %load/vec4 v0x7fffe56ecb30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56ecd30, 0, 4;
    %load/vec4 v0x7fffe56ec8f0_0;
    %load/vec4 v0x7fffe56ecb30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe56ec830, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffe56ed240;
T_6 ;
    %wait E_0x7fffe56828e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffe56ed5d0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffe56ed5d0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffe56ed4d0_0;
    %load/vec4 v0x7fffe56ed5d0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffe56ed5d0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffe56ed5d0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffe56bfab0;
T_7 ;
    %wait E_0x7fffe56bdc90;
    %load/vec4 v0x7fffe56ee030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe56eded0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe56edd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe56edbf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffe56edcb0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffe56ee630_0;
    %shiftl 4;
    %assign/vec4 v0x7fffe56edd50_0, 0;
    %load/vec4 v0x7fffe56edcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffe56ee630_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffe56edf90_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffe56ed990, 4;
    %assign/vec4 v0x7fffe56edbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe56ee480_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffe56ee480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffe56ee190_0;
    %ix/getv/s 4, v0x7fffe56ee480_0;
    %load/vec4a v0x7fffe56ee2a0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffe56ee480_0;
    %load/vec4a v0x7fffe56ee380, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffe56ee480_0;
    %store/vec4 v0x7fffe56eded0_0, 4, 1;
    %load/vec4 v0x7fffe56ee480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe56ee480_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffe56bfab0;
T_8 ;
    %wait E_0x7fffe568ab50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe56ee480_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffe56ee480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffe56ee190_0;
    %ix/getv/s 4, v0x7fffe56ee480_0;
    %load/vec4a v0x7fffe56ee2a0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffe56ee480_0;
    %load/vec4a v0x7fffe56ee380, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffe56ee480_0;
    %store/vec4 v0x7fffe56eded0_0, 4, 1;
    %load/vec4 v0x7fffe56ee480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe56ee480_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffe56bfab0;
T_9 ;
    %wait E_0x7fffe568f970;
    %load/vec4 v0x7fffe56edcb0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffe56ee630_0;
    %shiftl 4;
    %assign/vec4 v0x7fffe56edd50_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffe56bede0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe56eed50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe56ef090_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffe56bede0;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffe56bfab0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffe56bede0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe56ee9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe56eedf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe56ee9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe56eedf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe56ee9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe56eedf0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffe56ee9b0_0;
    %inv;
    %store/vec4 v0x7fffe56ee9b0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffe56bede0;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffe5696be0, "r" {0 0 0};
    %store/vec4 v0x7fffe56ee7c0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffe56ee7c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffe56ee7c0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffe56bede0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe56eebc0_0, 0;
    %wait E_0x7fffe56917a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffe56ee7c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffe56eed50_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffe56ef090_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffe56eed50_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffe56ef090_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffe56aba40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffe56ab9c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffe56aba00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffe5696a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000001000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffe5696b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffe56ee7c0_0, "%x\012", v0x7fffe56ee8c0_0 {0 0 0};
    %store/vec4 v0x7fffe56eefb0_0, 0, 32;
    %wait E_0x7fffe56bdc90;
    %load/vec4 v0x7fffe56ef090_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffe56ef090_0, 0;
    %load/vec4 v0x7fffe56eecb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffe56eed50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffe56eed50_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffe56eea80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe56eebc0_0, 0;
T_14.3 ;
    %wait E_0x7fffe56bdc90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe56eebc0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
