CxlResult:C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/cam_v2_4_0/.cxl.verilog.cam_v2_4_0.cam_v2_4_0.nt64.rpt =
	ExecutionPlatform = nt64 ,
	SourceLibrary = cam_v2_4_0 ,
	SourcePath = C:\Xilinx\Vivado\2022.2\data ,
	Simulator = modelsim ,
	SimulatorVersion = 10.5b ,
	CompiledLibrary = cam_v2_4_0 ,
	CompiledPath = C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/cam_v2_4_0 ,
	Timestamp = Thu Mar  2 16:47:36 2023 ,
	Time = 1677775656 ,
	Language = verilog ,
	XilinxVersion = 2022.2 ,
	LogFile = C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/cam_v2_4_0/.cxl.verilog.cam_v2_4_0.cam_v2_4_0.nt64.log ,
	NumOfErrors = 1 ,
	NumOfWarnings = 566 ,
	Error = C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L cam_v2_4_0 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work cam_v2_4_0 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/cam_v2_4_0/.cxl.systemverilog.cam_v2_4_0.cam_v2_4_0.nt64.cmf ,
