<stg><name>dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 18, void @empty_5, void @empty_2, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16">
<![CDATA[
entry:2 %a = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="21" op_0_bw="16">
<![CDATA[
entry:3 %sext_ln70 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="16">
<![CDATA[
entry:4 %sext_ln73 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:5 %mul_ln73 = mul i21 %sext_ln70, i21 11

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i21.i32.i32, i21 %mul_ln73, i32 3, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="18">
<![CDATA[
entry:7 %p_cast_cast = sext i18 %trunc_ln

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16">
<![CDATA[
entry:8 %a_18 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17

]]></Node>
<StgValue><ssdm name="a_18"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:9 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="18">
<![CDATA[
entry:10 %sext_ln73_1 = sext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:11 %sub_ln73 = sub i19 0, i19 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %sub_ln73, i32 3, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="16">
<![CDATA[
entry:13 %sext_ln73_19 = sext i16 %trunc_ln42_s

]]></Node>
<StgValue><ssdm name="sext_ln73_19"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:14 %shl_ln73_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_18, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="20" op_0_bw="19">
<![CDATA[
entry:15 %sext_ln73_2 = sext i19 %shl_ln73_1

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:16 %shl_ln73_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_18, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="17">
<![CDATA[
entry:17 %sext_ln73_3 = sext i17 %shl_ln73_2

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:18 %sub_ln73_1 = sub i20 %sext_ln73_2, i20 %sext_ln73_3

]]></Node>
<StgValue><ssdm name="sub_ln73_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %trunc_ln42_71 = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %sub_ln73_1, i32 3, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln42_71"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="17">
<![CDATA[
entry:20 %p_cast13_cast = sext i17 %trunc_ln42_71

]]></Node>
<StgValue><ssdm name="p_cast13_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16">
<![CDATA[
entry:21 %a_19 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16

]]></Node>
<StgValue><ssdm name="a_19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:22 %shl_ln73_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_19, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="21" op_0_bw="20">
<![CDATA[
entry:23 %sext_ln73_4 = sext i20 %shl_ln73_3

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:24 %sub_ln73_2 = sub i21 0, i21 %sext_ln73_4

]]></Node>
<StgValue><ssdm name="sub_ln73_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln42_72 = partselect i18 @_ssdm_op_PartSelect.i18.i21.i32.i32, i21 %sub_ln73_2, i32 3, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln42_72"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="18">
<![CDATA[
entry:26 %p_cast14_cast = sext i18 %trunc_ln42_72

]]></Node>
<StgValue><ssdm name="p_cast14_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16">
<![CDATA[
entry:27 %a_20 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15

]]></Node>
<StgValue><ssdm name="a_20"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="16">
<![CDATA[
entry:28 %sext_ln70_52 = sext i16 %a_20

]]></Node>
<StgValue><ssdm name="sext_ln70_52"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:29 %shl_ln73_4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_20, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="18">
<![CDATA[
entry:30 %sext_ln73_5 = sext i18 %shl_ln73_4

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:31 %sub_ln73_3 = sub i19 0, i19 %sext_ln73_5

]]></Node>
<StgValue><ssdm name="sub_ln73_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %trunc_ln42_73 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %sub_ln73_3, i32 3, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln42_73"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="16">
<![CDATA[
entry:33 %sext_ln73_20 = sext i16 %trunc_ln42_73

]]></Node>
<StgValue><ssdm name="sext_ln73_20"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:34 %sub_ln73_4 = sub i17 0, i17 %sext_ln70_52

]]></Node>
<StgValue><ssdm name="sub_ln73_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %trunc_ln42_74 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln73_4, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln42_74"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="14">
<![CDATA[
entry:36 %p_cast16_cast = sext i14 %trunc_ln42_74

]]></Node>
<StgValue><ssdm name="p_cast16_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16">
<![CDATA[
entry:37 %a_21 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14

]]></Node>
<StgValue><ssdm name="a_21"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %trunc_ln42_75 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_21, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln42_75"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="15">
<![CDATA[
entry:39 %sext_ln42 = sext i15 %trunc_ln42_75

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %trunc_ln42_76 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_21, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln42_76"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="14">
<![CDATA[
entry:41 %trunc_ln42_78_cast = sext i14 %trunc_ln42_76

]]></Node>
<StgValue><ssdm name="trunc_ln42_78_cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
entry:42 %a_22 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13

]]></Node>
<StgValue><ssdm name="a_22"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:43 %shl_ln73_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_22, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln73_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="20">
<![CDATA[
entry:44 %sext_ln73_6 = sext i20 %shl_ln73_5

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:45 %shl_ln73_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_22, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln73_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="21" op_0_bw="17">
<![CDATA[
entry:46 %sext_ln73_7 = sext i17 %shl_ln73_6

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:47 %sub_ln73_5 = sub i21 %sext_ln73_7, i21 %sext_ln73_6

]]></Node>
<StgValue><ssdm name="sub_ln73_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="18" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %trunc_ln42_77 = partselect i18 @_ssdm_op_PartSelect.i18.i21.i32.i32, i21 %sub_ln73_5, i32 3, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln42_77"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="18">
<![CDATA[
entry:49 %sext_ln73_21 = sext i18 %trunc_ln42_77

]]></Node>
<StgValue><ssdm name="sext_ln73_21"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:50 %shl_ln73_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_22, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_7"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="21" op_0_bw="18">
<![CDATA[
entry:51 %sext_ln73_8 = sext i18 %shl_ln73_7

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:52 %sub_ln73_6 = sub i21 %sext_ln73_6, i21 %sext_ln73_8

]]></Node>
<StgValue><ssdm name="sub_ln73_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="18" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %trunc_ln42_78 = partselect i18 @_ssdm_op_PartSelect.i18.i21.i32.i32, i21 %sub_ln73_6, i32 3, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln42_78"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="19" op_0_bw="18">
<![CDATA[
entry:54 %p_cast18_cast = sext i18 %trunc_ln42_78

]]></Node>
<StgValue><ssdm name="p_cast18_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16">
<![CDATA[
entry:55 %a_23 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12

]]></Node>
<StgValue><ssdm name="a_23"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="16">
<![CDATA[
entry:56 %sext_ln70_53 = sext i16 %a_23

]]></Node>
<StgValue><ssdm name="sext_ln70_53"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:57 %shl_ln73_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_23, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln73_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="20" op_0_bw="19">
<![CDATA[
entry:58 %sext_ln73_9 = sext i19 %shl_ln73_8

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:59 %sub_ln73_7 = sub i20 0, i20 %sext_ln73_9

]]></Node>
<StgValue><ssdm name="sub_ln73_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:60 %sub_ln73_8 = sub i20 %sub_ln73_7, i20 %sext_ln70_53

]]></Node>
<StgValue><ssdm name="sub_ln73_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %trunc_ln42_79 = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %sub_ln73_8, i32 3, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln42_79"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="17">
<![CDATA[
entry:62 %p_cast19_cast = sext i17 %trunc_ln42_79

]]></Node>
<StgValue><ssdm name="p_cast19_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
entry:63 %a_24 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11

]]></Node>
<StgValue><ssdm name="a_24"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:64 %shl_ln73_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_24, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln73_9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="20" op_0_bw="19">
<![CDATA[
entry:65 %sext_ln73_10 = sext i19 %shl_ln73_9

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:66 %sub_ln73_9 = sub i20 0, i20 %sext_ln73_10

]]></Node>
<StgValue><ssdm name="sub_ln73_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:67 %trunc_ln42_80 = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %sub_ln73_9, i32 3, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln42_80"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="17">
<![CDATA[
entry:68 %p_cast20_cast = sext i17 %trunc_ln42_80

]]></Node>
<StgValue><ssdm name="p_cast20_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16">
<![CDATA[
entry:69 %a_25 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10

]]></Node>
<StgValue><ssdm name="a_25"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:70 %shl_ln73_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_25, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln73_s"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="20" op_0_bw="19">
<![CDATA[
entry:71 %sext_ln73_11 = sext i19 %shl_ln73_s

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:72 %sub_ln73_10 = sub i20 0, i20 %sext_ln73_11

]]></Node>
<StgValue><ssdm name="sub_ln73_10"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73 %trunc_ln42_81 = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %sub_ln73_10, i32 3, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln42_81"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="17">
<![CDATA[
entry:74 %sext_ln73_22 = sext i17 %trunc_ln42_81

]]></Node>
<StgValue><ssdm name="sext_ln73_22"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:75 %shl_ln73_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_25, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln73_10"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="17">
<![CDATA[
entry:76 %sext_ln73_12 = sext i17 %shl_ln73_10

]]></Node>
<StgValue><ssdm name="sext_ln73_12"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:77 %sub_ln73_11 = sub i18 0, i18 %sext_ln73_12

]]></Node>
<StgValue><ssdm name="sub_ln73_11"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:78 %trunc_ln42_82 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %sub_ln73_11, i32 3, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln42_82"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="15">
<![CDATA[
entry:79 %sext_ln58 = sext i15 %trunc_ln42_82

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:80 %add_ln58 = add i22 %sext_ln73, i22 3111808

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:81 %add_ln58_72 = add i22 %add_ln58, i22 %p_cast14_cast

]]></Node>
<StgValue><ssdm name="add_ln58_72"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:82 %add_ln58_73 = add i19 %sext_ln73_21, i19 %p_cast20_cast

]]></Node>
<StgValue><ssdm name="add_ln58_73"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="22" op_0_bw="19">
<![CDATA[
entry:83 %sext_ln58_23 = sext i19 %add_ln58_73

]]></Node>
<StgValue><ssdm name="sext_ln58_23"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:84 %add_ln58_74 = add i22 %sext_ln58_23, i22 %add_ln58_72

]]></Node>
<StgValue><ssdm name="add_ln58_74"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:85 %add_ln58_75 = add i18 %sext_ln73_22, i18 %sext_ln73_20

]]></Node>
<StgValue><ssdm name="add_ln58_75"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="18">
<![CDATA[
entry:86 %sext_ln58_24 = sext i18 %add_ln58_75

]]></Node>
<StgValue><ssdm name="sext_ln58_24"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:87 %add_ln58_76 = add i17 %sext_ln73_19, i17 %sext_ln42

]]></Node>
<StgValue><ssdm name="add_ln58_76"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="19" op_0_bw="17">
<![CDATA[
entry:88 %sext_ln58_25 = sext i17 %add_ln58_76

]]></Node>
<StgValue><ssdm name="sext_ln58_25"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:89 %add_ln58_77 = add i19 %sext_ln58_25, i19 %sext_ln58_24

]]></Node>
<StgValue><ssdm name="add_ln58_77"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="22" op_0_bw="19">
<![CDATA[
entry:90 %sext_ln58_26 = sext i19 %add_ln58_77

]]></Node>
<StgValue><ssdm name="sext_ln58_26"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:91 %x = add i22 %sext_ln58_26, i22 %add_ln58_74

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:92 %add_ln58_79 = add i19 %p_cast_cast, i19 %p_cast18_cast

]]></Node>
<StgValue><ssdm name="add_ln58_79"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="19">
<![CDATA[
entry:93 %sext_ln58_27 = sext i19 %add_ln58_79

]]></Node>
<StgValue><ssdm name="sext_ln58_27"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:94 %add_ln58_80 = add i18 %p_cast13_cast, i18 83328

]]></Node>
<StgValue><ssdm name="add_ln58_80"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="20" op_0_bw="18">
<![CDATA[
entry:95 %zext_ln58 = zext i18 %add_ln58_80

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:96 %add_ln58_81 = add i20 %zext_ln58, i20 %sext_ln58_27

]]></Node>
<StgValue><ssdm name="add_ln58_81"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:97 %add_ln58_82 = add i18 %p_cast19_cast, i18 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_82"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:98 %add_ln58_83 = add i15 %p_cast16_cast, i15 %trunc_ln42_78_cast

]]></Node>
<StgValue><ssdm name="add_ln58_83"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="15">
<![CDATA[
entry:99 %sext_ln58_28 = sext i15 %add_ln58_83

]]></Node>
<StgValue><ssdm name="sext_ln58_28"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:100 %add_ln58_84 = add i18 %sext_ln58_28, i18 %add_ln58_82

]]></Node>
<StgValue><ssdm name="add_ln58_84"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="20" op_0_bw="18">
<![CDATA[
entry:101 %sext_ln58_29 = sext i18 %add_ln58_84

]]></Node>
<StgValue><ssdm name="sext_ln58_29"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:102 %x_4 = add i20 %sext_ln58_29, i20 %add_ln58_81

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:103 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %x, i32 12, i32 21

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="10">
<![CDATA[
entry:104 %zext_ln111 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:105 %trunc_ln111_4 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %x_4, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln111_4"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="8">
<![CDATA[
entry:106 %sext_ln111 = sext i8 %trunc_ln111_4

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:107 %mrv_i = insertvalue i32 <undef>, i16 %zext_ln111

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:108 %mrv_1_i = insertvalue i32 %mrv_i, i16 %sext_ln111

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32">
<![CDATA[
entry:109 %ret_ln33 = ret i32 %mrv_1_i

]]></Node>
<StgValue><ssdm name="ret_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
