-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (31 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_15_fu_202_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_fu_212_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_1_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_14_fu_198_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_1_fu_230_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_2_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_13_fu_194_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_2_fu_248_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_3_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_12_fu_190_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_3_fu_266_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_4_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_11_fu_186_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_4_fu_284_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_5_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_10_fu_182_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_5_fu_302_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_6_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_9_fu_178_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_6_fu_320_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_7_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_8_fu_174_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_7_fu_338_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_8_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_7_fu_170_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_8_fu_356_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_9_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_6_fu_166_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_9_fu_374_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_10_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_5_fu_162_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_10_fu_392_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_11_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_4_fu_158_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_11_fu_410_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_12_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_3_fu_154_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_12_fu_428_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_13_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_2_fu_150_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_13_fu_446_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_14_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_1_fu_146_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_14_fu_464_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln45_15_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_fu_142_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal datareg_15_fu_482_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln45_fu_220_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_1_fu_238_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_2_fu_256_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_3_fu_274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_4_fu_292_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_5_fu_310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_6_fu_328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_7_fu_346_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_8_fu_364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_9_fu_382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_10_fu_400_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_11_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_12_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_13_fu_454_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_14_fu_472_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_15_fu_490_p1 : STD_LOGIC_VECTOR (31 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= zext_ln45_fu_220_p1;
    ap_return_1 <= zext_ln45_1_fu_238_p1;
    ap_return_10 <= zext_ln45_10_fu_400_p1;
    ap_return_11 <= zext_ln45_11_fu_418_p1;
    ap_return_12 <= zext_ln45_12_fu_436_p1;
    ap_return_13 <= zext_ln45_13_fu_454_p1;
    ap_return_14 <= zext_ln45_14_fu_472_p1;
    ap_return_15 <= zext_ln45_15_fu_490_p1;
    ap_return_2 <= zext_ln45_2_fu_256_p1;
    ap_return_3 <= zext_ln45_3_fu_274_p1;
    ap_return_4 <= zext_ln45_4_fu_292_p1;
    ap_return_5 <= zext_ln45_5_fu_310_p1;
    ap_return_6 <= zext_ln45_6_fu_328_p1;
    ap_return_7 <= zext_ln45_7_fu_346_p1;
    ap_return_8 <= zext_ln45_8_fu_364_p1;
    ap_return_9 <= zext_ln45_9_fu_382_p1;
    datareg_10_fu_392_p3 <= 
        trunc_ln43_5_fu_162_p1 when (icmp_ln45_10_fu_386_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_11_fu_410_p3 <= 
        trunc_ln43_4_fu_158_p1 when (icmp_ln45_11_fu_404_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_12_fu_428_p3 <= 
        trunc_ln43_3_fu_154_p1 when (icmp_ln45_12_fu_422_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_13_fu_446_p3 <= 
        trunc_ln43_2_fu_150_p1 when (icmp_ln45_13_fu_440_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_14_fu_464_p3 <= 
        trunc_ln43_1_fu_146_p1 when (icmp_ln45_14_fu_458_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_15_fu_482_p3 <= 
        trunc_ln43_fu_142_p1 when (icmp_ln45_15_fu_476_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_1_fu_230_p3 <= 
        trunc_ln43_14_fu_198_p1 when (icmp_ln45_1_fu_224_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_2_fu_248_p3 <= 
        trunc_ln43_13_fu_194_p1 when (icmp_ln45_2_fu_242_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_3_fu_266_p3 <= 
        trunc_ln43_12_fu_190_p1 when (icmp_ln45_3_fu_260_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_4_fu_284_p3 <= 
        trunc_ln43_11_fu_186_p1 when (icmp_ln45_4_fu_278_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_5_fu_302_p3 <= 
        trunc_ln43_10_fu_182_p1 when (icmp_ln45_5_fu_296_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_6_fu_320_p3 <= 
        trunc_ln43_9_fu_178_p1 when (icmp_ln45_6_fu_314_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_7_fu_338_p3 <= 
        trunc_ln43_8_fu_174_p1 when (icmp_ln45_7_fu_332_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_8_fu_356_p3 <= 
        trunc_ln43_7_fu_170_p1 when (icmp_ln45_8_fu_350_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_9_fu_374_p3 <= 
        trunc_ln43_6_fu_166_p1 when (icmp_ln45_9_fu_368_p2(0) = '1') else 
        ap_const_lv31_0;
    datareg_fu_212_p3 <= 
        trunc_ln43_15_fu_202_p1 when (icmp_ln45_fu_206_p2(0) = '1') else 
        ap_const_lv31_0;
    icmp_ln45_10_fu_386_p2 <= "1" when (signed(data_10_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_11_fu_404_p2 <= "1" when (signed(data_11_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_12_fu_422_p2 <= "1" when (signed(data_12_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_13_fu_440_p2 <= "1" when (signed(data_13_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_14_fu_458_p2 <= "1" when (signed(data_14_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_15_fu_476_p2 <= "1" when (signed(data_15_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_1_fu_224_p2 <= "1" when (signed(data_1_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_2_fu_242_p2 <= "1" when (signed(data_2_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_3_fu_260_p2 <= "1" when (signed(data_3_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_4_fu_278_p2 <= "1" when (signed(data_4_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_5_fu_296_p2 <= "1" when (signed(data_5_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_6_fu_314_p2 <= "1" when (signed(data_6_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_7_fu_332_p2 <= "1" when (signed(data_7_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_8_fu_350_p2 <= "1" when (signed(data_8_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_9_fu_368_p2 <= "1" when (signed(data_9_val) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_fu_206_p2 <= "1" when (signed(data_0_val) > signed(ap_const_lv32_0)) else "0";
    trunc_ln43_10_fu_182_p1 <= data_5_val(31 - 1 downto 0);
    trunc_ln43_11_fu_186_p1 <= data_4_val(31 - 1 downto 0);
    trunc_ln43_12_fu_190_p1 <= data_3_val(31 - 1 downto 0);
    trunc_ln43_13_fu_194_p1 <= data_2_val(31 - 1 downto 0);
    trunc_ln43_14_fu_198_p1 <= data_1_val(31 - 1 downto 0);
    trunc_ln43_15_fu_202_p1 <= data_0_val(31 - 1 downto 0);
    trunc_ln43_1_fu_146_p1 <= data_14_val(31 - 1 downto 0);
    trunc_ln43_2_fu_150_p1 <= data_13_val(31 - 1 downto 0);
    trunc_ln43_3_fu_154_p1 <= data_12_val(31 - 1 downto 0);
    trunc_ln43_4_fu_158_p1 <= data_11_val(31 - 1 downto 0);
    trunc_ln43_5_fu_162_p1 <= data_10_val(31 - 1 downto 0);
    trunc_ln43_6_fu_166_p1 <= data_9_val(31 - 1 downto 0);
    trunc_ln43_7_fu_170_p1 <= data_8_val(31 - 1 downto 0);
    trunc_ln43_8_fu_174_p1 <= data_7_val(31 - 1 downto 0);
    trunc_ln43_9_fu_178_p1 <= data_6_val(31 - 1 downto 0);
    trunc_ln43_fu_142_p1 <= data_15_val(31 - 1 downto 0);
    zext_ln45_10_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_10_fu_392_p3),32));
    zext_ln45_11_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_11_fu_410_p3),32));
    zext_ln45_12_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_12_fu_428_p3),32));
    zext_ln45_13_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_13_fu_446_p3),32));
    zext_ln45_14_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_14_fu_464_p3),32));
    zext_ln45_15_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_15_fu_482_p3),32));
    zext_ln45_1_fu_238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_1_fu_230_p3),32));
    zext_ln45_2_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_2_fu_248_p3),32));
    zext_ln45_3_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_3_fu_266_p3),32));
    zext_ln45_4_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_4_fu_284_p3),32));
    zext_ln45_5_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_5_fu_302_p3),32));
    zext_ln45_6_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_6_fu_320_p3),32));
    zext_ln45_7_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_7_fu_338_p3),32));
    zext_ln45_8_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_8_fu_356_p3),32));
    zext_ln45_9_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_9_fu_374_p3),32));
    zext_ln45_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_fu_212_p3),32));
end behav;
