From fccb6f4976431a7383e79a8bf51f352b795d5646 Mon Sep 17 00:00:00 2001
From: Ralph Wang <advantechralph@gmail.com>
Date: Thu, 11 Jun 2020 09:48:51 +0800
Subject: [PATCH] patch for tpc71wn10pa

---
 arch/arm/cpu/armv7/mx6/Kconfig                     |    43 +-
 arch/arm/cpu/armv7/mx6/Makefile                    |     1 +
 arch/arm/cpu/armv7/mx6/clock.c                     |   465 +
 arch/arm/cpu/armv7/mx6/ipu.c                       |  3238 +++++
 arch/arm/cpu/armv7/mx7/Kconfig                     |     7 -
 arch/arm/imx-common/spl_advantech.c                |     9 -
 arch/arm/include/asm/arch-mx6/clock.h              |    10 +
 arch/arm/include/asm/arch-mx6/crm_regs.h           |     6 +
 arch/arm/include/asm/arch-mx6/ipuv3h_reg_def.h     | 13931 +++++++++++++++++++
 arch/arm/include/asm/arch-mx6/mx6_plugin.S         |    11 +-
 arch/arm/include/asm/imx-common/imx_pwm.h          |    37 +
 arch/arm/include/asm/imx-common/mxc_ipu.h          |    30 +
 board/freescale/mx6advantech/Kconfig               |    35 +-
 board/freescale/mx6advantech/Makefile              |     0
 board/freescale/mx6advantech/mx6advantech.c        |   387 +-
 board/freescale/mx6advantech/mx6advantech.c.bk     |  2138 +++
 ...4x_MT41K128M16JT-125_1410022609-01_20171124.inc |     0
 ...rom5420b1_4x_IM4G16D3FABG-125_1410025137-01.cfg |   228 -
 ...rsb4411a1_4x_IM4G16D3FABG-125_1410025137-01.cfg |   253 -
 ...dlubc220a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg |     0
 ...ubc220a1_4x_MT41K128M16JT-125_1410022609-01.cfg |     0
 ...lwise710a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg |   226 +
 ...ise710a1_4x_MT41K128M16JT-125_1410022609-01.cfg |   222 +
 ...bcjf02a1_4x_MT41K128M16JT-125_1410022609-01.cfg |   236 -
 ...4x_MT41K128M16JT-125_1410022609-01_20180821.inc |   273 -
 ..._4x_IM4G16D3FABG-125_1410025137-01_20140424.inc |     0
 ...rom7421a1_4x_IM4G16D3FABG-125_1410025137-01.cfg |     0
 ..._4x_IM4G16D3FABG-125_1410025137-01_20171114.inc |     0
 ...om7421a1_4x_MT41K128M16JT-125_1410022609-01.cfg |     0
 ...4x_MT41K128M16JT-125_1410022609-01_20171113.inc |     0
 ...sb3430a1_4x_MT41K128M16JT-125_1410022609-01.cfg |   253 -
 ...4x_MT41K128M16JT-125_1410022609-01_20190314.inc |   220 -
 ...6qrsb6410_4x_IM4G16D3FABG-125_1410025137-01.cfg |     0
 ...6qrsb6410_4x_IM5ZK77D9PTK-125_1410025137-01.cfg |     0
 ...bcgf06a1_2x_MT41K128M16JT-125_1410022609-01.cfg |   211 -
 ...rom5420b1_2x_IM4G16D3FABG-125_1410025137-01.cfg |   220 -
 ...4x_MT41K128M16JT-125_1410022609-01_20151130.inc |     0
 ...om7421a1_2x_MT41K128M16JT-125_1410022609-01.cfg |     0
 ...2x_MT41K128M16JT-125_1410022609-01_20171114.inc |     0
 ...pc71wn10pa_4x_K4B2G1646Q-BCK0_1410024420-01.cfg |   222 +
 ...71wn10pa_4x_MT41K128M16JT-125_1410022609-01.cfg |   222 +
 ...c71wn21pa_4x_IM4G16D3FABG-125_1410025137-01.cfg |   253 +
 board/freescale/mx6advantech/plugin.S              |   219 +
 board/freescale/mx6advantech/plugin.bin            |   Bin 0 -> 1060 bytes
 board/freescale/mx6sabresd/plugin.S                |   217 +
 ...L_2GB_2rank_IM4G16D3FABG-125I_20180919_v1_2.cfg |   108 -
 board/freescale/mx7dadvantech/Kconfig              |    13 -
 board/freescale/mx7dadvantech/MAINTAINERS          |     6 -
 board/freescale/mx7dadvantech/Makefile             |    10 -
 board/freescale/mx7dadvantech/imximage_im.cfg      |   118 -
 board/freescale/mx7dadvantech/imximage_mt.cfg      |   118 -
 board/freescale/mx7dadvantech/mx7dadvantech.c      |  1204 --
 board/freescale/mx7dadvantech/plugin.S             |   227 -
 cmd/Makefile                                       |     1 +
 cmd/advramboot.c                                   |    85 +
 cmd/test.c                                         |     1 +
 common/autoboot.c                                  |    59 +-
 common/board_r.c                                   |    53 +-
 common/spl/spl_advantech.c                         |     4 -
 configs/mx6dlrom5420b1_2G_defconfig                |     6 -
 configs/mx6dlrsb3430a1_1G_defconfig                |     6 -
 configs/mx6dlrsb4411a1_2G_defconfig                |     6 -
 configs/mx6dltpc71wn10pa_1G_defconfig              |     6 +
 configs/mx6dlwise710a1_1G_defconfig                |     6 +
 configs/mx6qebcgf66a1_2G_defconfig                 |     6 -
 configs/mx6qebcjf02a1_1G_defconfig                 |     6 -
 configs/mx6qepcrs200a1_1G_defconfig                |     6 -
 configs/mx6qepcrs200a1android_1G_defconfig         |     5 -
 configs/mx6qrom5420b1android_1G_defconfig          |     5 -
 configs/mx6qrsb3430a1_1G_defconfig                 |     6 -
 configs/mx6qtpc71wn21pa_2G_defconfig               |     6 +
 configs/mx6qubc220a1_1G_defconfig                  |     6 -
 configs/mx6soloebcgf06a1_512M_defconfig            |     6 -
 configs/mx6solorom5420b1_1G_defconfig              |     6 -
 configs/mx7debcrm01a1_2G_IM_defconfig              |     9 -
 configs/mx7debcrm01a1_2G_MT_defconfig              |     9 -
 drivers/misc/Makefile                              |     1 +
 drivers/misc/imx_pwm.c                             |   121 +
 drivers/mmc/mmc.c                                  |    16 +
 drivers/mtd/spi/imx_spi_nor_m25pxx.c               |    13 +-
 drivers/mtd/spi/sf_params.c                        |     4 -
 include/configs/mx6_common.h                       |     1 +
 include/configs/mx6advantech_common.h              |    22 +-
 include/configs/mx6ebcgf06.h                       |   139 -
 include/configs/mx6ebcgf66.h                       |   154 -
 include/configs/mx6ebcjf02.h                       |   136 -
 include/configs/mx6ebcrs03.h                       |    22 -
 include/configs/mx6epcrs200.h                      |   169 -
 include/configs/mx6rom3420.h                       |    11 -
 include/configs/mx6rom5420.h                       |     6 -
 include/configs/mx6rom7420.h                       |     5 -
 include/configs/mx6rsb3430.h                       |   144 -
 include/configs/mx6rsb4411.h                       |    11 -
 include/configs/mx6rsb6410.h                       |     7 +-
 include/configs/mx6sabre_common.h                  |    20 +
 include/configs/mx6tpc71wn10pa.h                   |   226 +
 include/configs/mx6tpc71wn21pa.h                   |   226 +
 include/configs/mx6ubc220.h                        |    70 +
 include/configs/mx6wise710.h                       |   213 +
 include/configs/mx7advantech_common.h              |    30 -
 include/configs/mx7debcrm01.h                      |   428 -
 tools/imximage.c                                   |    14 +-
 tools/mkimage.c                                    |     1 +
 103 files changed, 22810 insertions(+), 5336 deletions(-)
 create mode 100644 arch/arm/cpu/armv7/mx6/ipu.c
 create mode 100644 arch/arm/include/asm/arch-mx6/ipuv3h_reg_def.h
 create mode 100644 arch/arm/include/asm/imx-common/imx_pwm.h
 create mode 100644 arch/arm/include/asm/imx-common/mxc_ipu.h
 mode change 100644 => 100755 board/freescale/mx6advantech/Makefile
 create mode 100755 board/freescale/mx6advantech/mx6advantech.c.bk
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6dlebcrs03a1_4x_MT41K128M16JT-125_1410022609-01_20171124.inc
 delete mode 100644 board/freescale/mx6advantech/mx6dlrom5420b1_4x_IM4G16D3FABG-125_1410025137-01.cfg
 delete mode 100644 board/freescale/mx6advantech/mx6dlrsb4411a1_4x_IM4G16D3FABG-125_1410025137-01.cfg
 mode change 100644 => 100755 board/freescale/mx6advantech/mx6dlubc220a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg
 mode change 100644 => 100755 board/freescale/mx6advantech/mx6dlubc220a1_4x_MT41K128M16JT-125_1410022609-01.cfg
 create mode 100755 board/freescale/mx6advantech/mx6dlwise710a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg
 create mode 100644 board/freescale/mx6advantech/mx6dlwise710a1_4x_MT41K128M16JT-125_1410022609-01.cfg
 delete mode 100644 board/freescale/mx6advantech/mx6qebcjf02a1_4x_MT41K128M16JT-125_1410022609-01.cfg
 delete mode 100755 board/freescale/mx6advantech/mx6qebcjf02a1_4x_MT41K128M16JT-125_1410022609-01_20180821.inc
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6qrom7420_4x_IM4G16D3FABG-125_1410025137-01_20140424.inc
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6qrom7421a1_4x_IM4G16D3FABG-125_1410025137-01.cfg
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6qrom7421a1_4x_IM4G16D3FABG-125_1410025137-01_20171114.inc
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6qrom7421a1_4x_MT41K128M16JT-125_1410022609-01.cfg
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6qrom7421a1_4x_MT41K128M16JT-125_1410022609-01_20171113.inc
 delete mode 100644 board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01.cfg
 delete mode 100755 board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01_20190314.inc
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6qrsb6410_4x_IM4G16D3FABG-125_1410025137-01.cfg
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6qrsb6410_4x_IM5ZK77D9PTK-125_1410025137-01.cfg
 delete mode 100755 board/freescale/mx6advantech/mx6soloebcgf06a1_2x_MT41K128M16JT-125_1410022609-01.cfg
 delete mode 100644 board/freescale/mx6advantech/mx6solorom5420b1_2x_IM4G16D3FABG-125_1410025137-01.cfg
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6solorom5420b1_4x_MT41K128M16JT-125_1410022609-01_20151130.inc
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6solorom7421a1_2x_MT41K128M16JT-125_1410022609-01.cfg
 mode change 100755 => 100644 board/freescale/mx6advantech/mx6solorom7421a1_2x_MT41K128M16JT-125_1410022609-01_20171114.inc
 create mode 100755 board/freescale/mx6advantech/mx6tpc71wn10pa_4x_K4B2G1646Q-BCK0_1410024420-01.cfg
 create mode 100755 board/freescale/mx6advantech/mx6tpc71wn10pa_4x_MT41K128M16JT-125_1410022609-01.cfg
 create mode 100755 board/freescale/mx6advantech/mx6tpc71wn21pa_4x_IM4G16D3FABG-125_1410025137-01.cfg
 mode change 100755 => 100644 board/freescale/mx6advantech/plugin.S
 create mode 100644 board/freescale/mx6advantech/plugin.bin
 delete mode 100644 board/freescale/mx7dadvantech/EBC-RM01_DDR3L_2GB_2rank_IM4G16D3FABG-125I_20180919_v1_2.cfg
 delete mode 100644 board/freescale/mx7dadvantech/Kconfig
 delete mode 100644 board/freescale/mx7dadvantech/MAINTAINERS
 delete mode 100644 board/freescale/mx7dadvantech/Makefile
 delete mode 100644 board/freescale/mx7dadvantech/imximage_im.cfg
 delete mode 100644 board/freescale/mx7dadvantech/imximage_mt.cfg
 delete mode 100644 board/freescale/mx7dadvantech/mx7dadvantech.c
 delete mode 100644 board/freescale/mx7dadvantech/plugin.S
 create mode 100644 cmd/advramboot.c
 delete mode 100755 configs/mx6dlrom5420b1_2G_defconfig
 delete mode 100755 configs/mx6dlrsb3430a1_1G_defconfig
 delete mode 100755 configs/mx6dlrsb4411a1_2G_defconfig
 create mode 100644 configs/mx6dltpc71wn10pa_1G_defconfig
 create mode 100644 configs/mx6dlwise710a1_1G_defconfig
 delete mode 100755 configs/mx6qebcgf66a1_2G_defconfig
 delete mode 100755 configs/mx6qebcjf02a1_1G_defconfig
 delete mode 100755 configs/mx6qepcrs200a1_1G_defconfig
 delete mode 100755 configs/mx6qepcrs200a1android_1G_defconfig
 delete mode 100755 configs/mx6qrom5420b1android_1G_defconfig
 delete mode 100755 configs/mx6qrsb3430a1_1G_defconfig
 create mode 100644 configs/mx6qtpc71wn21pa_2G_defconfig
 delete mode 100755 configs/mx6qubc220a1_1G_defconfig
 delete mode 100755 configs/mx6soloebcgf06a1_512M_defconfig
 delete mode 100755 configs/mx6solorom5420b1_1G_defconfig
 delete mode 100644 configs/mx7debcrm01a1_2G_IM_defconfig
 delete mode 100644 configs/mx7debcrm01a1_2G_MT_defconfig
 create mode 100644 drivers/misc/imx_pwm.c
 delete mode 100755 include/configs/mx6ebcgf06.h
 delete mode 100755 include/configs/mx6ebcgf66.h
 delete mode 100644 include/configs/mx6ebcjf02.h
 delete mode 100755 include/configs/mx6epcrs200.h
 delete mode 100644 include/configs/mx6rsb3430.h
 create mode 100644 include/configs/mx6tpc71wn10pa.h
 create mode 100644 include/configs/mx6tpc71wn21pa.h
 create mode 100644 include/configs/mx6wise710.h
 delete mode 100644 include/configs/mx7advantech_common.h
 delete mode 100644 include/configs/mx7debcrm01.h

diff --git a/arch/arm/cpu/armv7/mx6/Kconfig b/arch/arm/cpu/armv7/mx6/Kconfig
index fd60a08..47aa501 100755
--- a/arch/arm/cpu/armv7/mx6/Kconfig
+++ b/arch/arm/cpu/armv7/mx6/Kconfig
@@ -149,7 +149,21 @@ config TARGET_MX6UBCDS31A1_1G
 	select DM_THERMAL
 
 config TARGET_MX6UBC220A1_1G
-	bool "Support mx6ubc220a1 1G"
+	bool "Support mx6ub220a1 1G"
+	select CPU_V7
+	select SUPPORT_SPL
+	select DM
+	select DM_THERMAL
+
+config TARGET_MX6TPC71WN10PA_1G
+	bool "Support mx6tpc71wn10pa 1G"
+	select CPU_V7
+	select SUPPORT_SPL
+	select DM
+	select DM_THERMAL
+
+config TARGET_MX6TPC71WN21PA_2G
+	bool "Support mx6tpc71wn21pa 2G"
 	select CPU_V7
 	select SUPPORT_SPL
 	select DM
@@ -239,22 +253,15 @@ config TARGET_MX6ROM7421A1_512M
         select DM
         select DM_THERMAL
 
-config TARGET_MX6EBCGF06A1_512M
-        bool "Support mx6ebcgf06a1 512M"
-        select CPU_V7
-        select SUPPORT_SPL
-        select DM
-        select DM_THERMAL
-
 config TARGET_MX6WISE3310A1_1G
-	bool "Support mx6wise3310a1 1G"
+	bool "Support mx6romwise3310a1 1G"
 	select CPU_V7
 	select SUPPORT_SPL
 	select DM
 	select DM_THERMAL
 
-config TARGET_MX6RSB3430A1_1G
-	bool "Support mx6rsb3430a1 1G"
+config TARGET_MX6WISE710A1_1G
+	bool "Support mx6wise710a1 1G"
 	select CPU_V7
 	select SUPPORT_SPL
 	select DM
@@ -288,13 +295,6 @@ config TARGET_MX6RSB6410A2_2G
         select DM
         select DM_THERMAL
 
-config TARGET_MX6EBCGF66A1_2G
-        bool "Support mx6ebcgf66a1 2G"
-        select CPU_V7
-        select SUPPORT_SPL
-        select DM
-        select DM_THERMAL
-
 config TARGET_MX6EBCRB01A1_1G
 	bool "Support mx6ebcrb01a1 1G"
 	select CPU_V7
@@ -302,13 +302,6 @@ config TARGET_MX6EBCRB01A1_1G
 	select DM
 	select DM_THERMAL
 
-config TARGET_MX6EBCJF02A1_1G
-	bool "Support mx6ebcjf02a1 1G"
-	select CPU_V7
-	select SUPPORT_SPL
-	select DM
-	select DM_THERMAL
-
 config TARGET_MX6SLEVK
 	bool "mx6slevk"
 	select SUPPORT_SPL
diff --git a/arch/arm/cpu/armv7/mx6/Makefile b/arch/arm/cpu/armv7/mx6/Makefile
index a89f35f..2059ae8 100644
--- a/arch/arm/cpu/armv7/mx6/Makefile
+++ b/arch/arm/cpu/armv7/mx6/Makefile
@@ -9,6 +9,7 @@
 
 obj-y	:= soc.o clock.o
 obj-$(CONFIG_SPL_BUILD)	     += ddr.o
+obj-$(CONFIG_UBOOT_LOGO_ENABLE) += ipu.o
 obj-$(CONFIG_MP)             += mp.o
 ifdef CONFIG_MX6UL
 obj-$(CONFIG_CMD_BEE)        += bee.o
diff --git a/arch/arm/cpu/armv7/mx6/clock.c b/arch/arm/cpu/armv7/mx6/clock.c
index 0cb576f..9e6dd8b 100644
--- a/arch/arm/cpu/armv7/mx6/clock.c
+++ b/arch/arm/cpu/armv7/mx6/clock.c
@@ -12,6 +12,9 @@
 #include <asm/arch/crm_regs.h>
 #include <asm/arch/clock.h>
 #include <asm/arch/sys_proto.h>
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+#include <asm/imx-common/mxc_ipu.h>
+#endif
 
 enum pll_clocks {
 	PLL_SYS,	/* System PLL */
@@ -22,6 +25,11 @@ enum pll_clocks {
 	PLL_VIDEO,	/* AUDIO PLL */
 };
 
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+#define PLL5_FREQ_MIN	650000000
+#define PLL5_FREQ_MAX	1300000000
+#endif
+
 struct mxc_ccm_reg *imx_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
 
 #ifdef CONFIG_MXC_OCOTP
@@ -924,6 +932,463 @@ void mxs_set_vadcclk()
 }
 #endif
 
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+static int config_lvds_clk(u32 ipu, u32 di, u32 freq)
+{
+	u32 divider;
+	unsigned int reg;
+#ifdef LVDS_CLOCK_SRC_PLL5
+	u32 pre_div_rate;
+	u32 test_div_sel = 2;
+	u32 control3 = 0;
+	u64 temp64;
+	u32 mfn, mfd = 1000000;
+#endif
+
+	printf("config_ipu_lvds_clk: freq = %d.\r\n", freq);
+
+#ifdef CONFIG_MX6Q
+	__raw_writel(BM_ANADIG_PFD_528_PFD2_CLKGATE, &imx_ccm->analog_pfd_528_set);
+#endif
+
+#ifdef LVDS_CLOCK_SRC_PLL5
+	/* Disable the PLL */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg |= BM_ANADIG_PLL_VIDEO_BYPASS;
+	reg &= ~BM_ANADIG_PLL_VIDEO_ENABLE;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+#endif
+
+	/*
+	 * Need to follow a strict procedure when changing the LDB
+	 * clock, else we can introduce a glitch. Things to keep in
+	 * mind:
+	 * 1. The current and new parent clocks must be disabled.
+	 * 2. The default clock for ldb_dio_clk is mmdc_ch1 which has
+	 * no CG bit.
+	 * 3. In the RTL implementation of the LDB_DI_CLK_SEL mux
+	 * the top four options are in one mux and the PLL3 option along
+	 * with another option is in the second mux. There is third mux
+	 * used to decide between the first and second mux.
+	 * The code below switches the parent to the bottom mux first
+	 * and then manipulates the top mux. This ensures that no glitch
+	 * will enter the divider.
+	 *
+	 * Need to disable MMDC_CH1 clock manually as there is no CG bit
+	 * for this clock. The only way to disable this clock is to move
+	 * it topll3_sw_clk and then to disable pll3_sw_clk
+	 * Make sure periph2_clk2_sel is set to pll3_sw_clk
+	 */
+	reg = __raw_readl(&imx_ccm->cbcmr);
+	reg &= ~(1 << 20);
+	__raw_writel(reg, &imx_ccm->cbcmr);
+	
+	/*
+	 * Set MMDC_CH1 mask bit.
+	 */
+	reg = __raw_readl(&imx_ccm->ccdr);
+	reg |= 1 << 16;
+	__raw_writel(reg, &imx_ccm->ccdr);
+
+	/*
+	 * Set the periph2_clk_sel to the top mux so that
+	 * mmdc_ch1 is from pll3_sw_clk.
+	 */
+	reg = __raw_readl(&imx_ccm->cbcdr);
+	reg |= 1 << 26;
+	__raw_writel(reg, &imx_ccm->cbcdr);
+
+	/*
+	 * Wait for the clock switch.
+	 */
+	while (__raw_readl(&imx_ccm->cdhipr))
+		;
+	
+	/*
+	 * Disable pll3_sw_clk by selecting the bypass clock source.
+	 */
+	reg = __raw_readl(&imx_ccm->ccsr);
+	reg |= 1 << 0;
+	__raw_writel(reg, &imx_ccm->ccsr);
+
+	/*
+	 * Set the ldb_di0_clk and ldb_di1_clk to 111b.
+	 */
+	reg = __raw_readl(&imx_ccm->cs2cdr);
+	reg |= ((7 << 9) | (7 << 12));
+	__raw_writel(reg, &imx_ccm->cs2cdr);
+
+	/*
+	 * Set the ldb_di0_clk and ldb_di1_clk to 100b.
+	 */
+	reg = __raw_readl(&imx_ccm->cs2cdr);
+	reg &= ~((7 << 9) | (7 << 12));
+	reg |= ((4 << 9) | (4 << 12));
+	__raw_writel(reg, &imx_ccm->cs2cdr);
+
+#ifdef LVDS_CLOCK_SRC_PLL5
+	/* Set ldb_di_clk clock source to PLL5 */
+	reg = __raw_readl(&imx_ccm->cs2cdr);
+	if (di == 0) {
+		reg &= ~(0x7 << 9);
+		reg |= (0x0 << 9);
+	} else if (di == 1) {
+		reg &= ~(0x7 << 12);
+		reg |= (0x0 << 12);
+	}
+	__raw_writel(reg, &imx_ccm->cs2cdr);
+#else
+	/* Set ldb_di_clk clock source to PLL2 PFD0 */
+	reg = __raw_readl(&imx_ccm->cs2cdr);
+	if (di == 0) {
+		reg &= ~(0x7 << 9);
+		reg |= (0x1 << 9);
+	} else if (di == 1) {
+		reg &= ~(0x7 << 12);
+		reg |= (0x1 << 12);
+	}
+	__raw_writel(reg, &imx_ccm->cs2cdr);
+#endif
+
+	/*
+	 * Unbypass pll3_sw_clk.
+	 */
+	reg = __raw_readl(&imx_ccm->ccsr);
+	reg &= ~(1 << 0);
+	__raw_writel(reg, &imx_ccm->ccsr);
+
+	/*
+	 * Set the periph2_clk_sel back to the bottom mux so that
+	 * mmdc_ch1 is from its original parent.
+	 */
+	reg = __raw_readl(&imx_ccm->cbcdr);
+	reg &= ~(1 << 26);
+	__raw_writel(reg, &imx_ccm->cbcdr);
+
+	/*
+	 * Wait for the clock switch.
+	 */
+	while (__raw_readl(&imx_ccm->cdhipr))
+		;
+
+	/*
+	 * Clear MMDC_CH1 mask bit.
+	 */
+	reg = __raw_readl(&imx_ccm->ccdr);
+	reg &= ~(1 << 16);
+	__raw_writel(reg, &imx_ccm->ccdr);
+
+#ifdef LVDS_CLOCK_SRC_PLL5
+	/* Set PLL5 Clock */
+	pre_div_rate = freq;
+	while (pre_div_rate < PLL5_FREQ_MIN) {
+		pre_div_rate *= 2;
+		/*
+		 * test_div_sel field values:
+		 * 2 -> Divide by 1
+		 * 1 -> Divide by 2
+		 * 0 -> Divide by 4
+		 *
+		 * control3 field values:
+		 * 0 -> Divide by 1
+		 * 1 -> Divide by 2
+		 * 3 -> Divide by 4
+		 */
+		if (test_div_sel != 0)
+			test_div_sel --;
+		else {
+			control3 ++;
+			if (control3 == 2)
+				control3 ++;
+		}
+	}
+	divider = pre_div_rate / MXC_HCLK;
+	temp64 = (u64) (pre_div_rate - (divider * MXC_HCLK));
+	temp64 *= mfd;
+	do_div(temp64, MXC_HCLK);
+	mfn = temp64;
+
+	reg = __raw_readl(&imx_ccm->analog_pll_video)
+			& ~(BM_ANADIG_PLL_VIDEO_DIV_SELECT | BM_ANADIG_PLL_VIDEO_POST_DIV_SELECT);
+	reg |= (divider |
+		(test_div_sel << BP_ANADIG_PLL_VIDEO_POST_DIV_SELECT));
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+	__raw_writel(mfn, &imx_ccm->analog_pll_video_num);
+	__raw_writel(mfd, &imx_ccm->analog_pll_video_denom);
+
+	reg = __raw_readl(&imx_ccm->pmu_misc2)
+		& ~BM_ANADIG_ANA_MISC2_CONTROL3;
+	reg |= control3 << BP_ANADIG_ANA_MISC2_CONTROL3;
+	__raw_writel(reg, &imx_ccm->pmu_misc2);
+
+	/* Enable the PLL power */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg &= ~BM_ANADIG_PLL_VIDEO_POWERDOWN;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+
+	/* Wait for PLL to lock */
+	while((__raw_readl(&imx_ccm->analog_pll_video) & BM_ANADIG_PLL_VIDEO_LOCK) == 0)
+		printf("wait for pll5 lock.\n");
+
+	/* Enable the PLL output */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg &= ~BM_ANADIG_PLL_VIDEO_BYPASS;
+	reg |= BM_ANADIG_PLL_VIDEO_ENABLE;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+
+	printf("config_ipu_lvds_clk: set pll5 clock to %dHz.\r\n", decode_pll(PLL_VIDEO, MXC_HCLK));
+
+#ifdef CONFIG_MX6Q
+	__raw_writel(BM_ANADIG_PFD_528_PFD2_CLKGATE, &imx_ccm->analog_pfd_528_clr);
+#endif
+#else
+	/* Set PLL2 PFD0 Clock */
+	divider = (decode_pll(PLL_BUS, MXC_HCLK) / 1000000) * 18 / (freq / 1000000);
+	if(divider < 12)
+		divider = 12;
+	if(divider > 35)
+		divider = 35;
+
+	printf("config_ipu_lvds_clk: set pll2_pfd0 clock to %dMHz, divider = %d.\r\n", decode_pll(PLL_BUS, MXC_HCLK) /1000000  / divider * 18, divider);
+
+#ifdef CONFIG_MX6Q
+	__raw_writel(BM_ANADIG_PFD_528_PFD2_CLKGATE, &imx_ccm->analog_pfd_528_clr);
+#endif
+
+	reg = __raw_readl(&imx_ccm->analog_pfd_528);
+	reg &= ~BM_ANADIG_PFD_528_PFD0_FRAC;
+	reg |= (divider << BP_ANADIG_PFD_528_PFD0_FRAC);
+	__raw_writel(BM_ANADIG_PFD_528_PFD0_FRAC, &imx_ccm->analog_pfd_528_clr);
+	__raw_writel(reg, &imx_ccm->analog_pfd_528_set);
+#endif
+
+#ifdef LVDS_SPLIT_MODE
+	/* Set ipu_di clock to ldb_di_clk/3.5 */
+	reg = __raw_readl(&imx_ccm->cscmr2);
+	if (di == 0)
+		reg &= ~(0x1 << 10);
+	else if (di == 1)
+		reg &= ~(0x1 << 11);
+#else
+	/* Set ipu_di clock to ldb_di_clk/7 */
+	reg = __raw_readl(&imx_ccm->cscmr2);
+	if (di == 0)
+		reg |= (0x1 << 10);
+	else if (di == 1)
+		reg |= (0x1 << 11);
+#endif
+	__raw_writel(reg, &imx_ccm->cscmr2);
+
+#ifdef LVDS_CLOCK_SRC_PLL5
+	/* Set ipu_di_clk clock source to ldb_di_clk, and root clock pre-multiplexer from PLL5, ipu_di_podf divide by 1 */
+        if (ipu == 1) {
+		reg = __raw_readl(&imx_ccm->chsccdr);
+		if (di == 0) {
+			reg &= ~(0x1FF << 0);
+			reg |= ((3 << 0) | (2 << 6));
+		} else if (di == 1) {
+			reg &= ~(0x1FF << 9);
+			reg |= ((4 << 9) | (2 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->chsccdr);
+	}
+
+        if (ipu == 2) {
+                reg = __raw_readl(&imx_ccm->cscdr2);
+                if (di == 0) {
+                        reg &= ~(0x1FF << 0);
+                        reg |= ((3 << 0) | (2 << 6));
+                } else if (di == 1) {
+                        reg &= ~(0x1FF << 9);
+                        reg |= ((4 << 9) | (2 << 15));
+                }
+                __raw_writel(reg, &imx_ccm->cscdr2);
+        }
+#else
+	/* Set ipu_di_clk clock source to ldb_di_clk, and root clock pre-multiplexer from PLL2 PFD0, ipu_di_podf divide by 1 */
+	if (ipu == 1) {
+		reg = __raw_readl(&imx_ccm->chsccdr);
+		if (di == 0) {
+			reg &= ~(0x1FF << 0);
+			reg |= ((3 << 0) | (3 << 6));
+		} else if (di == 1) {
+			reg &= ~(0x1FF << 9);
+			reg |= ((4 << 9) | (3 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->chsccdr);
+	}
+
+	if (ipu == 2) {
+		reg = __raw_readl(&imx_ccm->cscdr2);
+		if (di == 0) {
+			reg &= ~(0x1FF << 0);
+			reg |= ((3 << 0) | (3 << 6));
+		} else if (di == 1) {
+			reg &= ~(0x1FF << 9);
+			reg |= ((4 << 9) | (3 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->cscdr2);
+	}
+#endif
+	return 0;
+}
+
+static int config_ipu_di_clk(u32 ipu, u32 di, u32 freq)
+{
+	unsigned int reg;
+
+	u32 pre_div_rate, divider;
+	u32 test_div_sel = 2;
+	u32 control3 = 0;
+	u64 temp64;
+	u32 mfn, mfd = 1000000;
+
+	printf("config_ipu_di_clk: freq = %d.\r\n", freq);
+
+	/* Set PLL5 Clock */
+	/* Disable the PLL first */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg |= BM_ANADIG_PLL_VIDEO_BYPASS;
+	reg &= ~BM_ANADIG_PLL_VIDEO_ENABLE;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+
+	pre_div_rate = freq * 2;
+	while (pre_div_rate < PLL5_FREQ_MIN) {
+		pre_div_rate *= 2;
+		/*
+		 * test_div_sel field values:
+		 * 2 -> Divide by 1
+		 * 1 -> Divide by 2
+		 * 0 -> Divide by 4
+		 *
+		 * control3 field values:
+		 * 0 -> Divide by 1
+		 * 1 -> Divide by 2
+		 * 3 -> Divide by 4
+		 */
+		if (test_div_sel != 0)
+			test_div_sel --;
+		else {
+			control3 ++;
+			if (control3 == 2)
+				control3 ++;
+		}
+	}
+	divider = pre_div_rate / MXC_HCLK;
+	temp64 = (u64) (pre_div_rate - (divider * MXC_HCLK));
+	temp64 *= mfd;
+	do_div(temp64, MXC_HCLK);
+	mfn = temp64;
+
+	reg = __raw_readl(&imx_ccm->analog_pll_video)
+			& ~(BM_ANADIG_PLL_VIDEO_DIV_SELECT | BM_ANADIG_PLL_VIDEO_POST_DIV_SELECT);
+	reg |= (divider |
+		(test_div_sel << BP_ANADIG_PLL_VIDEO_POST_DIV_SELECT));
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+	__raw_writel(mfn, &imx_ccm->analog_pll_video_num);
+	__raw_writel(mfd, &imx_ccm->analog_pll_video_denom);
+
+	reg = __raw_readl(&imx_ccm->pmu_misc2)
+		& ~BM_ANADIG_ANA_MISC2_CONTROL3;
+	reg |= control3 << BP_ANADIG_ANA_MISC2_CONTROL3;
+	__raw_writel(reg, &imx_ccm->pmu_misc2);
+
+	/* Enable the PLL power */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg &= ~BM_ANADIG_PLL_VIDEO_POWERDOWN;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+
+	/* Wait for PLL to lock */
+	while((__raw_readl(&imx_ccm->analog_pll_video) & BM_ANADIG_PLL_VIDEO_LOCK) == 0)
+		printf("wait for pll5 lock.\n");
+
+	/* Enable the PLL output */
+	reg = __raw_readl(&imx_ccm->analog_pll_video);
+	reg &= ~BM_ANADIG_PLL_VIDEO_BYPASS;
+	reg |= BM_ANADIG_PLL_VIDEO_ENABLE;
+	__raw_writel(reg, &imx_ccm->analog_pll_video);
+
+	printf("config_ipu_di_clk: set pll5 clock to %dHz.\r\n", decode_pll(PLL_VIDEO, MXC_HCLK));
+
+	/* Set ipu_di_clk clock source to pre-muxed ipu di clock, divided by 2, and root clock pre-muxed from PLL5 */
+	if (ipu == 1) {
+		reg = __raw_readl(&imx_ccm->chsccdr);
+		if (di == 0) {
+			reg &= ~0x000001FF;
+			reg |= ((0 << 0) | (1 << 3) | (2 << 6));
+		} else if (di == 1) {
+			reg &= ~0x0003FE00;
+			reg |= ((0 << 9) | (1 << 12) | (2 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->chsccdr);
+	}
+
+	if (ipu == 2) {
+		reg = __raw_readl(&imx_ccm->cscdr2);
+		if (di == 0) {
+			reg &= ~0x000001FF;
+			reg |= ((0 << 0) | (1 << 3) | (2 << 6));
+		} else if (di == 1) {
+			reg &= ~0x0003FE00;
+			reg |= ((0 << 9) | (1 << 12) | (2 << 15));
+		}
+		__raw_writel(reg, &imx_ccm->cscdr2);
+	}
+
+	return 0;
+}
+
+/*!
+ *
+ * @param clk_type  clock type, e.g MXC_IPU1_LVDS_DI0_CLK, MXC_IPU1_DI0_CLK, etc.
+ * @param freq		targeted freq in Hz
+ * @return          0 if successful; non-zero otherwise
+ */
+int display_clk_config(u32 clk_type, u32 freq)
+{
+	switch (clk_type) {
+	case MXC_IPU1_LVDS_DI0_CLK:
+		if (config_lvds_clk(1, 0, freq))
+			return -1;
+		break;
+	case MXC_IPU1_LVDS_DI1_CLK:
+		if (config_lvds_clk(1, 1, freq))
+			return -1;
+		break;
+	case MXC_IPU2_LVDS_DI0_CLK:
+		if (config_lvds_clk(2, 0, freq))
+ 			return -1;
+		break;
+	case MXC_IPU2_LVDS_DI1_CLK:
+		if (config_lvds_clk(2, 1, freq))
+ 			return -1;
+		break;
+	case MXC_IPU1_DI0_CLK:
+		if (config_ipu_di_clk(1, 0, freq))
+			return -1;
+		break;
+	case MXC_IPU1_DI1_CLK:
+		if (config_ipu_di_clk(1, 1, freq))
+			return -1;
+		break;
+	case MXC_IPU2_DI0_CLK:
+		if (config_ipu_di_clk(2, 0, freq))
+			return -1;
+		break;
+	case MXC_IPU2_DI1_CLK:
+		if (config_ipu_di_clk(2, 1, freq))
+			return -1;
+		break;
+	default:
+		printf("Unsupported or invalid clock type! :(\n");
+		return -1;
+	}
+
+	return 0;
+}
+#endif
+
+
 #ifdef CONFIG_FEC_MXC
 int enable_fec_anatop_clock(int fec_id, enum enet_freq freq)
 {
diff --git a/arch/arm/cpu/armv7/mx6/ipu.c b/arch/arm/cpu/armv7/mx6/ipu.c
new file mode 100644
index 0000000..039d202
--- /dev/null
+++ b/arch/arm/cpu/armv7/mx6/ipu.c
@@ -0,0 +1,3238 @@
+/***************************************************************************
+*
+*    ipu.c
+*
+*    IPU initialization, connect each module and build a link from memory to  
+* display .
+*
+*
+***************************************************************************/
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/errno.h>
+#include <asm/errno.h>
+#include <linux/string.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/ipuv3h_reg_def.h>
+#include <asm/imx-common/iomux-v3.h>
+#include <asm/imx-common/mxc_ipu.h>
+
+
+//#define DISPLAY_EBA0 		(PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE - 0x2000000)
+#define DISPLAY_EBA0		CONFIG_FB_BASE
+
+// DI counter definitions
+#define DI_COUNTER_BASECLK 	0
+#define DI_COUNTER_IHSYNC   	1
+#define DI_COUNTER_1		   	1
+#define DI_COUNTER_HSYNC   		2
+#define DI_COUNTER_VSYNC   		3
+#define DI_COUNTER_AFIELD    	4
+#define DI_COUNTER_ALINE    		5
+#define DI_COUNTER_APIXEL   		6
+#define DI_COUNTER_7   			7
+
+#define DI_COMMAND_WAVEFORM 0
+#define DI_DATAWR_WAVEFORM  1
+#define DI_DATARD_WAVEFORM  2
+#define DI_SDC_WAVEFORM     3
+#define DI_SERIAL_WAVEFORM  4
+
+#define DI_RS_SIGNAL        0
+#define DI_WR_SIGNAL        1
+#define DI_RD_SIGNAL        1
+#define DI_SER_CLK_SIGNAL   1
+#define DI_CS_SIGNAL        2
+#define DI_NOUSE_SIGNAL     3
+
+#define DI_DEN_SIGNAL       0
+
+#define DC_CHANNEL_READ					0
+#define DC_CHANNEL_DC_SYNC_OR_ASYNC	1
+#define DC_CHANNEL_DC_ASYNC				2
+#define DC_CHANNEL_COMMAND_1			3
+#define DC_CHANNEL_COMMAND_2			4
+#define DC_CHANNEL_DP_PRIMARY			5
+#define DC_CHANNEL_DP_SECONDARY			6
+
+typedef struct {
+	unsigned int channel;
+	unsigned int xv;
+	unsigned int yv;
+	unsigned int xb;
+	unsigned int yb;
+	unsigned int nsb_b;
+	unsigned int cf;
+	unsigned int sx;
+	unsigned int sy;
+	unsigned int ns;
+	unsigned int sdx;
+	unsigned int sm;
+	unsigned int scc;
+	unsigned int sce;
+	unsigned int sdy;
+	unsigned int sdrx;
+	unsigned int sdry;
+	unsigned int bpp;
+	unsigned int dec_sel;
+	unsigned int dim;
+	unsigned int so;
+	unsigned int bndm;
+	unsigned int bm;
+	unsigned int rot;
+	unsigned int hf;
+	unsigned int vf;
+	unsigned int the;
+	unsigned int cap;
+	unsigned int cae;
+	unsigned int fw;
+	unsigned int fh;
+	unsigned int eba0;
+	unsigned int eba1;
+	unsigned int ilo;
+	unsigned int npb;
+	unsigned int pfs;
+	unsigned int alu;
+	unsigned int albm;
+	unsigned int id;
+	unsigned int th;
+	unsigned int sl;
+	unsigned int wid0;
+	unsigned int wid1;
+	unsigned int wid2;
+	unsigned int wid3;
+	unsigned int ofs0;
+	unsigned int ofs1;
+	unsigned int ofs2;
+	unsigned int ofs3;
+	unsigned int ubo;
+	unsigned int vbo;
+}ipu_channel_parameter_t;
+
+
+void ipu_write_field(unsigned int IPU, unsigned int ID_addr, unsigned int ID_mask, unsigned int data)
+{
+	unsigned int rdata; 
+	unsigned int IPU_BASE_ADDRE = IPU1_ARB_BASE_ADDR;
+	
+	if (IPU == 2)
+		IPU_BASE_ADDRE = IPU2_ARB_BASE_ADDR;
+
+	ID_addr += IPU_BASE_ADDRE;
+	rdata = readl(ID_addr);
+	rdata &= ~ID_mask;
+	rdata |= (data*(ID_mask & -ID_mask))&ID_mask;
+	writel(rdata, ID_addr);
+}
+
+void config_idmac_interleaved_channel(unsigned int IPU, ipu_channel_parameter_t ipu_channel_params)
+{
+	unsigned int IPU_BASE_ADDRE = IPU1_ARB_BASE_ADDR;
+	int w0_d0=0, w0_d1=0, w0_d2=0, w0_d3=0, w0_d4=0, w1_d0=0, w1_d1=0, w1_d2=0, w1_d3=0, w1_d4=0;
+
+	if (IPU == 2)
+		IPU_BASE_ADDRE = IPU2_ARB_BASE_ADDR;
+    
+	w0_d0 = ipu_channel_params.xb<<19 | ipu_channel_params.yv<<10  |ipu_channel_params.xv;
+	w0_d1 = ipu_channel_params.sy<<26 | ipu_channel_params.sx<<14  | ipu_channel_params.cf<<13  | ipu_channel_params.nsb_b<<12 \
+		| ipu_channel_params.yb;
+	w0_d2 = ipu_channel_params.sm<<22 | ipu_channel_params.sdx<<15 | ipu_channel_params.ns<<5   | ipu_channel_params.sy>>6;
+	w0_d3 = ipu_channel_params.fw<<29 | ipu_channel_params.cae<<28 | ipu_channel_params.cap<<27 | ipu_channel_params.the<<26  \
+		| ipu_channel_params.vf<<25 | ipu_channel_params.hf<<24 | ipu_channel_params.rot<<23 | ipu_channel_params.bm<<21 \
+		| ipu_channel_params.bndm<<18 | ipu_channel_params.so<<17 | ipu_channel_params.dim<<16 | ipu_channel_params.dec_sel<<14 \
+		| ipu_channel_params.bpp<<11 | ipu_channel_params.sdry<<10 | ipu_channel_params.sdrx<<9 | ipu_channel_params.sdy<<2 \
+		| ipu_channel_params.sce<<1 | ipu_channel_params.scc;
+	w0_d4 = ipu_channel_params.fh<<10 | ipu_channel_params.fw>>3;
+
+	w1_d0 = ipu_channel_params.eba1<<29 | ipu_channel_params.eba0;
+	w1_d1 = ipu_channel_params.ilo<<26  | ipu_channel_params.eba1>>3;
+	w1_d2 = ipu_channel_params.th<<31   | ipu_channel_params.id<<29   | ipu_channel_params.albm<<26 \
+		| ipu_channel_params.alu<<25  | ipu_channel_params.pfs<<21 | ipu_channel_params.npb<<14 | ipu_channel_params.ilo>>6;
+	w1_d3 = ipu_channel_params.wid3<<29 | ipu_channel_params.wid2<<26 | ipu_channel_params.wid1<<23 | ipu_channel_params.wid0<<20 \
+		| ipu_channel_params.sl<<6   | ipu_channel_params.th>>1;
+	w1_d4 = ipu_channel_params.ofs3<<15 | ipu_channel_params.ofs2<<10 | ipu_channel_params.ofs1<<5 | ipu_channel_params.ofs0;
+
+	writel(w0_d0, IPU_BASE_ADDRE + CPMEM_WORD0_DATA0_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w0_d1, IPU_BASE_ADDRE + CPMEM_WORD0_DATA1_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w0_d2, IPU_BASE_ADDRE + CPMEM_WORD0_DATA2_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w0_d3, IPU_BASE_ADDRE + CPMEM_WORD0_DATA3_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w0_d4, IPU_BASE_ADDRE + CPMEM_WORD0_DATA4_INT__ADDR + (ipu_channel_params.channel<<6));
+
+	writel(w1_d0, IPU_BASE_ADDRE + CPMEM_WORD1_DATA0_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w1_d1, IPU_BASE_ADDRE + CPMEM_WORD1_DATA1_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w1_d2, IPU_BASE_ADDRE + CPMEM_WORD1_DATA2_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w1_d3, IPU_BASE_ADDRE + CPMEM_WORD1_DATA3_INT__ADDR + (ipu_channel_params.channel<<6));
+	writel(w1_d4, IPU_BASE_ADDRE + CPMEM_WORD1_DATA4_INT__ADDR + (ipu_channel_params.channel<<6));
+}
+
+void dmfc_config(unsigned int IPU)
+{
+	unsigned int IPU_BASE_ADDRE = IPU1_ARB_BASE_ADDR;
+
+	if(IPU == 2)
+		IPU_BASE_ADDRE = IPU2_ARB_BASE_ADDR;
+
+	// Same as _ipu_dmfc_init() in kernel
+	writel(0x202020F6, IPU_BASE_ADDRE + IPU_DMFC_WR_CHAN_DEF__ADDR);
+#ifdef IPU_USE_DC_CHANNEL
+	writel(0x00000088, IPU_BASE_ADDRE + IPU_DMFC_WR_CHAN__ADDR);
+	writel(0x00009694, IPU_BASE_ADDRE + IPU_DMFC_DP_CHAN__ADDR);
+#else
+	writel(0x00000090, IPU_BASE_ADDRE + IPU_DMFC_WR_CHAN__ADDR);
+	writel(0x0000968A, IPU_BASE_ADDRE + IPU_DMFC_DP_CHAN__ADDR);
+#endif
+	writel(0x2020F6F6, IPU_BASE_ADDRE + IPU_DMFC_DP_CHAN_DEF__ADDR);
+
+	// Set sync refresh channels and CSI->mem channel as high priority, copy from kernel
+	writel(0x18800001, IPU_BASE_ADDRE + IPU_IDMAC_CH_PRI_1__ADDR);
+
+	// Set MCU_T to divide MCU access window into 2, copy from kernel
+	writel(0x00400000 | (8 << 18), IPU_BASE_ADDRE + IPU_IPU_DISP_GEN__ADDR);
+}
+
+void dp_config(unsigned int IPU)
+{
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_GAMMA_EN_SYNC, 0);
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_CSC_YUV_SAT_MODE_SYNC, 0); //SAT mode is zero
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_CSC_GAMUT_SAT_EN_SYNC, 0); //GAMUT en (RGB...)
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_CSC_DEF_SYNC, 0); //CSC Disable
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_COC_SYNC, 0); //no cursor
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_GWCKE_SYNC, 0); //color keying disabled
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_GWAM_SYNC, 1); //1=global alpha,0=local alpha
+	ipu_write_field(IPU, SRM_DP_COM_CONF_SYNC__DP_GWSEL_SYNC, 1); //1=graphic is FG,0=graphic is BG
+}
+
+void microcode_config (int ipu_num, int word, int stop, char opcode[10], int lf, int af, int operand, int mapping, int waveform, int gluelogic, int sync)
+{
+	unsigned int IPU_BASE_ADDRE = IPU1_ARB_BASE_ADDR;
+	unsigned int LowWord = 0;
+	unsigned int HighWord = 0;
+	unsigned int opcode_fixed;
+
+	if  (ipu_num==2)
+	   IPU_BASE_ADDRE=IPU2_ARB_BASE_ADDR;
+
+//=========================================================================================================	
+	//HLG - HOLD WORD GENERIC:  hold operand in register for next operating, without display access 
+	if (!strcmp(opcode, "HLG")){
+							    //[4:0] = 15'b0
+		LowWord = LowWord | (operand << 5);         //[31:5]
+
+		HighWord = HighWord | (operand >> 27);      //[36:32]
+		opcode_fixed = 0x0;            		    //0-0
+		HighWord = HighWord | (opcode_fixed << 5);  //[40:37]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WRITE DATA to display
+	if (!strcmp(opcode, "WROD")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+	//Generic data, this data is attached with OR to 16 MSB of mapped address	
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[35:32]
+		opcode_fixed = 0x18 | (lf << 1);            //1-1-0-lf-0
+		HighWord = HighWord | (opcode_fixed << 4);  //[40:36]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//ATTACH AND HOLD ADDRESS in REGISTER, Adding Mapped Address to held data and hold in register
+	if (!strcmp(opcode, "HLOAR")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		operand = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		//1 0 0 0 1 1 1 AF:  AF - Address shift flag is defined by user:
+		//0: 24bit LSB operating or no operating,
+		//1: 8 bit right shift, 24 MSB operating,
+		opcode_fixed = 0x8E | (af << 0);            //1-0-0-0-1-1-1-AF
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//ATTACH AND WRITE ADDRESS to DISPLAY, Adding Mapped Address to held data and write to display
+	if (!strcmp(opcode, "WROAR")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		//1 1 0 0 1 1 1 AF:  AF - Address shift flag is defined by user:
+		//0: 24bit LSB operating or no operating,
+		//1: 8 bit right shift, 24 MSB operating,
+		opcode_fixed = 0xCE | (af << 0);            //1-1-0-0-1-1-1-AF
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//ATTACH AND HOLD DATA in REGISTER, Adding Mapped Address to held data and hold in register
+	if (!strcmp(opcode, "HLODR")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		operand = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x8C;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WRODR -  WRITE_DATA_OPCODE - ATTACH AND WRITE DATA to DISPLAY, 
+	//Adding Mapped Data to hold data in internal register and write to display
+	if (!strcmp(opcode, "WRODR")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0xCC;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WRITE BIT CHANNEL. merging 1bit mask from IDMAC mask channel with data and write to display
+	if (!strcmp(opcode, "WRBC")){
+		operand = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		opcode_fixed = 0x19B;                       //
+		HighWord = HighWord | (opcode_fixed << 0);  //[40:32]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WAIT CLOCK - Waiting N clocks
+	if (!strcmp(opcode, "WCLK")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		mapping = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0xC9;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WAIT STATUS - 3 microcodes command loop for  checking display status by POLLING READ. THE WSTS_II has to be used immediately after WSTS _III
+	if (!strcmp(opcode, "WSTS_III")){
+		stop = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//number of IPU's clock to latch data from DI. after WSTS cycle start, defined by user
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x8B;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WAIT STATUS - second command in  3 microcode commands loop or first command in 2 microcode commands loop for  checking display status by POLLING READ. THE WSTS_I has to be used immediately after WSTS_II
+	if (!strcmp(opcode, "WSTS_II")){
+		stop = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//number of IPU's clock to latch data from DI. after WSTS cycle start, defined by user
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x8A;                        //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WAIT STATUS - third command in  3 microcode commands loop or second command in 2 microcode commands loop or first command in one command loop for  checking display status by POLLING READ.
+	if (!strcmp(opcode, "WSTS_I")){
+		stop = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//number of IPU's clock to latch data from DI. after WSTS cycle start, defined by user
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x89;                         //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//HOLD ADDRESS in REGISTER: display's address which is calculated by IPU, is stored in register
+	if (!strcmp(opcode, "HLOA")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+	//Generic data, this data is attached with OR to 16 MSB of mapped address	
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[35:32]
+		//1 0 1 0 AF:  AF - Address shift flag is defined by user: 
+		//0: 24bit LSB operating or no operating, 
+		//1: 8 bit right shift, 24 MSB operating,
+		opcode_fixed = 0x14 | (af << 0);            //1-0-1-0-AF
+		HighWord = HighWord | (opcode_fixed << 4);  //[40:36]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//HOLD ADDRESS in REGISTER: display's address which is calculated by IPU, is stored in register
+	if (!strcmp(opcode, "WROA")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+	//Generic data, this data is attached with OR to 16 MSB of mapped address	
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[35:32]
+		//1 0 1 0 AF:  AF - Address shift flag is defined by user: 
+		//0: 24bit LSB operating or no operating, 
+		//1: 8 bit right shift, 24 MSB operating,
+		opcode_fixed = 0x1C | (af << 0);            //1-1-1-0-AF
+		HighWord = HighWord | (opcode_fixed << 4);  //[40:36]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//HOLD DATA in REGISTER
+	if (!strcmp(opcode, "HLOD")){
+		sync = 0;//fixed
+		gluelogic=0;//fixed
+		waveform=0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+	//Generic data, this data is attached with OR to 16 MSB of mapped address	
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[35:32]
+		opcode_fixed = 0x10;                        //1-0-0-0-0
+		HighWord = HighWord | (opcode_fixed << 4);  //[40:36]
+		HighWord = HighWord | (stop << 9);          //[41]
+    	}
+//=========================================================================================================	
+	//WRG - Write 24bit word to DI and Hold the word in register
+	//WRITE WORD GENERIC
+	//This opcode is used for sending "a user's code", which is stored in microcode memory  to  a display
+	//NO MAPPING
+	if (!strcmp(opcode, "WRG")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11]
+		LowWord = LowWord | (operand << 15);        //[31:15]
+
+		HighWord = HighWord | (operand >> 17);      //[38:32]
+		opcode_fixed = 1;                           //0-1
+		HighWord = HighWord | (opcode_fixed << 7);  //[40:39]
+		HighWord = HighWord | (stop << 9);          //[41]		
+	}
+//=========================================================================================================	
+        //RD - Read command parameters:
+	if (!strcmp(opcode, "RD")){
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11] = synchronization
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//operand - means delay value in DI_CLK for display's data latching by DI, defined by user
+		//number of IPU's clock to latch data from DI. after WSTS cycle start
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		HighWord = HighWord | (operand >> 12);      //[32]
+		opcode_fixed = 0x88;                        //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//=========================================================================================================	
+        //WAIT FOR ACKNOWLEDGE
+	if (!strcmp(opcode, "WACK")){
+		mapping = 0;//fixed
+		operand = 0;//fixed
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11] = synchronization
+		LowWord = LowWord | (mapping   << 15);      //[19:15]
+		//operand - means delay value in DI_CLK for display's data latching by DI, defined by user
+		//number of IPU's clock to latch data from DI. after WSTS cycle start
+		LowWord = LowWord | (operand << 20);        //[31:20]
+
+		opcode_fixed = 0x11A;                       //
+		HighWord = HighWord | (opcode_fixed << 0);  //[40:32]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//=========================================================================================================	
+        //HMA  - HOLD_MICROCODE_ADDRESS - hold operand in special Microcode address register
+	if (!strcmp(opcode, "HMA")){
+		                                            //[4:0]
+		//Microcode address defined by user
+		LowWord = LowWord | (operand << 5);         //[12:5]
+		opcode_fixed = 0x2;                         //
+		HighWord = HighWord | (opcode_fixed << 5);  //[40:37]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//========================================================================================================= 
+		//HMA1  - HOLD_MICROCODE_ADDRESS - hold operand in special Microcode address register
+	if (!strcmp(opcode, "HMA1")){
+													//[4:0]
+		//Microcode address defined by user
+		LowWord = LowWord | (operand << 5); 		//[12:5]
+		opcode_fixed = 0x1; 						//
+		HighWord = HighWord | (opcode_fixed << 5);	//[40:37]
+		HighWord = HighWord | (stop << 9);			//[41]
+
+	}
+//=========================================================================================================	
+        //BMA  - BRANCH_MICROCODE_ADDRESS jump to Microcode address which is stored at 
+	//special Microcode address register
+	if (!strcmp(opcode, "BMA")){
+		                                            //[36:0] ==0
+		LowWord = LowWord | sync; 		//[2:0]
+		LowWord = LowWord | (operand << 5); 		//[12:5]
+		opcode_fixed = 0x3;                         //
+		HighWord = HighWord | (af << 3);	//[35]
+		HighWord = HighWord | (lf << 4);	//[36]
+		HighWord = HighWord | (opcode_fixed << 5);  //[40:37]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//=========================================================================================================	
+        //Additional information for event masking
+	if (!strcmp(opcode, "MSK")){
+		sync = 0;//fixed
+		gluelogic = 0;//fixed
+		waveform = 0;//fixed
+		stop = 0;//fixed 
+		//(no mapping)
+		LowWord = LowWord | sync;                   //[3:0]
+		LowWord = LowWord | (gluelogic << 4);       //[10:4]
+		LowWord = LowWord | (waveform  << 11);      //[14:11] = synchronization
+		//[32-28] - 0
+                //[27] e0m- event 0 mask, defined by user
+                //[26] e1m - event 1 mask, defined by user
+                //[25] e2m - event 2 mask, defined by user
+                //[24] e3m - event 3 mask, defined by user
+                //[23] nfm- new frame mask , defined by user
+                //[22] nlm- new line mask , defined by user
+                //[21] nfldm- new field mask , defined by user
+                //[20] eofm- end of frame mask, defined by user
+                //[19] eolm- end of line mask, defined by user
+                //[18] eofldm-  end of field mask, defined by user
+                //[17] nadm- new address mask, defined by user
+                //[16] ncm- new channel mask, defined by user
+                //[15] dm - data mask, defined by user 
+		LowWord = LowWord | (operand   << 15);      //[19:15]
+
+		HighWord = HighWord | (operand >> 17);      //[32]
+		opcode_fixed = 0xC8;                        //
+		HighWord = HighWord | (opcode_fixed << 1);  //[40:33]
+		HighWord = HighWord | (stop << 9);          //[41]
+
+	}
+//=========================================================================================================	
+		
+	writel(LowWord, IPU_BASE_ADDRE + IPU_MEM_DC_MICROCODE_BASE_ADDR + word * 8);
+	writel(HighWord, IPU_BASE_ADDRE + IPU_MEM_DC_MICROCODE_BASE_ADDR + word * 8 + 4);
+}
+
+void microcode_event(int ipu_num, int channel, char event[8], int priority, int address)
+{
+   if(channel == 0){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_0__COD_NL_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_0__COD_NL_PRIORITY_CHAN_0, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_0__COD_NF_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_0__COD_NF_PRIORITY_CHAN_0, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_0__COD_NFIELD_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_0__COD_NFIELD_PRIORITY_CHAN_0, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_0__COD_EOF_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_0__COD_EOF_PRIORITY_CHAN_0, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_0__COD_EOFIELD_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_0__COD_EOFIELD_PRIORITY_CHAN_0, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_0__COD_EOL_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_0__COD_EOL_PRIORITY_CHAN_0, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_0__COD_NEW_CHAN_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_0__COD_NEW_CHAN_PRIORITY_CHAN_0, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_0__COD_NEW_ADDR_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_0__COD_NEW_ADDR_PRIORITY_CHAN_0, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_0__COD_NEW_DATA_START_CHAN_0, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_0__COD_NEW_DATA_PRIORITY_CHAN_0, priority);
+     }//NEW_DATA
+   }//channel 0 ******************************************************************************
+
+//*************************************************************************************   
+   if(channel == 1){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_1__COD_NL_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_1__COD_NL_PRIORITY_CHAN_1, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_1__COD_NF_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_1__COD_NF_PRIORITY_CHAN_1, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_1__COD_NFIELD_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_1__COD_NFIELD_PRIORITY_CHAN_1, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_1__COD_EOF_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_1__COD_EOF_PRIORITY_CHAN_1, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_1__COD_EOFIELD_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_1__COD_EOFIELD_PRIORITY_CHAN_1, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_1__COD_EOL_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_1__COD_EOL_PRIORITY_CHAN_1, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_1__COD_NEW_CHAN_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_1__COD_NEW_CHAN_PRIORITY_CHAN_1, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_1__COD_NEW_ADDR_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_1__COD_NEW_ADDR_PRIORITY_CHAN_1, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_1__COD_NEW_DATA_START_CHAN_1, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_1__COD_NEW_DATA_PRIORITY_CHAN_1, priority);
+     }//NEW_DATA
+   }//channel 1 ****************************************************************************************
+
+//*************************************************************************************   
+   if(channel == 2){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_2__COD_NL_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_2__COD_NL_PRIORITY_CHAN_2, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_2__COD_NF_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_2__COD_NF_PRIORITY_CHAN_2, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_2__COD_NFIELD_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_2__COD_NFIELD_PRIORITY_CHAN_2, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_2__COD_EOF_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_2__COD_EOF_PRIORITY_CHAN_2, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_2__COD_EOFIELD_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_2__COD_EOFIELD_PRIORITY_CHAN_2, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_2__COD_EOL_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_2__COD_EOL_PRIORITY_CHAN_2, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_2__COD_NEW_CHAN_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_2__COD_NEW_CHAN_PRIORITY_CHAN_2, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_2__COD_NEW_ADDR_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_2__COD_NEW_ADDR_PRIORITY_CHAN_2, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_2__COD_NEW_DATA_START_CHAN_2, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_2__COD_NEW_DATA_PRIORITY_CHAN_2, priority);
+     }//NEW_DATA
+   }//channel 2 ****************************************************************************************
+   
+//*************************************************************************************   
+   if(channel == 5){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_5__COD_NL_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_5__COD_NL_PRIORITY_CHAN_5, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_5__COD_NF_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_5__COD_NF_PRIORITY_CHAN_5, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_5__COD_NFIELD_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_5__COD_NFIELD_PRIORITY_CHAN_5, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_5__COD_EOF_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_5__COD_EOF_PRIORITY_CHAN_5, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_5__COD_EOFIELD_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_5__COD_EOFIELD_PRIORITY_CHAN_5, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_5__COD_EOL_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_5__COD_EOL_PRIORITY_CHAN_5, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_5__COD_NEW_CHAN_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_5__COD_NEW_CHAN_PRIORITY_CHAN_5, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_5__COD_NEW_ADDR_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_5__COD_NEW_ADDR_PRIORITY_CHAN_5, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_5__COD_NEW_DATA_START_CHAN_5, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_5__COD_NEW_DATA_PRIORITY_CHAN_5, priority);
+     }//NEW_DATA
+   }//channel 5 ****************************************************************************************
+
+//*************************************************************************************   
+   if(channel == 6){
+
+     if(!strcmp(event, "NL")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_6__COD_NL_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_6__COD_NL_PRIORITY_CHAN_6, priority);
+     }//NL
+     if(!strcmp(event, "NF")){
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_6__COD_NF_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL0_CH_6__COD_NF_PRIORITY_CHAN_6, priority);
+     }//NF
+     if(!strcmp(event, "NFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_6__COD_NFIELD_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_6__COD_NFIELD_PRIORITY_CHAN_6, priority);
+     }//NFIELD
+      if(!strcmp(event, "EOF")){
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_6__COD_EOF_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL1_CH_6__COD_EOF_PRIORITY_CHAN_6, priority);
+     }//EOF
+      if(!strcmp(event, "EOFIELD")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_6__COD_EOFIELD_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_6__COD_EOFIELD_PRIORITY_CHAN_6, priority);
+     }//EOFIELD
+      if(!strcmp(event, "EOL")){
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_6__COD_EOL_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL2_CH_6__COD_EOL_PRIORITY_CHAN_6, priority);
+     }//EOL
+      if(!strcmp(event, "NEW_CHAN")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_6__COD_NEW_CHAN_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_6__COD_NEW_CHAN_PRIORITY_CHAN_6, priority);
+     }//NEW_CHAN
+      if(!strcmp(event, "NEW_ADDR")){
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_6__COD_NEW_ADDR_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL3_CH_6__COD_NEW_ADDR_PRIORITY_CHAN_6, priority);
+     }//NEW_ADDR
+      if(!strcmp(event, "NEW_DATA")){
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_6__COD_NEW_DATA_START_CHAN_6, address);
+       ipu_write_field(ipu_num, IPU_DC_RL4_CH_6__COD_NEW_DATA_PRIORITY_CHAN_6, priority);
+     }//NEW_DATA
+   }//channel 6 ****************************************************************************************
+
+   
+}
+
+
+#ifdef DISPLAY_INTERLACED
+void dc_config_interlaced(unsigned int IPU, unsigned int DI)
+{
+	unsigned int microCodeAddr_DATA;
+	int mapping = 1;
+
+#if (DISPLAY_IF_BPP == 24)
+	mapping = 1;
+#endif
+
+#if (DISPLAY_IF_BPP == 18)
+	mapping = 2;
+#endif
+
+#if (DISPLAY_IF_BPP == 16)
+	mapping = 4;
+#endif
+
+	microCodeAddr_DATA = 1;
+
+	//DATA
+	microcode_config(
+	                 IPU, 
+	                 microCodeAddr_DATA,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+#ifdef IPU_USE_DC_CHANNEL
+	/*********************************************************************
+	* link events to routines
+	**********************************************************************/
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NL",			3,	microCodeAddr_DATA);  //prior=3
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NF",			0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOF",		 	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOL",			2,	microCodeAddr_DATA);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_CHAN",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_ADDR",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_DATA",	1,	microCodeAddr_DATA); 
+
+	//WR_CH_CONF_1  
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_START_TIME_1, 0);  //no anti-tearing elimination used
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__CHAN_MASK_DEFAULT_1, 0);  //only the highest priority event will be served
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_CHAN_TYP_1, 4);  //normal mode without anti-tearing.DO NOT CHANGE!!
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DISP_ID_1, 1);  //select dc_display 1 to link channel #1
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1, DI);  //DC channel 1 associated to current DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5, 1 - DI);  //DC channel 5 associated to another DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__W_SIZE_1, 2);  //component size access to DC set to 24bit MSB.
+#ifdef DISPLAY_INTERLACED
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__FIELD_MODE_1, 1);  //field mode enable
+#else
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__FIELD_MODE_1, 0);  //frame mode enable
+#endif
+	ipu_write_field(IPU, IPU_DC_WR_CH_ADDR_1__ST_ADDR_1, 0);  //START ADDRESS OF CHANNEL
+
+#else
+
+	/*********************************************************************
+	* link events to routines
+	**********************************************************************/
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NL",			3,	microCodeAddr_DATA);  //prior=3
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NF",			0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOF",		 	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOL",			2,	microCodeAddr_DATA);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_CHAN",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_ADDR",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_DATA",	1,	microCodeAddr_DATA); 
+
+	//WR_CH_CONF_5  
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_START_TIME_5, 0);  //no anti-tearing elimination used
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__CHAN_MASK_DEFAULT_5, 0);  //only the highest priority event will be served
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_CHAN_TYP_5, 4);  //normal mode without anti-tearing.DO NOT CHANGE!!
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DISP_ID_5, 1);  //select dc_display 1 to link channel #5
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5, DI);  //DC channel 5 associated to current DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1, 1 - DI);  //DC channel 1 associated to another DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__W_SIZE_5, 2);  //component size access to DC set to 24bit MSB.
+#ifdef DISPLAY_INTERLACED
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__FIELD_MODE_5, 1);  //field mode enable
+#else
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__FIELD_MODE_5, 0);  //frame mode enable
+#endif
+	ipu_write_field(IPU, IPU_DC_WR_CH_ADDR_5__ST_ADDR_5, 0);  //START ADDRESS OF CHANNEL
+#endif
+
+	//GENERAL 
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_PRIORITY_5, 1);  //sets the priority of channel #5 to high.
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_PRIORITY_1, 1);  //sets the priority of channel #1 to high.
+	ipu_write_field(IPU, IPU_DC_GEN__MASK4CHAN_5, 0);  // mask channel is associated to the sync flow via DC (without DP)
+	ipu_write_field(IPU, IPU_DC_GEN__MASK_EN, 0);  // mask channel is disabled.(mask channel can associated with different IDMAC channels)
+	ipu_write_field(IPU, IPU_DC_GEN__DC_CH5_TYPE, 0);  // alternate sync or asyn flow
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_1_6, 2);  //DC channel #1 handles sync flow
+
+	//DISP_CONF  
+	ipu_write_field(IPU, IPU_DC_DISP_CONF1_1__ADDR_INCREMENT_1, 0);  //automatical address increase by 1
+	ipu_write_field(IPU, IPU_DC_DISP_CONF1_1__DISP_TYP_1, 2);  //paralel display without byte enable
+	ipu_write_field(IPU, IPU_DC_DISP_CONF2_1__SL_1, DISPLAY_WIDTH);  //stride line
+
+	//DC_UGDE 
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__NF_NL_1, 0);  //NL->0,NF->1,NFIELD->2
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__AUTORESTART_1, 0);  //no autorestart
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ODD_EN_1, 0);  // disable 'odd'
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_ODD_START_1, 1);  //words 1 1st part
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_EV_START_1, 5);  //word 2 2nd part
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_EV_PRIORITY_1,  1);  //enabled. all others are disabled.
+#ifdef IPU_USE_DC_CHANNEL
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ID_CODED_1, 0x1);  //DC_CHANNEL_DC_SYNC_OR_ASYNC
+#else
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ID_CODED_1, 0x3);  //DC_CHANNEL_DP_PRIMARY
+#endif
+	ipu_write_field(IPU, IPU_DC_UGDE1_1__STEP_1, 0);  //every data
+	ipu_write_field(IPU, IPU_DC_UGDE1_2__OFFSET_DT_1, 0);  //no offset
+	ipu_write_field(IPU, IPU_DC_UGDE1_3__STEP_REPEAT_1, (DISPLAY_WIDTH - 1));
+
+	//DC_MAP, same as _ipu_init_dc_mappings() in kernel
+	// config DC mapping point 1, IPU_PIX_FMT_RGB24
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_OFFSET_0, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_MASK_0, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_OFFSET_1, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_MASK_1, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_OFFSET_2, 23);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_MASK_2, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_0, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_0, 1);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_0, 2);
+
+	// config DC mapping point 2, IPU_PIX_FMT_RGB666
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_OFFSET_3, 5);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_MASK_3, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_OFFSET_4, 11);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_MASK_4, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_OFFSET_5, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_MASK_5, 0xFC);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_1, 3);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_1, 4);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_1, 5);
+
+	// config DC mapping point 3, IPU_PIX_FMT_YUV444
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_OFFSET_6, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_MASK_6, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_OFFSET_7, 23);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_MASK_7, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_OFFSET_8, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_MASK_8, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_2, 6);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_2, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_2, 8);
+
+	// config DC mapping point 4, IPU_PIX_FMT_RGB565
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_OFFSET_9, 4);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_MASK_9, 0xF8);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_OFFSET_10, 10);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_MASK_10, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_OFFSET_11, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_MASK_11, 0xF8);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_3, 9);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_3, 10);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_3, 11);
+
+	// config DC mapping point 5, IPU_PIX_FMT_LVDS666
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_OFFSET_12, 5);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_MASK_12, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_OFFSET_13, 13);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_MASK_13, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_OFFSET_14, 21);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_MASK_14, 0xFC);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_4, 12);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_4, 13);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_4, 14);
+
+	// config DC mapping point 6,7, IPU_PIX_FMT_VYUY
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_OFFSET_15, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_MASK_15, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_OFFSET_16, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_MASK_16, 0x00);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_OFFSET_17, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_MASK_17, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_5, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_5, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_5, 17);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_OFFSET_18, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_MASK_18, 0x00);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_OFFSET_19, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_MASK_19, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_25__MD_OFFSET_20, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_25__MD_MASK_20, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_6, 18);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_6, 19);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_6, 20);
+
+	// config DC mapping point 8,9, IPU_PIX_FMT_UYVY
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_7, 18);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_7, 19);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_7, 20);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_8, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_8, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_8, 17);
+
+	// config DC mapping point 10,11, IPU_PIX_FMT_YUYV
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_9, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_9, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_9, 15);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_10, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_10, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_10, 15);
+
+	// config DC mapping point 12,13, IPU_PIX_FMT_YVYU
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_11, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_11, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_11, 15);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_12, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_12, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_12, 15);
+
+	// config DC mapping point 14, IPU_PIX_FMT_GBR24, IPU_PIX_FMT_VYU444
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_13, 2);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_13, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_13, 1);
+
+	// config DC mapping point 15, IPU_PIX_FMT_BGR24
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_14, 2);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_14, 1);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_14, 0);
+}
+#else
+void dc_config(unsigned int IPU, unsigned int DI)
+{
+	unsigned int microCodeAddr_NL, microCodeAddr_EOL, microCodeAddr_DATA;
+	int mapping = 1;
+
+#if (DISPLAY_IF_BPP == 24)
+	mapping = 1;
+#endif
+
+#if (DISPLAY_IF_BPP == 18)
+	mapping = 2;
+#endif
+
+#if (DISPLAY_IF_BPP == 16)
+	mapping = 4;
+#endif
+
+	microCodeAddr_NL = 2;
+	microCodeAddr_EOL = 3;
+	microCodeAddr_DATA = 4;
+
+	//MICROCODE 
+	microcode_config(
+	                 IPU, 
+	                 1,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+	microcode_config(
+			 IPU, 
+			 5,//word address
+			 1,//stop
+			 "WROD",//OPCODE
+			 0, //LF
+			 0, //AF
+			 0, //OPERAND
+			 mapping, //MAPPING
+			 DI_SDC_WAVEFORM + 1, //WAVEFORM
+			 0, //GLUELOGIC
+			 DI_COUNTER_APIXEL);//SYNC
+ 
+	//NL                 
+	microcode_config(
+	                 IPU, 
+	                 microCodeAddr_NL,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+	//EOL		 
+	microcode_config(
+	                 IPU, 
+	                 microCodeAddr_EOL,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+	//DATA
+	microcode_config(
+	                 IPU, 
+	                 microCodeAddr_DATA,//word address
+	                 1,//stop
+	                 "WROD",//OPCODE
+	                 0, //LF
+	                 0, //AF
+	                 0, //OPERAND
+	                 mapping, //MAPPING
+	                 DI_SDC_WAVEFORM + 1, //WAVEFORM
+	                 0, //GLUELOGIC
+	                 DI_COUNTER_APIXEL);//SYNC
+
+#ifdef IPU_USE_DC_CHANNEL
+	/*********************************************************************
+	* link events to routines
+	**********************************************************************/
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NL",			3,	microCodeAddr_NL);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NF",			0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOF",		 	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "EOL",			2,	microCodeAddr_EOL);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_CHAN",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_ADDR",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DC_SYNC_OR_ASYNC, "NEW_DATA",	1,	microCodeAddr_DATA); 
+
+	//WR_CH_CONF_1  
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_START_TIME_1, 0);  //no anti-tearing elimination used
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__CHAN_MASK_DEFAULT_1, 0);  //only the highest priority event will be served
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_CHAN_TYP_1, 4);  //normal mode without anti-tearing.DO NOT CHANGE!!
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DISP_ID_1, 1);  //select dc_display 1 to link channel #1
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1, DI);  //DC channel 1 associated to current DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5, 1 - DI);  //DC channel 5 associated to another DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__W_SIZE_1, 2);  //component size access to DC set to 24bit MSB.
+#ifdef DISPLAY_INTERLACED
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__FIELD_MODE_1, 1);  //field mode enable
+#else
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__FIELD_MODE_1, 0);  //frame mode enable
+#endif
+	ipu_write_field(IPU, IPU_DC_WR_CH_ADDR_1__ST_ADDR_1, 0);  //START ADDRESS OF CHANNEL
+
+#else
+
+	/*********************************************************************
+	* link events to routines
+	**********************************************************************/
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NL",			3,	microCodeAddr_NL);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NF",			0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOF",		 	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOFIELD",		0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "EOL",			2,	microCodeAddr_EOL);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_CHAN",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_ADDR",	0,	0);
+	microcode_event(IPU, DC_CHANNEL_DP_PRIMARY, "NEW_DATA",	1,	microCodeAddr_DATA); 
+
+	//WR_CH_CONF_5  
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_START_TIME_5, 0);  //no anti-tearing elimination used
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__CHAN_MASK_DEFAULT_5, 0);  //only the highest priority event will be served
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_CHAN_TYP_5, 4);  //normal mode without anti-tearing.DO NOT CHANGE!!
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DISP_ID_5, 1);  //select dc_display 1 to link channel #5
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5, DI);  //DC channel 5 associated to current DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1, 1 - DI);  //DC channel 1 associated to another DI
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__W_SIZE_5, 2);  //component size access to DC set to 24bit MSB.
+#ifdef DISPLAY_INTERLACED
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__FIELD_MODE_5, 1);  //field mode enable
+#else
+	ipu_write_field(IPU, IPU_DC_WR_CH_CONF_5__FIELD_MODE_5, 0);  //frame mode enable
+#endif
+	ipu_write_field(IPU, IPU_DC_WR_CH_ADDR_5__ST_ADDR_5, 0);  //START ADDRESS OF CHANNEL
+#endif
+
+	//GENERAL 
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_PRIORITY_5, 1);  //sets the priority of channel #5 to high.
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_PRIORITY_1, 1);  //sets the priority of channel #1 to high.
+	ipu_write_field(IPU, IPU_DC_GEN__MASK4CHAN_5, 0);  // mask channel is associated to the sync flow via DC (without DP)
+	ipu_write_field(IPU, IPU_DC_GEN__MASK_EN, 0);  // mask channel is disabled.(mask channel can associated with different IDMAC channels)
+	ipu_write_field(IPU, IPU_DC_GEN__DC_CH5_TYPE, 0);  // alternate sync or asyn flow
+	ipu_write_field(IPU, IPU_DC_GEN__SYNC_1_6, 2);  //DC channel #1 handles sync flow
+
+	//DISP_CONF  
+	ipu_write_field(IPU, IPU_DC_DISP_CONF1_1__ADDR_INCREMENT_1, 0);  //automatical address increase by 1
+	ipu_write_field(IPU, IPU_DC_DISP_CONF1_1__DISP_TYP_1, 2);  //paralel display without byte enable
+	ipu_write_field(IPU, IPU_DC_DISP_CONF2_1__SL_1, DISPLAY_WIDTH);  //stride line
+
+	//DC_UGDE 
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__NF_NL_1, 0);  //NL->0,NF->1,NFIELD->2
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__AUTORESTART_1, 0);  //no autorestart
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ODD_EN_1, 0);  // disable 'odd'
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_ODD_START_1, 1);  //words 1 1st part
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_EV_START_1, 5);  //word 2 2nd part
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__COD_EV_PRIORITY_1,  1);  //enabled. all others are disabled.
+#ifdef IPU_USE_DC_CHANNEL
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ID_CODED_1, 0x1);  //DC_CHANNEL_DC_SYNC_OR_ASYNC
+#else
+	ipu_write_field(IPU, IPU_DC_UGDE1_0__ID_CODED_1, 0x3);  //DC_CHANNEL_DP_PRIMARY
+#endif
+	ipu_write_field(IPU, IPU_DC_UGDE1_1__STEP_1, 0);  //every data
+	ipu_write_field(IPU, IPU_DC_UGDE1_2__OFFSET_DT_1, 0);  //no offset
+	ipu_write_field(IPU, IPU_DC_UGDE1_3__STEP_REPEAT_1, (DISPLAY_WIDTH - 1));
+
+	//DC_MAP, same as _ipu_init_dc_mappings() in kernel
+	// config DC mapping point 1, IPU_PIX_FMT_RGB24
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_OFFSET_0, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_MASK_0, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_OFFSET_1, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_15__MD_MASK_1, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_OFFSET_2, 23);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_MASK_2, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_0, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_0, 1);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_0, 2);
+
+	// config DC mapping point 2, IPU_PIX_FMT_RGB666
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_OFFSET_3, 5);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_16__MD_MASK_3, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_OFFSET_4, 11);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_MASK_4, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_OFFSET_5, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_17__MD_MASK_5, 0xFC);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_1, 3);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_1, 4);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_1, 5);
+
+	// config DC mapping point 3, IPU_PIX_FMT_YUV444
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_OFFSET_6, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_MASK_6, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_OFFSET_7, 23);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_18__MD_MASK_7, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_OFFSET_8, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_MASK_8, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_2, 6);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_2, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_2, 8);
+
+	// config DC mapping point 4, IPU_PIX_FMT_RGB565
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_OFFSET_9, 4);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_19__MD_MASK_9, 0xF8);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_OFFSET_10, 10);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_MASK_10, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_OFFSET_11, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_20__MD_MASK_11, 0xF8);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_3, 9);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_3, 10);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_3, 11);
+
+	// config DC mapping point 5, IPU_PIX_FMT_LVDS666
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_OFFSET_12, 5);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_MASK_12, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_OFFSET_13, 13);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_21__MD_MASK_13, 0xFC);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_OFFSET_14, 21);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_MASK_14, 0xFC);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_4, 12);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_4, 13);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_4, 14);
+
+	// config DC mapping point 6,7, IPU_PIX_FMT_VYUY
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_OFFSET_15, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_22__MD_MASK_15, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_OFFSET_16, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_MASK_16, 0x00);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_OFFSET_17, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_23__MD_MASK_17, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_5, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_5, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_5, 17);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_OFFSET_18, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_MASK_18, 0x00);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_OFFSET_19, 7);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_24__MD_MASK_19, 0xFF);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_25__MD_OFFSET_20, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_25__MD_MASK_20, 0xFF);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_6, 18);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_6, 19);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_6, 20);
+
+	// config DC mapping point 8,9, IPU_PIX_FMT_UYVY
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_7, 18);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_7, 19);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_7, 20);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_8, 15);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_8, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_8, 17);
+
+	// config DC mapping point 10,11, IPU_PIX_FMT_YUYV
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_9, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_9, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_9, 15);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_10, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_10, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_10, 15);
+
+	// config DC mapping point 12,13, IPU_PIX_FMT_YVYU
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_11, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_11, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_11, 15);
+
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_12, 17);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_12, 16);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_12, 15);
+
+	// config DC mapping point 14, IPU_PIX_FMT_GBR24, IPU_PIX_FMT_VYU444
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_13, 2);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_13, 0);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_13, 1);
+
+	// config DC mapping point 15, IPU_PIX_FMT_BGR24
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_14, 2);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_14, 1);
+	ipu_write_field(IPU, IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_14, 0);
+}
+#endif
+
+void di_sync_config(
+                int ipu_num, 
+                int di, 
+                int pointer,
+                int run_value_m1,           
+                int run_resolution,         
+                int offset_value,           
+                int offset_resolution,      
+                int cnt_auto_reload,        
+                int step_repeat,           
+                int cnt_clr_sel,            
+                int cnt_polarity_gen_en,    
+                int cnt_polarity_trigger_sel,
+                int cnt_polarity_clr_sel,   
+                int cnt_up,                 
+                int cnt_down, 
+                int gentime_sel
+                )
+{
+    if(di == 0){
+        switch(pointer){
+            case  1:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_1__DI0_RUN_VALUE_M1_1, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_1__DI0_RUN_RESOLUTION_1, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_1__DI0_OFFSET_VALUE_1, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_1__DI0_OFFSET_RESOLUTION_1, offset_resolution);                                                                          
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_GEN_EN_1, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_AUTO_RELOAD_1, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_CLR_SEL_1, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_DOWN_1, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_TRIGGER_SEL_1, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_CLR_SEL_1, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_1__DI0_CNT_UP_1, cnt_up);                                                                             
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_1__DI0_STEP_REPEAT_1, step_repeat);
+                break;
+            }
+            case  2:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_2__DI0_RUN_VALUE_M1_2, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_2__DI0_RUN_RESOLUTION_2, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_2__DI0_OFFSET_VALUE_2, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_2__DI0_OFFSET_RESOLUTION_2, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_GEN_EN_2, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_AUTO_RELOAD_2, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_CLR_SEL_2, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_DOWN_2, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_TRIGGER_SEL_2, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_CLR_SEL_2, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_2__DI0_CNT_UP_2, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_1__DI0_STEP_REPEAT_2, step_repeat);
+                break;
+            }
+            case  3:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_3__DI0_RUN_VALUE_M1_3, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_3__DI0_RUN_RESOLUTION_3, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_3__DI0_OFFSET_VALUE_3, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_3__DI0_OFFSET_RESOLUTION_3, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_GEN_EN_3, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_AUTO_RELOAD_3, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_CLR_SEL_3, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_DOWN_3, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_TRIGGER_SEL_3, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_CLR_SEL_3, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_3__DI0_CNT_UP_3, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_2__DI0_STEP_REPEAT_3, step_repeat);
+                break;
+            }
+            case  4:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_4__DI0_RUN_VALUE_M1_4, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_4__DI0_RUN_RESOLUTION_4, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_4__DI0_OFFSET_VALUE_4, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_4__DI0_OFFSET_RESOLUTION_4, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_GEN_EN_4, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_AUTO_RELOAD_4, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_CLR_SEL_4, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_DOWN_4, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_TRIGGER_SEL_4, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_CLR_SEL_4, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_4__DI0_CNT_UP_4, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_2__DI0_STEP_REPEAT_4, step_repeat);
+                break;
+            }
+            case  5:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_5__DI0_RUN_VALUE_M1_5, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_5__DI0_RUN_RESOLUTION_5, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_5__DI0_OFFSET_VALUE_5, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_5__DI0_OFFSET_RESOLUTION_5, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_GEN_EN_5, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_AUTO_RELOAD_5, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_CLR_SEL_5, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_DOWN_5, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_TRIGGER_SEL_5, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_CLR_SEL_5, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_5__DI0_CNT_UP_5, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_3__DI0_STEP_REPEAT_5, step_repeat);
+                break;
+            }
+            case  6:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_6__DI0_RUN_VALUE_M1_6, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_6__DI0_RUN_RESOLUTION_6, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_6__DI0_OFFSET_VALUE_6, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_6__DI0_OFFSET_RESOLUTION_6, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_GEN_EN_6, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_AUTO_RELOAD_6, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_CLR_SEL_6, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_DOWN_6, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_TRIGGER_SEL_6, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_CLR_SEL_6, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_6__DI0_CNT_UP_6, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_3__DI0_STEP_REPEAT_6, step_repeat);
+                break;
+            }
+            case  7:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_7__DI0_RUN_VALUE_M1_7, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_7__DI0_RUN_RESOLUTION_7, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_7__DI0_OFFSET_VALUE_7, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_7__DI0_OFFSET_RESOLUTION_7, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_GEN_EN_7, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_AUTO_RELOAD_7, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_CLR_SEL_7, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_DOWN_7, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_TRIGGER_SEL_7, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_CLR_SEL_7, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_7__DI0_CNT_UP_7, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_4__DI0_STEP_REPEAT_7, step_repeat);
+                break;
+            }
+            case  8:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_8__DI0_RUN_VALUE_M1_8, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_8__DI0_RUN_RESOLUTION_8, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_8__DI0_OFFSET_VALUE_8, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_8__DI0_OFFSET_RESOLUTION_8, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_GEN_EN_8, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_AUTO_RELOAD_8, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_CLR_SEL_8, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_DOWN_8, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_TRIGGER_SEL_8, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_CLR_SEL_8, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_8__DI0_CNT_UP_8, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_4__DI0_STEP_REPEAT_8, step_repeat);
+                break;
+            }
+            case  9:{
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_9__DI0_RUN_VALUE_M1_9, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_9__DI0_RUN_RESOLUTION_9, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_9__DI0_OFFSET_VALUE_9, offset_value);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN0_9__DI0_OFFSET_RESOLUTION_9, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_GENTIME_SEL_9, gentime_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_CNT_AUTO_RELOAD_9, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_CNT_CLR_SEL_9, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_CNT_DOWN_9, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI0_SW_GEN1_9__DI0_CNT_UP_9, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI0_STP_REP_9__DI0_STEP_REPEAT_9, step_repeat);
+                break;
+            }
+        }
+    }
+    else
+    {
+        switch(pointer){
+            case  1:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_1__DI1_RUN_VALUE_M1_1, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_1__DI1_RUN_RESOLUTION_1, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_1__DI1_OFFSET_VALUE_1, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_1__DI1_OFFSET_RESOLUTION_1, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_GEN_EN_1, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_AUTO_RELOAD_1, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_CLR_SEL_1, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_DOWN_1, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_TRIGGER_SEL_1, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_CLR_SEL_1, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_1__DI1_CNT_UP_1, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_1__DI1_STEP_REPEAT_1, step_repeat);
+                break;
+            }
+            case  2:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_2__DI1_RUN_VALUE_M1_2, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_2__DI1_RUN_RESOLUTION_2, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_2__DI1_OFFSET_VALUE_2, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_2__DI1_OFFSET_RESOLUTION_2, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_GEN_EN_2, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_AUTO_RELOAD_2, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_CLR_SEL_2, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_DOWN_2, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_TRIGGER_SEL_2, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_CLR_SEL_2, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_2__DI1_CNT_UP_2, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_1__DI1_STEP_REPEAT_2, step_repeat);
+                break;
+            }
+            case  3:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_3__DI1_RUN_VALUE_M1_3, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_3__DI1_RUN_RESOLUTION_3, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_3__DI1_OFFSET_VALUE_3, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_3__DI1_OFFSET_RESOLUTION_3, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_GEN_EN_3, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_AUTO_RELOAD_3, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_CLR_SEL_3, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_DOWN_3, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_TRIGGER_SEL_3, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_CLR_SEL_3, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_3__DI1_CNT_UP_3, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_2__DI1_STEP_REPEAT_3, step_repeat);
+                break;
+            }
+            case  4:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_4__DI1_RUN_VALUE_M1_4, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_4__DI1_RUN_RESOLUTION_4, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_4__DI1_OFFSET_VALUE_4, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_4__DI1_OFFSET_RESOLUTION_4, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_GEN_EN_4, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_AUTO_RELOAD_4, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_CLR_SEL_4, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_DOWN_4, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_TRIGGER_SEL_4, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_CLR_SEL_4, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_4__DI1_CNT_UP_4, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_2__DI1_STEP_REPEAT_4, step_repeat);
+                break;
+            }
+            case  5:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_5__DI1_RUN_VALUE_M1_5, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_5__DI1_RUN_RESOLUTION_5, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_5__DI1_OFFSET_VALUE_5, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_5__DI1_OFFSET_RESOLUTION_5, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_GEN_EN_5, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_AUTO_RELOAD_5, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_CLR_SEL_5, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_DOWN_5, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_TRIGGER_SEL_5, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_CLR_SEL_5, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_5__DI1_CNT_UP_5, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_3__DI1_STEP_REPEAT_5, step_repeat);
+                break;
+            }
+            case  6:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_6__DI1_RUN_VALUE_M1_6, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_6__DI1_RUN_RESOLUTION_6, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_6__DI1_OFFSET_VALUE_6, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_6__DI1_OFFSET_RESOLUTION_6, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_GEN_EN_6, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_AUTO_RELOAD_6, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_CLR_SEL_6, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_DOWN_6, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_TRIGGER_SEL_6, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_CLR_SEL_6, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_6__DI1_CNT_UP_6, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_3__DI1_STEP_REPEAT_6, step_repeat);
+                break;
+            }
+            case  7:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_7__DI1_RUN_VALUE_M1_7, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_7__DI1_RUN_RESOLUTION_7, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_7__DI1_OFFSET_VALUE_7, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_7__DI1_OFFSET_RESOLUTION_7, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_GEN_EN_7, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_AUTO_RELOAD_7, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_CLR_SEL_7, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_DOWN_7, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_TRIGGER_SEL_7, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_CLR_SEL_7, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_7__DI1_CNT_UP_7, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_4__DI1_STEP_REPEAT_7, step_repeat);
+            }
+            case  8:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_8__DI1_RUN_VALUE_M1_8, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_8__DI1_RUN_RESOLUTION_8, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_8__DI1_OFFSET_VALUE_8, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_8__DI1_OFFSET_RESOLUTION_8, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_GEN_EN_8, cnt_polarity_gen_en);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_AUTO_RELOAD_8, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_CLR_SEL_8, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_DOWN_8, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_TRIGGER_SEL_8, cnt_polarity_trigger_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_CLR_SEL_8, cnt_polarity_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_8__DI1_CNT_UP_8, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_4__DI1_STEP_REPEAT_8, step_repeat);
+                break;
+            }
+            case  9:{
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_9__DI1_RUN_VALUE_M1_9, run_value_m1);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_9__DI1_RUN_RESOLUTION_9, run_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_9__DI1_OFFSET_VALUE_9, offset_value);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN0_9__DI1_OFFSET_RESOLUTION_9, offset_resolution);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_GENTIME_SEL_9, gentime_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_CNT_AUTO_RELOAD_9, cnt_auto_reload);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_CNT_CLR_SEL_9, cnt_clr_sel);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_CNT_DOWN_9, cnt_down);
+                ipu_write_field(ipu_num, IPU_DI1_SW_GEN1_9__DI1_CNT_UP_9, cnt_up);
+                ipu_write_field(ipu_num, IPU_DI1_STP_REP_9__DI1_STEP_REPEAT_9, step_repeat);
+                break;
+            }
+        }
+    }
+}
+
+void di_pointer_config(int ipu_num, int di, int pointer, int access, int component, int cst, int pt0, int pt1, int pt2, int pt3, int pt4, int pt5, int pt6)
+{
+    if(di == 0){
+        switch(pointer){
+            case  0:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_ACCESS_SIZE_0,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_COMPONNENT_SIZE_0,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_CST_0,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_0_0,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_1_0,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_2_0,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_3_0,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_4_0,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_5_0,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_0__DI0_PT_6_0,pt6);
+                break;
+            }
+            case  1:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_ACCESS_SIZE_1,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_COMPONNENT_SIZE_1,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_CST_1,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_0_1,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_1_1,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_2_1,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_3_1,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_4_1,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_5_1,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_1__DI0_PT_6_1,pt6);
+                break;
+            }
+            case  2:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_ACCESS_SIZE_2,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_COMPONNENT_SIZE_2,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_CST_2,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_0_2,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_1_2,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_2_2,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_3_2,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_4_2,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_5_2,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_2__DI0_PT_6_2,pt6);
+                break;
+            }
+            case  3:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_ACCESS_SIZE_3,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_COMPONNENT_SIZE_3,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_CST_3,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_0_3,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_1_3,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_2_3,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_3_3,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_4_3,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_5_3,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_3__DI0_PT_6_3,pt6);
+                break;
+            }
+            case  4:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_ACCESS_SIZE_4,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_COMPONNENT_SIZE_4,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_CST_4,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_0_4,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_1_4,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_2_4,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_3_4,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_4_4,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_5_4,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_4__DI0_PT_6_4,pt6);
+                break;
+            }
+            case  5:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_ACCESS_SIZE_5,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_COMPONNENT_SIZE_5,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_CST_5,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_0_5,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_1_5,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_2_5,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_3_5,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_4_5,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_5_5,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_5__DI0_PT_6_5,pt6);
+                break;
+            }
+            case  6:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_ACCESS_SIZE_6,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_COMPONNENT_SIZE_6,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_CST_6,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_0_6,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_1_6,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_2_6,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_3_6,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_4_6,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_5_6,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_6__DI0_PT_6_6,pt6);
+                break;
+            }
+            case  7:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_ACCESS_SIZE_7,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_COMPONNENT_SIZE_7,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_CST_7,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_0_7,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_1_7,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_2_7,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_3_7,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_4_7,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_5_7,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_7__DI0_PT_6_7,pt6);
+                break;
+            }
+            case  8:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_ACCESS_SIZE_8,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_COMPONNENT_SIZE_8,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_CST_8,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_0_8,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_1_8,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_2_8,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_3_8,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_4_8,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_5_8,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_8__DI0_PT_6_8,pt6);
+                break;
+            }
+            case  9:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_ACCESS_SIZE_9,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_COMPONNENT_SIZE_9,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_CST_9,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_0_9,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_1_9,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_2_9,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_3_9,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_4_9,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_5_9,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_9__DI0_PT_6_9,pt6);
+                break;
+            }
+            case  10:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_ACCESS_SIZE_10,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_COMPONNENT_SIZE_10,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_CST_10,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_0_10,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_1_10,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_2_10,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_3_10,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_4_10,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_5_10,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_10__DI0_PT_6_10,pt6);
+                break;
+            }
+            case  11:{
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_ACCESS_SIZE_11,access);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_COMPONNENT_SIZE_11,component);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_CST_11,cst);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_0_11,pt0);      
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_1_11,pt1);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_2_11,pt2);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_3_11,pt3);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_4_11,pt4);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_5_11,pt5);
+                ipu_write_field(ipu_num, IPU_DI0_DW_GEN_11__DI0_PT_6_11,pt6);
+                break;
+            }
+        }
+    }
+    else {
+        switch(pointer){
+            case  0:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_ACCESS_SIZE_0,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_COMPONNENT_SIZE_0,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_CST_0,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_0_0,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_1_0,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_2_0,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_3_0,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_4_0,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_5_0,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_0__DI1_PT_6_0,pt6);
+                break;
+            }
+            case  1:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_ACCESS_SIZE_1,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_COMPONNENT_SIZE_1,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_CST_1,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_0_1,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_1_1,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_2_1,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_3_1,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_4_1,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_5_1,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_1__DI1_PT_6_1,pt6);
+                break;
+            }
+            case  2:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_ACCESS_SIZE_2,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_COMPONNENT_SIZE_2,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_CST_2,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_0_2,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_1_2,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_2_2,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_3_2,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_4_2,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_5_2,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_2__DI1_PT_6_2,pt6);
+                break;
+            }
+            case  3:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_ACCESS_SIZE_3,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_COMPONNENT_SIZE_3,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_CST_3,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_0_3,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_1_3,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_2_3,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_3_3,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_4_3,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_5_3,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_3__DI1_PT_6_3,pt6);
+                break;
+            }
+            case  4:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_ACCESS_SIZE_4,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_COMPONNENT_SIZE_4,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_CST_4,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_0_4,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_1_4,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_2_4,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_3_4,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_4_4,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_5_4,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_4__DI1_PT_6_4,pt6);
+                break;
+            }
+            case  5:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_ACCESS_SIZE_5,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_COMPONNENT_SIZE_5,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_CST_5,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_0_5,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_1_5,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_2_5,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_3_5,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_4_5,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_5_5,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_5__DI1_PT_6_5,pt6);
+                break;
+            }
+            case  6:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_ACCESS_SIZE_6,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_COMPONNENT_SIZE_6,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_CST_6,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_0_6,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_1_6,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_2_6,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_3_6,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_4_6,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_5_6,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_6__DI1_PT_6_6,pt6);
+                break;
+            }
+            case  7:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_ACCESS_SIZE_7,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_COMPONNENT_SIZE_7,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_CST_7,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_0_7,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_1_7,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_2_7,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_3_7,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_4_7,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_5_7,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_7__DI1_PT_6_7,pt6);
+                break;
+            }
+            case  8:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_ACCESS_SIZE_8,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_COMPONNENT_SIZE_8,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_CST_8,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_0_8,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_1_8,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_2_8,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_3_8,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_4_8,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_5_8,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_8__DI1_PT_6_8,pt6);
+                break;
+            }
+            case  9:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_ACCESS_SIZE_9,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_COMPONNENT_SIZE_9,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_CST_9,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_0_9,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_1_9,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_2_9,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_3_9,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_4_9,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_5_9,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_9__DI1_PT_6_9,pt6);
+                break;
+            }
+            case  10:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_ACCESS_SIZE_10,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_COMPONNENT_SIZE_10,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_CST_10,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_0_10,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_1_10,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_2_10,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_3_10,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_4_10,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_5_10,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_10__DI1_PT_6_10,pt6);
+                break;
+            }
+            case  11:{
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_ACCESS_SIZE_11,access);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_COMPONNENT_SIZE_11,component);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_CST_11,cst);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_0_11,pt0);      
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_1_11,pt1);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_2_11,pt2);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_3_11,pt3);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_4_11,pt4);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_5_11,pt5);
+                ipu_write_field(ipu_num, IPU_DI1_DW_GEN_11__DI1_PT_6_11,pt6);
+                break;
+            }
+        }
+    }
+}
+
+void di_up_down_config(int ipu_num, int di, int pointer, int set, int up, int down)
+{
+    if(di == 0){
+        switch(pointer){
+        case  0:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_0__DI0_DATA_CNT_UP0_0,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_0__DI0_DATA_CNT_DOWN0_0,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_0__DI0_DATA_CNT_UP1_0,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_0__DI0_DATA_CNT_DOWN1_0,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_0__DI0_DATA_CNT_UP2_0,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_0__DI0_DATA_CNT_DOWN2_0,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_0__DI0_DATA_CNT_UP3_0,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_0__DI0_DATA_CNT_DOWN3_0,down);
+                }
+                break;}
+        case  1:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_1__DI0_DATA_CNT_UP0_1,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_1__DI0_DATA_CNT_DOWN0_1,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_1__DI0_DATA_CNT_UP1_1,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_1__DI0_DATA_CNT_DOWN1_1,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_1__DI0_DATA_CNT_UP2_1,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_1__DI0_DATA_CNT_DOWN2_1,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_1__DI0_DATA_CNT_UP3_1,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_1__DI0_DATA_CNT_DOWN3_1,down);
+                }
+                break;}
+        case  2:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_2__DI0_DATA_CNT_UP0_2,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_2__DI0_DATA_CNT_DOWN0_2,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_2__DI0_DATA_CNT_UP1_2,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_2__DI0_DATA_CNT_DOWN1_2,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_2__DI0_DATA_CNT_UP2_2,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_2__DI0_DATA_CNT_DOWN2_2,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_2__DI0_DATA_CNT_UP3_2,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_2__DI0_DATA_CNT_DOWN3_2,down);
+                }
+                break;}
+        case  3:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_3__DI0_DATA_CNT_UP0_3,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_3__DI0_DATA_CNT_DOWN0_3,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_3__DI0_DATA_CNT_UP1_3,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_3__DI0_DATA_CNT_DOWN1_3,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_3__DI0_DATA_CNT_UP2_3,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_3__DI0_DATA_CNT_DOWN2_3,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_3__DI0_DATA_CNT_UP3_3,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_3__DI0_DATA_CNT_DOWN3_3,down);
+                }
+                break;}
+        case  4:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_4__DI0_DATA_CNT_UP0_4,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_4__DI0_DATA_CNT_DOWN0_4,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_4__DI0_DATA_CNT_UP1_4,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_4__DI0_DATA_CNT_DOWN1_4,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_4__DI0_DATA_CNT_UP2_4,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_4__DI0_DATA_CNT_DOWN2_4,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_4__DI0_DATA_CNT_UP3_4,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_4__DI0_DATA_CNT_DOWN3_4,down);
+                }
+                break;}
+        case  5:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_5__DI0_DATA_CNT_UP0_5,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_5__DI0_DATA_CNT_DOWN0_5,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_5__DI0_DATA_CNT_UP1_5,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_5__DI0_DATA_CNT_DOWN1_5,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_5__DI0_DATA_CNT_UP2_5,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_5__DI0_DATA_CNT_DOWN2_5,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_5__DI0_DATA_CNT_UP3_5,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_5__DI0_DATA_CNT_DOWN3_5,down);
+                }
+                break;}
+        case  6:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_6__DI0_DATA_CNT_UP0_6,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_6__DI0_DATA_CNT_DOWN0_6,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_6__DI0_DATA_CNT_UP1_6,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_6__DI0_DATA_CNT_DOWN1_6,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_6__DI0_DATA_CNT_UP2_6,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_6__DI0_DATA_CNT_DOWN2_6,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_6__DI0_DATA_CNT_UP3_6,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_6__DI0_DATA_CNT_DOWN3_6,down);
+                }
+                break;}
+        case  7:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_7__DI0_DATA_CNT_UP0_7,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_7__DI0_DATA_CNT_DOWN0_7,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_7__DI0_DATA_CNT_UP1_7,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_7__DI0_DATA_CNT_DOWN1_7,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_7__DI0_DATA_CNT_UP2_7,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_7__DI0_DATA_CNT_DOWN2_7,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_7__DI0_DATA_CNT_UP3_7,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_7__DI0_DATA_CNT_DOWN3_7,down);
+                }
+                break;}
+        case  8:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_8__DI0_DATA_CNT_UP0_8,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_8__DI0_DATA_CNT_DOWN0_8,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_8__DI0_DATA_CNT_UP1_8,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_8__DI0_DATA_CNT_DOWN1_8,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_8__DI0_DATA_CNT_UP2_8,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_8__DI0_DATA_CNT_DOWN2_8,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_8__DI0_DATA_CNT_UP3_8,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_8__DI0_DATA_CNT_DOWN3_8,down);
+                }
+                break;}
+        case  9:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_9__DI0_DATA_CNT_UP0_9,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_9__DI0_DATA_CNT_DOWN0_9,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_9__DI0_DATA_CNT_UP1_9,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_9__DI0_DATA_CNT_DOWN1_9,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_9__DI0_DATA_CNT_UP2_9,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_9__DI0_DATA_CNT_DOWN2_9,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_9__DI0_DATA_CNT_UP3_9,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_9__DI0_DATA_CNT_DOWN3_9,down);
+                }
+                break;}
+        case 10:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_10__DI0_DATA_CNT_UP0_10,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_10__DI0_DATA_CNT_DOWN0_10,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_10__DI0_DATA_CNT_UP1_10,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_10__DI0_DATA_CNT_DOWN1_10,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_10__DI0_DATA_CNT_UP2_10,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_10__DI0_DATA_CNT_DOWN2_10,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_10__DI0_DATA_CNT_UP3_10,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_10__DI0_DATA_CNT_DOWN3_10,down);
+                }
+                break;}
+        case 11:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_11__DI0_DATA_CNT_UP0_11,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET0_11__DI0_DATA_CNT_DOWN0_11,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_11__DI0_DATA_CNT_UP1_11,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET1_11__DI0_DATA_CNT_DOWN1_11,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_11__DI0_DATA_CNT_UP2_11,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET2_11__DI0_DATA_CNT_DOWN2_11,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_11__DI0_DATA_CNT_UP3_11,up);
+                    ipu_write_field(ipu_num, IPU_DI0_DW_SET3_11__DI0_DATA_CNT_DOWN3_11,down);
+                }
+                break;}
+		default:{
+			    break;}	
+        }
+    }
+    else {
+        switch(pointer){
+        case  0:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_0__DI1_DATA_CNT_UP0_0,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_0__DI1_DATA_CNT_DOWN0_0,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_0__DI1_DATA_CNT_UP1_0,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_0__DI1_DATA_CNT_DOWN1_0,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_0__DI1_DATA_CNT_UP2_0,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_0__DI1_DATA_CNT_DOWN2_0,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_0__DI1_DATA_CNT_UP3_0,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_0__DI1_DATA_CNT_DOWN3_0,down);
+                }
+                break;}
+        case  1:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_1__DI1_DATA_CNT_UP0_1,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_1__DI1_DATA_CNT_DOWN0_1,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_1__DI1_DATA_CNT_UP1_1,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_1__DI1_DATA_CNT_DOWN1_1,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_1__DI1_DATA_CNT_UP2_1,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_1__DI1_DATA_CNT_DOWN2_1,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_1__DI1_DATA_CNT_UP3_1,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_1__DI1_DATA_CNT_DOWN3_1,down);
+                }
+                break;}
+        case  2:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_2__DI1_DATA_CNT_UP0_2,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_2__DI1_DATA_CNT_DOWN0_2,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_2__DI1_DATA_CNT_UP1_2,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_2__DI1_DATA_CNT_DOWN1_2,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_2__DI1_DATA_CNT_UP2_2,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_2__DI1_DATA_CNT_DOWN2_2,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_2__DI1_DATA_CNT_UP3_2,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_2__DI1_DATA_CNT_DOWN3_2,down);
+                }
+                break;}
+        case  3:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_3__DI1_DATA_CNT_UP0_3,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_3__DI1_DATA_CNT_DOWN0_3,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_3__DI1_DATA_CNT_UP1_3,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_3__DI1_DATA_CNT_DOWN1_3,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_3__DI1_DATA_CNT_UP2_3,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_3__DI1_DATA_CNT_DOWN2_3,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_3__DI1_DATA_CNT_UP3_3,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_3__DI1_DATA_CNT_DOWN3_3,down);
+                }
+                break;}
+        case  4:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_4__DI1_DATA_CNT_UP0_4,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_4__DI1_DATA_CNT_DOWN0_4,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_4__DI1_DATA_CNT_UP1_4,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_4__DI1_DATA_CNT_DOWN1_4,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_4__DI1_DATA_CNT_UP2_4,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_4__DI1_DATA_CNT_DOWN2_4,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_4__DI1_DATA_CNT_UP3_4,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_4__DI1_DATA_CNT_DOWN3_4,down);
+                }
+                break;}
+        case  5:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_5__DI1_DATA_CNT_UP0_5,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_5__DI1_DATA_CNT_DOWN0_5,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_5__DI1_DATA_CNT_UP1_5,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_5__DI1_DATA_CNT_DOWN1_5,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_5__DI1_DATA_CNT_UP2_5,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_5__DI1_DATA_CNT_DOWN2_5,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_5__DI1_DATA_CNT_UP3_5,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_5__DI1_DATA_CNT_DOWN3_5,down);
+                }
+                break;}
+        case  6:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_6__DI1_DATA_CNT_UP0_6,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_6__DI1_DATA_CNT_DOWN0_6,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_6__DI1_DATA_CNT_UP1_6,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_6__DI1_DATA_CNT_DOWN1_6,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_6__DI1_DATA_CNT_UP2_6,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_6__DI1_DATA_CNT_DOWN2_6,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_6__DI1_DATA_CNT_UP3_6,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_6__DI1_DATA_CNT_DOWN3_6,down);
+                }
+                break;}
+        case  7:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_7__DI1_DATA_CNT_UP0_7,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_7__DI1_DATA_CNT_DOWN0_7,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_7__DI1_DATA_CNT_UP1_7,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_7__DI1_DATA_CNT_DOWN1_7,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_7__DI1_DATA_CNT_UP2_7,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_7__DI1_DATA_CNT_DOWN2_7,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_7__DI1_DATA_CNT_UP3_7,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_7__DI1_DATA_CNT_DOWN3_7,down);
+                }
+                break;}
+        case  8:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_8__DI1_DATA_CNT_UP0_8,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_8__DI1_DATA_CNT_DOWN0_8,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_8__DI1_DATA_CNT_UP1_8,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_8__DI1_DATA_CNT_DOWN1_8,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_8__DI1_DATA_CNT_UP2_8,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_8__DI1_DATA_CNT_DOWN2_8,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_8__DI1_DATA_CNT_UP3_8,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_8__DI1_DATA_CNT_DOWN3_8,down);
+                }
+                break;}
+        case  9:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_9__DI1_DATA_CNT_UP0_9,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_9__DI1_DATA_CNT_DOWN0_9,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_9__DI1_DATA_CNT_UP1_9,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_9__DI1_DATA_CNT_DOWN1_9,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_9__DI1_DATA_CNT_UP2_9,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_9__DI1_DATA_CNT_DOWN2_9,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_9__DI1_DATA_CNT_UP3_9,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_9__DI1_DATA_CNT_DOWN3_9,down);
+                }
+                break;}
+        case 10:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_10__DI1_DATA_CNT_UP0_10,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_10__DI1_DATA_CNT_DOWN0_10,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_10__DI1_DATA_CNT_UP1_10,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_10__DI1_DATA_CNT_DOWN1_10,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_10__DI1_DATA_CNT_UP2_10,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_10__DI1_DATA_CNT_DOWN2_10,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_10__DI1_DATA_CNT_UP3_10,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_10__DI1_DATA_CNT_DOWN3_10,down);
+                }
+                break;}
+        case 11:{if (set == 0){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_11__DI1_DATA_CNT_UP0_11,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET0_11__DI1_DATA_CNT_DOWN0_11,down);
+                }
+                if (set == 1){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_11__DI1_DATA_CNT_UP1_11,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET1_11__DI1_DATA_CNT_DOWN1_11,down);
+                }
+                if (set == 2){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_11__DI1_DATA_CNT_UP2_11,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET2_11__DI1_DATA_CNT_DOWN2_11,down);
+                }
+                if (set == 3){
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_11__DI1_DATA_CNT_UP3_11,up);
+                    ipu_write_field(ipu_num, IPU_DI1_DW_SET3_11__DI1_DATA_CNT_DOWN3_11,down);
+                }
+                break;}
+		default:{
+			    break;}	
+        }
+    }
+}
+
+void enable_display(unsigned int IPU, unsigned int DI)
+{
+	if(DI == 0)
+	{
+		//enable DI0 (display interface 0)
+		ipu_write_field(IPU, IPU_IPU_CONF__DI0_EN, 1);
+	}
+	else if(DI == 1)
+	{
+		//enable DI1 (display interface 1)
+		ipu_write_field(IPU, IPU_IPU_CONF__DI1_EN, 1);
+	}
+
+#ifndef IPU_USE_DC_CHANNEL
+	//enble DP (display processor)
+	ipu_write_field(IPU, IPU_IPU_CONF__DP_EN, 1);
+#endif
+
+	//enble DC (display controller)
+	ipu_write_field(IPU, IPU_IPU_CONF__DC_EN, 1);
+
+	//enble DMFC (display multi-fifo controller)
+	ipu_write_field(IPU, IPU_IPU_CONF__DMFC_EN, 1);
+}
+
+void idmac_config(unsigned int IPU)
+{
+	ipu_channel_parameter_t ipu_channel_params;
+
+	memset(&ipu_channel_params, 0, sizeof(ipu_channel_parameter_t));
+
+#ifdef IPU_USE_DC_CHANNEL
+	ipu_channel_params.channel = 28;
+#else
+	ipu_channel_params.channel	 = 23;
+#endif
+	ipu_channel_params.eba0 = DISPLAY_EBA0 / 8;
+//	ipu_channel_params.eba0 = (unsigned int)(&logobmp[0]) / 8;
+	ipu_channel_params.eba1 = ipu_channel_params.eba0;
+	ipu_channel_params.fw = DISPLAY_WIDTH - 1;  //frame width
+	ipu_channel_params.fh = DISPLAY_HEIGHT - 1;  //frame hight
+	ipu_channel_params.sl = DISPLAY_WIDTH * (DISPLAY_BPP / 8) - 1;
+	ipu_channel_params.npb = 15;  //16 pixels per burst
+	ipu_channel_params.pfs = 7;  //7->RGB
+
+#if (DISPLAY_BPP == 16)
+	ipu_channel_params.bpp = 3;  //0->32bpp; 1->24bpp; 3->16bpp
+	ipu_channel_params.wid0 = 5 - 1;
+	ipu_channel_params.wid1 = 6 - 1;
+	ipu_channel_params.wid2 = 5 - 1;
+	ipu_channel_params.wid3 = 0;
+	ipu_channel_params.ofs0 = 0;
+	ipu_channel_params.ofs1 = 5;
+	ipu_channel_params.ofs2 = 11;
+	ipu_channel_params.ofs3 = 0;
+#endif
+#if (DISPLAY_BPP == 24)
+	ipu_channel_params.bpp = 1;  //0->32bpp; 1->24bpp; 3->16bpp
+	ipu_channel_params.wid0 = 8 - 1;
+	ipu_channel_params.wid1 = 8 - 1;
+	ipu_channel_params.wid2 = 8 - 1;
+	ipu_channel_params.wid3 = 0;
+	ipu_channel_params.ofs0 = 0;
+	ipu_channel_params.ofs1 = 8;
+	ipu_channel_params.ofs2 = 16;
+	ipu_channel_params.ofs3 = 0;
+#endif
+#if (DISPLAY_BPP == 32)
+	ipu_channel_params.bpp = 0;  //0->32bpp; 1->24bpp; 3->16bpp
+	ipu_channel_params.wid0 = 8 - 1;
+	ipu_channel_params.wid1 = 8 - 1;
+	ipu_channel_params.wid2 = 8 - 1;
+	ipu_channel_params.wid3 = 8 - 1;
+	ipu_channel_params.ofs0 = 8;
+	ipu_channel_params.ofs1 = 16;
+	ipu_channel_params.ofs2 = 24;
+	ipu_channel_params.ofs3 = 0;
+#endif
+
+#ifdef DISPLAY_INTERLACED
+	ipu_channel_params.so = 1;	//Scan order is interlaced
+	ipu_channel_params.ilo = (ipu_channel_params.sl + 1) / 8;  //Interlace Offset
+	ipu_channel_params.sl = (ipu_channel_params.sl + 1) * 2 - 1;  //Stride Line
+#endif
+
+	config_idmac_interleaved_channel(IPU, ipu_channel_params);
+}
+
+#ifdef DISPLAY_INTERLACED
+void di_config_interlaced(unsigned int IPU, unsigned int DI)
+{
+	/*********************************************************************
+	*	DI configuration:
+	**********************************************************************/
+
+	int clkUp, clkDown;
+#ifdef DI_CLOCK_EXTERNAL_MODE
+#if defined(IPU_OUTPUT_MODE_LVDS)
+	int ipuDiClk = DISPLAY_PIX_CLOCK;  //For iMX6Q, external clock, ipu_di_clk
+#else
+	int ipuDiClk = DISPLAY_PIX_CLOCK * 4;  //For iMX6Q, external clock, ipu_di_clk
+#endif
+#else
+	int ipuDiClk = CONFIG_IPUV3_CLK;  //For iMX6, internel IPU clock, ipu_hsp_clk
+#endif
+	int typPixClk = DISPLAY_PIX_CLOCK; // typical value of pixel clock, (hSyncStartWidth + hSyncEndWidth + hSyncWidth + hDisp) * (vSyncStartWidth + vSyncEndWidth + vSyncWidth + vDisp) * refresh rate (60Hz)
+	int div = (int)((float)ipuDiClk / (float)typPixClk + 0.5);// get the nearest value of typical pixel clock
+	int hSyncStartWidth = DISPLAY_HSYNC_START;
+	int hSyncWidth = DISPLAY_HSYNC_WIDTH;
+	int hSyncEndWidth = DISPLAY_HSYNC_END;
+	int hDisp = DISPLAY_WIDTH;
+	int vSyncStartWidth = DISPLAY_VSYNC_START;
+	int vSyncWidth = DISPLAY_VSYNC_WIDTH;
+	int vSyncEndWidth = DISPLAY_VSYNC_END;
+	int vDisp = DISPLAY_HEIGHT;
+
+	// config (DRDY signal) DI_PIN15
+	//di_pointer_config(IPU, di, pointer, access, componnent, cst, pt0, pt1, pt2, pt3, pt4, pt5, pt6);
+	di_pointer_config(IPU, DI, DI_SDC_WAVEFORM, div - 1, div - 1, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_DEN_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL);		
+
+	//di_up_down_config(IPU, di, pointer, set, up, down)
+	di_up_down_config(IPU, DI, DI_SDC_WAVEFORM, DI_DEN_SIGNAL, 0, div * 2);
+	di_up_down_config(IPU, DI, DI_SDC_WAVEFORM, DI_NOUSE_SIGNAL, 0, 0);
+
+	// set clk for DI
+	// generate base clock for di
+	clkUp = 0;
+	clkDown = div;
+	if(DI == 0)
+	{
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET, 0);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD, div << 4);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN, clkDown);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP, clkUp);
+
+		//DI_SCR, set the screen height for field0
+		ipu_write_field(IPU, IPU_DI0_SCR_CONF__DI0_SCREEN_HEIGHT, (vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth) / 2 - 1);
+	}
+	else if(DI == 1)
+	{
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET, 0);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD, div << 4);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN, clkDown);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP, clkUp);
+
+		//DI_SCR, set the screen height for field0
+		ipu_write_field(IPU, IPU_DI1_SCR_CONF__DI1_SCREEN_HEIGHT, (vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth) / 2 - 1);
+	}
+
+	// COUNTER_1: Internal VSYNC for each frame
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_1, // pointer
+		(vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth) * 2 - 1, // run value for auto reload
+		3, // run resolution, counter 1 can reference to counter 6,7,8 with run_resolution=2,3,4
+		1, // offset value
+		3, // offset resolution, 3=counter 7
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_2: HSYNC waveform on DI_PIN02
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_HSYNC, // pointer
+		hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth - 1, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		1, // counter polarity
+		DI_COUNTER_BASECLK + 1, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		hSyncWidth << 1, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_3: VSYNC waveform on DI_PIN03
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_VSYNC, // pointer
+		vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth - 1, // run value for auto reload
+		4, // run resolution, counter 3 can reference to counter 7 with run_resolution=4
+		1, // offset value
+		4, // offset resolution, 4=counter 7
+		0, // auto reload mode
+		2, // step repeat
+		DI_COUNTER_1 + 1, // counter clear source selection
+		1, // counter polarity
+		4, // counter polarity trigger selection, 4=counter 7
+		0, // counter polarity clear selection
+		0, // counter up
+		vSyncWidth << 1, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_4: Active Field
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_AFIELD, // pointer
+		((vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth) / 2 + 1) - 1, // run value for auto reload
+		DI_COUNTER_HSYNC + 1, // run resolution
+		(hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth) / 2, // offset value
+		DI_COUNTER_BASECLK + 1, // offset resolution
+		0, // auto reload mode
+		2, // step repeat
+		DI_COUNTER_1 + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_5: Active Line
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_ALINE, // pointer
+		0, // run value for auto reload
+		DI_COUNTER_HSYNC + 1, // run resolution
+		(vSyncStartWidth + vSyncWidth) / 2, // offset value
+		DI_COUNTER_HSYNC + 1, // offset resolution
+		0, // auto reload mode
+		vDisp / 2, // step repeat
+		DI_COUNTER_AFIELD + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_6: Active Pixel
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_APIXEL, // pointer
+		0, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		hSyncStartWidth + hSyncWidth, // offset value
+		DI_COUNTER_BASECLK + 1, // offset resolution
+		0, // auto reload mode
+		hDisp, // step repeat
+		DI_COUNTER_ALINE + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//COUNTER_7: Half line HSYNC
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_7, // pointer
+		(hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth) / 2 - 1, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	if(DI == 0)
+	{
+		ipu_write_field(IPU, IPU_DI0_SYNC_AS_GEN__DI0_SYNC_START, 0);  //0 lines predictions
+		ipu_write_field(IPU, IPU_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL, DI_COUNTER_VSYNC - 1); //pin3/counter 3 as VSYNC
+#ifdef DI_CLOCK_EXTERNAL_MODE
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_CLK_EXT, 1); // select external generated clock 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_VSYNC_EXT, 1); // select external VSYNC 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL, 1);
+#else
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_CLK_EXT, 0); // select internal generated clock 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_VSYNC_EXT, 0); // select internal VSYNC 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL, 0);
+#endif
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_DISP_CLK, DISPLAY_CLOCK_POLARITY); 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_2, DISPLAY_HSYNC_POLARITY);
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_3, DISPLAY_VSYNC_POLARITY);
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_DISP_Y_SEL, DI_COUNTER_HSYNC - 1);  //pin2/counter 2 as HSYNC
+
+		ipu_write_field(IPU, IPU_DI0_POL__DI0_DRDY_DATA_POLARITY, DISPLAY_DATA_POLARITY);
+		ipu_write_field(IPU, IPU_DI0_POL__DI0_DRDY_POLARITY_15, DISPLAY_DATA_ENABLE_POLARITY);
+
+		//release ipu DI counter
+		ipu_write_field(IPU, IPU_IPU_DISP_GEN__DI0_COUNTER_RELEASE, 1);
+	}
+	else if(DI == 1)
+	{
+		ipu_write_field(IPU, IPU_DI1_SYNC_AS_GEN__DI1_SYNC_START, 0);  //0 lines predictions
+		ipu_write_field(IPU, IPU_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL, DI_COUNTER_VSYNC - 1); //pin3/counter 3 as VSYNC
+#ifdef DI_CLOCK_EXTERNAL_MODE
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_CLK_EXT, 1); // select external generated clock 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_VSYNC_EXT, 1); // select external VSYNC 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL, 1);
+#else
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_CLK_EXT, 0); // select internal generated clock 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_VSYNC_EXT, 0); // select internal VSYNC 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL, 0);
+#endif
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_DISP_CLK, DISPLAY_CLOCK_POLARITY); 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_2, DISPLAY_HSYNC_POLARITY);
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_3, DISPLAY_VSYNC_POLARITY);
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_DISP_Y_SEL, DI_COUNTER_HSYNC - 1);  //pin2/counter 2 as HSYNC
+
+		ipu_write_field(IPU, IPU_DI1_POL__DI1_DRDY_DATA_POLARITY, DISPLAY_DATA_POLARITY);
+		ipu_write_field(IPU, IPU_DI1_POL__DI1_DRDY_POLARITY_15, DISPLAY_DATA_ENABLE_POLARITY);
+
+		//release ipu DI counter
+		ipu_write_field(IPU, IPU_IPU_DISP_GEN__DI1_COUNTER_RELEASE, 1);
+	}
+}
+
+#else
+
+void di_config(unsigned int IPU, unsigned int DI)
+{
+	/*********************************************************************
+	*	DI configuration:
+	**********************************************************************/
+
+	int clkUp, clkDown;
+#ifdef DI_CLOCK_EXTERNAL_MODE
+#if defined(IPU_OUTPUT_MODE_LVDS)
+	int ipuDiClk = DISPLAY_PIX_CLOCK;  //For iMX6Q, external clock, ipu_di_clk
+#else
+	int ipuDiClk = DISPLAY_PIX_CLOCK * 4;  //For iMX6Q, external clock, ipu_di_clk
+#endif
+#else
+	int ipuDiClk = CONFIG_IPUV3_CLK;  //For iMX6, internel IPU clock, ipu_hsp_clk
+#endif
+	int typPixClk = DISPLAY_PIX_CLOCK; // typical value of pixel clock, (hSyncStartWidth + hSyncEndWidth + hSyncWidth + hDisp) * (vSyncStartWidth + vSyncEndWidth + vSyncWidth + vDisp) * refresh rate (60Hz)
+	int div = (int)((float)ipuDiClk / (float)typPixClk + 0.5);// get the nearest value of typical pixel clock
+	int hSyncStartWidth = DISPLAY_HSYNC_START;
+	int hSyncWidth = DISPLAY_HSYNC_WIDTH;
+	int hSyncEndWidth = DISPLAY_HSYNC_END;
+	int hDisp = DISPLAY_WIDTH;
+	int vSyncStartWidth = DISPLAY_VSYNC_START;
+	int vSyncWidth = DISPLAY_VSYNC_WIDTH;
+	int vSyncEndWidth = DISPLAY_VSYNC_END;
+	int vDisp = DISPLAY_HEIGHT;
+
+	// config (DRDY signal) DI_PIN15
+	//di_pointer_config(IPU, di, pointer, access, componnent, cst, pt0, pt1, pt2, pt3, pt4, pt5, pt6);
+	di_pointer_config(IPU, DI, DI_SDC_WAVEFORM, div - 1, div - 1, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL, DI_DEN_SIGNAL, DI_NOUSE_SIGNAL, DI_NOUSE_SIGNAL);		
+
+	//di_up_down_config(IPU, di, pointer, set, up, down)
+	di_up_down_config(IPU, DI, DI_SDC_WAVEFORM, DI_DEN_SIGNAL, 0, div * 2);
+	di_up_down_config(IPU, DI, DI_SDC_WAVEFORM, DI_NOUSE_SIGNAL, 0, 0);
+
+	// set clk for DI
+	// generate base clock for di
+	clkUp = 0;
+	clkDown = div;
+	if(DI == 0)
+	{
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET, 0);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD, div << 4);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN, clkDown);
+		ipu_write_field(IPU, IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP, clkUp);
+
+		//DI_SCR, set the screen height   
+		ipu_write_field(IPU, IPU_DI0_SCR_CONF__DI0_SCREEN_HEIGHT, vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth - 1);
+	}
+	else if(DI == 1)
+	{
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET, 0);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD, div << 4);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN, clkDown);
+		ipu_write_field(IPU, IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP, clkUp);
+
+		//DI_SCR, set the screen height   
+		ipu_write_field(IPU, IPU_DI1_SCR_CONF__DI1_SCREEN_HEIGHT, vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth - 1);
+	}
+
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_IHSYNC, // pointer
+		hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth - 1, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//Output HSYNC
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_HSYNC, // pointer
+		hDisp + hSyncStartWidth + hSyncEndWidth + hSyncWidth - 1, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		1, // counter polarity
+		DI_COUNTER_BASECLK + 1, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		hSyncWidth << 1, // counter down
+		0 // gentime select
+	);
+
+	//Output VSYNC
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_VSYNC, // pointer
+		vDisp + vSyncStartWidth + vSyncEndWidth + vSyncWidth - 1, // run value for auto reload
+		DI_COUNTER_HSYNC + 1, // run resolution
+		0, // offset value
+		0, // offset resolution
+		1, // auto reload mode
+		0, // step repeat
+		0, // counter clear source selection
+		1, // counter polarity
+		DI_COUNTER_HSYNC + 1, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		vSyncWidth << 1, // counter down
+		0 // gentime select
+	);
+
+	//Active Lines start points
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_ALINE, // pointer
+		0, // run value for auto reload	
+		DI_COUNTER_HSYNC + 1, // run resolution
+		vSyncStartWidth + vSyncWidth, // offset value
+		DI_COUNTER_HSYNC + 1, // offset resolution
+		0, // auto reload mode
+		vDisp, // step repeat
+		DI_COUNTER_VSYNC + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	//Active clock start points
+	di_sync_config(
+		IPU, // ipu num
+		DI, // di
+		DI_COUNTER_APIXEL, // pointer
+		0, // run value for auto reload
+		DI_COUNTER_BASECLK + 1, // run resolution
+		hSyncStartWidth + hSyncWidth, // offset value
+		DI_COUNTER_BASECLK + 1, // offset resolution
+		0, // auto reload mode
+		hDisp, // step repeat
+		DI_COUNTER_ALINE + 1, // counter clear source selection
+		0, // counter polarity
+		0, // counter polarity trigger selection
+		0, // counter polarity clear selection
+		0, // counter up
+		0, // counter down
+		0 // gentime select
+	);
+
+	if(DI == 0)
+	{
+		ipu_write_field(IPU, IPU_DI0_SYNC_AS_GEN__DI0_SYNC_START, 2);  // 2 lines predictions
+		ipu_write_field(IPU, IPU_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL, DI_COUNTER_VSYNC - 1);  //select PIN3 as VSYNC
+#ifdef DI_CLOCK_EXTERNAL_MODE
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_CLK_EXT, 1);  //select external generated clock 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_VSYNC_EXT, 1);  //select external VSYNC 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL, 1);
+#else
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_CLK_EXT, 0);  //select internal generated clock 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_VSYNC_EXT, 0);  //select internal VSYNC 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL, 0);
+#endif
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_DISP_CLK, DISPLAY_CLOCK_POLARITY); 
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_2, DISPLAY_HSYNC_POLARITY);  //HSYNC polarity
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_POLARITY_3, DISPLAY_VSYNC_POLARITY);  //VSYNC polarity
+		ipu_write_field(IPU, IPU_DI0_GENERAL__DI0_DISP_Y_SEL, DI_COUNTER_HSYNC - 1);  //pin2/counter 2 as HSYNC
+
+		ipu_write_field(IPU, IPU_DI0_POL__DI0_DRDY_DATA_POLARITY, DISPLAY_DATA_POLARITY);
+		ipu_write_field(IPU, IPU_DI0_POL__DI0_DRDY_POLARITY_15, DISPLAY_DATA_ENABLE_POLARITY);  //VIDEO_DATA_EN POLARITY
+
+		//release ipu DI counter
+		ipu_write_field(IPU, IPU_IPU_DISP_GEN__DI0_COUNTER_RELEASE, 1);
+	}
+	else if(DI == 1)
+	{
+		ipu_write_field(IPU, IPU_DI1_SYNC_AS_GEN__DI1_SYNC_START, 2);  // 2 lines predictions
+		ipu_write_field(IPU, IPU_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL, DI_COUNTER_VSYNC - 1);  //select PIN3 as VSYNC
+#ifdef DI_CLOCK_EXTERNAL_MODE
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_CLK_EXT, 1);	//select external generated clock 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_VSYNC_EXT, 1);  //select external VSYNC 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL, 1);
+#else
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_CLK_EXT, 0);	//select internal generated clock 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_VSYNC_EXT, 0);  //select internal VSYNC 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL, 0);
+#endif
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_DISP_CLK, DISPLAY_CLOCK_POLARITY); 
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_2, DISPLAY_HSYNC_POLARITY);	//HSYNC polarity
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_POLARITY_3, DISPLAY_VSYNC_POLARITY);	//VSYNC polarity
+		ipu_write_field(IPU, IPU_DI1_GENERAL__DI1_DISP_Y_SEL, DI_COUNTER_HSYNC - 1);  //pin2/counter 2 as HSYNC
+
+		ipu_write_field(IPU, IPU_DI1_POL__DI1_DRDY_DATA_POLARITY, DISPLAY_DATA_POLARITY);
+		ipu_write_field(IPU, IPU_DI1_POL__DI1_DRDY_POLARITY_15, DISPLAY_DATA_ENABLE_POLARITY);	//VIDEO_DATA_EN POLARITY
+
+		//release ipu DI counter
+		ipu_write_field(IPU, IPU_IPU_DISP_GEN__DI1_COUNTER_RELEASE, 1);
+	}
+}
+#endif
+
+void ipu_setup(unsigned int IPU, unsigned int DI)
+{
+	unsigned int reg;
+	struct src *src_regs = (struct src *)SRC_BASE_ADDR;
+	struct mxc_ccm_reg *imx_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
+
+	//Disable IPU and DI clocks
+	reg = __raw_readl(&imx_ccm->CCGR3);
+	reg &= ~0xFFFF;
+	__raw_writel(reg, &imx_ccm->CCGR3);
+
+#ifdef CONFIG_MX6DL
+	//Switch the IPU clock to PLL3_PFD1_540M for iMX6S/DL
+	__raw_writel(BM_ANADIG_PFD_480_PFD1_CLKGATE, &imx_ccm->analog_pfd_480_set);
+
+	reg = __raw_readl(&imx_ccm->cscdr3);
+	reg &= ~(0x7 << 11);  //Set ipu1_hsp_podf to 0 for divider = 1.
+	__raw_writel(reg, &imx_ccm->cscdr3);
+	printf("delay.\r\n");
+
+	reg |= (0x3 << 9);  //Switch ipu1_hsp_clk
+	__raw_writel(reg, &imx_ccm->cscdr3);
+	printf("delay.\r\n");
+
+	reg |= (0x1 << 11);  //Set ipu1_hsp_podf to 1 for divider = 2.
+	__raw_writel(reg, &imx_ccm->cscdr3);
+	printf("delay.\r\n");
+
+	__raw_writel(BM_ANADIG_PFD_480_PFD1_CLKGATE, &imx_ccm->analog_pfd_480_clr);
+#endif
+
+#ifdef DI_CLOCK_EXTERNAL_MODE
+#ifdef IPU_OUTPUT_MODE_LVDS
+#ifdef LVDS_SPLIT_MODE
+	if (IPU == 1)
+	{
+		if (DI == 0)
+			display_clk_config(MXC_IPU1_LVDS_DI0_CLK, DISPLAY_PIX_CLOCK * 7 / 2);
+		else if(DI == 1)
+			display_clk_config(MXC_IPU1_LVDS_DI1_CLK, DISPLAY_PIX_CLOCK * 7 / 2);
+	}
+	else if(IPU == 2)
+	{
+		if (DI == 0)
+			display_clk_config(MXC_IPU2_LVDS_DI0_CLK, DISPLAY_PIX_CLOCK * 7 / 2);
+		else if(DI == 1)
+			display_clk_config(MXC_IPU2_LVDS_DI1_CLK, DISPLAY_PIX_CLOCK * 7 / 2);
+	}
+#else
+	if (IPU == 1)
+	{
+		if (DI == 0)
+			display_clk_config(MXC_IPU1_LVDS_DI0_CLK, DISPLAY_PIX_CLOCK * 7);
+		else if(DI == 1)
+			display_clk_config(MXC_IPU1_LVDS_DI1_CLK, DISPLAY_PIX_CLOCK * 7);
+	}
+	else if(IPU == 2)
+	{
+		if (DI == 0)
+			display_clk_config(MXC_IPU2_LVDS_DI0_CLK, DISPLAY_PIX_CLOCK * 7);
+		else if(DI == 1)
+			display_clk_config(MXC_IPU2_LVDS_DI1_CLK, DISPLAY_PIX_CLOCK * 7);
+	}
+#endif  /* LVDS_SPLIT_MODE */
+#endif  /* IPU_OUTPUT_MODE_LVDS */
+#endif  /* DI_CLOCK_EXTERNAL_MODE */
+
+	if (IPU == 1)
+	{
+		// Reset IPU
+		reg = __raw_readl(&src_regs->scr);
+		reg |= 0x8;
+		__raw_writel(reg, &src_regs->scr);
+
+		// Wait for reset done
+		reg = __raw_readl(&src_regs->scr);
+		while (reg & 0x8)
+			reg = __raw_readl(&src_regs->scr);
+
+		// Enable IPU clock
+		reg = __raw_readl(&imx_ccm->CCGR3);
+		reg |= (3 << 0);
+		__raw_writel(reg, &imx_ccm->CCGR3);
+
+		// Reset IPU memory 
+		writel(0x807FFFFF, IPU1_ARB_BASE_ADDR + IPU_IPU_MEM_RST__ADDR);
+		while (readl(IPU1_ARB_BASE_ADDR + IPU_IPU_MEM_RST__ADDR) & 0x80000000);
+
+		if (DI == 0)
+		{
+			//Enable DI0 clock
+			reg = __raw_readl(&imx_ccm->CCGR3);
+			reg |= (3 << 2);
+			__raw_writel(reg, &imx_ccm->CCGR3);
+		}
+		else if(DI == 1)
+		{
+			//Enable DI1 clock
+			reg = __raw_readl(&imx_ccm->CCGR3);
+			reg |= (3 << 4);
+			__raw_writel(reg, &imx_ccm->CCGR3);
+		}
+	}
+	else if(IPU == 2)
+	{
+		// Reset IPU
+		reg = __raw_readl(&src_regs->scr);
+		reg |= 0x1000;
+		__raw_writel(reg, &src_regs->scr);
+
+                // Wait for reset done
+                reg = __raw_readl(&src_regs->scr);
+                while (reg & 0x1000)
+                        reg = __raw_readl(&src_regs->scr);
+
+		// Enable IPU clock
+		reg = __raw_readl(&imx_ccm->CCGR3);
+		reg |= (3 << 6);
+		__raw_writel(reg, &imx_ccm->CCGR3);
+
+		// Reset IPU memory	
+		writel(0x807FFFFF, IPU2_ARB_BASE_ADDR + IPU_IPU_MEM_RST__ADDR);
+		while (readl(IPU2_ARB_BASE_ADDR + IPU_IPU_MEM_RST__ADDR) & 0x80000000);
+
+		if (DI == 0)
+		{
+			//Enable DI0 clock
+			reg = __raw_readl(&imx_ccm->CCGR3);
+			reg |= (3 << 8);
+			__raw_writel(reg, &imx_ccm->CCGR3);
+		}
+		else if(DI == 1)
+		{
+			//Enable DI1 clock
+			reg = __raw_readl(&imx_ccm->CCGR3);
+			reg |= (3 << 10);
+			__raw_writel(reg, &imx_ccm->CCGR3);
+		}
+	}
+
+#ifdef CONFIG_MX6QP
+	reg = __raw_readl(&imx_ccm->CCGR6);
+	reg |= MXC_CCM_CCGR6_PRG_CLK0_MASK;
+	__raw_writel(reg, &imx_ccm->CCGR6);
+
+	/* Bypass IPU1 QoS generator */
+	__raw_writel(0x00000002, 0x00bb048c);
+	/* Bypass IPU2 QoS generator */
+	__raw_writel(0x00000002, 0x00bb050c);
+	/* Bandwidth THR for of PRE0 */
+	__raw_writel(0x00000200, 0x00bb0690);
+	/* Bandwidth THR for of PRE1 */
+	__raw_writel(0x00000200, 0x00bb0710);
+	/* Bandwidth THR for of PRE2 */
+	__raw_writel(0x00000200, 0x00bb0790);
+	/* Bandwidth THR for of PRE3 */
+	__raw_writel(0x00000200, 0x00bb0810);
+	/* Saturation THR for of PRE0 */
+	__raw_writel(0x00000010, 0x00bb0694);
+	/* Saturation THR for of PRE1 */
+	__raw_writel(0x00000010, 0x00bb0714);
+	/* Saturation THR for of PRE2 */
+	__raw_writel(0x00000010, 0x00bb0794);
+	/* Saturation THR for of PRE */
+	__raw_writel(0x00000010, 0x00bb0814);
+#endif
+
+#ifdef IPU_OUTPUT_MODE_LVDS
+	//Enable LDB DI clocks
+	reg = __raw_readl(&imx_ccm->CCGR3);
+	reg |= (0xF << 12);
+	__raw_writel(reg, &imx_ccm->CCGR3);
+#endif
+
+	dmfc_config(IPU);
+	idmac_config(IPU);
+
+#ifndef IPU_USE_DC_CHANNEL
+	dp_config(IPU);
+#endif
+
+#ifdef DISPLAY_INTERLACED
+	dc_config_interlaced(IPU, DI);
+	di_config_interlaced(IPU, DI);
+#else
+	dc_config(IPU, DI);
+	di_config(IPU, DI);
+#endif
+
+	enable_display(IPU, DI);
+
+#ifdef IPU_USE_DC_CHANNEL
+//	ipu_write_field(IPU, IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_28, 1);
+	ipu_write_field(IPU, IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_28, 1);
+	ipu_write_field(IPU, IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_28, 1);
+	ipu_write_field(IPU, IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_28, 0x1);  //enable channel 28
+#else
+//	ipu_write_field(IPU, IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_23, 1);
+	ipu_write_field(IPU, IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_23, 1);
+	ipu_write_field(IPU, IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_23, 1);
+	ipu_write_field(IPU, IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_23, 0x1);  //enable channel 23
+#endif
+}
+
+#ifdef IPU_OUTPUT_MODE_LVDS
+void setup_lvds(unsigned int IPU, unsigned int DI)
+{
+	unsigned int reg;
+
+#if (LVDS_PORT == 0)
+	if(IPU == 1)
+	{
+		if(DI == 0)
+			imx_iomux_set_gpr_register(3, 6, 2, 0);
+		else if(DI == 1)
+			imx_iomux_set_gpr_register(3, 6, 2, 1);
+	}
+
+	if(IPU == 2)
+	{
+		if(DI == 0)
+			imx_iomux_set_gpr_register(3, 6, 2, 2);
+		else if(DI == 1)
+			imx_iomux_set_gpr_register(3, 6, 2, 3);
+	}
+#endif
+
+#if (LVDS_PORT == 1)
+	if(IPU == 1)
+	{
+		if(DI == 0)
+			imx_iomux_set_gpr_register(3, 8, 2, 0);
+		else if(DI == 1)
+			imx_iomux_set_gpr_register(3, 8, 2, 1);
+	}
+
+	if(IPU == 2)
+	{
+		if(DI == 0)
+			imx_iomux_set_gpr_register(3, 8, 2, 2);
+		else if(DI == 1)
+			imx_iomux_set_gpr_register(3, 8, 2, 3);
+	}
+#endif
+
+	reg = 0;
+	if (DI == 0)
+		reg |= (DISPLAY_VSYNC_POLARITY << 9);
+	else if(DI == 1)
+		reg |= (DISPLAY_VSYNC_POLARITY << 10);
+
+#if (LVDS_PORT == 0)
+#if (DISPLAY_IF_BPP == 24)
+	reg |= (1 << 5);
+#ifdef LVDS_SPLIT_MODE
+	reg |= (1 << 7);
+#endif
+#endif
+
+	if (DI == 0)
+		reg |= (1 << 0);
+	else if(DI == 1)
+		reg |= (3 << 0);
+
+#ifdef LVDS_SPLIT_MODE
+	reg |= (1 << 4);
+	if (DI == 0)
+		reg |= (1 << 2);
+	else if(DI == 1)
+		reg |= (3 << 2);
+#endif
+#endif
+
+#if (LVDS_PORT == 1)
+#if (DISPLAY_IF_BPP == 24)
+	reg |= (1 << 7);
+#ifdef LVDS_SPLIT_MODE
+	reg |= (1 << 5);
+#endif
+#endif
+
+	if (DI == 0)
+		reg |= (1 << 2);
+	else if(DI == 1)
+		reg |= (3 << 2);
+#ifdef LVDS_SPLIT_MODE
+	reg |= (1 << 4);
+	if (DI == 0)
+		reg |= (1 << 0);
+	else if(DI == 1)
+		reg |= (3 << 0);
+#endif
+#endif
+
+	writel(reg, IOMUXC_BASE_ADDR + 0x8);  //Set LDB_CTRL
+}
+#endif
+
+int ipu_display_setup(void)
+{
+	ipu_setup(IPU_NUM, DI_NUM);
+
+#ifdef IPU_OUTPUT_MODE_LVDS
+	setup_lvds(IPU_NUM, DI_NUM);
+#endif
+
+	return 0;
+}
+
diff --git a/arch/arm/cpu/armv7/mx7/Kconfig b/arch/arm/cpu/armv7/mx7/Kconfig
index 50aec6a..47ab09c 100644
--- a/arch/arm/cpu/armv7/mx7/Kconfig
+++ b/arch/arm/cpu/armv7/mx7/Kconfig
@@ -18,12 +18,6 @@ config TARGET_MX7DSABRESD
 	select DM
 	select DM_THERMAL
 
-config TARGET_MX7DEBCRM01A1_2G
-	bool "Support mx7debcrm01 2G"
-	select MX7D
-	select DM
-	select DM_THERMAL
-
 config TARGET_MX7D_12X12_LPDDR3_ARM2
 	bool "mx7d_12x12_lpddr3_arm2"
 	select MX7D
@@ -60,7 +54,6 @@ config SYS_SOC
 	default "mx7"
 
 source "board/freescale/mx7dsabresd/Kconfig"
-source "board/freescale/mx7dadvantech/Kconfig"
 source "board/freescale/mx7d_12x12_lpddr3_arm2/Kconfig"
 source "board/freescale/mx7d_12x12_ddr3_arm2/Kconfig"
 source "board/freescale/mx7d_19x19_lpddr3_arm2/Kconfig"
diff --git a/arch/arm/imx-common/spl_advantech.c b/arch/arm/imx-common/spl_advantech.c
index 8de6f5c..6c1113e 100644
--- a/arch/arm/imx-common/spl_advantech.c
+++ b/arch/arm/imx-common/spl_advantech.c
@@ -155,12 +155,3 @@ void spl_board_init(void)
 #endif
 }
 #endif
-
-#ifdef CONFIG_RESET_OUT
-void reset_init(void)
-{
-	gpio_direction_output(SABRESD_NANDF_D7, 0);
-	udelay(50000); /* 50 mini second */
-	gpio_direction_output(SABRESD_NANDF_D7, 1);
-}
-#endif
diff --git a/arch/arm/include/asm/arch-mx6/clock.h b/arch/arm/include/asm/arch-mx6/clock.h
index d789159..9e44794 100644
--- a/arch/arm/include/asm/arch-mx6/clock.h
+++ b/arch/arm/include/asm/arch-mx6/clock.h
@@ -42,6 +42,16 @@ enum mxc_clock {
 	MXC_SATA_CLK,
 	MXC_NFC_CLK,
 	MXC_I2C_CLK,
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	MXC_IPU1_LVDS_DI0_CLK,
+	MXC_IPU1_LVDS_DI1_CLK,
+	MXC_IPU2_LVDS_DI0_CLK,
+	MXC_IPU2_LVDS_DI1_CLK,
+	MXC_IPU1_DI0_CLK,
+	MXC_IPU1_DI1_CLK,
+	MXC_IPU2_DI0_CLK,
+	MXC_IPU2_DI1_CLK,
+#endif
 };
 
 enum enet_freq {
diff --git a/arch/arm/include/asm/arch-mx6/crm_regs.h b/arch/arm/include/asm/arch-mx6/crm_regs.h
index c85e918..d3bc032 100644
--- a/arch/arm/include/asm/arch-mx6/crm_regs.h
+++ b/arch/arm/include/asm/arch-mx6/crm_regs.h
@@ -1274,6 +1274,12 @@ struct mxc_ccm_reg {
 #define BM_ANADIG_ANA_MISC0_REFTOP_SELBIASOFF 0x00000008
 #define BM_ANADIG_ANA_MISC0_REFTOP_VBGADJ_SHIFT 4
 
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+#define BP_ANADIG_ANA_MISC2_CONTROL3      30
+#define BM_ANADIG_ANA_MISC2_CONTROL3 0xC0000000
+#endif
+
+
 #define BM_PMU_MISC2_AUDIO_DIV_MSB (1 << 23)
 #define BP_PMU_MISC2_AUDIO_DIV_MSB 23
 
diff --git a/arch/arm/include/asm/arch-mx6/ipuv3h_reg_def.h b/arch/arm/include/asm/arch-mx6/ipuv3h_reg_def.h
new file mode 100644
index 0000000..4f3d36f
--- /dev/null
+++ b/arch/arm/include/asm/arch-mx6/ipuv3h_reg_def.h
@@ -0,0 +1,13931 @@
+//==========================================================================
+//
+//      IPUV3H_REG_DEF.h
+//
+//      regs definitions of IPU 
+//
+//==========================================================================
+
+#ifndef _IPUV3H_REGS_DEF_H_
+#define _IPUV3H_REGS_DEF_H_
+
+
+#define IPU_REGISTERS_OFFSET	0x00200000			
+#define IPU_MEMORY_OFFSET IPU_REGISTERS_OFFSET + 0x00100000			
+
+// ================= Start of IPUV3H Common Registers =====================
+
+#define IPU_IPU_CONF__ADDR             IPU_REGISTERS_OFFSET+0x00000000
+#define IPU_IPU_CONF__EMPTY            IPU_REGISTERS_OFFSET+0x00000000,0x00000000
+#define IPU_IPU_CONF__FULL             IPU_REGISTERS_OFFSET+0x00000000,0xffffffff
+#define IPU_IPU_CONF__CSI_SEL          IPU_REGISTERS_OFFSET+0x00000000,0x80000000
+#define IPU_IPU_CONF__IC_INPUT         IPU_REGISTERS_OFFSET+0x00000000,0x40000000
+#define IPU_IPU_CONF__CSI1_DATA_SOURCE IPU_REGISTERS_OFFSET+0x00000000,0x20000000
+#define IPU_IPU_CONF__CSI0_DATA_SOURCE IPU_REGISTERS_OFFSET+0x00000000,0x10000000
+#define IPU_IPU_CONF__VDI_DMFC_SYNC    IPU_REGISTERS_OFFSET+0x00000000,0x08000000
+#define IPU_IPU_CONF__IC_DMFC_SYNC     IPU_REGISTERS_OFFSET+0x00000000,0x04000000
+#define IPU_IPU_CONF__IC_DMFC_SEL      IPU_REGISTERS_OFFSET+0x00000000,0x02000000
+#define IPU_IPU_CONF__IDMAC_DISABLE    IPU_REGISTERS_OFFSET+0x00000000,0x00400000
+#define IPU_IPU_CONF__IPU_DIAGBUS_ON   IPU_REGISTERS_OFFSET+0x00000000,0x00200000
+#define IPU_IPU_CONF__IPU_DIAGBUS_MODE IPU_REGISTERS_OFFSET+0x00000000,0x001F0000
+#define IPU_IPU_CONF__VDI_EN           IPU_REGISTERS_OFFSET+0x00000000,0x00001000
+#define IPU_IPU_CONF__SISG_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000800
+#define IPU_IPU_CONF__DMFC_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000400
+#define IPU_IPU_CONF__DC_EN            IPU_REGISTERS_OFFSET+0x00000000,0x00000200
+#define IPU_IPU_CONF__SMFC_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000100
+#define IPU_IPU_CONF__DI1_EN           IPU_REGISTERS_OFFSET+0x00000000,0x00000080
+#define IPU_IPU_CONF__DI0_EN           IPU_REGISTERS_OFFSET+0x00000000,0x00000040
+#define IPU_IPU_CONF__DP_EN            IPU_REGISTERS_OFFSET+0x00000000,0x00000020
+#define IPU_IPU_CONF__IRT_EN           IPU_REGISTERS_OFFSET+0x00000000,0x00000008
+#define IPU_IPU_CONF__IC_EN            IPU_REGISTERS_OFFSET+0x00000000,0x00000004
+#define IPU_IPU_CONF__CSI1_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000002
+#define IPU_IPU_CONF__CSI0_EN          IPU_REGISTERS_OFFSET+0x00000000,0x00000001
+
+#define IPU_SISG_CTRL0__ADDR                  IPU_REGISTERS_OFFSET+0x00000004
+#define IPU_SISG_CTRL0__EMPTY                 IPU_REGISTERS_OFFSET+0x00000004,0x00000000
+#define IPU_SISG_CTRL0__FULL                  IPU_REGISTERS_OFFSET+0x00000004,0xffffffff
+#define IPU_SISG_CTRL0__EXT_ACTV              IPU_REGISTERS_OFFSET+0x00000004,0x40000000
+#define IPU_SISG_CTRL0__MCU_ACTV_TRIG         IPU_REGISTERS_OFFSET+0x00000004,0x20000000
+#define IPU_SISG_CTRL0__VAL_STOP_SISG_COUNTER IPU_REGISTERS_OFFSET+0x00000004,0x1FFFFFF0
+#define IPU_SISG_CTRL0__NO_OF_VSYNC           IPU_REGISTERS_OFFSET+0x00000004,0x0000000E
+#define IPU_SISG_CTRL0__VSYNC_RESET_COUNTER   IPU_REGISTERS_OFFSET+0x00000004,0x00000001
+
+#define IPU_SISG_CTRL1__ADDR            IPU_REGISTERS_OFFSET+0x00000008
+#define IPU_SISG_CTRL1__EMPTY           IPU_REGISTERS_OFFSET+0x00000008,0x00000000
+#define IPU_SISG_CTRL1__FULL            IPU_REGISTERS_OFFSET+0x00000008,0xffffffff
+#define IPU_SISG_CTRL1__SISG_OUT_POL    IPU_REGISTERS_OFFSET+0x00000008,0x00003F00
+#define IPU_SISG_CTRL1__SISG_STROBE_CNT IPU_REGISTERS_OFFSET+0x00000008,0x0000001F
+
+#define IPU_SISG_SET_1__ADDR       IPU_REGISTERS_OFFSET+0x0000000C
+#define IPU_SISG_SET_1__EMPTY      IPU_REGISTERS_OFFSET+0x0000000C,0x00000000
+#define IPU_SISG_SET_1__FULL       IPU_REGISTERS_OFFSET+0x0000000C,0xffffffff
+#define IPU_SISG_SET_1__SISG_SET_1 IPU_REGISTERS_OFFSET+0x0000000C,0x01FFFFFF
+
+#define IPU_SISG_SET_2__ADDR       IPU_REGISTERS_OFFSET+0x00000010
+#define IPU_SISG_SET_2__EMPTY      IPU_REGISTERS_OFFSET+0x00000010,0x00000000
+#define IPU_SISG_SET_2__FULL       IPU_REGISTERS_OFFSET+0x00000010,0xffffffff
+#define IPU_SISG_SET_2__SISG_SET_2 IPU_REGISTERS_OFFSET+0x00000010,0x01FFFFFF
+
+#define IPU_SISG_SET_3__ADDR       IPU_REGISTERS_OFFSET+0x00000014
+#define IPU_SISG_SET_3__EMPTY      IPU_REGISTERS_OFFSET+0x00000014,0x00000000
+#define IPU_SISG_SET_3__FULL       IPU_REGISTERS_OFFSET+0x00000014,0xffffffff
+#define IPU_SISG_SET_3__SISG_SET_3 IPU_REGISTERS_OFFSET+0x00000014,0x01FFFFFF
+
+#define IPU_SISG_SET_4__ADDR       IPU_REGISTERS_OFFSET+0x00000018
+#define IPU_SISG_SET_4__EMPTY      IPU_REGISTERS_OFFSET+0x00000018,0x00000000
+#define IPU_SISG_SET_4__FULL       IPU_REGISTERS_OFFSET+0x00000018,0xffffffff
+#define IPU_SISG_SET_4__SISG_SET_4 IPU_REGISTERS_OFFSET+0x00000018,0x01FFFFFF
+
+#define IPU_SISG_SET_5__ADDR       IPU_REGISTERS_OFFSET+0x0000001C
+#define IPU_SISG_SET_5__EMPTY      IPU_REGISTERS_OFFSET+0x0000001C,0x00000000
+#define IPU_SISG_SET_5__FULL       IPU_REGISTERS_OFFSET+0x0000001C,0xffffffff
+#define IPU_SISG_SET_5__SISG_SET_5 IPU_REGISTERS_OFFSET+0x0000001C,0x01FFFFFF
+
+#define IPU_SISG_SET_6__ADDR       IPU_REGISTERS_OFFSET+0x00000020
+#define IPU_SISG_SET_6__EMPTY      IPU_REGISTERS_OFFSET+0x00000020,0x00000000
+#define IPU_SISG_SET_6__FULL       IPU_REGISTERS_OFFSET+0x00000020,0xffffffff
+#define IPU_SISG_SET_6__SISG_SET_6 IPU_REGISTERS_OFFSET+0x00000020,0x01FFFFFF
+
+#define IPU_SISG_CLR_1__ADDR         IPU_REGISTERS_OFFSET+0x00000024
+#define IPU_SISG_CLR_1__EMPTY        IPU_REGISTERS_OFFSET+0x00000024,0x00000000
+#define IPU_SISG_CLR_1__FULL         IPU_REGISTERS_OFFSET+0x00000024,0xffffffff
+#define IPU_SISG_CLR_1__SISG_CLEAR_1 IPU_REGISTERS_OFFSET+0x00000024,0x01FFFFFF
+
+#define IPU_SISG_CLR_2__ADDR         IPU_REGISTERS_OFFSET+0x00000028
+#define IPU_SISG_CLR_2__EMPTY        IPU_REGISTERS_OFFSET+0x00000028,0x00000000
+#define IPU_SISG_CLR_2__FULL         IPU_REGISTERS_OFFSET+0x00000028,0xffffffff
+#define IPU_SISG_CLR_2__SISG_CLEAR_2 IPU_REGISTERS_OFFSET+0x00000028,0x01FFFFFF
+
+#define IPU_SISG_CLR_3__ADDR         IPU_REGISTERS_OFFSET+0x0000002C
+#define IPU_SISG_CLR_3__EMPTY        IPU_REGISTERS_OFFSET+0x0000002C,0x00000000
+#define IPU_SISG_CLR_3__FULL         IPU_REGISTERS_OFFSET+0x0000002C,0xffffffff
+#define IPU_SISG_CLR_3__SISG_CLEAR_3 IPU_REGISTERS_OFFSET+0x0000002C,0x01FFFFFF
+
+#define IPU_SISG_CLR_4__ADDR         IPU_REGISTERS_OFFSET+0x00000030
+#define IPU_SISG_CLR_4__EMPTY        IPU_REGISTERS_OFFSET+0x00000030,0x00000000
+#define IPU_SISG_CLR_4__FULL         IPU_REGISTERS_OFFSET+0x00000030,0xffffffff
+#define IPU_SISG_CLR_4__SISG_CLEAR_4 IPU_REGISTERS_OFFSET+0x00000030,0x01FFFFFF
+
+#define IPU_SISG_CLR_5__ADDR         IPU_REGISTERS_OFFSET+0x00000034
+#define IPU_SISG_CLR_5__EMPTY        IPU_REGISTERS_OFFSET+0x00000034,0x00000000
+#define IPU_SISG_CLR_5__FULL         IPU_REGISTERS_OFFSET+0x00000034,0xffffffff
+#define IPU_SISG_CLR_5__SISG_CLEAR_5 IPU_REGISTERS_OFFSET+0x00000034,0x01FFFFFF
+
+#define IPU_SISG_CLR_6__ADDR         IPU_REGISTERS_OFFSET+0x00000038
+#define IPU_SISG_CLR_6__EMPTY        IPU_REGISTERS_OFFSET+0x00000038,0x00000000
+#define IPU_SISG_CLR_6__FULL         IPU_REGISTERS_OFFSET+0x00000038,0xffffffff
+#define IPU_SISG_CLR_6__SISG_CLEAR_6 IPU_REGISTERS_OFFSET+0x00000038,0x01FFFFFF
+
+#define IPU_IPU_INT_CTRL_1__ADDR            IPU_REGISTERS_OFFSET+0x0000003C
+#define IPU_IPU_INT_CTRL_1__EMPTY           IPU_REGISTERS_OFFSET+0x0000003C,0x00000000
+#define IPU_IPU_INT_CTRL_1__FULL            IPU_REGISTERS_OFFSET+0x0000003C,0xffffffff
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_31 IPU_REGISTERS_OFFSET+0x0000003C,0x80000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_29 IPU_REGISTERS_OFFSET+0x0000003C,0x20000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_28 IPU_REGISTERS_OFFSET+0x0000003C,0x10000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_27 IPU_REGISTERS_OFFSET+0x0000003C,0x08000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_26 IPU_REGISTERS_OFFSET+0x0000003C,0x04000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_25 IPU_REGISTERS_OFFSET+0x0000003C,0x02000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_24 IPU_REGISTERS_OFFSET+0x0000003C,0x01000000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_23 IPU_REGISTERS_OFFSET+0x0000003C,0x00800000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_22 IPU_REGISTERS_OFFSET+0x0000003C,0x00400000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_21 IPU_REGISTERS_OFFSET+0x0000003C,0x00200000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_20 IPU_REGISTERS_OFFSET+0x0000003C,0x00100000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_19 IPU_REGISTERS_OFFSET+0x0000003C,0x00080000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_18 IPU_REGISTERS_OFFSET+0x0000003C,0x00040000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_17 IPU_REGISTERS_OFFSET+0x0000003C,0x00020000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_15 IPU_REGISTERS_OFFSET+0x0000003C,0x00008000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_14 IPU_REGISTERS_OFFSET+0x0000003C,0x00004000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_13 IPU_REGISTERS_OFFSET+0x0000003C,0x00002000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_12 IPU_REGISTERS_OFFSET+0x0000003C,0x00001000
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_11 IPU_REGISTERS_OFFSET+0x0000003C,0x00000800
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_10 IPU_REGISTERS_OFFSET+0x0000003C,0x00000400
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_9  IPU_REGISTERS_OFFSET+0x0000003C,0x00000200
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_8  IPU_REGISTERS_OFFSET+0x0000003C,0x00000100
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_5  IPU_REGISTERS_OFFSET+0x0000003C,0x00000020
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_3  IPU_REGISTERS_OFFSET+0x0000003C,0x00000008
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_2  IPU_REGISTERS_OFFSET+0x0000003C,0x00000004
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_1  IPU_REGISTERS_OFFSET+0x0000003C,0x00000002
+#define IPU_IPU_INT_CTRL_1__IDMAC_EOF_EN_0  IPU_REGISTERS_OFFSET+0x0000003C,0x00000001
+
+#define IPU_IPU_INT_CTRL_2__ADDR            IPU_REGISTERS_OFFSET+0x00000040
+#define IPU_IPU_INT_CTRL_2__EMPTY           IPU_REGISTERS_OFFSET+0x00000040,0x00000000
+#define IPU_IPU_INT_CTRL_2__FULL            IPU_REGISTERS_OFFSET+0x00000040,0xffffffff
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_52 IPU_REGISTERS_OFFSET+0x00000040,0x00100000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_51 IPU_REGISTERS_OFFSET+0x00000040,0x00080000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_50 IPU_REGISTERS_OFFSET+0x00000040,0x00040000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_49 IPU_REGISTERS_OFFSET+0x00000040,0x00020000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_48 IPU_REGISTERS_OFFSET+0x00000040,0x00010000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_47 IPU_REGISTERS_OFFSET+0x00000040,0x00008000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_46 IPU_REGISTERS_OFFSET+0x00000040,0x00004000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_45 IPU_REGISTERS_OFFSET+0x00000040,0x00002000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_44 IPU_REGISTERS_OFFSET+0x00000040,0x00001000
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_43 IPU_REGISTERS_OFFSET+0x00000040,0x00000800
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_42 IPU_REGISTERS_OFFSET+0x00000040,0x00000400
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_41 IPU_REGISTERS_OFFSET+0x00000040,0x00000200
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_40 IPU_REGISTERS_OFFSET+0x00000040,0x00000100
+#define IPU_IPU_INT_CTRL_2__IDMAC_EOF_EN_33 IPU_REGISTERS_OFFSET+0x00000040,0x00000002
+
+#define IPU_IPU_INT_CTRL_3__ADDR              IPU_REGISTERS_OFFSET+0x00000044
+#define IPU_IPU_INT_CTRL_3__EMPTY             IPU_REGISTERS_OFFSET+0x00000044,0x00000000
+#define IPU_IPU_INT_CTRL_3__FULL              IPU_REGISTERS_OFFSET+0x00000044,0xffffffff
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_31 IPU_REGISTERS_OFFSET+0x00000044,0x80000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_29 IPU_REGISTERS_OFFSET+0x00000044,0x20000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_28 IPU_REGISTERS_OFFSET+0x00000044,0x10000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_27 IPU_REGISTERS_OFFSET+0x00000044,0x08000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_26 IPU_REGISTERS_OFFSET+0x00000044,0x04000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_25 IPU_REGISTERS_OFFSET+0x00000044,0x02000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_24 IPU_REGISTERS_OFFSET+0x00000044,0x01000000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_23 IPU_REGISTERS_OFFSET+0x00000044,0x00800000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_22 IPU_REGISTERS_OFFSET+0x00000044,0x00400000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_21 IPU_REGISTERS_OFFSET+0x00000044,0x00200000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_20 IPU_REGISTERS_OFFSET+0x00000044,0x00100000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_19 IPU_REGISTERS_OFFSET+0x00000044,0x00080000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_18 IPU_REGISTERS_OFFSET+0x00000044,0x00040000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_17 IPU_REGISTERS_OFFSET+0x00000044,0x00020000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_15 IPU_REGISTERS_OFFSET+0x00000044,0x00008000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_14 IPU_REGISTERS_OFFSET+0x00000044,0x00004000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_13 IPU_REGISTERS_OFFSET+0x00000044,0x00002000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_12 IPU_REGISTERS_OFFSET+0x00000044,0x00001000
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_11 IPU_REGISTERS_OFFSET+0x00000044,0x00000800
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_10 IPU_REGISTERS_OFFSET+0x00000044,0x00000400
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_9  IPU_REGISTERS_OFFSET+0x00000044,0x00000200
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_8  IPU_REGISTERS_OFFSET+0x00000044,0x00000100
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_5  IPU_REGISTERS_OFFSET+0x00000044,0x00000020
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_3  IPU_REGISTERS_OFFSET+0x00000044,0x00000008
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_2  IPU_REGISTERS_OFFSET+0x00000044,0x00000004
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_1  IPU_REGISTERS_OFFSET+0x00000044,0x00000002
+#define IPU_IPU_INT_CTRL_3__IDMAC_NFACK_EN_0  IPU_REGISTERS_OFFSET+0x00000044,0x00000001
+
+#define IPU_IPU_INT_CTRL_4__ADDR              IPU_REGISTERS_OFFSET+0x00000048
+#define IPU_IPU_INT_CTRL_4__EMPTY             IPU_REGISTERS_OFFSET+0x00000048,0x00000000
+#define IPU_IPU_INT_CTRL_4__FULL              IPU_REGISTERS_OFFSET+0x00000048,0xffffffff
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_52 IPU_REGISTERS_OFFSET+0x00000048,0x00100000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_51 IPU_REGISTERS_OFFSET+0x00000048,0x00080000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_50 IPU_REGISTERS_OFFSET+0x00000048,0x00040000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_49 IPU_REGISTERS_OFFSET+0x00000048,0x00020000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_48 IPU_REGISTERS_OFFSET+0x00000048,0x00010000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_47 IPU_REGISTERS_OFFSET+0x00000048,0x00008000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_46 IPU_REGISTERS_OFFSET+0x00000048,0x00004000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_45 IPU_REGISTERS_OFFSET+0x00000048,0x00002000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_44 IPU_REGISTERS_OFFSET+0x00000048,0x00001000
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_43 IPU_REGISTERS_OFFSET+0x00000048,0x00000800
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_42 IPU_REGISTERS_OFFSET+0x00000048,0x00000400
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_41 IPU_REGISTERS_OFFSET+0x00000048,0x00000200
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_40 IPU_REGISTERS_OFFSET+0x00000048,0x00000100
+#define IPU_IPU_INT_CTRL_4__IDMAC_NFACK_EN_33 IPU_REGISTERS_OFFSET+0x00000048,0x00000002
+
+#define IPU_IPU_INT_CTRL_5__ADDR                IPU_REGISTERS_OFFSET+0x0000004C
+#define IPU_IPU_INT_CTRL_5__EMPTY               IPU_REGISTERS_OFFSET+0x0000004C,0x00000000
+#define IPU_IPU_INT_CTRL_5__FULL                IPU_REGISTERS_OFFSET+0x0000004C,0xffffffff
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_31 IPU_REGISTERS_OFFSET+0x0000004C,0x80000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_29 IPU_REGISTERS_OFFSET+0x0000004C,0x20000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_28 IPU_REGISTERS_OFFSET+0x0000004C,0x10000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_27 IPU_REGISTERS_OFFSET+0x0000004C,0x08000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_26 IPU_REGISTERS_OFFSET+0x0000004C,0x04000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_25 IPU_REGISTERS_OFFSET+0x0000004C,0x02000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_24 IPU_REGISTERS_OFFSET+0x0000004C,0x01000000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_23 IPU_REGISTERS_OFFSET+0x0000004C,0x00800000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_22 IPU_REGISTERS_OFFSET+0x0000004C,0x00400000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_21 IPU_REGISTERS_OFFSET+0x0000004C,0x00200000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_20 IPU_REGISTERS_OFFSET+0x0000004C,0x00100000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_19 IPU_REGISTERS_OFFSET+0x0000004C,0x00080000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_18 IPU_REGISTERS_OFFSET+0x0000004C,0x00040000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_17 IPU_REGISTERS_OFFSET+0x0000004C,0x00020000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_15 IPU_REGISTERS_OFFSET+0x0000004C,0x00008000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_14 IPU_REGISTERS_OFFSET+0x0000004C,0x00004000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_13 IPU_REGISTERS_OFFSET+0x0000004C,0x00002000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_12 IPU_REGISTERS_OFFSET+0x0000004C,0x00001000
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_11 IPU_REGISTERS_OFFSET+0x0000004C,0x00000800
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_10 IPU_REGISTERS_OFFSET+0x0000004C,0x00000400
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_9  IPU_REGISTERS_OFFSET+0x0000004C,0x00000200
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_8  IPU_REGISTERS_OFFSET+0x0000004C,0x00000100
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_5  IPU_REGISTERS_OFFSET+0x0000004C,0x00000020
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_3  IPU_REGISTERS_OFFSET+0x0000004C,0x00000008
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_2  IPU_REGISTERS_OFFSET+0x0000004C,0x00000004
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_1  IPU_REGISTERS_OFFSET+0x0000004C,0x00000002
+#define IPU_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_0  IPU_REGISTERS_OFFSET+0x0000004C,0x00000001
+
+#define IPU_IPU_INT_CTRL_6__ADDR                IPU_REGISTERS_OFFSET+0x00000050
+#define IPU_IPU_INT_CTRL_6__EMPTY               IPU_REGISTERS_OFFSET+0x00000050,0x00000000
+#define IPU_IPU_INT_CTRL_6__FULL                IPU_REGISTERS_OFFSET+0x00000050,0xffffffff
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_52 IPU_REGISTERS_OFFSET+0x00000050,0x00100000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_51 IPU_REGISTERS_OFFSET+0x00000050,0x00080000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_50 IPU_REGISTERS_OFFSET+0x00000050,0x00040000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_49 IPU_REGISTERS_OFFSET+0x00000050,0x00020000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_48 IPU_REGISTERS_OFFSET+0x00000050,0x00010000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_47 IPU_REGISTERS_OFFSET+0x00000050,0x00008000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_46 IPU_REGISTERS_OFFSET+0x00000050,0x00004000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_45 IPU_REGISTERS_OFFSET+0x00000050,0x00002000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_44 IPU_REGISTERS_OFFSET+0x00000050,0x00001000
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_43 IPU_REGISTERS_OFFSET+0x00000050,0x00000800
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_42 IPU_REGISTERS_OFFSET+0x00000050,0x00000400
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_41 IPU_REGISTERS_OFFSET+0x00000050,0x00000200
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_40 IPU_REGISTERS_OFFSET+0x00000050,0x00000100
+#define IPU_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_33 IPU_REGISTERS_OFFSET+0x00000050,0x00000002
+
+#define IPU_IPU_INT_CTRL_7__ADDR            IPU_REGISTERS_OFFSET+0x00000054
+#define IPU_IPU_INT_CTRL_7__EMPTY           IPU_REGISTERS_OFFSET+0x00000054,0x00000000
+#define IPU_IPU_INT_CTRL_7__FULL            IPU_REGISTERS_OFFSET+0x00000054,0xffffffff
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_31 IPU_REGISTERS_OFFSET+0x00000054,0x80000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_29 IPU_REGISTERS_OFFSET+0x00000054,0x20000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_28 IPU_REGISTERS_OFFSET+0x00000054,0x10000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_27 IPU_REGISTERS_OFFSET+0x00000054,0x08000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_26 IPU_REGISTERS_OFFSET+0x00000054,0x04000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_25 IPU_REGISTERS_OFFSET+0x00000054,0x02000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_24 IPU_REGISTERS_OFFSET+0x00000054,0x01000000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_23 IPU_REGISTERS_OFFSET+0x00000054,0x00800000
+#define IPU_IPU_INT_CTRL_7__IDMAC_EOS_EN_19 IPU_REGISTERS_OFFSET+0x00000054,0x00080000
+
+#define IPU_IPU_INT_CTRL_8__ADDR            IPU_REGISTERS_OFFSET+0x00000058
+#define IPU_IPU_INT_CTRL_8__EMPTY           IPU_REGISTERS_OFFSET+0x00000058,0x00000000
+#define IPU_IPU_INT_CTRL_8__FULL            IPU_REGISTERS_OFFSET+0x00000058,0xffffffff
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_52 IPU_REGISTERS_OFFSET+0x00000058,0x00100000
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_51 IPU_REGISTERS_OFFSET+0x00000058,0x00080000
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_44 IPU_REGISTERS_OFFSET+0x00000058,0x00001000
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_43 IPU_REGISTERS_OFFSET+0x00000058,0x00000800
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_42 IPU_REGISTERS_OFFSET+0x00000058,0x00000400
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_41 IPU_REGISTERS_OFFSET+0x00000058,0x00000200
+#define IPU_IPU_INT_CTRL_8__IDMAC_EOS_EN_33 IPU_REGISTERS_OFFSET+0x00000058,0x00000002
+
+#define IPU_IPU_INT_CTRL_9__ADDR                IPU_REGISTERS_OFFSET+0x0000005C
+#define IPU_IPU_INT_CTRL_9__EMPTY               IPU_REGISTERS_OFFSET+0x0000005C,0x00000000
+#define IPU_IPU_INT_CTRL_9__FULL                IPU_REGISTERS_OFFSET+0x0000005C,0xffffffff
+#define IPU_IPU_INT_CTRL_9__CSI1_PUPE_EN        IPU_REGISTERS_OFFSET+0x0000005C,0x80000000
+#define IPU_IPU_INT_CTRL_9__CSI0_PUPE_EN        IPU_REGISTERS_OFFSET+0x0000005C,0x40000000
+#define IPU_IPU_INT_CTRL_9__IC_VF_BUF_OVF_EN    IPU_REGISTERS_OFFSET+0x0000005C,0x10000000
+#define IPU_IPU_INT_CTRL_9__IC_ENC_BUF_OVF_EN   IPU_REGISTERS_OFFSET+0x0000005C,0x08000000
+#define IPU_IPU_INT_CTRL_9__IC_BAYER_BUF_OVF_EN IPU_REGISTERS_OFFSET+0x0000005C,0x04000000
+#define IPU_IPU_INT_CTRL_9__VDI_FIFO1_OVF_EN    IPU_REGISTERS_OFFSET+0x0000005C,0x00000001
+
+#define IPU_IPU_INT_CTRL_10__ADDR                      IPU_REGISTERS_OFFSET+0x00000060
+#define IPU_IPU_INT_CTRL_10__EMPTY                     IPU_REGISTERS_OFFSET+0x00000060,0x00000000
+#define IPU_IPU_INT_CTRL_10__FULL                      IPU_REGISTERS_OFFSET+0x00000060,0xffffffff
+#define IPU_IPU_INT_CTRL_10__AXIR_ERR_EN               IPU_REGISTERS_OFFSET+0x00000060,0x40000000
+#define IPU_IPU_INT_CTRL_10__AXIW_ERR_EN               IPU_REGISTERS_OFFSET+0x00000060,0x20000000
+#define IPU_IPU_INT_CTRL_10__NON_PRIVILEGED_ACC_ERR_EN IPU_REGISTERS_OFFSET+0x00000060,0x10000000
+#define IPU_IPU_INT_CTRL_10__IC_BAYER_FRM_LOST_ERR_EN  IPU_REGISTERS_OFFSET+0x00000060,0x04000000
+#define IPU_IPU_INT_CTRL_10__IC_ENC_FRM_LOST_ERR_EN    IPU_REGISTERS_OFFSET+0x00000060,0x02000000
+#define IPU_IPU_INT_CTRL_10__IC_VF_FRM_LOST_ERR_EN     IPU_REGISTERS_OFFSET+0x00000060,0x01000000
+#define IPU_IPU_INT_CTRL_10__DI1_TIME_OUT_ERR_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00400000
+#define IPU_IPU_INT_CTRL_10__DI0_TIME_OUT_ERR_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00200000
+#define IPU_IPU_INT_CTRL_10__DI1_SYNC_DISP_ERR_EN      IPU_REGISTERS_OFFSET+0x00000060,0x00100000
+#define IPU_IPU_INT_CTRL_10__DI0_SYNC_DISP_ERR_EN      IPU_REGISTERS_OFFSET+0x00000060,0x00080000
+#define IPU_IPU_INT_CTRL_10__DC_TEARING_ERR_6_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00040000
+#define IPU_IPU_INT_CTRL_10__DC_TEARING_ERR_2_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00020000
+#define IPU_IPU_INT_CTRL_10__DC_TEARING_ERR_1_EN       IPU_REGISTERS_OFFSET+0x00000060,0x00010000
+#define IPU_IPU_INT_CTRL_10__SMFC3_FRM_LOST_EN         IPU_REGISTERS_OFFSET+0x00000060,0x00000008
+#define IPU_IPU_INT_CTRL_10__SMFC2_FRM_LOST_EN         IPU_REGISTERS_OFFSET+0x00000060,0x00000004
+#define IPU_IPU_INT_CTRL_10__SMFC1_FRM_LOST_EN         IPU_REGISTERS_OFFSET+0x00000060,0x00000002
+#define IPU_IPU_INT_CTRL_10__SMFC0_FRM_LOST_EN         IPU_REGISTERS_OFFSET+0x00000060,0x00000001
+
+#define IPU_IPU_INT_CTRL_11__ADDR              IPU_REGISTERS_OFFSET+0x00000064
+#define IPU_IPU_INT_CTRL_11__EMPTY             IPU_REGISTERS_OFFSET+0x00000064,0x00000000
+#define IPU_IPU_INT_CTRL_11__FULL              IPU_REGISTERS_OFFSET+0x00000064,0xffffffff
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_26 IPU_REGISTERS_OFFSET+0x00000064,0x04000000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_25 IPU_REGISTERS_OFFSET+0x00000064,0x02000000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_22 IPU_REGISTERS_OFFSET+0x00000064,0x00400000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_21 IPU_REGISTERS_OFFSET+0x00000064,0x00200000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_20 IPU_REGISTERS_OFFSET+0x00000064,0x00100000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_12 IPU_REGISTERS_OFFSET+0x00000064,0x00001000
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_11 IPU_REGISTERS_OFFSET+0x00000064,0x00000800
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_10 IPU_REGISTERS_OFFSET+0x00000064,0x00000400
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_9  IPU_REGISTERS_OFFSET+0x00000064,0x00000200
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_8  IPU_REGISTERS_OFFSET+0x00000064,0x00000100
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_5  IPU_REGISTERS_OFFSET+0x00000064,0x00000020
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_3  IPU_REGISTERS_OFFSET+0x00000064,0x00000008
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_2  IPU_REGISTERS_OFFSET+0x00000064,0x00000004
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_1  IPU_REGISTERS_OFFSET+0x00000064,0x00000002
+#define IPU_IPU_INT_CTRL_11__IDMAC_EOBND_EN_0  IPU_REGISTERS_OFFSET+0x00000064,0x00000001
+
+#define IPU_IPU_INT_CTRL_12__ADDR              IPU_REGISTERS_OFFSET+0x00000068
+#define IPU_IPU_INT_CTRL_12__EMPTY             IPU_REGISTERS_OFFSET+0x00000068,0x00000000
+#define IPU_IPU_INT_CTRL_12__FULL              IPU_REGISTERS_OFFSET+0x00000068,0xffffffff
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_50 IPU_REGISTERS_OFFSET+0x00000068,0x00040000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_49 IPU_REGISTERS_OFFSET+0x00000068,0x00020000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_48 IPU_REGISTERS_OFFSET+0x00000068,0x00010000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_47 IPU_REGISTERS_OFFSET+0x00000068,0x00008000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_46 IPU_REGISTERS_OFFSET+0x00000068,0x00004000
+#define IPU_IPU_INT_CTRL_12__IDMAC_EOBND_EN_45 IPU_REGISTERS_OFFSET+0x00000068,0x00002000
+
+#define IPU_IPU_INT_CTRL_13__ADDR           IPU_REGISTERS_OFFSET+0x0000006C
+#define IPU_IPU_INT_CTRL_13__EMPTY          IPU_REGISTERS_OFFSET+0x0000006C,0x00000000
+#define IPU_IPU_INT_CTRL_13__FULL           IPU_REGISTERS_OFFSET+0x0000006C,0xffffffff
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_31 IPU_REGISTERS_OFFSET+0x0000006C,0x80000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_29 IPU_REGISTERS_OFFSET+0x0000006C,0x20000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_28 IPU_REGISTERS_OFFSET+0x0000006C,0x10000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_27 IPU_REGISTERS_OFFSET+0x0000006C,0x08000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_26 IPU_REGISTERS_OFFSET+0x0000006C,0x04000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_25 IPU_REGISTERS_OFFSET+0x0000006C,0x02000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_24 IPU_REGISTERS_OFFSET+0x0000006C,0x01000000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_23 IPU_REGISTERS_OFFSET+0x0000006C,0x00800000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_22 IPU_REGISTERS_OFFSET+0x0000006C,0x00400000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_21 IPU_REGISTERS_OFFSET+0x0000006C,0x00200000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_20 IPU_REGISTERS_OFFSET+0x0000006C,0x00100000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_19 IPU_REGISTERS_OFFSET+0x0000006C,0x00080000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_18 IPU_REGISTERS_OFFSET+0x0000006C,0x00040000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_17 IPU_REGISTERS_OFFSET+0x0000006C,0x00020000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_15 IPU_REGISTERS_OFFSET+0x0000006C,0x00008000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_14 IPU_REGISTERS_OFFSET+0x0000006C,0x00004000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_13 IPU_REGISTERS_OFFSET+0x0000006C,0x00002000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_12 IPU_REGISTERS_OFFSET+0x0000006C,0x00001000
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_11 IPU_REGISTERS_OFFSET+0x0000006C,0x00000800
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_10 IPU_REGISTERS_OFFSET+0x0000006C,0x00000400
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_9  IPU_REGISTERS_OFFSET+0x0000006C,0x00000200
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_8  IPU_REGISTERS_OFFSET+0x0000006C,0x00000100
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_5  IPU_REGISTERS_OFFSET+0x0000006C,0x00000020
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_3  IPU_REGISTERS_OFFSET+0x0000006C,0x00000008
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_2  IPU_REGISTERS_OFFSET+0x0000006C,0x00000004
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_1  IPU_REGISTERS_OFFSET+0x0000006C,0x00000002
+#define IPU_IPU_INT_CTRL_13__IDMAC_TH_EN_0  IPU_REGISTERS_OFFSET+0x0000006C,0x00000001
+
+#define IPU_IPU_INT_CTRL_14__ADDR           IPU_REGISTERS_OFFSET+0x00000070
+#define IPU_IPU_INT_CTRL_14__EMPTY          IPU_REGISTERS_OFFSET+0x00000070,0x00000000
+#define IPU_IPU_INT_CTRL_14__FULL           IPU_REGISTERS_OFFSET+0x00000070,0xffffffff
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_52 IPU_REGISTERS_OFFSET+0x00000070,0x00100000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_51 IPU_REGISTERS_OFFSET+0x00000070,0x00080000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_50 IPU_REGISTERS_OFFSET+0x00000070,0x00040000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_49 IPU_REGISTERS_OFFSET+0x00000070,0x00020000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_48 IPU_REGISTERS_OFFSET+0x00000070,0x00010000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_47 IPU_REGISTERS_OFFSET+0x00000070,0x00008000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_46 IPU_REGISTERS_OFFSET+0x00000070,0x00004000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_45 IPU_REGISTERS_OFFSET+0x00000070,0x00002000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_44 IPU_REGISTERS_OFFSET+0x00000070,0x00001000
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_43 IPU_REGISTERS_OFFSET+0x00000070,0x00000800
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_42 IPU_REGISTERS_OFFSET+0x00000070,0x00000400
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_41 IPU_REGISTERS_OFFSET+0x00000070,0x00000200
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_40 IPU_REGISTERS_OFFSET+0x00000070,0x00000100
+#define IPU_IPU_INT_CTRL_14__IDMAC_TH_EN_33 IPU_REGISTERS_OFFSET+0x00000070,0x00000002
+
+#define IPU_IPU_INT_CTRL_15__ADDR                   IPU_REGISTERS_OFFSET+0x00000074
+#define IPU_IPU_INT_CTRL_15__EMPTY                  IPU_REGISTERS_OFFSET+0x00000074,0x00000000
+#define IPU_IPU_INT_CTRL_15__FULL                   IPU_REGISTERS_OFFSET+0x00000074,0xffffffff
+#define IPU_IPU_INT_CTRL_15__DI1_CNT_EN_PRE_8_EN    IPU_REGISTERS_OFFSET+0x00000074,0x80000000
+#define IPU_IPU_INT_CTRL_15__DI1_CNT_EN_PRE_3_EN    IPU_REGISTERS_OFFSET+0x00000074,0x40000000
+#define IPU_IPU_INT_CTRL_15__DI1_DISP_CLK_EN_PRE_EN IPU_REGISTERS_OFFSET+0x00000074,0x20000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_10_EN   IPU_REGISTERS_OFFSET+0x00000074,0x10000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_9_EN    IPU_REGISTERS_OFFSET+0x00000074,0x08000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_8_EN    IPU_REGISTERS_OFFSET+0x00000074,0x04000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_7_EN    IPU_REGISTERS_OFFSET+0x00000074,0x02000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_6_EN    IPU_REGISTERS_OFFSET+0x00000074,0x01000000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_5_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00800000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_4_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00400000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_3_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00200000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_2_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00100000
+#define IPU_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_1_EN    IPU_REGISTERS_OFFSET+0x00000074,0x00080000
+#define IPU_IPU_INT_CTRL_15__DI0_DISP_CLK_EN_PRE_EN IPU_REGISTERS_OFFSET+0x00000074,0x00040000
+#define IPU_IPU_INT_CTRL_15__DC_ASYNC_STOP_EN       IPU_REGISTERS_OFFSET+0x00000074,0x00020000
+#define IPU_IPU_INT_CTRL_15__DC_DP_START_EN         IPU_REGISTERS_OFFSET+0x00000074,0x00010000
+#define IPU_IPU_INT_CTRL_15__DI_VSYNC_PRE_1_EN      IPU_REGISTERS_OFFSET+0x00000074,0x00008000
+#define IPU_IPU_INT_CTRL_15__DI_VSYNC_PRE_0_EN      IPU_REGISTERS_OFFSET+0x00000074,0x00004000
+#define IPU_IPU_INT_CTRL_15__DC_FC_6_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00002000
+#define IPU_IPU_INT_CTRL_15__DC_FC_4_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00001000
+#define IPU_IPU_INT_CTRL_15__DC_FC_3_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00000800
+#define IPU_IPU_INT_CTRL_15__DC_FC_2_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00000400
+#define IPU_IPU_INT_CTRL_15__DC_FC_1_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00000200
+#define IPU_IPU_INT_CTRL_15__DC_FC_0_EN             IPU_REGISTERS_OFFSET+0x00000074,0x00000100
+#define IPU_IPU_INT_CTRL_15__DP_ASF_BRAKE_EN        IPU_REGISTERS_OFFSET+0x00000074,0x00000080
+#define IPU_IPU_INT_CTRL_15__DP_SF_BRAKE_EN         IPU_REGISTERS_OFFSET+0x00000074,0x00000040
+#define IPU_IPU_INT_CTRL_15__DP_ASF_END_EN          IPU_REGISTERS_OFFSET+0x00000074,0x00000020
+#define IPU_IPU_INT_CTRL_15__DP_ASF_START_EN        IPU_REGISTERS_OFFSET+0x00000074,0x00000010
+#define IPU_IPU_INT_CTRL_15__DP_SF_END_EN           IPU_REGISTERS_OFFSET+0x00000074,0x00000008
+#define IPU_IPU_INT_CTRL_15__DP_SF_START_EN         IPU_REGISTERS_OFFSET+0x00000074,0x00000004
+#define IPU_IPU_INT_CTRL_15__IPU_SNOOPING2_INT_EN   IPU_REGISTERS_OFFSET+0x00000074,0x00000002
+#define IPU_IPU_INT_CTRL_15__IPU_SNOOPING1_INT_EN   IPU_REGISTERS_OFFSET+0x00000074,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_1__ADDR                 IPU_REGISTERS_OFFSET+0x00000078
+#define IPU_IPU_SDMA_EVENT_1__EMPTY                IPU_REGISTERS_OFFSET+0x00000078,0x00000000
+#define IPU_IPU_SDMA_EVENT_1__FULL                 IPU_REGISTERS_OFFSET+0x00000078,0xffffffff
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_31 IPU_REGISTERS_OFFSET+0x00000078,0x80000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_29 IPU_REGISTERS_OFFSET+0x00000078,0x20000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_28 IPU_REGISTERS_OFFSET+0x00000078,0x10000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_27 IPU_REGISTERS_OFFSET+0x00000078,0x08000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000078,0x04000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000078,0x02000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_24 IPU_REGISTERS_OFFSET+0x00000078,0x01000000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_23 IPU_REGISTERS_OFFSET+0x00000078,0x00800000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_22 IPU_REGISTERS_OFFSET+0x00000078,0x00400000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_21 IPU_REGISTERS_OFFSET+0x00000078,0x00200000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_20 IPU_REGISTERS_OFFSET+0x00000078,0x00100000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_19 IPU_REGISTERS_OFFSET+0x00000078,0x00080000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_18 IPU_REGISTERS_OFFSET+0x00000078,0x00040000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_17 IPU_REGISTERS_OFFSET+0x00000078,0x00020000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_15 IPU_REGISTERS_OFFSET+0x00000078,0x00008000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_14 IPU_REGISTERS_OFFSET+0x00000078,0x00004000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_13 IPU_REGISTERS_OFFSET+0x00000078,0x00002000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_12 IPU_REGISTERS_OFFSET+0x00000078,0x00001000
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_11 IPU_REGISTERS_OFFSET+0x00000078,0x00000800
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_10 IPU_REGISTERS_OFFSET+0x00000078,0x00000400
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_9  IPU_REGISTERS_OFFSET+0x00000078,0x00000200
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_8  IPU_REGISTERS_OFFSET+0x00000078,0x00000100
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_5  IPU_REGISTERS_OFFSET+0x00000078,0x00000020
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_3  IPU_REGISTERS_OFFSET+0x00000078,0x00000008
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_2  IPU_REGISTERS_OFFSET+0x00000078,0x00000004
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_1  IPU_REGISTERS_OFFSET+0x00000078,0x00000002
+#define IPU_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_0  IPU_REGISTERS_OFFSET+0x00000078,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_2__ADDR                 IPU_REGISTERS_OFFSET+0x0000007C
+#define IPU_IPU_SDMA_EVENT_2__EMPTY                IPU_REGISTERS_OFFSET+0x0000007C,0x00000000
+#define IPU_IPU_SDMA_EVENT_2__FULL                 IPU_REGISTERS_OFFSET+0x0000007C,0xffffffff
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_52 IPU_REGISTERS_OFFSET+0x0000007C,0x00100000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_51 IPU_REGISTERS_OFFSET+0x0000007C,0x00080000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_50 IPU_REGISTERS_OFFSET+0x0000007C,0x00040000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_49 IPU_REGISTERS_OFFSET+0x0000007C,0x00020000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_48 IPU_REGISTERS_OFFSET+0x0000007C,0x00010000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_47 IPU_REGISTERS_OFFSET+0x0000007C,0x00008000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_46 IPU_REGISTERS_OFFSET+0x0000007C,0x00004000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_45 IPU_REGISTERS_OFFSET+0x0000007C,0x00002000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_44 IPU_REGISTERS_OFFSET+0x0000007C,0x00001000
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_43 IPU_REGISTERS_OFFSET+0x0000007C,0x00000800
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_42 IPU_REGISTERS_OFFSET+0x0000007C,0x00000400
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_41 IPU_REGISTERS_OFFSET+0x0000007C,0x00000200
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_40 IPU_REGISTERS_OFFSET+0x0000007C,0x00000100
+#define IPU_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_33 IPU_REGISTERS_OFFSET+0x0000007C,0x00000002
+
+#define IPU_IPU_SDMA_EVENT_3__ADDR                   IPU_REGISTERS_OFFSET+0x00000080
+#define IPU_IPU_SDMA_EVENT_3__EMPTY                  IPU_REGISTERS_OFFSET+0x00000080,0x00000000
+#define IPU_IPU_SDMA_EVENT_3__FULL                   IPU_REGISTERS_OFFSET+0x00000080,0xffffffff
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_31 IPU_REGISTERS_OFFSET+0x00000080,0x80000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_29 IPU_REGISTERS_OFFSET+0x00000080,0x20000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_28 IPU_REGISTERS_OFFSET+0x00000080,0x10000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_27 IPU_REGISTERS_OFFSET+0x00000080,0x08000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000080,0x04000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000080,0x02000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_24 IPU_REGISTERS_OFFSET+0x00000080,0x01000000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_23 IPU_REGISTERS_OFFSET+0x00000080,0x00800000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_22 IPU_REGISTERS_OFFSET+0x00000080,0x00400000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_21 IPU_REGISTERS_OFFSET+0x00000080,0x00200000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_20 IPU_REGISTERS_OFFSET+0x00000080,0x00100000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_19 IPU_REGISTERS_OFFSET+0x00000080,0x00080000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_18 IPU_REGISTERS_OFFSET+0x00000080,0x00040000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_17 IPU_REGISTERS_OFFSET+0x00000080,0x00020000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_15 IPU_REGISTERS_OFFSET+0x00000080,0x00008000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_14 IPU_REGISTERS_OFFSET+0x00000080,0x00004000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_13 IPU_REGISTERS_OFFSET+0x00000080,0x00002000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_12 IPU_REGISTERS_OFFSET+0x00000080,0x00001000
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_11 IPU_REGISTERS_OFFSET+0x00000080,0x00000800
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_10 IPU_REGISTERS_OFFSET+0x00000080,0x00000400
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_9  IPU_REGISTERS_OFFSET+0x00000080,0x00000200
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_8  IPU_REGISTERS_OFFSET+0x00000080,0x00000100
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_5  IPU_REGISTERS_OFFSET+0x00000080,0x00000020
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_3  IPU_REGISTERS_OFFSET+0x00000080,0x00000008
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_2  IPU_REGISTERS_OFFSET+0x00000080,0x00000004
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_1  IPU_REGISTERS_OFFSET+0x00000080,0x00000002
+#define IPU_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_0  IPU_REGISTERS_OFFSET+0x00000080,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_4__ADDR                   IPU_REGISTERS_OFFSET+0x00000084
+#define IPU_IPU_SDMA_EVENT_4__EMPTY                  IPU_REGISTERS_OFFSET+0x00000084,0x00000000
+#define IPU_IPU_SDMA_EVENT_4__FULL                   IPU_REGISTERS_OFFSET+0x00000084,0xffffffff
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_52 IPU_REGISTERS_OFFSET+0x00000084,0x00100000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_51 IPU_REGISTERS_OFFSET+0x00000084,0x00080000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_50 IPU_REGISTERS_OFFSET+0x00000084,0x00040000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_49 IPU_REGISTERS_OFFSET+0x00000084,0x00020000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_48 IPU_REGISTERS_OFFSET+0x00000084,0x00010000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_47 IPU_REGISTERS_OFFSET+0x00000084,0x00008000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_46 IPU_REGISTERS_OFFSET+0x00000084,0x00004000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_45 IPU_REGISTERS_OFFSET+0x00000084,0x00002000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_44 IPU_REGISTERS_OFFSET+0x00000084,0x00001000
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_43 IPU_REGISTERS_OFFSET+0x00000084,0x00000800
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_42 IPU_REGISTERS_OFFSET+0x00000084,0x00000400
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_41 IPU_REGISTERS_OFFSET+0x00000084,0x00000200
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_40 IPU_REGISTERS_OFFSET+0x00000084,0x00000100
+#define IPU_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_33 IPU_REGISTERS_OFFSET+0x00000084,0x00000002
+
+#define IPU_IPU_SDMA_EVENT_7__ADDR                 IPU_REGISTERS_OFFSET+0x00000088
+#define IPU_IPU_SDMA_EVENT_7__EMPTY                IPU_REGISTERS_OFFSET+0x00000088,0x00000000
+#define IPU_IPU_SDMA_EVENT_7__FULL                 IPU_REGISTERS_OFFSET+0x00000088,0xffffffff
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_31 IPU_REGISTERS_OFFSET+0x00000088,0x80000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_29 IPU_REGISTERS_OFFSET+0x00000088,0x20000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_28 IPU_REGISTERS_OFFSET+0x00000088,0x10000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_27 IPU_REGISTERS_OFFSET+0x00000088,0x08000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000088,0x04000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000088,0x02000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_24 IPU_REGISTERS_OFFSET+0x00000088,0x01000000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_23 IPU_REGISTERS_OFFSET+0x00000088,0x00800000
+#define IPU_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_19 IPU_REGISTERS_OFFSET+0x00000088,0x00080000
+
+#define IPU_IPU_SDMA_EVENT_8__ADDR                 IPU_REGISTERS_OFFSET+0x0000008C
+#define IPU_IPU_SDMA_EVENT_8__EMPTY                IPU_REGISTERS_OFFSET+0x0000008C,0x00000000
+#define IPU_IPU_SDMA_EVENT_8__FULL                 IPU_REGISTERS_OFFSET+0x0000008C,0xffffffff
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_52 IPU_REGISTERS_OFFSET+0x0000008C,0x00100000
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_51 IPU_REGISTERS_OFFSET+0x0000008C,0x00080000
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_44 IPU_REGISTERS_OFFSET+0x0000008C,0x00001000
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_43 IPU_REGISTERS_OFFSET+0x0000008C,0x00000800
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_42 IPU_REGISTERS_OFFSET+0x0000008C,0x00000400
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_41 IPU_REGISTERS_OFFSET+0x0000008C,0x00000200
+#define IPU_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_32 IPU_REGISTERS_OFFSET+0x0000008C,0x00000002
+
+#define IPU_IPU_SDMA_EVENT_11__ADDR                   IPU_REGISTERS_OFFSET+0x00000090
+#define IPU_IPU_SDMA_EVENT_11__EMPTY                  IPU_REGISTERS_OFFSET+0x00000090,0x00000000
+#define IPU_IPU_SDMA_EVENT_11__FULL                   IPU_REGISTERS_OFFSET+0x00000090,0xffffffff
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000090,0x04000000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000090,0x02000000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_22 IPU_REGISTERS_OFFSET+0x00000090,0x00400000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_21 IPU_REGISTERS_OFFSET+0x00000090,0x00200000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_20 IPU_REGISTERS_OFFSET+0x00000090,0x00100000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_12 IPU_REGISTERS_OFFSET+0x00000090,0x00001000
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_11 IPU_REGISTERS_OFFSET+0x00000090,0x00000800
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_10 IPU_REGISTERS_OFFSET+0x00000090,0x00000400
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_9  IPU_REGISTERS_OFFSET+0x00000090,0x00000200
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_8  IPU_REGISTERS_OFFSET+0x00000090,0x00000100
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_5  IPU_REGISTERS_OFFSET+0x00000090,0x00000020
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_3  IPU_REGISTERS_OFFSET+0x00000090,0x00000008
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_2  IPU_REGISTERS_OFFSET+0x00000090,0x00000004
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_1  IPU_REGISTERS_OFFSET+0x00000090,0x00000002
+#define IPU_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_0  IPU_REGISTERS_OFFSET+0x00000090,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_12__ADDR                   IPU_REGISTERS_OFFSET+0x00000094
+#define IPU_IPU_SDMA_EVENT_12__EMPTY                  IPU_REGISTERS_OFFSET+0x00000094,0x00000000
+#define IPU_IPU_SDMA_EVENT_12__FULL                   IPU_REGISTERS_OFFSET+0x00000094,0xffffffff
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_50 IPU_REGISTERS_OFFSET+0x00000094,0x00040000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_49 IPU_REGISTERS_OFFSET+0x00000094,0x00020000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_48 IPU_REGISTERS_OFFSET+0x00000094,0x00010000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_47 IPU_REGISTERS_OFFSET+0x00000094,0x00008000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_46 IPU_REGISTERS_OFFSET+0x00000094,0x00004000
+#define IPU_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_45 IPU_REGISTERS_OFFSET+0x00000094,0x00002000
+
+#define IPU_IPU_SDMA_EVENT_13__ADDR                IPU_REGISTERS_OFFSET+0x00000098
+#define IPU_IPU_SDMA_EVENT_13__EMPTY               IPU_REGISTERS_OFFSET+0x00000098,0x00000000
+#define IPU_IPU_SDMA_EVENT_13__FULL                IPU_REGISTERS_OFFSET+0x00000098,0xffffffff
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_31 IPU_REGISTERS_OFFSET+0x00000098,0x80000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_29 IPU_REGISTERS_OFFSET+0x00000098,0x20000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_28 IPU_REGISTERS_OFFSET+0x00000098,0x10000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_27 IPU_REGISTERS_OFFSET+0x00000098,0x08000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_26 IPU_REGISTERS_OFFSET+0x00000098,0x04000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_25 IPU_REGISTERS_OFFSET+0x00000098,0x02000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_24 IPU_REGISTERS_OFFSET+0x00000098,0x01000000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_23 IPU_REGISTERS_OFFSET+0x00000098,0x00800000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_22 IPU_REGISTERS_OFFSET+0x00000098,0x00400000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_21 IPU_REGISTERS_OFFSET+0x00000098,0x00200000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_20 IPU_REGISTERS_OFFSET+0x00000098,0x00100000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_19 IPU_REGISTERS_OFFSET+0x00000098,0x00080000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_18 IPU_REGISTERS_OFFSET+0x00000098,0x00040000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_17 IPU_REGISTERS_OFFSET+0x00000098,0x00020000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_15 IPU_REGISTERS_OFFSET+0x00000098,0x00008000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_14 IPU_REGISTERS_OFFSET+0x00000098,0x00004000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_13 IPU_REGISTERS_OFFSET+0x00000098,0x00002000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_12 IPU_REGISTERS_OFFSET+0x00000098,0x00001000
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_11 IPU_REGISTERS_OFFSET+0x00000098,0x00000800
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_10 IPU_REGISTERS_OFFSET+0x00000098,0x00000400
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_9  IPU_REGISTERS_OFFSET+0x00000098,0x00000200
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_8  IPU_REGISTERS_OFFSET+0x00000098,0x00000100
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_5  IPU_REGISTERS_OFFSET+0x00000098,0x00000020
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_3  IPU_REGISTERS_OFFSET+0x00000098,0x00000008
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_2  IPU_REGISTERS_OFFSET+0x00000098,0x00000004
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_1  IPU_REGISTERS_OFFSET+0x00000098,0x00000002
+#define IPU_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_0  IPU_REGISTERS_OFFSET+0x00000098,0x00000001
+
+#define IPU_IPU_SDMA_EVENT_14__ADDR                IPU_REGISTERS_OFFSET+0x0000009C
+#define IPU_IPU_SDMA_EVENT_14__EMPTY               IPU_REGISTERS_OFFSET+0x0000009C,0x00000000
+#define IPU_IPU_SDMA_EVENT_14__FULL                IPU_REGISTERS_OFFSET+0x0000009C,0xffffffff
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_52 IPU_REGISTERS_OFFSET+0x0000009C,0x00100000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_51 IPU_REGISTERS_OFFSET+0x0000009C,0x00080000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_50 IPU_REGISTERS_OFFSET+0x0000009C,0x00040000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_49 IPU_REGISTERS_OFFSET+0x0000009C,0x00020000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_48 IPU_REGISTERS_OFFSET+0x0000009C,0x00010000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_47 IPU_REGISTERS_OFFSET+0x0000009C,0x00008000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_46 IPU_REGISTERS_OFFSET+0x0000009C,0x00004000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_45 IPU_REGISTERS_OFFSET+0x0000009C,0x00002000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_44 IPU_REGISTERS_OFFSET+0x0000009C,0x00001000
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_43 IPU_REGISTERS_OFFSET+0x0000009C,0x00000800
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_42 IPU_REGISTERS_OFFSET+0x0000009C,0x00000400
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_41 IPU_REGISTERS_OFFSET+0x0000009C,0x00000200
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_40 IPU_REGISTERS_OFFSET+0x0000009C,0x00000100
+#define IPU_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_33 IPU_REGISTERS_OFFSET+0x0000009C,0x00000002
+
+#define IPU_IPU_SRM_PRI1__ADDR          IPU_REGISTERS_OFFSET+0x000000A0
+#define IPU_IPU_SRM_PRI1__EMPTY         IPU_REGISTERS_OFFSET+0x000000A0,0x00000000
+#define IPU_IPU_SRM_PRI1__FULL          IPU_REGISTERS_OFFSET+0x000000A0,0xffffffff
+#define IPU_IPU_SRM_PRI1__CSI0_SRM_MODE IPU_REGISTERS_OFFSET+0x000000A0,0x00001800
+#define IPU_IPU_SRM_PRI1__CSI0_SRM_PRI  IPU_REGISTERS_OFFSET+0x000000A0,0x00000700
+#define IPU_IPU_SRM_PRI1__CSI1_SRM_MODE IPU_REGISTERS_OFFSET+0x000000A0,0x00000018
+#define IPU_IPU_SRM_PRI1__CSI1_SRM_PRI  IPU_REGISTERS_OFFSET+0x000000A0,0x00000007
+
+#define IPU_IPU_SRM_PRI2__ADDR           IPU_REGISTERS_OFFSET+0x000000A4
+#define IPU_IPU_SRM_PRI2__EMPTY          IPU_REGISTERS_OFFSET+0x000000A4,0x00000000
+#define IPU_IPU_SRM_PRI2__FULL           IPU_REGISTERS_OFFSET+0x000000A4,0xffffffff
+#define IPU_IPU_SRM_PRI2__DI1_SRM_MODE   IPU_REGISTERS_OFFSET+0x000000A4,0x18000000
+#define IPU_IPU_SRM_PRI2__DI1_SRM_PRI    IPU_REGISTERS_OFFSET+0x000000A4,0x07000000
+#define IPU_IPU_SRM_PRI2__DI0_SRM_MODE   IPU_REGISTERS_OFFSET+0x000000A4,0x00180000
+#define IPU_IPU_SRM_PRI2__DI0_SRM_PRI    IPU_REGISTERS_OFFSET+0x000000A4,0x00070000
+#define IPU_IPU_SRM_PRI2__DC_6_SRM_MODE  IPU_REGISTERS_OFFSET+0x000000A4,0x0000C000
+#define IPU_IPU_SRM_PRI2__DC_2_SRM_MODE  IPU_REGISTERS_OFFSET+0x000000A4,0x00003000
+#define IPU_IPU_SRM_PRI2__DC_SRM_PRI     IPU_REGISTERS_OFFSET+0x000000A4,0x00000E00
+#define IPU_IPU_SRM_PRI2__DP_A1_SRM_MODE IPU_REGISTERS_OFFSET+0x000000A4,0x00000180
+#define IPU_IPU_SRM_PRI2__DP_A0_SRM_MODE IPU_REGISTERS_OFFSET+0x000000A4,0x00000060
+#define IPU_IPU_SRM_PRI2__DP_S_SRM_MODE  IPU_REGISTERS_OFFSET+0x000000A4,0x00000018
+#define IPU_IPU_SRM_PRI2__DP_SRM_PRI     IPU_REGISTERS_OFFSET+0x000000A4,0x00000007
+
+#define IPU_IPU_FS_PROC_FLOW1__ADDR               IPU_REGISTERS_OFFSET+0x000000A8
+#define IPU_IPU_FS_PROC_FLOW1__EMPTY              IPU_REGISTERS_OFFSET+0x000000A8,0x00000000
+#define IPU_IPU_FS_PROC_FLOW1__FULL               IPU_REGISTERS_OFFSET+0x000000A8,0xffffffff
+#define IPU_IPU_FS_PROC_FLOW1__VF_IN_VALID        IPU_REGISTERS_OFFSET+0x000000A8,0x80000000
+#define IPU_IPU_FS_PROC_FLOW1__ENC_IN_VALID       IPU_REGISTERS_OFFSET+0x000000A8,0x40000000
+#define IPU_IPU_FS_PROC_FLOW1__VDI_SRC_SEL        IPU_REGISTERS_OFFSET+0x000000A8,0x30000000
+#define IPU_IPU_FS_PROC_FLOW1__PRP_SRC_SEL        IPU_REGISTERS_OFFSET+0x000000A8,0x0F000000
+#define IPU_IPU_FS_PROC_FLOW1__VDI3_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000A8,0x00C00000
+#define IPU_IPU_FS_PROC_FLOW1__VDI1_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000A8,0x00300000
+#define IPU_IPU_FS_PROC_FLOW1__PP_ROT_SRC_SEL     IPU_REGISTERS_OFFSET+0x000000A8,0x000F0000
+#define IPU_IPU_FS_PROC_FLOW1__PP_SRC_SEL         IPU_REGISTERS_OFFSET+0x000000A8,0x0000F000
+#define IPU_IPU_FS_PROC_FLOW1__PRPVF_ROT_SRC_SEL  IPU_REGISTERS_OFFSET+0x000000A8,0x00000F00
+#define IPU_IPU_FS_PROC_FLOW1__PRPENC_ROT_SRC_SEL IPU_REGISTERS_OFFSET+0x000000A8,0x0000000F
+
+#define IPU_IPU_FS_PROC_FLOW2__ADDR                IPU_REGISTERS_OFFSET+0x000000AC
+#define IPU_IPU_FS_PROC_FLOW2__EMPTY               IPU_REGISTERS_OFFSET+0x000000AC,0x00000000
+#define IPU_IPU_FS_PROC_FLOW2__FULL                IPU_REGISTERS_OFFSET+0x000000AC,0xffffffff
+#define IPU_IPU_FS_PROC_FLOW2__PRP_DEST_SEL        IPU_REGISTERS_OFFSET+0x000000AC,0x0F000000
+#define IPU_IPU_FS_PROC_FLOW2__PRPENC_ROT_DEST_SEL IPU_REGISTERS_OFFSET+0x000000AC,0x00F00000
+#define IPU_IPU_FS_PROC_FLOW2__PP_ROT_DEST_SEL     IPU_REGISTERS_OFFSET+0x000000AC,0x000F0000
+#define IPU_IPU_FS_PROC_FLOW2__PP_DEST_SEL         IPU_REGISTERS_OFFSET+0x000000AC,0x0000F000
+#define IPU_IPU_FS_PROC_FLOW2__PRPVF_ROT_DEST_SEL  IPU_REGISTERS_OFFSET+0x000000AC,0x00000F00
+#define IPU_IPU_FS_PROC_FLOW2__PRPVF_DEST_SEL      IPU_REGISTERS_OFFSET+0x000000AC,0x000000F0
+#define IPU_IPU_FS_PROC_FLOW2__PRP_ENC_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000AC,0x0000000F
+
+#define IPU_IPU_FS_PROC_FLOW3__ADDR              IPU_REGISTERS_OFFSET+0x000000B0
+#define IPU_IPU_FS_PROC_FLOW3__EMPTY             IPU_REGISTERS_OFFSET+0x000000B0,0x00000000
+#define IPU_IPU_FS_PROC_FLOW3__FULL              IPU_REGISTERS_OFFSET+0x000000B0,0xffffffff
+#define IPU_IPU_FS_PROC_FLOW3__VPU_DEST_SEL      IPU_REGISTERS_OFFSET+0x000000B0,0x03000000
+#define IPU_IPU_FS_PROC_FLOW3__EXT_SRC2_DEST_SEL IPU_REGISTERS_OFFSET+0x000000B0,0x00C00000
+#define IPU_IPU_FS_PROC_FLOW3__EXT_SRC1_DEST_SEL IPU_REGISTERS_OFFSET+0x000000B0,0x00300000
+#define IPU_IPU_FS_PROC_FLOW3__VDOA_DEST_SEL     IPU_REGISTERS_OFFSET+0x000000B0,0x00030000
+#define IPU_IPU_FS_PROC_FLOW3__SMFC3_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000B0,0x00003800
+#define IPU_IPU_FS_PROC_FLOW3__SMFC2_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000B0,0x00000780
+#define IPU_IPU_FS_PROC_FLOW3__SMFC1_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000B0,0x00000070
+#define IPU_IPU_FS_PROC_FLOW3__SMFC0_DEST_SEL    IPU_REGISTERS_OFFSET+0x000000B0,0x0000000F
+
+#define IPU_IPU_FS_DISP_FLOW1__ADDR              IPU_REGISTERS_OFFSET+0x000000B4
+#define IPU_IPU_FS_DISP_FLOW1__EMPTY             IPU_REGISTERS_OFFSET+0x000000B4,0x00000000
+#define IPU_IPU_FS_DISP_FLOW1__FULL              IPU_REGISTERS_OFFSET+0x000000B4,0xffffffff
+#define IPU_IPU_FS_DISP_FLOW1__DC1_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000B4,0x00F00000
+#define IPU_IPU_FS_DISP_FLOW1__DC2_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000B4,0x000F0000
+#define IPU_IPU_FS_DISP_FLOW1__DP_ASYNC1_SRC_SEL IPU_REGISTERS_OFFSET+0x000000B4,0x0000F000
+#define IPU_IPU_FS_DISP_FLOW1__DP_ASYNC0_SRC_SEL IPU_REGISTERS_OFFSET+0x000000B4,0x00000F00
+#define IPU_IPU_FS_DISP_FLOW1__DP_SYNC1_SRC_SEL  IPU_REGISTERS_OFFSET+0x000000B4,0x000000F0
+#define IPU_IPU_FS_DISP_FLOW1__DP_SYNC0_SRC_SEL  IPU_REGISTERS_OFFSET+0x000000B4,0x0000000F
+
+#define IPU_IPU_FS_DISP_FLOW2__ADDR                  IPU_REGISTERS_OFFSET+0x000000B8
+#define IPU_IPU_FS_DISP_FLOW2__EMPTY                 IPU_REGISTERS_OFFSET+0x000000B8,0x00000000
+#define IPU_IPU_FS_DISP_FLOW2__FULL                  IPU_REGISTERS_OFFSET+0x000000B8,0xffffffff
+#define IPU_IPU_FS_DISP_FLOW2__DC2_ALT_SRC_SEL       IPU_REGISTERS_OFFSET+0x000000B8,0x000F0000
+#define IPU_IPU_FS_DISP_FLOW2__DP_ASYNC1_ALT_SRC_SEL IPU_REGISTERS_OFFSET+0x000000B8,0x000000F0
+#define IPU_IPU_FS_DISP_FLOW2__DP_ASYNC0_ALT_SRC_SEL IPU_REGISTERS_OFFSET+0x000000B8,0x0000000F
+
+#define IPU_IPU_SKIP__ADDR                      IPU_REGISTERS_OFFSET+0x000000BC
+#define IPU_IPU_SKIP__EMPTY                     IPU_REGISTERS_OFFSET+0x000000BC,0x00000000
+#define IPU_IPU_SKIP__FULL                      IPU_REGISTERS_OFFSET+0x000000BC,0xffffffff
+#define IPU_IPU_SKIP__VDI_SKIP                  IPU_REGISTERS_OFFSET+0x000000BC,0xFFF00000
+#define IPU_IPU_SKIP__VDI_MAX_RATIO_SKIP        IPU_REGISTERS_OFFSET+0x000000BC,0x000F0000
+#define IPU_IPU_SKIP__CSI_SKIP_IC_VF            IPU_REGISTERS_OFFSET+0x000000BC,0x0000F800
+#define IPU_IPU_SKIP__CSI_MAX_RATIO_SKIP_IC_VF  IPU_REGISTERS_OFFSET+0x000000BC,0x00000700
+#define IPU_IPU_SKIP__CSI_SKIP_IC_ENC           IPU_REGISTERS_OFFSET+0x000000BC,0x000000F8
+#define IPU_IPU_SKIP__CSI_MAX_RATIO_SKIP_IC_ENC IPU_REGISTERS_OFFSET+0x000000BC,0x00000007
+
+#define IPU_IPU_DISP_ALT_CONF__ADDR  IPU_REGISTERS_OFFSET+0x000000C0
+#define IPU_IPU_DISP_ALT_CONF__EMPTY IPU_REGISTERS_OFFSET+0x000000C0,0x00000000
+#define IPU_IPU_DISP_ALT_CONF__FULL  IPU_REGISTERS_OFFSET+0x000000C0,0xffffffff
+
+#define IPU_IPU_DISP_GEN__ADDR                 IPU_REGISTERS_OFFSET+0x000000C4
+#define IPU_IPU_DISP_GEN__EMPTY                IPU_REGISTERS_OFFSET+0x000000C4,0x00000000
+#define IPU_IPU_DISP_GEN__FULL                 IPU_REGISTERS_OFFSET+0x000000C4,0xffffffff
+#define IPU_IPU_DISP_GEN__DI1_COUNTER_RELEASE  IPU_REGISTERS_OFFSET+0x000000C4,0x02000000
+#define IPU_IPU_DISP_GEN__DI0_COUNTER_RELEASE  IPU_REGISTERS_OFFSET+0x000000C4,0x01000000
+#define IPU_IPU_DISP_GEN__CSI_VSYNC_DEST       IPU_REGISTERS_OFFSET+0x000000C4,0x00800000
+#define IPU_IPU_DISP_GEN__MCU_MAX_BURST_STOP   IPU_REGISTERS_OFFSET+0x000000C4,0x00400000
+#define IPU_IPU_DISP_GEN__MCU_T                IPU_REGISTERS_OFFSET+0x000000C4,0x003C0000
+#define IPU_IPU_DISP_GEN__MCU_DI_ID_9          IPU_REGISTERS_OFFSET+0x000000C4,0x00020000
+#define IPU_IPU_DISP_GEN__MCU_DI_ID_8          IPU_REGISTERS_OFFSET+0x000000C4,0x00010000
+#define IPU_IPU_DISP_GEN__DP_PIPE_CLR          IPU_REGISTERS_OFFSET+0x000000C4,0x00000040
+#define IPU_IPU_DISP_GEN__DP_FG_EN_ASYNC1      IPU_REGISTERS_OFFSET+0x000000C4,0x00000020
+#define IPU_IPU_DISP_GEN__DP_FG_EN_ASYNC0      IPU_REGISTERS_OFFSET+0x000000C4,0x00000010
+#define IPU_IPU_DISP_GEN__DP_ASYNC_DOUBLE_FLOW IPU_REGISTERS_OFFSET+0x000000C4,0x00000008
+#define IPU_IPU_DISP_GEN__DC2_DOUBLE_FLOW      IPU_REGISTERS_OFFSET+0x000000C4,0x00000004
+#define IPU_IPU_DISP_GEN__DI1_DUAL_MODE        IPU_REGISTERS_OFFSET+0x000000C4,0x00000002
+#define IPU_IPU_DISP_GEN__DI0_DUAL_MODE        IPU_REGISTERS_OFFSET+0x000000C4,0x00000001
+
+#define IPU_IPU_DISP_ALT1__ADDR                  IPU_REGISTERS_OFFSET+0x000000C8
+#define IPU_IPU_DISP_ALT1__EMPTY                 IPU_REGISTERS_OFFSET+0x000000C8,0x00000000
+#define IPU_IPU_DISP_ALT1__FULL                  IPU_REGISTERS_OFFSET+0x000000C8,0xffffffff
+#define IPU_IPU_DISP_ALT1__SEL_ALT_0             IPU_REGISTERS_OFFSET+0x000000C8,0xF0000000
+#define IPU_IPU_DISP_ALT1__STEP_REPEAT_ALT_0     IPU_REGISTERS_OFFSET+0x000000C8,0x0FFF0000
+#define IPU_IPU_DISP_ALT1__CNT_AUTO_RELOAD_ALT_0 IPU_REGISTERS_OFFSET+0x000000C8,0x00008000
+#define IPU_IPU_DISP_ALT1__CNT_CLR_SEL_ALT_0     IPU_REGISTERS_OFFSET+0x000000C8,0x00007000
+#define IPU_IPU_DISP_ALT1__RUN_VALUE_M1_ALT_0    IPU_REGISTERS_OFFSET+0x000000C8,0x00000FFF
+
+#define IPU_IPU_DISP_ALT2__ADDR                    IPU_REGISTERS_OFFSET+0x000000CC
+#define IPU_IPU_DISP_ALT2__EMPTY                   IPU_REGISTERS_OFFSET+0x000000CC,0x00000000
+#define IPU_IPU_DISP_ALT2__FULL                    IPU_REGISTERS_OFFSET+0x000000CC,0xffffffff
+#define IPU_IPU_DISP_ALT2__RUN_RESOLUTION_ALT_0    IPU_REGISTERS_OFFSET+0x000000CC,0x00070000
+#define IPU_IPU_DISP_ALT2__OFFSET_RESOLUTION_ALT_0 IPU_REGISTERS_OFFSET+0x000000CC,0x00007000
+#define IPU_IPU_DISP_ALT2__OFFSET_VALUE_ALT_0      IPU_REGISTERS_OFFSET+0x000000CC,0x00000FFF
+
+#define IPU_IPU_DISP_ALT3__ADDR                  IPU_REGISTERS_OFFSET+0x000000D0
+#define IPU_IPU_DISP_ALT3__EMPTY                 IPU_REGISTERS_OFFSET+0x000000D0,0x00000000
+#define IPU_IPU_DISP_ALT3__FULL                  IPU_REGISTERS_OFFSET+0x000000D0,0xffffffff
+#define IPU_IPU_DISP_ALT3__SEL_ALT_1             IPU_REGISTERS_OFFSET+0x000000D0,0xF0000000
+#define IPU_IPU_DISP_ALT3__STEP_REPEAT_ALT_1     IPU_REGISTERS_OFFSET+0x000000D0,0x0FFF0000
+#define IPU_IPU_DISP_ALT3__CNT_AUTO_RELOAD_ALT_1 IPU_REGISTERS_OFFSET+0x000000D0,0x00008000
+#define IPU_IPU_DISP_ALT3__CNT_CLR_SEL_ALT_1     IPU_REGISTERS_OFFSET+0x000000D0,0x00007000
+#define IPU_IPU_DISP_ALT3__RUN_VALUE_M1_ALT_1    IPU_REGISTERS_OFFSET+0x000000D0,0x00000FFF
+
+#define IPU_IPU_DISP_ALT4__ADDR                    IPU_REGISTERS_OFFSET+0x000000D4
+#define IPU_IPU_DISP_ALT4__EMPTY                   IPU_REGISTERS_OFFSET+0x000000D4,0x00000000
+#define IPU_IPU_DISP_ALT4__FULL                    IPU_REGISTERS_OFFSET+0x000000D4,0xffffffff
+#define IPU_IPU_DISP_ALT4__RUN_RESOLUTION_ALT_1    IPU_REGISTERS_OFFSET+0x000000D4,0x00070000
+#define IPU_IPU_DISP_ALT4__OFFSET_RESOLUTION_ALT_1 IPU_REGISTERS_OFFSET+0x000000D4,0x00007000
+#define IPU_IPU_DISP_ALT4__OFFSET_VALUE_ALT_1      IPU_REGISTERS_OFFSET+0x000000D4,0x00000FFF
+
+#define IPU_IPU_SNOOP__ADDR            IPU_REGISTERS_OFFSET+0x000000D8
+#define IPU_IPU_SNOOP__EMPTY           IPU_REGISTERS_OFFSET+0x000000D8,0x00000000
+#define IPU_IPU_SNOOP__FULL            IPU_REGISTERS_OFFSET+0x000000D8,0xffffffff
+#define IPU_IPU_SNOOP__SNOOP2_SYNC_BYP IPU_REGISTERS_OFFSET+0x000000D8,0x00010000
+#define IPU_IPU_SNOOP__AUTOREF_PER     IPU_REGISTERS_OFFSET+0x000000D8,0x000003FF
+
+#define IPU_IPU_MEM_RST__ADDR          IPU_REGISTERS_OFFSET+0x000000DC
+#define IPU_IPU_MEM_RST__EMPTY         IPU_REGISTERS_OFFSET+0x000000DC,0x00000000
+#define IPU_IPU_MEM_RST__FULL          IPU_REGISTERS_OFFSET+0x000000DC,0xffffffff
+#define IPU_IPU_MEM_RST__RST_MEM_START IPU_REGISTERS_OFFSET+0x000000DC,0x80000000
+#define IPU_IPU_MEM_RST__RST_MEM_EN    IPU_REGISTERS_OFFSET+0x000000DC,0x007FFFFF
+
+#define IPU_IPU_PM__ADDR                      IPU_REGISTERS_OFFSET+0x000000E0
+#define IPU_IPU_PM__EMPTY                     IPU_REGISTERS_OFFSET+0x000000E0,0x00000000
+#define IPU_IPU_PM__FULL                      IPU_REGISTERS_OFFSET+0x000000E0,0xffffffff
+#define IPU_IPU_PM__LPSR_MODE                 IPU_REGISTERS_OFFSET+0x000000E0,0x80000000
+#define IPU_IPU_PM__DI1_SRM_CLOCK_CHANGE_MODE IPU_REGISTERS_OFFSET+0x000000E0,0x40000000
+#define IPU_IPU_PM__DI1_CLK_PERIOD_1          IPU_REGISTERS_OFFSET+0x000000E0,0x3F800000
+#define IPU_IPU_PM__DI1_CLK_PERIOD_0          IPU_REGISTERS_OFFSET+0x000000E0,0x007F0000
+#define IPU_IPU_PM__CLOCK_MODE_STAT           IPU_REGISTERS_OFFSET+0x000000E0,0x00008000
+#define IPU_IPU_PM__DI0_SRM_CLOCK_CHANGE_MODE IPU_REGISTERS_OFFSET+0x000000E0,0x00004000
+#define IPU_IPU_PM__DI0_CLK_PERIOD_1          IPU_REGISTERS_OFFSET+0x000000E0,0x00003F80
+#define IPU_IPU_PM__DI0_CLK_PERIOD_0          IPU_REGISTERS_OFFSET+0x000000E0,0x0000007F
+
+#define IPU_IPU_GPR__ADDR                       IPU_REGISTERS_OFFSET+0x000000E4
+#define IPU_IPU_GPR__EMPTY                      IPU_REGISTERS_OFFSET+0x000000E4,0x00000000
+#define IPU_IPU_GPR__FULL                       IPU_REGISTERS_OFFSET+0x000000E4,0xffffffff
+#define IPU_IPU_GPR__IPU_CH_BUF1_RDY1_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x80000000
+#define IPU_IPU_GPR__IPU_CH_BUF1_RDY0_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x40000000
+#define IPU_IPU_GPR__IPU_CH_BUF0_RDY1_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x20000000
+#define IPU_IPU_GPR__IPU_CH_BUF0_RDY0_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x10000000
+#define IPU_IPU_GPR__IPU_ALT_CH_BUF1_RDY1_CLR   IPU_REGISTERS_OFFSET+0x000000E4,0x08000000
+#define IPU_IPU_GPR__IPU_ALT_CH_BUF1_RDY0_CLR   IPU_REGISTERS_OFFSET+0x000000E4,0x04000000
+#define IPU_IPU_GPR__IPU_ALT_CH_BUF0_RDY1_CLR   IPU_REGISTERS_OFFSET+0x000000E4,0x02000000
+#define IPU_IPU_GPR__IPU_ALT_CH_BUF0_RDY0_CLR   IPU_REGISTERS_OFFSET+0x000000E4,0x01000000
+#define IPU_IPU_GPR__IPU_DI1_CLK_CHANGE_ACK_DIS IPU_REGISTERS_OFFSET+0x000000E4,0x00800000
+#define IPU_IPU_GPR__IPU_DI0_CLK_CHANGE_ACK_DIS IPU_REGISTERS_OFFSET+0x000000E4,0x00400000
+#define IPU_IPU_GPR__IPU_CH_BUF2_RDY1_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x00200000
+#define IPU_IPU_GPR__IPU_CH_BUF2_RDY0_CLR       IPU_REGISTERS_OFFSET+0x000000E4,0x00100000
+#define IPU_IPU_GPR__IPU_GP19                   IPU_REGISTERS_OFFSET+0x000000E4,0x00080000
+#define IPU_IPU_GPR__IPU_GP18                   IPU_REGISTERS_OFFSET+0x000000E4,0x00040000
+#define IPU_IPU_GPR__IPU_GP17                   IPU_REGISTERS_OFFSET+0x000000E4,0x00020000
+#define IPU_IPU_GPR__IPU_GP16                   IPU_REGISTERS_OFFSET+0x000000E4,0x00010000
+#define IPU_IPU_GPR__IPU_GP15                   IPU_REGISTERS_OFFSET+0x000000E4,0x00008000
+#define IPU_IPU_GPR__IPU_GP14                   IPU_REGISTERS_OFFSET+0x000000E4,0x00004000
+#define IPU_IPU_GPR__IPU_GP13                   IPU_REGISTERS_OFFSET+0x000000E4,0x00002000
+#define IPU_IPU_GPR__IPU_GP12                   IPU_REGISTERS_OFFSET+0x000000E4,0x00001000
+#define IPU_IPU_GPR__IPU_GP11                   IPU_REGISTERS_OFFSET+0x000000E4,0x00000800
+#define IPU_IPU_GPR__IPU_GP10                   IPU_REGISTERS_OFFSET+0x000000E4,0x00000400
+#define IPU_IPU_GPR__IPU_GP9                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000200
+#define IPU_IPU_GPR__IPU_GP8                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000100
+#define IPU_IPU_GPR__IPU_GP7                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000080
+#define IPU_IPU_GPR__IPU_GP6                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000040
+#define IPU_IPU_GPR__IPU_GP5                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000020
+#define IPU_IPU_GPR__IPU_GP4                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000010
+#define IPU_IPU_GPR__IPU_GP3                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000008
+#define IPU_IPU_GPR__IPU_GP2                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000004
+#define IPU_IPU_GPR__IPU_GP1                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000002
+#define IPU_IPU_GPR__IPU_GP0                    IPU_REGISTERS_OFFSET+0x000000E4,0x00000001
+
+#define IPU_IPU_CH_DB_MODE_SEL_0__ADDR                  IPU_REGISTERS_OFFSET+0x00000150
+#define IPU_IPU_CH_DB_MODE_SEL_0__EMPTY                 IPU_REGISTERS_OFFSET+0x00000150,0x00000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__FULL                  IPU_REGISTERS_OFFSET+0x00000150,0xffffffff
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_31 IPU_REGISTERS_OFFSET+0x00000150,0x80000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_29 IPU_REGISTERS_OFFSET+0x00000150,0x20000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_28 IPU_REGISTERS_OFFSET+0x00000150,0x10000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_27 IPU_REGISTERS_OFFSET+0x00000150,0x08000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_26 IPU_REGISTERS_OFFSET+0x00000150,0x04000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_25 IPU_REGISTERS_OFFSET+0x00000150,0x02000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_24 IPU_REGISTERS_OFFSET+0x00000150,0x01000000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_23 IPU_REGISTERS_OFFSET+0x00000150,0x00800000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_22 IPU_REGISTERS_OFFSET+0x00000150,0x00400000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_21 IPU_REGISTERS_OFFSET+0x00000150,0x00200000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_20 IPU_REGISTERS_OFFSET+0x00000150,0x00100000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_19 IPU_REGISTERS_OFFSET+0x00000150,0x00080000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_18 IPU_REGISTERS_OFFSET+0x00000150,0x00040000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_17 IPU_REGISTERS_OFFSET+0x00000150,0x00020000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_15 IPU_REGISTERS_OFFSET+0x00000150,0x00008000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_14 IPU_REGISTERS_OFFSET+0x00000150,0x00004000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_13 IPU_REGISTERS_OFFSET+0x00000150,0x00002000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_12 IPU_REGISTERS_OFFSET+0x00000150,0x00001000
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_11 IPU_REGISTERS_OFFSET+0x00000150,0x00000800
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_10 IPU_REGISTERS_OFFSET+0x00000150,0x00000400
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_9  IPU_REGISTERS_OFFSET+0x00000150,0x00000200
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_8  IPU_REGISTERS_OFFSET+0x00000150,0x00000100
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_5  IPU_REGISTERS_OFFSET+0x00000150,0x00000020
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_3  IPU_REGISTERS_OFFSET+0x00000150,0x00000008
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_2  IPU_REGISTERS_OFFSET+0x00000150,0x00000004
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_1  IPU_REGISTERS_OFFSET+0x00000150,0x00000002
+#define IPU_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_0  IPU_REGISTERS_OFFSET+0x00000150,0x00000001
+
+#define IPU_IPU_CH_DB_MODE_SEL_1__ADDR                  IPU_REGISTERS_OFFSET+0x00000154
+#define IPU_IPU_CH_DB_MODE_SEL_1__EMPTY                 IPU_REGISTERS_OFFSET+0x00000154,0x00000000
+#define IPU_IPU_CH_DB_MODE_SEL_1__FULL                  IPU_REGISTERS_OFFSET+0x00000154,0xffffffff
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_52 IPU_REGISTERS_OFFSET+0x00000154,0x00100000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_51 IPU_REGISTERS_OFFSET+0x00000154,0x00080000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_50 IPU_REGISTERS_OFFSET+0x00000154,0x00040000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_49 IPU_REGISTERS_OFFSET+0x00000154,0x00020000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_48 IPU_REGISTERS_OFFSET+0x00000154,0x00010000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_47 IPU_REGISTERS_OFFSET+0x00000154,0x00008000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_46 IPU_REGISTERS_OFFSET+0x00000154,0x00004000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_45 IPU_REGISTERS_OFFSET+0x00000154,0x00002000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_44 IPU_REGISTERS_OFFSET+0x00000154,0x00001000
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_43 IPU_REGISTERS_OFFSET+0x00000154,0x00000800
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_42 IPU_REGISTERS_OFFSET+0x00000154,0x00000400
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_41 IPU_REGISTERS_OFFSET+0x00000154,0x00000200
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_40 IPU_REGISTERS_OFFSET+0x00000154,0x00000100
+#define IPU_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_33 IPU_REGISTERS_OFFSET+0x00000154,0x00000002
+
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__ADDR                      IPU_REGISTERS_OFFSET+0x00000168
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__EMPTY                     IPU_REGISTERS_OFFSET+0x00000168,0x00000000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__FULL                      IPU_REGISTERS_OFFSET+0x00000168,0xffffffff
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_29 IPU_REGISTERS_OFFSET+0x00000168,0x20000000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_24 IPU_REGISTERS_OFFSET+0x00000168,0x01000000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_7  IPU_REGISTERS_OFFSET+0x00000168,0x00000080
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_6  IPU_REGISTERS_OFFSET+0x00000168,0x00000040
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_5  IPU_REGISTERS_OFFSET+0x00000168,0x00000020
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_4  IPU_REGISTERS_OFFSET+0x00000168,0x00000010
+
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__ADDR                      IPU_REGISTERS_OFFSET+0x0000016C
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__EMPTY                     IPU_REGISTERS_OFFSET+0x0000016C,0x00000000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__FULL                      IPU_REGISTERS_OFFSET+0x0000016C,0xffffffff
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_52 IPU_REGISTERS_OFFSET+0x0000016C,0x00100000
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_41 IPU_REGISTERS_OFFSET+0x0000016C,0x00000200
+#define IPU_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_33 IPU_REGISTERS_OFFSET+0x0000016C,0x00000002
+
+#define IPU_IPU_CH_TRB_MODE_SEL_0__ADDR                   IPU_REGISTERS_OFFSET+0x00000178
+#define IPU_IPU_CH_TRB_MODE_SEL_0__EMPTY                  IPU_REGISTERS_OFFSET+0x00000178,0x00000000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__FULL                   IPU_REGISTERS_OFFSET+0x00000178,0xffffffff
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_28 IPU_REGISTERS_OFFSET+0x00000178,0x10000000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_27 IPU_REGISTERS_OFFSET+0x00000178,0x08000000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_23 IPU_REGISTERS_OFFSET+0x00000178,0x00800000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_21 IPU_REGISTERS_OFFSET+0x00000178,0x00200000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_13 IPU_REGISTERS_OFFSET+0x00000178,0x00002000
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_10 IPU_REGISTERS_OFFSET+0x00000178,0x00000400
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_9  IPU_REGISTERS_OFFSET+0x00000178,0x00000200
+#define IPU_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_8  IPU_REGISTERS_OFFSET+0x00000178,0x00000100
+
+#define IPU_IPU_CH_TRB_MODE_SEL_1__ADDR  IPU_REGISTERS_OFFSET+0x0000017C
+#define IPU_IPU_CH_TRB_MODE_SEL_1__EMPTY IPU_REGISTERS_OFFSET+0x0000017C,0x00000000
+#define IPU_IPU_CH_TRB_MODE_SEL_1__FULL  IPU_REGISTERS_OFFSET+0x0000017C,0xffffffff
+
+#define IPU_IPU_INT_STAT_1__ADDR         IPU_REGISTERS_OFFSET+0x00000200
+#define IPU_IPU_INT_STAT_1__EMPTY        IPU_REGISTERS_OFFSET+0x00000200,0x00000000
+#define IPU_IPU_INT_STAT_1__FULL         IPU_REGISTERS_OFFSET+0x00000200,0xffffffff
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_31 IPU_REGISTERS_OFFSET+0x00000200,0x80000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_29 IPU_REGISTERS_OFFSET+0x00000200,0x20000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_28 IPU_REGISTERS_OFFSET+0x00000200,0x10000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_27 IPU_REGISTERS_OFFSET+0x00000200,0x08000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_26 IPU_REGISTERS_OFFSET+0x00000200,0x04000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_25 IPU_REGISTERS_OFFSET+0x00000200,0x02000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_24 IPU_REGISTERS_OFFSET+0x00000200,0x01000000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_23 IPU_REGISTERS_OFFSET+0x00000200,0x00800000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_22 IPU_REGISTERS_OFFSET+0x00000200,0x00400000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_21 IPU_REGISTERS_OFFSET+0x00000200,0x00200000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_20 IPU_REGISTERS_OFFSET+0x00000200,0x00100000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_19 IPU_REGISTERS_OFFSET+0x00000200,0x00080000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_18 IPU_REGISTERS_OFFSET+0x00000200,0x00040000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_17 IPU_REGISTERS_OFFSET+0x00000200,0x00020000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_15 IPU_REGISTERS_OFFSET+0x00000200,0x00008000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_14 IPU_REGISTERS_OFFSET+0x00000200,0x00004000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_13 IPU_REGISTERS_OFFSET+0x00000200,0x00002000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_12 IPU_REGISTERS_OFFSET+0x00000200,0x00001000
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_11 IPU_REGISTERS_OFFSET+0x00000200,0x00000800
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_10 IPU_REGISTERS_OFFSET+0x00000200,0x00000400
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_9  IPU_REGISTERS_OFFSET+0x00000200,0x00000200
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_8  IPU_REGISTERS_OFFSET+0x00000200,0x00000100
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_5  IPU_REGISTERS_OFFSET+0x00000200,0x00000020
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_3  IPU_REGISTERS_OFFSET+0x00000200,0x00000008
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_2  IPU_REGISTERS_OFFSET+0x00000200,0x00000004
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_1  IPU_REGISTERS_OFFSET+0x00000200,0x00000002
+#define IPU_IPU_INT_STAT_1__IDMAC_EOF_0  IPU_REGISTERS_OFFSET+0x00000200,0x00000001
+
+#define IPU_IPU_INT_STAT_2__ADDR         IPU_REGISTERS_OFFSET+0x00000204
+#define IPU_IPU_INT_STAT_2__EMPTY        IPU_REGISTERS_OFFSET+0x00000204,0x00000000
+#define IPU_IPU_INT_STAT_2__FULL         IPU_REGISTERS_OFFSET+0x00000204,0xffffffff
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_52 IPU_REGISTERS_OFFSET+0x00000204,0x00100000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_51 IPU_REGISTERS_OFFSET+0x00000204,0x00080000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_50 IPU_REGISTERS_OFFSET+0x00000204,0x00040000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_49 IPU_REGISTERS_OFFSET+0x00000204,0x00020000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_48 IPU_REGISTERS_OFFSET+0x00000204,0x00010000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_47 IPU_REGISTERS_OFFSET+0x00000204,0x00008000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_46 IPU_REGISTERS_OFFSET+0x00000204,0x00004000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_45 IPU_REGISTERS_OFFSET+0x00000204,0x00002000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_44 IPU_REGISTERS_OFFSET+0x00000204,0x00001000
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_43 IPU_REGISTERS_OFFSET+0x00000204,0x00000800
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_42 IPU_REGISTERS_OFFSET+0x00000204,0x00000400
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_41 IPU_REGISTERS_OFFSET+0x00000204,0x00000200
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_40 IPU_REGISTERS_OFFSET+0x00000204,0x00000100
+#define IPU_IPU_INT_STAT_2__IDMAC_EOF_33 IPU_REGISTERS_OFFSET+0x00000204,0x00000002
+
+#define IPU_IPU_INT_STAT_3__ADDR           IPU_REGISTERS_OFFSET+0x00000208
+#define IPU_IPU_INT_STAT_3__EMPTY          IPU_REGISTERS_OFFSET+0x00000208,0x00000000
+#define IPU_IPU_INT_STAT_3__FULL           IPU_REGISTERS_OFFSET+0x00000208,0xffffffff
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_31 IPU_REGISTERS_OFFSET+0x00000208,0x80000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_29 IPU_REGISTERS_OFFSET+0x00000208,0x20000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_28 IPU_REGISTERS_OFFSET+0x00000208,0x10000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_27 IPU_REGISTERS_OFFSET+0x00000208,0x08000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_26 IPU_REGISTERS_OFFSET+0x00000208,0x04000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_25 IPU_REGISTERS_OFFSET+0x00000208,0x02000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_24 IPU_REGISTERS_OFFSET+0x00000208,0x01000000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_23 IPU_REGISTERS_OFFSET+0x00000208,0x00800000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_22 IPU_REGISTERS_OFFSET+0x00000208,0x00400000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_21 IPU_REGISTERS_OFFSET+0x00000208,0x00200000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_20 IPU_REGISTERS_OFFSET+0x00000208,0x00100000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_19 IPU_REGISTERS_OFFSET+0x00000208,0x00080000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_18 IPU_REGISTERS_OFFSET+0x00000208,0x00040000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_17 IPU_REGISTERS_OFFSET+0x00000208,0x00020000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_15 IPU_REGISTERS_OFFSET+0x00000208,0x00008000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_14 IPU_REGISTERS_OFFSET+0x00000208,0x00004000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_13 IPU_REGISTERS_OFFSET+0x00000208,0x00002000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_12 IPU_REGISTERS_OFFSET+0x00000208,0x00001000
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_11 IPU_REGISTERS_OFFSET+0x00000208,0x00000800
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_10 IPU_REGISTERS_OFFSET+0x00000208,0x00000400
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_9  IPU_REGISTERS_OFFSET+0x00000208,0x00000200
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_8  IPU_REGISTERS_OFFSET+0x00000208,0x00000100
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_5  IPU_REGISTERS_OFFSET+0x00000208,0x00000020
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_3  IPU_REGISTERS_OFFSET+0x00000208,0x00000008
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_2  IPU_REGISTERS_OFFSET+0x00000208,0x00000004
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_1  IPU_REGISTERS_OFFSET+0x00000208,0x00000002
+#define IPU_IPU_INT_STAT_3__IDMAC_NFACK_0  IPU_REGISTERS_OFFSET+0x00000208,0x00000001
+
+#define IPU_IPU_INT_STAT_4__ADDR           IPU_REGISTERS_OFFSET+0x0000020C
+#define IPU_IPU_INT_STAT_4__EMPTY          IPU_REGISTERS_OFFSET+0x0000020C,0x00000000
+#define IPU_IPU_INT_STAT_4__FULL           IPU_REGISTERS_OFFSET+0x0000020C,0xffffffff
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_52 IPU_REGISTERS_OFFSET+0x0000020C,0x00100000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_51 IPU_REGISTERS_OFFSET+0x0000020C,0x00080000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_50 IPU_REGISTERS_OFFSET+0x0000020C,0x00040000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_49 IPU_REGISTERS_OFFSET+0x0000020C,0x00020000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_48 IPU_REGISTERS_OFFSET+0x0000020C,0x00010000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_47 IPU_REGISTERS_OFFSET+0x0000020C,0x00008000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_46 IPU_REGISTERS_OFFSET+0x0000020C,0x00004000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_45 IPU_REGISTERS_OFFSET+0x0000020C,0x00002000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_44 IPU_REGISTERS_OFFSET+0x0000020C,0x00001000
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_43 IPU_REGISTERS_OFFSET+0x0000020C,0x00000800
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_42 IPU_REGISTERS_OFFSET+0x0000020C,0x00000400
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_41 IPU_REGISTERS_OFFSET+0x0000020C,0x00000200
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_40 IPU_REGISTERS_OFFSET+0x0000020C,0x00000100
+#define IPU_IPU_INT_STAT_4__IDMAC_NFACK_33 IPU_REGISTERS_OFFSET+0x0000020C,0x00000002
+
+#define IPU_IPU_INT_STAT_5__ADDR                 IPU_REGISTERS_OFFSET+0x00000210
+#define IPU_IPU_INT_STAT_5__EMPTY                IPU_REGISTERS_OFFSET+0x00000210,0x00000000
+#define IPU_IPU_INT_STAT_5__FULL                 IPU_REGISTERS_OFFSET+0x00000210,0xffffffff
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_31 IPU_REGISTERS_OFFSET+0x00000210,0x80000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_29 IPU_REGISTERS_OFFSET+0x00000210,0x20000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_28 IPU_REGISTERS_OFFSET+0x00000210,0x10000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_27 IPU_REGISTERS_OFFSET+0x00000210,0x08000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_26 IPU_REGISTERS_OFFSET+0x00000210,0x04000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_25 IPU_REGISTERS_OFFSET+0x00000210,0x02000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_24 IPU_REGISTERS_OFFSET+0x00000210,0x01000000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_23 IPU_REGISTERS_OFFSET+0x00000210,0x00800000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_22 IPU_REGISTERS_OFFSET+0x00000210,0x00400000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_21 IPU_REGISTERS_OFFSET+0x00000210,0x00200000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_20 IPU_REGISTERS_OFFSET+0x00000210,0x00100000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_19 IPU_REGISTERS_OFFSET+0x00000210,0x00080000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_18 IPU_REGISTERS_OFFSET+0x00000210,0x00040000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_17 IPU_REGISTERS_OFFSET+0x00000210,0x00020000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_15 IPU_REGISTERS_OFFSET+0x00000210,0x00008000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_14 IPU_REGISTERS_OFFSET+0x00000210,0x00004000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_13 IPU_REGISTERS_OFFSET+0x00000210,0x00002000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_12 IPU_REGISTERS_OFFSET+0x00000210,0x00001000
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_11 IPU_REGISTERS_OFFSET+0x00000210,0x00000800
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_10 IPU_REGISTERS_OFFSET+0x00000210,0x00000400
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_9  IPU_REGISTERS_OFFSET+0x00000210,0x00000200
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_8  IPU_REGISTERS_OFFSET+0x00000210,0x00000100
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_5  IPU_REGISTERS_OFFSET+0x00000210,0x00000020
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_3  IPU_REGISTERS_OFFSET+0x00000210,0x00000008
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_2  IPU_REGISTERS_OFFSET+0x00000210,0x00000004
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_1  IPU_REGISTERS_OFFSET+0x00000210,0x00000002
+#define IPU_IPU_INT_STAT_5__IDMAC_NFB4EOF_ERR_0  IPU_REGISTERS_OFFSET+0x00000210,0x00000001
+
+#define IPU_IPU_INT_STAT_6__ADDR                 IPU_REGISTERS_OFFSET+0x00000214
+#define IPU_IPU_INT_STAT_6__EMPTY                IPU_REGISTERS_OFFSET+0x00000214,0x00000000
+#define IPU_IPU_INT_STAT_6__FULL                 IPU_REGISTERS_OFFSET+0x00000214,0xffffffff
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_52 IPU_REGISTERS_OFFSET+0x00000214,0x00100000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_51 IPU_REGISTERS_OFFSET+0x00000214,0x00080000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_50 IPU_REGISTERS_OFFSET+0x00000214,0x00040000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_49 IPU_REGISTERS_OFFSET+0x00000214,0x00020000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_48 IPU_REGISTERS_OFFSET+0x00000214,0x00010000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_47 IPU_REGISTERS_OFFSET+0x00000214,0x00008000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_46 IPU_REGISTERS_OFFSET+0x00000214,0x00004000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_45 IPU_REGISTERS_OFFSET+0x00000214,0x00002000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_44 IPU_REGISTERS_OFFSET+0x00000214,0x00001000
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_43 IPU_REGISTERS_OFFSET+0x00000214,0x00000800
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_42 IPU_REGISTERS_OFFSET+0x00000214,0x00000400
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_41 IPU_REGISTERS_OFFSET+0x00000214,0x00000200
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_40 IPU_REGISTERS_OFFSET+0x00000214,0x00000100
+#define IPU_IPU_INT_STAT_6__IDMAC_NFB4EOF_ERR_33 IPU_REGISTERS_OFFSET+0x00000214,0x00000002
+
+#define IPU_IPU_INT_STAT_7__ADDR         IPU_REGISTERS_OFFSET+0x00000218
+#define IPU_IPU_INT_STAT_7__EMPTY        IPU_REGISTERS_OFFSET+0x00000218,0x00000000
+#define IPU_IPU_INT_STAT_7__FULL         IPU_REGISTERS_OFFSET+0x00000218,0xffffffff
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_31 IPU_REGISTERS_OFFSET+0x00000218,0x80000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_29 IPU_REGISTERS_OFFSET+0x00000218,0x20000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_28 IPU_REGISTERS_OFFSET+0x00000218,0x10000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_27 IPU_REGISTERS_OFFSET+0x00000218,0x08000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_26 IPU_REGISTERS_OFFSET+0x00000218,0x04000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_25 IPU_REGISTERS_OFFSET+0x00000218,0x02000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_24 IPU_REGISTERS_OFFSET+0x00000218,0x01000000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_23 IPU_REGISTERS_OFFSET+0x00000218,0x00800000
+#define IPU_IPU_INT_STAT_7__IDMAC_EOS_19 IPU_REGISTERS_OFFSET+0x00000218,0x00080000
+
+#define IPU_IPU_INT_STAT_8__ADDR         IPU_REGISTERS_OFFSET+0x0000021C
+#define IPU_IPU_INT_STAT_8__EMPTY        IPU_REGISTERS_OFFSET+0x0000021C,0x00000000
+#define IPU_IPU_INT_STAT_8__FULL         IPU_REGISTERS_OFFSET+0x0000021C,0xffffffff
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_52 IPU_REGISTERS_OFFSET+0x0000021C,0x00100000
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_51 IPU_REGISTERS_OFFSET+0x0000021C,0x00080000
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_44 IPU_REGISTERS_OFFSET+0x0000021C,0x00001000
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_43 IPU_REGISTERS_OFFSET+0x0000021C,0x00000800
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_42 IPU_REGISTERS_OFFSET+0x0000021C,0x00000400
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_41 IPU_REGISTERS_OFFSET+0x0000021C,0x00000200
+#define IPU_IPU_INT_STAT_8__IDMAC_EOS_33 IPU_REGISTERS_OFFSET+0x0000021C,0x00000002
+
+#define IPU_IPU_INT_STAT_9__ADDR             IPU_REGISTERS_OFFSET+0x00000220
+#define IPU_IPU_INT_STAT_9__EMPTY            IPU_REGISTERS_OFFSET+0x00000220,0x00000000
+#define IPU_IPU_INT_STAT_9__FULL             IPU_REGISTERS_OFFSET+0x00000220,0xffffffff
+#define IPU_IPU_INT_STAT_9__CSI1_PUPE        IPU_REGISTERS_OFFSET+0x00000220,0x80000000
+#define IPU_IPU_INT_STAT_9__CSI0_PUPE        IPU_REGISTERS_OFFSET+0x00000220,0x40000000
+#define IPU_IPU_INT_STAT_9__IC_VF_BUF_OVF    IPU_REGISTERS_OFFSET+0x00000220,0x10000000
+#define IPU_IPU_INT_STAT_9__IC_ENC_BUF_OVF   IPU_REGISTERS_OFFSET+0x00000220,0x08000000
+#define IPU_IPU_INT_STAT_9__IC_BAYER_BUF_OVF IPU_REGISTERS_OFFSET+0x00000220,0x04000000
+#define IPU_IPU_INT_STAT_9__VDI_FIFO1_OVF    IPU_REGISTERS_OFFSET+0x00000220,0x00000001
+
+#define IPU_IPU_INT_STAT_10__ADDR                   IPU_REGISTERS_OFFSET+0x00000224
+#define IPU_IPU_INT_STAT_10__EMPTY                  IPU_REGISTERS_OFFSET+0x00000224,0x00000000
+#define IPU_IPU_INT_STAT_10__FULL                   IPU_REGISTERS_OFFSET+0x00000224,0xffffffff
+#define IPU_IPU_INT_STAT_10__AXIR_ERR               IPU_REGISTERS_OFFSET+0x00000224,0x40000000
+#define IPU_IPU_INT_STAT_10__AXIW_ERR               IPU_REGISTERS_OFFSET+0x00000224,0x20000000
+#define IPU_IPU_INT_STAT_10__NON_PRIVILEGED_ACC_ERR IPU_REGISTERS_OFFSET+0x00000224,0x10000000
+#define IPU_IPU_INT_STAT_10__IC_BAYER_FRM_LOST_ERR  IPU_REGISTERS_OFFSET+0x00000224,0x04000000
+#define IPU_IPU_INT_STAT_10__IC_ENC_FRM_LOST_ERR    IPU_REGISTERS_OFFSET+0x00000224,0x02000000
+#define IPU_IPU_INT_STAT_10__IC_VF_FRM_LOST_ERR     IPU_REGISTERS_OFFSET+0x00000224,0x01000000
+#define IPU_IPU_INT_STAT_10__DI1_TIME_OUT_ERR       IPU_REGISTERS_OFFSET+0x00000224,0x00400000
+#define IPU_IPU_INT_STAT_10__DI0_TIME_OUT_ERR       IPU_REGISTERS_OFFSET+0x00000224,0x00200000
+#define IPU_IPU_INT_STAT_10__DI1_SYNC_DISP_ERR      IPU_REGISTERS_OFFSET+0x00000224,0x00100000
+#define IPU_IPU_INT_STAT_10__DI0_SYNC_DISP_ERR      IPU_REGISTERS_OFFSET+0x00000224,0x00080000
+#define IPU_IPU_INT_STAT_10__DC_TEARING_ERR_6       IPU_REGISTERS_OFFSET+0x00000224,0x00040000
+#define IPU_IPU_INT_STAT_10__DC_TEARING_ERR_2       IPU_REGISTERS_OFFSET+0x00000224,0x00020000
+#define IPU_IPU_INT_STAT_10__DC_TEARING_ERR_1       IPU_REGISTERS_OFFSET+0x00000224,0x00010000
+#define IPU_IPU_INT_STAT_10__SMFC3_FRM_LOST         IPU_REGISTERS_OFFSET+0x00000224,0x00000008
+#define IPU_IPU_INT_STAT_10__SMFC2_FRM_LOST         IPU_REGISTERS_OFFSET+0x00000224,0x00000004
+#define IPU_IPU_INT_STAT_10__SMFC1_FRM_LOST         IPU_REGISTERS_OFFSET+0x00000224,0x00000002
+#define IPU_IPU_INT_STAT_10__SMFC0_FRM_LOST         IPU_REGISTERS_OFFSET+0x00000224,0x00000001
+
+#define IPU_IPU_INT_STAT_11__ADDR           IPU_REGISTERS_OFFSET+0x00000228
+#define IPU_IPU_INT_STAT_11__EMPTY          IPU_REGISTERS_OFFSET+0x00000228,0x00000000
+#define IPU_IPU_INT_STAT_11__FULL           IPU_REGISTERS_OFFSET+0x00000228,0xffffffff
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_26 IPU_REGISTERS_OFFSET+0x00000228,0x04000000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_25 IPU_REGISTERS_OFFSET+0x00000228,0x02000000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_22 IPU_REGISTERS_OFFSET+0x00000228,0x00400000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_21 IPU_REGISTERS_OFFSET+0x00000228,0x00200000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_20 IPU_REGISTERS_OFFSET+0x00000228,0x00100000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_12 IPU_REGISTERS_OFFSET+0x00000228,0x00001000
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_11 IPU_REGISTERS_OFFSET+0x00000228,0x00000800
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_10 IPU_REGISTERS_OFFSET+0x00000228,0x00000400
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_9  IPU_REGISTERS_OFFSET+0x00000228,0x00000200
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_8  IPU_REGISTERS_OFFSET+0x00000228,0x00000100
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_5  IPU_REGISTERS_OFFSET+0x00000228,0x00000020
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_3  IPU_REGISTERS_OFFSET+0x00000228,0x00000008
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_2  IPU_REGISTERS_OFFSET+0x00000228,0x00000004
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_1  IPU_REGISTERS_OFFSET+0x00000228,0x00000002
+#define IPU_IPU_INT_STAT_11__IDMAC_EOBND_0  IPU_REGISTERS_OFFSET+0x00000228,0x00000001
+
+#define IPU_IPU_INT_STAT_12__ADDR           IPU_REGISTERS_OFFSET+0x0000022C
+#define IPU_IPU_INT_STAT_12__EMPTY          IPU_REGISTERS_OFFSET+0x0000022C,0x00000000
+#define IPU_IPU_INT_STAT_12__FULL           IPU_REGISTERS_OFFSET+0x0000022C,0xffffffff
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_50 IPU_REGISTERS_OFFSET+0x0000022C,0x00040000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_49 IPU_REGISTERS_OFFSET+0x0000022C,0x00020000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_48 IPU_REGISTERS_OFFSET+0x0000022C,0x00010000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_47 IPU_REGISTERS_OFFSET+0x0000022C,0x00008000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_46 IPU_REGISTERS_OFFSET+0x0000022C,0x00004000
+#define IPU_IPU_INT_STAT_12__IDMAC_EOBND_45 IPU_REGISTERS_OFFSET+0x0000022C,0x00002000
+
+#define IPU_IPU_INT_STAT_13__ADDR        IPU_REGISTERS_OFFSET+0x00000230
+#define IPU_IPU_INT_STAT_13__EMPTY       IPU_REGISTERS_OFFSET+0x00000230,0x00000000
+#define IPU_IPU_INT_STAT_13__FULL        IPU_REGISTERS_OFFSET+0x00000230,0xffffffff
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_31 IPU_REGISTERS_OFFSET+0x00000230,0x80000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_29 IPU_REGISTERS_OFFSET+0x00000230,0x20000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_28 IPU_REGISTERS_OFFSET+0x00000230,0x10000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_27 IPU_REGISTERS_OFFSET+0x00000230,0x08000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_26 IPU_REGISTERS_OFFSET+0x00000230,0x04000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_25 IPU_REGISTERS_OFFSET+0x00000230,0x02000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_24 IPU_REGISTERS_OFFSET+0x00000230,0x01000000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_23 IPU_REGISTERS_OFFSET+0x00000230,0x00800000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_22 IPU_REGISTERS_OFFSET+0x00000230,0x00400000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_21 IPU_REGISTERS_OFFSET+0x00000230,0x00200000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_20 IPU_REGISTERS_OFFSET+0x00000230,0x00100000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_19 IPU_REGISTERS_OFFSET+0x00000230,0x00080000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_18 IPU_REGISTERS_OFFSET+0x00000230,0x00040000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_17 IPU_REGISTERS_OFFSET+0x00000230,0x00020000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_15 IPU_REGISTERS_OFFSET+0x00000230,0x00008000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_14 IPU_REGISTERS_OFFSET+0x00000230,0x00004000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_13 IPU_REGISTERS_OFFSET+0x00000230,0x00002000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_12 IPU_REGISTERS_OFFSET+0x00000230,0x00001000
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_11 IPU_REGISTERS_OFFSET+0x00000230,0x00000800
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_10 IPU_REGISTERS_OFFSET+0x00000230,0x00000400
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_9  IPU_REGISTERS_OFFSET+0x00000230,0x00000200
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_8  IPU_REGISTERS_OFFSET+0x00000230,0x00000100
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_5  IPU_REGISTERS_OFFSET+0x00000230,0x00000020
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_3  IPU_REGISTERS_OFFSET+0x00000230,0x00000008
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_2  IPU_REGISTERS_OFFSET+0x00000230,0x00000004
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_1  IPU_REGISTERS_OFFSET+0x00000230,0x00000002
+#define IPU_IPU_INT_STAT_13__IDMAC_TH_0  IPU_REGISTERS_OFFSET+0x00000230,0x00000001
+
+#define IPU_IPU_INT_STAT_14__ADDR        IPU_REGISTERS_OFFSET+0x00000234
+#define IPU_IPU_INT_STAT_14__EMPTY       IPU_REGISTERS_OFFSET+0x00000234,0x00000000
+#define IPU_IPU_INT_STAT_14__FULL        IPU_REGISTERS_OFFSET+0x00000234,0xffffffff
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_52 IPU_REGISTERS_OFFSET+0x00000234,0x00100000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_51 IPU_REGISTERS_OFFSET+0x00000234,0x00080000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_50 IPU_REGISTERS_OFFSET+0x00000234,0x00040000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_49 IPU_REGISTERS_OFFSET+0x00000234,0x00020000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_48 IPU_REGISTERS_OFFSET+0x00000234,0x00010000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_47 IPU_REGISTERS_OFFSET+0x00000234,0x00008000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_46 IPU_REGISTERS_OFFSET+0x00000234,0x00004000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_45 IPU_REGISTERS_OFFSET+0x00000234,0x00002000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_44 IPU_REGISTERS_OFFSET+0x00000234,0x00001000
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_43 IPU_REGISTERS_OFFSET+0x00000234,0x00000800
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_42 IPU_REGISTERS_OFFSET+0x00000234,0x00000400
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_41 IPU_REGISTERS_OFFSET+0x00000234,0x00000200
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_40 IPU_REGISTERS_OFFSET+0x00000234,0x00000100
+#define IPU_IPU_INT_STAT_14__IDMAC_TH_33 IPU_REGISTERS_OFFSET+0x00000234,0x00000002
+
+#define IPU_IPU_INT_STAT_15__ADDR                IPU_REGISTERS_OFFSET+0x00000238
+#define IPU_IPU_INT_STAT_15__EMPTY               IPU_REGISTERS_OFFSET+0x00000238,0x00000000
+#define IPU_IPU_INT_STAT_15__FULL                IPU_REGISTERS_OFFSET+0x00000238,0xffffffff
+#define IPU_IPU_INT_STAT_15__DI1_CNT_EN_PRE_8    IPU_REGISTERS_OFFSET+0x00000238,0x80000000
+#define IPU_IPU_INT_STAT_15__DI1_CNT_EN_PRE_3    IPU_REGISTERS_OFFSET+0x00000238,0x40000000
+#define IPU_IPU_INT_STAT_15__DI1_DISP_CLK_EN_PRE IPU_REGISTERS_OFFSET+0x00000238,0x20000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_10   IPU_REGISTERS_OFFSET+0x00000238,0x10000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_9    IPU_REGISTERS_OFFSET+0x00000238,0x08000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_8    IPU_REGISTERS_OFFSET+0x00000238,0x04000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_7    IPU_REGISTERS_OFFSET+0x00000238,0x02000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_6    IPU_REGISTERS_OFFSET+0x00000238,0x01000000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_5    IPU_REGISTERS_OFFSET+0x00000238,0x00800000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_4    IPU_REGISTERS_OFFSET+0x00000238,0x00400000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_3    IPU_REGISTERS_OFFSET+0x00000238,0x00200000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_2    IPU_REGISTERS_OFFSET+0x00000238,0x00100000
+#define IPU_IPU_INT_STAT_15__DI0_CNT_EN_PRE_1    IPU_REGISTERS_OFFSET+0x00000238,0x00080000
+#define IPU_IPU_INT_STAT_15__DI0_DISP_CLK_EN_PRE IPU_REGISTERS_OFFSET+0x00000238,0x00040000
+#define IPU_IPU_INT_STAT_15__DC_ASYNC_STOP       IPU_REGISTERS_OFFSET+0x00000238,0x00020000
+#define IPU_IPU_INT_STAT_15__DC_DP_START         IPU_REGISTERS_OFFSET+0x00000238,0x00010000
+#define IPU_IPU_INT_STAT_15__DI_VSYNC_PRE_1      IPU_REGISTERS_OFFSET+0x00000238,0x00008000
+#define IPU_IPU_INT_STAT_15__DI_VSYNC_PRE_0      IPU_REGISTERS_OFFSET+0x00000238,0x00004000
+#define IPU_IPU_INT_STAT_15__DC_FC_6             IPU_REGISTERS_OFFSET+0x00000238,0x00002000
+#define IPU_IPU_INT_STAT_15__DC_FC_4             IPU_REGISTERS_OFFSET+0x00000238,0x00001000
+#define IPU_IPU_INT_STAT_15__DC_FC_3             IPU_REGISTERS_OFFSET+0x00000238,0x00000800
+#define IPU_IPU_INT_STAT_15__DC_FC_2             IPU_REGISTERS_OFFSET+0x00000238,0x00000400
+#define IPU_IPU_INT_STAT_15__DC_FC_1             IPU_REGISTERS_OFFSET+0x00000238,0x00000200
+#define IPU_IPU_INT_STAT_15__DC_FC_0             IPU_REGISTERS_OFFSET+0x00000238,0x00000100
+#define IPU_IPU_INT_STAT_15__DP_ASF_BRAKE        IPU_REGISTERS_OFFSET+0x00000238,0x00000080
+#define IPU_IPU_INT_STAT_15__DP_SF_BRAKE         IPU_REGISTERS_OFFSET+0x00000238,0x00000040
+#define IPU_IPU_INT_STAT_15__DP_ASF_END          IPU_REGISTERS_OFFSET+0x00000238,0x00000020
+#define IPU_IPU_INT_STAT_15__DP_ASF_START        IPU_REGISTERS_OFFSET+0x00000238,0x00000010
+#define IPU_IPU_INT_STAT_15__DP_SF_END           IPU_REGISTERS_OFFSET+0x00000238,0x00000008
+#define IPU_IPU_INT_STAT_15__DP_SF_START         IPU_REGISTERS_OFFSET+0x00000238,0x00000004
+#define IPU_IPU_INT_STAT_15__IPU_SNOOPING2_INT   IPU_REGISTERS_OFFSET+0x00000238,0x00000002
+#define IPU_IPU_INT_STAT_15__IPU_SNOOPING1_INT   IPU_REGISTERS_OFFSET+0x00000238,0x00000001
+
+#define IPU_IPU_CUR_BUF_0__ADDR              IPU_REGISTERS_OFFSET+0x0000023C
+#define IPU_IPU_CUR_BUF_0__EMPTY             IPU_REGISTERS_OFFSET+0x0000023C,0x00000000
+#define IPU_IPU_CUR_BUF_0__FULL              IPU_REGISTERS_OFFSET+0x0000023C,0xffffffff
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_31 IPU_REGISTERS_OFFSET+0x0000023C,0x80000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_29 IPU_REGISTERS_OFFSET+0x0000023C,0x20000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_28 IPU_REGISTERS_OFFSET+0x0000023C,0x10000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_27 IPU_REGISTERS_OFFSET+0x0000023C,0x08000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_26 IPU_REGISTERS_OFFSET+0x0000023C,0x04000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_25 IPU_REGISTERS_OFFSET+0x0000023C,0x02000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_24 IPU_REGISTERS_OFFSET+0x0000023C,0x01000000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_23 IPU_REGISTERS_OFFSET+0x0000023C,0x00800000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_22 IPU_REGISTERS_OFFSET+0x0000023C,0x00400000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_21 IPU_REGISTERS_OFFSET+0x0000023C,0x00200000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_20 IPU_REGISTERS_OFFSET+0x0000023C,0x00100000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_19 IPU_REGISTERS_OFFSET+0x0000023C,0x00080000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_18 IPU_REGISTERS_OFFSET+0x0000023C,0x00040000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_17 IPU_REGISTERS_OFFSET+0x0000023C,0x00020000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_15 IPU_REGISTERS_OFFSET+0x0000023C,0x00008000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_14 IPU_REGISTERS_OFFSET+0x0000023C,0x00004000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_12 IPU_REGISTERS_OFFSET+0x0000023C,0x00001000
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_11 IPU_REGISTERS_OFFSET+0x0000023C,0x00000800
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_5  IPU_REGISTERS_OFFSET+0x0000023C,0x00000020
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_3  IPU_REGISTERS_OFFSET+0x0000023C,0x00000008
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_2  IPU_REGISTERS_OFFSET+0x0000023C,0x00000004
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_1  IPU_REGISTERS_OFFSET+0x0000023C,0x00000002
+#define IPU_IPU_CUR_BUF_0__DMA_CH_CUR_BUF_0  IPU_REGISTERS_OFFSET+0x0000023C,0x00000001
+
+#define IPU_IPU_CUR_BUF_1__ADDR              IPU_REGISTERS_OFFSET+0x00000240
+#define IPU_IPU_CUR_BUF_1__EMPTY             IPU_REGISTERS_OFFSET+0x00000240,0x00000000
+#define IPU_IPU_CUR_BUF_1__FULL              IPU_REGISTERS_OFFSET+0x00000240,0xffffffff
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_52 IPU_REGISTERS_OFFSET+0x00000240,0x00100000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_51 IPU_REGISTERS_OFFSET+0x00000240,0x00080000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_50 IPU_REGISTERS_OFFSET+0x00000240,0x00040000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_49 IPU_REGISTERS_OFFSET+0x00000240,0x00020000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_48 IPU_REGISTERS_OFFSET+0x00000240,0x00010000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_47 IPU_REGISTERS_OFFSET+0x00000240,0x00008000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_46 IPU_REGISTERS_OFFSET+0x00000240,0x00004000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_45 IPU_REGISTERS_OFFSET+0x00000240,0x00002000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_44 IPU_REGISTERS_OFFSET+0x00000240,0x00001000
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_43 IPU_REGISTERS_OFFSET+0x00000240,0x00000800
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_42 IPU_REGISTERS_OFFSET+0x00000240,0x00000400
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_41 IPU_REGISTERS_OFFSET+0x00000240,0x00000200
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_40 IPU_REGISTERS_OFFSET+0x00000240,0x00000100
+#define IPU_IPU_CUR_BUF_1__DMA_CH_CUR_BUF_33 IPU_REGISTERS_OFFSET+0x00000240,0x00000002
+
+#define IPU_IPU_ALT_CUR_BUF_0__ADDR                  IPU_REGISTERS_OFFSET+0x00000244
+#define IPU_IPU_ALT_CUR_BUF_0__EMPTY                 IPU_REGISTERS_OFFSET+0x00000244,0x00000000
+#define IPU_IPU_ALT_CUR_BUF_0__FULL                  IPU_REGISTERS_OFFSET+0x00000244,0xffffffff
+#define IPU_IPU_ALT_CUR_BUF_0__DMA_CH_ALT_CUR_BUF_29 IPU_REGISTERS_OFFSET+0x00000244,0x20000000
+#define IPU_IPU_ALT_CUR_BUF_0__DMA_CH_ALT_CUR_BUF_24 IPU_REGISTERS_OFFSET+0x00000244,0x01000000
+
+#define IPU_IPU_ALT_CUR_BUF_1__ADDR                  IPU_REGISTERS_OFFSET+0x00000248
+#define IPU_IPU_ALT_CUR_BUF_1__EMPTY                 IPU_REGISTERS_OFFSET+0x00000248,0x00000000
+#define IPU_IPU_ALT_CUR_BUF_1__FULL                  IPU_REGISTERS_OFFSET+0x00000248,0xffffffff
+#define IPU_IPU_ALT_CUR_BUF_1__DMA_CH_ALT_CUR_BUF_52 IPU_REGISTERS_OFFSET+0x00000248,0x00100000
+#define IPU_IPU_ALT_CUR_BUF_1__DMA_CH_ALT_CUR_BUF_41 IPU_REGISTERS_OFFSET+0x00000248,0x00000200
+#define IPU_IPU_ALT_CUR_BUF_1__DMA_CH_ALT_CUR_BUF_33 IPU_REGISTERS_OFFSET+0x00000248,0x00000002
+
+#define IPU_IPU_SRM_STAT__ADDR           IPU_REGISTERS_OFFSET+0x0000024C
+#define IPU_IPU_SRM_STAT__EMPTY          IPU_REGISTERS_OFFSET+0x0000024C,0x00000000
+#define IPU_IPU_SRM_STAT__FULL           IPU_REGISTERS_OFFSET+0x0000024C,0xffffffff
+#define IPU_IPU_SRM_STAT__DI1_SRM_STAT   IPU_REGISTERS_OFFSET+0x0000024C,0x00000200
+#define IPU_IPU_SRM_STAT__DI0_SRM_STAT   IPU_REGISTERS_OFFSET+0x0000024C,0x00000100
+#define IPU_IPU_SRM_STAT__CSI1_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000080
+#define IPU_IPU_SRM_STAT__CSI0_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000040
+#define IPU_IPU_SRM_STAT__DC_6_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000020
+#define IPU_IPU_SRM_STAT__DC_2_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000010
+#define IPU_IPU_SRM_STAT__DP_A1_SRM_STAT IPU_REGISTERS_OFFSET+0x0000024C,0x00000004
+#define IPU_IPU_SRM_STAT__DP_A0_SRM_STAT IPU_REGISTERS_OFFSET+0x0000024C,0x00000002
+#define IPU_IPU_SRM_STAT__DP_S_SRM_STAT  IPU_REGISTERS_OFFSET+0x0000024C,0x00000001
+
+#define IPU_IPU_PROC_TASKS_STAT__ADDR                IPU_REGISTERS_OFFSET+0x00000250
+#define IPU_IPU_PROC_TASKS_STAT__EMPTY               IPU_REGISTERS_OFFSET+0x00000250,0x00000000
+#define IPU_IPU_PROC_TASKS_STAT__FULL                IPU_REGISTERS_OFFSET+0x00000250,0xffffffff
+#define IPU_IPU_PROC_TASKS_STAT__CSI2MEM_SMFC3_TSTAT IPU_REGISTERS_OFFSET+0x00000250,0x00C00000
+#define IPU_IPU_PROC_TASKS_STAT__CSI2MEM_SMFC2_TSTAT IPU_REGISTERS_OFFSET+0x00000250,0x00300000
+#define IPU_IPU_PROC_TASKS_STAT__CSI2MEM_SMFC1_TSTAT IPU_REGISTERS_OFFSET+0x00000250,0x000C0000
+#define IPU_IPU_PROC_TASKS_STAT__CSI2MEM_SMFC0_TSTAT IPU_REGISTERS_OFFSET+0x00000250,0x00030000
+#define IPU_IPU_PROC_TASKS_STAT__MEM2PRP_TSTAT       IPU_REGISTERS_OFFSET+0x00000250,0x00007000
+#define IPU_IPU_PROC_TASKS_STAT__PP_ROT_TSTAT        IPU_REGISTERS_OFFSET+0x00000250,0x00000C00
+#define IPU_IPU_PROC_TASKS_STAT__VF_ROT_TSTAT        IPU_REGISTERS_OFFSET+0x00000250,0x00000300
+#define IPU_IPU_PROC_TASKS_STAT__ENC_ROT_TSTAT       IPU_REGISTERS_OFFSET+0x00000250,0x000000C0
+#define IPU_IPU_PROC_TASKS_STAT__PP_TSTAT            IPU_REGISTERS_OFFSET+0x00000250,0x00000030
+#define IPU_IPU_PROC_TASKS_STAT__VF_TSTAT            IPU_REGISTERS_OFFSET+0x00000250,0x0000000C
+#define IPU_IPU_PROC_TASKS_STAT__ENC_TSTAT           IPU_REGISTERS_OFFSET+0x00000250,0x00000003
+
+#define IPU_IPU_DISP_TASKS_STAT__ADDR               IPU_REGISTERS_OFFSET+0x00000254
+#define IPU_IPU_DISP_TASKS_STAT__EMPTY              IPU_REGISTERS_OFFSET+0x00000254,0x00000000
+#define IPU_IPU_DISP_TASKS_STAT__FULL               IPU_REGISTERS_OFFSET+0x00000254,0xffffffff
+#define IPU_IPU_DISP_TASKS_STAT__DC_ASYNC2_CUR_FLOW IPU_REGISTERS_OFFSET+0x00000254,0x00000800
+#define IPU_IPU_DISP_TASKS_STAT__DC_ASYNC2_STAT     IPU_REGISTERS_OFFSET+0x00000254,0x00000700
+#define IPU_IPU_DISP_TASKS_STAT__DC_ASYNC1_STAT     IPU_REGISTERS_OFFSET+0x00000254,0x00000030
+#define IPU_IPU_DISP_TASKS_STAT__DP_ASYNC_CUR_FLOW  IPU_REGISTERS_OFFSET+0x00000254,0x00000008
+#define IPU_IPU_DISP_TASKS_STAT__DP_ASYNC_STAT      IPU_REGISTERS_OFFSET+0x00000254,0x00000007
+
+#define IPU_IPU_TRIPLE_CUR_BUF_0__ADDR                     IPU_REGISTERS_OFFSET+0x00000258
+#define IPU_IPU_TRIPLE_CUR_BUF_0__EMPTY                    IPU_REGISTERS_OFFSET+0x00000258,0x00000000
+#define IPU_IPU_TRIPLE_CUR_BUF_0__FULL                     IPU_REGISTERS_OFFSET+0x00000258,0xffffffff
+#define IPU_IPU_TRIPLE_CUR_BUF_0__DMA_CH_TRIPLE_CUR_BUF_13 IPU_REGISTERS_OFFSET+0x00000258,0x0C000000
+#define IPU_IPU_TRIPLE_CUR_BUF_0__DMA_CH_TRIPLE_CUR_BUF_10 IPU_REGISTERS_OFFSET+0x00000258,0x00300000
+#define IPU_IPU_TRIPLE_CUR_BUF_0__DMA_CH_TRIPLE_CUR_BUF_9  IPU_REGISTERS_OFFSET+0x00000258,0x000C0000
+#define IPU_IPU_TRIPLE_CUR_BUF_0__DMA_CH_TRIPLE_CUR_BUF_8  IPU_REGISTERS_OFFSET+0x00000258,0x00030000
+
+#define IPU_IPU_TRIPLE_CUR_BUF_1__ADDR                     IPU_REGISTERS_OFFSET+0x0000025C
+#define IPU_IPU_TRIPLE_CUR_BUF_1__EMPTY                    IPU_REGISTERS_OFFSET+0x0000025C,0x00000000
+#define IPU_IPU_TRIPLE_CUR_BUF_1__FULL                     IPU_REGISTERS_OFFSET+0x0000025C,0xffffffff
+#define IPU_IPU_TRIPLE_CUR_BUF_1__DMA_CH_TRIPLE_CUR_BUF_28 IPU_REGISTERS_OFFSET+0x0000025C,0x03000000
+#define IPU_IPU_TRIPLE_CUR_BUF_1__DMA_CH_TRIPLE_CUR_BUF_27 IPU_REGISTERS_OFFSET+0x0000025C,0x00C00000
+#define IPU_IPU_TRIPLE_CUR_BUF_1__DMA_CH_TRIPLE_CUR_BUF_23 IPU_REGISTERS_OFFSET+0x0000025C,0x0000C000
+#define IPU_IPU_TRIPLE_CUR_BUF_1__DMA_CH_TRIPLE_CUR_BUF_21 IPU_REGISTERS_OFFSET+0x0000025C,0x00000C00
+
+#define IPU_IPU_TRIPLE_CUR_BUF_2__ADDR  IPU_REGISTERS_OFFSET+0x00000260
+#define IPU_IPU_TRIPLE_CUR_BUF_2__EMPTY IPU_REGISTERS_OFFSET+0x00000260,0x00000000
+#define IPU_IPU_TRIPLE_CUR_BUF_2__FULL  IPU_REGISTERS_OFFSET+0x00000260,0xffffffff
+
+#define IPU_IPU_TRIPLE_CUR_BUF_3__ADDR  IPU_REGISTERS_OFFSET+0x00000264
+#define IPU_IPU_TRIPLE_CUR_BUF_3__EMPTY IPU_REGISTERS_OFFSET+0x00000264,0x00000000
+#define IPU_IPU_TRIPLE_CUR_BUF_3__FULL  IPU_REGISTERS_OFFSET+0x00000264,0xffffffff
+
+#define IPU_IPU_CH_BUF0_RDY0__ADDR               IPU_REGISTERS_OFFSET+0x00000268
+#define IPU_IPU_CH_BUF0_RDY0__EMPTY              IPU_REGISTERS_OFFSET+0x00000268,0x00000000
+#define IPU_IPU_CH_BUF0_RDY0__FULL               IPU_REGISTERS_OFFSET+0x00000268,0xffffffff
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_31 IPU_REGISTERS_OFFSET+0x00000268,0x80000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_29 IPU_REGISTERS_OFFSET+0x00000268,0x20000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_28 IPU_REGISTERS_OFFSET+0x00000268,0x10000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_27 IPU_REGISTERS_OFFSET+0x00000268,0x08000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_26 IPU_REGISTERS_OFFSET+0x00000268,0x04000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_25 IPU_REGISTERS_OFFSET+0x00000268,0x02000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_24 IPU_REGISTERS_OFFSET+0x00000268,0x01000000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_23 IPU_REGISTERS_OFFSET+0x00000268,0x00800000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_22 IPU_REGISTERS_OFFSET+0x00000268,0x00400000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_21 IPU_REGISTERS_OFFSET+0x00000268,0x00200000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_20 IPU_REGISTERS_OFFSET+0x00000268,0x00100000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_19 IPU_REGISTERS_OFFSET+0x00000268,0x00080000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_18 IPU_REGISTERS_OFFSET+0x00000268,0x00040000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_17 IPU_REGISTERS_OFFSET+0x00000268,0x00020000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_15 IPU_REGISTERS_OFFSET+0x00000268,0x00008000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_14 IPU_REGISTERS_OFFSET+0x00000268,0x00004000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_13 IPU_REGISTERS_OFFSET+0x00000268,0x00002000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_12 IPU_REGISTERS_OFFSET+0x00000268,0x00001000
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_11 IPU_REGISTERS_OFFSET+0x00000268,0x00000800
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_10 IPU_REGISTERS_OFFSET+0x00000268,0x00000400
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_9  IPU_REGISTERS_OFFSET+0x00000268,0x00000200
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_8  IPU_REGISTERS_OFFSET+0x00000268,0x00000100
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_5  IPU_REGISTERS_OFFSET+0x00000268,0x00000020
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_3  IPU_REGISTERS_OFFSET+0x00000268,0x00000008
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_2  IPU_REGISTERS_OFFSET+0x00000268,0x00000004
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_1  IPU_REGISTERS_OFFSET+0x00000268,0x00000002
+#define IPU_IPU_CH_BUF0_RDY0__DMA_CH_BUF0_RDY_0  IPU_REGISTERS_OFFSET+0x00000268,0x00000001
+
+#define IPU_IPU_CH_BUF0_RDY1__ADDR               IPU_REGISTERS_OFFSET+0x0000026C
+#define IPU_IPU_CH_BUF0_RDY1__EMPTY              IPU_REGISTERS_OFFSET+0x0000026C,0x00000000
+#define IPU_IPU_CH_BUF0_RDY1__FULL               IPU_REGISTERS_OFFSET+0x0000026C,0xffffffff
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_52 IPU_REGISTERS_OFFSET+0x0000026C,0x00100000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_51 IPU_REGISTERS_OFFSET+0x0000026C,0x00080000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_50 IPU_REGISTERS_OFFSET+0x0000026C,0x00040000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_49 IPU_REGISTERS_OFFSET+0x0000026C,0x00020000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_48 IPU_REGISTERS_OFFSET+0x0000026C,0x00010000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_47 IPU_REGISTERS_OFFSET+0x0000026C,0x00008000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_46 IPU_REGISTERS_OFFSET+0x0000026C,0x00004000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_45 IPU_REGISTERS_OFFSET+0x0000026C,0x00002000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_44 IPU_REGISTERS_OFFSET+0x0000026C,0x00001000
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_43 IPU_REGISTERS_OFFSET+0x0000026C,0x00000800
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_42 IPU_REGISTERS_OFFSET+0x0000026C,0x00000400
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_41 IPU_REGISTERS_OFFSET+0x0000026C,0x00000200
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_40 IPU_REGISTERS_OFFSET+0x0000026C,0x00000100
+#define IPU_IPU_CH_BUF0_RDY1__DMA_CH_BUF0_RDY_33 IPU_REGISTERS_OFFSET+0x0000026C,0x00000002
+
+#define IPU_IPU_CH_BUF1_RDY0__ADDR               IPU_REGISTERS_OFFSET+0x00000270
+#define IPU_IPU_CH_BUF1_RDY0__EMPTY              IPU_REGISTERS_OFFSET+0x00000270,0x00000000
+#define IPU_IPU_CH_BUF1_RDY0__FULL               IPU_REGISTERS_OFFSET+0x00000270,0xffffffff
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_31 IPU_REGISTERS_OFFSET+0x00000270,0x80000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_29 IPU_REGISTERS_OFFSET+0x00000270,0x20000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_28 IPU_REGISTERS_OFFSET+0x00000270,0x10000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_27 IPU_REGISTERS_OFFSET+0x00000270,0x08000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_26 IPU_REGISTERS_OFFSET+0x00000270,0x04000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_25 IPU_REGISTERS_OFFSET+0x00000270,0x02000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_24 IPU_REGISTERS_OFFSET+0x00000270,0x01000000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_23 IPU_REGISTERS_OFFSET+0x00000270,0x00800000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_22 IPU_REGISTERS_OFFSET+0x00000270,0x00400000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_21 IPU_REGISTERS_OFFSET+0x00000270,0x00200000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_20 IPU_REGISTERS_OFFSET+0x00000270,0x00100000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_19 IPU_REGISTERS_OFFSET+0x00000270,0x00080000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_18 IPU_REGISTERS_OFFSET+0x00000270,0x00040000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_17 IPU_REGISTERS_OFFSET+0x00000270,0x00020000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_15 IPU_REGISTERS_OFFSET+0x00000270,0x00008000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_14 IPU_REGISTERS_OFFSET+0x00000270,0x00004000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_13 IPU_REGISTERS_OFFSET+0x00000270,0x00002000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_12 IPU_REGISTERS_OFFSET+0x00000270,0x00001000
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_11 IPU_REGISTERS_OFFSET+0x00000270,0x00000800
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_10 IPU_REGISTERS_OFFSET+0x00000270,0x00000400
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_9  IPU_REGISTERS_OFFSET+0x00000270,0x00000200
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_8  IPU_REGISTERS_OFFSET+0x00000270,0x00000100
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_5  IPU_REGISTERS_OFFSET+0x00000270,0x00000020
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_3  IPU_REGISTERS_OFFSET+0x00000270,0x00000008
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_2  IPU_REGISTERS_OFFSET+0x00000270,0x00000004
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_1  IPU_REGISTERS_OFFSET+0x00000270,0x00000002
+#define IPU_IPU_CH_BUF1_RDY0__DMA_CH_BUF1_RDY_0  IPU_REGISTERS_OFFSET+0x00000270,0x00000001
+
+#define IPU_IPU_CH_BUF1_RDY1__ADDR               IPU_REGISTERS_OFFSET+0x00000274
+#define IPU_IPU_CH_BUF1_RDY1__EMPTY              IPU_REGISTERS_OFFSET+0x00000274,0x00000000
+#define IPU_IPU_CH_BUF1_RDY1__FULL               IPU_REGISTERS_OFFSET+0x00000274,0xffffffff
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_52 IPU_REGISTERS_OFFSET+0x00000274,0x00100000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_51 IPU_REGISTERS_OFFSET+0x00000274,0x00080000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_50 IPU_REGISTERS_OFFSET+0x00000274,0x00040000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_49 IPU_REGISTERS_OFFSET+0x00000274,0x00020000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_48 IPU_REGISTERS_OFFSET+0x00000274,0x00010000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_47 IPU_REGISTERS_OFFSET+0x00000274,0x00008000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_46 IPU_REGISTERS_OFFSET+0x00000274,0x00004000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_45 IPU_REGISTERS_OFFSET+0x00000274,0x00002000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_44 IPU_REGISTERS_OFFSET+0x00000274,0x00001000
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_43 IPU_REGISTERS_OFFSET+0x00000274,0x00000800
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_42 IPU_REGISTERS_OFFSET+0x00000274,0x00000400
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_41 IPU_REGISTERS_OFFSET+0x00000274,0x00000200
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_40 IPU_REGISTERS_OFFSET+0x00000274,0x00000100
+#define IPU_IPU_CH_BUF1_RDY1__DMA_CH_BUF1_RDY_33 IPU_REGISTERS_OFFSET+0x00000274,0x00000002
+
+#define IPU_IPU_ALT_CH_BUF0_RDY0__ADDR                   IPU_REGISTERS_OFFSET+0x00000278
+#define IPU_IPU_ALT_CH_BUF0_RDY0__EMPTY                  IPU_REGISTERS_OFFSET+0x00000278,0x00000000
+#define IPU_IPU_ALT_CH_BUF0_RDY0__FULL                   IPU_REGISTERS_OFFSET+0x00000278,0xffffffff
+#define IPU_IPU_ALT_CH_BUF0_RDY0__DMA_CH_ALT_BUF0_RDY_29 IPU_REGISTERS_OFFSET+0x00000278,0x20000000
+#define IPU_IPU_ALT_CH_BUF0_RDY0__DMA_CH_ALT_BUF0_RDY_24 IPU_REGISTERS_OFFSET+0x00000278,0x01000000
+
+#define IPU_IPU_ALT_CH_BUF0_RDY1__ADDR                   IPU_REGISTERS_OFFSET+0x0000027C
+#define IPU_IPU_ALT_CH_BUF0_RDY1__EMPTY                  IPU_REGISTERS_OFFSET+0x0000027C,0x00000000
+#define IPU_IPU_ALT_CH_BUF0_RDY1__FULL                   IPU_REGISTERS_OFFSET+0x0000027C,0xffffffff
+#define IPU_IPU_ALT_CH_BUF0_RDY1__DMA_CH_ALT_BUF0_RDY_52 IPU_REGISTERS_OFFSET+0x0000027C,0x00100000
+#define IPU_IPU_ALT_CH_BUF0_RDY1__DMA_CH_ALT_BUF0_RDY_41 IPU_REGISTERS_OFFSET+0x0000027C,0x00000200
+#define IPU_IPU_ALT_CH_BUF0_RDY1__DMA_CH_ALT_BUF0_RDY_33 IPU_REGISTERS_OFFSET+0x0000027C,0x00000002
+
+#define IPU_IPU_ALT_CH_BUF1_RDY0__ADDR                   IPU_REGISTERS_OFFSET+0x00000280
+#define IPU_IPU_ALT_CH_BUF1_RDY0__EMPTY                  IPU_REGISTERS_OFFSET+0x00000280,0x00000000
+#define IPU_IPU_ALT_CH_BUF1_RDY0__FULL                   IPU_REGISTERS_OFFSET+0x00000280,0xffffffff
+#define IPU_IPU_ALT_CH_BUF1_RDY0__DMA_CH_ALT_BUF1_RDY_29 IPU_REGISTERS_OFFSET+0x00000280,0x20000000
+#define IPU_IPU_ALT_CH_BUF1_RDY0__DMA_CH_ALT_BUF1_RDY_24 IPU_REGISTERS_OFFSET+0x00000280,0x01000000
+
+#define IPU_IPU_ALT_CH_BUF1_RDY1__ADDR                   IPU_REGISTERS_OFFSET+0x00000284
+#define IPU_IPU_ALT_CH_BUF1_RDY1__EMPTY                  IPU_REGISTERS_OFFSET+0x00000284,0x00000000
+#define IPU_IPU_ALT_CH_BUF1_RDY1__FULL                   IPU_REGISTERS_OFFSET+0x00000284,0xffffffff
+#define IPU_IPU_ALT_CH_BUF1_RDY1__DMA_CH_ALT_BUF1_RDY_52 IPU_REGISTERS_OFFSET+0x00000284,0x00100000
+#define IPU_IPU_ALT_CH_BUF1_RDY1__DMA_CH_ALT_BUF1_RDY_41 IPU_REGISTERS_OFFSET+0x00000284,0x00000200
+#define IPU_IPU_ALT_CH_BUF1_RDY1__DMA_CH_ALT_BUF1_RDY_33 IPU_REGISTERS_OFFSET+0x00000284,0x00000002
+
+#define IPU_IPU_CH_BUF2_RDY0__ADDR               IPU_REGISTERS_OFFSET+0x00000288
+#define IPU_IPU_CH_BUF2_RDY0__EMPTY              IPU_REGISTERS_OFFSET+0x00000288,0x00000000
+#define IPU_IPU_CH_BUF2_RDY0__FULL               IPU_REGISTERS_OFFSET+0x00000288,0xffffffff
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_28 IPU_REGISTERS_OFFSET+0x00000288,0x10000000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_27 IPU_REGISTERS_OFFSET+0x00000288,0x08000000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_23 IPU_REGISTERS_OFFSET+0x00000288,0x00800000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_21 IPU_REGISTERS_OFFSET+0x00000288,0x00200000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_13 IPU_REGISTERS_OFFSET+0x00000288,0x00002000
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_10 IPU_REGISTERS_OFFSET+0x00000288,0x00000400
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_9  IPU_REGISTERS_OFFSET+0x00000288,0x00000200
+#define IPU_IPU_CH_BUF2_RDY0__DMA_CH_BUF2_RDY_8  IPU_REGISTERS_OFFSET+0x00000288,0x00000100
+
+#define IPU_IPU_CH_BUF2_RDY1__ADDR  IPU_REGISTERS_OFFSET+0x0000028C
+#define IPU_IPU_CH_BUF2_RDY1__EMPTY IPU_REGISTERS_OFFSET+0x0000028C,0x00000000
+#define IPU_IPU_CH_BUF2_RDY1__FULL  IPU_REGISTERS_OFFSET+0x0000028C,0xffffffff
+
+#define IPU_IDMAC_CONF__ADDR            IPU_REGISTERS_OFFSET+0x00008000
+#define IPU_IDMAC_CONF__EMPTY           IPU_REGISTERS_OFFSET+0x00008000,0x00000000
+#define IPU_IDMAC_CONF__FULL            IPU_REGISTERS_OFFSET+0x00008000,0xffffffff
+#define IPU_IDMAC_CONF__USED_BUFS_EN_R  IPU_REGISTERS_OFFSET+0x00008000,0x02000000
+#define IPU_IDMAC_CONF__USED_BUFS_MAX_R IPU_REGISTERS_OFFSET+0x00008000,0x01E00000
+#define IPU_IDMAC_CONF__USED_BUFS_EN_W  IPU_REGISTERS_OFFSET+0x00008000,0x00100000
+#define IPU_IDMAC_CONF__USED_BUFS_MAX_W IPU_REGISTERS_OFFSET+0x00008000,0x000E0000
+#define IPU_IDMAC_CONF__P_ENDIAN        IPU_REGISTERS_OFFSET+0x00008000,0x00010000
+#define IPU_IDMAC_CONF__RDI             IPU_REGISTERS_OFFSET+0x00008000,0x00000020
+#define IPU_IDMAC_CONF__WIDPT           IPU_REGISTERS_OFFSET+0x00008000,0x00000018
+#define IPU_IDMAC_CONF__MAX_REQ_READ    IPU_REGISTERS_OFFSET+0x00008000,0x00000007
+
+#define IPU_IDMAC_CH_EN_1__ADDR           IPU_REGISTERS_OFFSET+0x00008004
+#define IPU_IDMAC_CH_EN_1__EMPTY          IPU_REGISTERS_OFFSET+0x00008004,0x00000000
+#define IPU_IDMAC_CH_EN_1__FULL           IPU_REGISTERS_OFFSET+0x00008004,0xffffffff
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_31 IPU_REGISTERS_OFFSET+0x00008004,0x80000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_29 IPU_REGISTERS_OFFSET+0x00008004,0x20000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_28 IPU_REGISTERS_OFFSET+0x00008004,0x10000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_27 IPU_REGISTERS_OFFSET+0x00008004,0x08000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_26 IPU_REGISTERS_OFFSET+0x00008004,0x04000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_25 IPU_REGISTERS_OFFSET+0x00008004,0x02000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_24 IPU_REGISTERS_OFFSET+0x00008004,0x01000000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_23 IPU_REGISTERS_OFFSET+0x00008004,0x00800000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_22 IPU_REGISTERS_OFFSET+0x00008004,0x00400000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_21 IPU_REGISTERS_OFFSET+0x00008004,0x00200000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_20 IPU_REGISTERS_OFFSET+0x00008004,0x00100000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_19 IPU_REGISTERS_OFFSET+0x00008004,0x00080000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_18 IPU_REGISTERS_OFFSET+0x00008004,0x00040000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_17 IPU_REGISTERS_OFFSET+0x00008004,0x00020000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_15 IPU_REGISTERS_OFFSET+0x00008004,0x00008000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_14 IPU_REGISTERS_OFFSET+0x00008004,0x00004000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_13 IPU_REGISTERS_OFFSET+0x00008004,0x00002000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_12 IPU_REGISTERS_OFFSET+0x00008004,0x00001000
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_11 IPU_REGISTERS_OFFSET+0x00008004,0x00000800
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_10 IPU_REGISTERS_OFFSET+0x00008004,0x00000400
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_9  IPU_REGISTERS_OFFSET+0x00008004,0x00000200
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_8  IPU_REGISTERS_OFFSET+0x00008004,0x00000100
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_5  IPU_REGISTERS_OFFSET+0x00008004,0x00000020
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_3  IPU_REGISTERS_OFFSET+0x00008004,0x00000008
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_2  IPU_REGISTERS_OFFSET+0x00008004,0x00000004
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_1  IPU_REGISTERS_OFFSET+0x00008004,0x00000002
+#define IPU_IDMAC_CH_EN_1__IDMAC_CH_EN_0  IPU_REGISTERS_OFFSET+0x00008004,0x00000001
+
+#define IPU_IDMAC_CH_EN_2__ADDR           IPU_REGISTERS_OFFSET+0x00008008
+#define IPU_IDMAC_CH_EN_2__EMPTY          IPU_REGISTERS_OFFSET+0x00008008,0x00000000
+#define IPU_IDMAC_CH_EN_2__FULL           IPU_REGISTERS_OFFSET+0x00008008,0xffffffff
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_52 IPU_REGISTERS_OFFSET+0x00008008,0x00100000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_51 IPU_REGISTERS_OFFSET+0x00008008,0x00080000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_50 IPU_REGISTERS_OFFSET+0x00008008,0x00040000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_49 IPU_REGISTERS_OFFSET+0x00008008,0x00020000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_48 IPU_REGISTERS_OFFSET+0x00008008,0x00010000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_47 IPU_REGISTERS_OFFSET+0x00008008,0x00008000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_46 IPU_REGISTERS_OFFSET+0x00008008,0x00004000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_45 IPU_REGISTERS_OFFSET+0x00008008,0x00002000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_44 IPU_REGISTERS_OFFSET+0x00008008,0x00001000
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_43 IPU_REGISTERS_OFFSET+0x00008008,0x00000800
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_42 IPU_REGISTERS_OFFSET+0x00008008,0x00000400
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_41 IPU_REGISTERS_OFFSET+0x00008008,0x00000200
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_40 IPU_REGISTERS_OFFSET+0x00008008,0x00000100
+#define IPU_IDMAC_CH_EN_2__IDMAC_CH_EN_33 IPU_REGISTERS_OFFSET+0x00008008,0x00000002
+
+#define IPU_IDMAC_SEP_ALPHA__ADDR            IPU_REGISTERS_OFFSET+0x0000800C
+#define IPU_IDMAC_SEP_ALPHA__EMPTY           IPU_REGISTERS_OFFSET+0x0000800C,0x00000000
+#define IPU_IDMAC_SEP_ALPHA__FULL            IPU_REGISTERS_OFFSET+0x0000800C,0xffffffff
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_29 IPU_REGISTERS_OFFSET+0x0000800C,0x20000000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_27 IPU_REGISTERS_OFFSET+0x0000800C,0x08000000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_25 IPU_REGISTERS_OFFSET+0x0000800C,0x02000000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_24 IPU_REGISTERS_OFFSET+0x0000800C,0x01000000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_23 IPU_REGISTERS_OFFSET+0x0000800C,0x00800000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_15 IPU_REGISTERS_OFFSET+0x0000800C,0x00008000
+#define IPU_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_14 IPU_REGISTERS_OFFSET+0x0000800C,0x00004000
+
+#define IPU_IDMAC_ALT_SEP_ALPHA__ADDR                IPU_REGISTERS_OFFSET+0x00008010
+#define IPU_IDMAC_ALT_SEP_ALPHA__EMPTY               IPU_REGISTERS_OFFSET+0x00008010,0x00000000
+#define IPU_IDMAC_ALT_SEP_ALPHA__FULL                IPU_REGISTERS_OFFSET+0x00008010,0xffffffff
+#define IPU_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_29 IPU_REGISTERS_OFFSET+0x00008010,0x20000000
+#define IPU_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_24 IPU_REGISTERS_OFFSET+0x00008010,0x01000000
+#define IPU_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_23 IPU_REGISTERS_OFFSET+0x00008010,0x00800000
+
+#define IPU_IDMAC_CH_PRI_1__ADDR            IPU_REGISTERS_OFFSET+0x00008014
+#define IPU_IDMAC_CH_PRI_1__EMPTY           IPU_REGISTERS_OFFSET+0x00008014,0x00000000
+#define IPU_IDMAC_CH_PRI_1__FULL            IPU_REGISTERS_OFFSET+0x00008014,0xffffffff
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_29 IPU_REGISTERS_OFFSET+0x00008014,0x20000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_28 IPU_REGISTERS_OFFSET+0x00008014,0x10000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_27 IPU_REGISTERS_OFFSET+0x00008014,0x08000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_26 IPU_REGISTERS_OFFSET+0x00008014,0x04000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_25 IPU_REGISTERS_OFFSET+0x00008014,0x02000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_24 IPU_REGISTERS_OFFSET+0x00008014,0x01000000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_23 IPU_REGISTERS_OFFSET+0x00008014,0x00800000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_22 IPU_REGISTERS_OFFSET+0x00008014,0x00400000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_21 IPU_REGISTERS_OFFSET+0x00008014,0x00200000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_20 IPU_REGISTERS_OFFSET+0x00008014,0x00100000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_15 IPU_REGISTERS_OFFSET+0x00008014,0x00008000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_14 IPU_REGISTERS_OFFSET+0x00008014,0x00004000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_13 IPU_REGISTERS_OFFSET+0x00008014,0x00002000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_12 IPU_REGISTERS_OFFSET+0x00008014,0x00001000
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_11 IPU_REGISTERS_OFFSET+0x00008014,0x00000800
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_10 IPU_REGISTERS_OFFSET+0x00008014,0x00000400
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_9  IPU_REGISTERS_OFFSET+0x00008014,0x00000200
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_8  IPU_REGISTERS_OFFSET+0x00008014,0x00000100
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_5  IPU_REGISTERS_OFFSET+0x00008014,0x00000020
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_3  IPU_REGISTERS_OFFSET+0x00008014,0x00000008
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_2  IPU_REGISTERS_OFFSET+0x00008014,0x00000004
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_1  IPU_REGISTERS_OFFSET+0x00008014,0x00000002
+#define IPU_IDMAC_CH_PRI_1__IDMAC_CH_PRI_0  IPU_REGISTERS_OFFSET+0x00008014,0x00000001
+
+#define IPU_IDMAC_CH_PRI_2__ADDR            IPU_REGISTERS_OFFSET+0x00008018
+#define IPU_IDMAC_CH_PRI_2__EMPTY           IPU_REGISTERS_OFFSET+0x00008018,0x00000000
+#define IPU_IDMAC_CH_PRI_2__FULL            IPU_REGISTERS_OFFSET+0x00008018,0xffffffff
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_50 IPU_REGISTERS_OFFSET+0x00008018,0x00040000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_49 IPU_REGISTERS_OFFSET+0x00008018,0x00020000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_48 IPU_REGISTERS_OFFSET+0x00008018,0x00010000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_47 IPU_REGISTERS_OFFSET+0x00008018,0x00008000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_46 IPU_REGISTERS_OFFSET+0x00008018,0x00004000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_45 IPU_REGISTERS_OFFSET+0x00008018,0x00002000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_44 IPU_REGISTERS_OFFSET+0x00008018,0x00001000
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_43 IPU_REGISTERS_OFFSET+0x00008018,0x00000800
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_42 IPU_REGISTERS_OFFSET+0x00008018,0x00000400
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_41 IPU_REGISTERS_OFFSET+0x00008018,0x00000200
+#define IPU_IDMAC_CH_PRI_2__IDMAC_CH_PRI_40 IPU_REGISTERS_OFFSET+0x00008018,0x00000100
+
+#define IPU_IDMAC_WM_EN_1__ADDR           IPU_REGISTERS_OFFSET+0x0000801C
+#define IPU_IDMAC_WM_EN_1__EMPTY          IPU_REGISTERS_OFFSET+0x0000801C,0x00000000
+#define IPU_IDMAC_WM_EN_1__FULL           IPU_REGISTERS_OFFSET+0x0000801C,0xffffffff
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_29 IPU_REGISTERS_OFFSET+0x0000801C,0x20000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_28 IPU_REGISTERS_OFFSET+0x0000801C,0x10000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_27 IPU_REGISTERS_OFFSET+0x0000801C,0x08000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_26 IPU_REGISTERS_OFFSET+0x0000801C,0x04000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_25 IPU_REGISTERS_OFFSET+0x0000801C,0x02000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_24 IPU_REGISTERS_OFFSET+0x0000801C,0x01000000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_23 IPU_REGISTERS_OFFSET+0x0000801C,0x00800000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_14 IPU_REGISTERS_OFFSET+0x0000801C,0x00004000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_13 IPU_REGISTERS_OFFSET+0x0000801C,0x00002000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_12 IPU_REGISTERS_OFFSET+0x0000801C,0x00001000
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_10 IPU_REGISTERS_OFFSET+0x0000801C,0x00000400
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_8  IPU_REGISTERS_OFFSET+0x0000801C,0x00000100
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_3  IPU_REGISTERS_OFFSET+0x0000801C,0x00000008
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_2  IPU_REGISTERS_OFFSET+0x0000801C,0x00000004
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_1  IPU_REGISTERS_OFFSET+0x0000801C,0x00000002
+#define IPU_IDMAC_WM_EN_1__IDMAC_WM_EN_0  IPU_REGISTERS_OFFSET+0x0000801C,0x00000001
+
+#define IPU_IDMAC_WM_EN_2__ADDR           IPU_REGISTERS_OFFSET+0x00008020
+#define IPU_IDMAC_WM_EN_2__EMPTY          IPU_REGISTERS_OFFSET+0x00008020,0x00000000
+#define IPU_IDMAC_WM_EN_2__FULL           IPU_REGISTERS_OFFSET+0x00008020,0xffffffff
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_44 IPU_REGISTERS_OFFSET+0x00008020,0x00001000
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_43 IPU_REGISTERS_OFFSET+0x00008020,0x00000800
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_42 IPU_REGISTERS_OFFSET+0x00008020,0x00000400
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_41 IPU_REGISTERS_OFFSET+0x00008020,0x00000200
+#define IPU_IDMAC_WM_EN_2__IDMAC_WM_EN_40 IPU_REGISTERS_OFFSET+0x00008020,0x00000100
+
+#define IPU_IDMAC_LOCK_EN_1__ADDR             IPU_REGISTERS_OFFSET+0x00008024
+#define IPU_IDMAC_LOCK_EN_1__EMPTY            IPU_REGISTERS_OFFSET+0x00008024,0x00000000
+#define IPU_IDMAC_LOCK_EN_1__FULL             IPU_REGISTERS_OFFSET+0x00008024,0xffffffff
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_28 IPU_REGISTERS_OFFSET+0x00008024,0x00300000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_27 IPU_REGISTERS_OFFSET+0x00008024,0x000C0000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_23 IPU_REGISTERS_OFFSET+0x00008024,0x00030000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_22 IPU_REGISTERS_OFFSET+0x00008024,0x0000C000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_21 IPU_REGISTERS_OFFSET+0x00008024,0x00003000
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_20 IPU_REGISTERS_OFFSET+0x00008024,0x00000C00
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_15 IPU_REGISTERS_OFFSET+0x00008024,0x00000300
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_14 IPU_REGISTERS_OFFSET+0x00008024,0x000000C0
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_12 IPU_REGISTERS_OFFSET+0x00008024,0x00000030
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_11 IPU_REGISTERS_OFFSET+0x00008024,0x0000000C
+#define IPU_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_5  IPU_REGISTERS_OFFSET+0x00008024,0x00000003
+
+#define IPU_IDMAC_LOCK_EN_2__ADDR             IPU_REGISTERS_OFFSET+0x00008028
+#define IPU_IDMAC_LOCK_EN_2__EMPTY            IPU_REGISTERS_OFFSET+0x00008028,0x00000000
+#define IPU_IDMAC_LOCK_EN_2__FULL             IPU_REGISTERS_OFFSET+0x00008028,0xffffffff
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_50 IPU_REGISTERS_OFFSET+0x00008028,0x00000C00
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_49 IPU_REGISTERS_OFFSET+0x00008028,0x00000300
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_48 IPU_REGISTERS_OFFSET+0x00008028,0x000000C0
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_47 IPU_REGISTERS_OFFSET+0x00008028,0x00000030
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_46 IPU_REGISTERS_OFFSET+0x00008028,0x0000000C
+#define IPU_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_45 IPU_REGISTERS_OFFSET+0x00008028,0x00000003
+
+#define IPU_IDMAC_SUB_ADDR_0__ADDR  IPU_REGISTERS_OFFSET+0x0000802C
+#define IPU_IDMAC_SUB_ADDR_0__EMPTY IPU_REGISTERS_OFFSET+0x0000802C,0x00000000
+#define IPU_IDMAC_SUB_ADDR_0__FULL  IPU_REGISTERS_OFFSET+0x0000802C,0xffffffff
+
+#define IPU_IDMAC_SUB_ADDR_1__ADDR              IPU_REGISTERS_OFFSET+0x00008030
+#define IPU_IDMAC_SUB_ADDR_1__EMPTY             IPU_REGISTERS_OFFSET+0x00008030,0x00000000
+#define IPU_IDMAC_SUB_ADDR_1__FULL              IPU_REGISTERS_OFFSET+0x00008030,0xffffffff
+#define IPU_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_33 IPU_REGISTERS_OFFSET+0x00008030,0x7F000000
+#define IPU_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_29 IPU_REGISTERS_OFFSET+0x00008030,0x007F0000
+#define IPU_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_24 IPU_REGISTERS_OFFSET+0x00008030,0x00007F00
+#define IPU_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_23 IPU_REGISTERS_OFFSET+0x00008030,0x0000007F
+
+#define IPU_IDMAC_SUB_ADDR_2__ADDR              IPU_REGISTERS_OFFSET+0x00008034
+#define IPU_IDMAC_SUB_ADDR_2__EMPTY             IPU_REGISTERS_OFFSET+0x00008034,0x00000000
+#define IPU_IDMAC_SUB_ADDR_2__FULL              IPU_REGISTERS_OFFSET+0x00008034,0xffffffff
+#define IPU_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_52 IPU_REGISTERS_OFFSET+0x00008034,0x007F0000
+#define IPU_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_51 IPU_REGISTERS_OFFSET+0x00008034,0x00007F00
+#define IPU_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_41 IPU_REGISTERS_OFFSET+0x00008034,0x0000007F
+
+#define IPU_IDMAC_SUB_ADDR_3__ADDR              IPU_REGISTERS_OFFSET+0x00008038
+#define IPU_IDMAC_SUB_ADDR_3__EMPTY             IPU_REGISTERS_OFFSET+0x00008038,0x00000000
+#define IPU_IDMAC_SUB_ADDR_3__FULL              IPU_REGISTERS_OFFSET+0x00008038,0xffffffff
+#define IPU_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_27 IPU_REGISTERS_OFFSET+0x00008038,0x7F000000
+#define IPU_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_13 IPU_REGISTERS_OFFSET+0x00008038,0x007F0000
+#define IPU_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_10 IPU_REGISTERS_OFFSET+0x00008038,0x00007F00
+#define IPU_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_9  IPU_REGISTERS_OFFSET+0x00008038,0x0000007F
+
+#define IPU_IDMAC_SUB_ADDR_4__ADDR              IPU_REGISTERS_OFFSET+0x0000803C
+#define IPU_IDMAC_SUB_ADDR_4__EMPTY             IPU_REGISTERS_OFFSET+0x0000803C,0x00000000
+#define IPU_IDMAC_SUB_ADDR_4__FULL              IPU_REGISTERS_OFFSET+0x0000803C,0xffffffff
+#define IPU_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_21 IPU_REGISTERS_OFFSET+0x0000803C,0x007F0000
+#define IPU_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_8  IPU_REGISTERS_OFFSET+0x0000803C,0x00007F00
+#define IPU_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_28 IPU_REGISTERS_OFFSET+0x0000803C,0x0000007F
+
+#define IPU_IDMAC_BNDM_EN_1__ADDR             IPU_REGISTERS_OFFSET+0x00008040
+#define IPU_IDMAC_BNDM_EN_1__EMPTY            IPU_REGISTERS_OFFSET+0x00008040,0x00000000
+#define IPU_IDMAC_BNDM_EN_1__FULL             IPU_REGISTERS_OFFSET+0x00008040,0xffffffff
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_26 IPU_REGISTERS_OFFSET+0x00008040,0x04000000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_25 IPU_REGISTERS_OFFSET+0x00008040,0x02000000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_22 IPU_REGISTERS_OFFSET+0x00008040,0x00400000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_21 IPU_REGISTERS_OFFSET+0x00008040,0x00200000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_20 IPU_REGISTERS_OFFSET+0x00008040,0x00100000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_12 IPU_REGISTERS_OFFSET+0x00008040,0x00001000
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_11 IPU_REGISTERS_OFFSET+0x00008040,0x00000800
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_10 IPU_REGISTERS_OFFSET+0x00008040,0x00000400
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_9  IPU_REGISTERS_OFFSET+0x00008040,0x00000200
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_8  IPU_REGISTERS_OFFSET+0x00008040,0x00000100
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_5  IPU_REGISTERS_OFFSET+0x00008040,0x00000020
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_3  IPU_REGISTERS_OFFSET+0x00008040,0x00000008
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_2  IPU_REGISTERS_OFFSET+0x00008040,0x00000004
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_1  IPU_REGISTERS_OFFSET+0x00008040,0x00000002
+#define IPU_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_0  IPU_REGISTERS_OFFSET+0x00008040,0x00000001
+
+#define IPU_IDMAC_BNDM_EN_2__ADDR             IPU_REGISTERS_OFFSET+0x00008044
+#define IPU_IDMAC_BNDM_EN_2__EMPTY            IPU_REGISTERS_OFFSET+0x00008044,0x00000000
+#define IPU_IDMAC_BNDM_EN_2__FULL             IPU_REGISTERS_OFFSET+0x00008044,0xffffffff
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_50 IPU_REGISTERS_OFFSET+0x00008044,0x00040000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_49 IPU_REGISTERS_OFFSET+0x00008044,0x00020000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_48 IPU_REGISTERS_OFFSET+0x00008044,0x00010000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_47 IPU_REGISTERS_OFFSET+0x00008044,0x00008000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_46 IPU_REGISTERS_OFFSET+0x00008044,0x00004000
+#define IPU_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_45 IPU_REGISTERS_OFFSET+0x00008044,0x00002000
+
+#define IPU_IDMAC_SC_CORD__ADDR  IPU_REGISTERS_OFFSET+0x00008048
+#define IPU_IDMAC_SC_CORD__EMPTY IPU_REGISTERS_OFFSET+0x00008048,0x00000000
+#define IPU_IDMAC_SC_CORD__FULL  IPU_REGISTERS_OFFSET+0x00008048,0xffffffff
+#define IPU_IDMAC_SC_CORD__SX0   IPU_REGISTERS_OFFSET+0x00008048,0x0FFF0000
+#define IPU_IDMAC_SC_CORD__SY0   IPU_REGISTERS_OFFSET+0x00008048,0x000007FF
+
+#define IPU_IDMAC_SC_CORD1__ADDR  IPU_REGISTERS_OFFSET+0x0000804C
+#define IPU_IDMAC_SC_CORD1__EMPTY IPU_REGISTERS_OFFSET+0x0000804C,0x00000000
+#define IPU_IDMAC_SC_CORD1__FULL  IPU_REGISTERS_OFFSET+0x0000804C,0xffffffff
+#define IPU_IDMAC_SC_CORD1__SX1   IPU_REGISTERS_OFFSET+0x0000804C,0x0FFF0000
+#define IPU_IDMAC_SC_CORD1__SY1   IPU_REGISTERS_OFFSET+0x0000804C,0x000007FF
+
+#define IPU_IDMAC_CH_BUSY_1__ADDR             IPU_REGISTERS_OFFSET+0x00008100
+#define IPU_IDMAC_CH_BUSY_1__EMPTY            IPU_REGISTERS_OFFSET+0x00008100,0x00000000
+#define IPU_IDMAC_CH_BUSY_1__FULL             IPU_REGISTERS_OFFSET+0x00008100,0xffffffff
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_31 IPU_REGISTERS_OFFSET+0x00008100,0x80000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_29 IPU_REGISTERS_OFFSET+0x00008100,0x20000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_28 IPU_REGISTERS_OFFSET+0x00008100,0x10000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_27 IPU_REGISTERS_OFFSET+0x00008100,0x08000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_26 IPU_REGISTERS_OFFSET+0x00008100,0x04000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_25 IPU_REGISTERS_OFFSET+0x00008100,0x02000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_24 IPU_REGISTERS_OFFSET+0x00008100,0x01000000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_23 IPU_REGISTERS_OFFSET+0x00008100,0x00800000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_22 IPU_REGISTERS_OFFSET+0x00008100,0x00400000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_21 IPU_REGISTERS_OFFSET+0x00008100,0x00200000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_20 IPU_REGISTERS_OFFSET+0x00008100,0x00100000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_18 IPU_REGISTERS_OFFSET+0x00008100,0x00040000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_17 IPU_REGISTERS_OFFSET+0x00008100,0x00020000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_15 IPU_REGISTERS_OFFSET+0x00008100,0x00008000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_14 IPU_REGISTERS_OFFSET+0x00008100,0x00004000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_13 IPU_REGISTERS_OFFSET+0x00008100,0x00002000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_12 IPU_REGISTERS_OFFSET+0x00008100,0x00001000
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_11 IPU_REGISTERS_OFFSET+0x00008100,0x00000800
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_10 IPU_REGISTERS_OFFSET+0x00008100,0x00000400
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_9  IPU_REGISTERS_OFFSET+0x00008100,0x00000200
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_8  IPU_REGISTERS_OFFSET+0x00008100,0x00000100
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_5  IPU_REGISTERS_OFFSET+0x00008100,0x00000020
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_3  IPU_REGISTERS_OFFSET+0x00008100,0x00000008
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_2  IPU_REGISTERS_OFFSET+0x00008100,0x00000004
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_1  IPU_REGISTERS_OFFSET+0x00008100,0x00000002
+#define IPU_IDMAC_CH_BUSY_1__IDMAC_CH_BUSY_0  IPU_REGISTERS_OFFSET+0x00008100,0x00000001
+
+#define IPU_IDMAC_CH_BUSY_2__ADDR             IPU_REGISTERS_OFFSET+0x00008104
+#define IPU_IDMAC_CH_BUSY_2__EMPTY            IPU_REGISTERS_OFFSET+0x00008104,0x00000000
+#define IPU_IDMAC_CH_BUSY_2__FULL             IPU_REGISTERS_OFFSET+0x00008104,0xffffffff
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_52 IPU_REGISTERS_OFFSET+0x00008104,0x00100000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_51 IPU_REGISTERS_OFFSET+0x00008104,0x00080000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_50 IPU_REGISTERS_OFFSET+0x00008104,0x00040000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_49 IPU_REGISTERS_OFFSET+0x00008104,0x00020000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_48 IPU_REGISTERS_OFFSET+0x00008104,0x00010000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_47 IPU_REGISTERS_OFFSET+0x00008104,0x00008000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_46 IPU_REGISTERS_OFFSET+0x00008104,0x00004000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_45 IPU_REGISTERS_OFFSET+0x00008104,0x00002000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_44 IPU_REGISTERS_OFFSET+0x00008104,0x00001000
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_43 IPU_REGISTERS_OFFSET+0x00008104,0x00000800
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_42 IPU_REGISTERS_OFFSET+0x00008104,0x00000400
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_41 IPU_REGISTERS_OFFSET+0x00008104,0x00000200
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_40 IPU_REGISTERS_OFFSET+0x00008104,0x00000100
+#define IPU_IDMAC_CH_BUSY_2__IDMAC_CH_BUSY_33 IPU_REGISTERS_OFFSET+0x00008104,0x00000002
+
+#define IPU_DP_COM_CONF_SYNC__ADDR                     IPU_MEMORY_OFFSET+0x0040000
+#define IPU_DP_COM_CONF_SYNC__EMPTY                    IPU_MEMORY_OFFSET+0x0040000,0x00000000
+#define IPU_DP_COM_CONF_SYNC__FULL                     IPU_MEMORY_OFFSET+0x0040000,0xffffffff
+#define IPU_DP_COM_CONF_SYNC__DP_GAMMA_YUV_EN_SYNC     IPU_MEMORY_OFFSET+0x0040000,0x00002000
+#define IPU_DP_COM_CONF_SYNC__DP_GAMMA_EN_SYNC         IPU_MEMORY_OFFSET+0x0040000,0x00001000
+#define IPU_DP_COM_CONF_SYNC__DP_CSC_YUV_SAT_MODE_SYNC IPU_MEMORY_OFFSET+0x0040000,0x00000800
+#define IPU_DP_COM_CONF_SYNC__DP_CSC_GAMUT_SAT_EN_SYNC IPU_MEMORY_OFFSET+0x0040000,0x00000400
+#define IPU_DP_COM_CONF_SYNC__DP_CSC_DEF_SYNC          IPU_MEMORY_OFFSET+0x0040000,0x00000300
+#define IPU_DP_COM_CONF_SYNC__DP_COC_SYNC              IPU_MEMORY_OFFSET+0x0040000,0x00000070
+#define IPU_DP_COM_CONF_SYNC__DP_GWCKE_SYNC            IPU_MEMORY_OFFSET+0x0040000,0x00000008
+#define IPU_DP_COM_CONF_SYNC__DP_GWAM_SYNC             IPU_MEMORY_OFFSET+0x0040000,0x00000004
+#define IPU_DP_COM_CONF_SYNC__DP_GWSEL_SYNC            IPU_MEMORY_OFFSET+0x0040000,0x00000002
+#define IPU_DP_COM_CONF_SYNC__DP_FG_EN_SYNC            IPU_MEMORY_OFFSET+0x0040000,0x00000001
+
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__ADDR          IPU_MEMORY_OFFSET+0x0040004
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__EMPTY         IPU_MEMORY_OFFSET+0x0040004,0x00000000
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__FULL          IPU_MEMORY_OFFSET+0x0040004,0xffffffff
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__DP_GWAV_SYNC  IPU_MEMORY_OFFSET+0x0040004,0xFF000000
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKR_SYNC IPU_MEMORY_OFFSET+0x0040004,0x00FF0000
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKG_SYNC IPU_MEMORY_OFFSET+0x0040004,0x0000FF00
+#define IPU_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKB_SYNC IPU_MEMORY_OFFSET+0x0040004,0x000000FF
+
+#define IPU_DP_FG_POS_SYNC__ADDR         IPU_MEMORY_OFFSET+0x0040008
+#define IPU_DP_FG_POS_SYNC__EMPTY        IPU_MEMORY_OFFSET+0x0040008,0x00000000
+#define IPU_DP_FG_POS_SYNC__FULL         IPU_MEMORY_OFFSET+0x0040008,0xffffffff
+#define IPU_DP_FG_POS_SYNC__DP_FGXP_SYNC IPU_MEMORY_OFFSET+0x0040008,0x07FF0000
+#define IPU_DP_FG_POS_SYNC__DP_FGYP_SYNC IPU_MEMORY_OFFSET+0x0040008,0x000007FF
+
+#define IPU_DP_CUR_POS_SYNC__ADDR        IPU_MEMORY_OFFSET+0x004000C
+#define IPU_DP_CUR_POS_SYNC__EMPTY       IPU_MEMORY_OFFSET+0x004000C,0x00000000
+#define IPU_DP_CUR_POS_SYNC__FULL        IPU_MEMORY_OFFSET+0x004000C,0xffffffff
+#define IPU_DP_CUR_POS_SYNC__DP_CXW_SYNC IPU_MEMORY_OFFSET+0x004000C,0xF8000000
+#define IPU_DP_CUR_POS_SYNC__DP_CXP_SYNC IPU_MEMORY_OFFSET+0x004000C,0x07FF0000
+#define IPU_DP_CUR_POS_SYNC__DP_CYH_SYNC IPU_MEMORY_OFFSET+0x004000C,0x0000F800
+#define IPU_DP_CUR_POS_SYNC__DP_CYP_SYNC IPU_MEMORY_OFFSET+0x004000C,0x000007FF
+
+#define IPU_DP_CUR_MAP_SYNC__ADDR              IPU_MEMORY_OFFSET+0x0040010
+#define IPU_DP_CUR_MAP_SYNC__EMPTY             IPU_MEMORY_OFFSET+0x0040010,0x00000000
+#define IPU_DP_CUR_MAP_SYNC__FULL              IPU_MEMORY_OFFSET+0x0040010,0xffffffff
+#define IPU_DP_CUR_MAP_SYNC__DP_CUR_COL_R_SYNC IPU_MEMORY_OFFSET+0x0040010,0x00FF0000
+#define IPU_DP_CUR_MAP_SYNC__DP_CUR_COL_G_SYNC IPU_MEMORY_OFFSET+0x0040010,0x0000FF00
+#define IPU_DP_CUR_MAP_SYNC__DP_CUR_COL_B_SYNC IPU_MEMORY_OFFSET+0x0040010,0x000000FF
+
+#define IPU_DP_GAMMA_C_SYNC_0__ADDR              IPU_MEMORY_OFFSET+0x0040014
+#define IPU_DP_GAMMA_C_SYNC_0__EMPTY             IPU_MEMORY_OFFSET+0x0040014,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_0__FULL              IPU_MEMORY_OFFSET+0x0040014,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_1 IPU_MEMORY_OFFSET+0x0040014,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_0 IPU_MEMORY_OFFSET+0x0040014,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_1__ADDR              IPU_MEMORY_OFFSET+0x0040018
+#define IPU_DP_GAMMA_C_SYNC_1__EMPTY             IPU_MEMORY_OFFSET+0x0040018,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_1__FULL              IPU_MEMORY_OFFSET+0x0040018,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_3 IPU_MEMORY_OFFSET+0x0040018,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_2 IPU_MEMORY_OFFSET+0x0040018,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_2__ADDR              IPU_MEMORY_OFFSET+0x004001C
+#define IPU_DP_GAMMA_C_SYNC_2__EMPTY             IPU_MEMORY_OFFSET+0x004001C,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_2__FULL              IPU_MEMORY_OFFSET+0x004001C,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_5 IPU_MEMORY_OFFSET+0x004001C,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_4 IPU_MEMORY_OFFSET+0x004001C,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_3__ADDR              IPU_MEMORY_OFFSET+0x0040020
+#define IPU_DP_GAMMA_C_SYNC_3__EMPTY             IPU_MEMORY_OFFSET+0x0040020,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_3__FULL              IPU_MEMORY_OFFSET+0x0040020,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_7 IPU_MEMORY_OFFSET+0x0040020,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_6 IPU_MEMORY_OFFSET+0x0040020,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_4__ADDR              IPU_MEMORY_OFFSET+0x0040024
+#define IPU_DP_GAMMA_C_SYNC_4__EMPTY             IPU_MEMORY_OFFSET+0x0040024,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_4__FULL              IPU_MEMORY_OFFSET+0x0040024,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_9 IPU_MEMORY_OFFSET+0x0040024,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_8 IPU_MEMORY_OFFSET+0x0040024,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_5__ADDR               IPU_MEMORY_OFFSET+0x0040028
+#define IPU_DP_GAMMA_C_SYNC_5__EMPTY              IPU_MEMORY_OFFSET+0x0040028,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_5__FULL               IPU_MEMORY_OFFSET+0x0040028,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_11 IPU_MEMORY_OFFSET+0x0040028,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_10 IPU_MEMORY_OFFSET+0x0040028,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_6__ADDR               IPU_MEMORY_OFFSET+0x004002C
+#define IPU_DP_GAMMA_C_SYNC_6__EMPTY              IPU_MEMORY_OFFSET+0x004002C,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_6__FULL               IPU_MEMORY_OFFSET+0x004002C,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_13 IPU_MEMORY_OFFSET+0x004002C,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_12 IPU_MEMORY_OFFSET+0x004002C,0x000001FF
+
+#define IPU_DP_GAMMA_C_SYNC_7__ADDR               IPU_MEMORY_OFFSET+0x0040030
+#define IPU_DP_GAMMA_C_SYNC_7__EMPTY              IPU_MEMORY_OFFSET+0x0040030,0x00000000
+#define IPU_DP_GAMMA_C_SYNC_7__FULL               IPU_MEMORY_OFFSET+0x0040030,0xffffffff
+#define IPU_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_15 IPU_MEMORY_OFFSET+0x0040030,0x01FF0000
+#define IPU_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_14 IPU_MEMORY_OFFSET+0x0040030,0x000001FF
+
+#define IPU_DP_GAMMA_S_SYNC_0__ADDR              IPU_MEMORY_OFFSET+0x0040034
+#define IPU_DP_GAMMA_S_SYNC_0__EMPTY             IPU_MEMORY_OFFSET+0x0040034,0x00000000
+#define IPU_DP_GAMMA_S_SYNC_0__FULL              IPU_MEMORY_OFFSET+0x0040034,0xffffffff
+#define IPU_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_3 IPU_MEMORY_OFFSET+0x0040034,0xFF000000
+#define IPU_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_2 IPU_MEMORY_OFFSET+0x0040034,0x00FF0000
+#define IPU_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_1 IPU_MEMORY_OFFSET+0x0040034,0x0000FF00
+#define IPU_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_0 IPU_MEMORY_OFFSET+0x0040034,0x000000FF
+
+#define IPU_DP_GAMMA_S_SYNC_1__ADDR              IPU_MEMORY_OFFSET+0x0040038
+#define IPU_DP_GAMMA_S_SYNC_1__EMPTY             IPU_MEMORY_OFFSET+0x0040038,0x00000000
+#define IPU_DP_GAMMA_S_SYNC_1__FULL              IPU_MEMORY_OFFSET+0x0040038,0xffffffff
+#define IPU_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_7 IPU_MEMORY_OFFSET+0x0040038,0xFF000000
+#define IPU_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_6 IPU_MEMORY_OFFSET+0x0040038,0x00FF0000
+#define IPU_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_5 IPU_MEMORY_OFFSET+0x0040038,0x0000FF00
+#define IPU_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_4 IPU_MEMORY_OFFSET+0x0040038,0x000000FF
+
+#define IPU_DP_GAMMA_S_SYNC_2__ADDR               IPU_MEMORY_OFFSET+0x004003C
+#define IPU_DP_GAMMA_S_SYNC_2__EMPTY              IPU_MEMORY_OFFSET+0x004003C,0x00000000
+#define IPU_DP_GAMMA_S_SYNC_2__FULL               IPU_MEMORY_OFFSET+0x004003C,0xffffffff
+#define IPU_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_11 IPU_MEMORY_OFFSET+0x004003C,0xFF000000
+#define IPU_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_10 IPU_MEMORY_OFFSET+0x004003C,0x00FF0000
+#define IPU_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_9  IPU_MEMORY_OFFSET+0x004003C,0x0000FF00
+#define IPU_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_8  IPU_MEMORY_OFFSET+0x004003C,0x000000FF
+
+#define IPU_DP_GAMMA_S_SYNC_3__ADDR               IPU_MEMORY_OFFSET+0x0040040
+#define IPU_DP_GAMMA_S_SYNC_3__EMPTY              IPU_MEMORY_OFFSET+0x0040040,0x00000000
+#define IPU_DP_GAMMA_S_SYNC_3__FULL               IPU_MEMORY_OFFSET+0x0040040,0xffffffff
+#define IPU_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_15 IPU_MEMORY_OFFSET+0x0040040,0xFF000000
+#define IPU_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_14 IPU_MEMORY_OFFSET+0x0040040,0x00FF0000
+#define IPU_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_13 IPU_MEMORY_OFFSET+0x0040040,0x0000FF00
+#define IPU_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_12 IPU_MEMORY_OFFSET+0x0040040,0x000000FF
+
+#define IPU_DP_CSCA_SYNC_0__ADDR            IPU_MEMORY_OFFSET+0x0040044
+#define IPU_DP_CSCA_SYNC_0__EMPTY           IPU_MEMORY_OFFSET+0x0040044,0x00000000
+#define IPU_DP_CSCA_SYNC_0__FULL            IPU_MEMORY_OFFSET+0x0040044,0xffffffff
+#define IPU_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_1 IPU_MEMORY_OFFSET+0x0040044,0x03FF0000
+#define IPU_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_0 IPU_MEMORY_OFFSET+0x0040044,0x000003FF
+
+#define IPU_DP_CSCA_SYNC_1__ADDR            IPU_MEMORY_OFFSET+0x0040048
+#define IPU_DP_CSCA_SYNC_1__EMPTY           IPU_MEMORY_OFFSET+0x0040048,0x00000000
+#define IPU_DP_CSCA_SYNC_1__FULL            IPU_MEMORY_OFFSET+0x0040048,0xffffffff
+#define IPU_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_3 IPU_MEMORY_OFFSET+0x0040048,0x03FF0000
+#define IPU_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_2 IPU_MEMORY_OFFSET+0x0040048,0x000003FF
+
+#define IPU_DP_CSCA_SYNC_2__ADDR            IPU_MEMORY_OFFSET+0x004004C
+#define IPU_DP_CSCA_SYNC_2__EMPTY           IPU_MEMORY_OFFSET+0x004004C,0x00000000
+#define IPU_DP_CSCA_SYNC_2__FULL            IPU_MEMORY_OFFSET+0x004004C,0xffffffff
+#define IPU_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_5 IPU_MEMORY_OFFSET+0x004004C,0x03FF0000
+#define IPU_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_4 IPU_MEMORY_OFFSET+0x004004C,0x000003FF
+
+#define IPU_DP_CSCA_SYNC_3__ADDR            IPU_MEMORY_OFFSET+0x0040050
+#define IPU_DP_CSCA_SYNC_3__EMPTY           IPU_MEMORY_OFFSET+0x0040050,0x00000000
+#define IPU_DP_CSCA_SYNC_3__FULL            IPU_MEMORY_OFFSET+0x0040050,0xffffffff
+#define IPU_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_7 IPU_MEMORY_OFFSET+0x0040050,0x03FF0000
+#define IPU_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_6 IPU_MEMORY_OFFSET+0x0040050,0x000003FF
+
+#define IPU_DP_CSC_SYNC_0__ADDR           IPU_MEMORY_OFFSET+0x0040054
+#define IPU_DP_CSC_SYNC_0__EMPTY          IPU_MEMORY_OFFSET+0x0040054,0x00000000
+#define IPU_DP_CSC_SYNC_0__FULL           IPU_MEMORY_OFFSET+0x0040054,0xffffffff
+#define IPU_DP_CSC_SYNC_0__DP_CSC_S0_SYNC IPU_MEMORY_OFFSET+0x0040054,0xC0000000
+#define IPU_DP_CSC_SYNC_0__DP_CSC_B0_SYNC IPU_MEMORY_OFFSET+0x0040054,0x3FFF0000
+#define IPU_DP_CSC_SYNC_0__DP_CSC_A8_SYNC IPU_MEMORY_OFFSET+0x0040054,0x000003FF
+
+#define IPU_DP_CSC_SYNC_1__ADDR           IPU_MEMORY_OFFSET+0x0040058
+#define IPU_DP_CSC_SYNC_1__EMPTY          IPU_MEMORY_OFFSET+0x0040058,0x00000000
+#define IPU_DP_CSC_SYNC_1__FULL           IPU_MEMORY_OFFSET+0x0040058,0xffffffff
+#define IPU_DP_CSC_SYNC_1__DP_CSC_S2_SYNC IPU_MEMORY_OFFSET+0x0040058,0xC0000000
+#define IPU_DP_CSC_SYNC_1__DP_CSC_B2_SYNC IPU_MEMORY_OFFSET+0x0040058,0x3FFF0000
+#define IPU_DP_CSC_SYNC_1__DP_CSC_S1_SYNC IPU_MEMORY_OFFSET+0x0040058,0x0000C000
+#define IPU_DP_CSC_SYNC_1__DP_CSC_B1_SYNC IPU_MEMORY_OFFSET+0x0040058,0x00003FFF
+
+#define IPU_DP_CUR_POS_ALT__ADDR            IPU_MEMORY_OFFSET+0x004005C
+#define IPU_DP_CUR_POS_ALT__EMPTY           IPU_MEMORY_OFFSET+0x004005C,0x00000000
+#define IPU_DP_CUR_POS_ALT__FULL            IPU_MEMORY_OFFSET+0x004005C,0xffffffff
+#define IPU_DP_CUR_POS_ALT__DP_CXW_SYNC_ALT IPU_MEMORY_OFFSET+0x004005C,0xF8000000
+#define IPU_DP_CUR_POS_ALT__DP_CXP_SYNC_ALT IPU_MEMORY_OFFSET+0x004005C,0x07FF0000
+#define IPU_DP_CUR_POS_ALT__DP_CYH_SYNC_ALT IPU_MEMORY_OFFSET+0x004005C,0x0000F800
+#define IPU_DP_CUR_POS_ALT__DP_CYP_SYNC_ALT IPU_MEMORY_OFFSET+0x004005C,0x000007FF
+
+#define IPU_DP_COM_CONF_ASYNC0__ADDR                       IPU_MEMORY_OFFSET+0x0040060
+#define IPU_DP_COM_CONF_ASYNC0__EMPTY                      IPU_MEMORY_OFFSET+0x0040060,0x00000000
+#define IPU_DP_COM_CONF_ASYNC0__FULL                       IPU_MEMORY_OFFSET+0x0040060,0xffffffff
+#define IPU_DP_COM_CONF_ASYNC0__DP_GAMMA_YUV_EN_ASYNC0     IPU_MEMORY_OFFSET+0x0040060,0x00002000
+#define IPU_DP_COM_CONF_ASYNC0__DP_GAMMA_EN_ASYNC0         IPU_MEMORY_OFFSET+0x0040060,0x00001000
+#define IPU_DP_COM_CONF_ASYNC0__DP_CSC_YUV_SAT_MODE_ASYNC0 IPU_MEMORY_OFFSET+0x0040060,0x00000800
+#define IPU_DP_COM_CONF_ASYNC0__DP_CSC_GAMUT_SAT_EN_ASYNC0 IPU_MEMORY_OFFSET+0x0040060,0x00000400
+#define IPU_DP_COM_CONF_ASYNC0__DP_CSC_DEF_ASYNC0          IPU_MEMORY_OFFSET+0x0040060,0x00000300
+#define IPU_DP_COM_CONF_ASYNC0__DP_COC_ASYNC0              IPU_MEMORY_OFFSET+0x0040060,0x00000070
+#define IPU_DP_COM_CONF_ASYNC0__DP_GWCKE_ASYNC0            IPU_MEMORY_OFFSET+0x0040060,0x00000008
+#define IPU_DP_COM_CONF_ASYNC0__DP_GWAM_ASYNC0             IPU_MEMORY_OFFSET+0x0040060,0x00000004
+#define IPU_DP_COM_CONF_ASYNC0__DP_GWSEL_ASYNC0            IPU_MEMORY_OFFSET+0x0040060,0x00000002
+
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__ADDR            IPU_MEMORY_OFFSET+0x0040064
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__EMPTY           IPU_MEMORY_OFFSET+0x0040064,0x00000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__FULL            IPU_MEMORY_OFFSET+0x0040064,0xffffffff
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWAV_ASYNC0  IPU_MEMORY_OFFSET+0x0040064,0xFF000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKR_ASYNC0 IPU_MEMORY_OFFSET+0x0040064,0x00FF0000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKG_ASYNC0 IPU_MEMORY_OFFSET+0x0040064,0x0000FF00
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKB_ASYNC0 IPU_MEMORY_OFFSET+0x0040064,0x000000FF
+
+#define IPU_DP_FG_POS_ASYNC0__ADDR           IPU_MEMORY_OFFSET+0x0040068
+#define IPU_DP_FG_POS_ASYNC0__EMPTY          IPU_MEMORY_OFFSET+0x0040068,0x00000000
+#define IPU_DP_FG_POS_ASYNC0__FULL           IPU_MEMORY_OFFSET+0x0040068,0xffffffff
+#define IPU_DP_FG_POS_ASYNC0__DP_FGXP_ASYNC0 IPU_MEMORY_OFFSET+0x0040068,0x07FF0000
+#define IPU_DP_FG_POS_ASYNC0__DP_FGYP_ASYNC0 IPU_MEMORY_OFFSET+0x0040068,0x000007FF
+
+#define IPU_DP_CUR_POS_ASYNC0__ADDR          IPU_MEMORY_OFFSET+0x004006C
+#define IPU_DP_CUR_POS_ASYNC0__EMPTY         IPU_MEMORY_OFFSET+0x004006C,0x00000000
+#define IPU_DP_CUR_POS_ASYNC0__FULL          IPU_MEMORY_OFFSET+0x004006C,0xffffffff
+#define IPU_DP_CUR_POS_ASYNC0__DP_CXW_ASYNC0 IPU_MEMORY_OFFSET+0x004006C,0xF8000000
+#define IPU_DP_CUR_POS_ASYNC0__DP_CXP_ASYNC0 IPU_MEMORY_OFFSET+0x004006C,0x07FF0000
+#define IPU_DP_CUR_POS_ASYNC0__DP_CYH_ASYNC0 IPU_MEMORY_OFFSET+0x004006C,0x0000F800
+#define IPU_DP_CUR_POS_ASYNC0__DP_CYP_ASYNC0 IPU_MEMORY_OFFSET+0x004006C,0x000007FF
+
+#define IPU_DP_CUR_MAP_ASYNC0__ADDR             IPU_MEMORY_OFFSET+0x0040070
+#define IPU_DP_CUR_MAP_ASYNC0__EMPTY            IPU_MEMORY_OFFSET+0x0040070,0x00000000
+#define IPU_DP_CUR_MAP_ASYNC0__FULL             IPU_MEMORY_OFFSET+0x0040070,0xffffffff
+#define IPU_DP_CUR_MAP_ASYNC0__CUR_COL_R_ASYNC0 IPU_MEMORY_OFFSET+0x0040070,0x00FF0000
+#define IPU_DP_CUR_MAP_ASYNC0__CUR_COL_G_ASYNC0 IPU_MEMORY_OFFSET+0x0040070,0x0000FF00
+#define IPU_DP_CUR_MAP_ASYNC0__CUR_COL_B_ASYNC0 IPU_MEMORY_OFFSET+0x0040070,0x000000FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_0__ADDR                IPU_MEMORY_OFFSET+0x0040074
+#define IPU_DP_GAMMA_C_ASYNC0_0__EMPTY               IPU_MEMORY_OFFSET+0x0040074,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_0__FULL                IPU_MEMORY_OFFSET+0x0040074,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_1 IPU_MEMORY_OFFSET+0x0040074,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_0 IPU_MEMORY_OFFSET+0x0040074,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_1__ADDR                IPU_MEMORY_OFFSET+0x0040078
+#define IPU_DP_GAMMA_C_ASYNC0_1__EMPTY               IPU_MEMORY_OFFSET+0x0040078,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_1__FULL                IPU_MEMORY_OFFSET+0x0040078,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_3 IPU_MEMORY_OFFSET+0x0040078,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_2 IPU_MEMORY_OFFSET+0x0040078,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_2__ADDR                IPU_MEMORY_OFFSET+0x004007C
+#define IPU_DP_GAMMA_C_ASYNC0_2__EMPTY               IPU_MEMORY_OFFSET+0x004007C,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_2__FULL                IPU_MEMORY_OFFSET+0x004007C,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_5 IPU_MEMORY_OFFSET+0x004007C,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_4 IPU_MEMORY_OFFSET+0x004007C,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_3__ADDR                IPU_MEMORY_OFFSET+0x0040080
+#define IPU_DP_GAMMA_C_ASYNC0_3__EMPTY               IPU_MEMORY_OFFSET+0x0040080,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_3__FULL                IPU_MEMORY_OFFSET+0x0040080,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_7 IPU_MEMORY_OFFSET+0x0040080,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_6 IPU_MEMORY_OFFSET+0x0040080,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_4__ADDR                IPU_MEMORY_OFFSET+0x0040084
+#define IPU_DP_GAMMA_C_ASYNC0_4__EMPTY               IPU_MEMORY_OFFSET+0x0040084,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_4__FULL                IPU_MEMORY_OFFSET+0x0040084,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_9 IPU_MEMORY_OFFSET+0x0040084,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_8 IPU_MEMORY_OFFSET+0x0040084,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_5__ADDR                 IPU_MEMORY_OFFSET+0x0040088
+#define IPU_DP_GAMMA_C_ASYNC0_5__EMPTY                IPU_MEMORY_OFFSET+0x0040088,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_5__FULL                 IPU_MEMORY_OFFSET+0x0040088,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_11 IPU_MEMORY_OFFSET+0x0040088,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_10 IPU_MEMORY_OFFSET+0x0040088,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_6__ADDR                 IPU_MEMORY_OFFSET+0x004008C
+#define IPU_DP_GAMMA_C_ASYNC0_6__EMPTY                IPU_MEMORY_OFFSET+0x004008C,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_6__FULL                 IPU_MEMORY_OFFSET+0x004008C,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_13 IPU_MEMORY_OFFSET+0x004008C,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_12 IPU_MEMORY_OFFSET+0x004008C,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC0_7__ADDR                 IPU_MEMORY_OFFSET+0x0040090
+#define IPU_DP_GAMMA_C_ASYNC0_7__EMPTY                IPU_MEMORY_OFFSET+0x0040090,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC0_7__FULL                 IPU_MEMORY_OFFSET+0x0040090,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_15 IPU_MEMORY_OFFSET+0x0040090,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_14 IPU_MEMORY_OFFSET+0x0040090,0x000001FF
+
+#define IPU_DP_GAMMA_S_ASYNC0_0__ADDR                IPU_MEMORY_OFFSET+0x0040094
+#define IPU_DP_GAMMA_S_ASYNC0_0__EMPTY               IPU_MEMORY_OFFSET+0x0040094,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC0_0__FULL                IPU_MEMORY_OFFSET+0x0040094,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_3 IPU_MEMORY_OFFSET+0x0040094,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_2 IPU_MEMORY_OFFSET+0x0040094,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_1 IPU_MEMORY_OFFSET+0x0040094,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_0 IPU_MEMORY_OFFSET+0x0040094,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC0_1__ADDR                IPU_MEMORY_OFFSET+0x0040098
+#define IPU_DP_GAMMA_S_ASYNC0_1__EMPTY               IPU_MEMORY_OFFSET+0x0040098,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC0_1__FULL                IPU_MEMORY_OFFSET+0x0040098,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_7 IPU_MEMORY_OFFSET+0x0040098,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_6 IPU_MEMORY_OFFSET+0x0040098,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_5 IPU_MEMORY_OFFSET+0x0040098,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_4 IPU_MEMORY_OFFSET+0x0040098,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC0_2__ADDR                 IPU_MEMORY_OFFSET+0x004009C
+#define IPU_DP_GAMMA_S_ASYNC0_2__EMPTY                IPU_MEMORY_OFFSET+0x004009C,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC0_2__FULL                 IPU_MEMORY_OFFSET+0x004009C,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_11 IPU_MEMORY_OFFSET+0x004009C,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_10 IPU_MEMORY_OFFSET+0x004009C,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_9  IPU_MEMORY_OFFSET+0x004009C,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_8  IPU_MEMORY_OFFSET+0x004009C,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC0_3__ADDR                 IPU_MEMORY_OFFSET+0x00400A0
+#define IPU_DP_GAMMA_S_ASYNC0_3__EMPTY                IPU_MEMORY_OFFSET+0x00400A0,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC0_3__FULL                 IPU_MEMORY_OFFSET+0x00400A0,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_15 IPU_MEMORY_OFFSET+0x00400A0,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_14 IPU_MEMORY_OFFSET+0x00400A0,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_13 IPU_MEMORY_OFFSET+0x00400A0,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_12 IPU_MEMORY_OFFSET+0x00400A0,0x000000FF
+
+#define IPU_DP_CSCA_ASYNC0_0__ADDR              IPU_MEMORY_OFFSET+0x00400A4
+#define IPU_DP_CSCA_ASYNC0_0__EMPTY             IPU_MEMORY_OFFSET+0x00400A4,0x00000000
+#define IPU_DP_CSCA_ASYNC0_0__FULL              IPU_MEMORY_OFFSET+0x00400A4,0xffffffff
+#define IPU_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_1 IPU_MEMORY_OFFSET+0x00400A4,0x03FF0000
+#define IPU_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_0 IPU_MEMORY_OFFSET+0x00400A4,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC0_1__ADDR              IPU_MEMORY_OFFSET+0x00400A8
+#define IPU_DP_CSCA_ASYNC0_1__EMPTY             IPU_MEMORY_OFFSET+0x00400A8,0x00000000
+#define IPU_DP_CSCA_ASYNC0_1__FULL              IPU_MEMORY_OFFSET+0x00400A8,0xffffffff
+#define IPU_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_3 IPU_MEMORY_OFFSET+0x00400A8,0x03FF0000
+#define IPU_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_2 IPU_MEMORY_OFFSET+0x00400A8,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC0_2__ADDR              IPU_MEMORY_OFFSET+0x00400AC
+#define IPU_DP_CSCA_ASYNC0_2__EMPTY             IPU_MEMORY_OFFSET+0x00400AC,0x00000000
+#define IPU_DP_CSCA_ASYNC0_2__FULL              IPU_MEMORY_OFFSET+0x00400AC,0xffffffff
+#define IPU_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_5 IPU_MEMORY_OFFSET+0x00400AC,0x03FF0000
+#define IPU_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_4 IPU_MEMORY_OFFSET+0x00400AC,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC0_3__ADDR              IPU_MEMORY_OFFSET+0x00400B0
+#define IPU_DP_CSCA_ASYNC0_3__EMPTY             IPU_MEMORY_OFFSET+0x00400B0,0x00000000
+#define IPU_DP_CSCA_ASYNC0_3__FULL              IPU_MEMORY_OFFSET+0x00400B0,0xffffffff
+#define IPU_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_7 IPU_MEMORY_OFFSET+0x00400B0,0x03FF0000
+#define IPU_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_6 IPU_MEMORY_OFFSET+0x00400B0,0x000003FF
+
+#define IPU_DP_CSC_ASYNC0_0__ADDR             IPU_MEMORY_OFFSET+0x00400B4
+#define IPU_DP_CSC_ASYNC0_0__EMPTY            IPU_MEMORY_OFFSET+0x00400B4,0x00000000
+#define IPU_DP_CSC_ASYNC0_0__FULL             IPU_MEMORY_OFFSET+0x00400B4,0xffffffff
+#define IPU_DP_CSC_ASYNC0_0__DP_CSC_S0_ASYNC0 IPU_MEMORY_OFFSET+0x00400B4,0xC0000000
+#define IPU_DP_CSC_ASYNC0_0__DP_CSC_B0_ASYNC0 IPU_MEMORY_OFFSET+0x00400B4,0x3FFF0000
+#define IPU_DP_CSC_ASYNC0_0__DP_CSC_A8_ASYNC0 IPU_MEMORY_OFFSET+0x00400B4,0x000003FF
+
+#define IPU_DP_CSC_ASYNC0_1__ADDR             IPU_MEMORY_OFFSET+0x00400B8
+#define IPU_DP_CSC_ASYNC0_1__EMPTY            IPU_MEMORY_OFFSET+0x00400B8,0x00000000
+#define IPU_DP_CSC_ASYNC0_1__FULL             IPU_MEMORY_OFFSET+0x00400B8,0xffffffff
+#define IPU_DP_CSC_ASYNC0_1__DP_CSC_S2_ASYNC0 IPU_MEMORY_OFFSET+0x00400B8,0xC0000000
+#define IPU_DP_CSC_ASYNC0_1__DP_CSC_B2_ASYNC0 IPU_MEMORY_OFFSET+0x00400B8,0x3FFF0000
+#define IPU_DP_CSC_ASYNC0_1__DP_CSC_S1_ASYNC0 IPU_MEMORY_OFFSET+0x00400B8,0x0000C000
+#define IPU_DP_CSC_ASYNC0_1__DP_CSC_B1_ASYNC0 IPU_MEMORY_OFFSET+0x00400B8,0x00003FFF
+
+#define IPU_DP_COM_CONF_ASYNC1__ADDR                       IPU_MEMORY_OFFSET+0x00400BC
+#define IPU_DP_COM_CONF_ASYNC1__EMPTY                      IPU_MEMORY_OFFSET+0x00400BC,0x00000000
+#define IPU_DP_COM_CONF_ASYNC1__FULL                       IPU_MEMORY_OFFSET+0x00400BC,0xffffffff
+#define IPU_DP_COM_CONF_ASYNC1__DP_GAMMA_YUV_EN_ASYNC1     IPU_MEMORY_OFFSET+0x00400BC,0x00002000
+#define IPU_DP_COM_CONF_ASYNC1__DP_GAMMA_EN_ASYNC1         IPU_MEMORY_OFFSET+0x00400BC,0x00001000
+#define IPU_DP_COM_CONF_ASYNC1__DP_CSC_YUV_SAT_MODE_ASYNC1 IPU_MEMORY_OFFSET+0x00400BC,0x00000800
+#define IPU_DP_COM_CONF_ASYNC1__DP_CSC_GAMUT_SAT_EN_ASYNC1 IPU_MEMORY_OFFSET+0x00400BC,0x00000400
+#define IPU_DP_COM_CONF_ASYNC1__DP_CSC_DEF_ASYNC1          IPU_MEMORY_OFFSET+0x00400BC,0x00000300
+#define IPU_DP_COM_CONF_ASYNC1__DP_COC_ASYNC1              IPU_MEMORY_OFFSET+0x00400BC,0x00000070
+#define IPU_DP_COM_CONF_ASYNC1__DP_GWCKE_ASYNC1            IPU_MEMORY_OFFSET+0x00400BC,0x00000008
+#define IPU_DP_COM_CONF_ASYNC1__DP_GWAM_ASYNC1             IPU_MEMORY_OFFSET+0x00400BC,0x00000004
+#define IPU_DP_COM_CONF_ASYNC1__DP_GWSEL_ASYNC1            IPU_MEMORY_OFFSET+0x00400BC,0x00000002
+
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__ADDR            IPU_MEMORY_OFFSET+0x00400C0
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__EMPTY           IPU_MEMORY_OFFSET+0x00400C0,0x00000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__FULL            IPU_MEMORY_OFFSET+0x00400C0,0xffffffff
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWAV_ASYNC1  IPU_MEMORY_OFFSET+0x00400C0,0xFF000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKR_ASYNC1 IPU_MEMORY_OFFSET+0x00400C0,0x00FF0000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKG_ASYNC1 IPU_MEMORY_OFFSET+0x00400C0,0x0000FF00
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKB_ASYNC1 IPU_MEMORY_OFFSET+0x00400C0,0x000000FF
+
+#define IPU_DP_FG_POS_ASYNC1__ADDR           IPU_MEMORY_OFFSET+0x00400C4
+#define IPU_DP_FG_POS_ASYNC1__EMPTY          IPU_MEMORY_OFFSET+0x00400C4,0x00000000
+#define IPU_DP_FG_POS_ASYNC1__FULL           IPU_MEMORY_OFFSET+0x00400C4,0xffffffff
+#define IPU_DP_FG_POS_ASYNC1__DP_FGXP_ASYNC1 IPU_MEMORY_OFFSET+0x00400C4,0x07FF0000
+#define IPU_DP_FG_POS_ASYNC1__DP_FGYP_ASYNC1 IPU_MEMORY_OFFSET+0x00400C4,0x000007FF
+
+#define IPU_DP_CUR_POS_ASYNC1__ADDR          IPU_MEMORY_OFFSET+0x00400C8
+#define IPU_DP_CUR_POS_ASYNC1__EMPTY         IPU_MEMORY_OFFSET+0x00400C8,0x00000000
+#define IPU_DP_CUR_POS_ASYNC1__FULL          IPU_MEMORY_OFFSET+0x00400C8,0xffffffff
+#define IPU_DP_CUR_POS_ASYNC1__DP_CXW_ASYNC1 IPU_MEMORY_OFFSET+0x00400C8,0xF8000000
+#define IPU_DP_CUR_POS_ASYNC1__DP_CXP_ASYNC1 IPU_MEMORY_OFFSET+0x00400C8,0x07FF0000
+#define IPU_DP_CUR_POS_ASYNC1__DP_CYH_ASYNC1 IPU_MEMORY_OFFSET+0x00400C8,0x0000F800
+#define IPU_DP_CUR_POS_ASYNC1__DP_CYP_ASYNC1 IPU_MEMORY_OFFSET+0x00400C8,0x000007FF
+
+#define IPU_DP_CUR_MAP_ASYNC1__ADDR             IPU_MEMORY_OFFSET+0x00400CC
+#define IPU_DP_CUR_MAP_ASYNC1__EMPTY            IPU_MEMORY_OFFSET+0x00400CC,0x00000000
+#define IPU_DP_CUR_MAP_ASYNC1__FULL             IPU_MEMORY_OFFSET+0x00400CC,0xffffffff
+#define IPU_DP_CUR_MAP_ASYNC1__CUR_COL_R_ASYNC1 IPU_MEMORY_OFFSET+0x00400CC,0x00FF0000
+#define IPU_DP_CUR_MAP_ASYNC1__CUR_COL_G_ASYNC1 IPU_MEMORY_OFFSET+0x00400CC,0x0000FF00
+#define IPU_DP_CUR_MAP_ASYNC1__CUR_COL_B_ASYNC1 IPU_MEMORY_OFFSET+0x00400CC,0x000000FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_0__ADDR                IPU_MEMORY_OFFSET+0x00400D0
+#define IPU_DP_GAMMA_C_ASYNC1_0__EMPTY               IPU_MEMORY_OFFSET+0x00400D0,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_0__FULL                IPU_MEMORY_OFFSET+0x00400D0,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_1 IPU_MEMORY_OFFSET+0x00400D0,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_0 IPU_MEMORY_OFFSET+0x00400D0,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_1__ADDR                IPU_MEMORY_OFFSET+0x00400D4
+#define IPU_DP_GAMMA_C_ASYNC1_1__EMPTY               IPU_MEMORY_OFFSET+0x00400D4,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_1__FULL                IPU_MEMORY_OFFSET+0x00400D4,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_3 IPU_MEMORY_OFFSET+0x00400D4,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_2 IPU_MEMORY_OFFSET+0x00400D4,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_2__ADDR                IPU_MEMORY_OFFSET+0x00400D8
+#define IPU_DP_GAMMA_C_ASYNC1_2__EMPTY               IPU_MEMORY_OFFSET+0x00400D8,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_2__FULL                IPU_MEMORY_OFFSET+0x00400D8,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_5 IPU_MEMORY_OFFSET+0x00400D8,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_4 IPU_MEMORY_OFFSET+0x00400D8,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_3__ADDR                IPU_MEMORY_OFFSET+0x00400DC
+#define IPU_DP_GAMMA_C_ASYNC1_3__EMPTY               IPU_MEMORY_OFFSET+0x00400DC,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_3__FULL                IPU_MEMORY_OFFSET+0x00400DC,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_7 IPU_MEMORY_OFFSET+0x00400DC,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_6 IPU_MEMORY_OFFSET+0x00400DC,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_4__ADDR                IPU_MEMORY_OFFSET+0x00400E0
+#define IPU_DP_GAMMA_C_ASYNC1_4__EMPTY               IPU_MEMORY_OFFSET+0x00400E0,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_4__FULL                IPU_MEMORY_OFFSET+0x00400E0,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_9 IPU_MEMORY_OFFSET+0x00400E0,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_8 IPU_MEMORY_OFFSET+0x00400E0,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_5__ADDR                 IPU_MEMORY_OFFSET+0x00400E4
+#define IPU_DP_GAMMA_C_ASYNC1_5__EMPTY                IPU_MEMORY_OFFSET+0x00400E4,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_5__FULL                 IPU_MEMORY_OFFSET+0x00400E4,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_11 IPU_MEMORY_OFFSET+0x00400E4,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_10 IPU_MEMORY_OFFSET+0x00400E4,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_6__ADDR                 IPU_MEMORY_OFFSET+0x00400E8
+#define IPU_DP_GAMMA_C_ASYNC1_6__EMPTY                IPU_MEMORY_OFFSET+0x00400E8,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_6__FULL                 IPU_MEMORY_OFFSET+0x00400E8,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_13 IPU_MEMORY_OFFSET+0x00400E8,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_12 IPU_MEMORY_OFFSET+0x00400E8,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC1_7__ADDR                 IPU_MEMORY_OFFSET+0x00400EC
+#define IPU_DP_GAMMA_C_ASYNC1_7__EMPTY                IPU_MEMORY_OFFSET+0x00400EC,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC1_7__FULL                 IPU_MEMORY_OFFSET+0x00400EC,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_15 IPU_MEMORY_OFFSET+0x00400EC,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_14 IPU_MEMORY_OFFSET+0x00400EC,0x000001FF
+
+#define IPU_DP_GAMMA_S_ASYNC1_0__ADDR                IPU_MEMORY_OFFSET+0x00400F0
+#define IPU_DP_GAMMA_S_ASYNC1_0__EMPTY               IPU_MEMORY_OFFSET+0x00400F0,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC1_0__FULL                IPU_MEMORY_OFFSET+0x00400F0,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_3 IPU_MEMORY_OFFSET+0x00400F0,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_2 IPU_MEMORY_OFFSET+0x00400F0,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_1 IPU_MEMORY_OFFSET+0x00400F0,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_0 IPU_MEMORY_OFFSET+0x00400F0,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC1_1__ADDR                IPU_MEMORY_OFFSET+0x00400F4
+#define IPU_DP_GAMMA_S_ASYNC1_1__EMPTY               IPU_MEMORY_OFFSET+0x00400F4,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC1_1__FULL                IPU_MEMORY_OFFSET+0x00400F4,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_7 IPU_MEMORY_OFFSET+0x00400F4,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_6 IPU_MEMORY_OFFSET+0x00400F4,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_5 IPU_MEMORY_OFFSET+0x00400F4,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_4 IPU_MEMORY_OFFSET+0x00400F4,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC1_2__ADDR                 IPU_MEMORY_OFFSET+0x00400F8
+#define IPU_DP_GAMMA_S_ASYNC1_2__EMPTY                IPU_MEMORY_OFFSET+0x00400F8,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC1_2__FULL                 IPU_MEMORY_OFFSET+0x00400F8,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_11 IPU_MEMORY_OFFSET+0x00400F8,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_10 IPU_MEMORY_OFFSET+0x00400F8,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_9  IPU_MEMORY_OFFSET+0x00400F8,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_8  IPU_MEMORY_OFFSET+0x00400F8,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC1_3__ADDR                 IPU_MEMORY_OFFSET+0x00400FC
+#define IPU_DP_GAMMA_S_ASYNC1_3__EMPTY                IPU_MEMORY_OFFSET+0x00400FC,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC1_3__FULL                 IPU_MEMORY_OFFSET+0x00400FC,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_15 IPU_MEMORY_OFFSET+0x00400FC,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_14 IPU_MEMORY_OFFSET+0x00400FC,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_13 IPU_MEMORY_OFFSET+0x00400FC,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_12 IPU_MEMORY_OFFSET+0x00400FC,0x000000FF
+
+#define IPU_DP_CSCA_ASYNC1_0__ADDR              IPU_MEMORY_OFFSET+0x0040100
+#define IPU_DP_CSCA_ASYNC1_0__EMPTY             IPU_MEMORY_OFFSET+0x0040100,0x00000000
+#define IPU_DP_CSCA_ASYNC1_0__FULL              IPU_MEMORY_OFFSET+0x0040100,0xffffffff
+#define IPU_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_1 IPU_MEMORY_OFFSET+0x0040100,0x03FF0000
+#define IPU_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_0 IPU_MEMORY_OFFSET+0x0040100,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC1_1__ADDR              IPU_MEMORY_OFFSET+0x0040104
+#define IPU_DP_CSCA_ASYNC1_1__EMPTY             IPU_MEMORY_OFFSET+0x0040104,0x00000000
+#define IPU_DP_CSCA_ASYNC1_1__FULL              IPU_MEMORY_OFFSET+0x0040104,0xffffffff
+#define IPU_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_3 IPU_MEMORY_OFFSET+0x0040104,0x03FF0000
+#define IPU_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_2 IPU_MEMORY_OFFSET+0x0040104,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC1_2__ADDR              IPU_MEMORY_OFFSET+0x0040108
+#define IPU_DP_CSCA_ASYNC1_2__EMPTY             IPU_MEMORY_OFFSET+0x0040108,0x00000000
+#define IPU_DP_CSCA_ASYNC1_2__FULL              IPU_MEMORY_OFFSET+0x0040108,0xffffffff
+#define IPU_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_5 IPU_MEMORY_OFFSET+0x0040108,0x03FF0000
+#define IPU_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_4 IPU_MEMORY_OFFSET+0x0040108,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC1_3__ADDR              IPU_MEMORY_OFFSET+0x004010C
+#define IPU_DP_CSCA_ASYNC1_3__EMPTY             IPU_MEMORY_OFFSET+0x004010C,0x00000000
+#define IPU_DP_CSCA_ASYNC1_3__FULL              IPU_MEMORY_OFFSET+0x004010C,0xffffffff
+#define IPU_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_7 IPU_MEMORY_OFFSET+0x004010C,0x03FF0000
+#define IPU_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_6 IPU_MEMORY_OFFSET+0x004010C,0x000003FF
+
+#define IPU_DP_CSC_ASYNC1_0__ADDR             IPU_MEMORY_OFFSET+0x0040110
+#define IPU_DP_CSC_ASYNC1_0__EMPTY            IPU_MEMORY_OFFSET+0x0040110,0x00000000
+#define IPU_DP_CSC_ASYNC1_0__FULL             IPU_MEMORY_OFFSET+0x0040110,0xffffffff
+#define IPU_DP_CSC_ASYNC1_0__DP_CSC_S0_ASYNC1 IPU_MEMORY_OFFSET+0x0040110,0xC0000000
+#define IPU_DP_CSC_ASYNC1_0__DP_CSC_B0_ASYNC1 IPU_MEMORY_OFFSET+0x0040110,0x3FFF0000
+#define IPU_DP_CSC_ASYNC1_0__DP_CSC_A8_ASYNC1 IPU_MEMORY_OFFSET+0x0040110,0x000003FF
+
+#define IPU_DP_CSC_ASYNC1_1__ADDR             IPU_MEMORY_OFFSET+0x0040114
+#define IPU_DP_CSC_ASYNC1_1__EMPTY            IPU_MEMORY_OFFSET+0x0040114,0x00000000
+#define IPU_DP_CSC_ASYNC1_1__FULL             IPU_MEMORY_OFFSET+0x0040114,0xffffffff
+#define IPU_DP_CSC_ASYNC1_1__DP_CSC_S2_ASYNC1 IPU_MEMORY_OFFSET+0x0040114,0xC0000000
+#define IPU_DP_CSC_ASYNC1_1__DP_CSC_B2_ASYNC1 IPU_MEMORY_OFFSET+0x0040114,0x3FFF0000
+#define IPU_DP_CSC_ASYNC1_1__DP_CSC_S1_ASYNC1 IPU_MEMORY_OFFSET+0x0040114,0x0000C000
+#define IPU_DP_CSC_ASYNC1_1__DP_CSC_B1_ASYNC1 IPU_MEMORY_OFFSET+0x0040114,0x00003FFF
+
+#define IPU_DP_DEBUG_CNT__ADDR              IPU_REGISTERS_OFFSET+0x000180BC
+#define IPU_DP_DEBUG_CNT__EMPTY             IPU_REGISTERS_OFFSET+0x000180BC,0x00000000
+#define IPU_DP_DEBUG_CNT__FULL              IPU_REGISTERS_OFFSET+0x000180BC,0xffffffff
+#define IPU_DP_DEBUG_CNT__BRAKE_CNT_1       IPU_REGISTERS_OFFSET+0x000180BC,0x000000E0
+#define IPU_DP_DEBUG_CNT__BRAKE_STATUS_EN_1 IPU_REGISTERS_OFFSET+0x000180BC,0x00000010
+#define IPU_DP_DEBUG_CNT__BRAKE_CNT_0       IPU_REGISTERS_OFFSET+0x000180BC,0x0000000E
+#define IPU_DP_DEBUG_CNT__BRAKE_STATUS_EN_0 IPU_REGISTERS_OFFSET+0x000180BC,0x00000001
+
+#define IPU_DP_DEBUG_STAT__ADDR            IPU_REGISTERS_OFFSET+0x000180C0
+#define IPU_DP_DEBUG_STAT__EMPTY           IPU_REGISTERS_OFFSET+0x000180C0,0x00000000
+#define IPU_DP_DEBUG_STAT__FULL            IPU_REGISTERS_OFFSET+0x000180C0,0xffffffff
+#define IPU_DP_DEBUG_STAT__CYP_EN_OLD_1    IPU_REGISTERS_OFFSET+0x000180C0,0x20000000
+#define IPU_DP_DEBUG_STAT__COMBYP_EN_OLD_1 IPU_REGISTERS_OFFSET+0x000180C0,0x10000000
+#define IPU_DP_DEBUG_STAT__FG_ACTIVE_1     IPU_REGISTERS_OFFSET+0x000180C0,0x08000000
+#define IPU_DP_DEBUG_STAT__V_CNT_OLD_1     IPU_REGISTERS_OFFSET+0x000180C0,0x07FF0000
+#define IPU_DP_DEBUG_STAT__CYP_EN_OLD_0    IPU_REGISTERS_OFFSET+0x000180C0,0x00002000
+#define IPU_DP_DEBUG_STAT__COMBYP_EN_OLD_0 IPU_REGISTERS_OFFSET+0x000180C0,0x00001000
+#define IPU_DP_DEBUG_STAT__FG_ACTIVE_0     IPU_REGISTERS_OFFSET+0x000180C0,0x00000800
+#define IPU_DP_DEBUG_STAT__V_CNT_OLD_0     IPU_REGISTERS_OFFSET+0x000180C0,0x000007FF
+
+#define IPU_IC_CONF__ADDR            IPU_REGISTERS_OFFSET+0x00020000
+#define IPU_IC_CONF__EMPTY           IPU_REGISTERS_OFFSET+0x00020000,0x00000000
+#define IPU_IC_CONF__FULL            IPU_REGISTERS_OFFSET+0x00020000,0xffffffff
+#define IPU_IC_CONF__CSI_MEM_WR_EN   IPU_REGISTERS_OFFSET+0x00020000,0x80000000
+#define IPU_IC_CONF__RWS_EN          IPU_REGISTERS_OFFSET+0x00020000,0x40000000
+#define IPU_IC_CONF__IC_KEY_COLOR_EN IPU_REGISTERS_OFFSET+0x00020000,0x20000000
+#define IPU_IC_CONF__IC_GLB_LOC_A    IPU_REGISTERS_OFFSET+0x00020000,0x10000000
+#define IPU_IC_CONF__PP_ROT_EN       IPU_REGISTERS_OFFSET+0x00020000,0x00100000
+#define IPU_IC_CONF__PP_CMB          IPU_REGISTERS_OFFSET+0x00020000,0x00080000
+#define IPU_IC_CONF__PP_CSC2         IPU_REGISTERS_OFFSET+0x00020000,0x00040000
+#define IPU_IC_CONF__PP_CSC1         IPU_REGISTERS_OFFSET+0x00020000,0x00020000
+#define IPU_IC_CONF__PP_EN           IPU_REGISTERS_OFFSET+0x00020000,0x00010000
+#define IPU_IC_CONF__PRPVF_ROT_EN    IPU_REGISTERS_OFFSET+0x00020000,0x00001000
+#define IPU_IC_CONF__PRPVF_CMB       IPU_REGISTERS_OFFSET+0x00020000,0x00000800
+#define IPU_IC_CONF__PRPVF_CSC2      IPU_REGISTERS_OFFSET+0x00020000,0x00000400
+#define IPU_IC_CONF__PRPVF_CSC1      IPU_REGISTERS_OFFSET+0x00020000,0x00000200
+#define IPU_IC_CONF__PRPVF_EN        IPU_REGISTERS_OFFSET+0x00020000,0x00000100
+#define IPU_IC_CONF__PRPENC_ROT_EN   IPU_REGISTERS_OFFSET+0x00020000,0x00000004
+#define IPU_IC_CONF__PRPENC_CSC1     IPU_REGISTERS_OFFSET+0x00020000,0x00000002
+#define IPU_IC_CONF__PRPENC_EN       IPU_REGISTERS_OFFSET+0x00020000,0x00000001
+
+#define IPU_IC_PRP_ENC_RSC__ADDR          IPU_REGISTERS_OFFSET+0x00020004
+#define IPU_IC_PRP_ENC_RSC__EMPTY         IPU_REGISTERS_OFFSET+0x00020004,0x00000000
+#define IPU_IC_PRP_ENC_RSC__FULL          IPU_REGISTERS_OFFSET+0x00020004,0xffffffff
+#define IPU_IC_PRP_ENC_RSC__PRPENC_DS_R_V IPU_REGISTERS_OFFSET+0x00020004,0xC0000000
+#define IPU_IC_PRP_ENC_RSC__PRPENC_RS_R_V IPU_REGISTERS_OFFSET+0x00020004,0x3FFF0000
+#define IPU_IC_PRP_ENC_RSC__PRPENC_DS_R_H IPU_REGISTERS_OFFSET+0x00020004,0x0000C000
+#define IPU_IC_PRP_ENC_RSC__PRPENC_RS_R_H IPU_REGISTERS_OFFSET+0x00020004,0x00003FFF
+
+#define IPU_IC_PRP_VF_RSC__ADDR         IPU_REGISTERS_OFFSET+0x00020008
+#define IPU_IC_PRP_VF_RSC__EMPTY        IPU_REGISTERS_OFFSET+0x00020008,0x00000000
+#define IPU_IC_PRP_VF_RSC__FULL         IPU_REGISTERS_OFFSET+0x00020008,0xffffffff
+#define IPU_IC_PRP_VF_RSC__PRPVF_DS_R_V IPU_REGISTERS_OFFSET+0x00020008,0xC0000000
+#define IPU_IC_PRP_VF_RSC__PRPVF_RS_R_V IPU_REGISTERS_OFFSET+0x00020008,0x3FFF0000
+#define IPU_IC_PRP_VF_RSC__PRPVF_DS_R_H IPU_REGISTERS_OFFSET+0x00020008,0x0000C000
+#define IPU_IC_PRP_VF_RSC__PRPVF_RS_R_H IPU_REGISTERS_OFFSET+0x00020008,0x00003FFF
+
+#define IPU_IC_PP_RSC__ADDR      IPU_REGISTERS_OFFSET+0x0002000C
+#define IPU_IC_PP_RSC__EMPTY     IPU_REGISTERS_OFFSET+0x0002000C,0x00000000
+#define IPU_IC_PP_RSC__FULL      IPU_REGISTERS_OFFSET+0x0002000C,0xffffffff
+#define IPU_IC_PP_RSC__PP_DS_R_V IPU_REGISTERS_OFFSET+0x0002000C,0xC0000000
+#define IPU_IC_PP_RSC__PP_RS_R_V IPU_REGISTERS_OFFSET+0x0002000C,0x3FFF0000
+#define IPU_IC_PP_RSC__PP_DS_R_H IPU_REGISTERS_OFFSET+0x0002000C,0x0000C000
+#define IPU_IC_PP_RSC__PP_RS_R_H IPU_REGISTERS_OFFSET+0x0002000C,0x00003FFF
+
+#define IPU_IC_CMBP_1__ADDR             IPU_REGISTERS_OFFSET+0x00020010
+#define IPU_IC_CMBP_1__EMPTY            IPU_REGISTERS_OFFSET+0x00020010,0x00000000
+#define IPU_IC_CMBP_1__FULL             IPU_REGISTERS_OFFSET+0x00020010,0xffffffff
+#define IPU_IC_CMBP_1__IC_PP_ALPHA_V    IPU_REGISTERS_OFFSET+0x00020010,0x0000FF00
+#define IPU_IC_CMBP_1__IC_PRPVF_ALPHA_V IPU_REGISTERS_OFFSET+0x00020010,0x000000FF
+
+#define IPU_IC_CMBP_2__ADDR           IPU_REGISTERS_OFFSET+0x00020014
+#define IPU_IC_CMBP_2__EMPTY          IPU_REGISTERS_OFFSET+0x00020014,0x00000000
+#define IPU_IC_CMBP_2__FULL           IPU_REGISTERS_OFFSET+0x00020014,0xffffffff
+#define IPU_IC_CMBP_2__IC_KEY_COLOR_R IPU_REGISTERS_OFFSET+0x00020014,0x00FF0000
+#define IPU_IC_CMBP_2__IC_KEY_COLOR_G IPU_REGISTERS_OFFSET+0x00020014,0x0000FF00
+#define IPU_IC_CMBP_2__IC_KEY_COLOR_B IPU_REGISTERS_OFFSET+0x00020014,0x000000FF
+
+#define IPU_IC_IDMAC_1__ADDR             IPU_REGISTERS_OFFSET+0x00020018
+#define IPU_IC_IDMAC_1__EMPTY            IPU_REGISTERS_OFFSET+0x00020018,0x00000000
+#define IPU_IC_IDMAC_1__FULL             IPU_REGISTERS_OFFSET+0x00020018,0xffffffff
+#define IPU_IC_IDMAC_1__ALT_CB7_BURST_16 IPU_REGISTERS_OFFSET+0x00020018,0x02000000
+#define IPU_IC_IDMAC_1__ALT_CB6_BURST_16 IPU_REGISTERS_OFFSET+0x00020018,0x01000000
+#define IPU_IC_IDMAC_1__T3_FLIP_RS       IPU_REGISTERS_OFFSET+0x00020018,0x00400000
+#define IPU_IC_IDMAC_1__T2_FLIP_RS       IPU_REGISTERS_OFFSET+0x00020018,0x00200000
+#define IPU_IC_IDMAC_1__T1_FLIP_RS       IPU_REGISTERS_OFFSET+0x00020018,0x00100000
+#define IPU_IC_IDMAC_1__T3_FLIP_UD       IPU_REGISTERS_OFFSET+0x00020018,0x00080000
+#define IPU_IC_IDMAC_1__T3_FLIP_LR       IPU_REGISTERS_OFFSET+0x00020018,0x00040000
+#define IPU_IC_IDMAC_1__T3_ROT           IPU_REGISTERS_OFFSET+0x00020018,0x00020000
+#define IPU_IC_IDMAC_1__T2_FLIP_UD       IPU_REGISTERS_OFFSET+0x00020018,0x00010000
+#define IPU_IC_IDMAC_1__T2_FLIP_LR       IPU_REGISTERS_OFFSET+0x00020018,0x00008000
+#define IPU_IC_IDMAC_1__T2_ROT           IPU_REGISTERS_OFFSET+0x00020018,0x00004000
+#define IPU_IC_IDMAC_1__T1_FLIP_UD       IPU_REGISTERS_OFFSET+0x00020018,0x00002000
+#define IPU_IC_IDMAC_1__T1_FLIP_LR       IPU_REGISTERS_OFFSET+0x00020018,0x00001000
+#define IPU_IC_IDMAC_1__T1_ROT           IPU_REGISTERS_OFFSET+0x00020018,0x00000800
+#define IPU_IC_IDMAC_1__CB7_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000080
+#define IPU_IC_IDMAC_1__CB6_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000040
+#define IPU_IC_IDMAC_1__CB5_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000020
+#define IPU_IC_IDMAC_1__CB4_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000010
+#define IPU_IC_IDMAC_1__CB3_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000008
+#define IPU_IC_IDMAC_1__CB2_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000004
+#define IPU_IC_IDMAC_1__CB1_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000002
+#define IPU_IC_IDMAC_1__CB0_BURST_16     IPU_REGISTERS_OFFSET+0x00020018,0x00000001
+
+#define IPU_IC_IDMAC_2__ADDR         IPU_REGISTERS_OFFSET+0x0002001C
+#define IPU_IC_IDMAC_2__EMPTY        IPU_REGISTERS_OFFSET+0x0002001C,0x00000000
+#define IPU_IC_IDMAC_2__FULL         IPU_REGISTERS_OFFSET+0x0002001C,0xffffffff
+#define IPU_IC_IDMAC_2__T3_FR_HEIGHT IPU_REGISTERS_OFFSET+0x0002001C,0x3FF00000
+#define IPU_IC_IDMAC_2__T2_FR_HEIGHT IPU_REGISTERS_OFFSET+0x0002001C,0x000FFC00
+#define IPU_IC_IDMAC_2__T1_FR_HEIGHT IPU_REGISTERS_OFFSET+0x0002001C,0x000003FF
+
+#define IPU_IC_IDMAC_3__ADDR        IPU_REGISTERS_OFFSET+0x00020020
+#define IPU_IC_IDMAC_3__EMPTY       IPU_REGISTERS_OFFSET+0x00020020,0x00000000
+#define IPU_IC_IDMAC_3__FULL        IPU_REGISTERS_OFFSET+0x00020020,0xffffffff
+#define IPU_IC_IDMAC_3__T3_FR_WIDTH IPU_REGISTERS_OFFSET+0x00020020,0x3FF00000
+#define IPU_IC_IDMAC_3__T2_FR_WIDTH IPU_REGISTERS_OFFSET+0x00020020,0x000FFC00
+#define IPU_IC_IDMAC_3__T1_FR_WIDTH IPU_REGISTERS_OFFSET+0x00020020,0x000003FF
+
+#define IPU_IC_IDMAC_4__ADDR                 IPU_REGISTERS_OFFSET+0x00020024
+#define IPU_IC_IDMAC_4__EMPTY                IPU_REGISTERS_OFFSET+0x00020024,0x00000000
+#define IPU_IC_IDMAC_4__FULL                 IPU_REGISTERS_OFFSET+0x00020024,0xffffffff
+#define IPU_IC_IDMAC_4__RM_BRDG_MAX_RQ       IPU_REGISTERS_OFFSET+0x00020024,0x0000F000
+#define IPU_IC_IDMAC_4__IBM_BRDG_MAX_RQ      IPU_REGISTERS_OFFSET+0x00020024,0x00000F00
+#define IPU_IC_IDMAC_4__MPM_DMFC_BRDG_MAX_RQ IPU_REGISTERS_OFFSET+0x00020024,0x000000F0
+#define IPU_IC_IDMAC_4__MPM_RW_BRDG_MAX_RQ   IPU_REGISTERS_OFFSET+0x00020024,0x0000000F
+
+#define IPU_CSI0_SENS_CONF__ADDR                  IPU_REGISTERS_OFFSET+0x00030000
+#define IPU_CSI0_SENS_CONF__EMPTY                 IPU_REGISTERS_OFFSET+0x00030000,0x00000000
+#define IPU_CSI0_SENS_CONF__FULL                  IPU_REGISTERS_OFFSET+0x00030000,0xffffffff
+#define IPU_CSI0_SENS_CONF__CSI0_DATA_EN_POL      IPU_REGISTERS_OFFSET+0x00030000,0x80000000
+#define IPU_CSI0_SENS_CONF__CSI0_FORCE_EOF        IPU_REGISTERS_OFFSET+0x00030000,0x20000000
+#define IPU_CSI0_SENS_CONF__CSI0_JPEG_MODE        IPU_REGISTERS_OFFSET+0x00030000,0x10000000
+#define IPU_CSI0_SENS_CONF__CSI0_JPEG8_EN         IPU_REGISTERS_OFFSET+0x00030000,0x08000000
+#define IPU_CSI0_SENS_CONF__CSI0_DATA_DEST        IPU_REGISTERS_OFFSET+0x00030000,0x07000000
+#define IPU_CSI0_SENS_CONF__CSI0_DIV_RATIO        IPU_REGISTERS_OFFSET+0x00030000,0x00FF0000
+#define IPU_CSI0_SENS_CONF__CSI0_EXT_VSYNC        IPU_REGISTERS_OFFSET+0x00030000,0x00008000
+#define IPU_CSI0_SENS_CONF__CSI0_DATA_WIDTH       IPU_REGISTERS_OFFSET+0x00030000,0x00007800
+#define IPU_CSI0_SENS_CONF__CSI0_SENS_DATA_FORMAT IPU_REGISTERS_OFFSET+0x00030000,0x00000700
+#define IPU_CSI0_SENS_CONF__CSI0_PACK_TIGHT       IPU_REGISTERS_OFFSET+0x00030000,0x00000080
+#define IPU_CSI0_SENS_CONF__CSI0_SENS_PRTCL       IPU_REGISTERS_OFFSET+0x00030000,0x00000070
+#define IPU_CSI0_SENS_CONF__CSI0_SENS_PIX_CLK_POL IPU_REGISTERS_OFFSET+0x00030000,0x00000008
+#define IPU_CSI0_SENS_CONF__CSI0_DATA_POL         IPU_REGISTERS_OFFSET+0x00030000,0x00000004
+#define IPU_CSI0_SENS_CONF__CSI0_HSYNC_POL        IPU_REGISTERS_OFFSET+0x00030000,0x00000002
+#define IPU_CSI0_SENS_CONF__CSI0_VSYNC_POL        IPU_REGISTERS_OFFSET+0x00030000,0x00000001
+
+#define IPU_CSI0_SENS_FRM_SIZE__ADDR                 IPU_REGISTERS_OFFSET+0x00030004
+#define IPU_CSI0_SENS_FRM_SIZE__EMPTY                IPU_REGISTERS_OFFSET+0x00030004,0x00000000
+#define IPU_CSI0_SENS_FRM_SIZE__FULL                 IPU_REGISTERS_OFFSET+0x00030004,0xffffffff
+#define IPU_CSI0_SENS_FRM_SIZE__CSI0_SENS_FRM_HEIGHT IPU_REGISTERS_OFFSET+0x00030004,0x0FFF0000
+#define IPU_CSI0_SENS_FRM_SIZE__CSI0_SENS_FRM_WIDTH  IPU_REGISTERS_OFFSET+0x00030004,0x00001FFF
+
+#define IPU_CSI0_ACT_FRM_SIZE__ADDR                IPU_REGISTERS_OFFSET+0x00030008
+#define IPU_CSI0_ACT_FRM_SIZE__EMPTY               IPU_REGISTERS_OFFSET+0x00030008,0x00000000
+#define IPU_CSI0_ACT_FRM_SIZE__FULL                IPU_REGISTERS_OFFSET+0x00030008,0xffffffff
+#define IPU_CSI0_ACT_FRM_SIZE__CSI0_ACT_FRM_HEIGHT IPU_REGISTERS_OFFSET+0x00030008,0x0FFF0000
+#define IPU_CSI0_ACT_FRM_SIZE__CSI0_ACT_FRM_WIDTH  IPU_REGISTERS_OFFSET+0x00030008,0x00001FFF
+
+#define IPU_CSI0_OUT_FRM_CTRL__ADDR           IPU_REGISTERS_OFFSET+0x0003000C
+#define IPU_CSI0_OUT_FRM_CTRL__EMPTY          IPU_REGISTERS_OFFSET+0x0003000C,0x00000000
+#define IPU_CSI0_OUT_FRM_CTRL__FULL           IPU_REGISTERS_OFFSET+0x0003000C,0xffffffff
+#define IPU_CSI0_OUT_FRM_CTRL__CSI0_HORZ_DWNS IPU_REGISTERS_OFFSET+0x0003000C,0x80000000
+#define IPU_CSI0_OUT_FRM_CTRL__CSI0_VERT_DWNS IPU_REGISTERS_OFFSET+0x0003000C,0x40000000
+#define IPU_CSI0_OUT_FRM_CTRL__CSI0_HSC       IPU_REGISTERS_OFFSET+0x0003000C,0x1FFF0000
+#define IPU_CSI0_OUT_FRM_CTRL__CSI0_VSC       IPU_REGISTERS_OFFSET+0x0003000C,0x00000FFF
+
+#define IPU_CSI0_TST_CTRL__ADDR               IPU_REGISTERS_OFFSET+0x00030010
+#define IPU_CSI0_TST_CTRL__EMPTY              IPU_REGISTERS_OFFSET+0x00030010,0x00000000
+#define IPU_CSI0_TST_CTRL__FULL               IPU_REGISTERS_OFFSET+0x00030010,0xffffffff
+#define IPU_CSI0_TST_CTRL__CSI0_TEST_GEN_MODE IPU_REGISTERS_OFFSET+0x00030010,0x01000000
+#define IPU_CSI0_TST_CTRL__CSI0_PG_B_VALUE    IPU_REGISTERS_OFFSET+0x00030010,0x00FF0000
+#define IPU_CSI0_TST_CTRL__CSI0_PG_G_VALUE    IPU_REGISTERS_OFFSET+0x00030010,0x0000FF00
+#define IPU_CSI0_TST_CTRL__CSI0_PG_R_VALUE    IPU_REGISTERS_OFFSET+0x00030010,0x000000FF
+
+#define IPU_CSI0_CCIR_CODE_1__ADDR                    IPU_REGISTERS_OFFSET+0x00030014
+#define IPU_CSI0_CCIR_CODE_1__EMPTY                   IPU_REGISTERS_OFFSET+0x00030014,0x00000000
+#define IPU_CSI0_CCIR_CODE_1__FULL                    IPU_REGISTERS_OFFSET+0x00030014,0xffffffff
+#define IPU_CSI0_CCIR_CODE_1__CSI0_CCIR_ERR_DET_EN    IPU_REGISTERS_OFFSET+0x00030014,0x01000000
+#define IPU_CSI0_CCIR_CODE_1__CSI0_STRT_FLD0_ACTV     IPU_REGISTERS_OFFSET+0x00030014,0x00380000
+#define IPU_CSI0_CCIR_CODE_1__CSI0_END_FLD0_ACTV      IPU_REGISTERS_OFFSET+0x00030014,0x00070000
+#define IPU_CSI0_CCIR_CODE_1__CSI0_STRT_FLD0_BLNK_2ND IPU_REGISTERS_OFFSET+0x00030014,0x00000E00
+#define IPU_CSI0_CCIR_CODE_1__CSI0_END_FLD0_BLNK_2ND  IPU_REGISTERS_OFFSET+0x00030014,0x000001C0
+#define IPU_CSI0_CCIR_CODE_1__CSI0_STRT_FLD0_BLNK_1ST IPU_REGISTERS_OFFSET+0x00030014,0x00000038
+#define IPU_CSI0_CCIR_CODE_1__CSI0_END_FLD0_BLNK_1ST  IPU_REGISTERS_OFFSET+0x00030014,0x00000007
+
+#define IPU_CSI0_CCIR_CODE_2__ADDR                    IPU_REGISTERS_OFFSET+0x00030018
+#define IPU_CSI0_CCIR_CODE_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00030018,0x00000000
+#define IPU_CSI0_CCIR_CODE_2__FULL                    IPU_REGISTERS_OFFSET+0x00030018,0xffffffff
+#define IPU_CSI0_CCIR_CODE_2__CSI0_STRT_FLD1_ACTV     IPU_REGISTERS_OFFSET+0x00030018,0x00380000
+#define IPU_CSI0_CCIR_CODE_2__CSI0_END_FLD1_ACTV      IPU_REGISTERS_OFFSET+0x00030018,0x00070000
+#define IPU_CSI0_CCIR_CODE_2__CSI0_STRT_FLD1_BLNK_2ND IPU_REGISTERS_OFFSET+0x00030018,0x00000E00
+#define IPU_CSI0_CCIR_CODE_2__CSI0_END_FLD1_BLNK_2ND  IPU_REGISTERS_OFFSET+0x00030018,0x000001C0
+#define IPU_CSI0_CCIR_CODE_2__CSI0_STRT_FLD1_BLNK_1ST IPU_REGISTERS_OFFSET+0x00030018,0x00000038
+#define IPU_CSI0_CCIR_CODE_2__CSI0_END_FLD1_BLNK_1ST  IPU_REGISTERS_OFFSET+0x00030018,0x00000007
+
+#define IPU_CSI0_CCIR_CODE_3__ADDR             IPU_REGISTERS_OFFSET+0x0003001C
+#define IPU_CSI0_CCIR_CODE_3__EMPTY            IPU_REGISTERS_OFFSET+0x0003001C,0x00000000
+#define IPU_CSI0_CCIR_CODE_3__FULL             IPU_REGISTERS_OFFSET+0x0003001C,0xffffffff
+#define IPU_CSI0_CCIR_CODE_3__CSI0_CCIR_PRECOM IPU_REGISTERS_OFFSET+0x0003001C,0x3FFFFFFF
+
+#define IPU_CSI0_DI__ADDR          IPU_REGISTERS_OFFSET+0x00030020
+#define IPU_CSI0_DI__EMPTY         IPU_REGISTERS_OFFSET+0x00030020,0x00000000
+#define IPU_CSI0_DI__FULL          IPU_REGISTERS_OFFSET+0x00030020,0xffffffff
+#define IPU_CSI0_DI__CSI0_MIPI_DI3 IPU_REGISTERS_OFFSET+0x00030020,0xFF000000
+#define IPU_CSI0_DI__CSI0_MIPI_DI2 IPU_REGISTERS_OFFSET+0x00030020,0x00FF0000
+#define IPU_CSI0_DI__CSI0_MIPI_DI1 IPU_REGISTERS_OFFSET+0x00030020,0x0000FF00
+#define IPU_CSI0_DI__CSI0_MIPI_DI0 IPU_REGISTERS_OFFSET+0x00030020,0x000000FF
+
+#define IPU_CSI0_SKIP__ADDR                     IPU_REGISTERS_OFFSET+0x00030024
+#define IPU_CSI0_SKIP__EMPTY                    IPU_REGISTERS_OFFSET+0x00030024,0x00000000
+#define IPU_CSI0_SKIP__FULL                     IPU_REGISTERS_OFFSET+0x00030024,0xffffffff
+#define IPU_CSI0_SKIP__CSI0_SKIP_ISP            IPU_REGISTERS_OFFSET+0x00030024,0x00F80000
+#define IPU_CSI0_SKIP__CSI0_MAX_RATIO_SKIP_ISP  IPU_REGISTERS_OFFSET+0x00030024,0x00070000
+#define IPU_CSI0_SKIP__CSI0_ID_2_SKIP           IPU_REGISTERS_OFFSET+0x00030024,0x00000300
+#define IPU_CSI0_SKIP__CSI0_SKIP_SMFC           IPU_REGISTERS_OFFSET+0x00030024,0x000000F8
+#define IPU_CSI0_SKIP__CSI0_MAX_RATIO_SKIP_SMFC IPU_REGISTERS_OFFSET+0x00030024,0x00000007
+
+#define IPU_CSI0_CPD_CTRL__ADDR               IPU_REGISTERS_OFFSET+0x00030028
+#define IPU_CSI0_CPD_CTRL__EMPTY              IPU_REGISTERS_OFFSET+0x00030028,0x00000000
+#define IPU_CSI0_CPD_CTRL__FULL               IPU_REGISTERS_OFFSET+0x00030028,0xffffffff
+#define IPU_CSI0_CPD_CTRL__CSI0_CPD           IPU_REGISTERS_OFFSET+0x00030028,0x0000001C
+#define IPU_CSI0_CPD_CTRL__CSI0_RED_ROW_BEGIN IPU_REGISTERS_OFFSET+0x00030028,0x00000002
+#define IPU_CSI0_CPD_CTRL__CSI0_GREEN_P_BEGIN IPU_REGISTERS_OFFSET+0x00030028,0x00000001
+
+#define IPU_CSI0_CPD_RC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003002C
+#define IPU_CSI0_CPD_RC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003002C,0x00000000
+#define IPU_CSI0_CPD_RC_0__FULL          IPU_REGISTERS_OFFSET+0x0003002C,0xffffffff
+#define IPU_CSI0_CPD_RC_0__CSI0_CPD_RC_1 IPU_REGISTERS_OFFSET+0x0003002C,0x01FF0000
+#define IPU_CSI0_CPD_RC_0__CSI0_CPD_RC_0 IPU_REGISTERS_OFFSET+0x0003002C,0x000001FF
+
+#define IPU_CSI0_CPD_RC_1__ADDR          IPU_REGISTERS_OFFSET+0x00030030
+#define IPU_CSI0_CPD_RC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00030030,0x00000000
+#define IPU_CSI0_CPD_RC_1__FULL          IPU_REGISTERS_OFFSET+0x00030030,0xffffffff
+#define IPU_CSI0_CPD_RC_1__CSI0_CPD_RC_3 IPU_REGISTERS_OFFSET+0x00030030,0x01FF0000
+#define IPU_CSI0_CPD_RC_1__CSI0_CPD_RC_2 IPU_REGISTERS_OFFSET+0x00030030,0x000001FF
+
+#define IPU_CSI0_CPD_RC_2__ADDR          IPU_REGISTERS_OFFSET+0x00030034
+#define IPU_CSI0_CPD_RC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00030034,0x00000000
+#define IPU_CSI0_CPD_RC_2__FULL          IPU_REGISTERS_OFFSET+0x00030034,0xffffffff
+#define IPU_CSI0_CPD_RC_2__CSI0_CPD_RC_5 IPU_REGISTERS_OFFSET+0x00030034,0x01FF0000
+#define IPU_CSI0_CPD_RC_2__CSI0_CPD_RC_4 IPU_REGISTERS_OFFSET+0x00030034,0x000001FF
+
+#define IPU_CSI0_CPD_RC_3__ADDR          IPU_REGISTERS_OFFSET+0x00030038
+#define IPU_CSI0_CPD_RC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00030038,0x00000000
+#define IPU_CSI0_CPD_RC_3__FULL          IPU_REGISTERS_OFFSET+0x00030038,0xffffffff
+#define IPU_CSI0_CPD_RC_3__CSI0_CPD_RC_7 IPU_REGISTERS_OFFSET+0x00030038,0x01FF0000
+#define IPU_CSI0_CPD_RC_3__CSI0_CPD_RC_6 IPU_REGISTERS_OFFSET+0x00030038,0x000001FF
+
+#define IPU_CSI0_CPD_RC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003003C
+#define IPU_CSI0_CPD_RC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003003C,0x00000000
+#define IPU_CSI0_CPD_RC_4__FULL          IPU_REGISTERS_OFFSET+0x0003003C,0xffffffff
+#define IPU_CSI0_CPD_RC_4__CSI0_CPD_RC_9 IPU_REGISTERS_OFFSET+0x0003003C,0x01FF0000
+#define IPU_CSI0_CPD_RC_4__CSI0_CPD_RC_8 IPU_REGISTERS_OFFSET+0x0003003C,0x000001FF
+
+#define IPU_CSI0_CPD_RC_5__ADDR           IPU_REGISTERS_OFFSET+0x00030040
+#define IPU_CSI0_CPD_RC_5__EMPTY          IPU_REGISTERS_OFFSET+0x00030040,0x00000000
+#define IPU_CSI0_CPD_RC_5__FULL           IPU_REGISTERS_OFFSET+0x00030040,0xffffffff
+#define IPU_CSI0_CPD_RC_5__CSI0_CPD_RC_11 IPU_REGISTERS_OFFSET+0x00030040,0x01FF0000
+#define IPU_CSI0_CPD_RC_5__CSI0_CPD_RC_10 IPU_REGISTERS_OFFSET+0x00030040,0x000001FF
+
+#define IPU_CSI0_CPD_RC_6__ADDR           IPU_REGISTERS_OFFSET+0x00030044
+#define IPU_CSI0_CPD_RC_6__EMPTY          IPU_REGISTERS_OFFSET+0x00030044,0x00000000
+#define IPU_CSI0_CPD_RC_6__FULL           IPU_REGISTERS_OFFSET+0x00030044,0xffffffff
+#define IPU_CSI0_CPD_RC_6__CSI0_CPD_RC_13 IPU_REGISTERS_OFFSET+0x00030044,0x01FF0000
+#define IPU_CSI0_CPD_RC_6__CSI0_CPD_RC_12 IPU_REGISTERS_OFFSET+0x00030044,0x000001FF
+
+#define IPU_CSI0_CPD_RC_7__ADDR           IPU_REGISTERS_OFFSET+0x00030048
+#define IPU_CSI0_CPD_RC_7__EMPTY          IPU_REGISTERS_OFFSET+0x00030048,0x00000000
+#define IPU_CSI0_CPD_RC_7__FULL           IPU_REGISTERS_OFFSET+0x00030048,0xffffffff
+#define IPU_CSI0_CPD_RC_7__CSI0_CPD_RC_15 IPU_REGISTERS_OFFSET+0x00030048,0x01FF0000
+#define IPU_CSI0_CPD_RC_7__CSI0_CPD_RC_14 IPU_REGISTERS_OFFSET+0x00030048,0x000001FF
+
+#define IPU_CSI0_CPD_RS_0__ADDR         IPU_REGISTERS_OFFSET+0x0003004C
+#define IPU_CSI0_CPD_RS_0__EMPTY        IPU_REGISTERS_OFFSET+0x0003004C,0x00000000
+#define IPU_CSI0_CPD_RS_0__FULL         IPU_REGISTERS_OFFSET+0x0003004C,0xffffffff
+#define IPU_CSI0_CPD_RS_0__CSI0_CPD_RS3 IPU_REGISTERS_OFFSET+0x0003004C,0xFF000000
+#define IPU_CSI0_CPD_RS_0__CSI0_CPD_RS2 IPU_REGISTERS_OFFSET+0x0003004C,0x00FF0000
+#define IPU_CSI0_CPD_RS_0__CSI0_CPD_RS1 IPU_REGISTERS_OFFSET+0x0003004C,0x0000FF00
+#define IPU_CSI0_CPD_RS_0__CSI0_CPD_RS0 IPU_REGISTERS_OFFSET+0x0003004C,0x000000FF
+
+#define IPU_CSI0_CPD_RS_1__ADDR         IPU_REGISTERS_OFFSET+0x00030050
+#define IPU_CSI0_CPD_RS_1__EMPTY        IPU_REGISTERS_OFFSET+0x00030050,0x00000000
+#define IPU_CSI0_CPD_RS_1__FULL         IPU_REGISTERS_OFFSET+0x00030050,0xffffffff
+#define IPU_CSI0_CPD_RS_1__CSI0_CPD_RS7 IPU_REGISTERS_OFFSET+0x00030050,0xFF000000
+#define IPU_CSI0_CPD_RS_1__CSI0_CPD_RS6 IPU_REGISTERS_OFFSET+0x00030050,0x00FF0000
+#define IPU_CSI0_CPD_RS_1__CSI0_CPD_RS5 IPU_REGISTERS_OFFSET+0x00030050,0x0000FF00
+#define IPU_CSI0_CPD_RS_1__CSI0_CPD_RS4 IPU_REGISTERS_OFFSET+0x00030050,0x000000FF
+
+#define IPU_CSI0_CPD_RS_2__ADDR          IPU_REGISTERS_OFFSET+0x00030054
+#define IPU_CSI0_CPD_RS_2__EMPTY         IPU_REGISTERS_OFFSET+0x00030054,0x00000000
+#define IPU_CSI0_CPD_RS_2__FULL          IPU_REGISTERS_OFFSET+0x00030054,0xffffffff
+#define IPU_CSI0_CPD_RS_2__CSI0_CPD_RS11 IPU_REGISTERS_OFFSET+0x00030054,0xFF000000
+#define IPU_CSI0_CPD_RS_2__CSI0_CPD_RS10 IPU_REGISTERS_OFFSET+0x00030054,0x00FF0000
+#define IPU_CSI0_CPD_RS_2__CSI0_CPD_RS9  IPU_REGISTERS_OFFSET+0x00030054,0x0000FF00
+#define IPU_CSI0_CPD_RS_2__CSI0_CPD_RS8  IPU_REGISTERS_OFFSET+0x00030054,0x000000FF
+
+#define IPU_CSI0_CPD_RS_3__ADDR          IPU_REGISTERS_OFFSET+0x00030058
+#define IPU_CSI0_CPD_RS_3__EMPTY         IPU_REGISTERS_OFFSET+0x00030058,0x00000000
+#define IPU_CSI0_CPD_RS_3__FULL          IPU_REGISTERS_OFFSET+0x00030058,0xffffffff
+#define IPU_CSI0_CPD_RS_3__CSI0_CPD_RS15 IPU_REGISTERS_OFFSET+0x00030058,0xFF000000
+#define IPU_CSI0_CPD_RS_3__CSI0_CPD_RS14 IPU_REGISTERS_OFFSET+0x00030058,0x00FF0000
+#define IPU_CSI0_CPD_RS_3__CSI0_CPD_RS13 IPU_REGISTERS_OFFSET+0x00030058,0x0000FF00
+#define IPU_CSI0_CPD_RS_3__CSI0_CPD_RS12 IPU_REGISTERS_OFFSET+0x00030058,0x000000FF
+
+#define IPU_CSI0_CPD_GRC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003005C
+#define IPU_CSI0_CPD_GRC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003005C,0x00000000
+#define IPU_CSI0_CPD_GRC_0__FULL          IPU_REGISTERS_OFFSET+0x0003005C,0xffffffff
+#define IPU_CSI0_CPD_GRC_0__CSI0_CPD_GRC1 IPU_REGISTERS_OFFSET+0x0003005C,0x01FF0000
+#define IPU_CSI0_CPD_GRC_0__CSI0_CPD_GRC0 IPU_REGISTERS_OFFSET+0x0003005C,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_1__ADDR          IPU_REGISTERS_OFFSET+0x00030060
+#define IPU_CSI0_CPD_GRC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00030060,0x00000000
+#define IPU_CSI0_CPD_GRC_1__FULL          IPU_REGISTERS_OFFSET+0x00030060,0xffffffff
+#define IPU_CSI0_CPD_GRC_1__CSI0_CPD_GRC3 IPU_REGISTERS_OFFSET+0x00030060,0x01FF0000
+#define IPU_CSI0_CPD_GRC_1__CSI0_CPD_GRC2 IPU_REGISTERS_OFFSET+0x00030060,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_2__ADDR          IPU_REGISTERS_OFFSET+0x00030064
+#define IPU_CSI0_CPD_GRC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00030064,0x00000000
+#define IPU_CSI0_CPD_GRC_2__FULL          IPU_REGISTERS_OFFSET+0x00030064,0xffffffff
+#define IPU_CSI0_CPD_GRC_2__CSI0_CPD_GRC5 IPU_REGISTERS_OFFSET+0x00030064,0x01FF0000
+#define IPU_CSI0_CPD_GRC_2__CSI0_CPD_GRC4 IPU_REGISTERS_OFFSET+0x00030064,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_3__ADDR          IPU_REGISTERS_OFFSET+0x00030068
+#define IPU_CSI0_CPD_GRC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00030068,0x00000000
+#define IPU_CSI0_CPD_GRC_3__FULL          IPU_REGISTERS_OFFSET+0x00030068,0xffffffff
+#define IPU_CSI0_CPD_GRC_3__CSI0_CPD_GRC7 IPU_REGISTERS_OFFSET+0x00030068,0x01FF0000
+#define IPU_CSI0_CPD_GRC_3__CSI0_CPD_GRC6 IPU_REGISTERS_OFFSET+0x00030068,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003006C
+#define IPU_CSI0_CPD_GRC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003006C,0x00000000
+#define IPU_CSI0_CPD_GRC_4__FULL          IPU_REGISTERS_OFFSET+0x0003006C,0xffffffff
+#define IPU_CSI0_CPD_GRC_4__CSI0_CPD_GRC9 IPU_REGISTERS_OFFSET+0x0003006C,0x01FF0000
+#define IPU_CSI0_CPD_GRC_4__CSI0_CPD_GRC8 IPU_REGISTERS_OFFSET+0x0003006C,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_5__ADDR           IPU_REGISTERS_OFFSET+0x00030070
+#define IPU_CSI0_CPD_GRC_5__EMPTY          IPU_REGISTERS_OFFSET+0x00030070,0x00000000
+#define IPU_CSI0_CPD_GRC_5__FULL           IPU_REGISTERS_OFFSET+0x00030070,0xffffffff
+#define IPU_CSI0_CPD_GRC_5__CSI0_CPD_GRC11 IPU_REGISTERS_OFFSET+0x00030070,0x01FF0000
+#define IPU_CSI0_CPD_GRC_5__CSI0_CPD_GRC10 IPU_REGISTERS_OFFSET+0x00030070,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_6__ADDR           IPU_REGISTERS_OFFSET+0x00030074
+#define IPU_CSI0_CPD_GRC_6__EMPTY          IPU_REGISTERS_OFFSET+0x00030074,0x00000000
+#define IPU_CSI0_CPD_GRC_6__FULL           IPU_REGISTERS_OFFSET+0x00030074,0xffffffff
+#define IPU_CSI0_CPD_GRC_6__CSI0_CPD_GRC13 IPU_REGISTERS_OFFSET+0x00030074,0x01FF0000
+#define IPU_CSI0_CPD_GRC_6__CSI0_CPD_GRC12 IPU_REGISTERS_OFFSET+0x00030074,0x000001FF
+
+#define IPU_CSI0_CPD_GRC_7__ADDR           IPU_REGISTERS_OFFSET+0x00030078
+#define IPU_CSI0_CPD_GRC_7__EMPTY          IPU_REGISTERS_OFFSET+0x00030078,0x00000000
+#define IPU_CSI0_CPD_GRC_7__FULL           IPU_REGISTERS_OFFSET+0x00030078,0xffffffff
+#define IPU_CSI0_CPD_GRC_7__CSI0_CPD_GRC15 IPU_REGISTERS_OFFSET+0x00030078,0x01FF0000
+#define IPU_CSI0_CPD_GRC_7__CSI0_CPD_GRC14 IPU_REGISTERS_OFFSET+0x00030078,0x000001FF
+
+#define IPU_CSI0_CPD_GRS_0__ADDR          IPU_REGISTERS_OFFSET+0x0003007C
+#define IPU_CSI0_CPD_GRS_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003007C,0x00000000
+#define IPU_CSI0_CPD_GRS_0__FULL          IPU_REGISTERS_OFFSET+0x0003007C,0xffffffff
+#define IPU_CSI0_CPD_GRS_0__CSI0_CPD_GRS3 IPU_REGISTERS_OFFSET+0x0003007C,0xFF000000
+#define IPU_CSI0_CPD_GRS_0__CSI0_CPD_GRS2 IPU_REGISTERS_OFFSET+0x0003007C,0x00FF0000
+#define IPU_CSI0_CPD_GRS_0__CSI0_CPD_GRS1 IPU_REGISTERS_OFFSET+0x0003007C,0x0000FF00
+#define IPU_CSI0_CPD_GRS_0__CSI0_CPD_GRS0 IPU_REGISTERS_OFFSET+0x0003007C,0x000000FF
+
+#define IPU_CSI0_CPD_GRS_1__ADDR          IPU_REGISTERS_OFFSET+0x00030080
+#define IPU_CSI0_CPD_GRS_1__EMPTY         IPU_REGISTERS_OFFSET+0x00030080,0x00000000
+#define IPU_CSI0_CPD_GRS_1__FULL          IPU_REGISTERS_OFFSET+0x00030080,0xffffffff
+#define IPU_CSI0_CPD_GRS_1__CSI0_CPD_GRS7 IPU_REGISTERS_OFFSET+0x00030080,0xFF000000
+#define IPU_CSI0_CPD_GRS_1__CSI0_CPD_GRS6 IPU_REGISTERS_OFFSET+0x00030080,0x00FF0000
+#define IPU_CSI0_CPD_GRS_1__CSI0_CPD_GRS5 IPU_REGISTERS_OFFSET+0x00030080,0x0000FF00
+#define IPU_CSI0_CPD_GRS_1__CSI0_CPD_GRS4 IPU_REGISTERS_OFFSET+0x00030080,0x000000FF
+
+#define IPU_CSI0_CPD_GRS_2__ADDR           IPU_REGISTERS_OFFSET+0x00030084
+#define IPU_CSI0_CPD_GRS_2__EMPTY          IPU_REGISTERS_OFFSET+0x00030084,0x00000000
+#define IPU_CSI0_CPD_GRS_2__FULL           IPU_REGISTERS_OFFSET+0x00030084,0xffffffff
+#define IPU_CSI0_CPD_GRS_2__CSI0_CPD_GRS11 IPU_REGISTERS_OFFSET+0x00030084,0xFF000000
+#define IPU_CSI0_CPD_GRS_2__CSI0_CPD_GRS10 IPU_REGISTERS_OFFSET+0x00030084,0x00FF0000
+#define IPU_CSI0_CPD_GRS_2__CSI0_CPD_GRS9  IPU_REGISTERS_OFFSET+0x00030084,0x0000FF00
+#define IPU_CSI0_CPD_GRS_2__CSI0_CPD_GRS8  IPU_REGISTERS_OFFSET+0x00030084,0x000000FF
+
+#define IPU_CSI0_CPD_GRS_3__ADDR           IPU_REGISTERS_OFFSET+0x00030088
+#define IPU_CSI0_CPD_GRS_3__EMPTY          IPU_REGISTERS_OFFSET+0x00030088,0x00000000
+#define IPU_CSI0_CPD_GRS_3__FULL           IPU_REGISTERS_OFFSET+0x00030088,0xffffffff
+#define IPU_CSI0_CPD_GRS_3__CSI0_CPD_GRS15 IPU_REGISTERS_OFFSET+0x00030088,0xFF000000
+#define IPU_CSI0_CPD_GRS_3__CSI0_CPD_GRS14 IPU_REGISTERS_OFFSET+0x00030088,0x00FF0000
+#define IPU_CSI0_CPD_GRS_3__CSI0_CPD_GRS13 IPU_REGISTERS_OFFSET+0x00030088,0x0000FF00
+#define IPU_CSI0_CPD_GRS_3__CSI0_CPD_GRS12 IPU_REGISTERS_OFFSET+0x00030088,0x000000FF
+
+#define IPU_CSI0_CPD_GBC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003008C
+#define IPU_CSI0_CPD_GBC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003008C,0x00000000
+#define IPU_CSI0_CPD_GBC_0__FULL          IPU_REGISTERS_OFFSET+0x0003008C,0xffffffff
+#define IPU_CSI0_CPD_GBC_0__CSI0_CPD_GBC1 IPU_REGISTERS_OFFSET+0x0003008C,0x01FF0000
+#define IPU_CSI0_CPD_GBC_0__CSI0_CPD_GBC0 IPU_REGISTERS_OFFSET+0x0003008C,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_1__ADDR          IPU_REGISTERS_OFFSET+0x00030090
+#define IPU_CSI0_CPD_GBC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00030090,0x00000000
+#define IPU_CSI0_CPD_GBC_1__FULL          IPU_REGISTERS_OFFSET+0x00030090,0xffffffff
+#define IPU_CSI0_CPD_GBC_1__CSI0_CPD_GBC3 IPU_REGISTERS_OFFSET+0x00030090,0x01FF0000
+#define IPU_CSI0_CPD_GBC_1__CSI0_CPD_GBC2 IPU_REGISTERS_OFFSET+0x00030090,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_2__ADDR          IPU_REGISTERS_OFFSET+0x00030094
+#define IPU_CSI0_CPD_GBC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00030094,0x00000000
+#define IPU_CSI0_CPD_GBC_2__FULL          IPU_REGISTERS_OFFSET+0x00030094,0xffffffff
+#define IPU_CSI0_CPD_GBC_2__CSI0_CPD_GBC5 IPU_REGISTERS_OFFSET+0x00030094,0x01FF0000
+#define IPU_CSI0_CPD_GBC_2__CSI0_CPD_GBC4 IPU_REGISTERS_OFFSET+0x00030094,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_3__ADDR          IPU_REGISTERS_OFFSET+0x00030098
+#define IPU_CSI0_CPD_GBC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00030098,0x00000000
+#define IPU_CSI0_CPD_GBC_3__FULL          IPU_REGISTERS_OFFSET+0x00030098,0xffffffff
+#define IPU_CSI0_CPD_GBC_3__CSI0_CPD_GBC7 IPU_REGISTERS_OFFSET+0x00030098,0x01FF0000
+#define IPU_CSI0_CPD_GBC_3__CSI0_CPD_GBC6 IPU_REGISTERS_OFFSET+0x00030098,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003009C
+#define IPU_CSI0_CPD_GBC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003009C,0x00000000
+#define IPU_CSI0_CPD_GBC_4__FULL          IPU_REGISTERS_OFFSET+0x0003009C,0xffffffff
+#define IPU_CSI0_CPD_GBC_4__CSI0_CPD_GBC9 IPU_REGISTERS_OFFSET+0x0003009C,0x01FF0000
+#define IPU_CSI0_CPD_GBC_4__CSI0_CPD_GBC8 IPU_REGISTERS_OFFSET+0x0003009C,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_5__ADDR           IPU_REGISTERS_OFFSET+0x000300A0
+#define IPU_CSI0_CPD_GBC_5__EMPTY          IPU_REGISTERS_OFFSET+0x000300A0,0x00000000
+#define IPU_CSI0_CPD_GBC_5__FULL           IPU_REGISTERS_OFFSET+0x000300A0,0xffffffff
+#define IPU_CSI0_CPD_GBC_5__CSI0_CPD_GBC11 IPU_REGISTERS_OFFSET+0x000300A0,0x01FF0000
+#define IPU_CSI0_CPD_GBC_5__CSI0_CPD_GBC10 IPU_REGISTERS_OFFSET+0x000300A0,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_6__ADDR           IPU_REGISTERS_OFFSET+0x000300A4
+#define IPU_CSI0_CPD_GBC_6__EMPTY          IPU_REGISTERS_OFFSET+0x000300A4,0x00000000
+#define IPU_CSI0_CPD_GBC_6__FULL           IPU_REGISTERS_OFFSET+0x000300A4,0xffffffff
+#define IPU_CSI0_CPD_GBC_6__CSI0_CPD_GBC13 IPU_REGISTERS_OFFSET+0x000300A4,0x01FF0000
+#define IPU_CSI0_CPD_GBC_6__CSI0_CPD_GBC12 IPU_REGISTERS_OFFSET+0x000300A4,0x000001FF
+
+#define IPU_CSI0_CPD_GBC_7__ADDR           IPU_REGISTERS_OFFSET+0x000300A8
+#define IPU_CSI0_CPD_GBC_7__EMPTY          IPU_REGISTERS_OFFSET+0x000300A8,0x00000000
+#define IPU_CSI0_CPD_GBC_7__FULL           IPU_REGISTERS_OFFSET+0x000300A8,0xffffffff
+#define IPU_CSI0_CPD_GBC_7__CSI0_CPD_GBC15 IPU_REGISTERS_OFFSET+0x000300A8,0x01FF0000
+#define IPU_CSI0_CPD_GBC_7__CSI0_CPD_GBC14 IPU_REGISTERS_OFFSET+0x000300A8,0x000001FF
+
+#define IPU_CSI0_CPD_GBS_0__ADDR          IPU_REGISTERS_OFFSET+0x000300AC
+#define IPU_CSI0_CPD_GBS_0__EMPTY         IPU_REGISTERS_OFFSET+0x000300AC,0x00000000
+#define IPU_CSI0_CPD_GBS_0__FULL          IPU_REGISTERS_OFFSET+0x000300AC,0xffffffff
+#define IPU_CSI0_CPD_GBS_0__CSI0_CPD_GBS3 IPU_REGISTERS_OFFSET+0x000300AC,0xFF000000
+#define IPU_CSI0_CPD_GBS_0__CSI0_CPD_GBS2 IPU_REGISTERS_OFFSET+0x000300AC,0x00FF0000
+#define IPU_CSI0_CPD_GBS_0__CSI0_CPD_GBS1 IPU_REGISTERS_OFFSET+0x000300AC,0x0000FF00
+#define IPU_CSI0_CPD_GBS_0__CSI0_CPD_GBS0 IPU_REGISTERS_OFFSET+0x000300AC,0x000000FF
+
+#define IPU_CSI0_CPD_GBS_1__ADDR          IPU_REGISTERS_OFFSET+0x000300B0
+#define IPU_CSI0_CPD_GBS_1__EMPTY         IPU_REGISTERS_OFFSET+0x000300B0,0x00000000
+#define IPU_CSI0_CPD_GBS_1__FULL          IPU_REGISTERS_OFFSET+0x000300B0,0xffffffff
+#define IPU_CSI0_CPD_GBS_1__CSI0_CPD_GBS7 IPU_REGISTERS_OFFSET+0x000300B0,0xFF000000
+#define IPU_CSI0_CPD_GBS_1__CSI0_CPD_GBS6 IPU_REGISTERS_OFFSET+0x000300B0,0x00FF0000
+#define IPU_CSI0_CPD_GBS_1__CSI0_CPD_GBS5 IPU_REGISTERS_OFFSET+0x000300B0,0x0000FF00
+#define IPU_CSI0_CPD_GBS_1__CSI0_CPD_GBS4 IPU_REGISTERS_OFFSET+0x000300B0,0x000000FF
+
+#define IPU_CSI0_CPD_GBS_2__ADDR           IPU_REGISTERS_OFFSET+0x000300B4
+#define IPU_CSI0_CPD_GBS_2__EMPTY          IPU_REGISTERS_OFFSET+0x000300B4,0x00000000
+#define IPU_CSI0_CPD_GBS_2__FULL           IPU_REGISTERS_OFFSET+0x000300B4,0xffffffff
+#define IPU_CSI0_CPD_GBS_2__CSI0_CPD_GBS11 IPU_REGISTERS_OFFSET+0x000300B4,0xFF000000
+#define IPU_CSI0_CPD_GBS_2__CSI0_CPD_GBS10 IPU_REGISTERS_OFFSET+0x000300B4,0x00FF0000
+#define IPU_CSI0_CPD_GBS_2__CSI0_CPD_GBS9  IPU_REGISTERS_OFFSET+0x000300B4,0x0000FF00
+#define IPU_CSI0_CPD_GBS_2__CSI0_CPD_GBS8  IPU_REGISTERS_OFFSET+0x000300B4,0x000000FF
+
+#define IPU_CSI0_CPD_GBS_3__ADDR           IPU_REGISTERS_OFFSET+0x000300B8
+#define IPU_CSI0_CPD_GBS_3__EMPTY          IPU_REGISTERS_OFFSET+0x000300B8,0x00000000
+#define IPU_CSI0_CPD_GBS_3__FULL           IPU_REGISTERS_OFFSET+0x000300B8,0xffffffff
+#define IPU_CSI0_CPD_GBS_3__CSI0_CPD_GBS15 IPU_REGISTERS_OFFSET+0x000300B8,0xFF000000
+#define IPU_CSI0_CPD_GBS_3__CSI0_CPD_GBS14 IPU_REGISTERS_OFFSET+0x000300B8,0x00FF0000
+#define IPU_CSI0_CPD_GBS_3__CSI0_CPD_GBS13 IPU_REGISTERS_OFFSET+0x000300B8,0x0000FF00
+#define IPU_CSI0_CPD_GBS_3__CSI0_CPD_GBS12 IPU_REGISTERS_OFFSET+0x000300B8,0x000000FF
+
+#define IPU_CSI0_CPD_BC_0__ADDR         IPU_REGISTERS_OFFSET+0x000300BC
+#define IPU_CSI0_CPD_BC_0__EMPTY        IPU_REGISTERS_OFFSET+0x000300BC,0x00000000
+#define IPU_CSI0_CPD_BC_0__FULL         IPU_REGISTERS_OFFSET+0x000300BC,0xffffffff
+#define IPU_CSI0_CPD_BC_0__CSI0_CPD_BC1 IPU_REGISTERS_OFFSET+0x000300BC,0x01FF0000
+#define IPU_CSI0_CPD_BC_0__CSI0_CPD_BC0 IPU_REGISTERS_OFFSET+0x000300BC,0x000001FF
+
+#define IPU_CSI0_CPD_BC_1__ADDR         IPU_REGISTERS_OFFSET+0x000300C0
+#define IPU_CSI0_CPD_BC_1__EMPTY        IPU_REGISTERS_OFFSET+0x000300C0,0x00000000
+#define IPU_CSI0_CPD_BC_1__FULL         IPU_REGISTERS_OFFSET+0x000300C0,0xffffffff
+#define IPU_CSI0_CPD_BC_1__CSI0_CPD_BC3 IPU_REGISTERS_OFFSET+0x000300C0,0x01FF0000
+#define IPU_CSI0_CPD_BC_1__CSI0_CPD_BC2 IPU_REGISTERS_OFFSET+0x000300C0,0x000001FF
+
+#define IPU_CSI0_CPD_BC_2__ADDR         IPU_REGISTERS_OFFSET+0x000300C4
+#define IPU_CSI0_CPD_BC_2__EMPTY        IPU_REGISTERS_OFFSET+0x000300C4,0x00000000
+#define IPU_CSI0_CPD_BC_2__FULL         IPU_REGISTERS_OFFSET+0x000300C4,0xffffffff
+#define IPU_CSI0_CPD_BC_2__CSI0_CPD_BC5 IPU_REGISTERS_OFFSET+0x000300C4,0x01FF0000
+#define IPU_CSI0_CPD_BC_2__CSI0_CPD_BC4 IPU_REGISTERS_OFFSET+0x000300C4,0x000001FF
+
+#define IPU_CSI0_CPD_BC_3__ADDR         IPU_REGISTERS_OFFSET+0x000300C8
+#define IPU_CSI0_CPD_BC_3__EMPTY        IPU_REGISTERS_OFFSET+0x000300C8,0x00000000
+#define IPU_CSI0_CPD_BC_3__FULL         IPU_REGISTERS_OFFSET+0x000300C8,0xffffffff
+#define IPU_CSI0_CPD_BC_3__CSI0_CPD_BC7 IPU_REGISTERS_OFFSET+0x000300C8,0x01FF0000
+#define IPU_CSI0_CPD_BC_3__CSI0_CPD_BC6 IPU_REGISTERS_OFFSET+0x000300C8,0x000001FF
+
+#define IPU_CSI0_CPD_BC_4__ADDR         IPU_REGISTERS_OFFSET+0x000300CC
+#define IPU_CSI0_CPD_BC_4__EMPTY        IPU_REGISTERS_OFFSET+0x000300CC,0x00000000
+#define IPU_CSI0_CPD_BC_4__FULL         IPU_REGISTERS_OFFSET+0x000300CC,0xffffffff
+#define IPU_CSI0_CPD_BC_4__CSI0_CPD_BC9 IPU_REGISTERS_OFFSET+0x000300CC,0x01FF0000
+#define IPU_CSI0_CPD_BC_4__CSI0_CPD_BC8 IPU_REGISTERS_OFFSET+0x000300CC,0x000001FF
+
+#define IPU_CSI0_CPD_BC_5__ADDR          IPU_REGISTERS_OFFSET+0x000300D0
+#define IPU_CSI0_CPD_BC_5__EMPTY         IPU_REGISTERS_OFFSET+0x000300D0,0x00000000
+#define IPU_CSI0_CPD_BC_5__FULL          IPU_REGISTERS_OFFSET+0x000300D0,0xffffffff
+#define IPU_CSI0_CPD_BC_5__CSI0_CPD_BC11 IPU_REGISTERS_OFFSET+0x000300D0,0x01FF0000
+#define IPU_CSI0_CPD_BC_5__CSI0_CPD_BC10 IPU_REGISTERS_OFFSET+0x000300D0,0x000001FF
+
+#define IPU_CSI0_CPD_BC_6__ADDR          IPU_REGISTERS_OFFSET+0x000300D4
+#define IPU_CSI0_CPD_BC_6__EMPTY         IPU_REGISTERS_OFFSET+0x000300D4,0x00000000
+#define IPU_CSI0_CPD_BC_6__FULL          IPU_REGISTERS_OFFSET+0x000300D4,0xffffffff
+#define IPU_CSI0_CPD_BC_6__CSI0_CPD_BC13 IPU_REGISTERS_OFFSET+0x000300D4,0x01FF0000
+#define IPU_CSI0_CPD_BC_6__CSI0_CPD_BC12 IPU_REGISTERS_OFFSET+0x000300D4,0x000001FF
+
+#define IPU_CSI0_CPD_BC_7__ADDR          IPU_REGISTERS_OFFSET+0x000300D8
+#define IPU_CSI0_CPD_BC_7__EMPTY         IPU_REGISTERS_OFFSET+0x000300D8,0x00000000
+#define IPU_CSI0_CPD_BC_7__FULL          IPU_REGISTERS_OFFSET+0x000300D8,0xffffffff
+#define IPU_CSI0_CPD_BC_7__CSI0_CPD_BC15 IPU_REGISTERS_OFFSET+0x000300D8,0x01FF0000
+#define IPU_CSI0_CPD_BC_7__CSI0_CPD_BC14 IPU_REGISTERS_OFFSET+0x000300D8,0x000001FF
+
+#define IPU_CSI0_CPD_BS_0__ADDR         IPU_REGISTERS_OFFSET+0x000300DC
+#define IPU_CSI0_CPD_BS_0__EMPTY        IPU_REGISTERS_OFFSET+0x000300DC,0x00000000
+#define IPU_CSI0_CPD_BS_0__FULL         IPU_REGISTERS_OFFSET+0x000300DC,0xffffffff
+#define IPU_CSI0_CPD_BS_0__CSI0_CPD_BS3 IPU_REGISTERS_OFFSET+0x000300DC,0xFF000000
+#define IPU_CSI0_CPD_BS_0__CSI0_CPD_BS2 IPU_REGISTERS_OFFSET+0x000300DC,0x00FF0000
+#define IPU_CSI0_CPD_BS_0__CSI0_CPD_BS1 IPU_REGISTERS_OFFSET+0x000300DC,0x0000FF00
+#define IPU_CSI0_CPD_BS_0__CSI0_CPD_BS0 IPU_REGISTERS_OFFSET+0x000300DC,0x000000FF
+
+#define IPU_CSI0_CPD_BS_1__ADDR         IPU_REGISTERS_OFFSET+0x000300E0
+#define IPU_CSI0_CPD_BS_1__EMPTY        IPU_REGISTERS_OFFSET+0x000300E0,0x00000000
+#define IPU_CSI0_CPD_BS_1__FULL         IPU_REGISTERS_OFFSET+0x000300E0,0xffffffff
+#define IPU_CSI0_CPD_BS_1__CSI0_CPD_BS7 IPU_REGISTERS_OFFSET+0x000300E0,0xFF000000
+#define IPU_CSI0_CPD_BS_1__CSI0_CPD_BS6 IPU_REGISTERS_OFFSET+0x000300E0,0x00FF0000
+#define IPU_CSI0_CPD_BS_1__CSI0_CPD_BS5 IPU_REGISTERS_OFFSET+0x000300E0,0x0000FF00
+#define IPU_CSI0_CPD_BS_1__CSI0_CPD_BS4 IPU_REGISTERS_OFFSET+0x000300E0,0x000000FF
+
+#define IPU_CSI0_CPD_BS_2__ADDR          IPU_REGISTERS_OFFSET+0x000300E4
+#define IPU_CSI0_CPD_BS_2__EMPTY         IPU_REGISTERS_OFFSET+0x000300E4,0x00000000
+#define IPU_CSI0_CPD_BS_2__FULL          IPU_REGISTERS_OFFSET+0x000300E4,0xffffffff
+#define IPU_CSI0_CPD_BS_2__CSI0_CPD_BS11 IPU_REGISTERS_OFFSET+0x000300E4,0xFF000000
+#define IPU_CSI0_CPD_BS_2__CSI0_CPD_BS10 IPU_REGISTERS_OFFSET+0x000300E4,0x00FF0000
+#define IPU_CSI0_CPD_BS_2__CSI0_CPD_BS9  IPU_REGISTERS_OFFSET+0x000300E4,0x0000FF00
+#define IPU_CSI0_CPD_BS_2__CSI0_CPD_BS8  IPU_REGISTERS_OFFSET+0x000300E4,0x000000FF
+
+#define IPU_CSI0_CPD_BS_3__ADDR          IPU_REGISTERS_OFFSET+0x000300E8
+#define IPU_CSI0_CPD_BS_3__EMPTY         IPU_REGISTERS_OFFSET+0x000300E8,0x00000000
+#define IPU_CSI0_CPD_BS_3__FULL          IPU_REGISTERS_OFFSET+0x000300E8,0xffffffff
+#define IPU_CSI0_CPD_BS_3__CSI0_CPD_BS15 IPU_REGISTERS_OFFSET+0x000300E8,0xFF000000
+#define IPU_CSI0_CPD_BS_3__CSI0_CPD_BS14 IPU_REGISTERS_OFFSET+0x000300E8,0x00FF0000
+#define IPU_CSI0_CPD_BS_3__CSI0_CPD_BS13 IPU_REGISTERS_OFFSET+0x000300E8,0x0000FF00
+#define IPU_CSI0_CPD_BS_3__CSI0_CPD_BS12 IPU_REGISTERS_OFFSET+0x000300E8,0x000000FF
+
+#define IPU_CSI0_CPD_OFFSET1__ADDR               IPU_REGISTERS_OFFSET+0x000300EC
+#define IPU_CSI0_CPD_OFFSET1__EMPTY              IPU_REGISTERS_OFFSET+0x000300EC,0x00000000
+#define IPU_CSI0_CPD_OFFSET1__FULL               IPU_REGISTERS_OFFSET+0x000300EC,0xffffffff
+#define IPU_CSI0_CPD_OFFSET1__CSI0_CPD_B_OFFSET  IPU_REGISTERS_OFFSET+0x000300EC,0x3FF00000
+#define IPU_CSI0_CPD_OFFSET1__CSI0_CPD_GB_OFFSET IPU_REGISTERS_OFFSET+0x000300EC,0x000FFC00
+#define IPU_CSI0_CPD_OFFSET1__CSI0_CPD_GR_OFFSET IPU_REGISTERS_OFFSET+0x000300EC,0x000003FF
+
+#define IPU_CSI0_CPD_OFFSET2__ADDR              IPU_REGISTERS_OFFSET+0x000300F0
+#define IPU_CSI0_CPD_OFFSET2__EMPTY             IPU_REGISTERS_OFFSET+0x000300F0,0x00000000
+#define IPU_CSI0_CPD_OFFSET2__FULL              IPU_REGISTERS_OFFSET+0x000300F0,0xffffffff
+#define IPU_CSI0_CPD_OFFSET2__CSI0_CPD_R_OFFSET IPU_REGISTERS_OFFSET+0x000300F0,0x000003FF
+
+#define IPU_CSI1_SENS_CONF__ADDR                  IPU_REGISTERS_OFFSET+0x00038000
+#define IPU_CSI1_SENS_CONF__EMPTY                 IPU_REGISTERS_OFFSET+0x00038000,0x00000000
+#define IPU_CSI1_SENS_CONF__FULL                  IPU_REGISTERS_OFFSET+0x00038000,0xffffffff
+#define IPU_CSI1_SENS_CONF__CSI1_DATA_EN_POL      IPU_REGISTERS_OFFSET+0x00038000,0x80000000
+#define IPU_CSI1_SENS_CONF__CSI1_FORCE_EOF        IPU_REGISTERS_OFFSET+0x00038000,0x20000000
+#define IPU_CSI1_SENS_CONF__CSI1_JPEG_MODE        IPU_REGISTERS_OFFSET+0x00038000,0x10000000
+#define IPU_CSI1_SENS_CONF__CSI1_JPEG8_EN         IPU_REGISTERS_OFFSET+0x00038000,0x08000000
+#define IPU_CSI1_SENS_CONF__CSI1_DATA_DEST        IPU_REGISTERS_OFFSET+0x00038000,0x07000000
+#define IPU_CSI1_SENS_CONF__CSI1_DIV_RATIO        IPU_REGISTERS_OFFSET+0x00038000,0x00FF0000
+#define IPU_CSI1_SENS_CONF__CSI1_EXT_VSYNC        IPU_REGISTERS_OFFSET+0x00038000,0x00008000
+#define IPU_CSI1_SENS_CONF__CSI1_DATA_WIDTH       IPU_REGISTERS_OFFSET+0x00038000,0x00007800
+#define IPU_CSI1_SENS_CONF__CSI1_SENS_DATA_FORMAT IPU_REGISTERS_OFFSET+0x00038000,0x00000700
+#define IPU_CSI1_SENS_CONF__CSI1_PACK_TIGHT       IPU_REGISTERS_OFFSET+0x00038000,0x00000080
+#define IPU_CSI1_SENS_CONF__CSI1_SENS_PRTCL       IPU_REGISTERS_OFFSET+0x00038000,0x00000070
+#define IPU_CSI1_SENS_CONF__CSI1_SENS_PIX_CLK_POL IPU_REGISTERS_OFFSET+0x00038000,0x00000008
+#define IPU_CSI1_SENS_CONF__CSI1_DATA_POL         IPU_REGISTERS_OFFSET+0x00038000,0x00000004
+#define IPU_CSI1_SENS_CONF__CSI1_HSYNC_POL        IPU_REGISTERS_OFFSET+0x00038000,0x00000002
+#define IPU_CSI1_SENS_CONF__CSI1_VSYNC_POL        IPU_REGISTERS_OFFSET+0x00038000,0x00000001
+
+#define IPU_CSI1_SENS_FRM_SIZE__ADDR                 IPU_REGISTERS_OFFSET+0x00038004
+#define IPU_CSI1_SENS_FRM_SIZE__EMPTY                IPU_REGISTERS_OFFSET+0x00038004,0x00000000
+#define IPU_CSI1_SENS_FRM_SIZE__FULL                 IPU_REGISTERS_OFFSET+0x00038004,0xffffffff
+#define IPU_CSI1_SENS_FRM_SIZE__CSI1_SENS_FRM_HEIGHT IPU_REGISTERS_OFFSET+0x00038004,0x0FFF0000
+#define IPU_CSI1_SENS_FRM_SIZE__CSI1_SENS_FRM_WIDTH  IPU_REGISTERS_OFFSET+0x00038004,0x00001FFF
+
+#define IPU_CSI1_ACT_FRM_SIZE__ADDR                IPU_REGISTERS_OFFSET+0x00038008
+#define IPU_CSI1_ACT_FRM_SIZE__EMPTY               IPU_REGISTERS_OFFSET+0x00038008,0x00000000
+#define IPU_CSI1_ACT_FRM_SIZE__FULL                IPU_REGISTERS_OFFSET+0x00038008,0xffffffff
+#define IPU_CSI1_ACT_FRM_SIZE__CSI1_ACT_FRM_HEIGHT IPU_REGISTERS_OFFSET+0x00038008,0x0FFF0000
+#define IPU_CSI1_ACT_FRM_SIZE__CSI1_ACT_FRM_WIDTH  IPU_REGISTERS_OFFSET+0x00038008,0x00001FFF
+
+#define IPU_CSI1_OUT_FRM_CTRL__ADDR           IPU_REGISTERS_OFFSET+0x0003800C
+#define IPU_CSI1_OUT_FRM_CTRL__EMPTY          IPU_REGISTERS_OFFSET+0x0003800C,0x00000000
+#define IPU_CSI1_OUT_FRM_CTRL__FULL           IPU_REGISTERS_OFFSET+0x0003800C,0xffffffff
+#define IPU_CSI1_OUT_FRM_CTRL__CSI1_HORZ_DWNS IPU_REGISTERS_OFFSET+0x0003800C,0x80000000
+#define IPU_CSI1_OUT_FRM_CTRL__CSI1_VERT_DWNS IPU_REGISTERS_OFFSET+0x0003800C,0x40000000
+#define IPU_CSI1_OUT_FRM_CTRL__CSI1_HSC       IPU_REGISTERS_OFFSET+0x0003800C,0x1FFF0000
+#define IPU_CSI1_OUT_FRM_CTRL__CSI1_VSC       IPU_REGISTERS_OFFSET+0x0003800C,0x00000FFF
+
+#define IPU_CSI1_TST_CTRL__ADDR               IPU_REGISTERS_OFFSET+0x00038010
+#define IPU_CSI1_TST_CTRL__EMPTY              IPU_REGISTERS_OFFSET+0x00038010,0x00000000
+#define IPU_CSI1_TST_CTRL__FULL               IPU_REGISTERS_OFFSET+0x00038010,0xffffffff
+#define IPU_CSI1_TST_CTRL__CSI1_TEST_GEN_MODE IPU_REGISTERS_OFFSET+0x00038010,0x01000000
+#define IPU_CSI1_TST_CTRL__CSI1_PG_B_VALUE    IPU_REGISTERS_OFFSET+0x00038010,0x00FF0000
+#define IPU_CSI1_TST_CTRL__CSI1_PG_G_VALUE    IPU_REGISTERS_OFFSET+0x00038010,0x0000FF00
+#define IPU_CSI1_TST_CTRL__CSI1_PG_R_VALUE    IPU_REGISTERS_OFFSET+0x00038010,0x000000FF
+
+#define IPU_CSI1_CCIR_CODE_1__ADDR                    IPU_REGISTERS_OFFSET+0x00038014
+#define IPU_CSI1_CCIR_CODE_1__EMPTY                   IPU_REGISTERS_OFFSET+0x00038014,0x00000000
+#define IPU_CSI1_CCIR_CODE_1__FULL                    IPU_REGISTERS_OFFSET+0x00038014,0xffffffff
+#define IPU_CSI1_CCIR_CODE_1__CSI1_CCIR_ERR_DET_EN    IPU_REGISTERS_OFFSET+0x00038014,0x01000000
+#define IPU_CSI1_CCIR_CODE_1__CSI1_STRT_FLD0_ACTV     IPU_REGISTERS_OFFSET+0x00038014,0x00380000
+#define IPU_CSI1_CCIR_CODE_1__CSI1_END_FLD0_ACTV      IPU_REGISTERS_OFFSET+0x00038014,0x00070000
+#define IPU_CSI1_CCIR_CODE_1__CSI1_STRT_FLD0_BLNK_2ND IPU_REGISTERS_OFFSET+0x00038014,0x00000E00
+#define IPU_CSI1_CCIR_CODE_1__CSI1_END_FLD0_BLNK_2ND  IPU_REGISTERS_OFFSET+0x00038014,0x000001C0
+#define IPU_CSI1_CCIR_CODE_1__CSI1_STRT_FLD0_BLNK_1ST IPU_REGISTERS_OFFSET+0x00038014,0x00000038
+#define IPU_CSI1_CCIR_CODE_1__CSI1_END_FLD0_BLNK_1ST  IPU_REGISTERS_OFFSET+0x00038014,0x00000007
+
+#define IPU_CSI1_CCIR_CODE_2__ADDR                    IPU_REGISTERS_OFFSET+0x00038018
+#define IPU_CSI1_CCIR_CODE_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00038018,0x00000000
+#define IPU_CSI1_CCIR_CODE_2__FULL                    IPU_REGISTERS_OFFSET+0x00038018,0xffffffff
+#define IPU_CSI1_CCIR_CODE_2__CSI1_STRT_FLD1_ACTV     IPU_REGISTERS_OFFSET+0x00038018,0x00380000
+#define IPU_CSI1_CCIR_CODE_2__CSI1_END_FLD1_ACTV      IPU_REGISTERS_OFFSET+0x00038018,0x00070000
+#define IPU_CSI1_CCIR_CODE_2__CSI1_STRT_FLD1_BLNK_2ND IPU_REGISTERS_OFFSET+0x00038018,0x00000E00
+#define IPU_CSI1_CCIR_CODE_2__CSI1_END_FLD1_BLNK_2ND  IPU_REGISTERS_OFFSET+0x00038018,0x000001C0
+#define IPU_CSI1_CCIR_CODE_2__CSI1_STRT_FLD1_BLNK_1ST IPU_REGISTERS_OFFSET+0x00038018,0x00000038
+#define IPU_CSI1_CCIR_CODE_2__CSI1_END_FLD1_BLNK_1ST  IPU_REGISTERS_OFFSET+0x00038018,0x00000007
+
+#define IPU_CSI1_CCIR_CODE_3__ADDR             IPU_REGISTERS_OFFSET+0x0003801C
+#define IPU_CSI1_CCIR_CODE_3__EMPTY            IPU_REGISTERS_OFFSET+0x0003801C,0x00000000
+#define IPU_CSI1_CCIR_CODE_3__FULL             IPU_REGISTERS_OFFSET+0x0003801C,0xffffffff
+#define IPU_CSI1_CCIR_CODE_3__CSI1_CCIR_PRECOM IPU_REGISTERS_OFFSET+0x0003801C,0x3FFFFFFF
+
+#define IPU_CSI1_DI__ADDR          IPU_REGISTERS_OFFSET+0x00038020
+#define IPU_CSI1_DI__EMPTY         IPU_REGISTERS_OFFSET+0x00038020,0x00000000
+#define IPU_CSI1_DI__FULL          IPU_REGISTERS_OFFSET+0x00038020,0xffffffff
+#define IPU_CSI1_DI__CSI1_MIPI_DI3 IPU_REGISTERS_OFFSET+0x00038020,0xFF000000
+#define IPU_CSI1_DI__CSI1_MIPI_DI2 IPU_REGISTERS_OFFSET+0x00038020,0x00FF0000
+#define IPU_CSI1_DI__CSI1_MIPI_DI1 IPU_REGISTERS_OFFSET+0x00038020,0x0000FF00
+#define IPU_CSI1_DI__CSI1_MIPI_DI0 IPU_REGISTERS_OFFSET+0x00038020,0x000000FF
+
+#define IPU_CSI1_SKIP__ADDR                     IPU_REGISTERS_OFFSET+0x00038024
+#define IPU_CSI1_SKIP__EMPTY                    IPU_REGISTERS_OFFSET+0x00038024,0x00000000
+#define IPU_CSI1_SKIP__FULL                     IPU_REGISTERS_OFFSET+0x00038024,0xffffffff
+#define IPU_CSI1_SKIP__CSI1_SKIP_ISP            IPU_REGISTERS_OFFSET+0x00038024,0x00F80000
+#define IPU_CSI1_SKIP__CSI1_MAX_RATIO_SKIP_ISP  IPU_REGISTERS_OFFSET+0x00038024,0x00070000
+#define IPU_CSI1_SKIP__CSI1_ID_2_SKIP           IPU_REGISTERS_OFFSET+0x00038024,0x00000300
+#define IPU_CSI1_SKIP__CSI1_SKIP_SMFC           IPU_REGISTERS_OFFSET+0x00038024,0x000000F8
+#define IPU_CSI1_SKIP__CSI1_MAX_RATIO_SKIP_SMFC IPU_REGISTERS_OFFSET+0x00038024,0x00000007
+
+#define IPU_CSI1_CPD_CTRL__ADDR               IPU_REGISTERS_OFFSET+0x00038028
+#define IPU_CSI1_CPD_CTRL__EMPTY              IPU_REGISTERS_OFFSET+0x00038028,0x00000000
+#define IPU_CSI1_CPD_CTRL__FULL               IPU_REGISTERS_OFFSET+0x00038028,0xffffffff
+#define IPU_CSI1_CPD_CTRL__CSI1_CPD           IPU_REGISTERS_OFFSET+0x00038028,0x0000001C
+#define IPU_CSI1_CPD_CTRL__CSI1_RED_ROW_BEGIN IPU_REGISTERS_OFFSET+0x00038028,0x00000002
+#define IPU_CSI1_CPD_CTRL__CSI1_GREEN_P_BEGIN IPU_REGISTERS_OFFSET+0x00038028,0x00000001
+
+#define IPU_CSI1_CPD_RC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003802C
+#define IPU_CSI1_CPD_RC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003802C,0x00000000
+#define IPU_CSI1_CPD_RC_0__FULL          IPU_REGISTERS_OFFSET+0x0003802C,0xffffffff
+#define IPU_CSI1_CPD_RC_0__CSI1_CPD_RC_1 IPU_REGISTERS_OFFSET+0x0003802C,0x01FF0000
+#define IPU_CSI1_CPD_RC_0__CSI1_CPD_RC_0 IPU_REGISTERS_OFFSET+0x0003802C,0x000001FF
+
+#define IPU_CSI1_CPD_RC_1__ADDR          IPU_REGISTERS_OFFSET+0x00038030
+#define IPU_CSI1_CPD_RC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00038030,0x00000000
+#define IPU_CSI1_CPD_RC_1__FULL          IPU_REGISTERS_OFFSET+0x00038030,0xffffffff
+#define IPU_CSI1_CPD_RC_1__CSI1_CPD_RC_3 IPU_REGISTERS_OFFSET+0x00038030,0x01FF0000
+#define IPU_CSI1_CPD_RC_1__CSI1_CPD_RC_2 IPU_REGISTERS_OFFSET+0x00038030,0x000001FF
+
+#define IPU_CSI1_CPD_RC_2__ADDR          IPU_REGISTERS_OFFSET+0x00038034
+#define IPU_CSI1_CPD_RC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00038034,0x00000000
+#define IPU_CSI1_CPD_RC_2__FULL          IPU_REGISTERS_OFFSET+0x00038034,0xffffffff
+#define IPU_CSI1_CPD_RC_2__CSI1_CPD_RC_5 IPU_REGISTERS_OFFSET+0x00038034,0x01FF0000
+#define IPU_CSI1_CPD_RC_2__CSI1_CPD_RC_4 IPU_REGISTERS_OFFSET+0x00038034,0x000001FF
+
+#define IPU_CSI1_CPD_RC_3__ADDR          IPU_REGISTERS_OFFSET+0x00038038
+#define IPU_CSI1_CPD_RC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00038038,0x00000000
+#define IPU_CSI1_CPD_RC_3__FULL          IPU_REGISTERS_OFFSET+0x00038038,0xffffffff
+#define IPU_CSI1_CPD_RC_3__CSI1_CPD_RC_7 IPU_REGISTERS_OFFSET+0x00038038,0x01FF0000
+#define IPU_CSI1_CPD_RC_3__CSI1_CPD_RC_6 IPU_REGISTERS_OFFSET+0x00038038,0x000001FF
+
+#define IPU_CSI1_CPD_RC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003803C
+#define IPU_CSI1_CPD_RC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003803C,0x00000000
+#define IPU_CSI1_CPD_RC_4__FULL          IPU_REGISTERS_OFFSET+0x0003803C,0xffffffff
+#define IPU_CSI1_CPD_RC_4__CSI1_CPD_RC_9 IPU_REGISTERS_OFFSET+0x0003803C,0x01FF0000
+#define IPU_CSI1_CPD_RC_4__CSI1_CPD_RC_8 IPU_REGISTERS_OFFSET+0x0003803C,0x000001FF
+
+#define IPU_CSI1_CPD_RC_5__ADDR           IPU_REGISTERS_OFFSET+0x00038040
+#define IPU_CSI1_CPD_RC_5__EMPTY          IPU_REGISTERS_OFFSET+0x00038040,0x00000000
+#define IPU_CSI1_CPD_RC_5__FULL           IPU_REGISTERS_OFFSET+0x00038040,0xffffffff
+#define IPU_CSI1_CPD_RC_5__CSI1_CPD_RC_11 IPU_REGISTERS_OFFSET+0x00038040,0x01FF0000
+#define IPU_CSI1_CPD_RC_5__CSI1_CPD_RC_10 IPU_REGISTERS_OFFSET+0x00038040,0x000001FF
+
+#define IPU_CSI1_CPD_RC_6__ADDR           IPU_REGISTERS_OFFSET+0x00038044
+#define IPU_CSI1_CPD_RC_6__EMPTY          IPU_REGISTERS_OFFSET+0x00038044,0x00000000
+#define IPU_CSI1_CPD_RC_6__FULL           IPU_REGISTERS_OFFSET+0x00038044,0xffffffff
+#define IPU_CSI1_CPD_RC_6__CSI1_CPD_RC_13 IPU_REGISTERS_OFFSET+0x00038044,0x01FF0000
+#define IPU_CSI1_CPD_RC_6__CSI1_CPD_RC_12 IPU_REGISTERS_OFFSET+0x00038044,0x000001FF
+
+#define IPU_CSI1_CPD_RC_7__ADDR           IPU_REGISTERS_OFFSET+0x00038048
+#define IPU_CSI1_CPD_RC_7__EMPTY          IPU_REGISTERS_OFFSET+0x00038048,0x00000000
+#define IPU_CSI1_CPD_RC_7__FULL           IPU_REGISTERS_OFFSET+0x00038048,0xffffffff
+#define IPU_CSI1_CPD_RC_7__CSI1_CPD_RC_15 IPU_REGISTERS_OFFSET+0x00038048,0x01FF0000
+#define IPU_CSI1_CPD_RC_7__CSI1_CPD_RC_14 IPU_REGISTERS_OFFSET+0x00038048,0x000001FF
+
+#define IPU_CSI1_CPD_RS_0__ADDR         IPU_REGISTERS_OFFSET+0x0003804C
+#define IPU_CSI1_CPD_RS_0__EMPTY        IPU_REGISTERS_OFFSET+0x0003804C,0x00000000
+#define IPU_CSI1_CPD_RS_0__FULL         IPU_REGISTERS_OFFSET+0x0003804C,0xffffffff
+#define IPU_CSI1_CPD_RS_0__CSI1_CPD_RS3 IPU_REGISTERS_OFFSET+0x0003804C,0xFF000000
+#define IPU_CSI1_CPD_RS_0__CSI1_CPD_RS2 IPU_REGISTERS_OFFSET+0x0003804C,0x00FF0000
+#define IPU_CSI1_CPD_RS_0__CSI1_CPD_RS1 IPU_REGISTERS_OFFSET+0x0003804C,0x0000FF00
+#define IPU_CSI1_CPD_RS_0__CSI1_CPD_RS0 IPU_REGISTERS_OFFSET+0x0003804C,0x000000FF
+
+#define IPU_CSI1_CPD_RS_1__ADDR         IPU_REGISTERS_OFFSET+0x00038050
+#define IPU_CSI1_CPD_RS_1__EMPTY        IPU_REGISTERS_OFFSET+0x00038050,0x00000000
+#define IPU_CSI1_CPD_RS_1__FULL         IPU_REGISTERS_OFFSET+0x00038050,0xffffffff
+#define IPU_CSI1_CPD_RS_1__CSI1_CPD_RS7 IPU_REGISTERS_OFFSET+0x00038050,0xFF000000
+#define IPU_CSI1_CPD_RS_1__CSI1_CPD_RS6 IPU_REGISTERS_OFFSET+0x00038050,0x00FF0000
+#define IPU_CSI1_CPD_RS_1__CSI1_CPD_RS5 IPU_REGISTERS_OFFSET+0x00038050,0x0000FF00
+#define IPU_CSI1_CPD_RS_1__CSI1_CPD_RS4 IPU_REGISTERS_OFFSET+0x00038050,0x000000FF
+
+#define IPU_CSI1_CPD_RS_2__ADDR          IPU_REGISTERS_OFFSET+0x00038054
+#define IPU_CSI1_CPD_RS_2__EMPTY         IPU_REGISTERS_OFFSET+0x00038054,0x00000000
+#define IPU_CSI1_CPD_RS_2__FULL          IPU_REGISTERS_OFFSET+0x00038054,0xffffffff
+#define IPU_CSI1_CPD_RS_2__CSI1_CPD_RS11 IPU_REGISTERS_OFFSET+0x00038054,0xFF000000
+#define IPU_CSI1_CPD_RS_2__CSI1_CPD_RS10 IPU_REGISTERS_OFFSET+0x00038054,0x00FF0000
+#define IPU_CSI1_CPD_RS_2__CSI1_CPD_RS9  IPU_REGISTERS_OFFSET+0x00038054,0x0000FF00
+#define IPU_CSI1_CPD_RS_2__CSI1_CPD_RS8  IPU_REGISTERS_OFFSET+0x00038054,0x000000FF
+
+#define IPU_CSI1_CPD_RS_3__ADDR          IPU_REGISTERS_OFFSET+0x00038058
+#define IPU_CSI1_CPD_RS_3__EMPTY         IPU_REGISTERS_OFFSET+0x00038058,0x00000000
+#define IPU_CSI1_CPD_RS_3__FULL          IPU_REGISTERS_OFFSET+0x00038058,0xffffffff
+#define IPU_CSI1_CPD_RS_3__CSI1_CPD_RS15 IPU_REGISTERS_OFFSET+0x00038058,0xFF000000
+#define IPU_CSI1_CPD_RS_3__CSI1_CPD_RS14 IPU_REGISTERS_OFFSET+0x00038058,0x00FF0000
+#define IPU_CSI1_CPD_RS_3__CSI1_CPD_RS13 IPU_REGISTERS_OFFSET+0x00038058,0x0000FF00
+#define IPU_CSI1_CPD_RS_3__CSI1_CPD_RS12 IPU_REGISTERS_OFFSET+0x00038058,0x000000FF
+
+#define IPU_CSI1_CPD_GRC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003805C
+#define IPU_CSI1_CPD_GRC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003805C,0x00000000
+#define IPU_CSI1_CPD_GRC_0__FULL          IPU_REGISTERS_OFFSET+0x0003805C,0xffffffff
+#define IPU_CSI1_CPD_GRC_0__CSI1_CPD_GRC1 IPU_REGISTERS_OFFSET+0x0003805C,0x01FF0000
+#define IPU_CSI1_CPD_GRC_0__CSI1_CPD_GRC0 IPU_REGISTERS_OFFSET+0x0003805C,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_1__ADDR          IPU_REGISTERS_OFFSET+0x00038060
+#define IPU_CSI1_CPD_GRC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00038060,0x00000000
+#define IPU_CSI1_CPD_GRC_1__FULL          IPU_REGISTERS_OFFSET+0x00038060,0xffffffff
+#define IPU_CSI1_CPD_GRC_1__CSI1_CPD_GRC3 IPU_REGISTERS_OFFSET+0x00038060,0x01FF0000
+#define IPU_CSI1_CPD_GRC_1__CSI1_CPD_GRC2 IPU_REGISTERS_OFFSET+0x00038060,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_2__ADDR          IPU_REGISTERS_OFFSET+0x00038064
+#define IPU_CSI1_CPD_GRC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00038064,0x00000000
+#define IPU_CSI1_CPD_GRC_2__FULL          IPU_REGISTERS_OFFSET+0x00038064,0xffffffff
+#define IPU_CSI1_CPD_GRC_2__CSI1_CPD_GRC5 IPU_REGISTERS_OFFSET+0x00038064,0x01FF0000
+#define IPU_CSI1_CPD_GRC_2__CSI1_CPD_GRC4 IPU_REGISTERS_OFFSET+0x00038064,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_3__ADDR          IPU_REGISTERS_OFFSET+0x00038068
+#define IPU_CSI1_CPD_GRC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00038068,0x00000000
+#define IPU_CSI1_CPD_GRC_3__FULL          IPU_REGISTERS_OFFSET+0x00038068,0xffffffff
+#define IPU_CSI1_CPD_GRC_3__CSI1_CPD_GRC7 IPU_REGISTERS_OFFSET+0x00038068,0x01FF0000
+#define IPU_CSI1_CPD_GRC_3__CSI1_CPD_GRC6 IPU_REGISTERS_OFFSET+0x00038068,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003806C
+#define IPU_CSI1_CPD_GRC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003806C,0x00000000
+#define IPU_CSI1_CPD_GRC_4__FULL          IPU_REGISTERS_OFFSET+0x0003806C,0xffffffff
+#define IPU_CSI1_CPD_GRC_4__CSI1_CPD_GRC9 IPU_REGISTERS_OFFSET+0x0003806C,0x01FF0000
+#define IPU_CSI1_CPD_GRC_4__CSI1_CPD_GRC8 IPU_REGISTERS_OFFSET+0x0003806C,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_5__ADDR           IPU_REGISTERS_OFFSET+0x00038070
+#define IPU_CSI1_CPD_GRC_5__EMPTY          IPU_REGISTERS_OFFSET+0x00038070,0x00000000
+#define IPU_CSI1_CPD_GRC_5__FULL           IPU_REGISTERS_OFFSET+0x00038070,0xffffffff
+#define IPU_CSI1_CPD_GRC_5__CSI1_CPD_GRC11 IPU_REGISTERS_OFFSET+0x00038070,0x01FF0000
+#define IPU_CSI1_CPD_GRC_5__CSI1_CPD_GRC10 IPU_REGISTERS_OFFSET+0x00038070,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_6__ADDR           IPU_REGISTERS_OFFSET+0x00038074
+#define IPU_CSI1_CPD_GRC_6__EMPTY          IPU_REGISTERS_OFFSET+0x00038074,0x00000000
+#define IPU_CSI1_CPD_GRC_6__FULL           IPU_REGISTERS_OFFSET+0x00038074,0xffffffff
+#define IPU_CSI1_CPD_GRC_6__CSI1_CPD_GRC13 IPU_REGISTERS_OFFSET+0x00038074,0x01FF0000
+#define IPU_CSI1_CPD_GRC_6__CSI1_CPD_GRC12 IPU_REGISTERS_OFFSET+0x00038074,0x000001FF
+
+#define IPU_CSI1_CPD_GRC_7__ADDR           IPU_REGISTERS_OFFSET+0x00038078
+#define IPU_CSI1_CPD_GRC_7__EMPTY          IPU_REGISTERS_OFFSET+0x00038078,0x00000000
+#define IPU_CSI1_CPD_GRC_7__FULL           IPU_REGISTERS_OFFSET+0x00038078,0xffffffff
+#define IPU_CSI1_CPD_GRC_7__CSI1_CPD_GRC15 IPU_REGISTERS_OFFSET+0x00038078,0x01FF0000
+#define IPU_CSI1_CPD_GRC_7__CSI1_CPD_GRC14 IPU_REGISTERS_OFFSET+0x00038078,0x000001FF
+
+#define IPU_CSI1_CPD_GRS_0__ADDR          IPU_REGISTERS_OFFSET+0x0003807C
+#define IPU_CSI1_CPD_GRS_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003807C,0x00000000
+#define IPU_CSI1_CPD_GRS_0__FULL          IPU_REGISTERS_OFFSET+0x0003807C,0xffffffff
+#define IPU_CSI1_CPD_GRS_0__CSI1_CPD_GRS3 IPU_REGISTERS_OFFSET+0x0003807C,0xFF000000
+#define IPU_CSI1_CPD_GRS_0__CSI1_CPD_GRS2 IPU_REGISTERS_OFFSET+0x0003807C,0x00FF0000
+#define IPU_CSI1_CPD_GRS_0__CSI1_CPD_GRS1 IPU_REGISTERS_OFFSET+0x0003807C,0x0000FF00
+#define IPU_CSI1_CPD_GRS_0__CSI1_CPD_GRS0 IPU_REGISTERS_OFFSET+0x0003807C,0x000000FF
+
+#define IPU_CSI1_CPD_GRS_1__ADDR          IPU_REGISTERS_OFFSET+0x00038080
+#define IPU_CSI1_CPD_GRS_1__EMPTY         IPU_REGISTERS_OFFSET+0x00038080,0x00000000
+#define IPU_CSI1_CPD_GRS_1__FULL          IPU_REGISTERS_OFFSET+0x00038080,0xffffffff
+#define IPU_CSI1_CPD_GRS_1__CSI1_CPD_GRS7 IPU_REGISTERS_OFFSET+0x00038080,0xFF000000
+#define IPU_CSI1_CPD_GRS_1__CSI1_CPD_GRS6 IPU_REGISTERS_OFFSET+0x00038080,0x00FF0000
+#define IPU_CSI1_CPD_GRS_1__CSI1_CPD_GRS5 IPU_REGISTERS_OFFSET+0x00038080,0x0000FF00
+#define IPU_CSI1_CPD_GRS_1__CSI1_CPD_GRS4 IPU_REGISTERS_OFFSET+0x00038080,0x000000FF
+
+#define IPU_CSI1_CPD_GRS_2__ADDR           IPU_REGISTERS_OFFSET+0x00038084
+#define IPU_CSI1_CPD_GRS_2__EMPTY          IPU_REGISTERS_OFFSET+0x00038084,0x00000000
+#define IPU_CSI1_CPD_GRS_2__FULL           IPU_REGISTERS_OFFSET+0x00038084,0xffffffff
+#define IPU_CSI1_CPD_GRS_2__CSI1_CPD_GRS11 IPU_REGISTERS_OFFSET+0x00038084,0xFF000000
+#define IPU_CSI1_CPD_GRS_2__CSI1_CPD_GRS10 IPU_REGISTERS_OFFSET+0x00038084,0x00FF0000
+#define IPU_CSI1_CPD_GRS_2__CSI1_CPD_GRS9  IPU_REGISTERS_OFFSET+0x00038084,0x0000FF00
+#define IPU_CSI1_CPD_GRS_2__CSI1_CPD_GRS8  IPU_REGISTERS_OFFSET+0x00038084,0x000000FF
+
+#define IPU_CSI1_CPD_GRS_3__ADDR           IPU_REGISTERS_OFFSET+0x00038088
+#define IPU_CSI1_CPD_GRS_3__EMPTY          IPU_REGISTERS_OFFSET+0x00038088,0x00000000
+#define IPU_CSI1_CPD_GRS_3__FULL           IPU_REGISTERS_OFFSET+0x00038088,0xffffffff
+#define IPU_CSI1_CPD_GRS_3__CSI1_CPD_GRS15 IPU_REGISTERS_OFFSET+0x00038088,0xFF000000
+#define IPU_CSI1_CPD_GRS_3__CSI1_CPD_GRS14 IPU_REGISTERS_OFFSET+0x00038088,0x00FF0000
+#define IPU_CSI1_CPD_GRS_3__CSI1_CPD_GRS13 IPU_REGISTERS_OFFSET+0x00038088,0x0000FF00
+#define IPU_CSI1_CPD_GRS_3__CSI1_CPD_GRS12 IPU_REGISTERS_OFFSET+0x00038088,0x000000FF
+
+#define IPU_CSI1_CPD_GBC_0__ADDR          IPU_REGISTERS_OFFSET+0x0003808C
+#define IPU_CSI1_CPD_GBC_0__EMPTY         IPU_REGISTERS_OFFSET+0x0003808C,0x00000000
+#define IPU_CSI1_CPD_GBC_0__FULL          IPU_REGISTERS_OFFSET+0x0003808C,0xffffffff
+#define IPU_CSI1_CPD_GBC_0__CSI1_CPD_GBC1 IPU_REGISTERS_OFFSET+0x0003808C,0x01FF0000
+#define IPU_CSI1_CPD_GBC_0__CSI1_CPD_GBC0 IPU_REGISTERS_OFFSET+0x0003808C,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_1__ADDR          IPU_REGISTERS_OFFSET+0x00038090
+#define IPU_CSI1_CPD_GBC_1__EMPTY         IPU_REGISTERS_OFFSET+0x00038090,0x00000000
+#define IPU_CSI1_CPD_GBC_1__FULL          IPU_REGISTERS_OFFSET+0x00038090,0xffffffff
+#define IPU_CSI1_CPD_GBC_1__CSI1_CPD_GBC3 IPU_REGISTERS_OFFSET+0x00038090,0x01FF0000
+#define IPU_CSI1_CPD_GBC_1__CSI1_CPD_GBC2 IPU_REGISTERS_OFFSET+0x00038090,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_2__ADDR          IPU_REGISTERS_OFFSET+0x00038094
+#define IPU_CSI1_CPD_GBC_2__EMPTY         IPU_REGISTERS_OFFSET+0x00038094,0x00000000
+#define IPU_CSI1_CPD_GBC_2__FULL          IPU_REGISTERS_OFFSET+0x00038094,0xffffffff
+#define IPU_CSI1_CPD_GBC_2__CSI1_CPD_GBC5 IPU_REGISTERS_OFFSET+0x00038094,0x01FF0000
+#define IPU_CSI1_CPD_GBC_2__CSI1_CPD_GBC4 IPU_REGISTERS_OFFSET+0x00038094,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_3__ADDR          IPU_REGISTERS_OFFSET+0x00038098
+#define IPU_CSI1_CPD_GBC_3__EMPTY         IPU_REGISTERS_OFFSET+0x00038098,0x00000000
+#define IPU_CSI1_CPD_GBC_3__FULL          IPU_REGISTERS_OFFSET+0x00038098,0xffffffff
+#define IPU_CSI1_CPD_GBC_3__CSI1_CPD_GBC7 IPU_REGISTERS_OFFSET+0x00038098,0x01FF0000
+#define IPU_CSI1_CPD_GBC_3__CSI1_CPD_GBC6 IPU_REGISTERS_OFFSET+0x00038098,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_4__ADDR          IPU_REGISTERS_OFFSET+0x0003809C
+#define IPU_CSI1_CPD_GBC_4__EMPTY         IPU_REGISTERS_OFFSET+0x0003809C,0x00000000
+#define IPU_CSI1_CPD_GBC_4__FULL          IPU_REGISTERS_OFFSET+0x0003809C,0xffffffff
+#define IPU_CSI1_CPD_GBC_4__CSI1_CPD_GBC9 IPU_REGISTERS_OFFSET+0x0003809C,0x01FF0000
+#define IPU_CSI1_CPD_GBC_4__CSI1_CPD_GBC8 IPU_REGISTERS_OFFSET+0x0003809C,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_5__ADDR           IPU_REGISTERS_OFFSET+0x000380A0
+#define IPU_CSI1_CPD_GBC_5__EMPTY          IPU_REGISTERS_OFFSET+0x000380A0,0x00000000
+#define IPU_CSI1_CPD_GBC_5__FULL           IPU_REGISTERS_OFFSET+0x000380A0,0xffffffff
+#define IPU_CSI1_CPD_GBC_5__CSI1_CPD_GBC11 IPU_REGISTERS_OFFSET+0x000380A0,0x01FF0000
+#define IPU_CSI1_CPD_GBC_5__CSI1_CPD_GBC10 IPU_REGISTERS_OFFSET+0x000380A0,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_6__ADDR           IPU_REGISTERS_OFFSET+0x000380A4
+#define IPU_CSI1_CPD_GBC_6__EMPTY          IPU_REGISTERS_OFFSET+0x000380A4,0x00000000
+#define IPU_CSI1_CPD_GBC_6__FULL           IPU_REGISTERS_OFFSET+0x000380A4,0xffffffff
+#define IPU_CSI1_CPD_GBC_6__CSI1_CPD_GBC13 IPU_REGISTERS_OFFSET+0x000380A4,0x01FF0000
+#define IPU_CSI1_CPD_GBC_6__CSI1_CPD_GBC12 IPU_REGISTERS_OFFSET+0x000380A4,0x000001FF
+
+#define IPU_CSI1_CPD_GBC_7__ADDR           IPU_REGISTERS_OFFSET+0x000380A8
+#define IPU_CSI1_CPD_GBC_7__EMPTY          IPU_REGISTERS_OFFSET+0x000380A8,0x00000000
+#define IPU_CSI1_CPD_GBC_7__FULL           IPU_REGISTERS_OFFSET+0x000380A8,0xffffffff
+#define IPU_CSI1_CPD_GBC_7__CSI1_CPD_GBC15 IPU_REGISTERS_OFFSET+0x000380A8,0x01FF0000
+#define IPU_CSI1_CPD_GBC_7__CSI1_CPD_GBC14 IPU_REGISTERS_OFFSET+0x000380A8,0x000001FF
+
+#define IPU_CSI1_CPD_GBS_0__ADDR          IPU_REGISTERS_OFFSET+0x000380AC
+#define IPU_CSI1_CPD_GBS_0__EMPTY         IPU_REGISTERS_OFFSET+0x000380AC,0x00000000
+#define IPU_CSI1_CPD_GBS_0__FULL          IPU_REGISTERS_OFFSET+0x000380AC,0xffffffff
+#define IPU_CSI1_CPD_GBS_0__CSI1_CPD_GBS3 IPU_REGISTERS_OFFSET+0x000380AC,0xFF000000
+#define IPU_CSI1_CPD_GBS_0__CSI1_CPD_GBS2 IPU_REGISTERS_OFFSET+0x000380AC,0x00FF0000
+#define IPU_CSI1_CPD_GBS_0__CSI1_CPD_GBS1 IPU_REGISTERS_OFFSET+0x000380AC,0x0000FF00
+#define IPU_CSI1_CPD_GBS_0__CSI1_CPD_GBS0 IPU_REGISTERS_OFFSET+0x000380AC,0x000000FF
+
+#define IPU_CSI1_CPD_GBS_1__ADDR          IPU_REGISTERS_OFFSET+0x000380B0
+#define IPU_CSI1_CPD_GBS_1__EMPTY         IPU_REGISTERS_OFFSET+0x000380B0,0x00000000
+#define IPU_CSI1_CPD_GBS_1__FULL          IPU_REGISTERS_OFFSET+0x000380B0,0xffffffff
+#define IPU_CSI1_CPD_GBS_1__CSI1_CPD_GBS7 IPU_REGISTERS_OFFSET+0x000380B0,0xFF000000
+#define IPU_CSI1_CPD_GBS_1__CSI1_CPD_GBS6 IPU_REGISTERS_OFFSET+0x000380B0,0x00FF0000
+#define IPU_CSI1_CPD_GBS_1__CSI1_CPD_GBS5 IPU_REGISTERS_OFFSET+0x000380B0,0x0000FF00
+#define IPU_CSI1_CPD_GBS_1__CSI1_CPD_GBS4 IPU_REGISTERS_OFFSET+0x000380B0,0x000000FF
+
+#define IPU_CSI1_CPD_GBS_2__ADDR           IPU_REGISTERS_OFFSET+0x000380B4
+#define IPU_CSI1_CPD_GBS_2__EMPTY          IPU_REGISTERS_OFFSET+0x000380B4,0x00000000
+#define IPU_CSI1_CPD_GBS_2__FULL           IPU_REGISTERS_OFFSET+0x000380B4,0xffffffff
+#define IPU_CSI1_CPD_GBS_2__CSI1_CPD_GBS11 IPU_REGISTERS_OFFSET+0x000380B4,0xFF000000
+#define IPU_CSI1_CPD_GBS_2__CSI1_CPD_GBS10 IPU_REGISTERS_OFFSET+0x000380B4,0x00FF0000
+#define IPU_CSI1_CPD_GBS_2__CSI1_CPD_GBS9  IPU_REGISTERS_OFFSET+0x000380B4,0x0000FF00
+#define IPU_CSI1_CPD_GBS_2__CSI1_CPD_GBS8  IPU_REGISTERS_OFFSET+0x000380B4,0x000000FF
+
+#define IPU_CSI1_CPD_GBS_3__ADDR           IPU_REGISTERS_OFFSET+0x000380B8
+#define IPU_CSI1_CPD_GBS_3__EMPTY          IPU_REGISTERS_OFFSET+0x000380B8,0x00000000
+#define IPU_CSI1_CPD_GBS_3__FULL           IPU_REGISTERS_OFFSET+0x000380B8,0xffffffff
+#define IPU_CSI1_CPD_GBS_3__CSI1_CPD_GBS15 IPU_REGISTERS_OFFSET+0x000380B8,0xFF000000
+#define IPU_CSI1_CPD_GBS_3__CSI1_CPD_GBS14 IPU_REGISTERS_OFFSET+0x000380B8,0x00FF0000
+#define IPU_CSI1_CPD_GBS_3__CSI1_CPD_GBS13 IPU_REGISTERS_OFFSET+0x000380B8,0x0000FF00
+#define IPU_CSI1_CPD_GBS_3__CSI1_CPD_GBS12 IPU_REGISTERS_OFFSET+0x000380B8,0x000000FF
+
+#define IPU_CSI1_CPD_BC_0__ADDR         IPU_REGISTERS_OFFSET+0x000380BC
+#define IPU_CSI1_CPD_BC_0__EMPTY        IPU_REGISTERS_OFFSET+0x000380BC,0x00000000
+#define IPU_CSI1_CPD_BC_0__FULL         IPU_REGISTERS_OFFSET+0x000380BC,0xffffffff
+#define IPU_CSI1_CPD_BC_0__CSI1_CPD_BC1 IPU_REGISTERS_OFFSET+0x000380BC,0x01FF0000
+#define IPU_CSI1_CPD_BC_0__CSI1_CPD_BC0 IPU_REGISTERS_OFFSET+0x000380BC,0x000001FF
+
+#define IPU_CSI1_CPD_BC_1__ADDR         IPU_REGISTERS_OFFSET+0x000380C0
+#define IPU_CSI1_CPD_BC_1__EMPTY        IPU_REGISTERS_OFFSET+0x000380C0,0x00000000
+#define IPU_CSI1_CPD_BC_1__FULL         IPU_REGISTERS_OFFSET+0x000380C0,0xffffffff
+#define IPU_CSI1_CPD_BC_1__CSI1_CPD_BC3 IPU_REGISTERS_OFFSET+0x000380C0,0x01FF0000
+#define IPU_CSI1_CPD_BC_1__CSI1_CPD_BC2 IPU_REGISTERS_OFFSET+0x000380C0,0x000001FF
+
+#define IPU_CSI1_CPD_BC_2__ADDR         IPU_REGISTERS_OFFSET+0x000380C4
+#define IPU_CSI1_CPD_BC_2__EMPTY        IPU_REGISTERS_OFFSET+0x000380C4,0x00000000
+#define IPU_CSI1_CPD_BC_2__FULL         IPU_REGISTERS_OFFSET+0x000380C4,0xffffffff
+#define IPU_CSI1_CPD_BC_2__CSI1_CPD_BC5 IPU_REGISTERS_OFFSET+0x000380C4,0x01FF0000
+#define IPU_CSI1_CPD_BC_2__CSI1_CPD_BC4 IPU_REGISTERS_OFFSET+0x000380C4,0x000001FF
+
+#define IPU_CSI1_CPD_BC_3__ADDR         IPU_REGISTERS_OFFSET+0x000380C8
+#define IPU_CSI1_CPD_BC_3__EMPTY        IPU_REGISTERS_OFFSET+0x000380C8,0x00000000
+#define IPU_CSI1_CPD_BC_3__FULL         IPU_REGISTERS_OFFSET+0x000380C8,0xffffffff
+#define IPU_CSI1_CPD_BC_3__CSI1_CPD_BC7 IPU_REGISTERS_OFFSET+0x000380C8,0x01FF0000
+#define IPU_CSI1_CPD_BC_3__CSI1_CPD_BC6 IPU_REGISTERS_OFFSET+0x000380C8,0x000001FF
+
+#define IPU_CSI1_CPD_BC_4__ADDR         IPU_REGISTERS_OFFSET+0x000380CC
+#define IPU_CSI1_CPD_BC_4__EMPTY        IPU_REGISTERS_OFFSET+0x000380CC,0x00000000
+#define IPU_CSI1_CPD_BC_4__FULL         IPU_REGISTERS_OFFSET+0x000380CC,0xffffffff
+#define IPU_CSI1_CPD_BC_4__CSI1_CPD_BC9 IPU_REGISTERS_OFFSET+0x000380CC,0x01FF0000
+#define IPU_CSI1_CPD_BC_4__CSI1_CPD_BC8 IPU_REGISTERS_OFFSET+0x000380CC,0x000001FF
+
+#define IPU_CSI1_CPD_BC_5__ADDR          IPU_REGISTERS_OFFSET+0x000380D0
+#define IPU_CSI1_CPD_BC_5__EMPTY         IPU_REGISTERS_OFFSET+0x000380D0,0x00000000
+#define IPU_CSI1_CPD_BC_5__FULL          IPU_REGISTERS_OFFSET+0x000380D0,0xffffffff
+#define IPU_CSI1_CPD_BC_5__CSI1_CPD_BC11 IPU_REGISTERS_OFFSET+0x000380D0,0x01FF0000
+#define IPU_CSI1_CPD_BC_5__CSI1_CPD_BC10 IPU_REGISTERS_OFFSET+0x000380D0,0x000001FF
+
+#define IPU_CSI1_CPD_BC_6__ADDR          IPU_REGISTERS_OFFSET+0x000380D4
+#define IPU_CSI1_CPD_BC_6__EMPTY         IPU_REGISTERS_OFFSET+0x000380D4,0x00000000
+#define IPU_CSI1_CPD_BC_6__FULL          IPU_REGISTERS_OFFSET+0x000380D4,0xffffffff
+#define IPU_CSI1_CPD_BC_6__CSI1_CPD_BC13 IPU_REGISTERS_OFFSET+0x000380D4,0x01FF0000
+#define IPU_CSI1_CPD_BC_6__CSI1_CPD_BC12 IPU_REGISTERS_OFFSET+0x000380D4,0x000001FF
+
+#define IPU_CSI1_CPD_BC_7__ADDR          IPU_REGISTERS_OFFSET+0x000380D8
+#define IPU_CSI1_CPD_BC_7__EMPTY         IPU_REGISTERS_OFFSET+0x000380D8,0x00000000
+#define IPU_CSI1_CPD_BC_7__FULL          IPU_REGISTERS_OFFSET+0x000380D8,0xffffffff
+#define IPU_CSI1_CPD_BC_7__CSI1_CPD_BC15 IPU_REGISTERS_OFFSET+0x000380D8,0x01FF0000
+#define IPU_CSI1_CPD_BC_7__CSI1_CPD_BC14 IPU_REGISTERS_OFFSET+0x000380D8,0x000001FF
+
+#define IPU_CSI1_CPD_BS_0__ADDR         IPU_REGISTERS_OFFSET+0x000380DC
+#define IPU_CSI1_CPD_BS_0__EMPTY        IPU_REGISTERS_OFFSET+0x000380DC,0x00000000
+#define IPU_CSI1_CPD_BS_0__FULL         IPU_REGISTERS_OFFSET+0x000380DC,0xffffffff
+#define IPU_CSI1_CPD_BS_0__CSI1_CPD_BS3 IPU_REGISTERS_OFFSET+0x000380DC,0xFF000000
+#define IPU_CSI1_CPD_BS_0__CSI1_CPD_BS2 IPU_REGISTERS_OFFSET+0x000380DC,0x00FF0000
+#define IPU_CSI1_CPD_BS_0__CSI1_CPD_BS1 IPU_REGISTERS_OFFSET+0x000380DC,0x0000FF00
+#define IPU_CSI1_CPD_BS_0__CSI1_CPD_BS0 IPU_REGISTERS_OFFSET+0x000380DC,0x000000FF
+
+#define IPU_CSI1_CPD_BS_1__ADDR         IPU_REGISTERS_OFFSET+0x000380E0
+#define IPU_CSI1_CPD_BS_1__EMPTY        IPU_REGISTERS_OFFSET+0x000380E0,0x00000000
+#define IPU_CSI1_CPD_BS_1__FULL         IPU_REGISTERS_OFFSET+0x000380E0,0xffffffff
+#define IPU_CSI1_CPD_BS_1__CSI1_CPD_BS7 IPU_REGISTERS_OFFSET+0x000380E0,0xFF000000
+#define IPU_CSI1_CPD_BS_1__CSI1_CPD_BS6 IPU_REGISTERS_OFFSET+0x000380E0,0x00FF0000
+#define IPU_CSI1_CPD_BS_1__CSI1_CPD_BS5 IPU_REGISTERS_OFFSET+0x000380E0,0x0000FF00
+#define IPU_CSI1_CPD_BS_1__CSI1_CPD_BS4 IPU_REGISTERS_OFFSET+0x000380E0,0x000000FF
+
+#define IPU_CSI1_CPD_BS_2__ADDR          IPU_REGISTERS_OFFSET+0x000380E4
+#define IPU_CSI1_CPD_BS_2__EMPTY         IPU_REGISTERS_OFFSET+0x000380E4,0x00000000
+#define IPU_CSI1_CPD_BS_2__FULL          IPU_REGISTERS_OFFSET+0x000380E4,0xffffffff
+#define IPU_CSI1_CPD_BS_2__CSI1_CPD_BS11 IPU_REGISTERS_OFFSET+0x000380E4,0xFF000000
+#define IPU_CSI1_CPD_BS_2__CSI1_CPD_BS10 IPU_REGISTERS_OFFSET+0x000380E4,0x00FF0000
+#define IPU_CSI1_CPD_BS_2__CSI1_CPD_BS9  IPU_REGISTERS_OFFSET+0x000380E4,0x0000FF00
+#define IPU_CSI1_CPD_BS_2__CSI1_CPD_BS8  IPU_REGISTERS_OFFSET+0x000380E4,0x000000FF
+
+#define IPU_CSI1_CPD_BS_3__ADDR          IPU_REGISTERS_OFFSET+0x000380E8
+#define IPU_CSI1_CPD_BS_3__EMPTY         IPU_REGISTERS_OFFSET+0x000380E8,0x00000000
+#define IPU_CSI1_CPD_BS_3__FULL          IPU_REGISTERS_OFFSET+0x000380E8,0xffffffff
+#define IPU_CSI1_CPD_BS_3__CSI1_CPD_BS15 IPU_REGISTERS_OFFSET+0x000380E8,0xFF000000
+#define IPU_CSI1_CPD_BS_3__CSI1_CPD_BS14 IPU_REGISTERS_OFFSET+0x000380E8,0x00FF0000
+#define IPU_CSI1_CPD_BS_3__CSI1_CPD_BS13 IPU_REGISTERS_OFFSET+0x000380E8,0x0000FF00
+#define IPU_CSI1_CPD_BS_3__CSI1_CPD_BS12 IPU_REGISTERS_OFFSET+0x000380E8,0x000000FF
+
+#define IPU_CSI1_CPD_OFFSET1__ADDR               IPU_REGISTERS_OFFSET+0x000380EC
+#define IPU_CSI1_CPD_OFFSET1__EMPTY              IPU_REGISTERS_OFFSET+0x000380EC,0x00000000
+#define IPU_CSI1_CPD_OFFSET1__FULL               IPU_REGISTERS_OFFSET+0x000380EC,0xffffffff
+#define IPU_CSI1_CPD_OFFSET1__CSI1_CPD_B_OFFSET  IPU_REGISTERS_OFFSET+0x000380EC,0x3FF00000
+#define IPU_CSI1_CPD_OFFSET1__CSI1_CPD_GB_OFFSET IPU_REGISTERS_OFFSET+0x000380EC,0x000FFC00
+#define IPU_CSI1_CPD_OFFSET1__CSI1_CPD_GR_OFFSET IPU_REGISTERS_OFFSET+0x000380EC,0x000003FF
+
+#define IPU_CSI1_CPD_OFFSET2__ADDR              IPU_REGISTERS_OFFSET+0x000380F0
+#define IPU_CSI1_CPD_OFFSET2__EMPTY             IPU_REGISTERS_OFFSET+0x000380F0,0x00000000
+#define IPU_CSI1_CPD_OFFSET2__FULL              IPU_REGISTERS_OFFSET+0x000380F0,0xffffffff
+#define IPU_CSI1_CPD_OFFSET2__CSI1_CPD_R_OFFSET IPU_REGISTERS_OFFSET+0x000380F0,0x000003FF
+
+#define IPU_DI0_GENERAL__ADDR                  IPU_REGISTERS_OFFSET+0x00040000
+#define IPU_DI0_GENERAL__EMPTY                 IPU_REGISTERS_OFFSET+0x00040000,0x00000000
+#define IPU_DI0_GENERAL__FULL                  IPU_REGISTERS_OFFSET+0x00040000,0xffffffff
+#define IPU_DI0_GENERAL__DI0_PIN8_PIN15_SEL    IPU_REGISTERS_OFFSET+0x00040000,0x80000000
+#define IPU_DI0_GENERAL__DI0_DISP_Y_SEL        IPU_REGISTERS_OFFSET+0x00040000,0x70000000
+#define IPU_DI0_GENERAL__DI0_CLOCK_STOP_MODE   IPU_REGISTERS_OFFSET+0x00040000,0x0F000000
+#define IPU_DI0_GENERAL__DI0_DISP_CLOCK_INIT   IPU_REGISTERS_OFFSET+0x00040000,0x00800000
+#define IPU_DI0_GENERAL__DI0_MASK_SEL          IPU_REGISTERS_OFFSET+0x00040000,0x00400000
+#define IPU_DI0_GENERAL__DI0_VSYNC_EXT         IPU_REGISTERS_OFFSET+0x00040000,0x00200000
+#define IPU_DI0_GENERAL__DI0_CLK_EXT           IPU_REGISTERS_OFFSET+0x00040000,0x00100000
+#define IPU_DI0_GENERAL__DI0_WATCHDOG_MODE     IPU_REGISTERS_OFFSET+0x00040000,0x000C0000
+#define IPU_DI0_GENERAL__DI0_POLARITY_DISP_CLK IPU_REGISTERS_OFFSET+0x00040000,0x00020000
+#define IPU_DI0_GENERAL__DI0_SYNC_COUNT_SEL    IPU_REGISTERS_OFFSET+0x00040000,0x0000F000
+#define IPU_DI0_GENERAL__DI0_ERR_TREATMENT     IPU_REGISTERS_OFFSET+0x00040000,0x00000800
+#define IPU_DI0_GENERAL__DI0_ERM_VSYNC_SEL     IPU_REGISTERS_OFFSET+0x00040000,0x00000400
+#define IPU_DI0_GENERAL__DI0_POLARITY_CS1      IPU_REGISTERS_OFFSET+0x00040000,0x00000200
+#define IPU_DI0_GENERAL__DI0_POLARITY_CS0      IPU_REGISTERS_OFFSET+0x00040000,0x00000100
+#define IPU_DI0_GENERAL__DI0_POLARITY_8        IPU_REGISTERS_OFFSET+0x00040000,0x00000080
+#define IPU_DI0_GENERAL__DI0_POLARITY_7        IPU_REGISTERS_OFFSET+0x00040000,0x00000040
+#define IPU_DI0_GENERAL__DI0_POLARITY_6        IPU_REGISTERS_OFFSET+0x00040000,0x00000020
+#define IPU_DI0_GENERAL__DI0_POLARITY_5        IPU_REGISTERS_OFFSET+0x00040000,0x00000010
+#define IPU_DI0_GENERAL__DI0_POLARITY_4        IPU_REGISTERS_OFFSET+0x00040000,0x00000008
+#define IPU_DI0_GENERAL__DI0_POLARITY_3        IPU_REGISTERS_OFFSET+0x00040000,0x00000004
+#define IPU_DI0_GENERAL__DI0_POLARITY_2        IPU_REGISTERS_OFFSET+0x00040000,0x00000002
+#define IPU_DI0_GENERAL__DI0_POLARITY_1        IPU_REGISTERS_OFFSET+0x00040000,0x00000001
+
+#define IPU_DI0_BS_CLKGEN0__ADDR                IPU_REGISTERS_OFFSET+0x00040004
+#define IPU_DI0_BS_CLKGEN0__EMPTY               IPU_REGISTERS_OFFSET+0x00040004,0x00000000
+#define IPU_DI0_BS_CLKGEN0__FULL                IPU_REGISTERS_OFFSET+0x00040004,0xffffffff
+#define IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET IPU_REGISTERS_OFFSET+0x00040004,0x01FF0000
+#define IPU_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD IPU_REGISTERS_OFFSET+0x00040004,0x00000FFF
+
+#define IPU_DI0_BS_CLKGEN1__ADDR              IPU_REGISTERS_OFFSET+0x00040008
+#define IPU_DI0_BS_CLKGEN1__EMPTY             IPU_REGISTERS_OFFSET+0x00040008,0x00000000
+#define IPU_DI0_BS_CLKGEN1__FULL              IPU_REGISTERS_OFFSET+0x00040008,0xffffffff
+#define IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN IPU_REGISTERS_OFFSET+0x00040008,0x01FF0000
+#define IPU_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP   IPU_REGISTERS_OFFSET+0x00040008,0x000001FF
+
+#define IPU_DI0_SW_GEN0_1__ADDR                    IPU_REGISTERS_OFFSET+0x0004000C
+#define IPU_DI0_SW_GEN0_1__EMPTY                   IPU_REGISTERS_OFFSET+0x0004000C,0x00000000
+#define IPU_DI0_SW_GEN0_1__FULL                    IPU_REGISTERS_OFFSET+0x0004000C,0xffffffff
+#define IPU_DI0_SW_GEN0_1__DI0_RUN_VALUE_M1_1      IPU_REGISTERS_OFFSET+0x0004000C,0x7FF80000
+#define IPU_DI0_SW_GEN0_1__DI0_RUN_RESOLUTION_1    IPU_REGISTERS_OFFSET+0x0004000C,0x00070000
+#define IPU_DI0_SW_GEN0_1__DI0_OFFSET_VALUE_1      IPU_REGISTERS_OFFSET+0x0004000C,0x00007FF8
+#define IPU_DI0_SW_GEN0_1__DI0_OFFSET_RESOLUTION_1 IPU_REGISTERS_OFFSET+0x0004000C,0x00000007
+
+#define IPU_DI0_SW_GEN0_2__ADDR                    IPU_REGISTERS_OFFSET+0x00040010
+#define IPU_DI0_SW_GEN0_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00040010,0x00000000
+#define IPU_DI0_SW_GEN0_2__FULL                    IPU_REGISTERS_OFFSET+0x00040010,0xffffffff
+#define IPU_DI0_SW_GEN0_2__DI0_RUN_VALUE_M1_2      IPU_REGISTERS_OFFSET+0x00040010,0x7FF80000
+#define IPU_DI0_SW_GEN0_2__DI0_RUN_RESOLUTION_2    IPU_REGISTERS_OFFSET+0x00040010,0x00070000
+#define IPU_DI0_SW_GEN0_2__DI0_OFFSET_VALUE_2      IPU_REGISTERS_OFFSET+0x00040010,0x00007FF8
+#define IPU_DI0_SW_GEN0_2__DI0_OFFSET_RESOLUTION_2 IPU_REGISTERS_OFFSET+0x00040010,0x00000007
+
+#define IPU_DI0_SW_GEN0_3__ADDR                    IPU_REGISTERS_OFFSET+0x00040014
+#define IPU_DI0_SW_GEN0_3__EMPTY                   IPU_REGISTERS_OFFSET+0x00040014,0x00000000
+#define IPU_DI0_SW_GEN0_3__FULL                    IPU_REGISTERS_OFFSET+0x00040014,0xffffffff
+#define IPU_DI0_SW_GEN0_3__DI0_RUN_VALUE_M1_3      IPU_REGISTERS_OFFSET+0x00040014,0x7FF80000
+#define IPU_DI0_SW_GEN0_3__DI0_RUN_RESOLUTION_3    IPU_REGISTERS_OFFSET+0x00040014,0x00070000
+#define IPU_DI0_SW_GEN0_3__DI0_OFFSET_VALUE_3      IPU_REGISTERS_OFFSET+0x00040014,0x00007FF8
+#define IPU_DI0_SW_GEN0_3__DI0_OFFSET_RESOLUTION_3 IPU_REGISTERS_OFFSET+0x00040014,0x00000007
+
+#define IPU_DI0_SW_GEN0_4__ADDR                    IPU_REGISTERS_OFFSET+0x00040018
+#define IPU_DI0_SW_GEN0_4__EMPTY                   IPU_REGISTERS_OFFSET+0x00040018,0x00000000
+#define IPU_DI0_SW_GEN0_4__FULL                    IPU_REGISTERS_OFFSET+0x00040018,0xffffffff
+#define IPU_DI0_SW_GEN0_4__DI0_RUN_VALUE_M1_4      IPU_REGISTERS_OFFSET+0x00040018,0x7FF80000
+#define IPU_DI0_SW_GEN0_4__DI0_RUN_RESOLUTION_4    IPU_REGISTERS_OFFSET+0x00040018,0x00070000
+#define IPU_DI0_SW_GEN0_4__DI0_OFFSET_VALUE_4      IPU_REGISTERS_OFFSET+0x00040018,0x00007FF8
+#define IPU_DI0_SW_GEN0_4__DI0_OFFSET_RESOLUTION_4 IPU_REGISTERS_OFFSET+0x00040018,0x00000007
+
+#define IPU_DI0_SW_GEN0_5__ADDR                    IPU_REGISTERS_OFFSET+0x0004001C
+#define IPU_DI0_SW_GEN0_5__EMPTY                   IPU_REGISTERS_OFFSET+0x0004001C,0x00000000
+#define IPU_DI0_SW_GEN0_5__FULL                    IPU_REGISTERS_OFFSET+0x0004001C,0xffffffff
+#define IPU_DI0_SW_GEN0_5__DI0_RUN_VALUE_M1_5      IPU_REGISTERS_OFFSET+0x0004001C,0x7FF80000
+#define IPU_DI0_SW_GEN0_5__DI0_RUN_RESOLUTION_5    IPU_REGISTERS_OFFSET+0x0004001C,0x00070000
+#define IPU_DI0_SW_GEN0_5__DI0_OFFSET_VALUE_5      IPU_REGISTERS_OFFSET+0x0004001C,0x00007FF8
+#define IPU_DI0_SW_GEN0_5__DI0_OFFSET_RESOLUTION_5 IPU_REGISTERS_OFFSET+0x0004001C,0x00000007
+
+#define IPU_DI0_SW_GEN0_6__ADDR                    IPU_REGISTERS_OFFSET+0x00040020
+#define IPU_DI0_SW_GEN0_6__EMPTY                   IPU_REGISTERS_OFFSET+0x00040020,0x00000000
+#define IPU_DI0_SW_GEN0_6__FULL                    IPU_REGISTERS_OFFSET+0x00040020,0xffffffff
+#define IPU_DI0_SW_GEN0_6__DI0_RUN_VALUE_M1_6      IPU_REGISTERS_OFFSET+0x00040020,0x7FF80000
+#define IPU_DI0_SW_GEN0_6__DI0_RUN_RESOLUTION_6    IPU_REGISTERS_OFFSET+0x00040020,0x00070000
+#define IPU_DI0_SW_GEN0_6__DI0_OFFSET_VALUE_6      IPU_REGISTERS_OFFSET+0x00040020,0x00007FF8
+#define IPU_DI0_SW_GEN0_6__DI0_OFFSET_RESOLUTION_6 IPU_REGISTERS_OFFSET+0x00040020,0x00000007
+
+#define IPU_DI0_SW_GEN0_7__ADDR                    IPU_REGISTERS_OFFSET+0x00040024
+#define IPU_DI0_SW_GEN0_7__EMPTY                   IPU_REGISTERS_OFFSET+0x00040024,0x00000000
+#define IPU_DI0_SW_GEN0_7__FULL                    IPU_REGISTERS_OFFSET+0x00040024,0xffffffff
+#define IPU_DI0_SW_GEN0_7__DI0_RUN_VALUE_M1_7      IPU_REGISTERS_OFFSET+0x00040024,0x7FF80000
+#define IPU_DI0_SW_GEN0_7__DI0_RUN_RESOLUTION_7    IPU_REGISTERS_OFFSET+0x00040024,0x00070000
+#define IPU_DI0_SW_GEN0_7__DI0_OFFSET_VALUE_7      IPU_REGISTERS_OFFSET+0x00040024,0x00007FF8
+#define IPU_DI0_SW_GEN0_7__DI0_OFFSET_RESOLUTION_7 IPU_REGISTERS_OFFSET+0x00040024,0x00000007
+
+#define IPU_DI0_SW_GEN0_8__ADDR                    IPU_REGISTERS_OFFSET+0x00040028
+#define IPU_DI0_SW_GEN0_8__EMPTY                   IPU_REGISTERS_OFFSET+0x00040028,0x00000000
+#define IPU_DI0_SW_GEN0_8__FULL                    IPU_REGISTERS_OFFSET+0x00040028,0xffffffff
+#define IPU_DI0_SW_GEN0_8__DI0_RUN_VALUE_M1_8      IPU_REGISTERS_OFFSET+0x00040028,0x7FF80000
+#define IPU_DI0_SW_GEN0_8__DI0_RUN_RESOLUTION_8    IPU_REGISTERS_OFFSET+0x00040028,0x00070000
+#define IPU_DI0_SW_GEN0_8__DI0_OFFSET_VALUE_8      IPU_REGISTERS_OFFSET+0x00040028,0x00007FF8
+#define IPU_DI0_SW_GEN0_8__DI0_OFFSET_RESOLUTION_8 IPU_REGISTERS_OFFSET+0x00040028,0x00000007
+
+#define IPU_DI0_SW_GEN0_9__ADDR                    IPU_REGISTERS_OFFSET+0x0004002C
+#define IPU_DI0_SW_GEN0_9__EMPTY                   IPU_REGISTERS_OFFSET+0x0004002C,0x00000000
+#define IPU_DI0_SW_GEN0_9__FULL                    IPU_REGISTERS_OFFSET+0x0004002C,0xffffffff
+#define IPU_DI0_SW_GEN0_9__DI0_RUN_VALUE_M1_9      IPU_REGISTERS_OFFSET+0x0004002C,0x7FF80000
+#define IPU_DI0_SW_GEN0_9__DI0_RUN_RESOLUTION_9    IPU_REGISTERS_OFFSET+0x0004002C,0x00070000
+#define IPU_DI0_SW_GEN0_9__DI0_OFFSET_VALUE_9      IPU_REGISTERS_OFFSET+0x0004002C,0x00007FF8
+#define IPU_DI0_SW_GEN0_9__DI0_OFFSET_RESOLUTION_9 IPU_REGISTERS_OFFSET+0x0004002C,0x00000007
+
+#define IPU_DI0_SW_GEN1_1__ADDR                           IPU_REGISTERS_OFFSET+0x00040030
+#define IPU_DI0_SW_GEN1_1__EMPTY                          IPU_REGISTERS_OFFSET+0x00040030,0x00000000
+#define IPU_DI0_SW_GEN1_1__FULL                           IPU_REGISTERS_OFFSET+0x00040030,0xffffffff
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_GEN_EN_1      IPU_REGISTERS_OFFSET+0x00040030,0x60000000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_AUTO_RELOAD_1          IPU_REGISTERS_OFFSET+0x00040030,0x10000000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_CLR_SEL_1              IPU_REGISTERS_OFFSET+0x00040030,0x0E000000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_DOWN_1                 IPU_REGISTERS_OFFSET+0x00040030,0x01FF0000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_TRIGGER_SEL_1 IPU_REGISTERS_OFFSET+0x00040030,0x00007000
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_POLARITY_CLR_SEL_1     IPU_REGISTERS_OFFSET+0x00040030,0x00000E00
+#define IPU_DI0_SW_GEN1_1__DI0_CNT_UP_1                   IPU_REGISTERS_OFFSET+0x00040030,0x000001FF
+
+#define IPU_DI0_SW_GEN1_2__ADDR                           IPU_REGISTERS_OFFSET+0x00040034
+#define IPU_DI0_SW_GEN1_2__EMPTY                          IPU_REGISTERS_OFFSET+0x00040034,0x00000000
+#define IPU_DI0_SW_GEN1_2__FULL                           IPU_REGISTERS_OFFSET+0x00040034,0xffffffff
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_GEN_EN_2      IPU_REGISTERS_OFFSET+0x00040034,0x60000000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_AUTO_RELOAD_2          IPU_REGISTERS_OFFSET+0x00040034,0x10000000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_CLR_SEL_2              IPU_REGISTERS_OFFSET+0x00040034,0x0E000000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_DOWN_2                 IPU_REGISTERS_OFFSET+0x00040034,0x01FF0000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_TRIGGER_SEL_2 IPU_REGISTERS_OFFSET+0x00040034,0x00007000
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_POLARITY_CLR_SEL_2     IPU_REGISTERS_OFFSET+0x00040034,0x00000E00
+#define IPU_DI0_SW_GEN1_2__DI0_CNT_UP_2                   IPU_REGISTERS_OFFSET+0x00040034,0x000001FF
+
+#define IPU_DI0_SW_GEN1_3__ADDR                           IPU_REGISTERS_OFFSET+0x00040038
+#define IPU_DI0_SW_GEN1_3__EMPTY                          IPU_REGISTERS_OFFSET+0x00040038,0x00000000
+#define IPU_DI0_SW_GEN1_3__FULL                           IPU_REGISTERS_OFFSET+0x00040038,0xffffffff
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_GEN_EN_3      IPU_REGISTERS_OFFSET+0x00040038,0x60000000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_AUTO_RELOAD_3          IPU_REGISTERS_OFFSET+0x00040038,0x10000000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_CLR_SEL_3              IPU_REGISTERS_OFFSET+0x00040038,0x0E000000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_DOWN_3                 IPU_REGISTERS_OFFSET+0x00040038,0x01FF0000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_TRIGGER_SEL_3 IPU_REGISTERS_OFFSET+0x00040038,0x00007000
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_POLARITY_CLR_SEL_3     IPU_REGISTERS_OFFSET+0x00040038,0x00000E00
+#define IPU_DI0_SW_GEN1_3__DI0_CNT_UP_3                   IPU_REGISTERS_OFFSET+0x00040038,0x000001FF
+
+#define IPU_DI0_SW_GEN1_4__ADDR                           IPU_REGISTERS_OFFSET+0x0004003C
+#define IPU_DI0_SW_GEN1_4__EMPTY                          IPU_REGISTERS_OFFSET+0x0004003C,0x00000000
+#define IPU_DI0_SW_GEN1_4__FULL                           IPU_REGISTERS_OFFSET+0x0004003C,0xffffffff
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_GEN_EN_4      IPU_REGISTERS_OFFSET+0x0004003C,0x60000000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_AUTO_RELOAD_4          IPU_REGISTERS_OFFSET+0x0004003C,0x10000000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_CLR_SEL_4              IPU_REGISTERS_OFFSET+0x0004003C,0x0E000000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_DOWN_4                 IPU_REGISTERS_OFFSET+0x0004003C,0x01FF0000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_TRIGGER_SEL_4 IPU_REGISTERS_OFFSET+0x0004003C,0x00007000
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_POLARITY_CLR_SEL_4     IPU_REGISTERS_OFFSET+0x0004003C,0x00000E00
+#define IPU_DI0_SW_GEN1_4__DI0_CNT_UP_4                   IPU_REGISTERS_OFFSET+0x0004003C,0x000001FF
+
+#define IPU_DI0_SW_GEN1_5__ADDR                           IPU_REGISTERS_OFFSET+0x00040040
+#define IPU_DI0_SW_GEN1_5__EMPTY                          IPU_REGISTERS_OFFSET+0x00040040,0x00000000
+#define IPU_DI0_SW_GEN1_5__FULL                           IPU_REGISTERS_OFFSET+0x00040040,0xffffffff
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_GEN_EN_5      IPU_REGISTERS_OFFSET+0x00040040,0x60000000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_AUTO_RELOAD_5          IPU_REGISTERS_OFFSET+0x00040040,0x10000000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_CLR_SEL_5              IPU_REGISTERS_OFFSET+0x00040040,0x0E000000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_DOWN_5                 IPU_REGISTERS_OFFSET+0x00040040,0x01FF0000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_TRIGGER_SEL_5 IPU_REGISTERS_OFFSET+0x00040040,0x00007000
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_POLARITY_CLR_SEL_5     IPU_REGISTERS_OFFSET+0x00040040,0x00000E00
+#define IPU_DI0_SW_GEN1_5__DI0_CNT_UP_5                   IPU_REGISTERS_OFFSET+0x00040040,0x000001FF
+
+#define IPU_DI0_SW_GEN1_6__ADDR                           IPU_REGISTERS_OFFSET+0x00040044
+#define IPU_DI0_SW_GEN1_6__EMPTY                          IPU_REGISTERS_OFFSET+0x00040044,0x00000000
+#define IPU_DI0_SW_GEN1_6__FULL                           IPU_REGISTERS_OFFSET+0x00040044,0xffffffff
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_GEN_EN_6      IPU_REGISTERS_OFFSET+0x00040044,0x60000000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_AUTO_RELOAD_6          IPU_REGISTERS_OFFSET+0x00040044,0x10000000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_CLR_SEL_6              IPU_REGISTERS_OFFSET+0x00040044,0x0E000000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_DOWN_6                 IPU_REGISTERS_OFFSET+0x00040044,0x01FF0000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_TRIGGER_SEL_6 IPU_REGISTERS_OFFSET+0x00040044,0x00007000
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_POLARITY_CLR_SEL_6     IPU_REGISTERS_OFFSET+0x00040044,0x00000E00
+#define IPU_DI0_SW_GEN1_6__DI0_CNT_UP_6                   IPU_REGISTERS_OFFSET+0x00040044,0x000001FF
+
+#define IPU_DI0_SW_GEN1_7__ADDR                           IPU_REGISTERS_OFFSET+0x00040048
+#define IPU_DI0_SW_GEN1_7__EMPTY                          IPU_REGISTERS_OFFSET+0x00040048,0x00000000
+#define IPU_DI0_SW_GEN1_7__FULL                           IPU_REGISTERS_OFFSET+0x00040048,0xffffffff
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_GEN_EN_7      IPU_REGISTERS_OFFSET+0x00040048,0x60000000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_AUTO_RELOAD_7          IPU_REGISTERS_OFFSET+0x00040048,0x10000000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_CLR_SEL_7              IPU_REGISTERS_OFFSET+0x00040048,0x0E000000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_DOWN_7                 IPU_REGISTERS_OFFSET+0x00040048,0x01FF0000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_TRIGGER_SEL_7 IPU_REGISTERS_OFFSET+0x00040048,0x00007000
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_POLARITY_CLR_SEL_7     IPU_REGISTERS_OFFSET+0x00040048,0x00000E00
+#define IPU_DI0_SW_GEN1_7__DI0_CNT_UP_7                   IPU_REGISTERS_OFFSET+0x00040048,0x000001FF
+
+#define IPU_DI0_SW_GEN1_8__ADDR                           IPU_REGISTERS_OFFSET+0x0004004C
+#define IPU_DI0_SW_GEN1_8__EMPTY                          IPU_REGISTERS_OFFSET+0x0004004C,0x00000000
+#define IPU_DI0_SW_GEN1_8__FULL                           IPU_REGISTERS_OFFSET+0x0004004C,0xffffffff
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_GEN_EN_8      IPU_REGISTERS_OFFSET+0x0004004C,0x60000000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_AUTO_RELOAD_8          IPU_REGISTERS_OFFSET+0x0004004C,0x10000000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_CLR_SEL_8              IPU_REGISTERS_OFFSET+0x0004004C,0x0E000000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_DOWN_8                 IPU_REGISTERS_OFFSET+0x0004004C,0x01FF0000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_TRIGGER_SEL_8 IPU_REGISTERS_OFFSET+0x0004004C,0x00007000
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_POLARITY_CLR_SEL_8     IPU_REGISTERS_OFFSET+0x0004004C,0x00000E00
+#define IPU_DI0_SW_GEN1_8__DI0_CNT_UP_8                   IPU_REGISTERS_OFFSET+0x0004004C,0x000001FF
+
+#define IPU_DI0_SW_GEN1_9__ADDR                  IPU_REGISTERS_OFFSET+0x00040050
+#define IPU_DI0_SW_GEN1_9__EMPTY                 IPU_REGISTERS_OFFSET+0x00040050,0x00000000
+#define IPU_DI0_SW_GEN1_9__FULL                  IPU_REGISTERS_OFFSET+0x00040050,0xffffffff
+#define IPU_DI0_SW_GEN1_9__DI0_GENTIME_SEL_9     IPU_REGISTERS_OFFSET+0x00040050,0xE0000000
+#define IPU_DI0_SW_GEN1_9__DI0_CNT_AUTO_RELOAD_9 IPU_REGISTERS_OFFSET+0x00040050,0x10000000
+#define IPU_DI0_SW_GEN1_9__DI0_CNT_CLR_SEL_9     IPU_REGISTERS_OFFSET+0x00040050,0x0E000000
+#define IPU_DI0_SW_GEN1_9__DI0_CNT_DOWN_9        IPU_REGISTERS_OFFSET+0x00040050,0x01FF0000
+#define IPU_DI0_SW_GEN1_9__DI0_TAG_SEL_9         IPU_REGISTERS_OFFSET+0x00040050,0x00008000
+#define IPU_DI0_SW_GEN1_9__DI0_CNT_UP_9          IPU_REGISTERS_OFFSET+0x00040050,0x000001FF
+
+#define IPU_DI0_SYNC_AS_GEN__ADDR              IPU_REGISTERS_OFFSET+0x00040054
+#define IPU_DI0_SYNC_AS_GEN__EMPTY             IPU_REGISTERS_OFFSET+0x00040054,0x00000000
+#define IPU_DI0_SYNC_AS_GEN__FULL              IPU_REGISTERS_OFFSET+0x00040054,0xffffffff
+#define IPU_DI0_SYNC_AS_GEN__DI0_SYNC_START_EN IPU_REGISTERS_OFFSET+0x00040054,0x10000000
+#define IPU_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL     IPU_REGISTERS_OFFSET+0x00040054,0x0000E000
+#define IPU_DI0_SYNC_AS_GEN__DI0_SYNC_START    IPU_REGISTERS_OFFSET+0x00040054,0x00000FFF
+
+#define IPU_DI0_DW_GEN_0__ADDR                  IPU_REGISTERS_OFFSET+0x00040058
+#define IPU_DI0_DW_GEN_0__EMPTY                 IPU_REGISTERS_OFFSET+0x00040058,0x00000000
+#define IPU_DI0_DW_GEN_0__FULL                  IPU_REGISTERS_OFFSET+0x00040058,0xffffffff
+#define IPU_DI0_DW_GEN_0__DI0_ACCESS_SIZE_0     IPU_REGISTERS_OFFSET+0x00040058,0xFF000000
+#define IPU_DI0_DW_GEN_0__DI0_COMPONNENT_SIZE_0 IPU_REGISTERS_OFFSET+0x00040058,0x00FF0000
+#define IPU_DI0_DW_GEN_0__DI0_CST_0             IPU_REGISTERS_OFFSET+0x00040058,0x0000C000
+#define IPU_DI0_DW_GEN_0__DI0_PT_6_0            IPU_REGISTERS_OFFSET+0x00040058,0x00003000
+#define IPU_DI0_DW_GEN_0__DI0_PT_5_0            IPU_REGISTERS_OFFSET+0x00040058,0x00000C00
+#define IPU_DI0_DW_GEN_0__DI0_PT_4_0            IPU_REGISTERS_OFFSET+0x00040058,0x00000300
+#define IPU_DI0_DW_GEN_0__DI0_PT_3_0            IPU_REGISTERS_OFFSET+0x00040058,0x000000C0
+#define IPU_DI0_DW_GEN_0__DI0_PT_2_0            IPU_REGISTERS_OFFSET+0x00040058,0x00000030
+#define IPU_DI0_DW_GEN_0__DI0_PT_1_0            IPU_REGISTERS_OFFSET+0x00040058,0x0000000C
+#define IPU_DI0_DW_GEN_0__DI0_PT_0_0            IPU_REGISTERS_OFFSET+0x00040058,0x00000003
+
+#define IPU_DI0_DW_GEN_1__ADDR                  IPU_REGISTERS_OFFSET+0x0004005C
+#define IPU_DI0_DW_GEN_1__EMPTY                 IPU_REGISTERS_OFFSET+0x0004005C,0x00000000
+#define IPU_DI0_DW_GEN_1__FULL                  IPU_REGISTERS_OFFSET+0x0004005C,0xffffffff
+#define IPU_DI0_DW_GEN_1__DI0_ACCESS_SIZE_1     IPU_REGISTERS_OFFSET+0x0004005C,0xFF000000
+#define IPU_DI0_DW_GEN_1__DI0_COMPONNENT_SIZE_1 IPU_REGISTERS_OFFSET+0x0004005C,0x00FF0000
+#define IPU_DI0_DW_GEN_1__DI0_CST_1             IPU_REGISTERS_OFFSET+0x0004005C,0x0000C000
+#define IPU_DI0_DW_GEN_1__DI0_PT_6_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00003000
+#define IPU_DI0_DW_GEN_1__DI0_PT_5_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00000C00
+#define IPU_DI0_DW_GEN_1__DI0_PT_4_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00000300
+#define IPU_DI0_DW_GEN_1__DI0_PT_3_1            IPU_REGISTERS_OFFSET+0x0004005C,0x000000C0
+#define IPU_DI0_DW_GEN_1__DI0_PT_2_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00000030
+#define IPU_DI0_DW_GEN_1__DI0_PT_1_1            IPU_REGISTERS_OFFSET+0x0004005C,0x0000000C
+#define IPU_DI0_DW_GEN_1__DI0_PT_0_1            IPU_REGISTERS_OFFSET+0x0004005C,0x00000003
+
+#define IPU_DI0_DW_GEN_2__ADDR                  IPU_REGISTERS_OFFSET+0x00040060
+#define IPU_DI0_DW_GEN_2__EMPTY                 IPU_REGISTERS_OFFSET+0x00040060,0x00000000
+#define IPU_DI0_DW_GEN_2__FULL                  IPU_REGISTERS_OFFSET+0x00040060,0xffffffff
+#define IPU_DI0_DW_GEN_2__DI0_ACCESS_SIZE_2     IPU_REGISTERS_OFFSET+0x00040060,0xFF000000
+#define IPU_DI0_DW_GEN_2__DI0_COMPONNENT_SIZE_2 IPU_REGISTERS_OFFSET+0x00040060,0x00FF0000
+#define IPU_DI0_DW_GEN_2__DI0_CST_2             IPU_REGISTERS_OFFSET+0x00040060,0x0000C000
+#define IPU_DI0_DW_GEN_2__DI0_PT_6_2            IPU_REGISTERS_OFFSET+0x00040060,0x00003000
+#define IPU_DI0_DW_GEN_2__DI0_PT_5_2            IPU_REGISTERS_OFFSET+0x00040060,0x00000C00
+#define IPU_DI0_DW_GEN_2__DI0_PT_4_2            IPU_REGISTERS_OFFSET+0x00040060,0x00000300
+#define IPU_DI0_DW_GEN_2__DI0_PT_3_2            IPU_REGISTERS_OFFSET+0x00040060,0x000000C0
+#define IPU_DI0_DW_GEN_2__DI0_PT_2_2            IPU_REGISTERS_OFFSET+0x00040060,0x00000030
+#define IPU_DI0_DW_GEN_2__DI0_PT_1_2            IPU_REGISTERS_OFFSET+0x00040060,0x0000000C
+#define IPU_DI0_DW_GEN_2__DI0_PT_0_2            IPU_REGISTERS_OFFSET+0x00040060,0x00000003
+
+#define IPU_DI0_DW_GEN_3__ADDR                  IPU_REGISTERS_OFFSET+0x00040064
+#define IPU_DI0_DW_GEN_3__EMPTY                 IPU_REGISTERS_OFFSET+0x00040064,0x00000000
+#define IPU_DI0_DW_GEN_3__FULL                  IPU_REGISTERS_OFFSET+0x00040064,0xffffffff
+#define IPU_DI0_DW_GEN_3__DI0_ACCESS_SIZE_3     IPU_REGISTERS_OFFSET+0x00040064,0xFF000000
+#define IPU_DI0_DW_GEN_3__DI0_COMPONNENT_SIZE_3 IPU_REGISTERS_OFFSET+0x00040064,0x00FF0000
+#define IPU_DI0_DW_GEN_3__DI0_CST_3             IPU_REGISTERS_OFFSET+0x00040064,0x0000C000
+#define IPU_DI0_DW_GEN_3__DI0_PT_6_3            IPU_REGISTERS_OFFSET+0x00040064,0x00003000
+#define IPU_DI0_DW_GEN_3__DI0_PT_5_3            IPU_REGISTERS_OFFSET+0x00040064,0x00000C00
+#define IPU_DI0_DW_GEN_3__DI0_PT_4_3            IPU_REGISTERS_OFFSET+0x00040064,0x00000300
+#define IPU_DI0_DW_GEN_3__DI0_PT_3_3            IPU_REGISTERS_OFFSET+0x00040064,0x000000C0
+#define IPU_DI0_DW_GEN_3__DI0_PT_2_3            IPU_REGISTERS_OFFSET+0x00040064,0x00000030
+#define IPU_DI0_DW_GEN_3__DI0_PT_1_3            IPU_REGISTERS_OFFSET+0x00040064,0x0000000C
+#define IPU_DI0_DW_GEN_3__DI0_PT_0_3            IPU_REGISTERS_OFFSET+0x00040064,0x00000003
+
+#define IPU_DI0_DW_GEN_4__ADDR                  IPU_REGISTERS_OFFSET+0x00040068
+#define IPU_DI0_DW_GEN_4__EMPTY                 IPU_REGISTERS_OFFSET+0x00040068,0x00000000
+#define IPU_DI0_DW_GEN_4__FULL                  IPU_REGISTERS_OFFSET+0x00040068,0xffffffff
+#define IPU_DI0_DW_GEN_4__DI0_ACCESS_SIZE_4     IPU_REGISTERS_OFFSET+0x00040068,0xFF000000
+#define IPU_DI0_DW_GEN_4__DI0_COMPONNENT_SIZE_4 IPU_REGISTERS_OFFSET+0x00040068,0x00FF0000
+#define IPU_DI0_DW_GEN_4__DI0_CST_4             IPU_REGISTERS_OFFSET+0x00040068,0x0000C000
+#define IPU_DI0_DW_GEN_4__DI0_PT_6_4            IPU_REGISTERS_OFFSET+0x00040068,0x00003000
+#define IPU_DI0_DW_GEN_4__DI0_PT_5_4            IPU_REGISTERS_OFFSET+0x00040068,0x00000C00
+#define IPU_DI0_DW_GEN_4__DI0_PT_4_4            IPU_REGISTERS_OFFSET+0x00040068,0x00000300
+#define IPU_DI0_DW_GEN_4__DI0_PT_3_4            IPU_REGISTERS_OFFSET+0x00040068,0x000000C0
+#define IPU_DI0_DW_GEN_4__DI0_PT_2_4            IPU_REGISTERS_OFFSET+0x00040068,0x00000030
+#define IPU_DI0_DW_GEN_4__DI0_PT_1_4            IPU_REGISTERS_OFFSET+0x00040068,0x0000000C
+#define IPU_DI0_DW_GEN_4__DI0_PT_0_4            IPU_REGISTERS_OFFSET+0x00040068,0x00000003
+
+#define IPU_DI0_DW_GEN_5__ADDR                  IPU_REGISTERS_OFFSET+0x0004006C
+#define IPU_DI0_DW_GEN_5__EMPTY                 IPU_REGISTERS_OFFSET+0x0004006C,0x00000000
+#define IPU_DI0_DW_GEN_5__FULL                  IPU_REGISTERS_OFFSET+0x0004006C,0xffffffff
+#define IPU_DI0_DW_GEN_5__DI0_ACCESS_SIZE_5     IPU_REGISTERS_OFFSET+0x0004006C,0xFF000000
+#define IPU_DI0_DW_GEN_5__DI0_COMPONNENT_SIZE_5 IPU_REGISTERS_OFFSET+0x0004006C,0x00FF0000
+#define IPU_DI0_DW_GEN_5__DI0_CST_5             IPU_REGISTERS_OFFSET+0x0004006C,0x0000C000
+#define IPU_DI0_DW_GEN_5__DI0_PT_6_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00003000
+#define IPU_DI0_DW_GEN_5__DI0_PT_5_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00000C00
+#define IPU_DI0_DW_GEN_5__DI0_PT_4_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00000300
+#define IPU_DI0_DW_GEN_5__DI0_PT_3_5            IPU_REGISTERS_OFFSET+0x0004006C,0x000000C0
+#define IPU_DI0_DW_GEN_5__DI0_PT_2_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00000030
+#define IPU_DI0_DW_GEN_5__DI0_PT_1_5            IPU_REGISTERS_OFFSET+0x0004006C,0x0000000C
+#define IPU_DI0_DW_GEN_5__DI0_PT_0_5            IPU_REGISTERS_OFFSET+0x0004006C,0x00000003
+
+#define IPU_DI0_DW_GEN_6__ADDR                  IPU_REGISTERS_OFFSET+0x00040070
+#define IPU_DI0_DW_GEN_6__EMPTY                 IPU_REGISTERS_OFFSET+0x00040070,0x00000000
+#define IPU_DI0_DW_GEN_6__FULL                  IPU_REGISTERS_OFFSET+0x00040070,0xffffffff
+#define IPU_DI0_DW_GEN_6__DI0_ACCESS_SIZE_6     IPU_REGISTERS_OFFSET+0x00040070,0xFF000000
+#define IPU_DI0_DW_GEN_6__DI0_COMPONNENT_SIZE_6 IPU_REGISTERS_OFFSET+0x00040070,0x00FF0000
+#define IPU_DI0_DW_GEN_6__DI0_CST_6             IPU_REGISTERS_OFFSET+0x00040070,0x0000C000
+#define IPU_DI0_DW_GEN_6__DI0_PT_6_6            IPU_REGISTERS_OFFSET+0x00040070,0x00003000
+#define IPU_DI0_DW_GEN_6__DI0_PT_5_6            IPU_REGISTERS_OFFSET+0x00040070,0x00000C00
+#define IPU_DI0_DW_GEN_6__DI0_PT_4_6            IPU_REGISTERS_OFFSET+0x00040070,0x00000300
+#define IPU_DI0_DW_GEN_6__DI0_PT_3_6            IPU_REGISTERS_OFFSET+0x00040070,0x000000C0
+#define IPU_DI0_DW_GEN_6__DI0_PT_2_6            IPU_REGISTERS_OFFSET+0x00040070,0x00000030
+#define IPU_DI0_DW_GEN_6__DI0_PT_1_6            IPU_REGISTERS_OFFSET+0x00040070,0x0000000C
+#define IPU_DI0_DW_GEN_6__DI0_PT_0_6            IPU_REGISTERS_OFFSET+0x00040070,0x00000003
+
+#define IPU_DI0_DW_GEN_7__ADDR                  IPU_REGISTERS_OFFSET+0x00040074
+#define IPU_DI0_DW_GEN_7__EMPTY                 IPU_REGISTERS_OFFSET+0x00040074,0x00000000
+#define IPU_DI0_DW_GEN_7__FULL                  IPU_REGISTERS_OFFSET+0x00040074,0xffffffff
+#define IPU_DI0_DW_GEN_7__DI0_ACCESS_SIZE_7     IPU_REGISTERS_OFFSET+0x00040074,0xFF000000
+#define IPU_DI0_DW_GEN_7__DI0_COMPONNENT_SIZE_7 IPU_REGISTERS_OFFSET+0x00040074,0x00FF0000
+#define IPU_DI0_DW_GEN_7__DI0_CST_7             IPU_REGISTERS_OFFSET+0x00040074,0x0000C000
+#define IPU_DI0_DW_GEN_7__DI0_PT_6_7            IPU_REGISTERS_OFFSET+0x00040074,0x00003000
+#define IPU_DI0_DW_GEN_7__DI0_PT_5_7            IPU_REGISTERS_OFFSET+0x00040074,0x00000C00
+#define IPU_DI0_DW_GEN_7__DI0_PT_4_7            IPU_REGISTERS_OFFSET+0x00040074,0x00000300
+#define IPU_DI0_DW_GEN_7__DI0_PT_3_7            IPU_REGISTERS_OFFSET+0x00040074,0x000000C0
+#define IPU_DI0_DW_GEN_7__DI0_PT_2_7            IPU_REGISTERS_OFFSET+0x00040074,0x00000030
+#define IPU_DI0_DW_GEN_7__DI0_PT_1_7            IPU_REGISTERS_OFFSET+0x00040074,0x0000000C
+#define IPU_DI0_DW_GEN_7__DI0_PT_0_7            IPU_REGISTERS_OFFSET+0x00040074,0x00000003
+
+#define IPU_DI0_DW_GEN_8__ADDR                  IPU_REGISTERS_OFFSET+0x00040078
+#define IPU_DI0_DW_GEN_8__EMPTY                 IPU_REGISTERS_OFFSET+0x00040078,0x00000000
+#define IPU_DI0_DW_GEN_8__FULL                  IPU_REGISTERS_OFFSET+0x00040078,0xffffffff
+#define IPU_DI0_DW_GEN_8__DI0_ACCESS_SIZE_8     IPU_REGISTERS_OFFSET+0x00040078,0xFF000000
+#define IPU_DI0_DW_GEN_8__DI0_COMPONNENT_SIZE_8 IPU_REGISTERS_OFFSET+0x00040078,0x00FF0000
+#define IPU_DI0_DW_GEN_8__DI0_CST_8             IPU_REGISTERS_OFFSET+0x00040078,0x0000C000
+#define IPU_DI0_DW_GEN_8__DI0_PT_6_8            IPU_REGISTERS_OFFSET+0x00040078,0x00003000
+#define IPU_DI0_DW_GEN_8__DI0_PT_5_8            IPU_REGISTERS_OFFSET+0x00040078,0x00000C00
+#define IPU_DI0_DW_GEN_8__DI0_PT_4_8            IPU_REGISTERS_OFFSET+0x00040078,0x00000300
+#define IPU_DI0_DW_GEN_8__DI0_PT_3_8            IPU_REGISTERS_OFFSET+0x00040078,0x000000C0
+#define IPU_DI0_DW_GEN_8__DI0_PT_2_8            IPU_REGISTERS_OFFSET+0x00040078,0x00000030
+#define IPU_DI0_DW_GEN_8__DI0_PT_1_8            IPU_REGISTERS_OFFSET+0x00040078,0x0000000C
+#define IPU_DI0_DW_GEN_8__DI0_PT_0_8            IPU_REGISTERS_OFFSET+0x00040078,0x00000003
+
+#define IPU_DI0_DW_GEN_9__ADDR                  IPU_REGISTERS_OFFSET+0x0004007C
+#define IPU_DI0_DW_GEN_9__EMPTY                 IPU_REGISTERS_OFFSET+0x0004007C,0x00000000
+#define IPU_DI0_DW_GEN_9__FULL                  IPU_REGISTERS_OFFSET+0x0004007C,0xffffffff
+#define IPU_DI0_DW_GEN_9__DI0_ACCESS_SIZE_9     IPU_REGISTERS_OFFSET+0x0004007C,0xFF000000
+#define IPU_DI0_DW_GEN_9__DI0_COMPONNENT_SIZE_9 IPU_REGISTERS_OFFSET+0x0004007C,0x00FF0000
+#define IPU_DI0_DW_GEN_9__DI0_CST_9             IPU_REGISTERS_OFFSET+0x0004007C,0x0000C000
+#define IPU_DI0_DW_GEN_9__DI0_PT_6_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00003000
+#define IPU_DI0_DW_GEN_9__DI0_PT_5_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00000C00
+#define IPU_DI0_DW_GEN_9__DI0_PT_4_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00000300
+#define IPU_DI0_DW_GEN_9__DI0_PT_3_9            IPU_REGISTERS_OFFSET+0x0004007C,0x000000C0
+#define IPU_DI0_DW_GEN_9__DI0_PT_2_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00000030
+#define IPU_DI0_DW_GEN_9__DI0_PT_1_9            IPU_REGISTERS_OFFSET+0x0004007C,0x0000000C
+#define IPU_DI0_DW_GEN_9__DI0_PT_0_9            IPU_REGISTERS_OFFSET+0x0004007C,0x00000003
+
+#define IPU_DI0_DW_GEN_10__ADDR                   IPU_REGISTERS_OFFSET+0x00040080
+#define IPU_DI0_DW_GEN_10__EMPTY                  IPU_REGISTERS_OFFSET+0x00040080,0x00000000
+#define IPU_DI0_DW_GEN_10__FULL                   IPU_REGISTERS_OFFSET+0x00040080,0xffffffff
+#define IPU_DI0_DW_GEN_10__DI0_ACCESS_SIZE_10     IPU_REGISTERS_OFFSET+0x00040080,0xFF000000
+#define IPU_DI0_DW_GEN_10__DI0_COMPONNENT_SIZE_10 IPU_REGISTERS_OFFSET+0x00040080,0x00FF0000
+#define IPU_DI0_DW_GEN_10__DI0_CST_10             IPU_REGISTERS_OFFSET+0x00040080,0x0000C000
+#define IPU_DI0_DW_GEN_10__DI0_PT_6_10            IPU_REGISTERS_OFFSET+0x00040080,0x00003000
+#define IPU_DI0_DW_GEN_10__DI0_PT_5_10            IPU_REGISTERS_OFFSET+0x00040080,0x00000C00
+#define IPU_DI0_DW_GEN_10__DI0_PT_4_10            IPU_REGISTERS_OFFSET+0x00040080,0x00000300
+#define IPU_DI0_DW_GEN_10__DI0_PT_3_10            IPU_REGISTERS_OFFSET+0x00040080,0x000000C0
+#define IPU_DI0_DW_GEN_10__DI0_PT_2_10            IPU_REGISTERS_OFFSET+0x00040080,0x00000030
+#define IPU_DI0_DW_GEN_10__DI0_PT_1_10            IPU_REGISTERS_OFFSET+0x00040080,0x0000000C
+#define IPU_DI0_DW_GEN_10__DI0_PT_0_10            IPU_REGISTERS_OFFSET+0x00040080,0x00000003
+
+#define IPU_DI0_DW_GEN_11__ADDR                   IPU_REGISTERS_OFFSET+0x00040084
+#define IPU_DI0_DW_GEN_11__EMPTY                  IPU_REGISTERS_OFFSET+0x00040084,0x00000000
+#define IPU_DI0_DW_GEN_11__FULL                   IPU_REGISTERS_OFFSET+0x00040084,0xffffffff
+#define IPU_DI0_DW_GEN_11__DI0_ACCESS_SIZE_11     IPU_REGISTERS_OFFSET+0x00040084,0xFF000000
+#define IPU_DI0_DW_GEN_11__DI0_COMPONNENT_SIZE_11 IPU_REGISTERS_OFFSET+0x00040084,0x00FF0000
+#define IPU_DI0_DW_GEN_11__DI0_CST_11             IPU_REGISTERS_OFFSET+0x00040084,0x0000C000
+#define IPU_DI0_DW_GEN_11__DI0_PT_6_11            IPU_REGISTERS_OFFSET+0x00040084,0x00003000
+#define IPU_DI0_DW_GEN_11__DI0_PT_5_11            IPU_REGISTERS_OFFSET+0x00040084,0x00000C00
+#define IPU_DI0_DW_GEN_11__DI0_PT_4_11            IPU_REGISTERS_OFFSET+0x00040084,0x00000300
+#define IPU_DI0_DW_GEN_11__DI0_PT_3_11            IPU_REGISTERS_OFFSET+0x00040084,0x000000C0
+#define IPU_DI0_DW_GEN_11__DI0_PT_2_11            IPU_REGISTERS_OFFSET+0x00040084,0x00000030
+#define IPU_DI0_DW_GEN_11__DI0_PT_1_11            IPU_REGISTERS_OFFSET+0x00040084,0x0000000C
+#define IPU_DI0_DW_GEN_11__DI0_PT_0_11            IPU_REGISTERS_OFFSET+0x00040084,0x00000003
+
+#define IPU_DI0_DW_SET0_0__ADDR                 IPU_REGISTERS_OFFSET+0x00040088
+#define IPU_DI0_DW_SET0_0__EMPTY                IPU_REGISTERS_OFFSET+0x00040088,0x00000000
+#define IPU_DI0_DW_SET0_0__FULL                 IPU_REGISTERS_OFFSET+0x00040088,0xffffffff
+#define IPU_DI0_DW_SET0_0__DI0_DATA_CNT_DOWN0_0 IPU_REGISTERS_OFFSET+0x00040088,0x01FF0000
+#define IPU_DI0_DW_SET0_0__DI0_DATA_CNT_UP0_0   IPU_REGISTERS_OFFSET+0x00040088,0x000001FF
+
+#define IPU_DI0_DW_SET0_1__ADDR                 IPU_REGISTERS_OFFSET+0x0004008C
+#define IPU_DI0_DW_SET0_1__EMPTY                IPU_REGISTERS_OFFSET+0x0004008C,0x00000000
+#define IPU_DI0_DW_SET0_1__FULL                 IPU_REGISTERS_OFFSET+0x0004008C,0xffffffff
+#define IPU_DI0_DW_SET0_1__DI0_DATA_CNT_DOWN0_1 IPU_REGISTERS_OFFSET+0x0004008C,0x01FF0000
+#define IPU_DI0_DW_SET0_1__DI0_DATA_CNT_UP0_1   IPU_REGISTERS_OFFSET+0x0004008C,0x000001FF
+
+#define IPU_DI0_DW_SET0_2__ADDR                 IPU_REGISTERS_OFFSET+0x00040090
+#define IPU_DI0_DW_SET0_2__EMPTY                IPU_REGISTERS_OFFSET+0x00040090,0x00000000
+#define IPU_DI0_DW_SET0_2__FULL                 IPU_REGISTERS_OFFSET+0x00040090,0xffffffff
+#define IPU_DI0_DW_SET0_2__DI0_DATA_CNT_DOWN0_2 IPU_REGISTERS_OFFSET+0x00040090,0x01FF0000
+#define IPU_DI0_DW_SET0_2__DI0_DATA_CNT_UP0_2   IPU_REGISTERS_OFFSET+0x00040090,0x000001FF
+
+#define IPU_DI0_DW_SET0_3__ADDR                 IPU_REGISTERS_OFFSET+0x00040094
+#define IPU_DI0_DW_SET0_3__EMPTY                IPU_REGISTERS_OFFSET+0x00040094,0x00000000
+#define IPU_DI0_DW_SET0_3__FULL                 IPU_REGISTERS_OFFSET+0x00040094,0xffffffff
+#define IPU_DI0_DW_SET0_3__DI0_DATA_CNT_DOWN0_3 IPU_REGISTERS_OFFSET+0x00040094,0x01FF0000
+#define IPU_DI0_DW_SET0_3__DI0_DATA_CNT_UP0_3   IPU_REGISTERS_OFFSET+0x00040094,0x000001FF
+
+#define IPU_DI0_DW_SET0_4__ADDR                 IPU_REGISTERS_OFFSET+0x00040098
+#define IPU_DI0_DW_SET0_4__EMPTY                IPU_REGISTERS_OFFSET+0x00040098,0x00000000
+#define IPU_DI0_DW_SET0_4__FULL                 IPU_REGISTERS_OFFSET+0x00040098,0xffffffff
+#define IPU_DI0_DW_SET0_4__DI0_DATA_CNT_DOWN0_4 IPU_REGISTERS_OFFSET+0x00040098,0x01FF0000
+#define IPU_DI0_DW_SET0_4__DI0_DATA_CNT_UP0_4   IPU_REGISTERS_OFFSET+0x00040098,0x000001FF
+
+#define IPU_DI0_DW_SET0_5__ADDR                 IPU_REGISTERS_OFFSET+0x0004009C
+#define IPU_DI0_DW_SET0_5__EMPTY                IPU_REGISTERS_OFFSET+0x0004009C,0x00000000
+#define IPU_DI0_DW_SET0_5__FULL                 IPU_REGISTERS_OFFSET+0x0004009C,0xffffffff
+#define IPU_DI0_DW_SET0_5__DI0_DATA_CNT_DOWN0_5 IPU_REGISTERS_OFFSET+0x0004009C,0x01FF0000
+#define IPU_DI0_DW_SET0_5__DI0_DATA_CNT_UP0_5   IPU_REGISTERS_OFFSET+0x0004009C,0x000001FF
+
+#define IPU_DI0_DW_SET0_6__ADDR                 IPU_REGISTERS_OFFSET+0x000400A0
+#define IPU_DI0_DW_SET0_6__EMPTY                IPU_REGISTERS_OFFSET+0x000400A0,0x00000000
+#define IPU_DI0_DW_SET0_6__FULL                 IPU_REGISTERS_OFFSET+0x000400A0,0xffffffff
+#define IPU_DI0_DW_SET0_6__DI0_DATA_CNT_DOWN0_6 IPU_REGISTERS_OFFSET+0x000400A0,0x01FF0000
+#define IPU_DI0_DW_SET0_6__DI0_DATA_CNT_UP0_6   IPU_REGISTERS_OFFSET+0x000400A0,0x000001FF
+
+#define IPU_DI0_DW_SET0_7__ADDR                 IPU_REGISTERS_OFFSET+0x000400A4
+#define IPU_DI0_DW_SET0_7__EMPTY                IPU_REGISTERS_OFFSET+0x000400A4,0x00000000
+#define IPU_DI0_DW_SET0_7__FULL                 IPU_REGISTERS_OFFSET+0x000400A4,0xffffffff
+#define IPU_DI0_DW_SET0_7__DI0_DATA_CNT_DOWN0_7 IPU_REGISTERS_OFFSET+0x000400A4,0x01FF0000
+#define IPU_DI0_DW_SET0_7__DI0_DATA_CNT_UP0_7   IPU_REGISTERS_OFFSET+0x000400A4,0x000001FF
+
+#define IPU_DI0_DW_SET0_8__ADDR                 IPU_REGISTERS_OFFSET+0x000400A8
+#define IPU_DI0_DW_SET0_8__EMPTY                IPU_REGISTERS_OFFSET+0x000400A8,0x00000000
+#define IPU_DI0_DW_SET0_8__FULL                 IPU_REGISTERS_OFFSET+0x000400A8,0xffffffff
+#define IPU_DI0_DW_SET0_8__DI0_DATA_CNT_DOWN0_8 IPU_REGISTERS_OFFSET+0x000400A8,0x01FF0000
+#define IPU_DI0_DW_SET0_8__DI0_DATA_CNT_UP0_8   IPU_REGISTERS_OFFSET+0x000400A8,0x000001FF
+
+#define IPU_DI0_DW_SET0_9__ADDR                 IPU_REGISTERS_OFFSET+0x000400AC
+#define IPU_DI0_DW_SET0_9__EMPTY                IPU_REGISTERS_OFFSET+0x000400AC,0x00000000
+#define IPU_DI0_DW_SET0_9__FULL                 IPU_REGISTERS_OFFSET+0x000400AC,0xffffffff
+#define IPU_DI0_DW_SET0_9__DI0_DATA_CNT_DOWN0_9 IPU_REGISTERS_OFFSET+0x000400AC,0x01FF0000
+#define IPU_DI0_DW_SET0_9__DI0_DATA_CNT_UP0_9   IPU_REGISTERS_OFFSET+0x000400AC,0x000001FF
+
+#define IPU_DI0_DW_SET0_10__ADDR                  IPU_REGISTERS_OFFSET+0x000400B0
+#define IPU_DI0_DW_SET0_10__EMPTY                 IPU_REGISTERS_OFFSET+0x000400B0,0x00000000
+#define IPU_DI0_DW_SET0_10__FULL                  IPU_REGISTERS_OFFSET+0x000400B0,0xffffffff
+#define IPU_DI0_DW_SET0_10__DI0_DATA_CNT_DOWN0_10 IPU_REGISTERS_OFFSET+0x000400B0,0x01FF0000
+#define IPU_DI0_DW_SET0_10__DI0_DATA_CNT_UP0_10   IPU_REGISTERS_OFFSET+0x000400B0,0x000001FF
+
+#define IPU_DI0_DW_SET0_11__ADDR                  IPU_REGISTERS_OFFSET+0x000400B4
+#define IPU_DI0_DW_SET0_11__EMPTY                 IPU_REGISTERS_OFFSET+0x000400B4,0x00000000
+#define IPU_DI0_DW_SET0_11__FULL                  IPU_REGISTERS_OFFSET+0x000400B4,0xffffffff
+#define IPU_DI0_DW_SET0_11__DI0_DATA_CNT_DOWN0_11 IPU_REGISTERS_OFFSET+0x000400B4,0x01FF0000
+#define IPU_DI0_DW_SET0_11__DI0_DATA_CNT_UP0_11   IPU_REGISTERS_OFFSET+0x000400B4,0x000001FF
+
+#define IPU_DI0_DW_SET1_0__ADDR                 IPU_REGISTERS_OFFSET+0x000400B8
+#define IPU_DI0_DW_SET1_0__EMPTY                IPU_REGISTERS_OFFSET+0x000400B8,0x00000000
+#define IPU_DI0_DW_SET1_0__FULL                 IPU_REGISTERS_OFFSET+0x000400B8,0xffffffff
+#define IPU_DI0_DW_SET1_0__DI0_DATA_CNT_DOWN1_0 IPU_REGISTERS_OFFSET+0x000400B8,0x01FF0000
+#define IPU_DI0_DW_SET1_0__DI0_DATA_CNT_UP1_0   IPU_REGISTERS_OFFSET+0x000400B8,0x000001FF
+
+#define IPU_DI0_DW_SET1_1__ADDR                 IPU_REGISTERS_OFFSET+0x000400BC
+#define IPU_DI0_DW_SET1_1__EMPTY                IPU_REGISTERS_OFFSET+0x000400BC,0x00000000
+#define IPU_DI0_DW_SET1_1__FULL                 IPU_REGISTERS_OFFSET+0x000400BC,0xffffffff
+#define IPU_DI0_DW_SET1_1__DI0_DATA_CNT_DOWN1_1 IPU_REGISTERS_OFFSET+0x000400BC,0x01FF0000
+#define IPU_DI0_DW_SET1_1__DI0_DATA_CNT_UP1_1   IPU_REGISTERS_OFFSET+0x000400BC,0x000001FF
+
+#define IPU_DI0_DW_SET1_2__ADDR                 IPU_REGISTERS_OFFSET+0x000400C0
+#define IPU_DI0_DW_SET1_2__EMPTY                IPU_REGISTERS_OFFSET+0x000400C0,0x00000000
+#define IPU_DI0_DW_SET1_2__FULL                 IPU_REGISTERS_OFFSET+0x000400C0,0xffffffff
+#define IPU_DI0_DW_SET1_2__DI0_DATA_CNT_DOWN1_2 IPU_REGISTERS_OFFSET+0x000400C0,0x01FF0000
+#define IPU_DI0_DW_SET1_2__DI0_DATA_CNT_UP1_2   IPU_REGISTERS_OFFSET+0x000400C0,0x000001FF
+
+#define IPU_DI0_DW_SET1_3__ADDR                 IPU_REGISTERS_OFFSET+0x000400C4
+#define IPU_DI0_DW_SET1_3__EMPTY                IPU_REGISTERS_OFFSET+0x000400C4,0x00000000
+#define IPU_DI0_DW_SET1_3__FULL                 IPU_REGISTERS_OFFSET+0x000400C4,0xffffffff
+#define IPU_DI0_DW_SET1_3__DI0_DATA_CNT_DOWN1_3 IPU_REGISTERS_OFFSET+0x000400C4,0x01FF0000
+#define IPU_DI0_DW_SET1_3__DI0_DATA_CNT_UP1_3   IPU_REGISTERS_OFFSET+0x000400C4,0x000001FF
+
+#define IPU_DI0_DW_SET1_4__ADDR                 IPU_REGISTERS_OFFSET+0x000400C8
+#define IPU_DI0_DW_SET1_4__EMPTY                IPU_REGISTERS_OFFSET+0x000400C8,0x00000000
+#define IPU_DI0_DW_SET1_4__FULL                 IPU_REGISTERS_OFFSET+0x000400C8,0xffffffff
+#define IPU_DI0_DW_SET1_4__DI0_DATA_CNT_DOWN1_4 IPU_REGISTERS_OFFSET+0x000400C8,0x01FF0000
+#define IPU_DI0_DW_SET1_4__DI0_DATA_CNT_UP1_4   IPU_REGISTERS_OFFSET+0x000400C8,0x000001FF
+
+#define IPU_DI0_DW_SET1_5__ADDR                 IPU_REGISTERS_OFFSET+0x000400CC
+#define IPU_DI0_DW_SET1_5__EMPTY                IPU_REGISTERS_OFFSET+0x000400CC,0x00000000
+#define IPU_DI0_DW_SET1_5__FULL                 IPU_REGISTERS_OFFSET+0x000400CC,0xffffffff
+#define IPU_DI0_DW_SET1_5__DI0_DATA_CNT_DOWN1_5 IPU_REGISTERS_OFFSET+0x000400CC,0x01FF0000
+#define IPU_DI0_DW_SET1_5__DI0_DATA_CNT_UP1_5   IPU_REGISTERS_OFFSET+0x000400CC,0x000001FF
+
+#define IPU_DI0_DW_SET1_6__ADDR                 IPU_REGISTERS_OFFSET+0x000400D0
+#define IPU_DI0_DW_SET1_6__EMPTY                IPU_REGISTERS_OFFSET+0x000400D0,0x00000000
+#define IPU_DI0_DW_SET1_6__FULL                 IPU_REGISTERS_OFFSET+0x000400D0,0xffffffff
+#define IPU_DI0_DW_SET1_6__DI0_DATA_CNT_DOWN1_6 IPU_REGISTERS_OFFSET+0x000400D0,0x01FF0000
+#define IPU_DI0_DW_SET1_6__DI0_DATA_CNT_UP1_6   IPU_REGISTERS_OFFSET+0x000400D0,0x000001FF
+
+#define IPU_DI0_DW_SET1_7__ADDR                 IPU_REGISTERS_OFFSET+0x000400D4
+#define IPU_DI0_DW_SET1_7__EMPTY                IPU_REGISTERS_OFFSET+0x000400D4,0x00000000
+#define IPU_DI0_DW_SET1_7__FULL                 IPU_REGISTERS_OFFSET+0x000400D4,0xffffffff
+#define IPU_DI0_DW_SET1_7__DI0_DATA_CNT_DOWN1_7 IPU_REGISTERS_OFFSET+0x000400D4,0x01FF0000
+#define IPU_DI0_DW_SET1_7__DI0_DATA_CNT_UP1_7   IPU_REGISTERS_OFFSET+0x000400D4,0x000001FF
+
+#define IPU_DI0_DW_SET1_8__ADDR                 IPU_REGISTERS_OFFSET+0x000400D8
+#define IPU_DI0_DW_SET1_8__EMPTY                IPU_REGISTERS_OFFSET+0x000400D8,0x00000000
+#define IPU_DI0_DW_SET1_8__FULL                 IPU_REGISTERS_OFFSET+0x000400D8,0xffffffff
+#define IPU_DI0_DW_SET1_8__DI0_DATA_CNT_DOWN1_8 IPU_REGISTERS_OFFSET+0x000400D8,0x01FF0000
+#define IPU_DI0_DW_SET1_8__DI0_DATA_CNT_UP1_8   IPU_REGISTERS_OFFSET+0x000400D8,0x000001FF
+
+#define IPU_DI0_DW_SET1_9__ADDR                 IPU_REGISTERS_OFFSET+0x000400DC
+#define IPU_DI0_DW_SET1_9__EMPTY                IPU_REGISTERS_OFFSET+0x000400DC,0x00000000
+#define IPU_DI0_DW_SET1_9__FULL                 IPU_REGISTERS_OFFSET+0x000400DC,0xffffffff
+#define IPU_DI0_DW_SET1_9__DI0_DATA_CNT_DOWN1_9 IPU_REGISTERS_OFFSET+0x000400DC,0x01FF0000
+#define IPU_DI0_DW_SET1_9__DI0_DATA_CNT_UP1_9   IPU_REGISTERS_OFFSET+0x000400DC,0x000001FF
+
+#define IPU_DI0_DW_SET1_10__ADDR                  IPU_REGISTERS_OFFSET+0x000400E0
+#define IPU_DI0_DW_SET1_10__EMPTY                 IPU_REGISTERS_OFFSET+0x000400E0,0x00000000
+#define IPU_DI0_DW_SET1_10__FULL                  IPU_REGISTERS_OFFSET+0x000400E0,0xffffffff
+#define IPU_DI0_DW_SET1_10__DI0_DATA_CNT_DOWN1_10 IPU_REGISTERS_OFFSET+0x000400E0,0x01FF0000
+#define IPU_DI0_DW_SET1_10__DI0_DATA_CNT_UP1_10   IPU_REGISTERS_OFFSET+0x000400E0,0x000001FF
+
+#define IPU_DI0_DW_SET1_11__ADDR                  IPU_REGISTERS_OFFSET+0x000400E4
+#define IPU_DI0_DW_SET1_11__EMPTY                 IPU_REGISTERS_OFFSET+0x000400E4,0x00000000
+#define IPU_DI0_DW_SET1_11__FULL                  IPU_REGISTERS_OFFSET+0x000400E4,0xffffffff
+#define IPU_DI0_DW_SET1_11__DI0_DATA_CNT_DOWN1_11 IPU_REGISTERS_OFFSET+0x000400E4,0x01FF0000
+#define IPU_DI0_DW_SET1_11__DI0_DATA_CNT_UP1_11   IPU_REGISTERS_OFFSET+0x000400E4,0x000001FF
+
+#define IPU_DI0_DW_SET2_0__ADDR                 IPU_REGISTERS_OFFSET+0x000400E8
+#define IPU_DI0_DW_SET2_0__EMPTY                IPU_REGISTERS_OFFSET+0x000400E8,0x00000000
+#define IPU_DI0_DW_SET2_0__FULL                 IPU_REGISTERS_OFFSET+0x000400E8,0xffffffff
+#define IPU_DI0_DW_SET2_0__DI0_DATA_CNT_DOWN2_0 IPU_REGISTERS_OFFSET+0x000400E8,0x01FF0000
+#define IPU_DI0_DW_SET2_0__DI0_DATA_CNT_UP2_0   IPU_REGISTERS_OFFSET+0x000400E8,0x000001FF
+
+#define IPU_DI0_DW_SET2_1__ADDR                 IPU_REGISTERS_OFFSET+0x000400EC
+#define IPU_DI0_DW_SET2_1__EMPTY                IPU_REGISTERS_OFFSET+0x000400EC,0x00000000
+#define IPU_DI0_DW_SET2_1__FULL                 IPU_REGISTERS_OFFSET+0x000400EC,0xffffffff
+#define IPU_DI0_DW_SET2_1__DI0_DATA_CNT_DOWN2_1 IPU_REGISTERS_OFFSET+0x000400EC,0x01FF0000
+#define IPU_DI0_DW_SET2_1__DI0_DATA_CNT_UP2_1   IPU_REGISTERS_OFFSET+0x000400EC,0x000001FF
+
+#define IPU_DI0_DW_SET2_2__ADDR                 IPU_REGISTERS_OFFSET+0x000400F0
+#define IPU_DI0_DW_SET2_2__EMPTY                IPU_REGISTERS_OFFSET+0x000400F0,0x00000000
+#define IPU_DI0_DW_SET2_2__FULL                 IPU_REGISTERS_OFFSET+0x000400F0,0xffffffff
+#define IPU_DI0_DW_SET2_2__DI0_DATA_CNT_DOWN2_2 IPU_REGISTERS_OFFSET+0x000400F0,0x01FF0000
+#define IPU_DI0_DW_SET2_2__DI0_DATA_CNT_UP2_2   IPU_REGISTERS_OFFSET+0x000400F0,0x000001FF
+
+#define IPU_DI0_DW_SET2_3__ADDR                 IPU_REGISTERS_OFFSET+0x000400F4
+#define IPU_DI0_DW_SET2_3__EMPTY                IPU_REGISTERS_OFFSET+0x000400F4,0x00000000
+#define IPU_DI0_DW_SET2_3__FULL                 IPU_REGISTERS_OFFSET+0x000400F4,0xffffffff
+#define IPU_DI0_DW_SET2_3__DI0_DATA_CNT_DOWN2_3 IPU_REGISTERS_OFFSET+0x000400F4,0x01FF0000
+#define IPU_DI0_DW_SET2_3__DI0_DATA_CNT_UP2_3   IPU_REGISTERS_OFFSET+0x000400F4,0x000001FF
+
+#define IPU_DI0_DW_SET2_4__ADDR                 IPU_REGISTERS_OFFSET+0x000400F8
+#define IPU_DI0_DW_SET2_4__EMPTY                IPU_REGISTERS_OFFSET+0x000400F8,0x00000000
+#define IPU_DI0_DW_SET2_4__FULL                 IPU_REGISTERS_OFFSET+0x000400F8,0xffffffff
+#define IPU_DI0_DW_SET2_4__DI0_DATA_CNT_DOWN2_4 IPU_REGISTERS_OFFSET+0x000400F8,0x01FF0000
+#define IPU_DI0_DW_SET2_4__DI0_DATA_CNT_UP2_4   IPU_REGISTERS_OFFSET+0x000400F8,0x000001FF
+
+#define IPU_DI0_DW_SET2_5__ADDR                 IPU_REGISTERS_OFFSET+0x000400FC
+#define IPU_DI0_DW_SET2_5__EMPTY                IPU_REGISTERS_OFFSET+0x000400FC,0x00000000
+#define IPU_DI0_DW_SET2_5__FULL                 IPU_REGISTERS_OFFSET+0x000400FC,0xffffffff
+#define IPU_DI0_DW_SET2_5__DI0_DATA_CNT_DOWN2_5 IPU_REGISTERS_OFFSET+0x000400FC,0x01FF0000
+#define IPU_DI0_DW_SET2_5__DI0_DATA_CNT_UP2_5   IPU_REGISTERS_OFFSET+0x000400FC,0x000001FF
+
+#define IPU_DI0_DW_SET2_6__ADDR                 IPU_REGISTERS_OFFSET+0x00040100
+#define IPU_DI0_DW_SET2_6__EMPTY                IPU_REGISTERS_OFFSET+0x00040100,0x00000000
+#define IPU_DI0_DW_SET2_6__FULL                 IPU_REGISTERS_OFFSET+0x00040100,0xffffffff
+#define IPU_DI0_DW_SET2_6__DI0_DATA_CNT_DOWN2_6 IPU_REGISTERS_OFFSET+0x00040100,0x01FF0000
+#define IPU_DI0_DW_SET2_6__DI0_DATA_CNT_UP2_6   IPU_REGISTERS_OFFSET+0x00040100,0x000001FF
+
+#define IPU_DI0_DW_SET2_7__ADDR                 IPU_REGISTERS_OFFSET+0x00040104
+#define IPU_DI0_DW_SET2_7__EMPTY                IPU_REGISTERS_OFFSET+0x00040104,0x00000000
+#define IPU_DI0_DW_SET2_7__FULL                 IPU_REGISTERS_OFFSET+0x00040104,0xffffffff
+#define IPU_DI0_DW_SET2_7__DI0_DATA_CNT_DOWN2_7 IPU_REGISTERS_OFFSET+0x00040104,0x01FF0000
+#define IPU_DI0_DW_SET2_7__DI0_DATA_CNT_UP2_7   IPU_REGISTERS_OFFSET+0x00040104,0x000001FF
+
+#define IPU_DI0_DW_SET2_8__ADDR                 IPU_REGISTERS_OFFSET+0x00040108
+#define IPU_DI0_DW_SET2_8__EMPTY                IPU_REGISTERS_OFFSET+0x00040108,0x00000000
+#define IPU_DI0_DW_SET2_8__FULL                 IPU_REGISTERS_OFFSET+0x00040108,0xffffffff
+#define IPU_DI0_DW_SET2_8__DI0_DATA_CNT_DOWN2_8 IPU_REGISTERS_OFFSET+0x00040108,0x01FF0000
+#define IPU_DI0_DW_SET2_8__DI0_DATA_CNT_UP2_8   IPU_REGISTERS_OFFSET+0x00040108,0x000001FF
+
+#define IPU_DI0_DW_SET2_9__ADDR                 IPU_REGISTERS_OFFSET+0x0004010C
+#define IPU_DI0_DW_SET2_9__EMPTY                IPU_REGISTERS_OFFSET+0x0004010C,0x00000000
+#define IPU_DI0_DW_SET2_9__FULL                 IPU_REGISTERS_OFFSET+0x0004010C,0xffffffff
+#define IPU_DI0_DW_SET2_9__DI0_DATA_CNT_DOWN2_9 IPU_REGISTERS_OFFSET+0x0004010C,0x01FF0000
+#define IPU_DI0_DW_SET2_9__DI0_DATA_CNT_UP2_9   IPU_REGISTERS_OFFSET+0x0004010C,0x000001FF
+
+#define IPU_DI0_DW_SET2_10__ADDR                  IPU_REGISTERS_OFFSET+0x00040110
+#define IPU_DI0_DW_SET2_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00040110,0x00000000
+#define IPU_DI0_DW_SET2_10__FULL                  IPU_REGISTERS_OFFSET+0x00040110,0xffffffff
+#define IPU_DI0_DW_SET2_10__DI0_DATA_CNT_DOWN2_10 IPU_REGISTERS_OFFSET+0x00040110,0x01FF0000
+#define IPU_DI0_DW_SET2_10__DI0_DATA_CNT_UP2_10   IPU_REGISTERS_OFFSET+0x00040110,0x000001FF
+
+#define IPU_DI0_DW_SET2_11__ADDR                  IPU_REGISTERS_OFFSET+0x00040114
+#define IPU_DI0_DW_SET2_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00040114,0x00000000
+#define IPU_DI0_DW_SET2_11__FULL                  IPU_REGISTERS_OFFSET+0x00040114,0xffffffff
+#define IPU_DI0_DW_SET2_11__DI0_DATA_CNT_DOWN2_11 IPU_REGISTERS_OFFSET+0x00040114,0x01FF0000
+#define IPU_DI0_DW_SET2_11__DI0_DATA_CNT_UP2_11   IPU_REGISTERS_OFFSET+0x00040114,0x000001FF
+
+#define IPU_DI0_DW_SET3_0__ADDR                 IPU_REGISTERS_OFFSET+0x00040118
+#define IPU_DI0_DW_SET3_0__EMPTY                IPU_REGISTERS_OFFSET+0x00040118,0x00000000
+#define IPU_DI0_DW_SET3_0__FULL                 IPU_REGISTERS_OFFSET+0x00040118,0xffffffff
+#define IPU_DI0_DW_SET3_0__DI0_DATA_CNT_DOWN3_0 IPU_REGISTERS_OFFSET+0x00040118,0x01FF0000
+#define IPU_DI0_DW_SET3_0__DI0_DATA_CNT_UP3_0   IPU_REGISTERS_OFFSET+0x00040118,0x000001FF
+
+#define IPU_DI0_DW_SET3_1__ADDR                 IPU_REGISTERS_OFFSET+0x0004011C
+#define IPU_DI0_DW_SET3_1__EMPTY                IPU_REGISTERS_OFFSET+0x0004011C,0x00000000
+#define IPU_DI0_DW_SET3_1__FULL                 IPU_REGISTERS_OFFSET+0x0004011C,0xffffffff
+#define IPU_DI0_DW_SET3_1__DI0_DATA_CNT_DOWN3_1 IPU_REGISTERS_OFFSET+0x0004011C,0x01FF0000
+#define IPU_DI0_DW_SET3_1__DI0_DATA_CNT_UP3_1   IPU_REGISTERS_OFFSET+0x0004011C,0x000001FF
+
+#define IPU_DI0_DW_SET3_2__ADDR                 IPU_REGISTERS_OFFSET+0x00040120
+#define IPU_DI0_DW_SET3_2__EMPTY                IPU_REGISTERS_OFFSET+0x00040120,0x00000000
+#define IPU_DI0_DW_SET3_2__FULL                 IPU_REGISTERS_OFFSET+0x00040120,0xffffffff
+#define IPU_DI0_DW_SET3_2__DI0_DATA_CNT_DOWN3_2 IPU_REGISTERS_OFFSET+0x00040120,0x01FF0000
+#define IPU_DI0_DW_SET3_2__DI0_DATA_CNT_UP3_2   IPU_REGISTERS_OFFSET+0x00040120,0x000001FF
+
+#define IPU_DI0_DW_SET3_3__ADDR                 IPU_REGISTERS_OFFSET+0x00040124
+#define IPU_DI0_DW_SET3_3__EMPTY                IPU_REGISTERS_OFFSET+0x00040124,0x00000000
+#define IPU_DI0_DW_SET3_3__FULL                 IPU_REGISTERS_OFFSET+0x00040124,0xffffffff
+#define IPU_DI0_DW_SET3_3__DI0_DATA_CNT_DOWN3_3 IPU_REGISTERS_OFFSET+0x00040124,0x01FF0000
+#define IPU_DI0_DW_SET3_3__DI0_DATA_CNT_UP3_3   IPU_REGISTERS_OFFSET+0x00040124,0x000001FF
+
+#define IPU_DI0_DW_SET3_4__ADDR                 IPU_REGISTERS_OFFSET+0x00040128
+#define IPU_DI0_DW_SET3_4__EMPTY                IPU_REGISTERS_OFFSET+0x00040128,0x00000000
+#define IPU_DI0_DW_SET3_4__FULL                 IPU_REGISTERS_OFFSET+0x00040128,0xffffffff
+#define IPU_DI0_DW_SET3_4__DI0_DATA_CNT_DOWN3_4 IPU_REGISTERS_OFFSET+0x00040128,0x01FF0000
+#define IPU_DI0_DW_SET3_4__DI0_DATA_CNT_UP3_4   IPU_REGISTERS_OFFSET+0x00040128,0x000001FF
+
+#define IPU_DI0_DW_SET3_5__ADDR                 IPU_REGISTERS_OFFSET+0x0004012C
+#define IPU_DI0_DW_SET3_5__EMPTY                IPU_REGISTERS_OFFSET+0x0004012C,0x00000000
+#define IPU_DI0_DW_SET3_5__FULL                 IPU_REGISTERS_OFFSET+0x0004012C,0xffffffff
+#define IPU_DI0_DW_SET3_5__DI0_DATA_CNT_DOWN3_5 IPU_REGISTERS_OFFSET+0x0004012C,0x01FF0000
+#define IPU_DI0_DW_SET3_5__DI0_DATA_CNT_UP3_5   IPU_REGISTERS_OFFSET+0x0004012C,0x000001FF
+
+#define IPU_DI0_DW_SET3_6__ADDR                 IPU_REGISTERS_OFFSET+0x00040130
+#define IPU_DI0_DW_SET3_6__EMPTY                IPU_REGISTERS_OFFSET+0x00040130,0x00000000
+#define IPU_DI0_DW_SET3_6__FULL                 IPU_REGISTERS_OFFSET+0x00040130,0xffffffff
+#define IPU_DI0_DW_SET3_6__DI0_DATA_CNT_DOWN3_6 IPU_REGISTERS_OFFSET+0x00040130,0x01FF0000
+#define IPU_DI0_DW_SET3_6__DI0_DATA_CNT_UP3_6   IPU_REGISTERS_OFFSET+0x00040130,0x000001FF
+
+#define IPU_DI0_DW_SET3_7__ADDR                 IPU_REGISTERS_OFFSET+0x00040134
+#define IPU_DI0_DW_SET3_7__EMPTY                IPU_REGISTERS_OFFSET+0x00040134,0x00000000
+#define IPU_DI0_DW_SET3_7__FULL                 IPU_REGISTERS_OFFSET+0x00040134,0xffffffff
+#define IPU_DI0_DW_SET3_7__DI0_DATA_CNT_DOWN3_7 IPU_REGISTERS_OFFSET+0x00040134,0x01FF0000
+#define IPU_DI0_DW_SET3_7__DI0_DATA_CNT_UP3_7   IPU_REGISTERS_OFFSET+0x00040134,0x000001FF
+
+#define IPU_DI0_DW_SET3_8__ADDR                 IPU_REGISTERS_OFFSET+0x00040138
+#define IPU_DI0_DW_SET3_8__EMPTY                IPU_REGISTERS_OFFSET+0x00040138,0x00000000
+#define IPU_DI0_DW_SET3_8__FULL                 IPU_REGISTERS_OFFSET+0x00040138,0xffffffff
+#define IPU_DI0_DW_SET3_8__DI0_DATA_CNT_DOWN3_8 IPU_REGISTERS_OFFSET+0x00040138,0x01FF0000
+#define IPU_DI0_DW_SET3_8__DI0_DATA_CNT_UP3_8   IPU_REGISTERS_OFFSET+0x00040138,0x000001FF
+
+#define IPU_DI0_DW_SET3_9__ADDR                 IPU_REGISTERS_OFFSET+0x0004013C
+#define IPU_DI0_DW_SET3_9__EMPTY                IPU_REGISTERS_OFFSET+0x0004013C,0x00000000
+#define IPU_DI0_DW_SET3_9__FULL                 IPU_REGISTERS_OFFSET+0x0004013C,0xffffffff
+#define IPU_DI0_DW_SET3_9__DI0_DATA_CNT_DOWN3_9 IPU_REGISTERS_OFFSET+0x0004013C,0x01FF0000
+#define IPU_DI0_DW_SET3_9__DI0_DATA_CNT_UP3_9   IPU_REGISTERS_OFFSET+0x0004013C,0x000001FF
+
+#define IPU_DI0_DW_SET3_10__ADDR                  IPU_REGISTERS_OFFSET+0x00040140
+#define IPU_DI0_DW_SET3_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00040140,0x00000000
+#define IPU_DI0_DW_SET3_10__FULL                  IPU_REGISTERS_OFFSET+0x00040140,0xffffffff
+#define IPU_DI0_DW_SET3_10__DI0_DATA_CNT_DOWN3_10 IPU_REGISTERS_OFFSET+0x00040140,0x01FF0000
+#define IPU_DI0_DW_SET3_10__DI0_DATA_CNT_UP3_10   IPU_REGISTERS_OFFSET+0x00040140,0x000001FF
+
+#define IPU_DI0_DW_SET3_11__ADDR                  IPU_REGISTERS_OFFSET+0x00040144
+#define IPU_DI0_DW_SET3_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00040144,0x00000000
+#define IPU_DI0_DW_SET3_11__FULL                  IPU_REGISTERS_OFFSET+0x00040144,0xffffffff
+#define IPU_DI0_DW_SET3_11__DI0_DATA_CNT_DOWN3_11 IPU_REGISTERS_OFFSET+0x00040144,0x01FF0000
+#define IPU_DI0_DW_SET3_11__DI0_DATA_CNT_UP3_11   IPU_REGISTERS_OFFSET+0x00040144,0x000001FF
+
+#define IPU_DI0_STP_REP_1__ADDR              IPU_REGISTERS_OFFSET+0x00040148
+#define IPU_DI0_STP_REP_1__EMPTY             IPU_REGISTERS_OFFSET+0x00040148,0x00000000
+#define IPU_DI0_STP_REP_1__FULL              IPU_REGISTERS_OFFSET+0x00040148,0xffffffff
+#define IPU_DI0_STP_REP_1__DI0_STEP_REPEAT_2 IPU_REGISTERS_OFFSET+0x00040148,0x0FFF0000
+#define IPU_DI0_STP_REP_1__DI0_STEP_REPEAT_1 IPU_REGISTERS_OFFSET+0x00040148,0x00000FFF
+
+#define IPU_DI0_STP_REP_2__ADDR              IPU_REGISTERS_OFFSET+0x0004014C
+#define IPU_DI0_STP_REP_2__EMPTY             IPU_REGISTERS_OFFSET+0x0004014C,0x00000000
+#define IPU_DI0_STP_REP_2__FULL              IPU_REGISTERS_OFFSET+0x0004014C,0xffffffff
+#define IPU_DI0_STP_REP_2__DI0_STEP_REPEAT_4 IPU_REGISTERS_OFFSET+0x0004014C,0x0FFF0000
+#define IPU_DI0_STP_REP_2__DI0_STEP_REPEAT_3 IPU_REGISTERS_OFFSET+0x0004014C,0x00000FFF
+
+#define IPU_DI0_STP_REP_3__ADDR              IPU_REGISTERS_OFFSET+0x00040150
+#define IPU_DI0_STP_REP_3__EMPTY             IPU_REGISTERS_OFFSET+0x00040150,0x00000000
+#define IPU_DI0_STP_REP_3__FULL              IPU_REGISTERS_OFFSET+0x00040150,0xffffffff
+#define IPU_DI0_STP_REP_3__DI0_STEP_REPEAT_6 IPU_REGISTERS_OFFSET+0x00040150,0x0FFF0000
+#define IPU_DI0_STP_REP_3__DI0_STEP_REPEAT_5 IPU_REGISTERS_OFFSET+0x00040150,0x00000FFF
+
+#define IPU_DI0_STP_REP_4__ADDR              IPU_REGISTERS_OFFSET+0x00040154
+#define IPU_DI0_STP_REP_4__EMPTY             IPU_REGISTERS_OFFSET+0x00040154,0x00000000
+#define IPU_DI0_STP_REP_4__FULL              IPU_REGISTERS_OFFSET+0x00040154,0xffffffff
+#define IPU_DI0_STP_REP_4__DI0_STEP_REPEAT_8 IPU_REGISTERS_OFFSET+0x00040154,0x0FFF0000
+#define IPU_DI0_STP_REP_4__DI0_STEP_REPEAT_7 IPU_REGISTERS_OFFSET+0x00040154,0x00000FFF
+
+#define IPU_DI0_STP_REP_9__ADDR              IPU_REGISTERS_OFFSET+0x00040158
+#define IPU_DI0_STP_REP_9__EMPTY             IPU_REGISTERS_OFFSET+0x00040158,0x00000000
+#define IPU_DI0_STP_REP_9__FULL              IPU_REGISTERS_OFFSET+0x00040158,0xffffffff
+#define IPU_DI0_STP_REP_9__DI0_STEP_REPEAT_9 IPU_REGISTERS_OFFSET+0x00040158,0x00000FFF
+
+#define IPU_DI0_SER_CONF__ADDR                       IPU_REGISTERS_OFFSET+0x0004015C
+#define IPU_DI0_SER_CONF__EMPTY                      IPU_REGISTERS_OFFSET+0x0004015C,0x00000000
+#define IPU_DI0_SER_CONF__FULL                       IPU_REGISTERS_OFFSET+0x0004015C,0xffffffff
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_1 IPU_REGISTERS_OFFSET+0x0004015C,0xF0000000
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_0 IPU_REGISTERS_OFFSET+0x0004015C,0x0F000000
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_1 IPU_REGISTERS_OFFSET+0x0004015C,0x00F00000
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_0 IPU_REGISTERS_OFFSET+0x0004015C,0x000F0000
+#define IPU_DI0_SER_CONF__DI0_SERIAL_LATCH           IPU_REGISTERS_OFFSET+0x0004015C,0x0000FF00
+#define IPU_DI0_SER_CONF__DI0_LLA_SER_ACCESS         IPU_REGISTERS_OFFSET+0x0004015C,0x00000020
+#define IPU_DI0_SER_CONF__DI0_SER_CLK_POLARITY       IPU_REGISTERS_OFFSET+0x0004015C,0x00000010
+#define IPU_DI0_SER_CONF__DI0_SERIAL_DATA_POLARITY   IPU_REGISTERS_OFFSET+0x0004015C,0x00000008
+#define IPU_DI0_SER_CONF__DI0_SERIAL_RS_POLARITY     IPU_REGISTERS_OFFSET+0x0004015C,0x00000004
+#define IPU_DI0_SER_CONF__DI0_SERIAL_CS_POLARITY     IPU_REGISTERS_OFFSET+0x0004015C,0x00000002
+#define IPU_DI0_SER_CONF__DI0_WAIT4SERIAL            IPU_REGISTERS_OFFSET+0x0004015C,0x00000001
+
+#define IPU_DI0_SSC__ADDR              IPU_REGISTERS_OFFSET+0x00040160
+#define IPU_DI0_SSC__EMPTY             IPU_REGISTERS_OFFSET+0x00040160,0x00000000
+#define IPU_DI0_SSC__FULL              IPU_REGISTERS_OFFSET+0x00040160,0xffffffff
+#define IPU_DI0_SSC__DI0_PIN17_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00800000
+#define IPU_DI0_SSC__DI0_PIN16_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00400000
+#define IPU_DI0_SSC__DI0_PIN15_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00200000
+#define IPU_DI0_SSC__DI0_PIN14_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00100000
+#define IPU_DI0_SSC__DI0_PIN13_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00080000
+#define IPU_DI0_SSC__DI0_PIN12_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00040000
+#define IPU_DI0_SSC__DI0_PIN11_ERM     IPU_REGISTERS_OFFSET+0x00040160,0x00020000
+#define IPU_DI0_SSC__DI0_CS_ERM        IPU_REGISTERS_OFFSET+0x00040160,0x00010000
+#define IPU_DI0_SSC__DI0_WAIT_ON       IPU_REGISTERS_OFFSET+0x00040160,0x00000020
+#define IPU_DI0_SSC__DI0_BYTE_EN_RD_IN IPU_REGISTERS_OFFSET+0x00040160,0x00000008
+#define IPU_DI0_SSC__DI0_BYTE_EN_PNTR  IPU_REGISTERS_OFFSET+0x00040160,0x00000007
+
+#define IPU_DI0_POL__ADDR                     IPU_REGISTERS_OFFSET+0x00040164
+#define IPU_DI0_POL__EMPTY                    IPU_REGISTERS_OFFSET+0x00040164,0x00000000
+#define IPU_DI0_POL__FULL                     IPU_REGISTERS_OFFSET+0x00040164,0xffffffff
+#define IPU_DI0_POL__DI0_WAIT_POLARITY        IPU_REGISTERS_OFFSET+0x00040164,0x04000000
+#define IPU_DI0_POL__DI0_CS1_BYTE_EN_POLARITY IPU_REGISTERS_OFFSET+0x00040164,0x02000000
+#define IPU_DI0_POL__DI0_CS0_BYTE_EN_POLARITY IPU_REGISTERS_OFFSET+0x00040164,0x01000000
+#define IPU_DI0_POL__DI0_CS1_DATA_POLARITY    IPU_REGISTERS_OFFSET+0x00040164,0x00800000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_17      IPU_REGISTERS_OFFSET+0x00040164,0x00400000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_16      IPU_REGISTERS_OFFSET+0x00040164,0x00200000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_15      IPU_REGISTERS_OFFSET+0x00040164,0x00100000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_14      IPU_REGISTERS_OFFSET+0x00040164,0x00080000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_13      IPU_REGISTERS_OFFSET+0x00040164,0x00040000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_12      IPU_REGISTERS_OFFSET+0x00040164,0x00020000
+#define IPU_DI0_POL__DI0_CS1_POLARITY_11      IPU_REGISTERS_OFFSET+0x00040164,0x00010000
+#define IPU_DI0_POL__DI0_CS0_DATA_POLARITY    IPU_REGISTERS_OFFSET+0x00040164,0x00008000
+#define IPU_DI0_POL__DI0_CS0_POLARITY_17      IPU_REGISTERS_OFFSET+0x00040164,0x00004000
+#define IPU_DI0_POL__DI0_CS0_POLARITY_16      IPU_REGISTERS_OFFSET+0x00040164,0x00002000
+#define IPU_DI0_POL__DI0_CS0_POLARITY_15      IPU_REGISTERS_OFFSET+0x00040164,0x00001000
+#define IPU_DI0_POL__DI0_CS0_POLARITY_14      IPU_REGISTERS_OFFSET+0x00040164,0x00000800
+#define IPU_DI0_POL__DI0_CS0_POLARITY_13      IPU_REGISTERS_OFFSET+0x00040164,0x00000400
+#define IPU_DI0_POL__DI0_CS0_POLARITY_12      IPU_REGISTERS_OFFSET+0x00040164,0x00000200
+#define IPU_DI0_POL__DI0_CS0_POLARITY_11      IPU_REGISTERS_OFFSET+0x00040164,0x00000100
+#define IPU_DI0_POL__DI0_DRDY_DATA_POLARITY   IPU_REGISTERS_OFFSET+0x00040164,0x00000080
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_17     IPU_REGISTERS_OFFSET+0x00040164,0x00000040
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_16     IPU_REGISTERS_OFFSET+0x00040164,0x00000020
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_15     IPU_REGISTERS_OFFSET+0x00040164,0x00000010
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_14     IPU_REGISTERS_OFFSET+0x00040164,0x00000008
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_13     IPU_REGISTERS_OFFSET+0x00040164,0x00000004
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_12     IPU_REGISTERS_OFFSET+0x00040164,0x00000002
+#define IPU_DI0_POL__DI0_DRDY_POLARITY_11     IPU_REGISTERS_OFFSET+0x00040164,0x00000001
+
+#define IPU_DI0_AW0__ADDR              IPU_REGISTERS_OFFSET+0x00040168
+#define IPU_DI0_AW0__EMPTY             IPU_REGISTERS_OFFSET+0x00040168,0x00000000
+#define IPU_DI0_AW0__FULL              IPU_REGISTERS_OFFSET+0x00040168,0xffffffff
+#define IPU_DI0_AW0__DI0_AW_TRIG_SEL   IPU_REGISTERS_OFFSET+0x00040168,0xF0000000
+#define IPU_DI0_AW0__DI0_AW_HEND       IPU_REGISTERS_OFFSET+0x00040168,0x0FFF0000
+#define IPU_DI0_AW0__DI0_AW_HCOUNT_SEL IPU_REGISTERS_OFFSET+0x00040168,0x0000F000
+#define IPU_DI0_AW0__DI0_AW_HSTART     IPU_REGISTERS_OFFSET+0x00040168,0x00000FFF
+
+#define IPU_DI0_AW1__ADDR              IPU_REGISTERS_OFFSET+0x0004016C
+#define IPU_DI0_AW1__EMPTY             IPU_REGISTERS_OFFSET+0x0004016C,0x00000000
+#define IPU_DI0_AW1__FULL              IPU_REGISTERS_OFFSET+0x0004016C,0xffffffff
+#define IPU_DI0_AW1__DI0_AW_VEND       IPU_REGISTERS_OFFSET+0x0004016C,0x0FFF0000
+#define IPU_DI0_AW1__DI0_AW_VCOUNT_SEL IPU_REGISTERS_OFFSET+0x0004016C,0x0000F000
+#define IPU_DI0_AW1__DI0_AW_VSTART     IPU_REGISTERS_OFFSET+0x0004016C,0x00000FFF
+
+#define IPU_DI0_SCR_CONF__ADDR              IPU_REGISTERS_OFFSET+0x00040170
+#define IPU_DI0_SCR_CONF__EMPTY             IPU_REGISTERS_OFFSET+0x00040170,0x00000000
+#define IPU_DI0_SCR_CONF__FULL              IPU_REGISTERS_OFFSET+0x00040170,0xffffffff
+#define IPU_DI0_SCR_CONF__DI0_SCREEN_HEIGHT IPU_REGISTERS_OFFSET+0x00040170,0x00000FFF
+
+#define IPU_DI0_STAT__ADDR                IPU_REGISTERS_OFFSET+0x00040174
+#define IPU_DI0_STAT__EMPTY               IPU_REGISTERS_OFFSET+0x00040174,0x00000000
+#define IPU_DI0_STAT__FULL                IPU_REGISTERS_OFFSET+0x00040174,0xffffffff
+#define IPU_DI0_STAT__DI0_CNTR_FIFO_FULL  IPU_REGISTERS_OFFSET+0x00040174,0x00000008
+#define IPU_DI0_STAT__DI0_CNTR_FIFO_EMPTY IPU_REGISTERS_OFFSET+0x00040174,0x00000004
+#define IPU_DI0_STAT__DI0_READ_FIFO_FULL  IPU_REGISTERS_OFFSET+0x00040174,0x00000002
+#define IPU_DI0_STAT__DI0_READ_FIFO_EMPTY IPU_REGISTERS_OFFSET+0x00040174,0x00000001
+
+#define IPU_DI1_GENERAL__ADDR                  IPU_REGISTERS_OFFSET+0x00048000
+#define IPU_DI1_GENERAL__EMPTY                 IPU_REGISTERS_OFFSET+0x00048000,0x00000000
+#define IPU_DI1_GENERAL__FULL                  IPU_REGISTERS_OFFSET+0x00048000,0xffffffff
+#define IPU_DI1_GENERAL__DI1_PIN8_PIN15_SEL    IPU_REGISTERS_OFFSET+0x00048000,0x80000000
+#define IPU_DI1_GENERAL__DI1_DISP_Y_SEL        IPU_REGISTERS_OFFSET+0x00048000,0x70000000
+#define IPU_DI1_GENERAL__DI1_CLOCK_STOP_MODE   IPU_REGISTERS_OFFSET+0x00048000,0x0F000000
+#define IPU_DI1_GENERAL__DI1_DISP_CLOCK_INIT   IPU_REGISTERS_OFFSET+0x00048000,0x00800000
+#define IPU_DI1_GENERAL__DI1_MASK_SEL          IPU_REGISTERS_OFFSET+0x00048000,0x00400000
+#define IPU_DI1_GENERAL__DI1_VSYNC_EXT         IPU_REGISTERS_OFFSET+0x00048000,0x00200000
+#define IPU_DI1_GENERAL__DI1_CLK_EXT           IPU_REGISTERS_OFFSET+0x00048000,0x00100000
+#define IPU_DI1_GENERAL__DI1_WATCHDOG_MODE     IPU_REGISTERS_OFFSET+0x00048000,0x000C0000
+#define IPU_DI1_GENERAL__DI1_POLARITY_DISP_CLK IPU_REGISTERS_OFFSET+0x00048000,0x00020000
+#define IPU_DI1_GENERAL__DI1_SYNC_COUNT_SEL    IPU_REGISTERS_OFFSET+0x00048000,0x0000F000
+#define IPU_DI1_GENERAL__DI1_ERR_TREATMENT     IPU_REGISTERS_OFFSET+0x00048000,0x00000800
+#define IPU_DI1_GENERAL__DI1_ERM_VSYNC_SEL     IPU_REGISTERS_OFFSET+0x00048000,0x00000400
+#define IPU_DI1_GENERAL__DI1_POLARITY_CS1      IPU_REGISTERS_OFFSET+0x00048000,0x00000200
+#define IPU_DI1_GENERAL__DI1_POLARITY_CS0      IPU_REGISTERS_OFFSET+0x00048000,0x00000100
+#define IPU_DI1_GENERAL__DI1_POLARITY_8        IPU_REGISTERS_OFFSET+0x00048000,0x00000080
+#define IPU_DI1_GENERAL__DI1_POLARITY_7        IPU_REGISTERS_OFFSET+0x00048000,0x00000040
+#define IPU_DI1_GENERAL__DI1_POLARITY_6        IPU_REGISTERS_OFFSET+0x00048000,0x00000020
+#define IPU_DI1_GENERAL__DI1_POLARITY_5        IPU_REGISTERS_OFFSET+0x00048000,0x00000010
+#define IPU_DI1_GENERAL__DI1_POLARITY_4        IPU_REGISTERS_OFFSET+0x00048000,0x00000008
+#define IPU_DI1_GENERAL__DI1_POLARITY_3        IPU_REGISTERS_OFFSET+0x00048000,0x00000004
+#define IPU_DI1_GENERAL__DI1_POLARITY_2        IPU_REGISTERS_OFFSET+0x00048000,0x00000002
+#define IPU_DI1_GENERAL__DI1_POLARITY_1        IPU_REGISTERS_OFFSET+0x00048000,0x00000001
+
+#define IPU_DI1_BS_CLKGEN0__ADDR                IPU_REGISTERS_OFFSET+0x00048004
+#define IPU_DI1_BS_CLKGEN0__EMPTY               IPU_REGISTERS_OFFSET+0x00048004,0x00000000
+#define IPU_DI1_BS_CLKGEN0__FULL                IPU_REGISTERS_OFFSET+0x00048004,0xffffffff
+#define IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET IPU_REGISTERS_OFFSET+0x00048004,0x01FF0000
+#define IPU_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD IPU_REGISTERS_OFFSET+0x00048004,0x00000FFF
+
+#define IPU_DI1_BS_CLKGEN1__ADDR              IPU_REGISTERS_OFFSET+0x00048008
+#define IPU_DI1_BS_CLKGEN1__EMPTY             IPU_REGISTERS_OFFSET+0x00048008,0x00000000
+#define IPU_DI1_BS_CLKGEN1__FULL              IPU_REGISTERS_OFFSET+0x00048008,0xffffffff
+#define IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN IPU_REGISTERS_OFFSET+0x00048008,0x01FF0000
+#define IPU_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP   IPU_REGISTERS_OFFSET+0x00048008,0x000001FF
+
+#define IPU_DI1_SW_GEN0_1__ADDR                    IPU_REGISTERS_OFFSET+0x0004800C
+#define IPU_DI1_SW_GEN0_1__EMPTY                   IPU_REGISTERS_OFFSET+0x0004800C,0x00000000
+#define IPU_DI1_SW_GEN0_1__FULL                    IPU_REGISTERS_OFFSET+0x0004800C,0xffffffff
+#define IPU_DI1_SW_GEN0_1__DI1_RUN_VALUE_M1_1      IPU_REGISTERS_OFFSET+0x0004800C,0x7FF80000
+#define IPU_DI1_SW_GEN0_1__DI1_RUN_RESOLUTION_1    IPU_REGISTERS_OFFSET+0x0004800C,0x00070000
+#define IPU_DI1_SW_GEN0_1__DI1_OFFSET_VALUE_1      IPU_REGISTERS_OFFSET+0x0004800C,0x00007FF8
+#define IPU_DI1_SW_GEN0_1__DI1_OFFSET_RESOLUTION_1 IPU_REGISTERS_OFFSET+0x0004800C,0x00000007
+
+#define IPU_DI1_SW_GEN0_2__ADDR                    IPU_REGISTERS_OFFSET+0x00048010
+#define IPU_DI1_SW_GEN0_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00048010,0x00000000
+#define IPU_DI1_SW_GEN0_2__FULL                    IPU_REGISTERS_OFFSET+0x00048010,0xffffffff
+#define IPU_DI1_SW_GEN0_2__DI1_RUN_VALUE_M1_2      IPU_REGISTERS_OFFSET+0x00048010,0x7FF80000
+#define IPU_DI1_SW_GEN0_2__DI1_RUN_RESOLUTION_2    IPU_REGISTERS_OFFSET+0x00048010,0x00070000
+#define IPU_DI1_SW_GEN0_2__DI1_OFFSET_VALUE_2      IPU_REGISTERS_OFFSET+0x00048010,0x00007FF8
+#define IPU_DI1_SW_GEN0_2__DI1_OFFSET_RESOLUTION_2 IPU_REGISTERS_OFFSET+0x00048010,0x00000007
+
+#define IPU_DI1_SW_GEN0_3__ADDR                    IPU_REGISTERS_OFFSET+0x00048014
+#define IPU_DI1_SW_GEN0_3__EMPTY                   IPU_REGISTERS_OFFSET+0x00048014,0x00000000
+#define IPU_DI1_SW_GEN0_3__FULL                    IPU_REGISTERS_OFFSET+0x00048014,0xffffffff
+#define IPU_DI1_SW_GEN0_3__DI1_RUN_VALUE_M1_3      IPU_REGISTERS_OFFSET+0x00048014,0x7FF80000
+#define IPU_DI1_SW_GEN0_3__DI1_RUN_RESOLUTION_3    IPU_REGISTERS_OFFSET+0x00048014,0x00070000
+#define IPU_DI1_SW_GEN0_3__DI1_OFFSET_VALUE_3      IPU_REGISTERS_OFFSET+0x00048014,0x00007FF8
+#define IPU_DI1_SW_GEN0_3__DI1_OFFSET_RESOLUTION_3 IPU_REGISTERS_OFFSET+0x00048014,0x00000007
+
+#define IPU_DI1_SW_GEN0_4__ADDR                    IPU_REGISTERS_OFFSET+0x00048018
+#define IPU_DI1_SW_GEN0_4__EMPTY                   IPU_REGISTERS_OFFSET+0x00048018,0x00000000
+#define IPU_DI1_SW_GEN0_4__FULL                    IPU_REGISTERS_OFFSET+0x00048018,0xffffffff
+#define IPU_DI1_SW_GEN0_4__DI1_RUN_VALUE_M1_4      IPU_REGISTERS_OFFSET+0x00048018,0x7FF80000
+#define IPU_DI1_SW_GEN0_4__DI1_RUN_RESOLUTION_4    IPU_REGISTERS_OFFSET+0x00048018,0x00070000
+#define IPU_DI1_SW_GEN0_4__DI1_OFFSET_VALUE_4      IPU_REGISTERS_OFFSET+0x00048018,0x00007FF8
+#define IPU_DI1_SW_GEN0_4__DI1_OFFSET_RESOLUTION_4 IPU_REGISTERS_OFFSET+0x00048018,0x00000007
+
+#define IPU_DI1_SW_GEN0_5__ADDR                    IPU_REGISTERS_OFFSET+0x0004801C
+#define IPU_DI1_SW_GEN0_5__EMPTY                   IPU_REGISTERS_OFFSET+0x0004801C,0x00000000
+#define IPU_DI1_SW_GEN0_5__FULL                    IPU_REGISTERS_OFFSET+0x0004801C,0xffffffff
+#define IPU_DI1_SW_GEN0_5__DI1_RUN_VALUE_M1_5      IPU_REGISTERS_OFFSET+0x0004801C,0x7FF80000
+#define IPU_DI1_SW_GEN0_5__DI1_RUN_RESOLUTION_5    IPU_REGISTERS_OFFSET+0x0004801C,0x00070000
+#define IPU_DI1_SW_GEN0_5__DI1_OFFSET_VALUE_5      IPU_REGISTERS_OFFSET+0x0004801C,0x00007FF8
+#define IPU_DI1_SW_GEN0_5__DI1_OFFSET_RESOLUTION_5 IPU_REGISTERS_OFFSET+0x0004801C,0x00000007
+
+#define IPU_DI1_SW_GEN0_6__ADDR                    IPU_REGISTERS_OFFSET+0x00048020
+#define IPU_DI1_SW_GEN0_6__EMPTY                   IPU_REGISTERS_OFFSET+0x00048020,0x00000000
+#define IPU_DI1_SW_GEN0_6__FULL                    IPU_REGISTERS_OFFSET+0x00048020,0xffffffff
+#define IPU_DI1_SW_GEN0_6__DI1_RUN_VALUE_M1_6      IPU_REGISTERS_OFFSET+0x00048020,0x7FF80000
+#define IPU_DI1_SW_GEN0_6__DI1_RUN_RESOLUTION_6    IPU_REGISTERS_OFFSET+0x00048020,0x00070000
+#define IPU_DI1_SW_GEN0_6__DI1_OFFSET_VALUE_6      IPU_REGISTERS_OFFSET+0x00048020,0x00007FF8
+#define IPU_DI1_SW_GEN0_6__DI1_OFFSET_RESOLUTION_6 IPU_REGISTERS_OFFSET+0x00048020,0x00000007
+
+#define IPU_DI1_SW_GEN0_7__ADDR                    IPU_REGISTERS_OFFSET+0x00048024
+#define IPU_DI1_SW_GEN0_7__EMPTY                   IPU_REGISTERS_OFFSET+0x00048024,0x00000000
+#define IPU_DI1_SW_GEN0_7__FULL                    IPU_REGISTERS_OFFSET+0x00048024,0xffffffff
+#define IPU_DI1_SW_GEN0_7__DI1_RUN_VALUE_M1_7      IPU_REGISTERS_OFFSET+0x00048024,0x7FF80000
+#define IPU_DI1_SW_GEN0_7__DI1_RUN_RESOLUTION_7    IPU_REGISTERS_OFFSET+0x00048024,0x00070000
+#define IPU_DI1_SW_GEN0_7__DI1_OFFSET_VALUE_7      IPU_REGISTERS_OFFSET+0x00048024,0x00007FF8
+#define IPU_DI1_SW_GEN0_7__DI1_OFFSET_RESOLUTION_7 IPU_REGISTERS_OFFSET+0x00048024,0x00000007
+
+#define IPU_DI1_SW_GEN0_8__ADDR                    IPU_REGISTERS_OFFSET+0x00048028
+#define IPU_DI1_SW_GEN0_8__EMPTY                   IPU_REGISTERS_OFFSET+0x00048028,0x00000000
+#define IPU_DI1_SW_GEN0_8__FULL                    IPU_REGISTERS_OFFSET+0x00048028,0xffffffff
+#define IPU_DI1_SW_GEN0_8__DI1_RUN_VALUE_M1_8      IPU_REGISTERS_OFFSET+0x00048028,0x7FF80000
+#define IPU_DI1_SW_GEN0_8__DI1_RUN_RESOLUTION_8    IPU_REGISTERS_OFFSET+0x00048028,0x00070000
+#define IPU_DI1_SW_GEN0_8__DI1_OFFSET_VALUE_8      IPU_REGISTERS_OFFSET+0x00048028,0x00007FF8
+#define IPU_DI1_SW_GEN0_8__DI1_OFFSET_RESOLUTION_8 IPU_REGISTERS_OFFSET+0x00048028,0x00000007
+
+#define IPU_DI1_SW_GEN0_9__ADDR                    IPU_REGISTERS_OFFSET+0x0004802C
+#define IPU_DI1_SW_GEN0_9__EMPTY                   IPU_REGISTERS_OFFSET+0x0004802C,0x00000000
+#define IPU_DI1_SW_GEN0_9__FULL                    IPU_REGISTERS_OFFSET+0x0004802C,0xffffffff
+#define IPU_DI1_SW_GEN0_9__DI1_RUN_VALUE_M1_9      IPU_REGISTERS_OFFSET+0x0004802C,0x7FF80000
+#define IPU_DI1_SW_GEN0_9__DI1_RUN_RESOLUTION_9    IPU_REGISTERS_OFFSET+0x0004802C,0x00070000
+#define IPU_DI1_SW_GEN0_9__DI1_OFFSET_VALUE_9      IPU_REGISTERS_OFFSET+0x0004802C,0x00007FF8
+#define IPU_DI1_SW_GEN0_9__DI1_OFFSET_RESOLUTION_9 IPU_REGISTERS_OFFSET+0x0004802C,0x00000007
+
+#define IPU_DI1_SW_GEN1_1__ADDR                           IPU_REGISTERS_OFFSET+0x00048030
+#define IPU_DI1_SW_GEN1_1__EMPTY                          IPU_REGISTERS_OFFSET+0x00048030,0x00000000
+#define IPU_DI1_SW_GEN1_1__FULL                           IPU_REGISTERS_OFFSET+0x00048030,0xffffffff
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_GEN_EN_1      IPU_REGISTERS_OFFSET+0x00048030,0x60000000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_AUTO_RELOAD_1          IPU_REGISTERS_OFFSET+0x00048030,0x10000000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_CLR_SEL_1              IPU_REGISTERS_OFFSET+0x00048030,0x0E000000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_DOWN_1                 IPU_REGISTERS_OFFSET+0x00048030,0x01FF0000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_TRIGGER_SEL_1 IPU_REGISTERS_OFFSET+0x00048030,0x00007000
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_POLARITY_CLR_SEL_1     IPU_REGISTERS_OFFSET+0x00048030,0x00000E00
+#define IPU_DI1_SW_GEN1_1__DI1_CNT_UP_1                   IPU_REGISTERS_OFFSET+0x00048030,0x000001FF
+
+#define IPU_DI1_SW_GEN1_2__ADDR                           IPU_REGISTERS_OFFSET+0x00048034
+#define IPU_DI1_SW_GEN1_2__EMPTY                          IPU_REGISTERS_OFFSET+0x00048034,0x00000000
+#define IPU_DI1_SW_GEN1_2__FULL                           IPU_REGISTERS_OFFSET+0x00048034,0xffffffff
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_GEN_EN_2      IPU_REGISTERS_OFFSET+0x00048034,0x60000000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_AUTO_RELOAD_2          IPU_REGISTERS_OFFSET+0x00048034,0x10000000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_CLR_SEL_2              IPU_REGISTERS_OFFSET+0x00048034,0x0E000000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_DOWN_2                 IPU_REGISTERS_OFFSET+0x00048034,0x01FF0000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_TRIGGER_SEL_2 IPU_REGISTERS_OFFSET+0x00048034,0x00007000
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_POLARITY_CLR_SEL_2     IPU_REGISTERS_OFFSET+0x00048034,0x00000E00
+#define IPU_DI1_SW_GEN1_2__DI1_CNT_UP_2                   IPU_REGISTERS_OFFSET+0x00048034,0x000001FF
+
+#define IPU_DI1_SW_GEN1_3__ADDR                           IPU_REGISTERS_OFFSET+0x00048038
+#define IPU_DI1_SW_GEN1_3__EMPTY                          IPU_REGISTERS_OFFSET+0x00048038,0x00000000
+#define IPU_DI1_SW_GEN1_3__FULL                           IPU_REGISTERS_OFFSET+0x00048038,0xffffffff
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_GEN_EN_3      IPU_REGISTERS_OFFSET+0x00048038,0x60000000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_AUTO_RELOAD_3          IPU_REGISTERS_OFFSET+0x00048038,0x10000000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_CLR_SEL_3              IPU_REGISTERS_OFFSET+0x00048038,0x0E000000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_DOWN_3                 IPU_REGISTERS_OFFSET+0x00048038,0x01FF0000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_TRIGGER_SEL_3 IPU_REGISTERS_OFFSET+0x00048038,0x00007000
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_POLARITY_CLR_SEL_3     IPU_REGISTERS_OFFSET+0x00048038,0x00000E00
+#define IPU_DI1_SW_GEN1_3__DI1_CNT_UP_3                   IPU_REGISTERS_OFFSET+0x00048038,0x000001FF
+
+#define IPU_DI1_SW_GEN1_4__ADDR                           IPU_REGISTERS_OFFSET+0x0004803C
+#define IPU_DI1_SW_GEN1_4__EMPTY                          IPU_REGISTERS_OFFSET+0x0004803C,0x00000000
+#define IPU_DI1_SW_GEN1_4__FULL                           IPU_REGISTERS_OFFSET+0x0004803C,0xffffffff
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_GEN_EN_4      IPU_REGISTERS_OFFSET+0x0004803C,0x60000000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_AUTO_RELOAD_4          IPU_REGISTERS_OFFSET+0x0004803C,0x10000000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_CLR_SEL_4              IPU_REGISTERS_OFFSET+0x0004803C,0x0E000000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_DOWN_4                 IPU_REGISTERS_OFFSET+0x0004803C,0x01FF0000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_TRIGGER_SEL_4 IPU_REGISTERS_OFFSET+0x0004803C,0x00007000
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_POLARITY_CLR_SEL_4     IPU_REGISTERS_OFFSET+0x0004803C,0x00000E00
+#define IPU_DI1_SW_GEN1_4__DI1_CNT_UP_4                   IPU_REGISTERS_OFFSET+0x0004803C,0x000001FF
+
+#define IPU_DI1_SW_GEN1_5__ADDR                           IPU_REGISTERS_OFFSET+0x00048040
+#define IPU_DI1_SW_GEN1_5__EMPTY                          IPU_REGISTERS_OFFSET+0x00048040,0x00000000
+#define IPU_DI1_SW_GEN1_5__FULL                           IPU_REGISTERS_OFFSET+0x00048040,0xffffffff
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_GEN_EN_5      IPU_REGISTERS_OFFSET+0x00048040,0x60000000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_AUTO_RELOAD_5          IPU_REGISTERS_OFFSET+0x00048040,0x10000000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_CLR_SEL_5              IPU_REGISTERS_OFFSET+0x00048040,0x0E000000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_DOWN_5                 IPU_REGISTERS_OFFSET+0x00048040,0x01FF0000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_TRIGGER_SEL_5 IPU_REGISTERS_OFFSET+0x00048040,0x00007000
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_POLARITY_CLR_SEL_5     IPU_REGISTERS_OFFSET+0x00048040,0x00000E00
+#define IPU_DI1_SW_GEN1_5__DI1_CNT_UP_5                   IPU_REGISTERS_OFFSET+0x00048040,0x000001FF
+
+#define IPU_DI1_SW_GEN1_6__ADDR                           IPU_REGISTERS_OFFSET+0x00048044
+#define IPU_DI1_SW_GEN1_6__EMPTY                          IPU_REGISTERS_OFFSET+0x00048044,0x00000000
+#define IPU_DI1_SW_GEN1_6__FULL                           IPU_REGISTERS_OFFSET+0x00048044,0xffffffff
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_GEN_EN_6      IPU_REGISTERS_OFFSET+0x00048044,0x60000000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_AUTO_RELOAD_6          IPU_REGISTERS_OFFSET+0x00048044,0x10000000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_CLR_SEL_6              IPU_REGISTERS_OFFSET+0x00048044,0x0E000000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_DOWN_6                 IPU_REGISTERS_OFFSET+0x00048044,0x01FF0000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_TRIGGER_SEL_6 IPU_REGISTERS_OFFSET+0x00048044,0x00007000
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_POLARITY_CLR_SEL_6     IPU_REGISTERS_OFFSET+0x00048044,0x00000E00
+#define IPU_DI1_SW_GEN1_6__DI1_CNT_UP_6                   IPU_REGISTERS_OFFSET+0x00048044,0x000001FF
+
+#define IPU_DI1_SW_GEN1_7__ADDR                           IPU_REGISTERS_OFFSET+0x00048048
+#define IPU_DI1_SW_GEN1_7__EMPTY                          IPU_REGISTERS_OFFSET+0x00048048,0x00000000
+#define IPU_DI1_SW_GEN1_7__FULL                           IPU_REGISTERS_OFFSET+0x00048048,0xffffffff
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_GEN_EN_7      IPU_REGISTERS_OFFSET+0x00048048,0x60000000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_AUTO_RELOAD_7          IPU_REGISTERS_OFFSET+0x00048048,0x10000000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_CLR_SEL_7              IPU_REGISTERS_OFFSET+0x00048048,0x0E000000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_DOWN_7                 IPU_REGISTERS_OFFSET+0x00048048,0x01FF0000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_TRIGGER_SEL_7 IPU_REGISTERS_OFFSET+0x00048048,0x00007000
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_POLARITY_CLR_SEL_7     IPU_REGISTERS_OFFSET+0x00048048,0x00000E00
+#define IPU_DI1_SW_GEN1_7__DI1_CNT_UP_7                   IPU_REGISTERS_OFFSET+0x00048048,0x000001FF
+
+#define IPU_DI1_SW_GEN1_8__ADDR                           IPU_REGISTERS_OFFSET+0x0004804C
+#define IPU_DI1_SW_GEN1_8__EMPTY                          IPU_REGISTERS_OFFSET+0x0004804C,0x00000000
+#define IPU_DI1_SW_GEN1_8__FULL                           IPU_REGISTERS_OFFSET+0x0004804C,0xffffffff
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_GEN_EN_8      IPU_REGISTERS_OFFSET+0x0004804C,0x60000000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_AUTO_RELOAD_8          IPU_REGISTERS_OFFSET+0x0004804C,0x10000000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_CLR_SEL_8              IPU_REGISTERS_OFFSET+0x0004804C,0x0E000000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_DOWN_8                 IPU_REGISTERS_OFFSET+0x0004804C,0x01FF0000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_TRIGGER_SEL_8 IPU_REGISTERS_OFFSET+0x0004804C,0x00007000
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_POLARITY_CLR_SEL_8     IPU_REGISTERS_OFFSET+0x0004804C,0x00000E00
+#define IPU_DI1_SW_GEN1_8__DI1_CNT_UP_8                   IPU_REGISTERS_OFFSET+0x0004804C,0x000001FF
+
+#define IPU_DI1_SW_GEN1_9__ADDR                  IPU_REGISTERS_OFFSET+0x00048050
+#define IPU_DI1_SW_GEN1_9__EMPTY                 IPU_REGISTERS_OFFSET+0x00048050,0x00000000
+#define IPU_DI1_SW_GEN1_9__FULL                  IPU_REGISTERS_OFFSET+0x00048050,0xffffffff
+#define IPU_DI1_SW_GEN1_9__DI1_GENTIME_SEL_9     IPU_REGISTERS_OFFSET+0x00048050,0xE0000000
+#define IPU_DI1_SW_GEN1_9__DI1_CNT_AUTO_RELOAD_9 IPU_REGISTERS_OFFSET+0x00048050,0x10000000
+#define IPU_DI1_SW_GEN1_9__DI1_CNT_CLR_SEL_9     IPU_REGISTERS_OFFSET+0x00048050,0x0E000000
+#define IPU_DI1_SW_GEN1_9__DI1_CNT_DOWN_9        IPU_REGISTERS_OFFSET+0x00048050,0x01FF0000
+#define IPU_DI1_SW_GEN1_9__DI1_TAG_SEL_9         IPU_REGISTERS_OFFSET+0x00048050,0x00008000
+#define IPU_DI1_SW_GEN1_9__DI1_CNT_UP_9          IPU_REGISTERS_OFFSET+0x00048050,0x000001FF
+
+#define IPU_DI1_SYNC_AS_GEN__ADDR              IPU_REGISTERS_OFFSET+0x00048054
+#define IPU_DI1_SYNC_AS_GEN__EMPTY             IPU_REGISTERS_OFFSET+0x00048054,0x00000000
+#define IPU_DI1_SYNC_AS_GEN__FULL              IPU_REGISTERS_OFFSET+0x00048054,0xffffffff
+#define IPU_DI1_SYNC_AS_GEN__DI1_SYNC_START_EN IPU_REGISTERS_OFFSET+0x00048054,0x10000000
+#define IPU_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL     IPU_REGISTERS_OFFSET+0x00048054,0x0000E000
+#define IPU_DI1_SYNC_AS_GEN__DI1_SYNC_START    IPU_REGISTERS_OFFSET+0x00048054,0x00000FFF
+
+#define IPU_DI1_DW_GEN_0__ADDR                  IPU_REGISTERS_OFFSET+0x00048058
+#define IPU_DI1_DW_GEN_0__EMPTY                 IPU_REGISTERS_OFFSET+0x00048058,0x00000000
+#define IPU_DI1_DW_GEN_0__FULL                  IPU_REGISTERS_OFFSET+0x00048058,0xffffffff
+#define IPU_DI1_DW_GEN_0__DI1_ACCESS_SIZE_0     IPU_REGISTERS_OFFSET+0x00048058,0xFF000000
+#define IPU_DI1_DW_GEN_0__DI1_COMPONNENT_SIZE_0 IPU_REGISTERS_OFFSET+0x00048058,0x00FF0000
+#define IPU_DI1_DW_GEN_0__DI1_CST_0             IPU_REGISTERS_OFFSET+0x00048058,0x0000C000
+#define IPU_DI1_DW_GEN_0__DI1_PT_6_0            IPU_REGISTERS_OFFSET+0x00048058,0x00003000
+#define IPU_DI1_DW_GEN_0__DI1_PT_5_0            IPU_REGISTERS_OFFSET+0x00048058,0x00000C00
+#define IPU_DI1_DW_GEN_0__DI1_PT_4_0            IPU_REGISTERS_OFFSET+0x00048058,0x00000300
+#define IPU_DI1_DW_GEN_0__DI1_PT_3_0            IPU_REGISTERS_OFFSET+0x00048058,0x000000C0
+#define IPU_DI1_DW_GEN_0__DI1_PT_2_0            IPU_REGISTERS_OFFSET+0x00048058,0x00000030
+#define IPU_DI1_DW_GEN_0__DI1_PT_1_0            IPU_REGISTERS_OFFSET+0x00048058,0x0000000C
+#define IPU_DI1_DW_GEN_0__DI1_PT_0_0            IPU_REGISTERS_OFFSET+0x00048058,0x00000003
+
+#define IPU_DI1_DW_GEN_1__ADDR                  IPU_REGISTERS_OFFSET+0x0004805C
+#define IPU_DI1_DW_GEN_1__EMPTY                 IPU_REGISTERS_OFFSET+0x0004805C,0x00000000
+#define IPU_DI1_DW_GEN_1__FULL                  IPU_REGISTERS_OFFSET+0x0004805C,0xffffffff
+#define IPU_DI1_DW_GEN_1__DI1_ACCESS_SIZE_1     IPU_REGISTERS_OFFSET+0x0004805C,0xFF000000
+#define IPU_DI1_DW_GEN_1__DI1_COMPONNENT_SIZE_1 IPU_REGISTERS_OFFSET+0x0004805C,0x00FF0000
+#define IPU_DI1_DW_GEN_1__DI1_CST_1             IPU_REGISTERS_OFFSET+0x0004805C,0x0000C000
+#define IPU_DI1_DW_GEN_1__DI1_PT_6_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00003000
+#define IPU_DI1_DW_GEN_1__DI1_PT_5_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00000C00
+#define IPU_DI1_DW_GEN_1__DI1_PT_4_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00000300
+#define IPU_DI1_DW_GEN_1__DI1_PT_3_1            IPU_REGISTERS_OFFSET+0x0004805C,0x000000C0
+#define IPU_DI1_DW_GEN_1__DI1_PT_2_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00000030
+#define IPU_DI1_DW_GEN_1__DI1_PT_1_1            IPU_REGISTERS_OFFSET+0x0004805C,0x0000000C
+#define IPU_DI1_DW_GEN_1__DI1_PT_0_1            IPU_REGISTERS_OFFSET+0x0004805C,0x00000003
+
+#define IPU_DI1_DW_GEN_2__ADDR                  IPU_REGISTERS_OFFSET+0x00048060
+#define IPU_DI1_DW_GEN_2__EMPTY                 IPU_REGISTERS_OFFSET+0x00048060,0x00000000
+#define IPU_DI1_DW_GEN_2__FULL                  IPU_REGISTERS_OFFSET+0x00048060,0xffffffff
+#define IPU_DI1_DW_GEN_2__DI1_ACCESS_SIZE_2     IPU_REGISTERS_OFFSET+0x00048060,0xFF000000
+#define IPU_DI1_DW_GEN_2__DI1_COMPONNENT_SIZE_2 IPU_REGISTERS_OFFSET+0x00048060,0x00FF0000
+#define IPU_DI1_DW_GEN_2__DI1_CST_2             IPU_REGISTERS_OFFSET+0x00048060,0x0000C000
+#define IPU_DI1_DW_GEN_2__DI1_PT_6_2            IPU_REGISTERS_OFFSET+0x00048060,0x00003000
+#define IPU_DI1_DW_GEN_2__DI1_PT_5_2            IPU_REGISTERS_OFFSET+0x00048060,0x00000C00
+#define IPU_DI1_DW_GEN_2__DI1_PT_4_2            IPU_REGISTERS_OFFSET+0x00048060,0x00000300
+#define IPU_DI1_DW_GEN_2__DI1_PT_3_2            IPU_REGISTERS_OFFSET+0x00048060,0x000000C0
+#define IPU_DI1_DW_GEN_2__DI1_PT_2_2            IPU_REGISTERS_OFFSET+0x00048060,0x00000030
+#define IPU_DI1_DW_GEN_2__DI1_PT_1_2            IPU_REGISTERS_OFFSET+0x00048060,0x0000000C
+#define IPU_DI1_DW_GEN_2__DI1_PT_0_2            IPU_REGISTERS_OFFSET+0x00048060,0x00000003
+
+#define IPU_DI1_DW_GEN_3__ADDR                  IPU_REGISTERS_OFFSET+0x00048064
+#define IPU_DI1_DW_GEN_3__EMPTY                 IPU_REGISTERS_OFFSET+0x00048064,0x00000000
+#define IPU_DI1_DW_GEN_3__FULL                  IPU_REGISTERS_OFFSET+0x00048064,0xffffffff
+#define IPU_DI1_DW_GEN_3__DI1_ACCESS_SIZE_3     IPU_REGISTERS_OFFSET+0x00048064,0xFF000000
+#define IPU_DI1_DW_GEN_3__DI1_COMPONNENT_SIZE_3 IPU_REGISTERS_OFFSET+0x00048064,0x00FF0000
+#define IPU_DI1_DW_GEN_3__DI1_CST_3             IPU_REGISTERS_OFFSET+0x00048064,0x0000C000
+#define IPU_DI1_DW_GEN_3__DI1_PT_6_3            IPU_REGISTERS_OFFSET+0x00048064,0x00003000
+#define IPU_DI1_DW_GEN_3__DI1_PT_5_3            IPU_REGISTERS_OFFSET+0x00048064,0x00000C00
+#define IPU_DI1_DW_GEN_3__DI1_PT_4_3            IPU_REGISTERS_OFFSET+0x00048064,0x00000300
+#define IPU_DI1_DW_GEN_3__DI1_PT_3_3            IPU_REGISTERS_OFFSET+0x00048064,0x000000C0
+#define IPU_DI1_DW_GEN_3__DI1_PT_2_3            IPU_REGISTERS_OFFSET+0x00048064,0x00000030
+#define IPU_DI1_DW_GEN_3__DI1_PT_1_3            IPU_REGISTERS_OFFSET+0x00048064,0x0000000C
+#define IPU_DI1_DW_GEN_3__DI1_PT_0_3            IPU_REGISTERS_OFFSET+0x00048064,0x00000003
+
+#define IPU_DI1_DW_GEN_4__ADDR                  IPU_REGISTERS_OFFSET+0x00048068
+#define IPU_DI1_DW_GEN_4__EMPTY                 IPU_REGISTERS_OFFSET+0x00048068,0x00000000
+#define IPU_DI1_DW_GEN_4__FULL                  IPU_REGISTERS_OFFSET+0x00048068,0xffffffff
+#define IPU_DI1_DW_GEN_4__DI1_ACCESS_SIZE_4     IPU_REGISTERS_OFFSET+0x00048068,0xFF000000
+#define IPU_DI1_DW_GEN_4__DI1_COMPONNENT_SIZE_4 IPU_REGISTERS_OFFSET+0x00048068,0x00FF0000
+#define IPU_DI1_DW_GEN_4__DI1_CST_4             IPU_REGISTERS_OFFSET+0x00048068,0x0000C000
+#define IPU_DI1_DW_GEN_4__DI1_PT_6_4            IPU_REGISTERS_OFFSET+0x00048068,0x00003000
+#define IPU_DI1_DW_GEN_4__DI1_PT_5_4            IPU_REGISTERS_OFFSET+0x00048068,0x00000C00
+#define IPU_DI1_DW_GEN_4__DI1_PT_4_4            IPU_REGISTERS_OFFSET+0x00048068,0x00000300
+#define IPU_DI1_DW_GEN_4__DI1_PT_3_4            IPU_REGISTERS_OFFSET+0x00048068,0x000000C0
+#define IPU_DI1_DW_GEN_4__DI1_PT_2_4            IPU_REGISTERS_OFFSET+0x00048068,0x00000030
+#define IPU_DI1_DW_GEN_4__DI1_PT_1_4            IPU_REGISTERS_OFFSET+0x00048068,0x0000000C
+#define IPU_DI1_DW_GEN_4__DI1_PT_0_4            IPU_REGISTERS_OFFSET+0x00048068,0x00000003
+
+#define IPU_DI1_DW_GEN_5__ADDR                  IPU_REGISTERS_OFFSET+0x0004806C
+#define IPU_DI1_DW_GEN_5__EMPTY                 IPU_REGISTERS_OFFSET+0x0004806C,0x00000000
+#define IPU_DI1_DW_GEN_5__FULL                  IPU_REGISTERS_OFFSET+0x0004806C,0xffffffff
+#define IPU_DI1_DW_GEN_5__DI1_ACCESS_SIZE_5     IPU_REGISTERS_OFFSET+0x0004806C,0xFF000000
+#define IPU_DI1_DW_GEN_5__DI1_COMPONNENT_SIZE_5 IPU_REGISTERS_OFFSET+0x0004806C,0x00FF0000
+#define IPU_DI1_DW_GEN_5__DI1_CST_5             IPU_REGISTERS_OFFSET+0x0004806C,0x0000C000
+#define IPU_DI1_DW_GEN_5__DI1_PT_6_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00003000
+#define IPU_DI1_DW_GEN_5__DI1_PT_5_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00000C00
+#define IPU_DI1_DW_GEN_5__DI1_PT_4_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00000300
+#define IPU_DI1_DW_GEN_5__DI1_PT_3_5            IPU_REGISTERS_OFFSET+0x0004806C,0x000000C0
+#define IPU_DI1_DW_GEN_5__DI1_PT_2_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00000030
+#define IPU_DI1_DW_GEN_5__DI1_PT_1_5            IPU_REGISTERS_OFFSET+0x0004806C,0x0000000C
+#define IPU_DI1_DW_GEN_5__DI1_PT_0_5            IPU_REGISTERS_OFFSET+0x0004806C,0x00000003
+
+#define IPU_DI1_DW_GEN_6__ADDR                  IPU_REGISTERS_OFFSET+0x00048070
+#define IPU_DI1_DW_GEN_6__EMPTY                 IPU_REGISTERS_OFFSET+0x00048070,0x00000000
+#define IPU_DI1_DW_GEN_6__FULL                  IPU_REGISTERS_OFFSET+0x00048070,0xffffffff
+#define IPU_DI1_DW_GEN_6__DI1_ACCESS_SIZE_6     IPU_REGISTERS_OFFSET+0x00048070,0xFF000000
+#define IPU_DI1_DW_GEN_6__DI1_COMPONNENT_SIZE_6 IPU_REGISTERS_OFFSET+0x00048070,0x00FF0000
+#define IPU_DI1_DW_GEN_6__DI1_CST_6             IPU_REGISTERS_OFFSET+0x00048070,0x0000C000
+#define IPU_DI1_DW_GEN_6__DI1_PT_6_6            IPU_REGISTERS_OFFSET+0x00048070,0x00003000
+#define IPU_DI1_DW_GEN_6__DI1_PT_5_6            IPU_REGISTERS_OFFSET+0x00048070,0x00000C00
+#define IPU_DI1_DW_GEN_6__DI1_PT_4_6            IPU_REGISTERS_OFFSET+0x00048070,0x00000300
+#define IPU_DI1_DW_GEN_6__DI1_PT_3_6            IPU_REGISTERS_OFFSET+0x00048070,0x000000C0
+#define IPU_DI1_DW_GEN_6__DI1_PT_2_6            IPU_REGISTERS_OFFSET+0x00048070,0x00000030
+#define IPU_DI1_DW_GEN_6__DI1_PT_1_6            IPU_REGISTERS_OFFSET+0x00048070,0x0000000C
+#define IPU_DI1_DW_GEN_6__DI1_PT_0_6            IPU_REGISTERS_OFFSET+0x00048070,0x00000003
+
+#define IPU_DI1_DW_GEN_7__ADDR                  IPU_REGISTERS_OFFSET+0x00048074
+#define IPU_DI1_DW_GEN_7__EMPTY                 IPU_REGISTERS_OFFSET+0x00048074,0x00000000
+#define IPU_DI1_DW_GEN_7__FULL                  IPU_REGISTERS_OFFSET+0x00048074,0xffffffff
+#define IPU_DI1_DW_GEN_7__DI1_ACCESS_SIZE_7     IPU_REGISTERS_OFFSET+0x00048074,0xFF000000
+#define IPU_DI1_DW_GEN_7__DI1_COMPONNENT_SIZE_7 IPU_REGISTERS_OFFSET+0x00048074,0x00FF0000
+#define IPU_DI1_DW_GEN_7__DI1_CST_7             IPU_REGISTERS_OFFSET+0x00048074,0x0000C000
+#define IPU_DI1_DW_GEN_7__DI1_PT_6_7            IPU_REGISTERS_OFFSET+0x00048074,0x00003000
+#define IPU_DI1_DW_GEN_7__DI1_PT_5_7            IPU_REGISTERS_OFFSET+0x00048074,0x00000C00
+#define IPU_DI1_DW_GEN_7__DI1_PT_4_7            IPU_REGISTERS_OFFSET+0x00048074,0x00000300
+#define IPU_DI1_DW_GEN_7__DI1_PT_3_7            IPU_REGISTERS_OFFSET+0x00048074,0x000000C0
+#define IPU_DI1_DW_GEN_7__DI1_PT_2_7            IPU_REGISTERS_OFFSET+0x00048074,0x00000030
+#define IPU_DI1_DW_GEN_7__DI1_PT_1_7            IPU_REGISTERS_OFFSET+0x00048074,0x0000000C
+#define IPU_DI1_DW_GEN_7__DI1_PT_0_7            IPU_REGISTERS_OFFSET+0x00048074,0x00000003
+
+#define IPU_DI1_DW_GEN_8__ADDR                  IPU_REGISTERS_OFFSET+0x00048078
+#define IPU_DI1_DW_GEN_8__EMPTY                 IPU_REGISTERS_OFFSET+0x00048078,0x00000000
+#define IPU_DI1_DW_GEN_8__FULL                  IPU_REGISTERS_OFFSET+0x00048078,0xffffffff
+#define IPU_DI1_DW_GEN_8__DI1_ACCESS_SIZE_8     IPU_REGISTERS_OFFSET+0x00048078,0xFF000000
+#define IPU_DI1_DW_GEN_8__DI1_COMPONNENT_SIZE_8 IPU_REGISTERS_OFFSET+0x00048078,0x00FF0000
+#define IPU_DI1_DW_GEN_8__DI1_CST_8             IPU_REGISTERS_OFFSET+0x00048078,0x0000C000
+#define IPU_DI1_DW_GEN_8__DI1_PT_6_8            IPU_REGISTERS_OFFSET+0x00048078,0x00003000
+#define IPU_DI1_DW_GEN_8__DI1_PT_5_8            IPU_REGISTERS_OFFSET+0x00048078,0x00000C00
+#define IPU_DI1_DW_GEN_8__DI1_PT_4_8            IPU_REGISTERS_OFFSET+0x00048078,0x00000300
+#define IPU_DI1_DW_GEN_8__DI1_PT_3_8            IPU_REGISTERS_OFFSET+0x00048078,0x000000C0
+#define IPU_DI1_DW_GEN_8__DI1_PT_2_8            IPU_REGISTERS_OFFSET+0x00048078,0x00000030
+#define IPU_DI1_DW_GEN_8__DI1_PT_1_8            IPU_REGISTERS_OFFSET+0x00048078,0x0000000C
+#define IPU_DI1_DW_GEN_8__DI1_PT_0_8            IPU_REGISTERS_OFFSET+0x00048078,0x00000003
+
+#define IPU_DI1_DW_GEN_9__ADDR                  IPU_REGISTERS_OFFSET+0x0004807C
+#define IPU_DI1_DW_GEN_9__EMPTY                 IPU_REGISTERS_OFFSET+0x0004807C,0x00000000
+#define IPU_DI1_DW_GEN_9__FULL                  IPU_REGISTERS_OFFSET+0x0004807C,0xffffffff
+#define IPU_DI1_DW_GEN_9__DI1_ACCESS_SIZE_9     IPU_REGISTERS_OFFSET+0x0004807C,0xFF000000
+#define IPU_DI1_DW_GEN_9__DI1_COMPONNENT_SIZE_9 IPU_REGISTERS_OFFSET+0x0004807C,0x00FF0000
+#define IPU_DI1_DW_GEN_9__DI1_CST_9             IPU_REGISTERS_OFFSET+0x0004807C,0x0000C000
+#define IPU_DI1_DW_GEN_9__DI1_PT_6_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00003000
+#define IPU_DI1_DW_GEN_9__DI1_PT_5_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00000C00
+#define IPU_DI1_DW_GEN_9__DI1_PT_4_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00000300
+#define IPU_DI1_DW_GEN_9__DI1_PT_3_9            IPU_REGISTERS_OFFSET+0x0004807C,0x000000C0
+#define IPU_DI1_DW_GEN_9__DI1_PT_2_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00000030
+#define IPU_DI1_DW_GEN_9__DI1_PT_1_9            IPU_REGISTERS_OFFSET+0x0004807C,0x0000000C
+#define IPU_DI1_DW_GEN_9__DI1_PT_0_9            IPU_REGISTERS_OFFSET+0x0004807C,0x00000003
+
+#define IPU_DI1_DW_GEN_10__ADDR                   IPU_REGISTERS_OFFSET+0x00048080
+#define IPU_DI1_DW_GEN_10__EMPTY                  IPU_REGISTERS_OFFSET+0x00048080,0x00000000
+#define IPU_DI1_DW_GEN_10__FULL                   IPU_REGISTERS_OFFSET+0x00048080,0xffffffff
+#define IPU_DI1_DW_GEN_10__DI1_ACCESS_SIZE_10     IPU_REGISTERS_OFFSET+0x00048080,0xFF000000
+#define IPU_DI1_DW_GEN_10__DI1_COMPONNENT_SIZE_10 IPU_REGISTERS_OFFSET+0x00048080,0x00FF0000
+#define IPU_DI1_DW_GEN_10__DI1_CST_10             IPU_REGISTERS_OFFSET+0x00048080,0x0000C000
+#define IPU_DI1_DW_GEN_10__DI1_PT_6_10            IPU_REGISTERS_OFFSET+0x00048080,0x00003000
+#define IPU_DI1_DW_GEN_10__DI1_PT_5_10            IPU_REGISTERS_OFFSET+0x00048080,0x00000C00
+#define IPU_DI1_DW_GEN_10__DI1_PT_4_10            IPU_REGISTERS_OFFSET+0x00048080,0x00000300
+#define IPU_DI1_DW_GEN_10__DI1_PT_3_10            IPU_REGISTERS_OFFSET+0x00048080,0x000000C0
+#define IPU_DI1_DW_GEN_10__DI1_PT_2_10            IPU_REGISTERS_OFFSET+0x00048080,0x00000030
+#define IPU_DI1_DW_GEN_10__DI1_PT_1_10            IPU_REGISTERS_OFFSET+0x00048080,0x0000000C
+#define IPU_DI1_DW_GEN_10__DI1_PT_0_10            IPU_REGISTERS_OFFSET+0x00048080,0x00000003
+
+#define IPU_DI1_DW_GEN_11__ADDR                   IPU_REGISTERS_OFFSET+0x00048084
+#define IPU_DI1_DW_GEN_11__EMPTY                  IPU_REGISTERS_OFFSET+0x00048084,0x00000000
+#define IPU_DI1_DW_GEN_11__FULL                   IPU_REGISTERS_OFFSET+0x00048084,0xffffffff
+#define IPU_DI1_DW_GEN_11__DI1_ACCESS_SIZE_11     IPU_REGISTERS_OFFSET+0x00048084,0xFF000000
+#define IPU_DI1_DW_GEN_11__DI1_COMPONNENT_SIZE_11 IPU_REGISTERS_OFFSET+0x00048084,0x00FF0000
+#define IPU_DI1_DW_GEN_11__DI1_CST_11             IPU_REGISTERS_OFFSET+0x00048084,0x0000C000
+#define IPU_DI1_DW_GEN_11__DI1_PT_6_11            IPU_REGISTERS_OFFSET+0x00048084,0x00003000
+#define IPU_DI1_DW_GEN_11__DI1_PT_5_11            IPU_REGISTERS_OFFSET+0x00048084,0x00000C00
+#define IPU_DI1_DW_GEN_11__DI1_PT_4_11            IPU_REGISTERS_OFFSET+0x00048084,0x00000300
+#define IPU_DI1_DW_GEN_11__DI1_PT_3_11            IPU_REGISTERS_OFFSET+0x00048084,0x000000C0
+#define IPU_DI1_DW_GEN_11__DI1_PT_2_11            IPU_REGISTERS_OFFSET+0x00048084,0x00000030
+#define IPU_DI1_DW_GEN_11__DI1_PT_1_11            IPU_REGISTERS_OFFSET+0x00048084,0x0000000C
+#define IPU_DI1_DW_GEN_11__DI1_PT_0_11            IPU_REGISTERS_OFFSET+0x00048084,0x00000003
+
+#define IPU_DI1_DW_SET0_0__ADDR                 IPU_REGISTERS_OFFSET+0x00048088
+#define IPU_DI1_DW_SET0_0__EMPTY                IPU_REGISTERS_OFFSET+0x00048088,0x00000000
+#define IPU_DI1_DW_SET0_0__FULL                 IPU_REGISTERS_OFFSET+0x00048088,0xffffffff
+#define IPU_DI1_DW_SET0_0__DI1_DATA_CNT_DOWN0_0 IPU_REGISTERS_OFFSET+0x00048088,0x01FF0000
+#define IPU_DI1_DW_SET0_0__DI1_DATA_CNT_UP0_0   IPU_REGISTERS_OFFSET+0x00048088,0x000001FF
+
+#define IPU_DI1_DW_SET0_1__ADDR                 IPU_REGISTERS_OFFSET+0x0004808C
+#define IPU_DI1_DW_SET0_1__EMPTY                IPU_REGISTERS_OFFSET+0x0004808C,0x00000000
+#define IPU_DI1_DW_SET0_1__FULL                 IPU_REGISTERS_OFFSET+0x0004808C,0xffffffff
+#define IPU_DI1_DW_SET0_1__DI1_DATA_CNT_DOWN0_1 IPU_REGISTERS_OFFSET+0x0004808C,0x01FF0000
+#define IPU_DI1_DW_SET0_1__DI1_DATA_CNT_UP0_1   IPU_REGISTERS_OFFSET+0x0004808C,0x000001FF
+
+#define IPU_DI1_DW_SET0_2__ADDR                 IPU_REGISTERS_OFFSET+0x00048090
+#define IPU_DI1_DW_SET0_2__EMPTY                IPU_REGISTERS_OFFSET+0x00048090,0x00000000
+#define IPU_DI1_DW_SET0_2__FULL                 IPU_REGISTERS_OFFSET+0x00048090,0xffffffff
+#define IPU_DI1_DW_SET0_2__DI1_DATA_CNT_DOWN0_2 IPU_REGISTERS_OFFSET+0x00048090,0x01FF0000
+#define IPU_DI1_DW_SET0_2__DI1_DATA_CNT_UP0_2   IPU_REGISTERS_OFFSET+0x00048090,0x000001FF
+
+#define IPU_DI1_DW_SET0_3__ADDR                 IPU_REGISTERS_OFFSET+0x00048094
+#define IPU_DI1_DW_SET0_3__EMPTY                IPU_REGISTERS_OFFSET+0x00048094,0x00000000
+#define IPU_DI1_DW_SET0_3__FULL                 IPU_REGISTERS_OFFSET+0x00048094,0xffffffff
+#define IPU_DI1_DW_SET0_3__DI1_DATA_CNT_DOWN0_3 IPU_REGISTERS_OFFSET+0x00048094,0x01FF0000
+#define IPU_DI1_DW_SET0_3__DI1_DATA_CNT_UP0_3   IPU_REGISTERS_OFFSET+0x00048094,0x000001FF
+
+#define IPU_DI1_DW_SET0_4__ADDR                 IPU_REGISTERS_OFFSET+0x00048098
+#define IPU_DI1_DW_SET0_4__EMPTY                IPU_REGISTERS_OFFSET+0x00048098,0x00000000
+#define IPU_DI1_DW_SET0_4__FULL                 IPU_REGISTERS_OFFSET+0x00048098,0xffffffff
+#define IPU_DI1_DW_SET0_4__DI1_DATA_CNT_DOWN0_4 IPU_REGISTERS_OFFSET+0x00048098,0x01FF0000
+#define IPU_DI1_DW_SET0_4__DI1_DATA_CNT_UP0_4   IPU_REGISTERS_OFFSET+0x00048098,0x000001FF
+
+#define IPU_DI1_DW_SET0_5__ADDR                 IPU_REGISTERS_OFFSET+0x0004809C
+#define IPU_DI1_DW_SET0_5__EMPTY                IPU_REGISTERS_OFFSET+0x0004809C,0x00000000
+#define IPU_DI1_DW_SET0_5__FULL                 IPU_REGISTERS_OFFSET+0x0004809C,0xffffffff
+#define IPU_DI1_DW_SET0_5__DI1_DATA_CNT_DOWN0_5 IPU_REGISTERS_OFFSET+0x0004809C,0x01FF0000
+#define IPU_DI1_DW_SET0_5__DI1_DATA_CNT_UP0_5   IPU_REGISTERS_OFFSET+0x0004809C,0x000001FF
+
+#define IPU_DI1_DW_SET0_6__ADDR                 IPU_REGISTERS_OFFSET+0x000480A0
+#define IPU_DI1_DW_SET0_6__EMPTY                IPU_REGISTERS_OFFSET+0x000480A0,0x00000000
+#define IPU_DI1_DW_SET0_6__FULL                 IPU_REGISTERS_OFFSET+0x000480A0,0xffffffff
+#define IPU_DI1_DW_SET0_6__DI1_DATA_CNT_DOWN0_6 IPU_REGISTERS_OFFSET+0x000480A0,0x01FF0000
+#define IPU_DI1_DW_SET0_6__DI1_DATA_CNT_UP0_6   IPU_REGISTERS_OFFSET+0x000480A0,0x000001FF
+
+#define IPU_DI1_DW_SET0_7__ADDR                 IPU_REGISTERS_OFFSET+0x000480A4
+#define IPU_DI1_DW_SET0_7__EMPTY                IPU_REGISTERS_OFFSET+0x000480A4,0x00000000
+#define IPU_DI1_DW_SET0_7__FULL                 IPU_REGISTERS_OFFSET+0x000480A4,0xffffffff
+#define IPU_DI1_DW_SET0_7__DI1_DATA_CNT_DOWN0_7 IPU_REGISTERS_OFFSET+0x000480A4,0x01FF0000
+#define IPU_DI1_DW_SET0_7__DI1_DATA_CNT_UP0_7   IPU_REGISTERS_OFFSET+0x000480A4,0x000001FF
+
+#define IPU_DI1_DW_SET0_8__ADDR                 IPU_REGISTERS_OFFSET+0x000480A8
+#define IPU_DI1_DW_SET0_8__EMPTY                IPU_REGISTERS_OFFSET+0x000480A8,0x00000000
+#define IPU_DI1_DW_SET0_8__FULL                 IPU_REGISTERS_OFFSET+0x000480A8,0xffffffff
+#define IPU_DI1_DW_SET0_8__DI1_DATA_CNT_DOWN0_8 IPU_REGISTERS_OFFSET+0x000480A8,0x01FF0000
+#define IPU_DI1_DW_SET0_8__DI1_DATA_CNT_UP0_8   IPU_REGISTERS_OFFSET+0x000480A8,0x000001FF
+
+#define IPU_DI1_DW_SET0_9__ADDR                 IPU_REGISTERS_OFFSET+0x000480AC
+#define IPU_DI1_DW_SET0_9__EMPTY                IPU_REGISTERS_OFFSET+0x000480AC,0x00000000
+#define IPU_DI1_DW_SET0_9__FULL                 IPU_REGISTERS_OFFSET+0x000480AC,0xffffffff
+#define IPU_DI1_DW_SET0_9__DI1_DATA_CNT_DOWN0_9 IPU_REGISTERS_OFFSET+0x000480AC,0x01FF0000
+#define IPU_DI1_DW_SET0_9__DI1_DATA_CNT_UP0_9   IPU_REGISTERS_OFFSET+0x000480AC,0x000001FF
+
+#define IPU_DI1_DW_SET0_10__ADDR                  IPU_REGISTERS_OFFSET+0x000480B0
+#define IPU_DI1_DW_SET0_10__EMPTY                 IPU_REGISTERS_OFFSET+0x000480B0,0x00000000
+#define IPU_DI1_DW_SET0_10__FULL                  IPU_REGISTERS_OFFSET+0x000480B0,0xffffffff
+#define IPU_DI1_DW_SET0_10__DI1_DATA_CNT_DOWN0_10 IPU_REGISTERS_OFFSET+0x000480B0,0x01FF0000
+#define IPU_DI1_DW_SET0_10__DI1_DATA_CNT_UP0_10   IPU_REGISTERS_OFFSET+0x000480B0,0x000001FF
+
+#define IPU_DI1_DW_SET0_11__ADDR                  IPU_REGISTERS_OFFSET+0x000480B4
+#define IPU_DI1_DW_SET0_11__EMPTY                 IPU_REGISTERS_OFFSET+0x000480B4,0x00000000
+#define IPU_DI1_DW_SET0_11__FULL                  IPU_REGISTERS_OFFSET+0x000480B4,0xffffffff
+#define IPU_DI1_DW_SET0_11__DI1_DATA_CNT_DOWN0_11 IPU_REGISTERS_OFFSET+0x000480B4,0x01FF0000
+#define IPU_DI1_DW_SET0_11__DI1_DATA_CNT_UP0_11   IPU_REGISTERS_OFFSET+0x000480B4,0x000001FF
+
+#define IPU_DI1_DW_SET1_0__ADDR                 IPU_REGISTERS_OFFSET+0x000480B8
+#define IPU_DI1_DW_SET1_0__EMPTY                IPU_REGISTERS_OFFSET+0x000480B8,0x00000000
+#define IPU_DI1_DW_SET1_0__FULL                 IPU_REGISTERS_OFFSET+0x000480B8,0xffffffff
+#define IPU_DI1_DW_SET1_0__DI1_DATA_CNT_DOWN1_0 IPU_REGISTERS_OFFSET+0x000480B8,0x01FF0000
+#define IPU_DI1_DW_SET1_0__DI1_DATA_CNT_UP1_0   IPU_REGISTERS_OFFSET+0x000480B8,0x000001FF
+
+#define IPU_DI1_DW_SET1_1__ADDR                 IPU_REGISTERS_OFFSET+0x000480BC
+#define IPU_DI1_DW_SET1_1__EMPTY                IPU_REGISTERS_OFFSET+0x000480BC,0x00000000
+#define IPU_DI1_DW_SET1_1__FULL                 IPU_REGISTERS_OFFSET+0x000480BC,0xffffffff
+#define IPU_DI1_DW_SET1_1__DI1_DATA_CNT_DOWN1_1 IPU_REGISTERS_OFFSET+0x000480BC,0x01FF0000
+#define IPU_DI1_DW_SET1_1__DI1_DATA_CNT_UP1_1   IPU_REGISTERS_OFFSET+0x000480BC,0x000001FF
+
+#define IPU_DI1_DW_SET1_2__ADDR                 IPU_REGISTERS_OFFSET+0x000480C0
+#define IPU_DI1_DW_SET1_2__EMPTY                IPU_REGISTERS_OFFSET+0x000480C0,0x00000000
+#define IPU_DI1_DW_SET1_2__FULL                 IPU_REGISTERS_OFFSET+0x000480C0,0xffffffff
+#define IPU_DI1_DW_SET1_2__DI1_DATA_CNT_DOWN1_2 IPU_REGISTERS_OFFSET+0x000480C0,0x01FF0000
+#define IPU_DI1_DW_SET1_2__DI1_DATA_CNT_UP1_2   IPU_REGISTERS_OFFSET+0x000480C0,0x000001FF
+
+#define IPU_DI1_DW_SET1_3__ADDR                 IPU_REGISTERS_OFFSET+0x000480C4
+#define IPU_DI1_DW_SET1_3__EMPTY                IPU_REGISTERS_OFFSET+0x000480C4,0x00000000
+#define IPU_DI1_DW_SET1_3__FULL                 IPU_REGISTERS_OFFSET+0x000480C4,0xffffffff
+#define IPU_DI1_DW_SET1_3__DI1_DATA_CNT_DOWN1_3 IPU_REGISTERS_OFFSET+0x000480C4,0x01FF0000
+#define IPU_DI1_DW_SET1_3__DI1_DATA_CNT_UP1_3   IPU_REGISTERS_OFFSET+0x000480C4,0x000001FF
+
+#define IPU_DI1_DW_SET1_4__ADDR                 IPU_REGISTERS_OFFSET+0x000480C8
+#define IPU_DI1_DW_SET1_4__EMPTY                IPU_REGISTERS_OFFSET+0x000480C8,0x00000000
+#define IPU_DI1_DW_SET1_4__FULL                 IPU_REGISTERS_OFFSET+0x000480C8,0xffffffff
+#define IPU_DI1_DW_SET1_4__DI1_DATA_CNT_DOWN1_4 IPU_REGISTERS_OFFSET+0x000480C8,0x01FF0000
+#define IPU_DI1_DW_SET1_4__DI1_DATA_CNT_UP1_4   IPU_REGISTERS_OFFSET+0x000480C8,0x000001FF
+
+#define IPU_DI1_DW_SET1_5__ADDR                 IPU_REGISTERS_OFFSET+0x000480CC
+#define IPU_DI1_DW_SET1_5__EMPTY                IPU_REGISTERS_OFFSET+0x000480CC,0x00000000
+#define IPU_DI1_DW_SET1_5__FULL                 IPU_REGISTERS_OFFSET+0x000480CC,0xffffffff
+#define IPU_DI1_DW_SET1_5__DI1_DATA_CNT_DOWN1_5 IPU_REGISTERS_OFFSET+0x000480CC,0x01FF0000
+#define IPU_DI1_DW_SET1_5__DI1_DATA_CNT_UP1_5   IPU_REGISTERS_OFFSET+0x000480CC,0x000001FF
+
+#define IPU_DI1_DW_SET1_6__ADDR                 IPU_REGISTERS_OFFSET+0x000480D0
+#define IPU_DI1_DW_SET1_6__EMPTY                IPU_REGISTERS_OFFSET+0x000480D0,0x00000000
+#define IPU_DI1_DW_SET1_6__FULL                 IPU_REGISTERS_OFFSET+0x000480D0,0xffffffff
+#define IPU_DI1_DW_SET1_6__DI1_DATA_CNT_DOWN1_6 IPU_REGISTERS_OFFSET+0x000480D0,0x01FF0000
+#define IPU_DI1_DW_SET1_6__DI1_DATA_CNT_UP1_6   IPU_REGISTERS_OFFSET+0x000480D0,0x000001FF
+
+#define IPU_DI1_DW_SET1_7__ADDR                 IPU_REGISTERS_OFFSET+0x000480D4
+#define IPU_DI1_DW_SET1_7__EMPTY                IPU_REGISTERS_OFFSET+0x000480D4,0x00000000
+#define IPU_DI1_DW_SET1_7__FULL                 IPU_REGISTERS_OFFSET+0x000480D4,0xffffffff
+#define IPU_DI1_DW_SET1_7__DI1_DATA_CNT_DOWN1_7 IPU_REGISTERS_OFFSET+0x000480D4,0x01FF0000
+#define IPU_DI1_DW_SET1_7__DI1_DATA_CNT_UP1_7   IPU_REGISTERS_OFFSET+0x000480D4,0x000001FF
+
+#define IPU_DI1_DW_SET1_8__ADDR                 IPU_REGISTERS_OFFSET+0x000480D8
+#define IPU_DI1_DW_SET1_8__EMPTY                IPU_REGISTERS_OFFSET+0x000480D8,0x00000000
+#define IPU_DI1_DW_SET1_8__FULL                 IPU_REGISTERS_OFFSET+0x000480D8,0xffffffff
+#define IPU_DI1_DW_SET1_8__DI1_DATA_CNT_DOWN1_8 IPU_REGISTERS_OFFSET+0x000480D8,0x01FF0000
+#define IPU_DI1_DW_SET1_8__DI1_DATA_CNT_UP1_8   IPU_REGISTERS_OFFSET+0x000480D8,0x000001FF
+
+#define IPU_DI1_DW_SET1_9__ADDR                 IPU_REGISTERS_OFFSET+0x000480DC
+#define IPU_DI1_DW_SET1_9__EMPTY                IPU_REGISTERS_OFFSET+0x000480DC,0x00000000
+#define IPU_DI1_DW_SET1_9__FULL                 IPU_REGISTERS_OFFSET+0x000480DC,0xffffffff
+#define IPU_DI1_DW_SET1_9__DI1_DATA_CNT_DOWN1_9 IPU_REGISTERS_OFFSET+0x000480DC,0x01FF0000
+#define IPU_DI1_DW_SET1_9__DI1_DATA_CNT_UP1_9   IPU_REGISTERS_OFFSET+0x000480DC,0x000001FF
+
+#define IPU_DI1_DW_SET1_10__ADDR                  IPU_REGISTERS_OFFSET+0x000480E0
+#define IPU_DI1_DW_SET1_10__EMPTY                 IPU_REGISTERS_OFFSET+0x000480E0,0x00000000
+#define IPU_DI1_DW_SET1_10__FULL                  IPU_REGISTERS_OFFSET+0x000480E0,0xffffffff
+#define IPU_DI1_DW_SET1_10__DI1_DATA_CNT_DOWN1_10 IPU_REGISTERS_OFFSET+0x000480E0,0x01FF0000
+#define IPU_DI1_DW_SET1_10__DI1_DATA_CNT_UP1_10   IPU_REGISTERS_OFFSET+0x000480E0,0x000001FF
+
+#define IPU_DI1_DW_SET1_11__ADDR                  IPU_REGISTERS_OFFSET+0x000480E4
+#define IPU_DI1_DW_SET1_11__EMPTY                 IPU_REGISTERS_OFFSET+0x000480E4,0x00000000
+#define IPU_DI1_DW_SET1_11__FULL                  IPU_REGISTERS_OFFSET+0x000480E4,0xffffffff
+#define IPU_DI1_DW_SET1_11__DI1_DATA_CNT_DOWN1_11 IPU_REGISTERS_OFFSET+0x000480E4,0x01FF0000
+#define IPU_DI1_DW_SET1_11__DI1_DATA_CNT_UP1_11   IPU_REGISTERS_OFFSET+0x000480E4,0x000001FF
+
+#define IPU_DI1_DW_SET2_0__ADDR                 IPU_REGISTERS_OFFSET+0x000480E8
+#define IPU_DI1_DW_SET2_0__EMPTY                IPU_REGISTERS_OFFSET+0x000480E8,0x00000000
+#define IPU_DI1_DW_SET2_0__FULL                 IPU_REGISTERS_OFFSET+0x000480E8,0xffffffff
+#define IPU_DI1_DW_SET2_0__DI1_DATA_CNT_DOWN2_0 IPU_REGISTERS_OFFSET+0x000480E8,0x01FF0000
+#define IPU_DI1_DW_SET2_0__DI1_DATA_CNT_UP2_0   IPU_REGISTERS_OFFSET+0x000480E8,0x000001FF
+
+#define IPU_DI1_DW_SET2_1__ADDR                 IPU_REGISTERS_OFFSET+0x000480EC
+#define IPU_DI1_DW_SET2_1__EMPTY                IPU_REGISTERS_OFFSET+0x000480EC,0x00000000
+#define IPU_DI1_DW_SET2_1__FULL                 IPU_REGISTERS_OFFSET+0x000480EC,0xffffffff
+#define IPU_DI1_DW_SET2_1__DI1_DATA_CNT_DOWN2_1 IPU_REGISTERS_OFFSET+0x000480EC,0x01FF0000
+#define IPU_DI1_DW_SET2_1__DI1_DATA_CNT_UP2_1   IPU_REGISTERS_OFFSET+0x000480EC,0x000001FF
+
+#define IPU_DI1_DW_SET2_2__ADDR                 IPU_REGISTERS_OFFSET+0x000480F0
+#define IPU_DI1_DW_SET2_2__EMPTY                IPU_REGISTERS_OFFSET+0x000480F0,0x00000000
+#define IPU_DI1_DW_SET2_2__FULL                 IPU_REGISTERS_OFFSET+0x000480F0,0xffffffff
+#define IPU_DI1_DW_SET2_2__DI1_DATA_CNT_DOWN2_2 IPU_REGISTERS_OFFSET+0x000480F0,0x01FF0000
+#define IPU_DI1_DW_SET2_2__DI1_DATA_CNT_UP2_2   IPU_REGISTERS_OFFSET+0x000480F0,0x000001FF
+
+#define IPU_DI1_DW_SET2_3__ADDR                 IPU_REGISTERS_OFFSET+0x000480F4
+#define IPU_DI1_DW_SET2_3__EMPTY                IPU_REGISTERS_OFFSET+0x000480F4,0x00000000
+#define IPU_DI1_DW_SET2_3__FULL                 IPU_REGISTERS_OFFSET+0x000480F4,0xffffffff
+#define IPU_DI1_DW_SET2_3__DI1_DATA_CNT_DOWN2_3 IPU_REGISTERS_OFFSET+0x000480F4,0x01FF0000
+#define IPU_DI1_DW_SET2_3__DI1_DATA_CNT_UP2_3   IPU_REGISTERS_OFFSET+0x000480F4,0x000001FF
+
+#define IPU_DI1_DW_SET2_4__ADDR                 IPU_REGISTERS_OFFSET+0x000480F8
+#define IPU_DI1_DW_SET2_4__EMPTY                IPU_REGISTERS_OFFSET+0x000480F8,0x00000000
+#define IPU_DI1_DW_SET2_4__FULL                 IPU_REGISTERS_OFFSET+0x000480F8,0xffffffff
+#define IPU_DI1_DW_SET2_4__DI1_DATA_CNT_DOWN2_4 IPU_REGISTERS_OFFSET+0x000480F8,0x01FF0000
+#define IPU_DI1_DW_SET2_4__DI1_DATA_CNT_UP2_4   IPU_REGISTERS_OFFSET+0x000480F8,0x000001FF
+
+#define IPU_DI1_DW_SET2_5__ADDR                 IPU_REGISTERS_OFFSET+0x000480FC
+#define IPU_DI1_DW_SET2_5__EMPTY                IPU_REGISTERS_OFFSET+0x000480FC,0x00000000
+#define IPU_DI1_DW_SET2_5__FULL                 IPU_REGISTERS_OFFSET+0x000480FC,0xffffffff
+#define IPU_DI1_DW_SET2_5__DI1_DATA_CNT_DOWN2_5 IPU_REGISTERS_OFFSET+0x000480FC,0x01FF0000
+#define IPU_DI1_DW_SET2_5__DI1_DATA_CNT_UP2_5   IPU_REGISTERS_OFFSET+0x000480FC,0x000001FF
+
+#define IPU_DI1_DW_SET2_6__ADDR                 IPU_REGISTERS_OFFSET+0x00048100
+#define IPU_DI1_DW_SET2_6__EMPTY                IPU_REGISTERS_OFFSET+0x00048100,0x00000000
+#define IPU_DI1_DW_SET2_6__FULL                 IPU_REGISTERS_OFFSET+0x00048100,0xffffffff
+#define IPU_DI1_DW_SET2_6__DI1_DATA_CNT_DOWN2_6 IPU_REGISTERS_OFFSET+0x00048100,0x01FF0000
+#define IPU_DI1_DW_SET2_6__DI1_DATA_CNT_UP2_6   IPU_REGISTERS_OFFSET+0x00048100,0x000001FF
+
+#define IPU_DI1_DW_SET2_7__ADDR                 IPU_REGISTERS_OFFSET+0x00048104
+#define IPU_DI1_DW_SET2_7__EMPTY                IPU_REGISTERS_OFFSET+0x00048104,0x00000000
+#define IPU_DI1_DW_SET2_7__FULL                 IPU_REGISTERS_OFFSET+0x00048104,0xffffffff
+#define IPU_DI1_DW_SET2_7__DI1_DATA_CNT_DOWN2_7 IPU_REGISTERS_OFFSET+0x00048104,0x01FF0000
+#define IPU_DI1_DW_SET2_7__DI1_DATA_CNT_UP2_7   IPU_REGISTERS_OFFSET+0x00048104,0x000001FF
+
+#define IPU_DI1_DW_SET2_8__ADDR                 IPU_REGISTERS_OFFSET+0x00048108
+#define IPU_DI1_DW_SET2_8__EMPTY                IPU_REGISTERS_OFFSET+0x00048108,0x00000000
+#define IPU_DI1_DW_SET2_8__FULL                 IPU_REGISTERS_OFFSET+0x00048108,0xffffffff
+#define IPU_DI1_DW_SET2_8__DI1_DATA_CNT_DOWN2_8 IPU_REGISTERS_OFFSET+0x00048108,0x01FF0000
+#define IPU_DI1_DW_SET2_8__DI1_DATA_CNT_UP2_8   IPU_REGISTERS_OFFSET+0x00048108,0x000001FF
+
+#define IPU_DI1_DW_SET2_9__ADDR                 IPU_REGISTERS_OFFSET+0x0004810C
+#define IPU_DI1_DW_SET2_9__EMPTY                IPU_REGISTERS_OFFSET+0x0004810C,0x00000000
+#define IPU_DI1_DW_SET2_9__FULL                 IPU_REGISTERS_OFFSET+0x0004810C,0xffffffff
+#define IPU_DI1_DW_SET2_9__DI1_DATA_CNT_DOWN2_9 IPU_REGISTERS_OFFSET+0x0004810C,0x01FF0000
+#define IPU_DI1_DW_SET2_9__DI1_DATA_CNT_UP2_9   IPU_REGISTERS_OFFSET+0x0004810C,0x000001FF
+
+#define IPU_DI1_DW_SET2_10__ADDR                  IPU_REGISTERS_OFFSET+0x00048110
+#define IPU_DI1_DW_SET2_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00048110,0x00000000
+#define IPU_DI1_DW_SET2_10__FULL                  IPU_REGISTERS_OFFSET+0x00048110,0xffffffff
+#define IPU_DI1_DW_SET2_10__DI1_DATA_CNT_DOWN2_10 IPU_REGISTERS_OFFSET+0x00048110,0x01FF0000
+#define IPU_DI1_DW_SET2_10__DI1_DATA_CNT_UP2_10   IPU_REGISTERS_OFFSET+0x00048110,0x000001FF
+
+#define IPU_DI1_DW_SET2_11__ADDR                  IPU_REGISTERS_OFFSET+0x00048114
+#define IPU_DI1_DW_SET2_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00048114,0x00000000
+#define IPU_DI1_DW_SET2_11__FULL                  IPU_REGISTERS_OFFSET+0x00048114,0xffffffff
+#define IPU_DI1_DW_SET2_11__DI1_DATA_CNT_DOWN2_11 IPU_REGISTERS_OFFSET+0x00048114,0x01FF0000
+#define IPU_DI1_DW_SET2_11__DI1_DATA_CNT_UP2_11   IPU_REGISTERS_OFFSET+0x00048114,0x000001FF
+
+#define IPU_DI1_DW_SET3_0__ADDR                 IPU_REGISTERS_OFFSET+0x00048118
+#define IPU_DI1_DW_SET3_0__EMPTY                IPU_REGISTERS_OFFSET+0x00048118,0x00000000
+#define IPU_DI1_DW_SET3_0__FULL                 IPU_REGISTERS_OFFSET+0x00048118,0xffffffff
+#define IPU_DI1_DW_SET3_0__DI1_DATA_CNT_DOWN3_0 IPU_REGISTERS_OFFSET+0x00048118,0x01FF0000
+#define IPU_DI1_DW_SET3_0__DI1_DATA_CNT_UP3_0   IPU_REGISTERS_OFFSET+0x00048118,0x000001FF
+
+#define IPU_DI1_DW_SET3_1__ADDR                 IPU_REGISTERS_OFFSET+0x0004811C
+#define IPU_DI1_DW_SET3_1__EMPTY                IPU_REGISTERS_OFFSET+0x0004811C,0x00000000
+#define IPU_DI1_DW_SET3_1__FULL                 IPU_REGISTERS_OFFSET+0x0004811C,0xffffffff
+#define IPU_DI1_DW_SET3_1__DI1_DATA_CNT_DOWN3_1 IPU_REGISTERS_OFFSET+0x0004811C,0x01FF0000
+#define IPU_DI1_DW_SET3_1__DI1_DATA_CNT_UP3_1   IPU_REGISTERS_OFFSET+0x0004811C,0x000001FF
+
+#define IPU_DI1_DW_SET3_2__ADDR                 IPU_REGISTERS_OFFSET+0x00048120
+#define IPU_DI1_DW_SET3_2__EMPTY                IPU_REGISTERS_OFFSET+0x00048120,0x00000000
+#define IPU_DI1_DW_SET3_2__FULL                 IPU_REGISTERS_OFFSET+0x00048120,0xffffffff
+#define IPU_DI1_DW_SET3_2__DI1_DATA_CNT_DOWN3_2 IPU_REGISTERS_OFFSET+0x00048120,0x01FF0000
+#define IPU_DI1_DW_SET3_2__DI1_DATA_CNT_UP3_2   IPU_REGISTERS_OFFSET+0x00048120,0x000001FF
+
+#define IPU_DI1_DW_SET3_3__ADDR                 IPU_REGISTERS_OFFSET+0x00048124
+#define IPU_DI1_DW_SET3_3__EMPTY                IPU_REGISTERS_OFFSET+0x00048124,0x00000000
+#define IPU_DI1_DW_SET3_3__FULL                 IPU_REGISTERS_OFFSET+0x00048124,0xffffffff
+#define IPU_DI1_DW_SET3_3__DI1_DATA_CNT_DOWN3_3 IPU_REGISTERS_OFFSET+0x00048124,0x01FF0000
+#define IPU_DI1_DW_SET3_3__DI1_DATA_CNT_UP3_3   IPU_REGISTERS_OFFSET+0x00048124,0x000001FF
+
+#define IPU_DI1_DW_SET3_4__ADDR                 IPU_REGISTERS_OFFSET+0x00048128
+#define IPU_DI1_DW_SET3_4__EMPTY                IPU_REGISTERS_OFFSET+0x00048128,0x00000000
+#define IPU_DI1_DW_SET3_4__FULL                 IPU_REGISTERS_OFFSET+0x00048128,0xffffffff
+#define IPU_DI1_DW_SET3_4__DI1_DATA_CNT_DOWN3_4 IPU_REGISTERS_OFFSET+0x00048128,0x01FF0000
+#define IPU_DI1_DW_SET3_4__DI1_DATA_CNT_UP3_4   IPU_REGISTERS_OFFSET+0x00048128,0x000001FF
+
+#define IPU_DI1_DW_SET3_5__ADDR                 IPU_REGISTERS_OFFSET+0x0004812C
+#define IPU_DI1_DW_SET3_5__EMPTY                IPU_REGISTERS_OFFSET+0x0004812C,0x00000000
+#define IPU_DI1_DW_SET3_5__FULL                 IPU_REGISTERS_OFFSET+0x0004812C,0xffffffff
+#define IPU_DI1_DW_SET3_5__DI1_DATA_CNT_DOWN3_5 IPU_REGISTERS_OFFSET+0x0004812C,0x01FF0000
+#define IPU_DI1_DW_SET3_5__DI1_DATA_CNT_UP3_5   IPU_REGISTERS_OFFSET+0x0004812C,0x000001FF
+
+#define IPU_DI1_DW_SET3_6__ADDR                 IPU_REGISTERS_OFFSET+0x00048130
+#define IPU_DI1_DW_SET3_6__EMPTY                IPU_REGISTERS_OFFSET+0x00048130,0x00000000
+#define IPU_DI1_DW_SET3_6__FULL                 IPU_REGISTERS_OFFSET+0x00048130,0xffffffff
+#define IPU_DI1_DW_SET3_6__DI1_DATA_CNT_DOWN3_6 IPU_REGISTERS_OFFSET+0x00048130,0x01FF0000
+#define IPU_DI1_DW_SET3_6__DI1_DATA_CNT_UP3_6   IPU_REGISTERS_OFFSET+0x00048130,0x000001FF
+
+#define IPU_DI1_DW_SET3_7__ADDR                 IPU_REGISTERS_OFFSET+0x00048134
+#define IPU_DI1_DW_SET3_7__EMPTY                IPU_REGISTERS_OFFSET+0x00048134,0x00000000
+#define IPU_DI1_DW_SET3_7__FULL                 IPU_REGISTERS_OFFSET+0x00048134,0xffffffff
+#define IPU_DI1_DW_SET3_7__DI1_DATA_CNT_DOWN3_7 IPU_REGISTERS_OFFSET+0x00048134,0x01FF0000
+#define IPU_DI1_DW_SET3_7__DI1_DATA_CNT_UP3_7   IPU_REGISTERS_OFFSET+0x00048134,0x000001FF
+
+#define IPU_DI1_DW_SET3_8__ADDR                 IPU_REGISTERS_OFFSET+0x00048138
+#define IPU_DI1_DW_SET3_8__EMPTY                IPU_REGISTERS_OFFSET+0x00048138,0x00000000
+#define IPU_DI1_DW_SET3_8__FULL                 IPU_REGISTERS_OFFSET+0x00048138,0xffffffff
+#define IPU_DI1_DW_SET3_8__DI1_DATA_CNT_DOWN3_8 IPU_REGISTERS_OFFSET+0x00048138,0x01FF0000
+#define IPU_DI1_DW_SET3_8__DI1_DATA_CNT_UP3_8   IPU_REGISTERS_OFFSET+0x00048138,0x000001FF
+
+#define IPU_DI1_DW_SET3_9__ADDR                 IPU_REGISTERS_OFFSET+0x0004813C
+#define IPU_DI1_DW_SET3_9__EMPTY                IPU_REGISTERS_OFFSET+0x0004813C,0x00000000
+#define IPU_DI1_DW_SET3_9__FULL                 IPU_REGISTERS_OFFSET+0x0004813C,0xffffffff
+#define IPU_DI1_DW_SET3_9__DI1_DATA_CNT_DOWN3_9 IPU_REGISTERS_OFFSET+0x0004813C,0x01FF0000
+#define IPU_DI1_DW_SET3_9__DI1_DATA_CNT_UP3_9   IPU_REGISTERS_OFFSET+0x0004813C,0x000001FF
+
+#define IPU_DI1_DW_SET3_10__ADDR                  IPU_REGISTERS_OFFSET+0x00048140
+#define IPU_DI1_DW_SET3_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00048140,0x00000000
+#define IPU_DI1_DW_SET3_10__FULL                  IPU_REGISTERS_OFFSET+0x00048140,0xffffffff
+#define IPU_DI1_DW_SET3_10__DI1_DATA_CNT_DOWN3_10 IPU_REGISTERS_OFFSET+0x00048140,0x01FF0000
+#define IPU_DI1_DW_SET3_10__DI1_DATA_CNT_UP3_10   IPU_REGISTERS_OFFSET+0x00048140,0x000001FF
+
+#define IPU_DI1_DW_SET3_11__ADDR                  IPU_REGISTERS_OFFSET+0x00048144
+#define IPU_DI1_DW_SET3_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00048144,0x00000000
+#define IPU_DI1_DW_SET3_11__FULL                  IPU_REGISTERS_OFFSET+0x00048144,0xffffffff
+#define IPU_DI1_DW_SET3_11__DI1_DATA_CNT_DOWN3_11 IPU_REGISTERS_OFFSET+0x00048144,0x01FF0000
+#define IPU_DI1_DW_SET3_11__DI1_DATA_CNT_UP3_11   IPU_REGISTERS_OFFSET+0x00048144,0x000001FF
+
+#define IPU_DI1_STP_REP_1__ADDR              IPU_REGISTERS_OFFSET+0x00048148
+#define IPU_DI1_STP_REP_1__EMPTY             IPU_REGISTERS_OFFSET+0x00048148,0x00000000
+#define IPU_DI1_STP_REP_1__FULL              IPU_REGISTERS_OFFSET+0x00048148,0xffffffff
+#define IPU_DI1_STP_REP_1__DI1_STEP_REPEAT_2 IPU_REGISTERS_OFFSET+0x00048148,0x0FFF0000
+#define IPU_DI1_STP_REP_1__DI1_STEP_REPEAT_1 IPU_REGISTERS_OFFSET+0x00048148,0x00000FFF
+
+#define IPU_DI1_STP_REP_2__ADDR              IPU_REGISTERS_OFFSET+0x0004814C
+#define IPU_DI1_STP_REP_2__EMPTY             IPU_REGISTERS_OFFSET+0x0004814C,0x00000000
+#define IPU_DI1_STP_REP_2__FULL              IPU_REGISTERS_OFFSET+0x0004814C,0xffffffff
+#define IPU_DI1_STP_REP_2__DI1_STEP_REPEAT_4 IPU_REGISTERS_OFFSET+0x0004814C,0x0FFF0000
+#define IPU_DI1_STP_REP_2__DI1_STEP_REPEAT_3 IPU_REGISTERS_OFFSET+0x0004814C,0x00000FFF
+
+#define IPU_DI1_STP_REP_3__ADDR              IPU_REGISTERS_OFFSET+0x00048150
+#define IPU_DI1_STP_REP_3__EMPTY             IPU_REGISTERS_OFFSET+0x00048150,0x00000000
+#define IPU_DI1_STP_REP_3__FULL              IPU_REGISTERS_OFFSET+0x00048150,0xffffffff
+#define IPU_DI1_STP_REP_3__DI1_STEP_REPEAT_6 IPU_REGISTERS_OFFSET+0x00048150,0x0FFF0000
+#define IPU_DI1_STP_REP_3__DI1_STEP_REPEAT_5 IPU_REGISTERS_OFFSET+0x00048150,0x00000FFF
+
+#define IPU_DI1_STP_REP_4__ADDR              IPU_REGISTERS_OFFSET+0x00048154
+#define IPU_DI1_STP_REP_4__EMPTY             IPU_REGISTERS_OFFSET+0x00048154,0x00000000
+#define IPU_DI1_STP_REP_4__FULL              IPU_REGISTERS_OFFSET+0x00048154,0xffffffff
+#define IPU_DI1_STP_REP_4__DI1_STEP_REPEAT_8 IPU_REGISTERS_OFFSET+0x00048154,0x0FFF0000
+#define IPU_DI1_STP_REP_4__DI1_STEP_REPEAT_7 IPU_REGISTERS_OFFSET+0x00048154,0x00000FFF
+
+#define IPU_DI1_STP_REP_9__ADDR              IPU_REGISTERS_OFFSET+0x00048158
+#define IPU_DI1_STP_REP_9__EMPTY             IPU_REGISTERS_OFFSET+0x00048158,0x00000000
+#define IPU_DI1_STP_REP_9__FULL              IPU_REGISTERS_OFFSET+0x00048158,0xffffffff
+#define IPU_DI1_STP_REP_9__DI1_STEP_REPEAT_9 IPU_REGISTERS_OFFSET+0x00048158,0x00000FFF
+
+#define IPU_DI1_SER_CONF__ADDR                       IPU_REGISTERS_OFFSET+0x0004815C
+#define IPU_DI1_SER_CONF__EMPTY                      IPU_REGISTERS_OFFSET+0x0004815C,0x00000000
+#define IPU_DI1_SER_CONF__FULL                       IPU_REGISTERS_OFFSET+0x0004815C,0xffffffff
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_1 IPU_REGISTERS_OFFSET+0x0004815C,0xF0000000
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_0 IPU_REGISTERS_OFFSET+0x0004815C,0x0F000000
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_1 IPU_REGISTERS_OFFSET+0x0004815C,0x00F00000
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_0 IPU_REGISTERS_OFFSET+0x0004815C,0x000F0000
+#define IPU_DI1_SER_CONF__DI1_SERIAL_LATCH           IPU_REGISTERS_OFFSET+0x0004815C,0x0000FF00
+#define IPU_DI1_SER_CONF__DI1_LLA_SER_ACCESS         IPU_REGISTERS_OFFSET+0x0004815C,0x00000020
+#define IPU_DI1_SER_CONF__DI1_SER_CLK_POLARITY       IPU_REGISTERS_OFFSET+0x0004815C,0x00000010
+#define IPU_DI1_SER_CONF__DI1_SERIAL_DATA_POLARITY   IPU_REGISTERS_OFFSET+0x0004815C,0x00000008
+#define IPU_DI1_SER_CONF__DI1_SERIAL_RS_POLARITY     IPU_REGISTERS_OFFSET+0x0004815C,0x00000004
+#define IPU_DI1_SER_CONF__DI1_SERIAL_CS_POLARITY     IPU_REGISTERS_OFFSET+0x0004815C,0x00000002
+#define IPU_DI1_SER_CONF__DI1_WAIT4SERIAL            IPU_REGISTERS_OFFSET+0x0004815C,0x00000001
+
+#define IPU_DI1_SSC__ADDR              IPU_REGISTERS_OFFSET+0x00048160
+#define IPU_DI1_SSC__EMPTY             IPU_REGISTERS_OFFSET+0x00048160,0x00000000
+#define IPU_DI1_SSC__FULL              IPU_REGISTERS_OFFSET+0x00048160,0xffffffff
+#define IPU_DI1_SSC__DI1_PIN17_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00800000
+#define IPU_DI1_SSC__DI1_PIN16_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00400000
+#define IPU_DI1_SSC__DI1_PIN15_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00200000
+#define IPU_DI1_SSC__DI1_PIN14_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00100000
+#define IPU_DI1_SSC__DI1_PIN13_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00080000
+#define IPU_DI1_SSC__DI1_PIN12_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00040000
+#define IPU_DI1_SSC__DI1_PIN11_ERM     IPU_REGISTERS_OFFSET+0x00048160,0x00020000
+#define IPU_DI1_SSC__DI1_CS_ERM        IPU_REGISTERS_OFFSET+0x00048160,0x00010000
+#define IPU_DI1_SSC__DI1_WAIT_ON       IPU_REGISTERS_OFFSET+0x00048160,0x00000020
+#define IPU_DI1_SSC__DI1_BYTE_EN_RD_IN IPU_REGISTERS_OFFSET+0x00048160,0x00000008
+#define IPU_DI1_SSC__DI1_BYTE_EN_PNTR  IPU_REGISTERS_OFFSET+0x00048160,0x00000007
+
+#define IPU_DI1_POL__ADDR                     IPU_REGISTERS_OFFSET+0x00048164
+#define IPU_DI1_POL__EMPTY                    IPU_REGISTERS_OFFSET+0x00048164,0x00000000
+#define IPU_DI1_POL__FULL                     IPU_REGISTERS_OFFSET+0x00048164,0xffffffff
+#define IPU_DI1_POL__DI1_WAIT_POLARITY        IPU_REGISTERS_OFFSET+0x00048164,0x04000000
+#define IPU_DI1_POL__DI1_CS1_BYTE_EN_POLARITY IPU_REGISTERS_OFFSET+0x00048164,0x02000000
+#define IPU_DI1_POL__DI1_CS0_BYTE_EN_POLARITY IPU_REGISTERS_OFFSET+0x00048164,0x01000000
+#define IPU_DI1_POL__DI1_CS1_DATA_POLARITY    IPU_REGISTERS_OFFSET+0x00048164,0x00800000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_17      IPU_REGISTERS_OFFSET+0x00048164,0x00400000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_16      IPU_REGISTERS_OFFSET+0x00048164,0x00200000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_15      IPU_REGISTERS_OFFSET+0x00048164,0x00100000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_14      IPU_REGISTERS_OFFSET+0x00048164,0x00080000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_13      IPU_REGISTERS_OFFSET+0x00048164,0x00040000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_12      IPU_REGISTERS_OFFSET+0x00048164,0x00020000
+#define IPU_DI1_POL__DI1_CS1_POLARITY_11      IPU_REGISTERS_OFFSET+0x00048164,0x00010000
+#define IPU_DI1_POL__DI1_CS0_DATA_POLARITY    IPU_REGISTERS_OFFSET+0x00048164,0x00008000
+#define IPU_DI1_POL__DI1_CS0_POLARITY_17      IPU_REGISTERS_OFFSET+0x00048164,0x00004000
+#define IPU_DI1_POL__DI1_CS0_POLARITY_16      IPU_REGISTERS_OFFSET+0x00048164,0x00002000
+#define IPU_DI1_POL__DI1_CS0_POLARITY_15      IPU_REGISTERS_OFFSET+0x00048164,0x00001000
+#define IPU_DI1_POL__DI1_CS0_POLARITY_14      IPU_REGISTERS_OFFSET+0x00048164,0x00000800
+#define IPU_DI1_POL__DI1_CS0_POLARITY_13      IPU_REGISTERS_OFFSET+0x00048164,0x00000400
+#define IPU_DI1_POL__DI1_CS0_POLARITY_12      IPU_REGISTERS_OFFSET+0x00048164,0x00000200
+#define IPU_DI1_POL__DI1_CS0_POLARITY_11      IPU_REGISTERS_OFFSET+0x00048164,0x00000100
+#define IPU_DI1_POL__DI1_DRDY_DATA_POLARITY   IPU_REGISTERS_OFFSET+0x00048164,0x00000080
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_17     IPU_REGISTERS_OFFSET+0x00048164,0x00000040
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_16     IPU_REGISTERS_OFFSET+0x00048164,0x00000020
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_15     IPU_REGISTERS_OFFSET+0x00048164,0x00000010
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_14     IPU_REGISTERS_OFFSET+0x00048164,0x00000008
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_13     IPU_REGISTERS_OFFSET+0x00048164,0x00000004
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_12     IPU_REGISTERS_OFFSET+0x00048164,0x00000002
+#define IPU_DI1_POL__DI1_DRDY_POLARITY_11     IPU_REGISTERS_OFFSET+0x00048164,0x00000001
+
+#define IPU_DI1_AW0__ADDR              IPU_REGISTERS_OFFSET+0x00048168
+#define IPU_DI1_AW0__EMPTY             IPU_REGISTERS_OFFSET+0x00048168,0x00000000
+#define IPU_DI1_AW0__FULL              IPU_REGISTERS_OFFSET+0x00048168,0xffffffff
+#define IPU_DI1_AW0__DI1_AW_TRIG_SEL   IPU_REGISTERS_OFFSET+0x00048168,0xF0000000
+#define IPU_DI1_AW0__DI1_AW_HEND       IPU_REGISTERS_OFFSET+0x00048168,0x0FFF0000
+#define IPU_DI1_AW0__DI1_AW_HCOUNT_SEL IPU_REGISTERS_OFFSET+0x00048168,0x0000F000
+#define IPU_DI1_AW0__DI1_AW_HSTART     IPU_REGISTERS_OFFSET+0x00048168,0x00000FFF
+
+#define IPU_DI1_AW1__ADDR              IPU_REGISTERS_OFFSET+0x0004816C
+#define IPU_DI1_AW1__EMPTY             IPU_REGISTERS_OFFSET+0x0004816C,0x00000000
+#define IPU_DI1_AW1__FULL              IPU_REGISTERS_OFFSET+0x0004816C,0xffffffff
+#define IPU_DI1_AW1__DI1_AW_VEND       IPU_REGISTERS_OFFSET+0x0004816C,0x0FFF0000
+#define IPU_DI1_AW1__DI1_AW_VCOUNT_SEL IPU_REGISTERS_OFFSET+0x0004816C,0x0000F000
+#define IPU_DI1_AW1__DI1_AW_VSTART     IPU_REGISTERS_OFFSET+0x0004816C,0x00000FFF
+
+#define IPU_DI1_SCR_CONF__ADDR              IPU_REGISTERS_OFFSET+0x00048170
+#define IPU_DI1_SCR_CONF__EMPTY             IPU_REGISTERS_OFFSET+0x00048170,0x00000000
+#define IPU_DI1_SCR_CONF__FULL              IPU_REGISTERS_OFFSET+0x00048170,0xffffffff
+#define IPU_DI1_SCR_CONF__DI1_SCREEN_HEIGHT IPU_REGISTERS_OFFSET+0x00048170,0x00000FFF
+
+#define IPU_DI1_STAT__ADDR                IPU_REGISTERS_OFFSET+0x00048174
+#define IPU_DI1_STAT__EMPTY               IPU_REGISTERS_OFFSET+0x00048174,0x00000000
+#define IPU_DI1_STAT__FULL                IPU_REGISTERS_OFFSET+0x00048174,0xffffffff
+#define IPU_DI1_STAT__DI1_CNTR_FIFO_FULL  IPU_REGISTERS_OFFSET+0x00048174,0x00000008
+#define IPU_DI1_STAT__DI1_CNTR_FIFO_EMPTY IPU_REGISTERS_OFFSET+0x00048174,0x00000004
+#define IPU_DI1_STAT__DI1_READ_FIFO_FULL  IPU_REGISTERS_OFFSET+0x00048174,0x00000002
+#define IPU_DI1_STAT__DI1_READ_FIFO_EMPTY IPU_REGISTERS_OFFSET+0x00048174,0x00000001
+
+#define IPU_SMFC_MAP__ADDR    IPU_REGISTERS_OFFSET+0x00050000
+#define IPU_SMFC_MAP__EMPTY   IPU_REGISTERS_OFFSET+0x00050000,0x00000000
+#define IPU_SMFC_MAP__FULL    IPU_REGISTERS_OFFSET+0x00050000,0xffffffff
+#define IPU_SMFC_MAP__MAP_CH3 IPU_REGISTERS_OFFSET+0x00050000,0x00000E00
+#define IPU_SMFC_MAP__MAP_CH2 IPU_REGISTERS_OFFSET+0x00050000,0x000001C0
+#define IPU_SMFC_MAP__MAP_CH1 IPU_REGISTERS_OFFSET+0x00050000,0x00000038
+#define IPU_SMFC_MAP__MAP_CH0 IPU_REGISTERS_OFFSET+0x00050000,0x00000007
+
+#define IPU_SMFC_WMC__ADDR    IPU_REGISTERS_OFFSET+0x00050004
+#define IPU_SMFC_WMC__EMPTY   IPU_REGISTERS_OFFSET+0x00050004,0x00000000
+#define IPU_SMFC_WMC__FULL    IPU_REGISTERS_OFFSET+0x00050004,0xffffffff
+#define IPU_SMFC_WMC__WM3_CLR IPU_REGISTERS_OFFSET+0x00050004,0x0E000000
+#define IPU_SMFC_WMC__WM3_SET IPU_REGISTERS_OFFSET+0x00050004,0x01C00000
+#define IPU_SMFC_WMC__WM2_CLR IPU_REGISTERS_OFFSET+0x00050004,0x00380000
+#define IPU_SMFC_WMC__WM2_SET IPU_REGISTERS_OFFSET+0x00050004,0x00070000
+#define IPU_SMFC_WMC__WM1_CLR IPU_REGISTERS_OFFSET+0x00050004,0x00000E00
+#define IPU_SMFC_WMC__WM1_SET IPU_REGISTERS_OFFSET+0x00050004,0x000001C0
+#define IPU_SMFC_WMC__WM0_CLR IPU_REGISTERS_OFFSET+0x00050004,0x00000038
+#define IPU_SMFC_WMC__WM0_SET IPU_REGISTERS_OFFSET+0x00050004,0x00000007
+
+#define IPU_SMFC_BS__ADDR        IPU_REGISTERS_OFFSET+0x00050008
+#define IPU_SMFC_BS__EMPTY       IPU_REGISTERS_OFFSET+0x00050008,0x00000000
+#define IPU_SMFC_BS__FULL        IPU_REGISTERS_OFFSET+0x00050008,0xffffffff
+#define IPU_SMFC_BS__BURST3_SIZE IPU_REGISTERS_OFFSET+0x00050008,0x0000F000
+#define IPU_SMFC_BS__BURST2_SIZE IPU_REGISTERS_OFFSET+0x00050008,0x00000F00
+#define IPU_SMFC_BS__BURST1_SIZE IPU_REGISTERS_OFFSET+0x00050008,0x000000F0
+#define IPU_SMFC_BS__BURST0_SIZE IPU_REGISTERS_OFFSET+0x00050008,0x0000000F
+
+#define IPU_DC_READ_CH_CONF__ADDR                IPU_REGISTERS_OFFSET+0x00058000
+#define IPU_DC_READ_CH_CONF__EMPTY               IPU_REGISTERS_OFFSET+0x00058000,0x00000000
+#define IPU_DC_READ_CH_CONF__FULL                IPU_REGISTERS_OFFSET+0x00058000,0xffffffff
+#define IPU_DC_READ_CH_CONF__TIME_OUT_VALUE      IPU_REGISTERS_OFFSET+0x00058000,0xFFFF0000
+#define IPU_DC_READ_CH_CONF__CS_ID_3             IPU_REGISTERS_OFFSET+0x00058000,0x00000800
+#define IPU_DC_READ_CH_CONF__CS_ID_2             IPU_REGISTERS_OFFSET+0x00058000,0x00000400
+#define IPU_DC_READ_CH_CONF__CS_ID_1             IPU_REGISTERS_OFFSET+0x00058000,0x00000200
+#define IPU_DC_READ_CH_CONF__CS_ID_0             IPU_REGISTERS_OFFSET+0x00058000,0x00000100
+#define IPU_DC_READ_CH_CONF__CHAN_MASK_DEFAULT_0 IPU_REGISTERS_OFFSET+0x00058000,0x00000040
+#define IPU_DC_READ_CH_CONF__W_SIZE_0            IPU_REGISTERS_OFFSET+0x00058000,0x00000030
+#define IPU_DC_READ_CH_CONF__PROG_DISP_ID_0      IPU_REGISTERS_OFFSET+0x00058000,0x0000000C
+#define IPU_DC_READ_CH_CONF__PROG_DI_ID_0        IPU_REGISTERS_OFFSET+0x00058000,0x00000002
+#define IPU_DC_READ_CH_CONF__RD_CHANNEL_EN       IPU_REGISTERS_OFFSET+0x00058000,0x00000001
+
+#define IPU_DC_READ_CH_ADDR__ADDR      IPU_REGISTERS_OFFSET+0x00058004
+#define IPU_DC_READ_CH_ADDR__EMPTY     IPU_REGISTERS_OFFSET+0x00058004,0x00000000
+#define IPU_DC_READ_CH_ADDR__FULL      IPU_REGISTERS_OFFSET+0x00058004,0xffffffff
+#define IPU_DC_READ_CH_ADDR__ST_ADDR_0 IPU_REGISTERS_OFFSET+0x00058004,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_0__ADDR                   IPU_REGISTERS_OFFSET+0x00058008
+#define IPU_DC_RL0_CH_0__EMPTY                  IPU_REGISTERS_OFFSET+0x00058008,0x00000000
+#define IPU_DC_RL0_CH_0__FULL                   IPU_REGISTERS_OFFSET+0x00058008,0xffffffff
+#define IPU_DC_RL0_CH_0__COD_NL_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058008,0xFF000000
+#define IPU_DC_RL0_CH_0__COD_NL_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058008,0x000F0000
+#define IPU_DC_RL0_CH_0__COD_NF_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058008,0x0000FF00
+#define IPU_DC_RL0_CH_0__COD_NF_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058008,0x0000000F
+
+#define IPU_DC_RL1_CH_0__ADDR                       IPU_REGISTERS_OFFSET+0x0005800C
+#define IPU_DC_RL1_CH_0__EMPTY                      IPU_REGISTERS_OFFSET+0x0005800C,0x00000000
+#define IPU_DC_RL1_CH_0__FULL                       IPU_REGISTERS_OFFSET+0x0005800C,0xffffffff
+#define IPU_DC_RL1_CH_0__COD_NFIELD_START_CHAN_0    IPU_REGISTERS_OFFSET+0x0005800C,0xFF000000
+#define IPU_DC_RL1_CH_0__COD_NFIELD_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x0005800C,0x000F0000
+#define IPU_DC_RL1_CH_0__COD_EOF_START_CHAN_0       IPU_REGISTERS_OFFSET+0x0005800C,0x0000FF00
+#define IPU_DC_RL1_CH_0__COD_EOF_PRIORITY_CHAN_0    IPU_REGISTERS_OFFSET+0x0005800C,0x0000000F
+
+#define IPU_DC_RL2_CH_0__ADDR                        IPU_REGISTERS_OFFSET+0x00058010
+#define IPU_DC_RL2_CH_0__EMPTY                       IPU_REGISTERS_OFFSET+0x00058010,0x00000000
+#define IPU_DC_RL2_CH_0__FULL                        IPU_REGISTERS_OFFSET+0x00058010,0xffffffff
+#define IPU_DC_RL2_CH_0__COD_EOFIELD_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058010,0xFF000000
+#define IPU_DC_RL2_CH_0__COD_EOFIELD_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058010,0x000F0000
+#define IPU_DC_RL2_CH_0__COD_EOL_START_CHAN_0        IPU_REGISTERS_OFFSET+0x00058010,0x0000FF00
+#define IPU_DC_RL2_CH_0__COD_EOL_PRIORITY_CHAN_0     IPU_REGISTERS_OFFSET+0x00058010,0x0000000F
+
+#define IPU_DC_RL3_CH_0__ADDR                         IPU_REGISTERS_OFFSET+0x00058014
+#define IPU_DC_RL3_CH_0__EMPTY                        IPU_REGISTERS_OFFSET+0x00058014,0x00000000
+#define IPU_DC_RL3_CH_0__FULL                         IPU_REGISTERS_OFFSET+0x00058014,0xffffffff
+#define IPU_DC_RL3_CH_0__COD_NEW_CHAN_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058014,0xFF000000
+#define IPU_DC_RL3_CH_0__COD_NEW_CHAN_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058014,0x000F0000
+#define IPU_DC_RL3_CH_0__COD_NEW_ADDR_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058014,0x0000FF00
+#define IPU_DC_RL3_CH_0__COD_NEW_ADDR_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058014,0x0000000F
+
+#define IPU_DC_RL4_CH_0__ADDR                         IPU_REGISTERS_OFFSET+0x00058018
+#define IPU_DC_RL4_CH_0__EMPTY                        IPU_REGISTERS_OFFSET+0x00058018,0x00000000
+#define IPU_DC_RL4_CH_0__FULL                         IPU_REGISTERS_OFFSET+0x00058018,0xffffffff
+#define IPU_DC_RL4_CH_0__COD_NEW_DATA_START_CHAN_0    IPU_REGISTERS_OFFSET+0x00058018,0x0000FF00
+#define IPU_DC_RL4_CH_0__COD_NEW_DATA_PRIORITY_CHAN_0 IPU_REGISTERS_OFFSET+0x00058018,0x0000000F
+
+#define IPU_DC_WR_CH_CONF_1__ADDR                IPU_REGISTERS_OFFSET+0x0005801C
+#define IPU_DC_WR_CH_CONF_1__EMPTY               IPU_REGISTERS_OFFSET+0x0005801C,0x00000000
+#define IPU_DC_WR_CH_CONF_1__FULL                IPU_REGISTERS_OFFSET+0x0005801C,0xffffffff
+#define IPU_DC_WR_CH_CONF_1__PROG_START_TIME_1   IPU_REGISTERS_OFFSET+0x0005801C,0x07FF0000
+#define IPU_DC_WR_CH_CONF_1__FIELD_MODE_1        IPU_REGISTERS_OFFSET+0x0005801C,0x00000200
+#define IPU_DC_WR_CH_CONF_1__CHAN_MASK_DEFAULT_1 IPU_REGISTERS_OFFSET+0x0005801C,0x00000100
+#define IPU_DC_WR_CH_CONF_1__PROG_CHAN_TYP_1     IPU_REGISTERS_OFFSET+0x0005801C,0x000000E0
+#define IPU_DC_WR_CH_CONF_1__PROG_DISP_ID_1      IPU_REGISTERS_OFFSET+0x0005801C,0x00000018
+#define IPU_DC_WR_CH_CONF_1__PROG_DI_ID_1        IPU_REGISTERS_OFFSET+0x0005801C,0x00000004
+#define IPU_DC_WR_CH_CONF_1__W_SIZE_1            IPU_REGISTERS_OFFSET+0x0005801C,0x00000003
+
+#define IPU_DC_WR_CH_ADDR_1__ADDR      IPU_REGISTERS_OFFSET+0x00058020
+#define IPU_DC_WR_CH_ADDR_1__EMPTY     IPU_REGISTERS_OFFSET+0x00058020,0x00000000
+#define IPU_DC_WR_CH_ADDR_1__FULL      IPU_REGISTERS_OFFSET+0x00058020,0xffffffff
+#define IPU_DC_WR_CH_ADDR_1__ST_ADDR_1 IPU_REGISTERS_OFFSET+0x00058020,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_1__ADDR                   IPU_REGISTERS_OFFSET+0x00058024
+#define IPU_DC_RL0_CH_1__EMPTY                  IPU_REGISTERS_OFFSET+0x00058024,0x00000000
+#define IPU_DC_RL0_CH_1__FULL                   IPU_REGISTERS_OFFSET+0x00058024,0xffffffff
+#define IPU_DC_RL0_CH_1__COD_NL_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058024,0xFF000000
+#define IPU_DC_RL0_CH_1__COD_NL_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058024,0x000F0000
+#define IPU_DC_RL0_CH_1__COD_NF_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058024,0x0000FF00
+#define IPU_DC_RL0_CH_1__COD_NF_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058024,0x0000000F
+
+#define IPU_DC_RL1_CH_1__ADDR                       IPU_REGISTERS_OFFSET+0x00058028
+#define IPU_DC_RL1_CH_1__EMPTY                      IPU_REGISTERS_OFFSET+0x00058028,0x00000000
+#define IPU_DC_RL1_CH_1__FULL                       IPU_REGISTERS_OFFSET+0x00058028,0xffffffff
+#define IPU_DC_RL1_CH_1__COD_NFIELD_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058028,0xFF000000
+#define IPU_DC_RL1_CH_1__COD_NFIELD_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058028,0x000F0000
+#define IPU_DC_RL1_CH_1__COD_EOF_START_CHAN_1       IPU_REGISTERS_OFFSET+0x00058028,0x0000FF00
+#define IPU_DC_RL1_CH_1__COD_EOF_PRIORITY_CHAN_1    IPU_REGISTERS_OFFSET+0x00058028,0x0000000F
+
+#define IPU_DC_RL2_CH_1__ADDR                        IPU_REGISTERS_OFFSET+0x0005802C
+#define IPU_DC_RL2_CH_1__EMPTY                       IPU_REGISTERS_OFFSET+0x0005802C,0x00000000
+#define IPU_DC_RL2_CH_1__FULL                        IPU_REGISTERS_OFFSET+0x0005802C,0xffffffff
+#define IPU_DC_RL2_CH_1__COD_EOFIELD_START_CHAN_1    IPU_REGISTERS_OFFSET+0x0005802C,0xFF000000
+#define IPU_DC_RL2_CH_1__COD_EOFIELD_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x0005802C,0x000F0000
+#define IPU_DC_RL2_CH_1__COD_EOL_START_CHAN_1        IPU_REGISTERS_OFFSET+0x0005802C,0x0000FF00
+#define IPU_DC_RL2_CH_1__COD_EOL_PRIORITY_CHAN_1     IPU_REGISTERS_OFFSET+0x0005802C,0x0000000F
+
+#define IPU_DC_RL3_CH_1__ADDR                         IPU_REGISTERS_OFFSET+0x00058030
+#define IPU_DC_RL3_CH_1__EMPTY                        IPU_REGISTERS_OFFSET+0x00058030,0x00000000
+#define IPU_DC_RL3_CH_1__FULL                         IPU_REGISTERS_OFFSET+0x00058030,0xffffffff
+#define IPU_DC_RL3_CH_1__COD_NEW_CHAN_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058030,0xFF000000
+#define IPU_DC_RL3_CH_1__COD_NEW_CHAN_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058030,0x000F0000
+#define IPU_DC_RL3_CH_1__COD_NEW_ADDR_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058030,0x0000FF00
+#define IPU_DC_RL3_CH_1__COD_NEW_ADDR_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058030,0x0000000F
+
+#define IPU_DC_RL4_CH_1__ADDR                         IPU_REGISTERS_OFFSET+0x00058034
+#define IPU_DC_RL4_CH_1__EMPTY                        IPU_REGISTERS_OFFSET+0x00058034,0x00000000
+#define IPU_DC_RL4_CH_1__FULL                         IPU_REGISTERS_OFFSET+0x00058034,0xffffffff
+#define IPU_DC_RL4_CH_1__COD_NEW_DATA_START_CHAN_1    IPU_REGISTERS_OFFSET+0x00058034,0x0000FF00
+#define IPU_DC_RL4_CH_1__COD_NEW_DATA_PRIORITY_CHAN_1 IPU_REGISTERS_OFFSET+0x00058034,0x0000000F
+
+#define IPU_DC_WR_CH_CONF_2__ADDR                IPU_REGISTERS_OFFSET+0x00058038
+#define IPU_DC_WR_CH_CONF_2__EMPTY               IPU_REGISTERS_OFFSET+0x00058038,0x00000000
+#define IPU_DC_WR_CH_CONF_2__FULL                IPU_REGISTERS_OFFSET+0x00058038,0xffffffff
+#define IPU_DC_WR_CH_CONF_2__PROG_START_TIME_2   IPU_REGISTERS_OFFSET+0x00058038,0x07FF0000
+#define IPU_DC_WR_CH_CONF_2__CHAN_MASK_DEFAULT_2 IPU_REGISTERS_OFFSET+0x00058038,0x00000100
+#define IPU_DC_WR_CH_CONF_2__PROG_CHAN_TYP_2     IPU_REGISTERS_OFFSET+0x00058038,0x000000E0
+#define IPU_DC_WR_CH_CONF_2__PROG_DISP_ID_2      IPU_REGISTERS_OFFSET+0x00058038,0x00000018
+#define IPU_DC_WR_CH_CONF_2__PROG_DI_ID_2        IPU_REGISTERS_OFFSET+0x00058038,0x00000004
+#define IPU_DC_WR_CH_CONF_2__W_SIZE_2            IPU_REGISTERS_OFFSET+0x00058038,0x00000003
+
+#define IPU_DC_WR_CH_ADDR_2__ADDR      IPU_REGISTERS_OFFSET+0x0005803C
+#define IPU_DC_WR_CH_ADDR_2__EMPTY     IPU_REGISTERS_OFFSET+0x0005803C,0x00000000
+#define IPU_DC_WR_CH_ADDR_2__FULL      IPU_REGISTERS_OFFSET+0x0005803C,0xffffffff
+#define IPU_DC_WR_CH_ADDR_2__ST_ADDR_2 IPU_REGISTERS_OFFSET+0x0005803C,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_2__ADDR                   IPU_REGISTERS_OFFSET+0x00058040
+#define IPU_DC_RL0_CH_2__EMPTY                  IPU_REGISTERS_OFFSET+0x00058040,0x00000000
+#define IPU_DC_RL0_CH_2__FULL                   IPU_REGISTERS_OFFSET+0x00058040,0xffffffff
+#define IPU_DC_RL0_CH_2__COD_NL_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058040,0xFF000000
+#define IPU_DC_RL0_CH_2__COD_NL_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058040,0x000F0000
+#define IPU_DC_RL0_CH_2__COD_NF_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058040,0x0000FF00
+#define IPU_DC_RL0_CH_2__COD_NF_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058040,0x0000000F
+
+#define IPU_DC_RL1_CH_2__ADDR                       IPU_REGISTERS_OFFSET+0x00058044
+#define IPU_DC_RL1_CH_2__EMPTY                      IPU_REGISTERS_OFFSET+0x00058044,0x00000000
+#define IPU_DC_RL1_CH_2__FULL                       IPU_REGISTERS_OFFSET+0x00058044,0xffffffff
+#define IPU_DC_RL1_CH_2__COD_NFIELD_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058044,0xFF000000
+#define IPU_DC_RL1_CH_2__COD_NFIELD_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058044,0x000F0000
+#define IPU_DC_RL1_CH_2__COD_EOF_START_CHAN_2       IPU_REGISTERS_OFFSET+0x00058044,0x0000FF00
+#define IPU_DC_RL1_CH_2__COD_EOF_PRIORITY_CHAN_2    IPU_REGISTERS_OFFSET+0x00058044,0x0000000F
+
+#define IPU_DC_RL2_CH_2__ADDR                        IPU_REGISTERS_OFFSET+0x00058048
+#define IPU_DC_RL2_CH_2__EMPTY                       IPU_REGISTERS_OFFSET+0x00058048,0x00000000
+#define IPU_DC_RL2_CH_2__FULL                        IPU_REGISTERS_OFFSET+0x00058048,0xffffffff
+#define IPU_DC_RL2_CH_2__COD_EOFIELD_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058048,0xFF000000
+#define IPU_DC_RL2_CH_2__COD_EOFIELD_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058048,0x000F0000
+#define IPU_DC_RL2_CH_2__COD_EOL_START_CHAN_2        IPU_REGISTERS_OFFSET+0x00058048,0x0000FF00
+#define IPU_DC_RL2_CH_2__COD_EOL_PRIORITY_CHAN_2     IPU_REGISTERS_OFFSET+0x00058048,0x0000000F
+
+#define IPU_DC_RL3_CH_2__ADDR                         IPU_REGISTERS_OFFSET+0x0005804C
+#define IPU_DC_RL3_CH_2__EMPTY                        IPU_REGISTERS_OFFSET+0x0005804C,0x00000000
+#define IPU_DC_RL3_CH_2__FULL                         IPU_REGISTERS_OFFSET+0x0005804C,0xffffffff
+#define IPU_DC_RL3_CH_2__COD_NEW_CHAN_START_CHAN_2    IPU_REGISTERS_OFFSET+0x0005804C,0xFF000000
+#define IPU_DC_RL3_CH_2__COD_NEW_CHAN_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x0005804C,0x000F0000
+#define IPU_DC_RL3_CH_2__COD_NEW_ADDR_START_CHAN_2    IPU_REGISTERS_OFFSET+0x0005804C,0x0000FF00
+#define IPU_DC_RL3_CH_2__COD_NEW_ADDR_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x0005804C,0x0000000F
+
+#define IPU_DC_RL4_CH_2__ADDR                         IPU_REGISTERS_OFFSET+0x00058050
+#define IPU_DC_RL4_CH_2__EMPTY                        IPU_REGISTERS_OFFSET+0x00058050,0x00000000
+#define IPU_DC_RL4_CH_2__FULL                         IPU_REGISTERS_OFFSET+0x00058050,0xffffffff
+#define IPU_DC_RL4_CH_2__COD_NEW_DATA_START_CHAN_2    IPU_REGISTERS_OFFSET+0x00058050,0x0000FF00
+#define IPU_DC_RL4_CH_2__COD_NEW_DATA_PRIORITY_CHAN_2 IPU_REGISTERS_OFFSET+0x00058050,0x0000000F
+
+#define IPU_DC_CMD_CH_CONF_3__ADDR                      IPU_REGISTERS_OFFSET+0x00058054
+#define IPU_DC_CMD_CH_CONF_3__EMPTY                     IPU_REGISTERS_OFFSET+0x00058054,0x00000000
+#define IPU_DC_CMD_CH_CONF_3__FULL                      IPU_REGISTERS_OFFSET+0x00058054,0xffffffff
+#define IPU_DC_CMD_CH_CONF_3__COD_CMND_START_CHAN_RS1_3 IPU_REGISTERS_OFFSET+0x00058054,0xFF000000
+#define IPU_DC_CMD_CH_CONF_3__COD_CMND_START_CHAN_RS0_3 IPU_REGISTERS_OFFSET+0x00058054,0x0000FF00
+#define IPU_DC_CMD_CH_CONF_3__W_SIZE_3                  IPU_REGISTERS_OFFSET+0x00058054,0x00000003
+
+#define IPU_DC_CMD_CH_CONF_4__ADDR                      IPU_REGISTERS_OFFSET+0x00058058
+#define IPU_DC_CMD_CH_CONF_4__EMPTY                     IPU_REGISTERS_OFFSET+0x00058058,0x00000000
+#define IPU_DC_CMD_CH_CONF_4__FULL                      IPU_REGISTERS_OFFSET+0x00058058,0xffffffff
+#define IPU_DC_CMD_CH_CONF_4__COD_CMND_START_CHAN_RS1_4 IPU_REGISTERS_OFFSET+0x00058058,0xFF000000
+#define IPU_DC_CMD_CH_CONF_4__COD_CMND_START_CHAN_RS0_4 IPU_REGISTERS_OFFSET+0x00058058,0x0000FF00
+#define IPU_DC_CMD_CH_CONF_4__W_SIZE_4                  IPU_REGISTERS_OFFSET+0x00058058,0x00000003
+
+#define IPU_DC_WR_CH_CONF_5__ADDR                IPU_REGISTERS_OFFSET+0x0005805C
+#define IPU_DC_WR_CH_CONF_5__EMPTY               IPU_REGISTERS_OFFSET+0x0005805C,0x00000000
+#define IPU_DC_WR_CH_CONF_5__FULL                IPU_REGISTERS_OFFSET+0x0005805C,0xffffffff
+#define IPU_DC_WR_CH_CONF_5__PROG_START_TIME_5   IPU_REGISTERS_OFFSET+0x0005805C,0x07FF0000
+#define IPU_DC_WR_CH_CONF_5__FIELD_MODE_5        IPU_REGISTERS_OFFSET+0x0005805C,0x00000200
+#define IPU_DC_WR_CH_CONF_5__CHAN_MASK_DEFAULT_5 IPU_REGISTERS_OFFSET+0x0005805C,0x00000100
+#define IPU_DC_WR_CH_CONF_5__PROG_CHAN_TYP_5     IPU_REGISTERS_OFFSET+0x0005805C,0x000000E0
+#define IPU_DC_WR_CH_CONF_5__PROG_DISP_ID_5      IPU_REGISTERS_OFFSET+0x0005805C,0x00000018
+#define IPU_DC_WR_CH_CONF_5__PROG_DI_ID_5        IPU_REGISTERS_OFFSET+0x0005805C,0x00000004
+#define IPU_DC_WR_CH_CONF_5__W_SIZE_5            IPU_REGISTERS_OFFSET+0x0005805C,0x00000003
+
+#define IPU_DC_WR_CH_ADDR_5__ADDR      IPU_REGISTERS_OFFSET+0x00058060
+#define IPU_DC_WR_CH_ADDR_5__EMPTY     IPU_REGISTERS_OFFSET+0x00058060,0x00000000
+#define IPU_DC_WR_CH_ADDR_5__FULL      IPU_REGISTERS_OFFSET+0x00058060,0xffffffff
+#define IPU_DC_WR_CH_ADDR_5__ST_ADDR_5 IPU_REGISTERS_OFFSET+0x00058060,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_5__ADDR                   IPU_REGISTERS_OFFSET+0x00058064
+#define IPU_DC_RL0_CH_5__EMPTY                  IPU_REGISTERS_OFFSET+0x00058064,0x00000000
+#define IPU_DC_RL0_CH_5__FULL                   IPU_REGISTERS_OFFSET+0x00058064,0xffffffff
+#define IPU_DC_RL0_CH_5__COD_NL_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058064,0xFF000000
+#define IPU_DC_RL0_CH_5__COD_NL_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058064,0x000F0000
+#define IPU_DC_RL0_CH_5__COD_NF_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058064,0x0000FF00
+#define IPU_DC_RL0_CH_5__COD_NF_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058064,0x0000000F
+
+#define IPU_DC_RL1_CH_5__ADDR                       IPU_REGISTERS_OFFSET+0x00058068
+#define IPU_DC_RL1_CH_5__EMPTY                      IPU_REGISTERS_OFFSET+0x00058068,0x00000000
+#define IPU_DC_RL1_CH_5__FULL                       IPU_REGISTERS_OFFSET+0x00058068,0xffffffff
+#define IPU_DC_RL1_CH_5__COD_NFIELD_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058068,0xFF000000
+#define IPU_DC_RL1_CH_5__COD_NFIELD_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058068,0x000F0000
+#define IPU_DC_RL1_CH_5__COD_EOF_START_CHAN_5       IPU_REGISTERS_OFFSET+0x00058068,0x0000FF00
+#define IPU_DC_RL1_CH_5__COD_EOF_PRIORITY_CHAN_5    IPU_REGISTERS_OFFSET+0x00058068,0x0000000F
+
+#define IPU_DC_RL2_CH_5__ADDR                        IPU_REGISTERS_OFFSET+0x0005806C
+#define IPU_DC_RL2_CH_5__EMPTY                       IPU_REGISTERS_OFFSET+0x0005806C,0x00000000
+#define IPU_DC_RL2_CH_5__FULL                        IPU_REGISTERS_OFFSET+0x0005806C,0xffffffff
+#define IPU_DC_RL2_CH_5__COD_EOFIELD_START_CHAN_5    IPU_REGISTERS_OFFSET+0x0005806C,0xFF000000
+#define IPU_DC_RL2_CH_5__COD_EOFIELD_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x0005806C,0x000F0000
+#define IPU_DC_RL2_CH_5__COD_EOL_START_CHAN_5        IPU_REGISTERS_OFFSET+0x0005806C,0x0000FF00
+#define IPU_DC_RL2_CH_5__COD_EOL_PRIORITY_CHAN_5     IPU_REGISTERS_OFFSET+0x0005806C,0x0000000F
+
+#define IPU_DC_RL3_CH_5__ADDR                         IPU_REGISTERS_OFFSET+0x00058070
+#define IPU_DC_RL3_CH_5__EMPTY                        IPU_REGISTERS_OFFSET+0x00058070,0x00000000
+#define IPU_DC_RL3_CH_5__FULL                         IPU_REGISTERS_OFFSET+0x00058070,0xffffffff
+#define IPU_DC_RL3_CH_5__COD_NEW_CHAN_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058070,0xFF000000
+#define IPU_DC_RL3_CH_5__COD_NEW_CHAN_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058070,0x000F0000
+#define IPU_DC_RL3_CH_5__COD_NEW_ADDR_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058070,0x0000FF00
+#define IPU_DC_RL3_CH_5__COD_NEW_ADDR_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058070,0x0000000F
+
+#define IPU_DC_RL4_CH_5__ADDR                         IPU_REGISTERS_OFFSET+0x00058074
+#define IPU_DC_RL4_CH_5__EMPTY                        IPU_REGISTERS_OFFSET+0x00058074,0x00000000
+#define IPU_DC_RL4_CH_5__FULL                         IPU_REGISTERS_OFFSET+0x00058074,0xffffffff
+#define IPU_DC_RL4_CH_5__COD_NEW_DATA_START_CHAN_5    IPU_REGISTERS_OFFSET+0x00058074,0x0000FF00
+#define IPU_DC_RL4_CH_5__COD_NEW_DATA_PRIORITY_CHAN_5 IPU_REGISTERS_OFFSET+0x00058074,0x0000000F
+
+#define IPU_DC_WR_CH_CONF_6__ADDR                IPU_REGISTERS_OFFSET+0x00058078
+#define IPU_DC_WR_CH_CONF_6__EMPTY               IPU_REGISTERS_OFFSET+0x00058078,0x00000000
+#define IPU_DC_WR_CH_CONF_6__FULL                IPU_REGISTERS_OFFSET+0x00058078,0xffffffff
+#define IPU_DC_WR_CH_CONF_6__PROG_START_TIME_6   IPU_REGISTERS_OFFSET+0x00058078,0x07FF0000
+#define IPU_DC_WR_CH_CONF_6__CHAN_MASK_DEFAULT_6 IPU_REGISTERS_OFFSET+0x00058078,0x00000100
+#define IPU_DC_WR_CH_CONF_6__PROG_CHAN_TYP_6     IPU_REGISTERS_OFFSET+0x00058078,0x000000E0
+#define IPU_DC_WR_CH_CONF_6__PROG_DISP_ID_6      IPU_REGISTERS_OFFSET+0x00058078,0x00000018
+#define IPU_DC_WR_CH_CONF_6__PROG_DI_ID_6        IPU_REGISTERS_OFFSET+0x00058078,0x00000004
+#define IPU_DC_WR_CH_CONF_6__W_SIZE_6            IPU_REGISTERS_OFFSET+0x00058078,0x00000003
+
+#define IPU_DC_WR_CH_ADDR_6__ADDR      IPU_REGISTERS_OFFSET+0x0005807C
+#define IPU_DC_WR_CH_ADDR_6__EMPTY     IPU_REGISTERS_OFFSET+0x0005807C,0x00000000
+#define IPU_DC_WR_CH_ADDR_6__FULL      IPU_REGISTERS_OFFSET+0x0005807C,0xffffffff
+#define IPU_DC_WR_CH_ADDR_6__ST_ADDR_6 IPU_REGISTERS_OFFSET+0x0005807C,0x1FFFFFFF
+
+#define IPU_DC_RL0_CH_6__ADDR                   IPU_REGISTERS_OFFSET+0x00058080
+#define IPU_DC_RL0_CH_6__EMPTY                  IPU_REGISTERS_OFFSET+0x00058080,0x00000000
+#define IPU_DC_RL0_CH_6__FULL                   IPU_REGISTERS_OFFSET+0x00058080,0xffffffff
+#define IPU_DC_RL0_CH_6__COD_NL_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058080,0xFF000000
+#define IPU_DC_RL0_CH_6__COD_NL_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058080,0x000F0000
+#define IPU_DC_RL0_CH_6__COD_NF_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058080,0x0000FF00
+#define IPU_DC_RL0_CH_6__COD_NF_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058080,0x0000000F
+
+#define IPU_DC_RL1_CH_6__ADDR                       IPU_REGISTERS_OFFSET+0x00058084
+#define IPU_DC_RL1_CH_6__EMPTY                      IPU_REGISTERS_OFFSET+0x00058084,0x00000000
+#define IPU_DC_RL1_CH_6__FULL                       IPU_REGISTERS_OFFSET+0x00058084,0xffffffff
+#define IPU_DC_RL1_CH_6__COD_NFIELD_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058084,0xFF000000
+#define IPU_DC_RL1_CH_6__COD_NFIELD_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058084,0x000F0000
+#define IPU_DC_RL1_CH_6__COD_EOF_START_CHAN_6       IPU_REGISTERS_OFFSET+0x00058084,0x0000FF00
+#define IPU_DC_RL1_CH_6__COD_EOF_PRIORITY_CHAN_6    IPU_REGISTERS_OFFSET+0x00058084,0x0000000F
+
+#define IPU_DC_RL2_CH_6__ADDR                        IPU_REGISTERS_OFFSET+0x00058088
+#define IPU_DC_RL2_CH_6__EMPTY                       IPU_REGISTERS_OFFSET+0x00058088,0x00000000
+#define IPU_DC_RL2_CH_6__FULL                        IPU_REGISTERS_OFFSET+0x00058088,0xffffffff
+#define IPU_DC_RL2_CH_6__COD_EOFIELD_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058088,0xFF000000
+#define IPU_DC_RL2_CH_6__COD_EOFIELD_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058088,0x000F0000
+#define IPU_DC_RL2_CH_6__COD_EOL_START_CHAN_6        IPU_REGISTERS_OFFSET+0x00058088,0x0000FF00
+#define IPU_DC_RL2_CH_6__COD_EOL_PRIORITY_CHAN_6     IPU_REGISTERS_OFFSET+0x00058088,0x0000000F
+
+#define IPU_DC_RL3_CH_6__ADDR                         IPU_REGISTERS_OFFSET+0x0005808C
+#define IPU_DC_RL3_CH_6__EMPTY                        IPU_REGISTERS_OFFSET+0x0005808C,0x00000000
+#define IPU_DC_RL3_CH_6__FULL                         IPU_REGISTERS_OFFSET+0x0005808C,0xffffffff
+#define IPU_DC_RL3_CH_6__COD_NEW_CHAN_START_CHAN_6    IPU_REGISTERS_OFFSET+0x0005808C,0xFF000000
+#define IPU_DC_RL3_CH_6__COD_NEW_CHAN_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x0005808C,0x000F0000
+#define IPU_DC_RL3_CH_6__COD_NEW_ADDR_START_CHAN_6    IPU_REGISTERS_OFFSET+0x0005808C,0x0000FF00
+#define IPU_DC_RL3_CH_6__COD_NEW_ADDR_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x0005808C,0x0000000F
+
+#define IPU_DC_RL4_CH_6__ADDR                         IPU_REGISTERS_OFFSET+0x00058090
+#define IPU_DC_RL4_CH_6__EMPTY                        IPU_REGISTERS_OFFSET+0x00058090,0x00000000
+#define IPU_DC_RL4_CH_6__FULL                         IPU_REGISTERS_OFFSET+0x00058090,0xffffffff
+#define IPU_DC_RL4_CH_6__COD_NEW_DATA_START_CHAN_6    IPU_REGISTERS_OFFSET+0x00058090,0x0000FF00
+#define IPU_DC_RL4_CH_6__COD_NEW_DATA_PRIORITY_CHAN_6 IPU_REGISTERS_OFFSET+0x00058090,0x0000000F
+
+#define IPU_DC_WR_CH_CONF1_8__ADDR                IPU_REGISTERS_OFFSET+0x00058094
+#define IPU_DC_WR_CH_CONF1_8__EMPTY               IPU_REGISTERS_OFFSET+0x00058094,0x00000000
+#define IPU_DC_WR_CH_CONF1_8__FULL                IPU_REGISTERS_OFFSET+0x00058094,0xffffffff
+#define IPU_DC_WR_CH_CONF1_8__MCU_DISP_ID_8       IPU_REGISTERS_OFFSET+0x00058094,0x00000018
+#define IPU_DC_WR_CH_CONF1_8__CHAN_MASK_DEFAULT_8 IPU_REGISTERS_OFFSET+0x00058094,0x00000004
+#define IPU_DC_WR_CH_CONF1_8__W_SIZE_8            IPU_REGISTERS_OFFSET+0x00058094,0x00000003
+
+#define IPU_DC_WR_CH_CONF2_8__ADDR                IPU_REGISTERS_OFFSET+0x00058098
+#define IPU_DC_WR_CH_CONF2_8__EMPTY               IPU_REGISTERS_OFFSET+0x00058098,0x00000000
+#define IPU_DC_WR_CH_CONF2_8__FULL                IPU_REGISTERS_OFFSET+0x00058098,0xffffffff
+#define IPU_DC_WR_CH_CONF2_8__NEW_ADDR_SPACE_SA_8 IPU_REGISTERS_OFFSET+0x00058098,0x1FFFFFFF
+
+#define IPU_DC_RL1_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x0005809C
+#define IPU_DC_RL1_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x0005809C,0x00000000
+#define IPU_DC_RL1_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x0005809C,0xffffffff
+#define IPU_DC_RL1_CH_8__COD_NEW_ADDR_START_CHAN_W_8_1 IPU_REGISTERS_OFFSET+0x0005809C,0xFF000000
+#define IPU_DC_RL1_CH_8__COD_NEW_ADDR_START_CHAN_W_8_0 IPU_REGISTERS_OFFSET+0x0005809C,0x0000FF00
+#define IPU_DC_RL1_CH_8__COD_NEW_ADDR_PRIORITY_CHAN_8  IPU_REGISTERS_OFFSET+0x0005809C,0x0000000F
+
+#define IPU_DC_RL2_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580A0
+#define IPU_DC_RL2_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580A0,0x00000000
+#define IPU_DC_RL2_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580A0,0xffffffff
+#define IPU_DC_RL2_CH_8__COD_NEW_CHAN_START_CHAN_W_8_1 IPU_REGISTERS_OFFSET+0x000580A0,0xFF000000
+#define IPU_DC_RL2_CH_8__COD_NEW_CHAN_START_CHAN_W_8_0 IPU_REGISTERS_OFFSET+0x000580A0,0x0000FF00
+#define IPU_DC_RL2_CH_8__COD_NEW_CHAN_PRIORITY_CHAN_8  IPU_REGISTERS_OFFSET+0x000580A0,0x0000000F
+
+#define IPU_DC_RL3_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580A4
+#define IPU_DC_RL3_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580A4,0x00000000
+#define IPU_DC_RL3_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580A4,0xffffffff
+#define IPU_DC_RL3_CH_8__COD_NEW_DATA_START_CHAN_W_8_1 IPU_REGISTERS_OFFSET+0x000580A4,0xFF000000
+#define IPU_DC_RL3_CH_8__COD_NEW_DATA_START_CHAN_W_8_0 IPU_REGISTERS_OFFSET+0x000580A4,0x0000FF00
+#define IPU_DC_RL3_CH_8__COD_NEW_DATA_PRIORITY_CHAN_8  IPU_REGISTERS_OFFSET+0x000580A4,0x0000000F
+
+#define IPU_DC_RL4_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580A8
+#define IPU_DC_RL4_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580A8,0x00000000
+#define IPU_DC_RL4_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580A8,0xffffffff
+#define IPU_DC_RL4_CH_8__COD_NEW_ADDR_START_CHAN_R_8_1 IPU_REGISTERS_OFFSET+0x000580A8,0xFF000000
+#define IPU_DC_RL4_CH_8__COD_NEW_ADDR_START_CHAN_R_8_0 IPU_REGISTERS_OFFSET+0x000580A8,0x0000FF00
+
+#define IPU_DC_RL5_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580AC
+#define IPU_DC_RL5_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580AC,0x00000000
+#define IPU_DC_RL5_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580AC,0xffffffff
+#define IPU_DC_RL5_CH_8__COD_NEW_CHAN_START_CHAN_R_8_1 IPU_REGISTERS_OFFSET+0x000580AC,0xFF000000
+#define IPU_DC_RL5_CH_8__COD_NEW_CHAN_START_CHAN_R_8_0 IPU_REGISTERS_OFFSET+0x000580AC,0x0000FF00
+
+#define IPU_DC_RL6_CH_8__ADDR                          IPU_REGISTERS_OFFSET+0x000580B0
+#define IPU_DC_RL6_CH_8__EMPTY                         IPU_REGISTERS_OFFSET+0x000580B0,0x00000000
+#define IPU_DC_RL6_CH_8__FULL                          IPU_REGISTERS_OFFSET+0x000580B0,0xffffffff
+#define IPU_DC_RL6_CH_8__COD_NEW_DATA_START_CHAN_R_8_1 IPU_REGISTERS_OFFSET+0x000580B0,0xFF000000
+#define IPU_DC_RL6_CH_8__COD_NEW_DATA_START_CHAN_R_8_0 IPU_REGISTERS_OFFSET+0x000580B0,0x0000FF00
+
+#define IPU_DC_WR_CH_CONF1_9__ADDR                IPU_REGISTERS_OFFSET+0x000580B4
+#define IPU_DC_WR_CH_CONF1_9__EMPTY               IPU_REGISTERS_OFFSET+0x000580B4,0x00000000
+#define IPU_DC_WR_CH_CONF1_9__FULL                IPU_REGISTERS_OFFSET+0x000580B4,0xffffffff
+#define IPU_DC_WR_CH_CONF1_9__MCU_DISP_ID_9       IPU_REGISTERS_OFFSET+0x000580B4,0x00000018
+#define IPU_DC_WR_CH_CONF1_9__CHAN_MASK_DEFAULT_9 IPU_REGISTERS_OFFSET+0x000580B4,0x00000004
+#define IPU_DC_WR_CH_CONF1_9__W_SIZE_9            IPU_REGISTERS_OFFSET+0x000580B4,0x00000003
+
+#define IPU_DC_WR_CH_CONF2_9__ADDR                IPU_REGISTERS_OFFSET+0x000580B8
+#define IPU_DC_WR_CH_CONF2_9__EMPTY               IPU_REGISTERS_OFFSET+0x000580B8,0x00000000
+#define IPU_DC_WR_CH_CONF2_9__FULL                IPU_REGISTERS_OFFSET+0x000580B8,0xffffffff
+#define IPU_DC_WR_CH_CONF2_9__NEW_ADDR_SPACE_SA_9 IPU_REGISTERS_OFFSET+0x000580B8,0x1FFFFFFF
+
+#define IPU_DC_RL1_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580BC
+#define IPU_DC_RL1_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580BC,0x00000000
+#define IPU_DC_RL1_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580BC,0xffffffff
+#define IPU_DC_RL1_CH_9__COD_NEW_ADDR_START_CHAN_W_9_1 IPU_REGISTERS_OFFSET+0x000580BC,0xFF000000
+#define IPU_DC_RL1_CH_9__COD_NEW_ADDR_START_CHAN_W_9_0 IPU_REGISTERS_OFFSET+0x000580BC,0x0000FF00
+#define IPU_DC_RL1_CH_9__COD_NEW_ADDR_PRIORITY_CHAN_9  IPU_REGISTERS_OFFSET+0x000580BC,0x0000000F
+
+#define IPU_DC_RL2_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580C0
+#define IPU_DC_RL2_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580C0,0x00000000
+#define IPU_DC_RL2_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580C0,0xffffffff
+#define IPU_DC_RL2_CH_9__COD_NEW_CHAN_START_CHAN_W_9_1 IPU_REGISTERS_OFFSET+0x000580C0,0xFF000000
+#define IPU_DC_RL2_CH_9__COD_NEW_CHAN_START_CHAN_W_9_0 IPU_REGISTERS_OFFSET+0x000580C0,0x0000FF00
+#define IPU_DC_RL2_CH_9__COD_NEW_CHAN_PRIORITY_CHAN_9  IPU_REGISTERS_OFFSET+0x000580C0,0x0000000F
+
+#define IPU_DC_RL3_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580C4
+#define IPU_DC_RL3_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580C4,0x00000000
+#define IPU_DC_RL3_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580C4,0xffffffff
+#define IPU_DC_RL3_CH_9__COD_NEW_DATA_START_CHAN_W_9_1 IPU_REGISTERS_OFFSET+0x000580C4,0xFF000000
+#define IPU_DC_RL3_CH_9__COD_NEW_DATA_START_CHAN_W_9_0 IPU_REGISTERS_OFFSET+0x000580C4,0x0000FF00
+#define IPU_DC_RL3_CH_9__COD_NEW_DATA_PRIORITY_CHAN_9  IPU_REGISTERS_OFFSET+0x000580C4,0x0000000F
+
+#define IPU_DC_RL4_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580C8
+#define IPU_DC_RL4_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580C8,0x00000000
+#define IPU_DC_RL4_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580C8,0xffffffff
+#define IPU_DC_RL4_CH_9__COD_NEW_ADDR_START_CHAN_R_9_1 IPU_REGISTERS_OFFSET+0x000580C8,0xFF000000
+#define IPU_DC_RL4_CH_9__COD_NEW_ADDR_START_CHAN_R_9_0 IPU_REGISTERS_OFFSET+0x000580C8,0x0000FF00
+
+#define IPU_DC_RL5_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580CC
+#define IPU_DC_RL5_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580CC,0x00000000
+#define IPU_DC_RL5_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580CC,0xffffffff
+#define IPU_DC_RL5_CH_9__COD_NEW_CHAN_START_CHAN_R_9_1 IPU_REGISTERS_OFFSET+0x000580CC,0xFF000000
+#define IPU_DC_RL5_CH_9__COD_NEW_CHAN_START_CHAN_R_9_0 IPU_REGISTERS_OFFSET+0x000580CC,0x0000FF00
+
+#define IPU_DC_RL6_CH_9__ADDR                          IPU_REGISTERS_OFFSET+0x000580D0
+#define IPU_DC_RL6_CH_9__EMPTY                         IPU_REGISTERS_OFFSET+0x000580D0,0x00000000
+#define IPU_DC_RL6_CH_9__FULL                          IPU_REGISTERS_OFFSET+0x000580D0,0xffffffff
+#define IPU_DC_RL6_CH_9__COD_NEW_DATA_START_CHAN_R_9_1 IPU_REGISTERS_OFFSET+0x000580D0,0xFF000000
+#define IPU_DC_RL6_CH_9__COD_NEW_DATA_START_CHAN_R_9_0 IPU_REGISTERS_OFFSET+0x000580D0,0x0000FF00
+
+#define IPU_DC_GEN__ADDR            IPU_REGISTERS_OFFSET+0x000580D4
+#define IPU_DC_GEN__EMPTY           IPU_REGISTERS_OFFSET+0x000580D4,0x00000000
+#define IPU_DC_GEN__FULL            IPU_REGISTERS_OFFSET+0x000580D4,0xffffffff
+#define IPU_DC_GEN__DC_BK_EN        IPU_REGISTERS_OFFSET+0x000580D4,0x01000000
+#define IPU_DC_GEN__DC_BKDIV        IPU_REGISTERS_OFFSET+0x000580D4,0x00FF0000
+#define IPU_DC_GEN__DC_CH5_TYPE     IPU_REGISTERS_OFFSET+0x000580D4,0x00000100
+#define IPU_DC_GEN__SYNC_PRIORITY_1 IPU_REGISTERS_OFFSET+0x000580D4,0x00000080
+#define IPU_DC_GEN__SYNC_PRIORITY_5 IPU_REGISTERS_OFFSET+0x000580D4,0x00000040
+#define IPU_DC_GEN__MASK4CHAN_5     IPU_REGISTERS_OFFSET+0x000580D4,0x00000020
+#define IPU_DC_GEN__MASK_EN         IPU_REGISTERS_OFFSET+0x000580D4,0x00000010
+#define IPU_DC_GEN__SYNC_1_6        IPU_REGISTERS_OFFSET+0x000580D4,0x00000006
+
+#define IPU_DC_DISP_CONF1_0__ADDR                IPU_REGISTERS_OFFSET+0x000580D8
+#define IPU_DC_DISP_CONF1_0__EMPTY               IPU_REGISTERS_OFFSET+0x000580D8,0x00000000
+#define IPU_DC_DISP_CONF1_0__FULL                IPU_REGISTERS_OFFSET+0x000580D8,0xffffffff
+#define IPU_DC_DISP_CONF1_0__DISP_RD_VALUE_PTR_0 IPU_REGISTERS_OFFSET+0x000580D8,0x00000080
+#define IPU_DC_DISP_CONF1_0__MCU_ACC_LB_MASK_0   IPU_REGISTERS_OFFSET+0x000580D8,0x00000040
+#define IPU_DC_DISP_CONF1_0__ADDR_BE_L_INC_0     IPU_REGISTERS_OFFSET+0x000580D8,0x00000030
+#define IPU_DC_DISP_CONF1_0__ADDR_INCREMENT_0    IPU_REGISTERS_OFFSET+0x000580D8,0x0000000C
+#define IPU_DC_DISP_CONF1_0__DISP_TYP_0          IPU_REGISTERS_OFFSET+0x000580D8,0x00000003
+
+#define IPU_DC_DISP_CONF1_1__ADDR                IPU_REGISTERS_OFFSET+0x000580DC
+#define IPU_DC_DISP_CONF1_1__EMPTY               IPU_REGISTERS_OFFSET+0x000580DC,0x00000000
+#define IPU_DC_DISP_CONF1_1__FULL                IPU_REGISTERS_OFFSET+0x000580DC,0xffffffff
+#define IPU_DC_DISP_CONF1_1__DISP_RD_VALUE_PTR_1 IPU_REGISTERS_OFFSET+0x000580DC,0x00000080
+#define IPU_DC_DISP_CONF1_1__MCU_ACC_LB_MASK_1   IPU_REGISTERS_OFFSET+0x000580DC,0x00000040
+#define IPU_DC_DISP_CONF1_1__ADDR_BE_L_INC_1     IPU_REGISTERS_OFFSET+0x000580DC,0x00000030
+#define IPU_DC_DISP_CONF1_1__ADDR_INCREMENT_1    IPU_REGISTERS_OFFSET+0x000580DC,0x0000000C
+#define IPU_DC_DISP_CONF1_1__DISP_TYP_1          IPU_REGISTERS_OFFSET+0x000580DC,0x00000003
+
+#define IPU_DC_DISP_CONF1_2__ADDR                IPU_REGISTERS_OFFSET+0x000580E0
+#define IPU_DC_DISP_CONF1_2__EMPTY               IPU_REGISTERS_OFFSET+0x000580E0,0x00000000
+#define IPU_DC_DISP_CONF1_2__FULL                IPU_REGISTERS_OFFSET+0x000580E0,0xffffffff
+#define IPU_DC_DISP_CONF1_2__DISP_RD_VALUE_PTR_2 IPU_REGISTERS_OFFSET+0x000580E0,0x00000080
+#define IPU_DC_DISP_CONF1_2__MCU_ACC_LB_MASK_2   IPU_REGISTERS_OFFSET+0x000580E0,0x00000040
+#define IPU_DC_DISP_CONF1_2__ADDR_BE_L_INC_2     IPU_REGISTERS_OFFSET+0x000580E0,0x00000030
+#define IPU_DC_DISP_CONF1_2__ADDR_INCREMENT_2    IPU_REGISTERS_OFFSET+0x000580E0,0x0000000C
+#define IPU_DC_DISP_CONF1_2__DISP_TYP_2          IPU_REGISTERS_OFFSET+0x000580E0,0x00000003
+
+#define IPU_DC_DISP_CONF1_3__ADDR                IPU_REGISTERS_OFFSET+0x000580E4
+#define IPU_DC_DISP_CONF1_3__EMPTY               IPU_REGISTERS_OFFSET+0x000580E4,0x00000000
+#define IPU_DC_DISP_CONF1_3__FULL                IPU_REGISTERS_OFFSET+0x000580E4,0xffffffff
+#define IPU_DC_DISP_CONF1_3__DISP_RD_VALUE_PTR_3 IPU_REGISTERS_OFFSET+0x000580E4,0x00000080
+#define IPU_DC_DISP_CONF1_3__MCU_ACC_LB_MASK_3   IPU_REGISTERS_OFFSET+0x000580E4,0x00000040
+#define IPU_DC_DISP_CONF1_3__ADDR_BE_L_INC_3     IPU_REGISTERS_OFFSET+0x000580E4,0x00000030
+#define IPU_DC_DISP_CONF1_3__ADDR_INCREMENT_3    IPU_REGISTERS_OFFSET+0x000580E4,0x0000000C
+#define IPU_DC_DISP_CONF1_3__DISP_TYP_3          IPU_REGISTERS_OFFSET+0x000580E4,0x00000003
+
+#define IPU_DC_DISP_CONF2_0__ADDR  IPU_REGISTERS_OFFSET+0x000580E8
+#define IPU_DC_DISP_CONF2_0__EMPTY IPU_REGISTERS_OFFSET+0x000580E8,0x00000000
+#define IPU_DC_DISP_CONF2_0__FULL  IPU_REGISTERS_OFFSET+0x000580E8,0xffffffff
+#define IPU_DC_DISP_CONF2_0__SL_0  IPU_REGISTERS_OFFSET+0x000580E8,0x1FFFFFFF
+
+#define IPU_DC_DISP_CONF2_1__ADDR  IPU_REGISTERS_OFFSET+0x000580EC
+#define IPU_DC_DISP_CONF2_1__EMPTY IPU_REGISTERS_OFFSET+0x000580EC,0x00000000
+#define IPU_DC_DISP_CONF2_1__FULL  IPU_REGISTERS_OFFSET+0x000580EC,0xffffffff
+#define IPU_DC_DISP_CONF2_1__SL_1  IPU_REGISTERS_OFFSET+0x000580EC,0x1FFFFFFF
+
+#define IPU_DC_DISP_CONF2_2__ADDR  IPU_REGISTERS_OFFSET+0x000580F0
+#define IPU_DC_DISP_CONF2_2__EMPTY IPU_REGISTERS_OFFSET+0x000580F0,0x00000000
+#define IPU_DC_DISP_CONF2_2__FULL  IPU_REGISTERS_OFFSET+0x000580F0,0xffffffff
+#define IPU_DC_DISP_CONF2_2__SL_2  IPU_REGISTERS_OFFSET+0x000580F0,0x1FFFFFFF
+
+#define IPU_DC_DISP_CONF2_3__ADDR  IPU_REGISTERS_OFFSET+0x000580F4
+#define IPU_DC_DISP_CONF2_3__EMPTY IPU_REGISTERS_OFFSET+0x000580F4,0x00000000
+#define IPU_DC_DISP_CONF2_3__FULL  IPU_REGISTERS_OFFSET+0x000580F4,0xffffffff
+#define IPU_DC_DISP_CONF2_3__SL_3  IPU_REGISTERS_OFFSET+0x000580F4,0x1FFFFFFF
+
+#define IPU_DC_DI0_CONF_1__ADDR                IPU_REGISTERS_OFFSET+0x000580F8
+#define IPU_DC_DI0_CONF_1__EMPTY               IPU_REGISTERS_OFFSET+0x000580F8,0x00000000
+#define IPU_DC_DI0_CONF_1__FULL                IPU_REGISTERS_OFFSET+0x000580F8,0xffffffff
+#define IPU_DC_DI0_CONF_1__DI_READ_DATA_MASK_0 IPU_REGISTERS_OFFSET+0x000580F8,0xFFFFFFFF
+
+#define IPU_DC_DI0_CONF_2__ADDR                     IPU_REGISTERS_OFFSET+0x000580FC
+#define IPU_DC_DI0_CONF_2__EMPTY                    IPU_REGISTERS_OFFSET+0x000580FC,0x00000000
+#define IPU_DC_DI0_CONF_2__FULL                     IPU_REGISTERS_OFFSET+0x000580FC,0xffffffff
+#define IPU_DC_DI0_CONF_2__DI_READ_DATA_ACK_VALUE_0 IPU_REGISTERS_OFFSET+0x000580FC,0xFFFFFFFF
+
+#define IPU_DC_DI1_CONF_1__ADDR                IPU_REGISTERS_OFFSET+0x00058100
+#define IPU_DC_DI1_CONF_1__EMPTY               IPU_REGISTERS_OFFSET+0x00058100,0x00000000
+#define IPU_DC_DI1_CONF_1__FULL                IPU_REGISTERS_OFFSET+0x00058100,0xffffffff
+#define IPU_DC_DI1_CONF_1__DI_READ_DATA_MASK_1 IPU_REGISTERS_OFFSET+0x00058100,0xFFFFFFFF
+
+#define IPU_DC_DI1_CONF_2__ADDR                     IPU_REGISTERS_OFFSET+0x00058104
+#define IPU_DC_DI1_CONF_2__EMPTY                    IPU_REGISTERS_OFFSET+0x00058104,0x00000000
+#define IPU_DC_DI1_CONF_2__FULL                     IPU_REGISTERS_OFFSET+0x00058104,0xffffffff
+#define IPU_DC_DI1_CONF_2__DI_READ_DATA_ACK_VALUE_1 IPU_REGISTERS_OFFSET+0x00058104,0xFFFFFFFF
+
+#define IPU_DC_MAP_CONF_0__ADDR                 IPU_REGISTERS_OFFSET+0x00058108
+#define IPU_DC_MAP_CONF_0__EMPTY                IPU_REGISTERS_OFFSET+0x00058108,0x00000000
+#define IPU_DC_MAP_CONF_0__FULL                 IPU_REGISTERS_OFFSET+0x00058108,0xffffffff
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_1 IPU_REGISTERS_OFFSET+0x00058108,0x7C000000
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_1 IPU_REGISTERS_OFFSET+0x00058108,0x03E00000
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_1 IPU_REGISTERS_OFFSET+0x00058108,0x001F0000
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_0 IPU_REGISTERS_OFFSET+0x00058108,0x00007C00
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_0 IPU_REGISTERS_OFFSET+0x00058108,0x000003E0
+#define IPU_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_0 IPU_REGISTERS_OFFSET+0x00058108,0x0000001F
+
+#define IPU_DC_MAP_CONF_1__ADDR                 IPU_REGISTERS_OFFSET+0x0005810C
+#define IPU_DC_MAP_CONF_1__EMPTY                IPU_REGISTERS_OFFSET+0x0005810C,0x00000000
+#define IPU_DC_MAP_CONF_1__FULL                 IPU_REGISTERS_OFFSET+0x0005810C,0xffffffff
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_3 IPU_REGISTERS_OFFSET+0x0005810C,0x7C000000
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_3 IPU_REGISTERS_OFFSET+0x0005810C,0x03E00000
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_3 IPU_REGISTERS_OFFSET+0x0005810C,0x001F0000
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_2 IPU_REGISTERS_OFFSET+0x0005810C,0x00007C00
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_2 IPU_REGISTERS_OFFSET+0x0005810C,0x000003E0
+#define IPU_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_2 IPU_REGISTERS_OFFSET+0x0005810C,0x0000001F
+
+#define IPU_DC_MAP_CONF_2__ADDR                 IPU_REGISTERS_OFFSET+0x00058110
+#define IPU_DC_MAP_CONF_2__EMPTY                IPU_REGISTERS_OFFSET+0x00058110,0x00000000
+#define IPU_DC_MAP_CONF_2__FULL                 IPU_REGISTERS_OFFSET+0x00058110,0xffffffff
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_5 IPU_REGISTERS_OFFSET+0x00058110,0x7C000000
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_5 IPU_REGISTERS_OFFSET+0x00058110,0x03E00000
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_5 IPU_REGISTERS_OFFSET+0x00058110,0x001F0000
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_4 IPU_REGISTERS_OFFSET+0x00058110,0x00007C00
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_4 IPU_REGISTERS_OFFSET+0x00058110,0x000003E0
+#define IPU_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_4 IPU_REGISTERS_OFFSET+0x00058110,0x0000001F
+
+#define IPU_DC_MAP_CONF_3__ADDR                 IPU_REGISTERS_OFFSET+0x00058114
+#define IPU_DC_MAP_CONF_3__EMPTY                IPU_REGISTERS_OFFSET+0x00058114,0x00000000
+#define IPU_DC_MAP_CONF_3__FULL                 IPU_REGISTERS_OFFSET+0x00058114,0xffffffff
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_7 IPU_REGISTERS_OFFSET+0x00058114,0x7C000000
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_7 IPU_REGISTERS_OFFSET+0x00058114,0x03E00000
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_7 IPU_REGISTERS_OFFSET+0x00058114,0x001F0000
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_6 IPU_REGISTERS_OFFSET+0x00058114,0x00007C00
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_6 IPU_REGISTERS_OFFSET+0x00058114,0x000003E0
+#define IPU_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_6 IPU_REGISTERS_OFFSET+0x00058114,0x0000001F
+
+#define IPU_DC_MAP_CONF_4__ADDR                 IPU_REGISTERS_OFFSET+0x00058118
+#define IPU_DC_MAP_CONF_4__EMPTY                IPU_REGISTERS_OFFSET+0x00058118,0x00000000
+#define IPU_DC_MAP_CONF_4__FULL                 IPU_REGISTERS_OFFSET+0x00058118,0xffffffff
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_9 IPU_REGISTERS_OFFSET+0x00058118,0x7C000000
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_9 IPU_REGISTERS_OFFSET+0x00058118,0x03E00000
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_9 IPU_REGISTERS_OFFSET+0x00058118,0x001F0000
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_8 IPU_REGISTERS_OFFSET+0x00058118,0x00007C00
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_8 IPU_REGISTERS_OFFSET+0x00058118,0x000003E0
+#define IPU_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_8 IPU_REGISTERS_OFFSET+0x00058118,0x0000001F
+
+#define IPU_DC_MAP_CONF_5__ADDR                  IPU_REGISTERS_OFFSET+0x0005811C
+#define IPU_DC_MAP_CONF_5__EMPTY                 IPU_REGISTERS_OFFSET+0x0005811C,0x00000000
+#define IPU_DC_MAP_CONF_5__FULL                  IPU_REGISTERS_OFFSET+0x0005811C,0xffffffff
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_11 IPU_REGISTERS_OFFSET+0x0005811C,0x7C000000
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_11 IPU_REGISTERS_OFFSET+0x0005811C,0x03E00000
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_11 IPU_REGISTERS_OFFSET+0x0005811C,0x001F0000
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_10 IPU_REGISTERS_OFFSET+0x0005811C,0x00007C00
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_10 IPU_REGISTERS_OFFSET+0x0005811C,0x000003E0
+#define IPU_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_10 IPU_REGISTERS_OFFSET+0x0005811C,0x0000001F
+
+#define IPU_DC_MAP_CONF_6__ADDR                  IPU_REGISTERS_OFFSET+0x00058120
+#define IPU_DC_MAP_CONF_6__EMPTY                 IPU_REGISTERS_OFFSET+0x00058120,0x00000000
+#define IPU_DC_MAP_CONF_6__FULL                  IPU_REGISTERS_OFFSET+0x00058120,0xffffffff
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_13 IPU_REGISTERS_OFFSET+0x00058120,0x7C000000
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_13 IPU_REGISTERS_OFFSET+0x00058120,0x03E00000
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_13 IPU_REGISTERS_OFFSET+0x00058120,0x001F0000
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_12 IPU_REGISTERS_OFFSET+0x00058120,0x00007C00
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_12 IPU_REGISTERS_OFFSET+0x00058120,0x000003E0
+#define IPU_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_12 IPU_REGISTERS_OFFSET+0x00058120,0x0000001F
+
+#define IPU_DC_MAP_CONF_7__ADDR                  IPU_REGISTERS_OFFSET+0x00058124
+#define IPU_DC_MAP_CONF_7__EMPTY                 IPU_REGISTERS_OFFSET+0x00058124,0x00000000
+#define IPU_DC_MAP_CONF_7__FULL                  IPU_REGISTERS_OFFSET+0x00058124,0xffffffff
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_15 IPU_REGISTERS_OFFSET+0x00058124,0x7C000000
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_15 IPU_REGISTERS_OFFSET+0x00058124,0x03E00000
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_15 IPU_REGISTERS_OFFSET+0x00058124,0x001F0000
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_14 IPU_REGISTERS_OFFSET+0x00058124,0x00007C00
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_14 IPU_REGISTERS_OFFSET+0x00058124,0x000003E0
+#define IPU_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_14 IPU_REGISTERS_OFFSET+0x00058124,0x0000001F
+
+#define IPU_DC_MAP_CONF_8__ADDR                  IPU_REGISTERS_OFFSET+0x00058128
+#define IPU_DC_MAP_CONF_8__EMPTY                 IPU_REGISTERS_OFFSET+0x00058128,0x00000000
+#define IPU_DC_MAP_CONF_8__FULL                  IPU_REGISTERS_OFFSET+0x00058128,0xffffffff
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE2_17 IPU_REGISTERS_OFFSET+0x00058128,0x7C000000
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE1_17 IPU_REGISTERS_OFFSET+0x00058128,0x03E00000
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE0_17 IPU_REGISTERS_OFFSET+0x00058128,0x001F0000
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE2_16 IPU_REGISTERS_OFFSET+0x00058128,0x00007C00
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE1_16 IPU_REGISTERS_OFFSET+0x00058128,0x000003E0
+#define IPU_DC_MAP_CONF_8__MAPPING_PNTR_BYTE0_16 IPU_REGISTERS_OFFSET+0x00058128,0x0000001F
+
+#define IPU_DC_MAP_CONF_9__ADDR                  IPU_REGISTERS_OFFSET+0x0005812C
+#define IPU_DC_MAP_CONF_9__EMPTY                 IPU_REGISTERS_OFFSET+0x0005812C,0x00000000
+#define IPU_DC_MAP_CONF_9__FULL                  IPU_REGISTERS_OFFSET+0x0005812C,0xffffffff
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE2_19 IPU_REGISTERS_OFFSET+0x0005812C,0x7C000000
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE1_19 IPU_REGISTERS_OFFSET+0x0005812C,0x03E00000
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE0_19 IPU_REGISTERS_OFFSET+0x0005812C,0x001F0000
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE2_18 IPU_REGISTERS_OFFSET+0x0005812C,0x00007C00
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE1_18 IPU_REGISTERS_OFFSET+0x0005812C,0x000003E0
+#define IPU_DC_MAP_CONF_9__MAPPING_PNTR_BYTE0_18 IPU_REGISTERS_OFFSET+0x0005812C,0x0000001F
+
+#define IPU_DC_MAP_CONF_10__ADDR                  IPU_REGISTERS_OFFSET+0x00058130
+#define IPU_DC_MAP_CONF_10__EMPTY                 IPU_REGISTERS_OFFSET+0x00058130,0x00000000
+#define IPU_DC_MAP_CONF_10__FULL                  IPU_REGISTERS_OFFSET+0x00058130,0xffffffff
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE2_21 IPU_REGISTERS_OFFSET+0x00058130,0x7C000000
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE1_21 IPU_REGISTERS_OFFSET+0x00058130,0x03E00000
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE0_21 IPU_REGISTERS_OFFSET+0x00058130,0x001F0000
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE2_20 IPU_REGISTERS_OFFSET+0x00058130,0x00007C00
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE1_20 IPU_REGISTERS_OFFSET+0x00058130,0x000003E0
+#define IPU_DC_MAP_CONF_10__MAPPING_PNTR_BYTE0_20 IPU_REGISTERS_OFFSET+0x00058130,0x0000001F
+
+#define IPU_DC_MAP_CONF_11__ADDR                  IPU_REGISTERS_OFFSET+0x00058134
+#define IPU_DC_MAP_CONF_11__EMPTY                 IPU_REGISTERS_OFFSET+0x00058134,0x00000000
+#define IPU_DC_MAP_CONF_11__FULL                  IPU_REGISTERS_OFFSET+0x00058134,0xffffffff
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE2_23 IPU_REGISTERS_OFFSET+0x00058134,0x7C000000
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE1_23 IPU_REGISTERS_OFFSET+0x00058134,0x03E00000
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE0_23 IPU_REGISTERS_OFFSET+0x00058134,0x001F0000
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE2_22 IPU_REGISTERS_OFFSET+0x00058134,0x00007C00
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE1_22 IPU_REGISTERS_OFFSET+0x00058134,0x000003E0
+#define IPU_DC_MAP_CONF_11__MAPPING_PNTR_BYTE0_22 IPU_REGISTERS_OFFSET+0x00058134,0x0000001F
+
+#define IPU_DC_MAP_CONF_12__ADDR                  IPU_REGISTERS_OFFSET+0x00058138
+#define IPU_DC_MAP_CONF_12__EMPTY                 IPU_REGISTERS_OFFSET+0x00058138,0x00000000
+#define IPU_DC_MAP_CONF_12__FULL                  IPU_REGISTERS_OFFSET+0x00058138,0xffffffff
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE2_25 IPU_REGISTERS_OFFSET+0x00058138,0x7C000000
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE1_25 IPU_REGISTERS_OFFSET+0x00058138,0x03E00000
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE0_25 IPU_REGISTERS_OFFSET+0x00058138,0x001F0000
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE2_24 IPU_REGISTERS_OFFSET+0x00058138,0x00007C00
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE1_24 IPU_REGISTERS_OFFSET+0x00058138,0x000003E0
+#define IPU_DC_MAP_CONF_12__MAPPING_PNTR_BYTE0_24 IPU_REGISTERS_OFFSET+0x00058138,0x0000001F
+
+#define IPU_DC_MAP_CONF_13__ADDR                  IPU_REGISTERS_OFFSET+0x0005813C
+#define IPU_DC_MAP_CONF_13__EMPTY                 IPU_REGISTERS_OFFSET+0x0005813C,0x00000000
+#define IPU_DC_MAP_CONF_13__FULL                  IPU_REGISTERS_OFFSET+0x0005813C,0xffffffff
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE2_27 IPU_REGISTERS_OFFSET+0x0005813C,0x7C000000
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE1_27 IPU_REGISTERS_OFFSET+0x0005813C,0x03E00000
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE0_27 IPU_REGISTERS_OFFSET+0x0005813C,0x001F0000
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE2_26 IPU_REGISTERS_OFFSET+0x0005813C,0x00007C00
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE1_26 IPU_REGISTERS_OFFSET+0x0005813C,0x000003E0
+#define IPU_DC_MAP_CONF_13__MAPPING_PNTR_BYTE0_26 IPU_REGISTERS_OFFSET+0x0005813C,0x0000001F
+
+#define IPU_DC_MAP_CONF_14__ADDR                  IPU_REGISTERS_OFFSET+0x00058140
+#define IPU_DC_MAP_CONF_14__EMPTY                 IPU_REGISTERS_OFFSET+0x00058140,0x00000000
+#define IPU_DC_MAP_CONF_14__FULL                  IPU_REGISTERS_OFFSET+0x00058140,0xffffffff
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE2_29 IPU_REGISTERS_OFFSET+0x00058140,0x7C000000
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE1_29 IPU_REGISTERS_OFFSET+0x00058140,0x03E00000
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE0_29 IPU_REGISTERS_OFFSET+0x00058140,0x001F0000
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE2_28 IPU_REGISTERS_OFFSET+0x00058140,0x00007C00
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE1_28 IPU_REGISTERS_OFFSET+0x00058140,0x000003E0
+#define IPU_DC_MAP_CONF_14__MAPPING_PNTR_BYTE0_28 IPU_REGISTERS_OFFSET+0x00058140,0x0000001F
+
+#define IPU_DC_MAP_CONF_15__ADDR        IPU_REGISTERS_OFFSET+0x00058144
+#define IPU_DC_MAP_CONF_15__EMPTY       IPU_REGISTERS_OFFSET+0x00058144,0x00000000
+#define IPU_DC_MAP_CONF_15__FULL        IPU_REGISTERS_OFFSET+0x00058144,0xffffffff
+#define IPU_DC_MAP_CONF_15__MD_OFFSET_1 IPU_REGISTERS_OFFSET+0x00058144,0x1F000000
+#define IPU_DC_MAP_CONF_15__MD_MASK_1   IPU_REGISTERS_OFFSET+0x00058144,0x00FF0000
+#define IPU_DC_MAP_CONF_15__MD_OFFSET_0 IPU_REGISTERS_OFFSET+0x00058144,0x00001F00
+#define IPU_DC_MAP_CONF_15__MD_MASK_0   IPU_REGISTERS_OFFSET+0x00058144,0x000000FF
+
+#define IPU_DC_MAP_CONF_16__ADDR        IPU_REGISTERS_OFFSET+0x00058148
+#define IPU_DC_MAP_CONF_16__EMPTY       IPU_REGISTERS_OFFSET+0x00058148,0x00000000
+#define IPU_DC_MAP_CONF_16__FULL        IPU_REGISTERS_OFFSET+0x00058148,0xffffffff
+#define IPU_DC_MAP_CONF_16__MD_OFFSET_3 IPU_REGISTERS_OFFSET+0x00058148,0x1F000000
+#define IPU_DC_MAP_CONF_16__MD_MASK_3   IPU_REGISTERS_OFFSET+0x00058148,0x00FF0000
+#define IPU_DC_MAP_CONF_16__MD_OFFSET_2 IPU_REGISTERS_OFFSET+0x00058148,0x00001F00
+#define IPU_DC_MAP_CONF_16__MD_MASK_2   IPU_REGISTERS_OFFSET+0x00058148,0x000000FF
+
+#define IPU_DC_MAP_CONF_17__ADDR        IPU_REGISTERS_OFFSET+0x0005814C
+#define IPU_DC_MAP_CONF_17__EMPTY       IPU_REGISTERS_OFFSET+0x0005814C,0x00000000
+#define IPU_DC_MAP_CONF_17__FULL        IPU_REGISTERS_OFFSET+0x0005814C,0xffffffff
+#define IPU_DC_MAP_CONF_17__MD_OFFSET_5 IPU_REGISTERS_OFFSET+0x0005814C,0x1F000000
+#define IPU_DC_MAP_CONF_17__MD_MASK_5   IPU_REGISTERS_OFFSET+0x0005814C,0x00FF0000
+#define IPU_DC_MAP_CONF_17__MD_OFFSET_4 IPU_REGISTERS_OFFSET+0x0005814C,0x00001F00
+#define IPU_DC_MAP_CONF_17__MD_MASK_4   IPU_REGISTERS_OFFSET+0x0005814C,0x000000FF
+
+#define IPU_DC_MAP_CONF_18__ADDR        IPU_REGISTERS_OFFSET+0x00058150
+#define IPU_DC_MAP_CONF_18__EMPTY       IPU_REGISTERS_OFFSET+0x00058150,0x00000000
+#define IPU_DC_MAP_CONF_18__FULL        IPU_REGISTERS_OFFSET+0x00058150,0xffffffff
+#define IPU_DC_MAP_CONF_18__MD_OFFSET_7 IPU_REGISTERS_OFFSET+0x00058150,0x1F000000
+#define IPU_DC_MAP_CONF_18__MD_MASK_7   IPU_REGISTERS_OFFSET+0x00058150,0x00FF0000
+#define IPU_DC_MAP_CONF_18__MD_OFFSET_6 IPU_REGISTERS_OFFSET+0x00058150,0x00001F00
+#define IPU_DC_MAP_CONF_18__MD_MASK_6   IPU_REGISTERS_OFFSET+0x00058150,0x000000FF
+
+#define IPU_DC_MAP_CONF_19__ADDR        IPU_REGISTERS_OFFSET+0x00058154
+#define IPU_DC_MAP_CONF_19__EMPTY       IPU_REGISTERS_OFFSET+0x00058154,0x00000000
+#define IPU_DC_MAP_CONF_19__FULL        IPU_REGISTERS_OFFSET+0x00058154,0xffffffff
+#define IPU_DC_MAP_CONF_19__MD_OFFSET_9 IPU_REGISTERS_OFFSET+0x00058154,0x1F000000
+#define IPU_DC_MAP_CONF_19__MD_MASK_9   IPU_REGISTERS_OFFSET+0x00058154,0x00FF0000
+#define IPU_DC_MAP_CONF_19__MD_OFFSET_8 IPU_REGISTERS_OFFSET+0x00058154,0x00001F00
+#define IPU_DC_MAP_CONF_19__MD_MASK_8   IPU_REGISTERS_OFFSET+0x00058154,0x000000FF
+
+#define IPU_DC_MAP_CONF_20__ADDR         IPU_REGISTERS_OFFSET+0x00058158
+#define IPU_DC_MAP_CONF_20__EMPTY        IPU_REGISTERS_OFFSET+0x00058158,0x00000000
+#define IPU_DC_MAP_CONF_20__FULL         IPU_REGISTERS_OFFSET+0x00058158,0xffffffff
+#define IPU_DC_MAP_CONF_20__MD_OFFSET_11 IPU_REGISTERS_OFFSET+0x00058158,0x1F000000
+#define IPU_DC_MAP_CONF_20__MD_MASK_11   IPU_REGISTERS_OFFSET+0x00058158,0x00FF0000
+#define IPU_DC_MAP_CONF_20__MD_OFFSET_10 IPU_REGISTERS_OFFSET+0x00058158,0x00001F00
+#define IPU_DC_MAP_CONF_20__MD_MASK_10   IPU_REGISTERS_OFFSET+0x00058158,0x000000FF
+
+#define IPU_DC_MAP_CONF_21__ADDR         IPU_REGISTERS_OFFSET+0x0005815C
+#define IPU_DC_MAP_CONF_21__EMPTY        IPU_REGISTERS_OFFSET+0x0005815C,0x00000000
+#define IPU_DC_MAP_CONF_21__FULL         IPU_REGISTERS_OFFSET+0x0005815C,0xffffffff
+#define IPU_DC_MAP_CONF_21__MD_OFFSET_13 IPU_REGISTERS_OFFSET+0x0005815C,0x1F000000
+#define IPU_DC_MAP_CONF_21__MD_MASK_13   IPU_REGISTERS_OFFSET+0x0005815C,0x00FF0000
+#define IPU_DC_MAP_CONF_21__MD_OFFSET_12 IPU_REGISTERS_OFFSET+0x0005815C,0x00001F00
+#define IPU_DC_MAP_CONF_21__MD_MASK_12   IPU_REGISTERS_OFFSET+0x0005815C,0x000000FF
+
+#define IPU_DC_MAP_CONF_22__ADDR         IPU_REGISTERS_OFFSET+0x00058160
+#define IPU_DC_MAP_CONF_22__EMPTY        IPU_REGISTERS_OFFSET+0x00058160,0x00000000
+#define IPU_DC_MAP_CONF_22__FULL         IPU_REGISTERS_OFFSET+0x00058160,0xffffffff
+#define IPU_DC_MAP_CONF_22__MD_OFFSET_15 IPU_REGISTERS_OFFSET+0x00058160,0x1F000000
+#define IPU_DC_MAP_CONF_22__MD_MASK_15   IPU_REGISTERS_OFFSET+0x00058160,0x00FF0000
+#define IPU_DC_MAP_CONF_22__MD_OFFSET_14 IPU_REGISTERS_OFFSET+0x00058160,0x00001F00
+#define IPU_DC_MAP_CONF_22__MD_MASK_14   IPU_REGISTERS_OFFSET+0x00058160,0x000000FF
+
+#define IPU_DC_MAP_CONF_23__ADDR         IPU_REGISTERS_OFFSET+0x00058164
+#define IPU_DC_MAP_CONF_23__EMPTY        IPU_REGISTERS_OFFSET+0x00058164,0x00000000
+#define IPU_DC_MAP_CONF_23__FULL         IPU_REGISTERS_OFFSET+0x00058164,0xffffffff
+#define IPU_DC_MAP_CONF_23__MD_OFFSET_17 IPU_REGISTERS_OFFSET+0x00058164,0x1F000000
+#define IPU_DC_MAP_CONF_23__MD_MASK_17   IPU_REGISTERS_OFFSET+0x00058164,0x00FF0000
+#define IPU_DC_MAP_CONF_23__MD_OFFSET_16 IPU_REGISTERS_OFFSET+0x00058164,0x00001F00
+#define IPU_DC_MAP_CONF_23__MD_MASK_16   IPU_REGISTERS_OFFSET+0x00058164,0x000000FF
+
+#define IPU_DC_MAP_CONF_24__ADDR         IPU_REGISTERS_OFFSET+0x00058168
+#define IPU_DC_MAP_CONF_24__EMPTY        IPU_REGISTERS_OFFSET+0x00058168,0x00000000
+#define IPU_DC_MAP_CONF_24__FULL         IPU_REGISTERS_OFFSET+0x00058168,0xffffffff
+#define IPU_DC_MAP_CONF_24__MD_OFFSET_19 IPU_REGISTERS_OFFSET+0x00058168,0x1F000000
+#define IPU_DC_MAP_CONF_24__MD_MASK_19   IPU_REGISTERS_OFFSET+0x00058168,0x00FF0000
+#define IPU_DC_MAP_CONF_24__MD_OFFSET_18 IPU_REGISTERS_OFFSET+0x00058168,0x00001F00
+#define IPU_DC_MAP_CONF_24__MD_MASK_18   IPU_REGISTERS_OFFSET+0x00058168,0x000000FF
+
+#define IPU_DC_MAP_CONF_25__ADDR         IPU_REGISTERS_OFFSET+0x0005816C
+#define IPU_DC_MAP_CONF_25__EMPTY        IPU_REGISTERS_OFFSET+0x0005816C,0x00000000
+#define IPU_DC_MAP_CONF_25__FULL         IPU_REGISTERS_OFFSET+0x0005816C,0xffffffff
+#define IPU_DC_MAP_CONF_25__MD_OFFSET_21 IPU_REGISTERS_OFFSET+0x0005816C,0x1F000000
+#define IPU_DC_MAP_CONF_25__MD_MASK_21   IPU_REGISTERS_OFFSET+0x0005816C,0x00FF0000
+#define IPU_DC_MAP_CONF_25__MD_OFFSET_20 IPU_REGISTERS_OFFSET+0x0005816C,0x00001F00
+#define IPU_DC_MAP_CONF_25__MD_MASK_20   IPU_REGISTERS_OFFSET+0x0005816C,0x000000FF
+
+#define IPU_DC_MAP_CONF_26__ADDR         IPU_REGISTERS_OFFSET+0x00058170
+#define IPU_DC_MAP_CONF_26__EMPTY        IPU_REGISTERS_OFFSET+0x00058170,0x00000000
+#define IPU_DC_MAP_CONF_26__FULL         IPU_REGISTERS_OFFSET+0x00058170,0xffffffff
+#define IPU_DC_MAP_CONF_26__MD_OFFSET_23 IPU_REGISTERS_OFFSET+0x00058170,0x1F000000
+#define IPU_DC_MAP_CONF_26__MD_MASK_23   IPU_REGISTERS_OFFSET+0x00058170,0x00FF0000
+#define IPU_DC_MAP_CONF_26__MD_OFFSET_22 IPU_REGISTERS_OFFSET+0x00058170,0x00001F00
+#define IPU_DC_MAP_CONF_26__MD_MASK_22   IPU_REGISTERS_OFFSET+0x00058170,0x000000FF
+
+#define IPU_DC_UGDE0_0__ADDR              IPU_REGISTERS_OFFSET+0x00058174
+#define IPU_DC_UGDE0_0__EMPTY             IPU_REGISTERS_OFFSET+0x00058174,0x00000000
+#define IPU_DC_UGDE0_0__FULL              IPU_REGISTERS_OFFSET+0x00058174,0xffffffff
+#define IPU_DC_UGDE0_0__NF_NL_0           IPU_REGISTERS_OFFSET+0x00058174,0x18000000
+#define IPU_DC_UGDE0_0__AUTORESTART_0     IPU_REGISTERS_OFFSET+0x00058174,0x04000000
+#define IPU_DC_UGDE0_0__ODD_EN_0          IPU_REGISTERS_OFFSET+0x00058174,0x02000000
+#define IPU_DC_UGDE0_0__COD_ODD_START_0   IPU_REGISTERS_OFFSET+0x00058174,0x00FF0000
+#define IPU_DC_UGDE0_0__COD_EV_START_0    IPU_REGISTERS_OFFSET+0x00058174,0x0000FF00
+#define IPU_DC_UGDE0_0__COD_EV_PRIORITY_0 IPU_REGISTERS_OFFSET+0x00058174,0x00000078
+#define IPU_DC_UGDE0_0__ID_CODED_0        IPU_REGISTERS_OFFSET+0x00058174,0x00000007
+
+#define IPU_DC_UGDE0_1__ADDR   IPU_REGISTERS_OFFSET+0x00058178
+#define IPU_DC_UGDE0_1__EMPTY  IPU_REGISTERS_OFFSET+0x00058178,0x00000000
+#define IPU_DC_UGDE0_1__FULL   IPU_REGISTERS_OFFSET+0x00058178,0xffffffff
+#define IPU_DC_UGDE0_1__STEP_0 IPU_REGISTERS_OFFSET+0x00058178,0x1FFFFFFF
+
+#define IPU_DC_UGDE0_2__ADDR        IPU_REGISTERS_OFFSET+0x0005817C
+#define IPU_DC_UGDE0_2__EMPTY       IPU_REGISTERS_OFFSET+0x0005817C,0x00000000
+#define IPU_DC_UGDE0_2__FULL        IPU_REGISTERS_OFFSET+0x0005817C,0xffffffff
+#define IPU_DC_UGDE0_2__OFFSET_DT_0 IPU_REGISTERS_OFFSET+0x0005817C,0x1FFFFFFF
+
+#define IPU_DC_UGDE0_3__ADDR          IPU_REGISTERS_OFFSET+0x00058180
+#define IPU_DC_UGDE0_3__EMPTY         IPU_REGISTERS_OFFSET+0x00058180,0x00000000
+#define IPU_DC_UGDE0_3__FULL          IPU_REGISTERS_OFFSET+0x00058180,0xffffffff
+#define IPU_DC_UGDE0_3__STEP_REPEAT_0 IPU_REGISTERS_OFFSET+0x00058180,0x1FFFFFFF
+
+#define IPU_DC_UGDE1_0__ADDR              IPU_REGISTERS_OFFSET+0x00058184
+#define IPU_DC_UGDE1_0__EMPTY             IPU_REGISTERS_OFFSET+0x00058184,0x00000000
+#define IPU_DC_UGDE1_0__FULL              IPU_REGISTERS_OFFSET+0x00058184,0xffffffff
+#define IPU_DC_UGDE1_0__NF_NL_1           IPU_REGISTERS_OFFSET+0x00058184,0x18000000
+#define IPU_DC_UGDE1_0__AUTORESTART_1     IPU_REGISTERS_OFFSET+0x00058184,0x04000000
+#define IPU_DC_UGDE1_0__ODD_EN_1          IPU_REGISTERS_OFFSET+0x00058184,0x02000000
+#define IPU_DC_UGDE1_0__COD_ODD_START_1   IPU_REGISTERS_OFFSET+0x00058184,0x00FF0000
+#define IPU_DC_UGDE1_0__COD_EV_START_1    IPU_REGISTERS_OFFSET+0x00058184,0x00007F80
+#define IPU_DC_UGDE1_0__COD_EV_PRIORITY_1 IPU_REGISTERS_OFFSET+0x00058184,0x00000078
+#define IPU_DC_UGDE1_0__ID_CODED_1        IPU_REGISTERS_OFFSET+0x00058184,0x00000007
+
+#define IPU_DC_UGDE1_1__ADDR   IPU_REGISTERS_OFFSET+0x00058188
+#define IPU_DC_UGDE1_1__EMPTY  IPU_REGISTERS_OFFSET+0x00058188,0x00000000
+#define IPU_DC_UGDE1_1__FULL   IPU_REGISTERS_OFFSET+0x00058188,0xffffffff
+#define IPU_DC_UGDE1_1__STEP_1 IPU_REGISTERS_OFFSET+0x00058188,0x1FFFFFFF
+
+#define IPU_DC_UGDE1_2__ADDR        IPU_REGISTERS_OFFSET+0x0005818C
+#define IPU_DC_UGDE1_2__EMPTY       IPU_REGISTERS_OFFSET+0x0005818C,0x00000000
+#define IPU_DC_UGDE1_2__FULL        IPU_REGISTERS_OFFSET+0x0005818C,0xffffffff
+#define IPU_DC_UGDE1_2__OFFSET_DT_1 IPU_REGISTERS_OFFSET+0x0005818C,0x1FFFFFFF
+
+#define IPU_DC_UGDE1_3__ADDR          IPU_REGISTERS_OFFSET+0x00058190
+#define IPU_DC_UGDE1_3__EMPTY         IPU_REGISTERS_OFFSET+0x00058190,0x00000000
+#define IPU_DC_UGDE1_3__FULL          IPU_REGISTERS_OFFSET+0x00058190,0xffffffff
+#define IPU_DC_UGDE1_3__STEP_REPEAT_1 IPU_REGISTERS_OFFSET+0x00058190,0x1FFFFFFF
+
+#define IPU_DC_UGDE2_0__ADDR              IPU_REGISTERS_OFFSET+0x00058194
+#define IPU_DC_UGDE2_0__EMPTY             IPU_REGISTERS_OFFSET+0x00058194,0x00000000
+#define IPU_DC_UGDE2_0__FULL              IPU_REGISTERS_OFFSET+0x00058194,0xffffffff
+#define IPU_DC_UGDE2_0__NF_NL_2           IPU_REGISTERS_OFFSET+0x00058194,0x18000000
+#define IPU_DC_UGDE2_0__AUTORESTART_2     IPU_REGISTERS_OFFSET+0x00058194,0x04000000
+#define IPU_DC_UGDE2_0__ODD_EN_2          IPU_REGISTERS_OFFSET+0x00058194,0x02000000
+#define IPU_DC_UGDE2_0__COD_ODD_START_2   IPU_REGISTERS_OFFSET+0x00058194,0x00FF0000
+#define IPU_DC_UGDE2_0__COD_EV_START_2    IPU_REGISTERS_OFFSET+0x00058194,0x00007F80
+#define IPU_DC_UGDE2_0__COD_EV_PRIORITY_2 IPU_REGISTERS_OFFSET+0x00058194,0x00000078
+#define IPU_DC_UGDE2_0__ID_CODED_2        IPU_REGISTERS_OFFSET+0x00058194,0x00000007
+
+#define IPU_DC_UGDE2_1__ADDR   IPU_REGISTERS_OFFSET+0x00058198
+#define IPU_DC_UGDE2_1__EMPTY  IPU_REGISTERS_OFFSET+0x00058198,0x00000000
+#define IPU_DC_UGDE2_1__FULL   IPU_REGISTERS_OFFSET+0x00058198,0xffffffff
+#define IPU_DC_UGDE2_1__STEP_2 IPU_REGISTERS_OFFSET+0x00058198,0x1FFFFFFF
+
+#define IPU_DC_UGDE2_2__ADDR        IPU_REGISTERS_OFFSET+0x0005819C
+#define IPU_DC_UGDE2_2__EMPTY       IPU_REGISTERS_OFFSET+0x0005819C,0x00000000
+#define IPU_DC_UGDE2_2__FULL        IPU_REGISTERS_OFFSET+0x0005819C,0xffffffff
+#define IPU_DC_UGDE2_2__OFFSET_DT_2 IPU_REGISTERS_OFFSET+0x0005819C,0x1FFFFFFF
+
+#define IPU_DC_UGDE2_3__ADDR          IPU_REGISTERS_OFFSET+0x000581A0
+#define IPU_DC_UGDE2_3__EMPTY         IPU_REGISTERS_OFFSET+0x000581A0,0x00000000
+#define IPU_DC_UGDE2_3__FULL          IPU_REGISTERS_OFFSET+0x000581A0,0xffffffff
+#define IPU_DC_UGDE2_3__STEP_REPEAT_2 IPU_REGISTERS_OFFSET+0x000581A0,0x1FFFFFFF
+
+#define IPU_DC_UGDE3_0__ADDR              IPU_REGISTERS_OFFSET+0x000581A4
+#define IPU_DC_UGDE3_0__EMPTY             IPU_REGISTERS_OFFSET+0x000581A4,0x00000000
+#define IPU_DC_UGDE3_0__FULL              IPU_REGISTERS_OFFSET+0x000581A4,0xffffffff
+#define IPU_DC_UGDE3_0__NF_NL_3           IPU_REGISTERS_OFFSET+0x000581A4,0x18000000
+#define IPU_DC_UGDE3_0__AUTORESTART_3     IPU_REGISTERS_OFFSET+0x000581A4,0x04000000
+#define IPU_DC_UGDE3_0__ODD_EN_3          IPU_REGISTERS_OFFSET+0x000581A4,0x02000000
+#define IPU_DC_UGDE3_0__COD_ODD_START_3   IPU_REGISTERS_OFFSET+0x000581A4,0x00FF0000
+#define IPU_DC_UGDE3_0__COD_EV_START_3    IPU_REGISTERS_OFFSET+0x000581A4,0x00007F80
+#define IPU_DC_UGDE3_0__COD_EV_PRIORITY_3 IPU_REGISTERS_OFFSET+0x000581A4,0x00000078
+#define IPU_DC_UGDE3_0__ID_CODED_3        IPU_REGISTERS_OFFSET+0x000581A4,0x00000007
+
+#define IPU_DC_UGDE3_1__ADDR   IPU_REGISTERS_OFFSET+0x000581A8
+#define IPU_DC_UGDE3_1__EMPTY  IPU_REGISTERS_OFFSET+0x000581A8,0x00000000
+#define IPU_DC_UGDE3_1__FULL   IPU_REGISTERS_OFFSET+0x000581A8,0xffffffff
+#define IPU_DC_UGDE3_1__STEP_3 IPU_REGISTERS_OFFSET+0x000581A8,0x1FFFFFFF
+
+#define IPU_DC_UGDE3_2__ADDR        IPU_REGISTERS_OFFSET+0x000581AC
+#define IPU_DC_UGDE3_2__EMPTY       IPU_REGISTERS_OFFSET+0x000581AC,0x00000000
+#define IPU_DC_UGDE3_2__FULL        IPU_REGISTERS_OFFSET+0x000581AC,0xffffffff
+#define IPU_DC_UGDE3_2__OFFSET_DT_3 IPU_REGISTERS_OFFSET+0x000581AC,0x1FFFFFFF
+
+#define IPU_DC_UGDE3_3__ADDR          IPU_REGISTERS_OFFSET+0x000581B0
+#define IPU_DC_UGDE3_3__EMPTY         IPU_REGISTERS_OFFSET+0x000581B0,0x00000000
+#define IPU_DC_UGDE3_3__FULL          IPU_REGISTERS_OFFSET+0x000581B0,0xffffffff
+#define IPU_DC_UGDE3_3__STEP_REPEAT_3 IPU_REGISTERS_OFFSET+0x000581B0,0x1FFFFFFF
+
+#define IPU_DC_LLA0__ADDR       IPU_REGISTERS_OFFSET+0x000581B4
+#define IPU_DC_LLA0__EMPTY      IPU_REGISTERS_OFFSET+0x000581B4,0x00000000
+#define IPU_DC_LLA0__FULL       IPU_REGISTERS_OFFSET+0x000581B4,0xffffffff
+#define IPU_DC_LLA0__MCU_RS_3_0 IPU_REGISTERS_OFFSET+0x000581B4,0xFF000000
+#define IPU_DC_LLA0__MCU_RS_2_0 IPU_REGISTERS_OFFSET+0x000581B4,0x00FF0000
+#define IPU_DC_LLA0__MCU_RS_1_0 IPU_REGISTERS_OFFSET+0x000581B4,0x0000FF00
+#define IPU_DC_LLA0__MCU_RS_0_0 IPU_REGISTERS_OFFSET+0x000581B4,0x000000FF
+
+#define IPU_DC_LLA1__ADDR       IPU_REGISTERS_OFFSET+0x000581B8
+#define IPU_DC_LLA1__EMPTY      IPU_REGISTERS_OFFSET+0x000581B8,0x00000000
+#define IPU_DC_LLA1__FULL       IPU_REGISTERS_OFFSET+0x000581B8,0xffffffff
+#define IPU_DC_LLA1__MCU_RS_3_1 IPU_REGISTERS_OFFSET+0x000581B8,0xFF000000
+#define IPU_DC_LLA1__MCU_RS_2_1 IPU_REGISTERS_OFFSET+0x000581B8,0x00FF0000
+#define IPU_DC_LLA1__MCU_RS_1_1 IPU_REGISTERS_OFFSET+0x000581B8,0x0000FF00
+#define IPU_DC_LLA1__MCU_RS_0_1 IPU_REGISTERS_OFFSET+0x000581B8,0x000000FF
+
+#define IPU_DC_R_LLA0__ADDR         IPU_REGISTERS_OFFSET+0x000581BC
+#define IPU_DC_R_LLA0__EMPTY        IPU_REGISTERS_OFFSET+0x000581BC,0x00000000
+#define IPU_DC_R_LLA0__FULL         IPU_REGISTERS_OFFSET+0x000581BC,0xffffffff
+#define IPU_DC_R_LLA0__MCU_RS_R_3_0 IPU_REGISTERS_OFFSET+0x000581BC,0xFF000000
+#define IPU_DC_R_LLA0__MCU_RS_R_2_0 IPU_REGISTERS_OFFSET+0x000581BC,0x00FF0000
+#define IPU_DC_R_LLA0__MCU_RS_R_1_0 IPU_REGISTERS_OFFSET+0x000581BC,0x0000FF00
+#define IPU_DC_R_LLA0__MCU_RS_R_0_0 IPU_REGISTERS_OFFSET+0x000581BC,0x000000FF
+
+#define IPU_DC_R_LLA1__ADDR         IPU_REGISTERS_OFFSET+0x000581C0
+#define IPU_DC_R_LLA1__EMPTY        IPU_REGISTERS_OFFSET+0x000581C0,0x00000000
+#define IPU_DC_R_LLA1__FULL         IPU_REGISTERS_OFFSET+0x000581C0,0xffffffff
+#define IPU_DC_R_LLA1__MCU_RS_R_3_1 IPU_REGISTERS_OFFSET+0x000581C0,0xFF000000
+#define IPU_DC_R_LLA1__MCU_RS_R_2_1 IPU_REGISTERS_OFFSET+0x000581C0,0x00FF0000
+#define IPU_DC_R_LLA1__MCU_RS_R_1_1 IPU_REGISTERS_OFFSET+0x000581C0,0x0000FF00
+#define IPU_DC_R_LLA1__MCU_RS_R_0_1 IPU_REGISTERS_OFFSET+0x000581C0,0x000000FF
+
+#define IPU_DC_WR_CH_ADDR_5_ALT__ADDR          IPU_REGISTERS_OFFSET+0x000581C4
+#define IPU_DC_WR_CH_ADDR_5_ALT__EMPTY         IPU_REGISTERS_OFFSET+0x000581C4,0x00000000
+#define IPU_DC_WR_CH_ADDR_5_ALT__FULL          IPU_REGISTERS_OFFSET+0x000581C4,0xffffffff
+#define IPU_DC_WR_CH_ADDR_5_ALT__ST_ADDR_5_ALT IPU_REGISTERS_OFFSET+0x000581C4,0x1FFFFFFF
+
+#define IPU_DC_STAT__ADDR                       IPU_REGISTERS_OFFSET+0x000581C8
+#define IPU_DC_STAT__EMPTY                      IPU_REGISTERS_OFFSET+0x000581C8,0x00000000
+#define IPU_DC_STAT__FULL                       IPU_REGISTERS_OFFSET+0x000581C8,0xffffffff
+#define IPU_DC_STAT__DC_TRIPLE_BUF_DATA_EMPTY_1 IPU_REGISTERS_OFFSET+0x000581C8,0x00000080
+#define IPU_DC_STAT__DC_TRIPLE_BUF_DATA_FULL_1  IPU_REGISTERS_OFFSET+0x000581C8,0x00000040
+#define IPU_DC_STAT__DC_TRIPLE_BUF_CNT_EMPTY_1  IPU_REGISTERS_OFFSET+0x000581C8,0x00000020
+#define IPU_DC_STAT__DC_TRIPLE_BUF_CNT_FULL_1   IPU_REGISTERS_OFFSET+0x000581C8,0x00000010
+#define IPU_DC_STAT__DC_TRIPLE_BUF_DATA_EMPTY_0 IPU_REGISTERS_OFFSET+0x000581C8,0x00000008
+#define IPU_DC_STAT__DC_TRIPLE_BUF_DATA_FULL_0  IPU_REGISTERS_OFFSET+0x000581C8,0x00000004
+#define IPU_DC_STAT__DC_TRIPLE_BUF_CNT_EMPTY_0  IPU_REGISTERS_OFFSET+0x000581C8,0x00000002
+#define IPU_DC_STAT__DC_TRIPLE_BUF_CNT_FULL_0   IPU_REGISTERS_OFFSET+0x000581C8,0x00000001
+
+#define IPU_DMFC_RD_CHAN__ADDR              IPU_REGISTERS_OFFSET+0x00060000
+#define IPU_DMFC_RD_CHAN__EMPTY             IPU_REGISTERS_OFFSET+0x00060000,0x00000000
+#define IPU_DMFC_RD_CHAN__FULL              IPU_REGISTERS_OFFSET+0x00060000,0xffffffff
+#define IPU_DMFC_RD_CHAN__DMFC_PPW_C        IPU_REGISTERS_OFFSET+0x00060000,0x03000000
+#define IPU_DMFC_RD_CHAN__DMFC_WM_CLR_0     IPU_REGISTERS_OFFSET+0x00060000,0x00E00000
+#define IPU_DMFC_RD_CHAN__DMFC_WM_SET_0     IPU_REGISTERS_OFFSET+0x00060000,0x001C0000
+#define IPU_DMFC_RD_CHAN__DMFC_WM_EN_0      IPU_REGISTERS_OFFSET+0x00060000,0x00020000
+#define IPU_DMFC_RD_CHAN__DMFC_BURST_SIZE_0 IPU_REGISTERS_OFFSET+0x00060000,0x000000C0
+
+#define IPU_DMFC_WR_CHAN__ADDR               IPU_REGISTERS_OFFSET+0x00060004
+#define IPU_DMFC_WR_CHAN__EMPTY              IPU_REGISTERS_OFFSET+0x00060004,0x00000000
+#define IPU_DMFC_WR_CHAN__FULL               IPU_REGISTERS_OFFSET+0x00060004,0xffffffff
+#define IPU_DMFC_WR_CHAN__DMFC_BURST_SIZE_2C IPU_REGISTERS_OFFSET+0x00060004,0xC0000000
+#define IPU_DMFC_WR_CHAN__DMFC_FIFO_SIZE_2C  IPU_REGISTERS_OFFSET+0x00060004,0x38000000
+#define IPU_DMFC_WR_CHAN__DMFC_ST_ADDR_2C    IPU_REGISTERS_OFFSET+0x00060004,0x07000000
+#define IPU_DMFC_WR_CHAN__DMFC_BURST_SIZE_1C IPU_REGISTERS_OFFSET+0x00060004,0x00C00000
+#define IPU_DMFC_WR_CHAN__DMFC_FIFO_SIZE_1C  IPU_REGISTERS_OFFSET+0x00060004,0x00380000
+#define IPU_DMFC_WR_CHAN__DMFC_ST_ADDR_1C    IPU_REGISTERS_OFFSET+0x00060004,0x00070000
+#define IPU_DMFC_WR_CHAN__DMFC_BURST_SIZE_2  IPU_REGISTERS_OFFSET+0x00060004,0x0000C000
+#define IPU_DMFC_WR_CHAN__DMFC_FIFO_SIZE_2   IPU_REGISTERS_OFFSET+0x00060004,0x00003800
+#define IPU_DMFC_WR_CHAN__DMFC_ST_ADDR_2     IPU_REGISTERS_OFFSET+0x00060004,0x00000700
+#define IPU_DMFC_WR_CHAN__DMFC_BURST_SIZE_1  IPU_REGISTERS_OFFSET+0x00060004,0x000000C0
+#define IPU_DMFC_WR_CHAN__DMFC_FIFO_SIZE_1   IPU_REGISTERS_OFFSET+0x00060004,0x00000038
+#define IPU_DMFC_WR_CHAN__DMFC_ST_ADDR_1     IPU_REGISTERS_OFFSET+0x00060004,0x00000007
+
+#define IPU_DMFC_WR_CHAN_DEF__ADDR           IPU_REGISTERS_OFFSET+0x00060008
+#define IPU_DMFC_WR_CHAN_DEF__EMPTY          IPU_REGISTERS_OFFSET+0x00060008,0x00000000
+#define IPU_DMFC_WR_CHAN_DEF__FULL           IPU_REGISTERS_OFFSET+0x00060008,0xffffffff
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_2C IPU_REGISTERS_OFFSET+0x00060008,0xE0000000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_SET_2C IPU_REGISTERS_OFFSET+0x00060008,0x1C000000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_EN_2C  IPU_REGISTERS_OFFSET+0x00060008,0x02000000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_1C IPU_REGISTERS_OFFSET+0x00060008,0x00E00000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_SET_1C IPU_REGISTERS_OFFSET+0x00060008,0x001C0000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_EN_1C  IPU_REGISTERS_OFFSET+0x00060008,0x00020000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_2  IPU_REGISTERS_OFFSET+0x00060008,0x0000E000
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_SET_2  IPU_REGISTERS_OFFSET+0x00060008,0x00001C00
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_EN_2   IPU_REGISTERS_OFFSET+0x00060008,0x00000200
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_1  IPU_REGISTERS_OFFSET+0x00060008,0x000000E0
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_SET_1  IPU_REGISTERS_OFFSET+0x00060008,0x0000001C
+#define IPU_DMFC_WR_CHAN_DEF__DMFC_WM_EN_1   IPU_REGISTERS_OFFSET+0x00060008,0x00000002
+
+#define IPU_DMFC_DP_CHAN__ADDR               IPU_REGISTERS_OFFSET+0x0006000C
+#define IPU_DMFC_DP_CHAN__EMPTY              IPU_REGISTERS_OFFSET+0x0006000C,0x00000000
+#define IPU_DMFC_DP_CHAN__FULL               IPU_REGISTERS_OFFSET+0x0006000C,0xffffffff
+#define IPU_DMFC_DP_CHAN__DMFC_BURST_SIZE_6F IPU_REGISTERS_OFFSET+0x0006000C,0xC0000000
+#define IPU_DMFC_DP_CHAN__DMFC_FIFO_SIZE_6F  IPU_REGISTERS_OFFSET+0x0006000C,0x38000000
+#define IPU_DMFC_DP_CHAN__DMFC_ST_ADDR_6F    IPU_REGISTERS_OFFSET+0x0006000C,0x07000000
+#define IPU_DMFC_DP_CHAN__DMFC_BURST_SIZE_6B IPU_REGISTERS_OFFSET+0x0006000C,0x00C00000
+#define IPU_DMFC_DP_CHAN__DMFC_FIFO_SIZE_6B  IPU_REGISTERS_OFFSET+0x0006000C,0x00380000
+#define IPU_DMFC_DP_CHAN__DMFC_ST_ADDR_6B    IPU_REGISTERS_OFFSET+0x0006000C,0x00070000
+#define IPU_DMFC_DP_CHAN__DMFC_BURST_SIZE_5F IPU_REGISTERS_OFFSET+0x0006000C,0x0000C000
+#define IPU_DMFC_DP_CHAN__DMFC_FIFO_SIZE_5F  IPU_REGISTERS_OFFSET+0x0006000C,0x00003800
+#define IPU_DMFC_DP_CHAN__DMFC_ST_ADDR_5F    IPU_REGISTERS_OFFSET+0x0006000C,0x00000700
+#define IPU_DMFC_DP_CHAN__DMFC_BURST_SIZE_5B IPU_REGISTERS_OFFSET+0x0006000C,0x000000C0
+#define IPU_DMFC_DP_CHAN__DMFC_FIFO_SIZE_5B  IPU_REGISTERS_OFFSET+0x0006000C,0x00000038
+#define IPU_DMFC_DP_CHAN__DMFC_ST_ADDR_5B    IPU_REGISTERS_OFFSET+0x0006000C,0x00000007
+
+#define IPU_DMFC_DP_CHAN_DEF__ADDR           IPU_REGISTERS_OFFSET+0x00060010
+#define IPU_DMFC_DP_CHAN_DEF__EMPTY          IPU_REGISTERS_OFFSET+0x00060010,0x00000000
+#define IPU_DMFC_DP_CHAN_DEF__FULL           IPU_REGISTERS_OFFSET+0x00060010,0xffffffff
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_6F IPU_REGISTERS_OFFSET+0x00060010,0xE0000000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_SET_6F IPU_REGISTERS_OFFSET+0x00060010,0x1C000000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_EN_6F  IPU_REGISTERS_OFFSET+0x00060010,0x02000000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_6B IPU_REGISTERS_OFFSET+0x00060010,0x00E00000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_SET_6B IPU_REGISTERS_OFFSET+0x00060010,0x001C0000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_EN_6B  IPU_REGISTERS_OFFSET+0x00060010,0x00020000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_5F IPU_REGISTERS_OFFSET+0x00060010,0x0000E000
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_SET_5F IPU_REGISTERS_OFFSET+0x00060010,0x00001C00
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_EN_5F  IPU_REGISTERS_OFFSET+0x00060010,0x00000200
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_5B IPU_REGISTERS_OFFSET+0x00060010,0x000000E0
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_SET_5B IPU_REGISTERS_OFFSET+0x00060010,0x0000001C
+#define IPU_DMFC_DP_CHAN_DEF__DMFC_WM_EN_5B  IPU_REGISTERS_OFFSET+0x00060010,0x00000002
+
+#define IPU_DMFC_GENERAL1__ADDR              IPU_REGISTERS_OFFSET+0x00060014
+#define IPU_DMFC_GENERAL1__EMPTY             IPU_REGISTERS_OFFSET+0x00060014,0x00000000
+#define IPU_DMFC_GENERAL1__FULL              IPU_REGISTERS_OFFSET+0x00060014,0xffffffff
+#define IPU_DMFC_GENERAL1__WAIT4EOT_9        IPU_REGISTERS_OFFSET+0x00060014,0x01000000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_6F       IPU_REGISTERS_OFFSET+0x00060014,0x00800000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_6B       IPU_REGISTERS_OFFSET+0x00060014,0x00400000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_5F       IPU_REGISTERS_OFFSET+0x00060014,0x00200000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_5B       IPU_REGISTERS_OFFSET+0x00060014,0x00100000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_4        IPU_REGISTERS_OFFSET+0x00060014,0x00080000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_3        IPU_REGISTERS_OFFSET+0x00060014,0x00040000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_2        IPU_REGISTERS_OFFSET+0x00060014,0x00020000
+#define IPU_DMFC_GENERAL1__WAIT4EOT_1        IPU_REGISTERS_OFFSET+0x00060014,0x00010000
+#define IPU_DMFC_GENERAL1__DMFC_WM_CLR_9     IPU_REGISTERS_OFFSET+0x00060014,0x0000E000
+#define IPU_DMFC_GENERAL1__DMFC_WM_SET_9     IPU_REGISTERS_OFFSET+0x00060014,0x00001C00
+#define IPU_DMFC_GENERAL1__DMFC_WM_EN_9      IPU_REGISTERS_OFFSET+0x00060014,0x00000200
+#define IPU_DMFC_GENERAL1__DMFC_BURST_SIZE_9 IPU_REGISTERS_OFFSET+0x00060014,0x00000060
+#define IPU_DMFC_GENERAL1__DMFC_DCDP_SYNC_PR IPU_REGISTERS_OFFSET+0x00060014,0x00000003
+
+#define IPU_DMFC_GENERAL2__ADDR                 IPU_REGISTERS_OFFSET+0x00060018
+#define IPU_DMFC_GENERAL2__EMPTY                IPU_REGISTERS_OFFSET+0x00060018,0x00000000
+#define IPU_DMFC_GENERAL2__FULL                 IPU_REGISTERS_OFFSET+0x00060018,0xffffffff
+#define IPU_DMFC_GENERAL2__DMFC_FRAME_HEIGHT_RD IPU_REGISTERS_OFFSET+0x00060018,0x1FFF0000
+#define IPU_DMFC_GENERAL2__DMFC_FRAME_WIDTH_RD  IPU_REGISTERS_OFFSET+0x00060018,0x00001FFF
+
+#define IPU_DMFC_IC_CTRL__ADDR                    IPU_REGISTERS_OFFSET+0x0006001C
+#define IPU_DMFC_IC_CTRL__EMPTY                   IPU_REGISTERS_OFFSET+0x0006001C,0x00000000
+#define IPU_DMFC_IC_CTRL__FULL                    IPU_REGISTERS_OFFSET+0x0006001C,0xffffffff
+#define IPU_DMFC_IC_CTRL__DMFC_IC_FRAME_HEIGHT_RD IPU_REGISTERS_OFFSET+0x0006001C,0xFFF80000
+#define IPU_DMFC_IC_CTRL__DMFC_IC_FRAME_WIDTH_RD  IPU_REGISTERS_OFFSET+0x0006001C,0x0007FFC0
+#define IPU_DMFC_IC_CTRL__DMFC_IC_PPW_C           IPU_REGISTERS_OFFSET+0x0006001C,0x00000030
+#define IPU_DMFC_IC_CTRL__DMFC_IC_IN_PORT         IPU_REGISTERS_OFFSET+0x0006001C,0x00000007
+
+#define IPU_DMFC_WR_CHAN_ALT__ADDR                  IPU_REGISTERS_OFFSET+0x00060020
+#define IPU_DMFC_WR_CHAN_ALT__EMPTY                 IPU_REGISTERS_OFFSET+0x00060020,0x00000000
+#define IPU_DMFC_WR_CHAN_ALT__FULL                  IPU_REGISTERS_OFFSET+0x00060020,0xffffffff
+#define IPU_DMFC_WR_CHAN_ALT__DMFC_BURST_SIZE_2_ALT IPU_REGISTERS_OFFSET+0x00060020,0x0000C000
+#define IPU_DMFC_WR_CHAN_ALT__DMFC_FIFO_SIZE_2_ALT  IPU_REGISTERS_OFFSET+0x00060020,0x00003800
+#define IPU_DMFC_WR_CHAN_ALT__DMFC_ST_ADDR_2_ALT    IPU_REGISTERS_OFFSET+0x00060020,0x00000700
+
+#define IPU_DMFC_WR_CHAN_DEF_ALT__ADDR              IPU_REGISTERS_OFFSET+0x00060024
+#define IPU_DMFC_WR_CHAN_DEF_ALT__EMPTY             IPU_REGISTERS_OFFSET+0x00060024,0x00000000
+#define IPU_DMFC_WR_CHAN_DEF_ALT__FULL              IPU_REGISTERS_OFFSET+0x00060024,0xffffffff
+#define IPU_DMFC_WR_CHAN_DEF_ALT__DMFC_WM_CLR_2_ALT IPU_REGISTERS_OFFSET+0x00060024,0x0000E000
+#define IPU_DMFC_WR_CHAN_DEF_ALT__DMFC_WM_SET_2_ALT IPU_REGISTERS_OFFSET+0x00060024,0x00001C00
+#define IPU_DMFC_WR_CHAN_DEF_ALT__DMFC_WM_EN_2_ALT  IPU_REGISTERS_OFFSET+0x00060024,0x00000200
+
+#define IPU_DMFC_DP_CHAN_ALT__ADDR                   IPU_REGISTERS_OFFSET+0x00060028
+#define IPU_DMFC_DP_CHAN_ALT__EMPTY                  IPU_REGISTERS_OFFSET+0x00060028,0x00000000
+#define IPU_DMFC_DP_CHAN_ALT__FULL                   IPU_REGISTERS_OFFSET+0x00060028,0xffffffff
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_BURST_SIZE_6F_ALT IPU_REGISTERS_OFFSET+0x00060028,0xC0000000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_FIFO_SIZE_6F_ALT  IPU_REGISTERS_OFFSET+0x00060028,0x38000000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_ST_ADDR_6F_ALT    IPU_REGISTERS_OFFSET+0x00060028,0x07000000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_BURST_SIZE_6B_ALT IPU_REGISTERS_OFFSET+0x00060028,0x00C00000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_FIFO_SIZE_6B_ALT  IPU_REGISTERS_OFFSET+0x00060028,0x00380000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_ST_ADDR_6B_ALT    IPU_REGISTERS_OFFSET+0x00060028,0x00070000
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_BURST_SIZE_5B_ALT IPU_REGISTERS_OFFSET+0x00060028,0x000000C0
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_FIFO_SIZE_5B_ALT  IPU_REGISTERS_OFFSET+0x00060028,0x00000038
+#define IPU_DMFC_DP_CHAN_ALT__DMFC_ST_ADDR_5B_ALT    IPU_REGISTERS_OFFSET+0x00060028,0x00000007
+
+#define IPU_DMFC_DP_CHAN_DEF_ALT__ADDR               IPU_REGISTERS_OFFSET+0x0006002C
+#define IPU_DMFC_DP_CHAN_DEF_ALT__EMPTY              IPU_REGISTERS_OFFSET+0x0006002C,0x00000000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__FULL               IPU_REGISTERS_OFFSET+0x0006002C,0xffffffff
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_CLR_6F_ALT IPU_REGISTERS_OFFSET+0x0006002C,0xE0000000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_SET_6F_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x1C000000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_EN_6F_ALT  IPU_REGISTERS_OFFSET+0x0006002C,0x02000000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_CLR_6B_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x00E00000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_SET_6B_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x001C0000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_EN_6B_ALT  IPU_REGISTERS_OFFSET+0x0006002C,0x00020000
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_CLR_5B_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x000000E0
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_SET_5B_ALT IPU_REGISTERS_OFFSET+0x0006002C,0x0000001C
+#define IPU_DMFC_DP_CHAN_DEF_ALT__DMFC_WM_EN_5B_ALT  IPU_REGISTERS_OFFSET+0x0006002C,0x00000002
+
+#define IPU_DMFC_GENERAL1_ALT__ADDR            IPU_REGISTERS_OFFSET+0x00060030
+#define IPU_DMFC_GENERAL1_ALT__EMPTY           IPU_REGISTERS_OFFSET+0x00060030,0x00000000
+#define IPU_DMFC_GENERAL1_ALT__FULL            IPU_REGISTERS_OFFSET+0x00060030,0xffffffff
+#define IPU_DMFC_GENERAL1_ALT__WAIT4EOT_6F_ALT IPU_REGISTERS_OFFSET+0x00060030,0x00800000
+#define IPU_DMFC_GENERAL1_ALT__WAIT4EOT_6B_ALT IPU_REGISTERS_OFFSET+0x00060030,0x00400000
+#define IPU_DMFC_GENERAL1_ALT__WAIT4EOT_5B_ALT IPU_REGISTERS_OFFSET+0x00060030,0x00100000
+#define IPU_DMFC_GENERAL1_ALT__WAIT4EOT_2_ALT  IPU_REGISTERS_OFFSET+0x00060030,0x00020000
+
+#define IPU_DMFC_STAT__ADDR                 IPU_REGISTERS_OFFSET+0x00060034
+#define IPU_DMFC_STAT__EMPTY                IPU_REGISTERS_OFFSET+0x00060034,0x00000000
+#define IPU_DMFC_STAT__FULL                 IPU_REGISTERS_OFFSET+0x00060034,0xffffffff
+#define IPU_DMFC_STAT__DMFC_IC_BUFFER_EMPTY IPU_REGISTERS_OFFSET+0x00060034,0x02000000
+#define IPU_DMFC_STAT__DMFC_IC_BUFFER_FULL  IPU_REGISTERS_OFFSET+0x00060034,0x01000000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_11   IPU_REGISTERS_OFFSET+0x00060034,0x00800000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_10   IPU_REGISTERS_OFFSET+0x00060034,0x00400000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_9    IPU_REGISTERS_OFFSET+0x00060034,0x00200000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_8    IPU_REGISTERS_OFFSET+0x00060034,0x00100000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_7    IPU_REGISTERS_OFFSET+0x00060034,0x00080000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_6    IPU_REGISTERS_OFFSET+0x00060034,0x00040000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_5    IPU_REGISTERS_OFFSET+0x00060034,0x00020000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_4    IPU_REGISTERS_OFFSET+0x00060034,0x00010000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_3    IPU_REGISTERS_OFFSET+0x00060034,0x00008000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_2    IPU_REGISTERS_OFFSET+0x00060034,0x00004000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_1    IPU_REGISTERS_OFFSET+0x00060034,0x00002000
+#define IPU_DMFC_STAT__DMFC_FIFO_EMPTY_0    IPU_REGISTERS_OFFSET+0x00060034,0x00001000
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_11    IPU_REGISTERS_OFFSET+0x00060034,0x00000800
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_10    IPU_REGISTERS_OFFSET+0x00060034,0x00000400
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_9     IPU_REGISTERS_OFFSET+0x00060034,0x00000200
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_8     IPU_REGISTERS_OFFSET+0x00060034,0x00000100
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_7     IPU_REGISTERS_OFFSET+0x00060034,0x00000080
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_6     IPU_REGISTERS_OFFSET+0x00060034,0x00000040
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_5     IPU_REGISTERS_OFFSET+0x00060034,0x00000020
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_4     IPU_REGISTERS_OFFSET+0x00060034,0x00000010
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_3     IPU_REGISTERS_OFFSET+0x00060034,0x00000008
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_2     IPU_REGISTERS_OFFSET+0x00060034,0x00000004
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_1     IPU_REGISTERS_OFFSET+0x00060034,0x00000002
+#define IPU_DMFC_STAT__DMFC_FIFO_FULL_0     IPU_REGISTERS_OFFSET+0x00060034,0x00000001
+
+#define IPU_VDI_FSIZE__ADDR        IPU_REGISTERS_OFFSET+0x00068000
+#define IPU_VDI_FSIZE__EMPTY       IPU_REGISTERS_OFFSET+0x00068000,0x00000000
+#define IPU_VDI_FSIZE__FULL        IPU_REGISTERS_OFFSET+0x00068000,0xffffffff
+#define IPU_VDI_FSIZE__VDI_FHEIGHT IPU_REGISTERS_OFFSET+0x00068000,0x07FF0000
+#define IPU_VDI_FSIZE__VDI_FWIDTH  IPU_REGISTERS_OFFSET+0x00068000,0x000007FF
+
+#define IPU_VDI_C__ADDR               IPU_REGISTERS_OFFSET+0x00068004
+#define IPU_VDI_C__EMPTY              IPU_REGISTERS_OFFSET+0x00068004,0x00000000
+#define IPU_VDI_C__FULL               IPU_REGISTERS_OFFSET+0x00068004,0xffffffff
+#define IPU_VDI_C__VDI_TOP_FIELD_AUTO IPU_REGISTERS_OFFSET+0x00068004,0x80000000
+#define IPU_VDI_C__VDI_TOP_FIELD_MAN  IPU_REGISTERS_OFFSET+0x00068004,0x40000000
+#define IPU_VDI_C__VDI_VWM3_CLR       IPU_REGISTERS_OFFSET+0x00068004,0x0E000000
+#define IPU_VDI_C__VDI_VWM3_SET       IPU_REGISTERS_OFFSET+0x00068004,0x01C00000
+#define IPU_VDI_C__VDI_VWM1_CLR       IPU_REGISTERS_OFFSET+0x00068004,0x00380000
+#define IPU_VDI_C__VDI_VWM1_SET       IPU_REGISTERS_OFFSET+0x00068004,0x00070000
+#define IPU_VDI_C__VDI_BURST_SIZE3    IPU_REGISTERS_OFFSET+0x00068004,0x0000F000
+#define IPU_VDI_C__VDI_BURST_SIZE2    IPU_REGISTERS_OFFSET+0x00068004,0x00000F00
+#define IPU_VDI_C__VDI_BURST_SIZE1    IPU_REGISTERS_OFFSET+0x00068004,0x000000F0
+#define IPU_VDI_C__VDI_MOT_SEL        IPU_REGISTERS_OFFSET+0x00068004,0x0000000C
+#define IPU_VDI_C__VDI_CH_422         IPU_REGISTERS_OFFSET+0x00068004,0x00000002
+
+#define IPU_VDI_C2__ADDR             IPU_REGISTERS_OFFSET+0x00068008
+#define IPU_VDI_C2__EMPTY            IPU_REGISTERS_OFFSET+0x00068008,0x00000000
+#define IPU_VDI_C2__FULL             IPU_REGISTERS_OFFSET+0x00068008,0xffffffff
+#define IPU_VDI_C2__VDI_PLANE_1_EN   IPU_REGISTERS_OFFSET+0x00068008,0x00000008
+#define IPU_VDI_C2__VDI_GLB_A_EN     IPU_REGISTERS_OFFSET+0x00068008,0x00000004
+#define IPU_VDI_C2__VDI_KEY_COLOR_EN IPU_REGISTERS_OFFSET+0x00068008,0x00000002
+#define IPU_VDI_C2__VDI_CMB_EN       IPU_REGISTERS_OFFSET+0x00068008,0x00000001
+
+#define IPU_VDI_CMBP_1__ADDR            IPU_REGISTERS_OFFSET+0x0006800C
+#define IPU_VDI_CMBP_1__EMPTY           IPU_REGISTERS_OFFSET+0x0006800C,0x00000000
+#define IPU_VDI_CMBP_1__FULL            IPU_REGISTERS_OFFSET+0x0006800C,0xffffffff
+#define IPU_VDI_CMBP_1__VDI_ALPHA       IPU_REGISTERS_OFFSET+0x0006800C,0xFF000000
+#define IPU_VDI_CMBP_1__VDI_KEY_COLOR_R IPU_REGISTERS_OFFSET+0x0006800C,0x00FF0000
+#define IPU_VDI_CMBP_1__VDI_KEY_COLOR_G IPU_REGISTERS_OFFSET+0x0006800C,0x0000FF00
+#define IPU_VDI_CMBP_1__VDI_KEY_COLOR_B IPU_REGISTERS_OFFSET+0x0006800C,0x000000FF
+
+#define IPU_VDI_CMBP_2__ADDR           IPU_REGISTERS_OFFSET+0x00068010
+#define IPU_VDI_CMBP_2__EMPTY          IPU_REGISTERS_OFFSET+0x00068010,0x00000000
+#define IPU_VDI_CMBP_2__FULL           IPU_REGISTERS_OFFSET+0x00068010,0xffffffff
+#define IPU_VDI_CMBP_2__VDI_BG_COLOR_R IPU_REGISTERS_OFFSET+0x00068010,0x00FF0000
+#define IPU_VDI_CMBP_2__VDI_BG_COLOR_G IPU_REGISTERS_OFFSET+0x00068010,0x0000FF00
+#define IPU_VDI_CMBP_2__VDI_BG_COLOR_B IPU_REGISTERS_OFFSET+0x00068010,0x000000FF
+
+#define IPU_VDI_PS_1__ADDR         IPU_REGISTERS_OFFSET+0x00068014
+#define IPU_VDI_PS_1__EMPTY        IPU_REGISTERS_OFFSET+0x00068014,0x00000000
+#define IPU_VDI_PS_1__FULL         IPU_REGISTERS_OFFSET+0x00068014,0xffffffff
+#define IPU_VDI_PS_1__VDI_FHEIGHT1 IPU_REGISTERS_OFFSET+0x00068014,0x07FF0000
+#define IPU_VDI_PS_1__VDI_FWIDTH1  IPU_REGISTERS_OFFSET+0x00068014,0x000007FF
+
+#define IPU_VDI_PS_2__ADDR            IPU_REGISTERS_OFFSET+0x00068018
+#define IPU_VDI_PS_2__EMPTY           IPU_REGISTERS_OFFSET+0x00068018,0x00000000
+#define IPU_VDI_PS_2__FULL            IPU_REGISTERS_OFFSET+0x00068018,0xffffffff
+#define IPU_VDI_PS_2__VDI_OFFSET_VER1 IPU_REGISTERS_OFFSET+0x00068018,0x07FF0000
+#define IPU_VDI_PS_2__VDI_OFFSET_HOR1 IPU_REGISTERS_OFFSET+0x00068018,0x000007FF
+
+#define IPU_VDI_PS_3__ADDR         IPU_REGISTERS_OFFSET+0x0006801C
+#define IPU_VDI_PS_3__EMPTY        IPU_REGISTERS_OFFSET+0x0006801C,0x00000000
+#define IPU_VDI_PS_3__FULL         IPU_REGISTERS_OFFSET+0x0006801C,0xffffffff
+#define IPU_VDI_PS_3__VDI_FHEIGHT3 IPU_REGISTERS_OFFSET+0x0006801C,0x07FF0000
+#define IPU_VDI_PS_3__VDI_FWIDTH3  IPU_REGISTERS_OFFSET+0x0006801C,0x000007FF
+
+#define IPU_VDI_PS_4__ADDR            IPU_REGISTERS_OFFSET+0x00068020
+#define IPU_VDI_PS_4__EMPTY           IPU_REGISTERS_OFFSET+0x00068020,0x00000000
+#define IPU_VDI_PS_4__FULL            IPU_REGISTERS_OFFSET+0x00068020,0xffffffff
+#define IPU_VDI_PS_4__VDI_OFFSET_VER3 IPU_REGISTERS_OFFSET+0x00068020,0x07FF0000
+#define IPU_VDI_PS_4__VDI_OFFSET_HOR3 IPU_REGISTERS_OFFSET+0x00068020,0x000007FF
+
+#define IPU_DP_COM_CONF_ASYNC__ADDR                       IPU_REGISTERS_OFFSET+0x00018060
+#define IPU_DP_COM_CONF_ASYNC__EMPTY                      IPU_REGISTERS_OFFSET+0x00018060,0x00000000
+#define IPU_DP_COM_CONF_ASYNC__FULL                       IPU_REGISTERS_OFFSET+0x00018060,0xffffffff
+#define IPU_DP_COM_CONF_ASYNC__DP_GAMMA_YUV_EN_ASYNC     IPU_REGISTERS_OFFSET+0x00018060,0x00002000
+#define IPU_DP_COM_CONF_ASYNC__DP_GAMMA_EN_ASYNC         IPU_REGISTERS_OFFSET+0x00018060,0x00001000
+#define IPU_DP_COM_CONF_ASYNC__DP_CSC_YUV_SAT_MODE_ASYNC IPU_REGISTERS_OFFSET+0x00018060,0x00000800
+#define IPU_DP_COM_CONF_ASYNC__DP_CSC_GAMUT_SAT_EN_ASYNC IPU_REGISTERS_OFFSET+0x00018060,0x00000400
+#define IPU_DP_COM_CONF_ASYNC__DP_CSC_DEF_ASYNC          IPU_REGISTERS_OFFSET+0x00018060,0x00000300
+#define IPU_DP_COM_CONF_ASYNC__DP_COC_ASYNC              IPU_REGISTERS_OFFSET+0x00018060,0x00000070
+#define IPU_DP_COM_CONF_ASYNC__DP_GWCKE_ASYNC            IPU_REGISTERS_OFFSET+0x00018060,0x00000008
+#define IPU_DP_COM_CONF_ASYNC__DP_GWAM_ASYNC             IPU_REGISTERS_OFFSET+0x00018060,0x00000004
+#define IPU_DP_COM_CONF_ASYNC__DP_GWSEL_ASYNC            IPU_REGISTERS_OFFSET+0x00018060,0x00000002
+
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__ADDR            IPU_REGISTERS_OFFSET+0x00018064
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__EMPTY           IPU_REGISTERS_OFFSET+0x00018064,0x00000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__FULL            IPU_REGISTERS_OFFSET+0x00018064,0xffffffff
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__DP_GWAV_ASYNC  IPU_REGISTERS_OFFSET+0x00018064,0xFF000000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__DP_GWCKR_ASYNC IPU_REGISTERS_OFFSET+0x00018064,0x00FF0000
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__DP_GWCKG_ASYNC IPU_REGISTERS_OFFSET+0x00018064,0x0000FF00
+#define IPU_DP_GRAPH_WIND_CTRL_ASYNC__DP_GWCKB_ASYNC IPU_REGISTERS_OFFSET+0x00018064,0x000000FF
+
+#define IPU_DP_FG_POS_ASYNC__ADDR           IPU_REGISTERS_OFFSET+0x00018068
+#define IPU_DP_FG_POS_ASYNC__EMPTY          IPU_REGISTERS_OFFSET+0x00018068,0x00000000
+#define IPU_DP_FG_POS_ASYNC__FULL           IPU_REGISTERS_OFFSET+0x00018068,0xffffffff
+#define IPU_DP_FG_POS_ASYNC__DP_FGXP_ASYNC IPU_REGISTERS_OFFSET+0x00018068,0x07FF0000
+#define IPU_DP_FG_POS_ASYNC__DP_FGYP_ASYNC IPU_REGISTERS_OFFSET+0x00018068,0x000007FF
+
+#define IPU_DP_CUR_POS_ASYNC__ADDR          IPU_REGISTERS_OFFSET+0x0001806C
+#define IPU_DP_CUR_POS_ASYNC__EMPTY         IPU_REGISTERS_OFFSET+0x0001806C,0x00000000
+#define IPU_DP_CUR_POS_ASYNC__FULL          IPU_REGISTERS_OFFSET+0x0001806C,0xffffffff
+#define IPU_DP_CUR_POS_ASYNC__DP_CXW_ASYNC IPU_REGISTERS_OFFSET+0x0001806C,0xF8000000
+#define IPU_DP_CUR_POS_ASYNC__DP_CXP_ASYNC IPU_REGISTERS_OFFSET+0x0001806C,0x07FF0000
+#define IPU_DP_CUR_POS_ASYNC__DP_CYH_ASYNC IPU_REGISTERS_OFFSET+0x0001806C,0x0000F800
+#define IPU_DP_CUR_POS_ASYNC__DP_CYP_ASYNC IPU_REGISTERS_OFFSET+0x0001806C,0x000007FF
+
+#define IPU_DP_CUR_MAP_ASYNC__ADDR             IPU_REGISTERS_OFFSET+0x00018070
+#define IPU_DP_CUR_MAP_ASYNC__EMPTY            IPU_REGISTERS_OFFSET+0x00018070,0x00000000
+#define IPU_DP_CUR_MAP_ASYNC__FULL             IPU_REGISTERS_OFFSET+0x00018070,0xffffffff
+#define IPU_DP_CUR_MAP_ASYNC__CUR_COL_R_ASYNC IPU_REGISTERS_OFFSET+0x00018070,0x00FF0000
+#define IPU_DP_CUR_MAP_ASYNC__CUR_COL_G_ASYNC IPU_REGISTERS_OFFSET+0x00018070,0x0000FF00
+#define IPU_DP_CUR_MAP_ASYNC__CUR_COL_B_ASYNC IPU_REGISTERS_OFFSET+0x00018070,0x000000FF
+
+#define IPU_DP_GAMMA_C_ASYNC_0__ADDR                IPU_REGISTERS_OFFSET+0x00018074
+#define IPU_DP_GAMMA_C_ASYNC_0__EMPTY               IPU_REGISTERS_OFFSET+0x00018074,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_0__FULL                IPU_REGISTERS_OFFSET+0x00018074,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_0__DP_GAMMA_C_ASYNC_1 IPU_REGISTERS_OFFSET+0x00018074,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_0__DP_GAMMA_C_ASYNC_0 IPU_REGISTERS_OFFSET+0x00018074,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_1__ADDR                IPU_REGISTERS_OFFSET+0x00018078
+#define IPU_DP_GAMMA_C_ASYNC_1__EMPTY               IPU_REGISTERS_OFFSET+0x00018078,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_1__FULL                IPU_REGISTERS_OFFSET+0x00018078,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_1__DP_GAMMA_C_ASYNC_3 IPU_REGISTERS_OFFSET+0x00018078,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_1__DP_GAMMA_C_ASYNC_2 IPU_REGISTERS_OFFSET+0x00018078,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_2__ADDR                IPU_REGISTERS_OFFSET+0x0001807C
+#define IPU_DP_GAMMA_C_ASYNC_2__EMPTY               IPU_REGISTERS_OFFSET+0x0001807C,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_2__FULL                IPU_REGISTERS_OFFSET+0x0001807C,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_2__DP_GAMMA_C_ASYNC_5 IPU_REGISTERS_OFFSET+0x0001807C,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_2__DP_GAMMA_C_ASYNC_4 IPU_REGISTERS_OFFSET+0x0001807C,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_3__ADDR                IPU_REGISTERS_OFFSET+0x00018080
+#define IPU_DP_GAMMA_C_ASYNC_3__EMPTY               IPU_REGISTERS_OFFSET+0x00018080,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_3__FULL                IPU_REGISTERS_OFFSET+0x00018080,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_3__DP_GAMMA_C_ASYNC_7 IPU_REGISTERS_OFFSET+0x00018080,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_3__DP_GAMMA_C_ASYNC_6 IPU_REGISTERS_OFFSET+0x00018080,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_4__ADDR                IPU_REGISTERS_OFFSET+0x00018084
+#define IPU_DP_GAMMA_C_ASYNC_4__EMPTY               IPU_REGISTERS_OFFSET+0x00018084,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_4__FULL                IPU_REGISTERS_OFFSET+0x00018084,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_4__DP_GAMMA_C_ASYNC_9 IPU_REGISTERS_OFFSET+0x00018084,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_4__DP_GAMMA_C_ASYNC_8 IPU_REGISTERS_OFFSET+0x00018084,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_5__ADDR                 IPU_REGISTERS_OFFSET+0x00018088
+#define IPU_DP_GAMMA_C_ASYNC_5__EMPTY                IPU_REGISTERS_OFFSET+0x00018088,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_5__FULL                 IPU_REGISTERS_OFFSET+0x00018088,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_5__DP_GAMMA_C_ASYNC_11 IPU_REGISTERS_OFFSET+0x00018088,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_5__DP_GAMMA_C_ASYNC_10 IPU_REGISTERS_OFFSET+0x00018088,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_6__ADDR                 IPU_REGISTERS_OFFSET+0x0001808C
+#define IPU_DP_GAMMA_C_ASYNC_6__EMPTY                IPU_REGISTERS_OFFSET+0x0001808C,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_6__FULL                 IPU_REGISTERS_OFFSET+0x0001808C,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_6__DP_GAMMA_C_ASYNC_13 IPU_REGISTERS_OFFSET+0x0001808C,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_6__DP_GAMMA_C_ASYNC_12 IPU_REGISTERS_OFFSET+0x0001808C,0x000001FF
+
+#define IPU_DP_GAMMA_C_ASYNC_7__ADDR                 IPU_REGISTERS_OFFSET+0x00018090
+#define IPU_DP_GAMMA_C_ASYNC_7__EMPTY                IPU_REGISTERS_OFFSET+0x00018090,0x00000000
+#define IPU_DP_GAMMA_C_ASYNC_7__FULL                 IPU_REGISTERS_OFFSET+0x00018090,0xffffffff
+#define IPU_DP_GAMMA_C_ASYNC_7__DP_GAMMA_C_ASYNC_15 IPU_REGISTERS_OFFSET+0x00018090,0x01FF0000
+#define IPU_DP_GAMMA_C_ASYNC_7__DP_GAMMA_C_ASYNC_14 IPU_REGISTERS_OFFSET+0x00018090,0x000001FF
+
+#define IPU_DP_GAMMA_S_ASYNC_0__ADDR                IPU_REGISTERS_OFFSET+0x00018094
+#define IPU_DP_GAMMA_S_ASYNC_0__EMPTY               IPU_REGISTERS_OFFSET+0x00018094,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC_0__FULL                IPU_REGISTERS_OFFSET+0x00018094,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC_0__DP_GAMMA_S_ASYNC_3 IPU_REGISTERS_OFFSET+0x00018094,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC_0__DP_GAMMA_S_ASYNC_2 IPU_REGISTERS_OFFSET+0x00018094,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC_0__DP_GAMMA_S_ASYNC_1 IPU_REGISTERS_OFFSET+0x00018094,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC_0__DP_GAMMA_S_ASYNC_0 IPU_REGISTERS_OFFSET+0x00018094,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC_1__ADDR                IPU_REGISTERS_OFFSET+0x00018098
+#define IPU_DP_GAMMA_S_ASYNC_1__EMPTY               IPU_REGISTERS_OFFSET+0x00018098,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC_1__FULL                IPU_REGISTERS_OFFSET+0x00018098,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC_1__DP_GAMMA_S_ASYNC_7 IPU_REGISTERS_OFFSET+0x00018098,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC_1__DP_GAMMA_S_ASYNC_6 IPU_REGISTERS_OFFSET+0x00018098,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC_1__DP_GAMMA_S_ASYNC_5 IPU_REGISTERS_OFFSET+0x00018098,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC_1__DP_GAMMA_S_ASYNC_4 IPU_REGISTERS_OFFSET+0x00018098,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC_2__ADDR                 IPU_REGISTERS_OFFSET+0x0001809C
+#define IPU_DP_GAMMA_S_ASYNC_2__EMPTY                IPU_REGISTERS_OFFSET+0x0001809C,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC_2__FULL                 IPU_REGISTERS_OFFSET+0x0001809C,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC_2__DP_GAMMA_S_ASYNC_11 IPU_REGISTERS_OFFSET+0x0001809C,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC_2__DP_GAMMA_S_ASYNC_10 IPU_REGISTERS_OFFSET+0x0001809C,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC_2__DP_GAMMA_S_ASYNC_9  IPU_REGISTERS_OFFSET+0x0001809C,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC_2__DP_GAMMA_S_ASYNC_8  IPU_REGISTERS_OFFSET+0x0001809C,0x000000FF
+
+#define IPU_DP_GAMMA_S_ASYNC_3__ADDR                 IPU_REGISTERS_OFFSET+0x000180A0
+#define IPU_DP_GAMMA_S_ASYNC_3__EMPTY                IPU_REGISTERS_OFFSET+0x000180A0,0x00000000
+#define IPU_DP_GAMMA_S_ASYNC_3__FULL                 IPU_REGISTERS_OFFSET+0x000180A0,0xffffffff
+#define IPU_DP_GAMMA_S_ASYNC_3__DP_GAMMA_S_ASYNC_15 IPU_REGISTERS_OFFSET+0x000180A0,0xFF000000
+#define IPU_DP_GAMMA_S_ASYNC_3__DP_GAMMA_S_ASYNC_14 IPU_REGISTERS_OFFSET+0x000180A0,0x00FF0000
+#define IPU_DP_GAMMA_S_ASYNC_3__DP_GAMMA_S_ASYNC_13 IPU_REGISTERS_OFFSET+0x000180A0,0x0000FF00
+#define IPU_DP_GAMMA_S_ASYNC_3__DP_GAMMA_S_ASYNC_12 IPU_REGISTERS_OFFSET+0x000180A0,0x000000FF
+
+#define IPU_DP_CSCA_ASYNC_0__ADDR              IPU_REGISTERS_OFFSET+0x000180A4
+#define IPU_DP_CSCA_ASYNC_0__EMPTY             IPU_REGISTERS_OFFSET+0x000180A4,0x00000000
+#define IPU_DP_CSCA_ASYNC_0__FULL              IPU_REGISTERS_OFFSET+0x000180A4,0xffffffff
+#define IPU_DP_CSCA_ASYNC_0__DP_CSC_A_ASYNC_1 IPU_REGISTERS_OFFSET+0x000180A4,0x03FF0000
+#define IPU_DP_CSCA_ASYNC_0__DP_CSC_A_ASYNC_0 IPU_REGISTERS_OFFSET+0x000180A4,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC_1__ADDR              IPU_REGISTERS_OFFSET+0x000180A8
+#define IPU_DP_CSCA_ASYNC_1__EMPTY             IPU_REGISTERS_OFFSET+0x000180A8,0x00000000
+#define IPU_DP_CSCA_ASYNC_1__FULL              IPU_REGISTERS_OFFSET+0x000180A8,0xffffffff
+#define IPU_DP_CSCA_ASYNC_1__DP_CSC_A_ASYNC_3 IPU_REGISTERS_OFFSET+0x000180A8,0x03FF0000
+#define IPU_DP_CSCA_ASYNC_1__DP_CSC_A_ASYNC_2 IPU_REGISTERS_OFFSET+0x000180A8,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC_2__ADDR              IPU_REGISTERS_OFFSET+0x000180AC
+#define IPU_DP_CSCA_ASYNC_2__EMPTY             IPU_REGISTERS_OFFSET+0x000180AC,0x00000000
+#define IPU_DP_CSCA_ASYNC_2__FULL              IPU_REGISTERS_OFFSET+0x000180AC,0xffffffff
+#define IPU_DP_CSCA_ASYNC_2__DP_CSC_A_ASYNC_5 IPU_REGISTERS_OFFSET+0x000180AC,0x03FF0000
+#define IPU_DP_CSCA_ASYNC_2__DP_CSC_A_ASYNC_4 IPU_REGISTERS_OFFSET+0x000180AC,0x000003FF
+
+#define IPU_DP_CSCA_ASYNC_3__ADDR              IPU_REGISTERS_OFFSET+0x000180B0
+#define IPU_DP_CSCA_ASYNC_3__EMPTY             IPU_REGISTERS_OFFSET+0x000180B0,0x00000000
+#define IPU_DP_CSCA_ASYNC_3__FULL              IPU_REGISTERS_OFFSET+0x000180B0,0xffffffff
+#define IPU_DP_CSCA_ASYNC_3__DP_CSC_A_ASYNC_7 IPU_REGISTERS_OFFSET+0x000180B0,0x03FF0000
+#define IPU_DP_CSCA_ASYNC_3__DP_CSC_A_ASYNC_6 IPU_REGISTERS_OFFSET+0x000180B0,0x000003FF
+
+#define IPU_DP_CSC_ASYNC_0__ADDR             IPU_REGISTERS_OFFSET+0x000180B4
+#define IPU_DP_CSC_ASYNC_0__EMPTY            IPU_REGISTERS_OFFSET+0x000180B4,0x00000000
+#define IPU_DP_CSC_ASYNC_0__FULL             IPU_REGISTERS_OFFSET+0x000180B4,0xffffffff
+#define IPU_DP_CSC_ASYNC_0__DP_CSC_S0_ASYNC IPU_REGISTERS_OFFSET+0x000180B4,0xC0000000
+#define IPU_DP_CSC_ASYNC_0__DP_CSC_B0_ASYNC IPU_REGISTERS_OFFSET+0x000180B4,0x3FFF0000
+#define IPU_DP_CSC_ASYNC_0__DP_CSC_A8_ASYNC IPU_REGISTERS_OFFSET+0x000180B4,0x000003FF
+
+#define IPU_DP_CSC_ASYNC_1__ADDR             IPU_REGISTERS_OFFSET+0x000180B8
+#define IPU_DP_CSC_ASYNC_1__EMPTY            IPU_REGISTERS_OFFSET+0x000180B8,0x00000000
+#define IPU_DP_CSC_ASYNC_1__FULL             IPU_REGISTERS_OFFSET+0x000180B8,0xffffffff
+#define IPU_DP_CSC_ASYNC_1__DP_CSC_S2_ASYNC IPU_REGISTERS_OFFSET+0x000180B8,0xC0000000
+#define IPU_DP_CSC_ASYNC_1__DP_CSC_B2_ASYNC IPU_REGISTERS_OFFSET+0x000180B8,0x3FFF0000
+#define IPU_DP_CSC_ASYNC_1__DP_CSC_S1_ASYNC IPU_REGISTERS_OFFSET+0x000180B8,0x0000C000
+#define IPU_DP_CSC_ASYNC_1__DP_CSC_B1_ASYNC IPU_REGISTERS_OFFSET+0x000180B8,0x00003FFF
+
+
+#define IPU_DI0_DW_GEN_0__ADDR                    IPU_REGISTERS_OFFSET+0x00040058
+#define IPU_DI0_DW_GEN_0__EMPTY                   IPU_REGISTERS_OFFSET+0x00040058,0x00000000
+#define IPU_DI0_DW_GEN_0__FULL                    IPU_REGISTERS_OFFSET+0x00040058,0xffffffff
+#define IPU_DI0_DW_GEN_0__DI0_SERIAL_PERIOD_0     IPU_REGISTERS_OFFSET+0x00040058,0xFF000000
+#define IPU_DI0_DW_GEN_0__DI0_START_PERIOD_0      IPU_REGISTERS_OFFSET+0x00040058,0x00FF0000
+#define IPU_DI0_DW_GEN_0__DI0_CST_0               IPU_REGISTERS_OFFSET+0x00040058,0x0000C000
+#define IPU_DI0_DW_GEN_0__DI0_SERIAL_VALID_BITS_0 IPU_REGISTERS_OFFSET+0x00040058,0x000001F0
+#define IPU_DI0_DW_GEN_0__DI0_SERIAL_RS_0         IPU_REGISTERS_OFFSET+0x00040058,0x0000000C
+#define IPU_DI0_DW_GEN_0__DI0_SERIAL_CLK_0        IPU_REGISTERS_OFFSET+0x00040058,0x00000003
+
+#define IPU_DI0_DW_GEN_1__ADDR                    IPU_REGISTERS_OFFSET+0x0004005C
+#define IPU_DI0_DW_GEN_1__EMPTY                   IPU_REGISTERS_OFFSET+0x0004005C,0x00000000
+#define IPU_DI0_DW_GEN_1__FULL                    IPU_REGISTERS_OFFSET+0x0004005C,0xffffffff
+#define IPU_DI0_DW_GEN_1__DI0_SERIAL_PERIOD_1     IPU_REGISTERS_OFFSET+0x0004005C,0xFF000000
+#define IPU_DI0_DW_GEN_1__DI0_START_PERIOD_1      IPU_REGISTERS_OFFSET+0x0004005C,0x00FF0000
+#define IPU_DI0_DW_GEN_1__DI0_CST_1               IPU_REGISTERS_OFFSET+0x0004005C,0x0000C000
+#define IPU_DI0_DW_GEN_1__DI0_SERIAL_VALID_BITS_1 IPU_REGISTERS_OFFSET+0x0004005C,0x000001F0
+#define IPU_DI0_DW_GEN_1__DI0_SERIAL_RS_1         IPU_REGISTERS_OFFSET+0x0004005C,0x0000000C
+#define IPU_DI0_DW_GEN_1__DI0_SERIAL_CLK_1        IPU_REGISTERS_OFFSET+0x0004005C,0x00000003
+
+#define IPU_DI0_DW_GEN_2__ADDR                    IPU_REGISTERS_OFFSET+0x00040060
+#define IPU_DI0_DW_GEN_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00040060,0x00000000
+#define IPU_DI0_DW_GEN_2__FULL                    IPU_REGISTERS_OFFSET+0x00040060,0xffffffff
+#define IPU_DI0_DW_GEN_2__DI0_SERIAL_PERIOD_2     IPU_REGISTERS_OFFSET+0x00040060,0xFF000000
+#define IPU_DI0_DW_GEN_2__DI0_START_PERIOD_2      IPU_REGISTERS_OFFSET+0x00040060,0x00FF0000
+#define IPU_DI0_DW_GEN_2__DI0_CST_2               IPU_REGISTERS_OFFSET+0x00040060,0x0000C000
+#define IPU_DI0_DW_GEN_2__DI0_SERIAL_VALID_BITS_2 IPU_REGISTERS_OFFSET+0x00040060,0x000001F0
+#define IPU_DI0_DW_GEN_2__DI0_SERIAL_RS_2         IPU_REGISTERS_OFFSET+0x00040060,0x0000000C
+#define IPU_DI0_DW_GEN_2__DI0_SERIAL_CLK_2        IPU_REGISTERS_OFFSET+0x00040060,0x00000003
+
+#define IPU_DI0_DW_GEN_3__ADDR                    IPU_REGISTERS_OFFSET+0x00040064
+#define IPU_DI0_DW_GEN_3__EMPTY                   IPU_REGISTERS_OFFSET+0x00040064,0x00000000
+#define IPU_DI0_DW_GEN_3__FULL                    IPU_REGISTERS_OFFSET+0x00040064,0xffffffff
+#define IPU_DI0_DW_GEN_3__DI0_SERIAL_PERIOD_3     IPU_REGISTERS_OFFSET+0x00040064,0xFF000000
+#define IPU_DI0_DW_GEN_3__DI0_START_PERIOD_3      IPU_REGISTERS_OFFSET+0x00040064,0x00FF0000
+#define IPU_DI0_DW_GEN_3__DI0_CST_3               IPU_REGISTERS_OFFSET+0x00040064,0x0000C000
+#define IPU_DI0_DW_GEN_3__DI0_SERIAL_VALID_BITS_3 IPU_REGISTERS_OFFSET+0x00040064,0x000001F0
+#define IPU_DI0_DW_GEN_3__DI0_SERIAL_RS_3         IPU_REGISTERS_OFFSET+0x00040064,0x0000000C
+#define IPU_DI0_DW_GEN_3__DI0_SERIAL_CLK_3        IPU_REGISTERS_OFFSET+0x00040064,0x00000003
+
+#define IPU_DI0_DW_GEN_4__ADDR                    IPU_REGISTERS_OFFSET+0x00040068
+#define IPU_DI0_DW_GEN_4__EMPTY                   IPU_REGISTERS_OFFSET+0x00040068,0x00000000
+#define IPU_DI0_DW_GEN_4__FULL                    IPU_REGISTERS_OFFSET+0x00040068,0xffffffff
+#define IPU_DI0_DW_GEN_4__DI0_SERIAL_PERIOD_4     IPU_REGISTERS_OFFSET+0x00040068,0xFF000000
+#define IPU_DI0_DW_GEN_4__DI0_START_PERIOD_4      IPU_REGISTERS_OFFSET+0x00040068,0x00FF0000
+#define IPU_DI0_DW_GEN_4__DI0_CST_4               IPU_REGISTERS_OFFSET+0x00040068,0x0000C000
+#define IPU_DI0_DW_GEN_4__DI0_SERIAL_VALID_BITS_4 IPU_REGISTERS_OFFSET+0x00040068,0x000001F0
+#define IPU_DI0_DW_GEN_4__DI0_SERIAL_RS_4         IPU_REGISTERS_OFFSET+0x00040068,0x0000000C
+#define IPU_DI0_DW_GEN_4__DI0_SERIAL_CLK_4        IPU_REGISTERS_OFFSET+0x00040068,0x00000003
+
+#define IPU_DI0_DW_GEN_5__ADDR                    IPU_REGISTERS_OFFSET+0x0004006C
+#define IPU_DI0_DW_GEN_5__EMPTY                   IPU_REGISTERS_OFFSET+0x0004006C,0x00000000
+#define IPU_DI0_DW_GEN_5__FULL                    IPU_REGISTERS_OFFSET+0x0004006C,0xffffffff
+#define IPU_DI0_DW_GEN_5__DI0_SERIAL_PERIOD_5     IPU_REGISTERS_OFFSET+0x0004006C,0xFF000000
+#define IPU_DI0_DW_GEN_5__DI0_START_PERIOD_5      IPU_REGISTERS_OFFSET+0x0004006C,0x00FF0000
+#define IPU_DI0_DW_GEN_5__DI0_CST_5               IPU_REGISTERS_OFFSET+0x0004006C,0x0000C000
+#define IPU_DI0_DW_GEN_5__DI0_SERIAL_VALID_BITS_5 IPU_REGISTERS_OFFSET+0x0004006C,0x000001F0
+#define IPU_DI0_DW_GEN_5__DI0_SERIAL_RS_5         IPU_REGISTERS_OFFSET+0x0004006C,0x0000000C
+#define IPU_DI0_DW_GEN_5__DI0_SERIAL_CLK_5        IPU_REGISTERS_OFFSET+0x0004006C,0x00000003
+
+#define IPU_DI0_DW_GEN_6__ADDR                    IPU_REGISTERS_OFFSET+0x00040070
+#define IPU_DI0_DW_GEN_6__EMPTY                   IPU_REGISTERS_OFFSET+0x00040070,0x00000000
+#define IPU_DI0_DW_GEN_6__FULL                    IPU_REGISTERS_OFFSET+0x00040070,0xffffffff
+#define IPU_DI0_DW_GEN_6__DI0_SERIAL_PERIOD_6     IPU_REGISTERS_OFFSET+0x00040070,0xFF000000
+#define IPU_DI0_DW_GEN_6__DI0_START_PERIOD_6      IPU_REGISTERS_OFFSET+0x00040070,0x00FF0000
+#define IPU_DI0_DW_GEN_6__DI0_CST_6               IPU_REGISTERS_OFFSET+0x00040070,0x0000C000
+#define IPU_DI0_DW_GEN_6__DI0_SERIAL_VALID_BITS_6 IPU_REGISTERS_OFFSET+0x00040070,0x000001F0
+#define IPU_DI0_DW_GEN_6__DI0_SERIAL_RS_6         IPU_REGISTERS_OFFSET+0x00040070,0x0000000C
+#define IPU_DI0_DW_GEN_6__DI0_SERIAL_CLK_6        IPU_REGISTERS_OFFSET+0x00040070,0x00000003
+
+#define IPU_DI0_DW_GEN_7__ADDR                    IPU_REGISTERS_OFFSET+0x00040074
+#define IPU_DI0_DW_GEN_7__EMPTY                   IPU_REGISTERS_OFFSET+0x00040074,0x00000000
+#define IPU_DI0_DW_GEN_7__FULL                    IPU_REGISTERS_OFFSET+0x00040074,0xffffffff
+#define IPU_DI0_DW_GEN_7__DI0_SERIAL_PERIOD_7     IPU_REGISTERS_OFFSET+0x00040074,0xFF000000
+#define IPU_DI0_DW_GEN_7__DI0_START_PERIOD_7      IPU_REGISTERS_OFFSET+0x00040074,0x00FF0000
+#define IPU_DI0_DW_GEN_7__DI0_CST_7               IPU_REGISTERS_OFFSET+0x00040074,0x0000C000
+#define IPU_DI0_DW_GEN_7__DI0_SERIAL_VALID_BITS_7 IPU_REGISTERS_OFFSET+0x00040074,0x000001F0
+#define IPU_DI0_DW_GEN_7__DI0_SERIAL_RS_7         IPU_REGISTERS_OFFSET+0x00040074,0x0000000C
+#define IPU_DI0_DW_GEN_7__DI0_SERIAL_CLK_7        IPU_REGISTERS_OFFSET+0x00040074,0x00000003
+
+#define IPU_DI0_DW_GEN_8__ADDR                    IPU_REGISTERS_OFFSET+0x00040078
+#define IPU_DI0_DW_GEN_8__EMPTY                   IPU_REGISTERS_OFFSET+0x00040078,0x00000000
+#define IPU_DI0_DW_GEN_8__FULL                    IPU_REGISTERS_OFFSET+0x00040078,0xffffffff
+#define IPU_DI0_DW_GEN_8__DI0_SERIAL_PERIOD_8     IPU_REGISTERS_OFFSET+0x00040078,0xFF000000
+#define IPU_DI0_DW_GEN_8__DI0_START_PERIOD_8      IPU_REGISTERS_OFFSET+0x00040078,0x00FF0000
+#define IPU_DI0_DW_GEN_8__DI0_CST_8               IPU_REGISTERS_OFFSET+0x00040078,0x0000C000
+#define IPU_DI0_DW_GEN_8__DI0_SERIAL_VALID_BITS_8 IPU_REGISTERS_OFFSET+0x00040078,0x000001F0
+#define IPU_DI0_DW_GEN_8__DI0_SERIAL_RS_8         IPU_REGISTERS_OFFSET+0x00040078,0x0000000C
+#define IPU_DI0_DW_GEN_8__DI0_SERIAL_CLK_8        IPU_REGISTERS_OFFSET+0x00040078,0x00000003
+
+#define IPU_DI0_DW_GEN_9__ADDR                    IPU_REGISTERS_OFFSET+0x0004007C
+#define IPU_DI0_DW_GEN_9__EMPTY                   IPU_REGISTERS_OFFSET+0x0004007C,0x00000000
+#define IPU_DI0_DW_GEN_9__FULL                    IPU_REGISTERS_OFFSET+0x0004007C,0xffffffff
+#define IPU_DI0_DW_GEN_9__DI0_SERIAL_PERIOD_9     IPU_REGISTERS_OFFSET+0x0004007C,0xFF000000
+#define IPU_DI0_DW_GEN_9__DI0_START_PERIOD_9      IPU_REGISTERS_OFFSET+0x0004007C,0x00FF0000
+#define IPU_DI0_DW_GEN_9__DI0_CST_9               IPU_REGISTERS_OFFSET+0x0004007C,0x0000C000
+#define IPU_DI0_DW_GEN_9__DI0_SERIAL_VALID_BITS_9 IPU_REGISTERS_OFFSET+0x0004007C,0x000001F0
+#define IPU_DI0_DW_GEN_9__DI0_SERIAL_RS_9         IPU_REGISTERS_OFFSET+0x0004007C,0x0000000C
+#define IPU_DI0_DW_GEN_9__DI0_SERIAL_CLK_9        IPU_REGISTERS_OFFSET+0x0004007C,0x00000003
+
+#define IPU_DI0_DW_GEN_10__ADDR                     IPU_REGISTERS_OFFSET+0x00040080
+#define IPU_DI0_DW_GEN_10__EMPTY                    IPU_REGISTERS_OFFSET+0x00040080,0x00000000
+#define IPU_DI0_DW_GEN_10__FULL                     IPU_REGISTERS_OFFSET+0x00040080,0xffffffff
+#define IPU_DI0_DW_GEN_10__DI0_SERIAL_PERIOD_10     IPU_REGISTERS_OFFSET+0x00040080,0xFF000000
+#define IPU_DI0_DW_GEN_10__DI0_START_PERIOD_10      IPU_REGISTERS_OFFSET+0x00040080,0x00FF0000
+#define IPU_DI0_DW_GEN_10__DI0_CST_10               IPU_REGISTERS_OFFSET+0x00040080,0x0000C000
+#define IPU_DI0_DW_GEN_10__DI0_SERIAL_VALID_BITS_10 IPU_REGISTERS_OFFSET+0x00040080,0x000001F0
+#define IPU_DI0_DW_GEN_10__DI0_SERIAL_RS_10         IPU_REGISTERS_OFFSET+0x00040080,0x0000000C
+#define IPU_DI0_DW_GEN_10__DI0_SERIAL_CLK_10        IPU_REGISTERS_OFFSET+0x00040080,0x00000003
+
+#define IPU_DI0_DW_GEN_11__ADDR                     IPU_REGISTERS_OFFSET+0x00040084
+#define IPU_DI0_DW_GEN_11__EMPTY                    IPU_REGISTERS_OFFSET+0x00040084,0x00000000
+#define IPU_DI0_DW_GEN_11__FULL                     IPU_REGISTERS_OFFSET+0x00040084,0xffffffff
+#define IPU_DI0_DW_GEN_11__DI0_SERIAL_PERIOD_11     IPU_REGISTERS_OFFSET+0x00040084,0xFF000000
+#define IPU_DI0_DW_GEN_11__DI0_START_PERIOD_11      IPU_REGISTERS_OFFSET+0x00040084,0x00FF0000
+#define IPU_DI0_DW_GEN_11__DI0_CST_11               IPU_REGISTERS_OFFSET+0x00040084,0x0000C000
+#define IPU_DI0_DW_GEN_11__DI0_SERIAL_VALID_BITS_11 IPU_REGISTERS_OFFSET+0x00040084,0x000001F0
+#define IPU_DI0_DW_GEN_11__DI0_SERIAL_RS_11         IPU_REGISTERS_OFFSET+0x00040084,0x0000000C
+#define IPU_DI0_DW_GEN_11__DI0_SERIAL_CLK_11        IPU_REGISTERS_OFFSET+0x00040084,0x00000003
+
+#define IPU_DI1_DW_GEN_0__ADDR                    IPU_REGISTERS_OFFSET+0x00048058
+#define IPU_DI1_DW_GEN_0__EMPTY                   IPU_REGISTERS_OFFSET+0x00048058,0x00000000
+#define IPU_DI1_DW_GEN_0__FULL                    IPU_REGISTERS_OFFSET+0x00048058,0xffffffff
+#define IPU_DI1_DW_GEN_0__DI1_SERIAL_PERIOD_0     IPU_REGISTERS_OFFSET+0x00048058,0xFF000000
+#define IPU_DI1_DW_GEN_0__DI1_START_PERIOD_0      IPU_REGISTERS_OFFSET+0x00048058,0x00FF0000
+#define IPU_DI1_DW_GEN_0__DI1_CST_0               IPU_REGISTERS_OFFSET+0x00048058,0x0000C000
+#define IPU_DI1_DW_GEN_0__DI1_SERIAL_VALID_BITS_0 IPU_REGISTERS_OFFSET+0x00048058,0x000001F0
+#define IPU_DI1_DW_GEN_0__DI1_SERIAL_RS_0         IPU_REGISTERS_OFFSET+0x00048058,0x0000000C
+#define IPU_DI1_DW_GEN_0__DI1_SERIAL_CLK_0        IPU_REGISTERS_OFFSET+0x00048058,0x00000003
+
+#define IPU_DI1_DW_GEN_1__ADDR                    IPU_REGISTERS_OFFSET+0x0004805C
+#define IPU_DI1_DW_GEN_1__EMPTY                   IPU_REGISTERS_OFFSET+0x0004805C,0x00000000
+#define IPU_DI1_DW_GEN_1__FULL                    IPU_REGISTERS_OFFSET+0x0004805C,0xffffffff
+#define IPU_DI1_DW_GEN_1__DI1_SERIAL_PERIOD_1     IPU_REGISTERS_OFFSET+0x0004805C,0xFF000000
+#define IPU_DI1_DW_GEN_1__DI1_START_PERIOD_1      IPU_REGISTERS_OFFSET+0x0004805C,0x00FF0000
+#define IPU_DI1_DW_GEN_1__DI1_CST_1               IPU_REGISTERS_OFFSET+0x0004805C,0x0000C000
+#define IPU_DI1_DW_GEN_1__DI1_SERIAL_VALID_BITS_1 IPU_REGISTERS_OFFSET+0x0004805C,0x000001F0
+#define IPU_DI1_DW_GEN_1__DI1_SERIAL_RS_1         IPU_REGISTERS_OFFSET+0x0004805C,0x0000000C
+#define IPU_DI1_DW_GEN_1__DI1_SERIAL_CLK_1        IPU_REGISTERS_OFFSET+0x0004805C,0x00000003
+
+#define IPU_DI1_DW_GEN_2__ADDR                    IPU_REGISTERS_OFFSET+0x00048060
+#define IPU_DI1_DW_GEN_2__EMPTY                   IPU_REGISTERS_OFFSET+0x00048060,0x00000000
+#define IPU_DI1_DW_GEN_2__FULL                    IPU_REGISTERS_OFFSET+0x00048060,0xffffffff
+#define IPU_DI1_DW_GEN_2__DI1_SERIAL_PERIOD_2     IPU_REGISTERS_OFFSET+0x00048060,0xFF000000
+#define IPU_DI1_DW_GEN_2__DI1_START_PERIOD_2      IPU_REGISTERS_OFFSET+0x00048060,0x00FF0000
+#define IPU_DI1_DW_GEN_2__DI1_CST_2               IPU_REGISTERS_OFFSET+0x00048060,0x0000C000
+#define IPU_DI1_DW_GEN_2__DI1_SERIAL_VALID_BITS_2 IPU_REGISTERS_OFFSET+0x00048060,0x000001F0
+#define IPU_DI1_DW_GEN_2__DI1_SERIAL_RS_2         IPU_REGISTERS_OFFSET+0x00048060,0x0000000C
+#define IPU_DI1_DW_GEN_2__DI1_SERIAL_CLK_2        IPU_REGISTERS_OFFSET+0x00048060,0x00000003
+
+#define IPU_DI1_DW_GEN_3__ADDR                    IPU_REGISTERS_OFFSET+0x00048064
+#define IPU_DI1_DW_GEN_3__EMPTY                   IPU_REGISTERS_OFFSET+0x00048064,0x00000000
+#define IPU_DI1_DW_GEN_3__FULL                    IPU_REGISTERS_OFFSET+0x00048064,0xffffffff
+#define IPU_DI1_DW_GEN_3__DI1_SERIAL_PERIOD_3     IPU_REGISTERS_OFFSET+0x00048064,0xFF000000
+#define IPU_DI1_DW_GEN_3__DI1_START_PERIOD_3      IPU_REGISTERS_OFFSET+0x00048064,0x00FF0000
+#define IPU_DI1_DW_GEN_3__DI1_CST_3               IPU_REGISTERS_OFFSET+0x00048064,0x0000C000
+#define IPU_DI1_DW_GEN_3__DI1_SERIAL_VALID_BITS_3 IPU_REGISTERS_OFFSET+0x00048064,0x000001F0
+#define IPU_DI1_DW_GEN_3__DI1_SERIAL_RS_3         IPU_REGISTERS_OFFSET+0x00048064,0x0000000C
+#define IPU_DI1_DW_GEN_3__DI1_SERIAL_CLK_3        IPU_REGISTERS_OFFSET+0x00048064,0x00000003
+
+#define IPU_DI1_DW_GEN_4__ADDR                    IPU_REGISTERS_OFFSET+0x00048068
+#define IPU_DI1_DW_GEN_4__EMPTY                   IPU_REGISTERS_OFFSET+0x00048068,0x00000000
+#define IPU_DI1_DW_GEN_4__FULL                    IPU_REGISTERS_OFFSET+0x00048068,0xffffffff
+#define IPU_DI1_DW_GEN_4__DI1_SERIAL_PERIOD_4     IPU_REGISTERS_OFFSET+0x00048068,0xFF000000
+#define IPU_DI1_DW_GEN_4__DI1_START_PERIOD_4      IPU_REGISTERS_OFFSET+0x00048068,0x00FF0000
+#define IPU_DI1_DW_GEN_4__DI1_CST_4               IPU_REGISTERS_OFFSET+0x00048068,0x0000C000
+#define IPU_DI1_DW_GEN_4__DI1_SERIAL_VALID_BITS_4 IPU_REGISTERS_OFFSET+0x00048068,0x000001F0
+#define IPU_DI1_DW_GEN_4__DI1_SERIAL_RS_4         IPU_REGISTERS_OFFSET+0x00048068,0x0000000C
+#define IPU_DI1_DW_GEN_4__DI1_SERIAL_CLK_4        IPU_REGISTERS_OFFSET+0x00048068,0x00000003
+
+#define IPU_DI1_DW_GEN_5__ADDR                    IPU_REGISTERS_OFFSET+0x0004806C
+#define IPU_DI1_DW_GEN_5__EMPTY                   IPU_REGISTERS_OFFSET+0x0004806C,0x00000000
+#define IPU_DI1_DW_GEN_5__FULL                    IPU_REGISTERS_OFFSET+0x0004806C,0xffffffff
+#define IPU_DI1_DW_GEN_5__DI1_SERIAL_PERIOD_5     IPU_REGISTERS_OFFSET+0x0004806C,0xFF000000
+#define IPU_DI1_DW_GEN_5__DI1_START_PERIOD_5      IPU_REGISTERS_OFFSET+0x0004806C,0x00FF0000
+#define IPU_DI1_DW_GEN_5__DI1_CST_5               IPU_REGISTERS_OFFSET+0x0004806C,0x0000C000
+#define IPU_DI1_DW_GEN_5__DI1_SERIAL_VALID_BITS_5 IPU_REGISTERS_OFFSET+0x0004806C,0x000001F0
+#define IPU_DI1_DW_GEN_5__DI1_SERIAL_RS_5         IPU_REGISTERS_OFFSET+0x0004806C,0x0000000C
+#define IPU_DI1_DW_GEN_5__DI1_SERIAL_CLK_5        IPU_REGISTERS_OFFSET+0x0004806C,0x00000003
+
+#define IPU_DI1_DW_GEN_6__ADDR                    IPU_REGISTERS_OFFSET+0x00048070
+#define IPU_DI1_DW_GEN_6__EMPTY                   IPU_REGISTERS_OFFSET+0x00048070,0x00000000
+#define IPU_DI1_DW_GEN_6__FULL                    IPU_REGISTERS_OFFSET+0x00048070,0xffffffff
+#define IPU_DI1_DW_GEN_6__DI1_SERIAL_PERIOD_6     IPU_REGISTERS_OFFSET+0x00048070,0xFF000000
+#define IPU_DI1_DW_GEN_6__DI1_START_PERIOD_6      IPU_REGISTERS_OFFSET+0x00048070,0x00FF0000
+#define IPU_DI1_DW_GEN_6__DI1_CST_6               IPU_REGISTERS_OFFSET+0x00048070,0x0000C000
+#define IPU_DI1_DW_GEN_6__DI1_SERIAL_VALID_BITS_6 IPU_REGISTERS_OFFSET+0x00048070,0x000001F0
+#define IPU_DI1_DW_GEN_6__DI1_SERIAL_RS_6         IPU_REGISTERS_OFFSET+0x00048070,0x0000000C
+#define IPU_DI1_DW_GEN_6__DI1_SERIAL_CLK_6        IPU_REGISTERS_OFFSET+0x00048070,0x00000003
+
+#define IPU_DI1_DW_GEN_7__ADDR                    IPU_REGISTERS_OFFSET+0x00048074
+#define IPU_DI1_DW_GEN_7__EMPTY                   IPU_REGISTERS_OFFSET+0x00048074,0x00000000
+#define IPU_DI1_DW_GEN_7__FULL                    IPU_REGISTERS_OFFSET+0x00048074,0xffffffff
+#define IPU_DI1_DW_GEN_7__DI1_SERIAL_PERIOD_7     IPU_REGISTERS_OFFSET+0x00048074,0xFF000000
+#define IPU_DI1_DW_GEN_7__DI1_START_PERIOD_7      IPU_REGISTERS_OFFSET+0x00048074,0x00FF0000
+#define IPU_DI1_DW_GEN_7__DI1_CST_7               IPU_REGISTERS_OFFSET+0x00048074,0x0000C000
+#define IPU_DI1_DW_GEN_7__DI1_SERIAL_VALID_BITS_7 IPU_REGISTERS_OFFSET+0x00048074,0x000001F0
+#define IPU_DI1_DW_GEN_7__DI1_SERIAL_RS_7         IPU_REGISTERS_OFFSET+0x00048074,0x0000000C
+#define IPU_DI1_DW_GEN_7__DI1_SERIAL_CLK_7        IPU_REGISTERS_OFFSET+0x00048074,0x00000003
+
+#define IPU_DI1_DW_GEN_8__ADDR                    IPU_REGISTERS_OFFSET+0x00048078
+#define IPU_DI1_DW_GEN_8__EMPTY                   IPU_REGISTERS_OFFSET+0x00048078,0x00000000
+#define IPU_DI1_DW_GEN_8__FULL                    IPU_REGISTERS_OFFSET+0x00048078,0xffffffff
+#define IPU_DI1_DW_GEN_8__DI1_SERIAL_PERIOD_8     IPU_REGISTERS_OFFSET+0x00048078,0xFF000000
+#define IPU_DI1_DW_GEN_8__DI1_START_PERIOD_8      IPU_REGISTERS_OFFSET+0x00048078,0x00FF0000
+#define IPU_DI1_DW_GEN_8__DI1_CST_8               IPU_REGISTERS_OFFSET+0x00048078,0x0000C000
+#define IPU_DI1_DW_GEN_8__DI1_SERIAL_VALID_BITS_8 IPU_REGISTERS_OFFSET+0x00048078,0x000001F0
+#define IPU_DI1_DW_GEN_8__DI1_SERIAL_RS_8         IPU_REGISTERS_OFFSET+0x00048078,0x0000000C
+#define IPU_DI1_DW_GEN_8__DI1_SERIAL_CLK_8        IPU_REGISTERS_OFFSET+0x00048078,0x00000003
+
+#define IPU_DI1_DW_GEN_9__ADDR                    IPU_REGISTERS_OFFSET+0x0004807C
+#define IPU_DI1_DW_GEN_9__EMPTY                   IPU_REGISTERS_OFFSET+0x0004807C,0x00000000
+#define IPU_DI1_DW_GEN_9__FULL                    IPU_REGISTERS_OFFSET+0x0004807C,0xffffffff
+#define IPU_DI1_DW_GEN_9__DI1_SERIAL_PERIOD_9     IPU_REGISTERS_OFFSET+0x0004807C,0xFF000000
+#define IPU_DI1_DW_GEN_9__DI1_START_PERIOD_9      IPU_REGISTERS_OFFSET+0x0004807C,0x00FF0000
+#define IPU_DI1_DW_GEN_9__DI1_CST_9               IPU_REGISTERS_OFFSET+0x0004807C,0x0000C000
+#define IPU_DI1_DW_GEN_9__DI1_SERIAL_VALID_BITS_9 IPU_REGISTERS_OFFSET+0x0004807C,0x000001F0
+#define IPU_DI1_DW_GEN_9__DI1_SERIAL_RS_9         IPU_REGISTERS_OFFSET+0x0004807C,0x0000000C
+#define IPU_DI1_DW_GEN_9__DI1_SERIAL_CLK_9        IPU_REGISTERS_OFFSET+0x0004807C,0x00000003
+
+#define IPU_DI1_DW_GEN_10__ADDR                     IPU_REGISTERS_OFFSET+0x00048080
+#define IPU_DI1_DW_GEN_10__EMPTY                    IPU_REGISTERS_OFFSET+0x00048080,0x00000000
+#define IPU_DI1_DW_GEN_10__FULL                     IPU_REGISTERS_OFFSET+0x00048080,0xffffffff
+#define IPU_DI1_DW_GEN_10__DI1_SERIAL_PERIOD_10     IPU_REGISTERS_OFFSET+0x00048080,0xFF000000
+#define IPU_DI1_DW_GEN_10__DI1_START_PERIOD_10      IPU_REGISTERS_OFFSET+0x00048080,0x00FF0000
+#define IPU_DI1_DW_GEN_10__DI1_CST_10               IPU_REGISTERS_OFFSET+0x00048080,0x0000C000
+#define IPU_DI1_DW_GEN_10__DI0_SERIAL_VALID_BITS_10 IPU_REGISTERS_OFFSET+0x00048080,0x000001F0
+#define IPU_DI1_DW_GEN_10__DI1_SERIAL_RS_10         IPU_REGISTERS_OFFSET+0x00048080,0x0000000C
+#define IPU_DI1_DW_GEN_10__DI1_SERIAL_CLK_10        IPU_REGISTERS_OFFSET+0x00048080,0x00000003
+
+#define IPU_DI1_DW_GEN_11__ADDR                     IPU_REGISTERS_OFFSET+0x00048084
+#define IPU_DI1_DW_GEN_11__EMPTY                    IPU_REGISTERS_OFFSET+0x00048084,0x00000000
+#define IPU_DI1_DW_GEN_11__FULL                     IPU_REGISTERS_OFFSET+0x00048084,0xffffffff
+#define IPU_DI1_DW_GEN_11__DI1_SERIAL_PERIOD_11     IPU_REGISTERS_OFFSET+0x00048084,0xFF000000
+#define IPU_DI1_DW_GEN_11__DI1_START_PERIOD_11      IPU_REGISTERS_OFFSET+0x00048084,0x00FF0000
+#define IPU_DI1_DW_GEN_11__DI1_CST_11               IPU_REGISTERS_OFFSET+0x00048084,0x0000C000
+#define IPU_DI1_DW_GEN_11__DI0_SERIAL_VALID_BITS_11 IPU_REGISTERS_OFFSET+0x00048084,0x000001F0
+#define IPU_DI1_DW_GEN_11__DI1_SERIAL_RS_11         IPU_REGISTERS_OFFSET+0x00048084,0x0000000C
+#define IPU_DI1_DW_GEN_11__DI1_SERIAL_CLK_11        IPU_REGISTERS_OFFSET+0x00048084,0x00000003
+
+
+
+#define CPMEM_WORD0_DATA0_INT__ADDR  IPU_MEMORY_OFFSET+0x0000000
+#define CPMEM_WORD0_DATA0_INT__EMPTY IPU_MEMORY_OFFSET+0x0000000,0x00000000
+#define CPMEM_WORD0_DATA0_INT__FULL  IPU_MEMORY_OFFSET+0x0000000,0xffffffff
+#define CPMEM_WORD0_DATA0_INT__XB    IPU_MEMORY_OFFSET+0x0000000,0xFFF80000
+#define CPMEM_WORD0_DATA0_INT__YV    IPU_MEMORY_OFFSET+0x0000000,0x0007FC00
+#define CPMEM_WORD0_DATA0_INT__XV    IPU_MEMORY_OFFSET+0x0000000,0x000003FF
+
+#define CPMEM_WORD0_DATA1_INT__ADDR   IPU_MEMORY_OFFSET+0x0000004
+#define CPMEM_WORD0_DATA1_INT__EMPTY  IPU_MEMORY_OFFSET+0x0000004,0x00000000
+#define CPMEM_WORD0_DATA1_INT__FULL   IPU_MEMORY_OFFSET+0x0000004,0xffffffff
+#define CPMEM_WORD0_DATA1_INT__SY_LOW IPU_MEMORY_OFFSET+0x0000004,0xFC000000
+#define CPMEM_WORD0_DATA1_INT__SX     IPU_MEMORY_OFFSET+0x0000004,0x03FFC000
+#define CPMEM_WORD0_DATA1_INT__CF     IPU_MEMORY_OFFSET+0x0000004,0x00002000
+#define CPMEM_WORD0_DATA1_INT__NSB_B  IPU_MEMORY_OFFSET+0x0000004,0x00001000
+#define CPMEM_WORD0_DATA1_INT__YB     IPU_MEMORY_OFFSET+0x0000004,0x00000FFF
+
+#define CPMEM_WORD0_DATA2_INT__ADDR    IPU_MEMORY_OFFSET+0x0000008 
+#define CPMEM_WORD0_DATA2_INT__EMPTY   IPU_MEMORY_OFFSET+0x0000008,0x00000000
+#define CPMEM_WORD0_DATA2_INT__FULL    IPU_MEMORY_OFFSET+0x0000008,0xffffffff
+#define CPMEM_WORD0_DATA2_INT__SM      IPU_MEMORY_OFFSET+0x0000008,0xFFC00000
+#define CPMEM_WORD0_DATA2_INT__SDX     IPU_MEMORY_OFFSET+0x0000008,0x003F8000
+#define CPMEM_WORD0_DATA2_INT__NS      IPU_MEMORY_OFFSET+0x0000008,0x00007FE0
+#define CPMEM_WORD0_DATA2_INT__SY_HIGH IPU_MEMORY_OFFSET+0x0000008,0x0000001F
+
+#define CPMEM_WORD0_DATA3_INT__ADDR    IPU_MEMORY_OFFSET+0x000000C
+#define CPMEM_WORD0_DATA3_INT__EMPTY   IPU_MEMORY_OFFSET+0x000000C,0x00000000
+#define CPMEM_WORD0_DATA3_INT__FULL    IPU_MEMORY_OFFSET+0x000000C,0xffffffff
+#define CPMEM_WORD0_DATA3_INT__FW_LOW  IPU_MEMORY_OFFSET+0x000000C,0xE0000000
+#define CPMEM_WORD0_DATA3_INT__CAE     IPU_MEMORY_OFFSET+0x000000C,0x10000000
+#define CPMEM_WORD0_DATA3_INT__CAP     IPU_MEMORY_OFFSET+0x000000C,0x08000000
+#define CPMEM_WORD0_DATA3_INT__THE     IPU_MEMORY_OFFSET+0x000000C,0x04000000
+#define CPMEM_WORD0_DATA3_INT__VF      IPU_MEMORY_OFFSET+0x000000C,0x02000000
+#define CPMEM_WORD0_DATA3_INT__HF      IPU_MEMORY_OFFSET+0x000000C,0x01000000
+#define CPMEM_WORD0_DATA3_INT__ROT     IPU_MEMORY_OFFSET+0x000000C,0x00800000
+#define CPMEM_WORD0_DATA3_INT__BM      IPU_MEMORY_OFFSET+0x000000C,0x00600000
+#define CPMEM_WORD0_DATA3_INT__BNDM    IPU_MEMORY_OFFSET+0x000000C,0x001C0000
+#define CPMEM_WORD0_DATA3_INT__SO      IPU_MEMORY_OFFSET+0x000000C,0x00020000
+#define CPMEM_WORD0_DATA3_INT__DIM     IPU_MEMORY_OFFSET+0x000000C,0x00010000
+#define CPMEM_WORD0_DATA3_INT__DEC_SEL IPU_MEMORY_OFFSET+0x000000C,0x0000C000
+#define CPMEM_WORD0_DATA3_INT__BPP     IPU_MEMORY_OFFSET+0x000000C,0x00003800
+#define CPMEM_WORD0_DATA3_INT__SDRY    IPU_MEMORY_OFFSET+0x000000C,0x00000400
+#define CPMEM_WORD0_DATA3_INT__SDRX    IPU_MEMORY_OFFSET+0x000000C,0x00000200
+#define CPMEM_WORD0_DATA3_INT__SDY     IPU_MEMORY_OFFSET+0x000000C,0x000001FC
+#define CPMEM_WORD0_DATA3_INT__SCE     IPU_MEMORY_OFFSET+0x000000C,0x00000002
+#define CPMEM_WORD0_DATA3_INT__SCC     IPU_MEMORY_OFFSET+0x000000C,0x00000001
+
+#define CPMEM_WORD0_DATA4_INT__ADDR     IPU_MEMORY_OFFSET+0x0000010
+#define CPMEM_WORD0_DATA4_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000010,0x00000000
+#define CPMEM_WORD0_DATA4_INT__FULL     IPU_MEMORY_OFFSET+0x0000010,0xffffffff
+#define CPMEM_WORD0_DATA4_INT__RESERVED IPU_MEMORY_OFFSET+0x0000010,0xFFC00000
+#define CPMEM_WORD0_DATA4_INT__FH       IPU_MEMORY_OFFSET+0x0000010,0x003FFC00
+#define CPMEM_WORD0_DATA4_INT__FW_HIGH  IPU_MEMORY_OFFSET+0x0000010,0x000003FF
+
+#define CPMEM_WORD0_DATA0_N_INT__ADDR  IPU_MEMORY_OFFSET+0x0000000
+#define CPMEM_WORD0_DATA0_N_INT__EMPTY IPU_MEMORY_OFFSET+0x0000000,0x00000000
+#define CPMEM_WORD0_DATA0_N_INT__FULL  IPU_MEMORY_OFFSET+0x0000000,0xffffffff
+#define CPMEM_WORD0_DATA0_N_INT__XB    IPU_MEMORY_OFFSET+0x0000000,0xFFF80000
+#define CPMEM_WORD0_DATA0_N_INT__YV    IPU_MEMORY_OFFSET+0x0000000,0x0007FC00
+#define CPMEM_WORD0_DATA0_N_INT__XV    IPU_MEMORY_OFFSET+0x0000000,0x000003FF
+
+#define CPMEM_WORD0_DATA1_N_INT__ADDR    IPU_MEMORY_OFFSET+0x0000004
+#define CPMEM_WORD0_DATA1_N_INT__EMPTY   IPU_MEMORY_OFFSET+0x0000004,0x00000000
+#define CPMEM_WORD0_DATA1_N_INT__FULL    IPU_MEMORY_OFFSET+0x0000004,0xffffffff
+#define CPMEM_WORD0_DATA1_N_INT__UBO_LOW IPU_MEMORY_OFFSET+0x0000004,0xFFFFC000
+#define CPMEM_WORD0_DATA1_N_INT__CF      IPU_MEMORY_OFFSET+0x0000004,0x00002000
+#define CPMEM_WORD0_DATA1_N_INT__NSB_B   IPU_MEMORY_OFFSET+0x0000004,0x00001000
+#define CPMEM_WORD0_DATA1_N_INT__YB      IPU_MEMORY_OFFSET+0x0000004,0x00000FFF
+
+#define CPMEM_WORD0_DATA2_N_INT__ADDR     IPU_MEMORY_OFFSET+0x0000008
+#define CPMEM_WORD0_DATA2_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000008,0x00000000
+#define CPMEM_WORD0_DATA2_N_INT__FULL     IPU_MEMORY_OFFSET+0x0000008,0xffffffff
+#define CPMEM_WORD0_DATA2_N_INT__RESERVED IPU_MEMORY_OFFSET+0x0000008,0x80000000
+#define CPMEM_WORD0_DATA2_N_INT__RDRW     IPU_MEMORY_OFFSET+0x0000008,0x40000000
+#define CPMEM_WORD0_DATA2_N_INT__IOX      IPU_MEMORY_OFFSET+0x0000008,0x3c000000
+#define CPMEM_WORD0_DATA2_N_INT__VBO      IPU_MEMORY_OFFSET+0x0000008,0x03FFFFF0
+#define CPMEM_WORD0_DATA2_N_INT__UBO_HIGH IPU_MEMORY_OFFSET+0x0000008,0x0000000F
+
+#define CPMEM_WORD0_DATA3_N_INT__ADDR     IPU_MEMORY_OFFSET+0x000000C
+#define CPMEM_WORD0_DATA3_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x000000C,0x00000000
+#define CPMEM_WORD0_DATA3_N_INT__FULL     IPU_MEMORY_OFFSET+0x000000C,0xffffffff
+#define CPMEM_WORD0_DATA3_N_INT__FW_LOW   IPU_MEMORY_OFFSET+0x000000C,0xE0000000
+#define CPMEM_WORD0_DATA3_N_INT__CAE      IPU_MEMORY_OFFSET+0x000000C,0x10000000
+#define CPMEM_WORD0_DATA3_N_INT__CAP      IPU_MEMORY_OFFSET+0x000000C,0x08000000
+#define CPMEM_WORD0_DATA3_N_INT__THE      IPU_MEMORY_OFFSET+0x000000C,0x04000000
+#define CPMEM_WORD0_DATA3_N_INT__VF       IPU_MEMORY_OFFSET+0x000000C,0x02000000
+#define CPMEM_WORD0_DATA3_N_INT__HF       IPU_MEMORY_OFFSET+0x000000C,0x01000000
+#define CPMEM_WORD0_DATA3_N_INT__ROT      IPU_MEMORY_OFFSET+0x000000C,0x00800000
+#define CPMEM_WORD0_DATA3_N_INT__BM       IPU_MEMORY_OFFSET+0x000000C,0x00600000
+#define CPMEM_WORD0_DATA3_N_INT__BNDM     IPU_MEMORY_OFFSET+0x000000C,0x001C0000
+#define CPMEM_WORD0_DATA3_N_INT__SO       IPU_MEMORY_OFFSET+0x000000C,0x00020000
+#define CPMEM_WORD0_DATA3_N_INT__RESERVED IPU_MEMORY_OFFSET+0x000000C,0x0001FFFF
+
+#define CPMEM_WORD0_DATA4_N_INT__ADDR     IPU_MEMORY_OFFSET+0x0000010
+#define CPMEM_WORD0_DATA4_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000010,0x00000000
+#define CPMEM_WORD0_DATA4_N_INT__FULL     IPU_MEMORY_OFFSET+0x0000010,0xffffffff
+#define CPMEM_WORD0_DATA4_N_INT__RESERVED IPU_MEMORY_OFFSET+0x0000010,0xFFC00000
+#define CPMEM_WORD0_DATA4_N_INT__FH       IPU_MEMORY_OFFSET+0x0000010,0x003FFC00
+#define CPMEM_WORD0_DATA4_N_INT__FW_HIGH  IPU_MEMORY_OFFSET+0x0000010,0x000003FF
+
+#define CPMEM_WORD1_DATA0_INT__ADDR     IPU_MEMORY_OFFSET+0x0000020
+#define CPMEM_WORD1_DATA0_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000020,0x00000000
+#define CPMEM_WORD1_DATA0_INT__FULL     IPU_MEMORY_OFFSET+0x0000020,0xffffffff
+#define CPMEM_WORD1_DATA0_INT__EBA1_LOW IPU_MEMORY_OFFSET+0x0000020,0xE0000000
+#define CPMEM_WORD1_DATA0_INT__EBA0     IPU_MEMORY_OFFSET+0x0000020,0x1FFFFFFF
+
+#define CPMEM_WORD1_DATA1_INT__ADDR      IPU_MEMORY_OFFSET+0x0000024
+#define CPMEM_WORD1_DATA1_INT__EMPTY     IPU_MEMORY_OFFSET+0x0000024,0x00000000
+#define CPMEM_WORD1_DATA1_INT__FULL      IPU_MEMORY_OFFSET+0x0000024,0xffffffff
+#define CPMEM_WORD1_DATA1_INT__ILO_LOW   IPU_MEMORY_OFFSET+0x0000024,0xFC000000
+#define CPMEM_WORD1_DATA1_INT__EBA1_HIGH IPU_MEMORY_OFFSET+0x0000024,0x03FFFFFF
+
+#define CPMEM_WORD1_DATA2_INT__ADDR     IPU_MEMORY_OFFSET+0x0000028
+#define CPMEM_WORD1_DATA2_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000028,0x00000000
+#define CPMEM_WORD1_DATA2_INT__FULL     IPU_MEMORY_OFFSET+0x0000028,0xffffffff
+#define CPMEM_WORD1_DATA2_INT__TH_LOW   IPU_MEMORY_OFFSET+0x0000028,0x80000000
+#define CPMEM_WORD1_DATA2_INT__ID       IPU_MEMORY_OFFSET+0x0000028,0x60000000
+#define CPMEM_WORD1_DATA2_INT__ALBM     IPU_MEMORY_OFFSET+0x0000028,0x1C000000
+#define CPMEM_WORD1_DATA2_INT__ALU      IPU_MEMORY_OFFSET+0x0000028,0x02000000
+#define CPMEM_WORD1_DATA2_INT__PFS      IPU_MEMORY_OFFSET+0x0000028,0x01E00000
+#define CPMEM_WORD1_DATA2_INT__NPB      IPU_MEMORY_OFFSET+0x0000028,0x001FC000
+#define CPMEM_WORD1_DATA2_INT__ILO_HIGH IPU_MEMORY_OFFSET+0x0000028,0x00003FFF
+
+#define CPMEM_WORD1_DATA3_INT__ADDR    IPU_MEMORY_OFFSET+0x000002C
+#define CPMEM_WORD1_DATA3_INT__EMPTY   IPU_MEMORY_OFFSET+0x000002C,0x00000000
+#define CPMEM_WORD1_DATA3_INT__FULL    IPU_MEMORY_OFFSET+0x000002C,0xffffffff
+#define CPMEM_WORD1_DATA3_INT__WID3    IPU_MEMORY_OFFSET+0x000002C,0xE0000000
+#define CPMEM_WORD1_DATA3_INT__WID2    IPU_MEMORY_OFFSET+0x000002C,0x1C000000
+#define CPMEM_WORD1_DATA3_INT__WID1    IPU_MEMORY_OFFSET+0x000002C,0x03800000
+#define CPMEM_WORD1_DATA3_INT__WID0    IPU_MEMORY_OFFSET+0x000002C,0x00700000
+#define CPMEM_WORD1_DATA3_INT__SL      IPU_MEMORY_OFFSET+0x000002C,0x000FFFC0
+#define CPMEM_WORD1_DATA3_INT__TH_HIGH IPU_MEMORY_OFFSET+0x000002C,0x0000003F
+
+#define CPMEM_WORD1_DATA4_INT__ADDR     IPU_MEMORY_OFFSET+0x0000030
+#define CPMEM_WORD1_DATA4_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000030,0x00000000
+#define CPMEM_WORD1_DATA4_INT__FULL     IPU_MEMORY_OFFSET+0x0000030,0xffffffff
+#define CPMEM_WORD1_DATA4_INT__RESERVED IPU_MEMORY_OFFSET+0x0000030,0xFF800000
+#define CPMEM_WORD1_DATA4_INT__DEC_SEL2 IPU_MEMORY_OFFSET+0x0000030,0x00400000
+#define CPMEM_WORD1_DATA4_INT__CRE      IPU_MEMORY_OFFSET+0x0000030,0x00200000
+#define CPMEM_WORD1_DATA4_INT__SXYS     IPU_MEMORY_OFFSET+0x0000030,0x00100000
+#define CPMEM_WORD1_DATA4_INT__OFS3     IPU_MEMORY_OFFSET+0x0000030,0x000F8000
+#define CPMEM_WORD1_DATA4_INT__OFS2     IPU_MEMORY_OFFSET+0x0000030,0x00007C00
+#define CPMEM_WORD1_DATA4_INT__OFS1     IPU_MEMORY_OFFSET+0x0000030,0x000003E0
+#define CPMEM_WORD1_DATA4_INT__OFS0     IPU_MEMORY_OFFSET+0x0000030,0x0000001F
+
+#define CPMEM_WORD1_DATA0_N_INT__ADDR     IPU_MEMORY_OFFSET+0x0000020
+#define CPMEM_WORD1_DATA0_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000020,0x00000000
+#define CPMEM_WORD1_DATA0_N_INT__FULL     IPU_MEMORY_OFFSET+0x0000020,0xffffffff
+#define CPMEM_WORD1_DATA0_N_INT__EBA1_LOW IPU_MEMORY_OFFSET+0x0000020,0xE0000000
+#define CPMEM_WORD1_DATA0_N_INT__EBA0     IPU_MEMORY_OFFSET+0x0000020,0x1FFFFFFF
+
+#define CPMEM_WORD1_DATA1_N_INT__ADDR      IPU_MEMORY_OFFSET+0x0000024
+#define CPMEM_WORD1_DATA1_N_INT__EMPTY     IPU_MEMORY_OFFSET+0x0000024,0x00000000
+#define CPMEM_WORD1_DATA1_N_INT__FULL      IPU_MEMORY_OFFSET+0x0000024,0xffffffff
+#define CPMEM_WORD1_DATA1_N_INT__ILO_LOW   IPU_MEMORY_OFFSET+0x0000024,0xFC000000
+#define CPMEM_WORD1_DATA1_N_INT__EBA1_HIGH IPU_MEMORY_OFFSET+0x0000024,0x03FFFFFF
+
+#define CPMEM_WORD1_DATA2_N_INT__ADDR     IPU_MEMORY_OFFSET+0x0000028
+#define CPMEM_WORD1_DATA2_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x0000028,0x00000000
+#define CPMEM_WORD1_DATA2_N_INT__FULL     IPU_MEMORY_OFFSET+0x0000028,0xffffffff
+#define CPMEM_WORD1_DATA2_N_INT__TH_LOW   IPU_MEMORY_OFFSET+0x0000028,0x80000000
+#define CPMEM_WORD1_DATA2_N_INT__ID       IPU_MEMORY_OFFSET+0x0000028,0x60000000
+#define CPMEM_WORD1_DATA2_N_INT__ALBM     IPU_MEMORY_OFFSET+0x0000028,0x1C000000
+#define CPMEM_WORD1_DATA2_N_INT__ALU      IPU_MEMORY_OFFSET+0x0000028,0x02000000
+#define CPMEM_WORD1_DATA2_N_INT__PFS      IPU_MEMORY_OFFSET+0x0000028,0x01E00000
+#define CPMEM_WORD1_DATA2_N_INT__NPB      IPU_MEMORY_OFFSET+0x0000028,0x001FC000
+#define CPMEM_WORD1_DATA2_N_INT__ILO_HIGH IPU_MEMORY_OFFSET+0x0000028,0x00003FFF
+
+#define CPMEM_WORD1_DATA3_N_INT__ADDR     IPU_MEMORY_OFFSET+0x000002C
+#define CPMEM_WORD1_DATA3_N_INT__EMPTY    IPU_MEMORY_OFFSET+0x000002C,0x00000000
+#define CPMEM_WORD1_DATA3_N_INT__FULL     IPU_MEMORY_OFFSET+0x000002C,0xffffffff
+#define CPMEM_WORD1_DATA3_N_INT__SLY      IPU_MEMORY_OFFSET+0x000002C,0x000FFFC0
+#define CPMEM_WORD1_DATA3_N_INT__WID3     IPU_MEMORY_OFFSET+0x000002C,0xE0000000
+#define CPMEM_WORD1_DATA3_N_INT__TH_HIGH  IPU_MEMORY_OFFSET+0x000002C,0x0000003F
+
+#define CPMEM_WORD1_DATA4_N_INT__ADDR      IPU_MEMORY_OFFSET+0x0000030
+#define CPMEM_WORD1_DATA4_N_INT__EMPTY     IPU_MEMORY_OFFSET+0x0000030,0x00000000
+#define CPMEM_WORD1_DATA4_N_INT__FULL      IPU_MEMORY_OFFSET+0x0000030,0xffffffff
+#define CPMEM_WORD1_DATA4_N_INT__RESERVED  IPU_MEMORY_OFFSET+0x0000030,0xFFDFC000
+#define CPMEM_WORD1_DATA4_N_INT__CRE       IPU_MEMORY_OFFSET+0x0000030,0x00200000
+#define CPMEM_WORD1_DATA4_N_INT__SLUV      IPU_MEMORY_OFFSET+0x0000030,0x00003FFF
+
+
+#define IC_INTERNAL_MEM_FW 0x400                 
+#define TASK1_TMP_COEF IC_INTERNAL_MEM_FW
+#define TASK1_CSC1_W0    TASK1_TMP_COEF+1
+#define TASK1_CSC1_W1    TASK1_CSC1_W0+1
+#define TASK1_CSC1_W2    TASK1_CSC1_W1+1 
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W0 << 3)
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__EMPTY  IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__FULL   IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__A0_LOW IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__C00    IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__C11    IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_ENC_CSC1_WORD0__C22    IPU_IC_TPMEM_ENC_CSC1_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W0 << 3) + 4
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__EMPTY    IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__FULL     IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__SAT_MODE IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__SCALE    IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_ENC_CSC1_WORD1__A0_HIGH  IPU_IC_TPMEM_ENC_CSC1_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W1 << 3)
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__EMPTY  IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__FULL   IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__A1_LOW IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__C01    IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__C10    IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_ENC_CSC1_WORD2__C20    IPU_IC_TPMEM_ENC_CSC1_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W1 << 3) + 4
+#define IPU_IC_TPMEM_ENC_CSC1_WORD3__EMPTY   IPU_IC_TPMEM_ENC_CSC1_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD3__FULL    IPU_IC_TPMEM_ENC_CSC1_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD3__A1_HIGH IPU_IC_TPMEM_ENC_CSC1_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W2 << 3)
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__EMPTY  IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__FULL   IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__A2_LOW IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__C02    IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__C12    IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_ENC_CSC1_WORD4__C21    IPU_IC_TPMEM_ENC_CSC1_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_ENC_CSC1_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK1_CSC1_W2 << 3) + 4
+#define IPU_IC_TPMEM_ENC_CSC1_WORD5__EMPTY   IPU_IC_TPMEM_ENC_CSC1_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_ENC_CSC1_WORD5__FULL    IPU_IC_TPMEM_ENC_CSC1_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_ENC_CSC1_WORD5__A2_HIGH IPU_IC_TPMEM_ENC_CSC1_WORD5__ADDR,0x000000FF
+
+#define TASK2_TMP_COEF TASK1_CSC1_W2+IC_INTERNAL_MEM_FW+1
+#define TASK2_CSC1_W0    TASK2_TMP_COEF+1
+#define TASK2_CSC1_W1    TASK2_CSC1_W0+1
+#define TASK2_CSC1_W2    TASK2_CSC1_W1+1
+#define TASK2_CSC2_W0    TASK2_CSC1_W2+1
+#define TASK2_CSC2_W1    TASK2_CSC2_W0+1
+#define TASK2_CSC2_W2    TASK2_CSC2_W1+1 
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W0 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__EMPTY  IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__FULL   IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__A0_LOW IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__C00    IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__C11    IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD0__C22    IPU_IC_TPMEM_VIEW_CSC1_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W0 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__EMPTY    IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__FULL     IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__SAT_MODE IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__SCALE    IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD1__A0_HIGH  IPU_IC_TPMEM_VIEW_CSC1_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W1 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__EMPTY  IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__FULL   IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__A1_LOW IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__C01    IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__C10    IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD2__C20    IPU_IC_TPMEM_VIEW_CSC1_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W1 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD3__EMPTY   IPU_IC_TPMEM_VIEW_CSC1_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD3__FULL    IPU_IC_TPMEM_VIEW_CSC1_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD3__A1_HIGH IPU_IC_TPMEM_VIEW_CSC1_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W2 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__EMPTY  IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__FULL   IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__A2_LOW IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__C02    IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__C12    IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD4__C21    IPU_IC_TPMEM_VIEW_CSC1_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC1_W2 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD5__EMPTY   IPU_IC_TPMEM_VIEW_CSC1_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD5__FULL    IPU_IC_TPMEM_VIEW_CSC1_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC1_WORD5__A2_HIGH IPU_IC_TPMEM_VIEW_CSC1_WORD5__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W0 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__EMPTY  IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__FULL   IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__A0_LOW IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__C00    IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__C11    IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD0__C22    IPU_IC_TPMEM_VIEW_CSC2_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W0 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__EMPTY    IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__FULL     IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__SAT_MODE IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__SCALE    IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD1__A0_HIGH  IPU_IC_TPMEM_VIEW_CSC2_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W1 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__EMPTY  IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__FULL   IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__A1_LOW IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__C01    IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__C10    IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD2__C20    IPU_IC_TPMEM_VIEW_CSC2_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W1 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD3__EMPTY   IPU_IC_TPMEM_VIEW_CSC2_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD3__FULL    IPU_IC_TPMEM_VIEW_CSC2_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD3__A1_HIGH IPU_IC_TPMEM_VIEW_CSC2_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W2 << 3)
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__EMPTY  IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__FULL   IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__A2_LOW IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__C02    IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__C12    IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD4__C21    IPU_IC_TPMEM_VIEW_CSC2_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK2_CSC2_W2 << 3) + 4
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD5__EMPTY   IPU_IC_TPMEM_VIEW_CSC2_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD5__FULL    IPU_IC_TPMEM_VIEW_CSC2_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_VIEW_CSC2_WORD5__A2_HIGH IPU_IC_TPMEM_VIEW_CSC2_WORD5__ADDR,0x000000FF
+
+#define TASK3_TMP_COEF TASK2_CSC2_W2+IC_INTERNAL_MEM_FW+1
+#define TASK3_CSC1_W0    TASK3_TMP_COEF+1
+#define TASK3_CSC1_W1    TASK3_CSC1_W0+1
+#define TASK3_CSC1_W2    TASK3_CSC1_W1+1
+#define TASK3_CSC2_W0    TASK3_CSC1_W2+1
+#define TASK3_CSC2_W1    TASK3_CSC2_W0+1
+#define TASK3_CSC2_W2    TASK3_CSC2_W1+1 
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W0 << 3)
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__EMPTY  IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__FULL   IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__A0_LOW IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__C00    IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__C11    IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC1_WORD0__C22    IPU_IC_TPMEM_POST_CSC1_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W0 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__EMPTY    IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__FULL     IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__SAT_MODE IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__SCALE    IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_POST_CSC1_WORD1__A0_HIGH  IPU_IC_TPMEM_POST_CSC1_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W1 << 3)
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__EMPTY  IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__FULL   IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__A1_LOW IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__C01    IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__C10    IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC1_WORD2__C20    IPU_IC_TPMEM_POST_CSC1_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W1 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC1_WORD3__EMPTY   IPU_IC_TPMEM_POST_CSC1_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD3__FULL    IPU_IC_TPMEM_POST_CSC1_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD3__A1_HIGH IPU_IC_TPMEM_POST_CSC1_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W2 << 3)
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__EMPTY  IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__FULL   IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__A2_LOW IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__C02    IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__C12    IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC1_WORD4__C21    IPU_IC_TPMEM_POST_CSC1_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC1_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC1_W2 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC1_WORD5__EMPTY   IPU_IC_TPMEM_POST_CSC1_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC1_WORD5__FULL    IPU_IC_TPMEM_POST_CSC1_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC1_WORD5__A2_HIGH IPU_IC_TPMEM_POST_CSC1_WORD5__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W0 << 3)
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__EMPTY  IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__FULL   IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__A0_LOW IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__C00    IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__C11    IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC2_WORD0__C22    IPU_IC_TPMEM_POST_CSC2_WORD0__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR     IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W0 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__EMPTY    IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__FULL     IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__SAT_MODE IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0x00000400
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__SCALE    IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0x00000300
+#define IPU_IC_TPMEM_POST_CSC2_WORD1__A0_HIGH  IPU_IC_TPMEM_POST_CSC2_WORD1__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W1 << 3)
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__EMPTY  IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__FULL   IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__A1_LOW IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__C01    IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__C10    IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC2_WORD2__C20    IPU_IC_TPMEM_POST_CSC2_WORD2__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD3__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W1 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC2_WORD3__EMPTY   IPU_IC_TPMEM_POST_CSC2_WORD3__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD3__FULL    IPU_IC_TPMEM_POST_CSC2_WORD3__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD3__A1_HIGH IPU_IC_TPMEM_POST_CSC2_WORD3__ADDR,0x000000FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR   IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W2 << 3)
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__EMPTY  IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__FULL   IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__A2_LOW IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0xF8000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__C02    IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0x07FC0000
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__C12    IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0x0003FE00
+#define IPU_IC_TPMEM_POST_CSC2_WORD4__C21    IPU_IC_TPMEM_POST_CSC2_WORD4__ADDR,0x000001FF
+
+#define IPU_IC_TPMEM_POST_CSC2_WORD5__ADDR    IPU_MEMORY_OFFSET+0x0060000 + (TASK3_CSC2_W2 << 3) + 4 
+#define IPU_IC_TPMEM_POST_CSC2_WORD5__EMPTY   IPU_IC_TPMEM_POST_CSC2_WORD5__ADDR,0x00000000
+#define IPU_IC_TPMEM_POST_CSC2_WORD5__FULL    IPU_IC_TPMEM_POST_CSC2_WORD5__ADDR,0xffffffff
+#define IPU_IC_TPMEM_POST_CSC2_WORD5__A2_HIGH IPU_IC_TPMEM_POST_CSC2_WORD5__ADDR,0x000000FF
+
+#define SRM_DP_COM_CONF_SYNC__ADDR                              IPU_MEMORY_OFFSET+0x0040000
+#define SRM_DP_COM_CONF_SYNC__EMPTY                             IPU_MEMORY_OFFSET+0x0040000,0x00000000
+#define SRM_DP_COM_CONF_SYNC__FULL                              IPU_MEMORY_OFFSET+0x0040000,0xffffffff
+#define SRM_DP_COM_CONF_SYNC__DP_GAMMA_YUV_EN_SYNC              IPU_MEMORY_OFFSET+0x0040000,0x00002000
+#define SRM_DP_COM_CONF_SYNC__DP_GAMMA_EN_SYNC                  IPU_MEMORY_OFFSET+0x0040000,0x00001000
+#define SRM_DP_COM_CONF_SYNC__DP_CSC_YUV_SAT_MODE_SYNC          IPU_MEMORY_OFFSET+0x0040000,0x00000800
+#define SRM_DP_COM_CONF_SYNC__DP_CSC_GAMUT_SAT_EN_SYNC          IPU_MEMORY_OFFSET+0x0040000,0x00000400
+#define SRM_DP_COM_CONF_SYNC__DP_CSC_DEF_SYNC                   IPU_MEMORY_OFFSET+0x0040000,0x00000300
+#define SRM_DP_COM_CONF_SYNC__DP_COC_SYNC                       IPU_MEMORY_OFFSET+0x0040000,0x00000070
+#define SRM_DP_COM_CONF_SYNC__DP_GWCKE_SYNC                     IPU_MEMORY_OFFSET+0x0040000,0x00000008
+#define SRM_DP_COM_CONF_SYNC__DP_GWAM_SYNC                      IPU_MEMORY_OFFSET+0x0040000,0x00000004
+#define SRM_DP_COM_CONF_SYNC__DP_GWSEL_SYNC                     IPU_MEMORY_OFFSET+0x0040000,0x00000002
+#define SRM_DP_COM_CONF_SYNC__DP_FG_EN_SYNC                     IPU_MEMORY_OFFSET+0x0040000,0x00000001
+
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__ADDR                       IPU_MEMORY_OFFSET+0x0040004
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__EMPTY                      IPU_MEMORY_OFFSET+0x0040004,0x00000000
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__FULL                       IPU_MEMORY_OFFSET+0x0040004,0xffffffff
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWAV_SYNC               IPU_MEMORY_OFFSET+0x0040004,0xFF000000
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKR_SYNC              IPU_MEMORY_OFFSET+0x0040004,0x00FF0000
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKG_SYNC              IPU_MEMORY_OFFSET+0x0040004,0x0000FF00
+#define SRM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKB_SYNC              IPU_MEMORY_OFFSET+0x0040004,0x000000FF
+
+#define SRM_DP_FG_POS_SYNC__ADDR                                IPU_MEMORY_OFFSET+0x0040008
+#define SRM_DP_FG_POS_SYNC__EMPTY                               IPU_MEMORY_OFFSET+0x0040008,0x00000000
+#define SRM_DP_FG_POS_SYNC__FULL                                IPU_MEMORY_OFFSET+0x0040008,0xffffffff
+#define SRM_DP_FG_POS_SYNC__DP_FGXP_SYNC                        IPU_MEMORY_OFFSET+0x0040008,0x07FF0000
+#define SRM_DP_FG_POS_SYNC__DP_FGYP_SYNC                        IPU_MEMORY_OFFSET+0x0040008,0x000007FF
+
+#define SRM_DP_CUR_POS_SYNC__ADDR                               IPU_MEMORY_OFFSET+0x004000C
+#define SRM_DP_CUR_POS_SYNC__EMPTY                              IPU_MEMORY_OFFSET+0x004000C,0x00000000
+#define SRM_DP_CUR_POS_SYNC__FULL                               IPU_MEMORY_OFFSET+0x004000C,0xffffffff
+#define SRM_DP_CUR_POS_SYNC__DP_CXW_SYNC                        IPU_MEMORY_OFFSET+0x004000C,0xF8000000
+#define SRM_DP_CUR_POS_SYNC__DP_CXP_SYNC                        IPU_MEMORY_OFFSET+0x004000C,0x07FF0000
+#define SRM_DP_CUR_POS_SYNC__DP_CYH_SYNC                        IPU_MEMORY_OFFSET+0x004000C,0x0000F800
+#define SRM_DP_CUR_POS_SYNC__DP_CYP_SYNC                        IPU_MEMORY_OFFSET+0x004000C,0x000007FF
+
+#define SRM_DP_CUR_MAP_SYNC__ADDR                               IPU_MEMORY_OFFSET+0x0040010
+#define SRM_DP_CUR_MAP_SYNC__EMPTY                              IPU_MEMORY_OFFSET+0x0040010,0x00000000
+#define SRM_DP_CUR_MAP_SYNC__FULL                               IPU_MEMORY_OFFSET+0x0040010,0xffffffff
+#define SRM_DP_CUR_MAP_SYNC__DP_CUR_COL_R_SYNC                  IPU_MEMORY_OFFSET+0x0040010,0x00FF0000
+#define SRM_DP_CUR_MAP_SYNC__DP_CUR_COL_G_SYNC                  IPU_MEMORY_OFFSET+0x0040010,0x0000FF00
+#define SRM_DP_CUR_MAP_SYNC__DP_CUR_COL_B_SYNC                  IPU_MEMORY_OFFSET+0x0040010,0x000000FF
+
+#define SRM_DP_GAMMA_C_SYNC_0__ADDR                             IPU_MEMORY_OFFSET+0x0040014
+#define SRM_DP_GAMMA_C_SYNC_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040014,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_0__FULL                             IPU_MEMORY_OFFSET+0x0040014,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_1                IPU_MEMORY_OFFSET+0x0040014,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_0                IPU_MEMORY_OFFSET+0x0040014,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_1__ADDR                             IPU_MEMORY_OFFSET+0x0040018
+#define SRM_DP_GAMMA_C_SYNC_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040018,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_1__FULL                             IPU_MEMORY_OFFSET+0x0040018,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_3                IPU_MEMORY_OFFSET+0x0040018,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_2                IPU_MEMORY_OFFSET+0x0040018,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_2__ADDR                             IPU_MEMORY_OFFSET+0x004001C
+#define SRM_DP_GAMMA_C_SYNC_2__EMPTY                            IPU_MEMORY_OFFSET+0x004001C,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_2__FULL                             IPU_MEMORY_OFFSET+0x004001C,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_5                IPU_MEMORY_OFFSET+0x004001C,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_4                IPU_MEMORY_OFFSET+0x004001C,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_3__ADDR                             IPU_MEMORY_OFFSET+0x0040020
+#define SRM_DP_GAMMA_C_SYNC_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040020,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_3__FULL                             IPU_MEMORY_OFFSET+0x0040020,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_7                IPU_MEMORY_OFFSET+0x0040020,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_6                IPU_MEMORY_OFFSET+0x0040020,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_4__ADDR                             IPU_MEMORY_OFFSET+0x0040024
+#define SRM_DP_GAMMA_C_SYNC_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040024,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_4__FULL                             IPU_MEMORY_OFFSET+0x0040024,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_9                IPU_MEMORY_OFFSET+0x0040024,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_8                IPU_MEMORY_OFFSET+0x0040024,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_5__ADDR                             IPU_MEMORY_OFFSET+0x0040028
+#define SRM_DP_GAMMA_C_SYNC_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040028,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_5__FULL                             IPU_MEMORY_OFFSET+0x0040028,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_11               IPU_MEMORY_OFFSET+0x0040028,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_10               IPU_MEMORY_OFFSET+0x0040028,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_6__ADDR                             IPU_MEMORY_OFFSET+0x004002C
+#define SRM_DP_GAMMA_C_SYNC_6__EMPTY                            IPU_MEMORY_OFFSET+0x004002C,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_6__FULL                             IPU_MEMORY_OFFSET+0x004002C,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_13               IPU_MEMORY_OFFSET+0x004002C,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_12               IPU_MEMORY_OFFSET+0x004002C,0x000001FF
+
+#define SRM_DP_GAMMA_C_SYNC_7__ADDR                             IPU_MEMORY_OFFSET+0x0040030
+#define SRM_DP_GAMMA_C_SYNC_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040030,0x00000000
+#define SRM_DP_GAMMA_C_SYNC_7__FULL                             IPU_MEMORY_OFFSET+0x0040030,0xffffffff
+#define SRM_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_15               IPU_MEMORY_OFFSET+0x0040030,0x01FF0000
+#define SRM_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_14               IPU_MEMORY_OFFSET+0x0040030,0x000001FF
+
+#define SRM_DP_GAMMA_S_SYNC_0__ADDR                             IPU_MEMORY_OFFSET+0x0040034
+#define SRM_DP_GAMMA_S_SYNC_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040034,0x00000000
+#define SRM_DP_GAMMA_S_SYNC_0__FULL                             IPU_MEMORY_OFFSET+0x0040034,0xffffffff
+#define SRM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_3                IPU_MEMORY_OFFSET+0x0040034,0xFF000000
+#define SRM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_2                IPU_MEMORY_OFFSET+0x0040034,0x00FF0000
+#define SRM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_1                IPU_MEMORY_OFFSET+0x0040034,0x0000FF00
+#define SRM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_0                IPU_MEMORY_OFFSET+0x0040034,0x000000FF
+
+#define SRM_DP_GAMMA_S_SYNC_1__ADDR                             IPU_MEMORY_OFFSET+0x0040038
+#define SRM_DP_GAMMA_S_SYNC_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040038,0x00000000
+#define SRM_DP_GAMMA_S_SYNC_1__FULL                             IPU_MEMORY_OFFSET+0x0040038,0xffffffff
+#define SRM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_7                IPU_MEMORY_OFFSET+0x0040038,0xFF000000
+#define SRM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_6                IPU_MEMORY_OFFSET+0x0040038,0x00FF0000
+#define SRM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_5                IPU_MEMORY_OFFSET+0x0040038,0x0000FF00
+#define SRM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_4                IPU_MEMORY_OFFSET+0x0040038,0x000000FF
+
+#define SRM_DP_GAMMA_S_SYNC_2__ADDR                             IPU_MEMORY_OFFSET+0x004003C
+#define SRM_DP_GAMMA_S_SYNC_2__EMPTY                            IPU_MEMORY_OFFSET+0x004003C,0x00000000
+#define SRM_DP_GAMMA_S_SYNC_2__FULL                             IPU_MEMORY_OFFSET+0x004003C,0xffffffff
+#define SRM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_11               IPU_MEMORY_OFFSET+0x004003C,0xFF000000
+#define SRM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_10               IPU_MEMORY_OFFSET+0x004003C,0x00FF0000
+#define SRM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_9                IPU_MEMORY_OFFSET+0x004003C,0x0000FF00
+#define SRM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_8                IPU_MEMORY_OFFSET+0x004003C,0x000000FF
+
+#define SRM_DP_GAMMA_S_SYNC_3__ADDR                             IPU_MEMORY_OFFSET+0x0040040
+#define SRM_DP_GAMMA_S_SYNC_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040040,0x00000000
+#define SRM_DP_GAMMA_S_SYNC_3__FULL                             IPU_MEMORY_OFFSET+0x0040040,0xffffffff
+#define SRM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_15               IPU_MEMORY_OFFSET+0x0040040,0xFF000000
+#define SRM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_14               IPU_MEMORY_OFFSET+0x0040040,0x00FF0000
+#define SRM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_13               IPU_MEMORY_OFFSET+0x0040040,0x0000FF00
+#define SRM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_12               IPU_MEMORY_OFFSET+0x0040040,0x000000FF
+
+#define SRM_DP_CSCA_SYNC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040044
+#define SRM_DP_CSCA_SYNC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040044,0x00000000
+#define SRM_DP_CSCA_SYNC_0__FULL                                IPU_MEMORY_OFFSET+0x0040044,0xffffffff
+#define SRM_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_1                     IPU_MEMORY_OFFSET+0x0040044,0x03FF0000
+#define SRM_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_0                     IPU_MEMORY_OFFSET+0x0040044,0x000003FF
+
+#define SRM_DP_CSCA_SYNC_1__ADDR                                IPU_MEMORY_OFFSET+0x0040048
+#define SRM_DP_CSCA_SYNC_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040048,0x00000000
+#define SRM_DP_CSCA_SYNC_1__FULL                                IPU_MEMORY_OFFSET+0x0040048,0xffffffff
+#define SRM_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_3                     IPU_MEMORY_OFFSET+0x0040048,0x03FF0000
+#define SRM_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_2                     IPU_MEMORY_OFFSET+0x0040048,0x000003FF
+
+#define SRM_DP_CSCA_SYNC_2__ADDR                                IPU_MEMORY_OFFSET+0x004004C
+#define SRM_DP_CSCA_SYNC_2__EMPTY                               IPU_MEMORY_OFFSET+0x004004C,0x00000000
+#define SRM_DP_CSCA_SYNC_2__FULL                                IPU_MEMORY_OFFSET+0x004004C,0xffffffff
+#define SRM_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_5                     IPU_MEMORY_OFFSET+0x004004C,0x03FF0000
+#define SRM_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_4                     IPU_MEMORY_OFFSET+0x004004C,0x000003FF
+
+#define SRM_DP_CSCA_SYNC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040050
+#define SRM_DP_CSCA_SYNC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040050,0x00000000
+#define SRM_DP_CSCA_SYNC_3__FULL                                IPU_MEMORY_OFFSET+0x0040050,0xffffffff
+#define SRM_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_7                     IPU_MEMORY_OFFSET+0x0040050,0x03FF0000
+#define SRM_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_6                     IPU_MEMORY_OFFSET+0x0040050,0x000003FF
+
+#define SRM_DP_CSC_SYNC_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040054
+#define SRM_DP_CSC_SYNC_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040054,0x00000000
+#define SRM_DP_CSC_SYNC_0__FULL                                 IPU_MEMORY_OFFSET+0x0040054,0xffffffff
+#define SRM_DP_CSC_SYNC_0__DP_CSC_S0_SYNC                       IPU_MEMORY_OFFSET+0x0040054,0xC0000000
+#define SRM_DP_CSC_SYNC_0__DP_CSC_B0_SYNC                       IPU_MEMORY_OFFSET+0x0040054,0x3FFF0000
+#define SRM_DP_CSC_SYNC_0__DP_CSC_A8_SYNC                       IPU_MEMORY_OFFSET+0x0040054,0x000003FF
+
+#define SRM_DP_CSC_SYNC_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040058
+#define SRM_DP_CSC_SYNC_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040058,0x00000000
+#define SRM_DP_CSC_SYNC_1__FULL                                 IPU_MEMORY_OFFSET+0x0040058,0xffffffff
+#define SRM_DP_CSC_SYNC_1__DP_CSC_S2_SYNC                       IPU_MEMORY_OFFSET+0x0040058,0xC0000000
+#define SRM_DP_CSC_SYNC_1__DP_CSC_B2_SYNC                       IPU_MEMORY_OFFSET+0x0040058,0x3FFF0000
+#define SRM_DP_CSC_SYNC_1__DP_CSC_S1_SYNC                       IPU_MEMORY_OFFSET+0x0040058,0x0000C000
+#define SRM_DP_CSC_SYNC_1__DP_CSC_B1_SYNC                       IPU_MEMORY_OFFSET+0x0040058,0x00003FFF
+
+#define SRM_DP_CUR_POS_ALT__ADDR                                IPU_MEMORY_OFFSET+0x004005C
+#define SRM_DP_CUR_POS_ALT__EMPTY                               IPU_MEMORY_OFFSET+0x004005C,0x00000000
+#define SRM_DP_CUR_POS_ALT__FULL                                IPU_MEMORY_OFFSET+0x004005C,0xffffffff
+#define SRM_DP_CUR_POS_ALT__DP_CXW_SYNC_ALT                     IPU_MEMORY_OFFSET+0x004005C,0xF8000000
+#define SRM_DP_CUR_POS_ALT__DP_CXP_SYNC_ALT                     IPU_MEMORY_OFFSET+0x004005C,0x07FF0000
+#define SRM_DP_CUR_POS_ALT__DP_CYH_SYNC_ALT                     IPU_MEMORY_OFFSET+0x004005C,0x0000F800
+#define SRM_DP_CUR_POS_ALT__DP_CYP_SYNC_ALT                     IPU_MEMORY_OFFSET+0x004005C,0x000007FF
+
+#define SRM_DP_COM_CONF_ASYNC0__ADDR                            IPU_MEMORY_OFFSET+0x0040060
+#define SRM_DP_COM_CONF_ASYNC0__EMPTY                           IPU_MEMORY_OFFSET+0x0040060,0x00000000
+#define SRM_DP_COM_CONF_ASYNC0__FULL                            IPU_MEMORY_OFFSET+0x0040060,0xffffffff
+#define SRM_DP_COM_CONF_ASYNC0__DP_GAMMA_YUV_EN_ASYNC0          IPU_MEMORY_OFFSET+0x0040060,0x00002000
+#define SRM_DP_COM_CONF_ASYNC0__DP_GAMMA_EN_ASYNC0              IPU_MEMORY_OFFSET+0x0040060,0x00001000
+#define SRM_DP_COM_CONF_ASYNC0__DP_CSC_YUV_SAT_MODE_ASYNC0      IPU_MEMORY_OFFSET+0x0040060,0x00000800
+#define SRM_DP_COM_CONF_ASYNC0__DP_CSC_GAMUT_SAT_EN_ASYNC0      IPU_MEMORY_OFFSET+0x0040060,0x00000400
+#define SRM_DP_COM_CONF_ASYNC0__DP_CSC_DEF_ASYNC0               IPU_MEMORY_OFFSET+0x0040060,0x00000300
+#define SRM_DP_COM_CONF_ASYNC0__DP_COC_ASYNC0                   IPU_MEMORY_OFFSET+0x0040060,0x00000070
+#define SRM_DP_COM_CONF_ASYNC0__DP_GWCKE_ASYNC0                 IPU_MEMORY_OFFSET+0x0040060,0x00000008
+#define SRM_DP_COM_CONF_ASYNC0__DP_GWAM_ASYNC0                  IPU_MEMORY_OFFSET+0x0040060,0x00000004
+#define SRM_DP_COM_CONF_ASYNC0__DP_GWSEL_ASYNC0                 IPU_MEMORY_OFFSET+0x0040060,0x00000002
+
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__ADDR                     IPU_MEMORY_OFFSET+0x0040064
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__EMPTY                    IPU_MEMORY_OFFSET+0x0040064,0x00000000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__FULL                     IPU_MEMORY_OFFSET+0x0040064,0xffffffff
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWAV_ASYNC0           IPU_MEMORY_OFFSET+0x0040064,0xFF000000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKR_ASYNC0          IPU_MEMORY_OFFSET+0x0040064,0x00FF0000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKG_ASYNC0          IPU_MEMORY_OFFSET+0x0040064,0x0000FF00
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKB_ASYNC0          IPU_MEMORY_OFFSET+0x0040064,0x000000FF
+
+#define SRM_DP_FG_POS_ASYNC0__ADDR                              IPU_MEMORY_OFFSET+0x0040068
+#define SRM_DP_FG_POS_ASYNC0__EMPTY                             IPU_MEMORY_OFFSET+0x0040068,0x00000000
+#define SRM_DP_FG_POS_ASYNC0__FULL                              IPU_MEMORY_OFFSET+0x0040068,0xffffffff
+#define SRM_DP_FG_POS_ASYNC0__DP_FGXP_ASYNC0                    IPU_MEMORY_OFFSET+0x0040068,0x07FF0000
+#define SRM_DP_FG_POS_ASYNC0__DP_FGYP_ASYNC0                    IPU_MEMORY_OFFSET+0x0040068,0x000007FF
+
+#define SRM_DP_CUR_POS_ASYNC0__ADDR                             IPU_MEMORY_OFFSET+0x004006C
+#define SRM_DP_CUR_POS_ASYNC0__EMPTY                            IPU_MEMORY_OFFSET+0x004006C,0x00000000
+#define SRM_DP_CUR_POS_ASYNC0__FULL                             IPU_MEMORY_OFFSET+0x004006C,0xffffffff
+#define SRM_DP_CUR_POS_ASYNC0__DP_CXW_ASYNC0                    IPU_MEMORY_OFFSET+0x004006C,0xF8000000
+#define SRM_DP_CUR_POS_ASYNC0__DP_CXP_ASYNC0                    IPU_MEMORY_OFFSET+0x004006C,0x07FF0000
+#define SRM_DP_CUR_POS_ASYNC0__DP_CYH_ASYNC0                    IPU_MEMORY_OFFSET+0x004006C,0x0000F800
+#define SRM_DP_CUR_POS_ASYNC0__DP_CYP_ASYNC0                    IPU_MEMORY_OFFSET+0x004006C,0x000007FF
+
+#define SRM_DP_CUR_MAP_ASYNC0__ADDR                             IPU_MEMORY_OFFSET+0x0040070
+#define SRM_DP_CUR_MAP_ASYNC0__EMPTY                            IPU_MEMORY_OFFSET+0x0040070,0x00000000
+#define SRM_DP_CUR_MAP_ASYNC0__FULL                             IPU_MEMORY_OFFSET+0x0040070,0xffffffff
+#define SRM_DP_CUR_MAP_ASYNC0__CUR_COL_R_ASYNC0                 IPU_MEMORY_OFFSET+0x0040070,0x00FF0000
+#define SRM_DP_CUR_MAP_ASYNC0__CUR_COL_G_ASYNC0                 IPU_MEMORY_OFFSET+0x0040070,0x0000FF00
+#define SRM_DP_CUR_MAP_ASYNC0__CUR_COL_B_ASYNC0                 IPU_MEMORY_OFFSET+0x0040070,0x000000FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_0__ADDR                           IPU_MEMORY_OFFSET+0x0040074
+#define SRM_DP_GAMMA_C_ASYNC0_0__EMPTY                          IPU_MEMORY_OFFSET+0x0040074,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_0__FULL                           IPU_MEMORY_OFFSET+0x0040074,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_1            IPU_MEMORY_OFFSET+0x0040074,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_0            IPU_MEMORY_OFFSET+0x0040074,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_1__ADDR                           IPU_MEMORY_OFFSET+0x0040078
+#define SRM_DP_GAMMA_C_ASYNC0_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040078,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_1__FULL                           IPU_MEMORY_OFFSET+0x0040078,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_3            IPU_MEMORY_OFFSET+0x0040078,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_2            IPU_MEMORY_OFFSET+0x0040078,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_2__ADDR                           IPU_MEMORY_OFFSET+0x004007C
+#define SRM_DP_GAMMA_C_ASYNC0_2__EMPTY                          IPU_MEMORY_OFFSET+0x004007C,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_2__FULL                           IPU_MEMORY_OFFSET+0x004007C,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_5            IPU_MEMORY_OFFSET+0x004007C,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_4            IPU_MEMORY_OFFSET+0x004007C,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_3__ADDR                           IPU_MEMORY_OFFSET+0x0040080
+#define SRM_DP_GAMMA_C_ASYNC0_3__EMPTY                          IPU_MEMORY_OFFSET+0x0040080,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_3__FULL                           IPU_MEMORY_OFFSET+0x0040080,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_7            IPU_MEMORY_OFFSET+0x0040080,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_6            IPU_MEMORY_OFFSET+0x0040080,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_4__ADDR                           IPU_MEMORY_OFFSET+0x0040084
+#define SRM_DP_GAMMA_C_ASYNC0_4__EMPTY                          IPU_MEMORY_OFFSET+0x0040084,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_4__FULL                           IPU_MEMORY_OFFSET+0x0040084,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_9            IPU_MEMORY_OFFSET+0x0040084,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_8            IPU_MEMORY_OFFSET+0x0040084,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_5__ADDR                           IPU_MEMORY_OFFSET+0x0040088
+#define SRM_DP_GAMMA_C_ASYNC0_5__EMPTY                          IPU_MEMORY_OFFSET+0x0040088,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_5__FULL                           IPU_MEMORY_OFFSET+0x0040088,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_11           IPU_MEMORY_OFFSET+0x0040088,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_10           IPU_MEMORY_OFFSET+0x0040088,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_6__ADDR                           IPU_MEMORY_OFFSET+0x004008C
+#define SRM_DP_GAMMA_C_ASYNC0_6__EMPTY                          IPU_MEMORY_OFFSET+0x004008C,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_6__FULL                           IPU_MEMORY_OFFSET+0x004008C,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_13           IPU_MEMORY_OFFSET+0x004008C,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_12           IPU_MEMORY_OFFSET+0x004008C,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC0_7__ADDR                           IPU_MEMORY_OFFSET+0x0040090
+#define SRM_DP_GAMMA_C_ASYNC0_7__EMPTY                          IPU_MEMORY_OFFSET+0x0040090,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC0_7__FULL                           IPU_MEMORY_OFFSET+0x0040090,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_15           IPU_MEMORY_OFFSET+0x0040090,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_14           IPU_MEMORY_OFFSET+0x0040090,0x000001FF
+
+#define SRM_DP_GAMMA_S_ASYNC0_0__ADDR                           IPU_MEMORY_OFFSET+0x0040094
+#define SRM_DP_GAMMA_S_ASYNC0_0__EMPTY                          IPU_MEMORY_OFFSET+0x0040094,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC0_0__FULL                           IPU_MEMORY_OFFSET+0x0040094,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_3            IPU_MEMORY_OFFSET+0x0040094,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_2            IPU_MEMORY_OFFSET+0x0040094,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_1            IPU_MEMORY_OFFSET+0x0040094,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_0            IPU_MEMORY_OFFSET+0x0040094,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC0_1__ADDR                           IPU_MEMORY_OFFSET+0x0040098
+#define SRM_DP_GAMMA_S_ASYNC0_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040098,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC0_1__FULL                           IPU_MEMORY_OFFSET+0x0040098,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_7            IPU_MEMORY_OFFSET+0x0040098,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_6            IPU_MEMORY_OFFSET+0x0040098,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_5            IPU_MEMORY_OFFSET+0x0040098,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_4            IPU_MEMORY_OFFSET+0x0040098,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC0_2__ADDR                           IPU_MEMORY_OFFSET+0x004009C
+#define SRM_DP_GAMMA_S_ASYNC0_2__EMPTY                          IPU_MEMORY_OFFSET+0x004009C,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC0_2__FULL                           IPU_MEMORY_OFFSET+0x004009C,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_11           IPU_MEMORY_OFFSET+0x004009C,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_10           IPU_MEMORY_OFFSET+0x004009C,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_9            IPU_MEMORY_OFFSET+0x004009C,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_8            IPU_MEMORY_OFFSET+0x004009C,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC0_3__ADDR                           IPU_MEMORY_OFFSET+0x00400A0
+#define SRM_DP_GAMMA_S_ASYNC0_3__EMPTY                          IPU_MEMORY_OFFSET+0x00400A0,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC0_3__FULL                           IPU_MEMORY_OFFSET+0x00400A0,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_15           IPU_MEMORY_OFFSET+0x00400A0,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_14           IPU_MEMORY_OFFSET+0x00400A0,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_13           IPU_MEMORY_OFFSET+0x00400A0,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_12           IPU_MEMORY_OFFSET+0x00400A0,0x000000FF
+
+#define SRM_DP_CSCA_ASYNC0_0__ADDR                              IPU_MEMORY_OFFSET+0x00400A4
+#define SRM_DP_CSCA_ASYNC0_0__EMPTY                             IPU_MEMORY_OFFSET+0x00400A4,0x00000000
+#define SRM_DP_CSCA_ASYNC0_0__FULL                              IPU_MEMORY_OFFSET+0x00400A4,0xffffffff
+#define SRM_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_1                 IPU_MEMORY_OFFSET+0x00400A4,0x03FF0000
+#define SRM_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_0                 IPU_MEMORY_OFFSET+0x00400A4,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC0_1__ADDR                              IPU_MEMORY_OFFSET+0x00400A8
+#define SRM_DP_CSCA_ASYNC0_1__EMPTY                             IPU_MEMORY_OFFSET+0x00400A8,0x00000000
+#define SRM_DP_CSCA_ASYNC0_1__FULL                              IPU_MEMORY_OFFSET+0x00400A8,0xffffffff
+#define SRM_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_3                 IPU_MEMORY_OFFSET+0x00400A8,0x03FF0000
+#define SRM_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_2                 IPU_MEMORY_OFFSET+0x00400A8,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC0_2__ADDR                              IPU_MEMORY_OFFSET+0x00400AC
+#define SRM_DP_CSCA_ASYNC0_2__EMPTY                             IPU_MEMORY_OFFSET+0x00400AC,0x00000000
+#define SRM_DP_CSCA_ASYNC0_2__FULL                              IPU_MEMORY_OFFSET+0x00400AC,0xffffffff
+#define SRM_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_5                 IPU_MEMORY_OFFSET+0x00400AC,0x03FF0000
+#define SRM_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_4                 IPU_MEMORY_OFFSET+0x00400AC,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC0_3__ADDR                              IPU_MEMORY_OFFSET+0x00400B0
+#define SRM_DP_CSCA_ASYNC0_3__EMPTY                             IPU_MEMORY_OFFSET+0x00400B0,0x00000000
+#define SRM_DP_CSCA_ASYNC0_3__FULL                              IPU_MEMORY_OFFSET+0x00400B0,0xffffffff
+#define SRM_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_7                 IPU_MEMORY_OFFSET+0x00400B0,0x03FF0000
+#define SRM_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_6                 IPU_MEMORY_OFFSET+0x00400B0,0x000003FF
+
+#define SRM_DP_CSC_ASYNC0_0__ADDR                               IPU_MEMORY_OFFSET+0x00400B4
+#define SRM_DP_CSC_ASYNC0_0__EMPTY                              IPU_MEMORY_OFFSET+0x00400B4,0x00000000
+#define SRM_DP_CSC_ASYNC0_0__FULL                               IPU_MEMORY_OFFSET+0x00400B4,0xffffffff
+#define SRM_DP_CSC_ASYNC0_0__DP_CSC_S0_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B4,0xC0000000
+#define SRM_DP_CSC_ASYNC0_0__DP_CSC_B0_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B4,0x3FFF0000
+#define SRM_DP_CSC_ASYNC0_0__DP_CSC_A8_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B4,0x000003FF
+
+#define SRM_DP_CSC_ASYNC0_1__ADDR                               IPU_MEMORY_OFFSET+0x00400B8
+#define SRM_DP_CSC_ASYNC0_1__EMPTY                              IPU_MEMORY_OFFSET+0x00400B8,0x00000000
+#define SRM_DP_CSC_ASYNC0_1__FULL                               IPU_MEMORY_OFFSET+0x00400B8,0xffffffff
+#define SRM_DP_CSC_ASYNC0_1__DP_CSC_S2_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B8,0xC0000000
+#define SRM_DP_CSC_ASYNC0_1__DP_CSC_B2_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B8,0x3FFF0000
+#define SRM_DP_CSC_ASYNC0_1__DP_CSC_S1_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B8,0x0000C000
+#define SRM_DP_CSC_ASYNC0_1__DP_CSC_B1_ASYNC0                   IPU_MEMORY_OFFSET+0x00400B8,0x00003FFF
+
+#define SRM_DP_COM_CONF_ASYNC1__ADDR                            IPU_MEMORY_OFFSET+0x00400BC
+#define SRM_DP_COM_CONF_ASYNC1__EMPTY                           IPU_MEMORY_OFFSET+0x00400BC,0x00000000
+#define SRM_DP_COM_CONF_ASYNC1__FULL                            IPU_MEMORY_OFFSET+0x00400BC,0xffffffff
+#define SRM_DP_COM_CONF_ASYNC1__DP_GAMMA_YUV_EN_ASYNC1          IPU_MEMORY_OFFSET+0x00400BC,0x00002000
+#define SRM_DP_COM_CONF_ASYNC1__DP_GAMMA_EN_ASYNC1              IPU_MEMORY_OFFSET+0x00400BC,0x00001000
+#define SRM_DP_COM_CONF_ASYNC1__DP_CSC_YUV_SAT_MODE_ASYNC1      IPU_MEMORY_OFFSET+0x00400BC,0x00000800
+#define SRM_DP_COM_CONF_ASYNC1__DP_CSC_GAMUT_SAT_EN_ASYNC1      IPU_MEMORY_OFFSET+0x00400BC,0x00000400
+#define SRM_DP_COM_CONF_ASYNC1__DP_CSC_DEF_ASYNC1               IPU_MEMORY_OFFSET+0x00400BC,0x00000300
+#define SRM_DP_COM_CONF_ASYNC1__DP_COC_ASYNC1                   IPU_MEMORY_OFFSET+0x00400BC,0x00000070
+#define SRM_DP_COM_CONF_ASYNC1__DP_GWCKE_ASYNC1                 IPU_MEMORY_OFFSET+0x00400BC,0x00000008
+#define SRM_DP_COM_CONF_ASYNC1__DP_GWAM_ASYNC1                  IPU_MEMORY_OFFSET+0x00400BC,0x00000004
+#define SRM_DP_COM_CONF_ASYNC1__DP_GWSEL_ASYNC1                 IPU_MEMORY_OFFSET+0x00400BC,0x00000002
+
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__ADDR                     IPU_MEMORY_OFFSET+0x00400C0
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__EMPTY                    IPU_MEMORY_OFFSET+0x00400C0,0x00000000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__FULL                     IPU_MEMORY_OFFSET+0x00400C0,0xffffffff
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWAV_ASYNC1           IPU_MEMORY_OFFSET+0x00400C0,0xFF000000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKR_ASYNC1          IPU_MEMORY_OFFSET+0x00400C0,0x00FF0000
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKG_ASYNC1          IPU_MEMORY_OFFSET+0x00400C0,0x0000FF00
+#define SRM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKB_ASYNC1          IPU_MEMORY_OFFSET+0x00400C0,0x000000FF
+
+#define SRM_DP_FG_POS_ASYNC1__ADDR                              IPU_MEMORY_OFFSET+0x00400C4
+#define SRM_DP_FG_POS_ASYNC1__EMPTY                             IPU_MEMORY_OFFSET+0x00400C4,0x00000000
+#define SRM_DP_FG_POS_ASYNC1__FULL                              IPU_MEMORY_OFFSET+0x00400C4,0xffffffff
+#define SRM_DP_FG_POS_ASYNC1__DP_FGXP_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C4,0x07FF0000
+#define SRM_DP_FG_POS_ASYNC1__DP_FGYP_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C4,0x000007FF
+
+#define SRM_DP_CUR_POS_ASYNC1__ADDR                             IPU_MEMORY_OFFSET+0x00400C8
+#define SRM_DP_CUR_POS_ASYNC1__EMPTY                            IPU_MEMORY_OFFSET+0x00400C8,0x00000000
+#define SRM_DP_CUR_POS_ASYNC1__FULL                             IPU_MEMORY_OFFSET+0x00400C8,0xffffffff
+#define SRM_DP_CUR_POS_ASYNC1__DP_CXW_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C8,0xF8000000
+#define SRM_DP_CUR_POS_ASYNC1__DP_CXP_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C8,0x07FF0000
+#define SRM_DP_CUR_POS_ASYNC1__DP_CYH_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C8,0x0000F800
+#define SRM_DP_CUR_POS_ASYNC1__DP_CYP_ASYNC1                    IPU_MEMORY_OFFSET+0x00400C8,0x000007FF
+
+#define SRM_DP_CUR_MAP_ASYNC1__ADDR                             IPU_MEMORY_OFFSET+0x00400CC
+#define SRM_DP_CUR_MAP_ASYNC1__EMPTY                            IPU_MEMORY_OFFSET+0x00400CC,0x00000000
+#define SRM_DP_CUR_MAP_ASYNC1__FULL                             IPU_MEMORY_OFFSET+0x00400CC,0xffffffff
+#define SRM_DP_CUR_MAP_ASYNC1__CUR_COL_R_ASYNC1                 IPU_MEMORY_OFFSET+0x00400CC,0x00FF0000
+#define SRM_DP_CUR_MAP_ASYNC1__CUR_COL_G_ASYNC1                 IPU_MEMORY_OFFSET+0x00400CC,0x0000FF00
+#define SRM_DP_CUR_MAP_ASYNC1__CUR_COL_B_ASYNC1                 IPU_MEMORY_OFFSET+0x00400CC,0x000000FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_0__ADDR                           IPU_MEMORY_OFFSET+0x00400D0
+#define SRM_DP_GAMMA_C_ASYNC1_0__EMPTY                          IPU_MEMORY_OFFSET+0x00400D0,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_0__FULL                           IPU_MEMORY_OFFSET+0x00400D0,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_1            IPU_MEMORY_OFFSET+0x00400D0,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_0            IPU_MEMORY_OFFSET+0x00400D0,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_1__ADDR                           IPU_MEMORY_OFFSET+0x00400D4
+#define SRM_DP_GAMMA_C_ASYNC1_1__EMPTY                          IPU_MEMORY_OFFSET+0x00400D4,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_1__FULL                           IPU_MEMORY_OFFSET+0x00400D4,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_3            IPU_MEMORY_OFFSET+0x00400D4,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_2            IPU_MEMORY_OFFSET+0x00400D4,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_2__ADDR                           IPU_MEMORY_OFFSET+0x00400D8
+#define SRM_DP_GAMMA_C_ASYNC1_2__EMPTY                          IPU_MEMORY_OFFSET+0x00400D8,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_2__FULL                           IPU_MEMORY_OFFSET+0x00400D8,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_5            IPU_MEMORY_OFFSET+0x00400D8,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_4            IPU_MEMORY_OFFSET+0x00400D8,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_3__ADDR                           IPU_MEMORY_OFFSET+0x00400DC
+#define SRM_DP_GAMMA_C_ASYNC1_3__EMPTY                          IPU_MEMORY_OFFSET+0x00400DC,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_3__FULL                           IPU_MEMORY_OFFSET+0x00400DC,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_7            IPU_MEMORY_OFFSET+0x00400DC,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_6            IPU_MEMORY_OFFSET+0x00400DC,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_4__ADDR                           IPU_MEMORY_OFFSET+0x00400E0
+#define SRM_DP_GAMMA_C_ASYNC1_4__EMPTY                          IPU_MEMORY_OFFSET+0x00400E0,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_4__FULL                           IPU_MEMORY_OFFSET+0x00400E0,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_9            IPU_MEMORY_OFFSET+0x00400E0,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_8            IPU_MEMORY_OFFSET+0x00400E0,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_5__ADDR                           IPU_MEMORY_OFFSET+0x00400E4
+#define SRM_DP_GAMMA_C_ASYNC1_5__EMPTY                          IPU_MEMORY_OFFSET+0x00400E4,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_5__FULL                           IPU_MEMORY_OFFSET+0x00400E4,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_11           IPU_MEMORY_OFFSET+0x00400E4,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_10           IPU_MEMORY_OFFSET+0x00400E4,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_6__ADDR                           IPU_MEMORY_OFFSET+0x00400E8
+#define SRM_DP_GAMMA_C_ASYNC1_6__EMPTY                          IPU_MEMORY_OFFSET+0x00400E8,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_6__FULL                           IPU_MEMORY_OFFSET+0x00400E8,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_13           IPU_MEMORY_OFFSET+0x00400E8,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_12           IPU_MEMORY_OFFSET+0x00400E8,0x000001FF
+
+#define SRM_DP_GAMMA_C_ASYNC1_7__ADDR                           IPU_MEMORY_OFFSET+0x00400EC
+#define SRM_DP_GAMMA_C_ASYNC1_7__EMPTY                          IPU_MEMORY_OFFSET+0x00400EC,0x00000000
+#define SRM_DP_GAMMA_C_ASYNC1_7__FULL                           IPU_MEMORY_OFFSET+0x00400EC,0xffffffff
+#define SRM_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_15           IPU_MEMORY_OFFSET+0x00400EC,0x01FF0000
+#define SRM_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_14           IPU_MEMORY_OFFSET+0x00400EC,0x000001FF
+
+#define SRM_DP_GAMMA_S_ASYNC1_0__ADDR                           IPU_MEMORY_OFFSET+0x00400F0
+#define SRM_DP_GAMMA_S_ASYNC1_0__EMPTY                          IPU_MEMORY_OFFSET+0x00400F0,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC1_0__FULL                           IPU_MEMORY_OFFSET+0x00400F0,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_3            IPU_MEMORY_OFFSET+0x00400F0,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_2            IPU_MEMORY_OFFSET+0x00400F0,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_1            IPU_MEMORY_OFFSET+0x00400F0,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_0            IPU_MEMORY_OFFSET+0x00400F0,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC1_1__ADDR                           IPU_MEMORY_OFFSET+0x00400F4
+#define SRM_DP_GAMMA_S_ASYNC1_1__EMPTY                          IPU_MEMORY_OFFSET+0x00400F4,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC1_1__FULL                           IPU_MEMORY_OFFSET+0x00400F4,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_7            IPU_MEMORY_OFFSET+0x00400F4,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_6            IPU_MEMORY_OFFSET+0x00400F4,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_5            IPU_MEMORY_OFFSET+0x00400F4,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_4            IPU_MEMORY_OFFSET+0x00400F4,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC1_2__ADDR                           IPU_MEMORY_OFFSET+0x00400F8
+#define SRM_DP_GAMMA_S_ASYNC1_2__EMPTY                          IPU_MEMORY_OFFSET+0x00400F8,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC1_2__FULL                           IPU_MEMORY_OFFSET+0x00400F8,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_11           IPU_MEMORY_OFFSET+0x00400F8,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_10           IPU_MEMORY_OFFSET+0x00400F8,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_9            IPU_MEMORY_OFFSET+0x00400F8,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_8            IPU_MEMORY_OFFSET+0x00400F8,0x000000FF
+
+#define SRM_DP_GAMMA_S_ASYNC1_3__ADDR                           IPU_MEMORY_OFFSET+0x00400FC
+#define SRM_DP_GAMMA_S_ASYNC1_3__EMPTY                          IPU_MEMORY_OFFSET+0x00400FC,0x00000000
+#define SRM_DP_GAMMA_S_ASYNC1_3__FULL                           IPU_MEMORY_OFFSET+0x00400FC,0xffffffff
+#define SRM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_15           IPU_MEMORY_OFFSET+0x00400FC,0xFF000000
+#define SRM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_14           IPU_MEMORY_OFFSET+0x00400FC,0x00FF0000
+#define SRM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_13           IPU_MEMORY_OFFSET+0x00400FC,0x0000FF00
+#define SRM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_12           IPU_MEMORY_OFFSET+0x00400FC,0x000000FF
+
+#define SRM_DP_CSCA_ASYNC1_0__ADDR                              IPU_MEMORY_OFFSET+0x0040100
+#define SRM_DP_CSCA_ASYNC1_0__EMPTY                             IPU_MEMORY_OFFSET+0x0040100,0x00000000
+#define SRM_DP_CSCA_ASYNC1_0__FULL                              IPU_MEMORY_OFFSET+0x0040100,0xffffffff
+#define SRM_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_1                 IPU_MEMORY_OFFSET+0x0040100,0x03FF0000
+#define SRM_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_0                 IPU_MEMORY_OFFSET+0x0040100,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC1_1__ADDR                              IPU_MEMORY_OFFSET+0x0040104
+#define SRM_DP_CSCA_ASYNC1_1__EMPTY                             IPU_MEMORY_OFFSET+0x0040104,0x00000000
+#define SRM_DP_CSCA_ASYNC1_1__FULL                              IPU_MEMORY_OFFSET+0x0040104,0xffffffff
+#define SRM_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_3                 IPU_MEMORY_OFFSET+0x0040104,0x03FF0000
+#define SRM_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_2                 IPU_MEMORY_OFFSET+0x0040104,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC1_2__ADDR                              IPU_MEMORY_OFFSET+0x0040108
+#define SRM_DP_CSCA_ASYNC1_2__EMPTY                             IPU_MEMORY_OFFSET+0x0040108,0x00000000
+#define SRM_DP_CSCA_ASYNC1_2__FULL                              IPU_MEMORY_OFFSET+0x0040108,0xffffffff
+#define SRM_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_5                 IPU_MEMORY_OFFSET+0x0040108,0x03FF0000
+#define SRM_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_4                 IPU_MEMORY_OFFSET+0x0040108,0x000003FF
+
+#define SRM_DP_CSCA_ASYNC1_3__ADDR                              IPU_MEMORY_OFFSET+0x004010C
+#define SRM_DP_CSCA_ASYNC1_3__EMPTY                             IPU_MEMORY_OFFSET+0x004010C,0x00000000
+#define SRM_DP_CSCA_ASYNC1_3__FULL                              IPU_MEMORY_OFFSET+0x004010C,0xffffffff
+#define SRM_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_7                 IPU_MEMORY_OFFSET+0x004010C,0x03FF0000
+#define SRM_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_6                 IPU_MEMORY_OFFSET+0x004010C,0x000003FF
+
+#define SRM_DP_CSC_ASYNC1_0__ADDR                               IPU_MEMORY_OFFSET+0x0040110
+#define SRM_DP_CSC_ASYNC1_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040110,0x00000000
+#define SRM_DP_CSC_ASYNC1_0__FULL                               IPU_MEMORY_OFFSET+0x0040110,0xffffffff
+#define SRM_DP_CSC_ASYNC1_0__DP_CSC_S0_ASYNC1                   IPU_MEMORY_OFFSET+0x0040110,0xC0000000
+#define SRM_DP_CSC_ASYNC1_0__DP_CSC_B0_ASYNC1                   IPU_MEMORY_OFFSET+0x0040110,0x3FFF0000
+#define SRM_DP_CSC_ASYNC1_0__DP_CSC_A8_ASYNC1                   IPU_MEMORY_OFFSET+0x0040110,0x000003FF
+
+#define SRM_DP_CSC_ASYNC1_1__ADDR                               IPU_MEMORY_OFFSET+0x0040114
+#define SRM_DP_CSC_ASYNC1_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040114,0x00000000
+#define SRM_DP_CSC_ASYNC1_1__FULL                               IPU_MEMORY_OFFSET+0x0040114,0xffffffff
+#define SRM_DP_CSC_ASYNC1_1__DP_CSC_S2_ASYNC1                   IPU_MEMORY_OFFSET+0x0040114,0xC0000000
+#define SRM_DP_CSC_ASYNC1_1__DP_CSC_B2_ASYNC1                   IPU_MEMORY_OFFSET+0x0040114,0x3FFF0000
+#define SRM_DP_CSC_ASYNC1_1__DP_CSC_S1_ASYNC1                   IPU_MEMORY_OFFSET+0x0040114,0x0000C000
+#define SRM_DP_CSC_ASYNC1_1__DP_CSC_B1_ASYNC1                   IPU_MEMORY_OFFSET+0x0040114,0x00003FFF
+
+#define SRM_CSI0_CPD_CTRL__ADDR                                 IPU_MEMORY_OFFSET+0x0040314
+#define SRM_CSI0_CPD_CTRL__EMPTY                                IPU_MEMORY_OFFSET+0x0040314,0x00000000
+#define SRM_CSI0_CPD_CTRL__FULL                                 IPU_MEMORY_OFFSET+0x0040314,0xffffffff
+#define SRM_CSI0_CPD_CTRL__CSI0_CPD                             IPU_MEMORY_OFFSET+0x0040314,0x0000001C
+#define SRM_CSI0_CPD_CTRL__CSI0_RED_ROW_BEGIN                   IPU_MEMORY_OFFSET+0x0040314,0x00000002
+#define SRM_CSI0_CPD_CTRL__CSI0_GREEN_P_BEGIN                   IPU_MEMORY_OFFSET+0x0040314,0x00000001
+
+#define SRM_CSI0_CPD_RC_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040318
+#define SRM_CSI0_CPD_RC_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040318,0x00000000
+#define SRM_CSI0_CPD_RC_0__FULL                                 IPU_MEMORY_OFFSET+0x0040318,0xffffffff
+#define SRM_CSI0_CPD_RC_0__CSI0_CPD_RC_1                        IPU_MEMORY_OFFSET+0x0040318,0x01FF0000
+#define SRM_CSI0_CPD_RC_0__CSI0_CPD_RC_0                        IPU_MEMORY_OFFSET+0x0040318,0x000001FF
+
+#define SRM_CSI0_CPD_RC_1__ADDR                                 IPU_MEMORY_OFFSET+0x004031C
+#define SRM_CSI0_CPD_RC_1__EMPTY                                IPU_MEMORY_OFFSET+0x004031C,0x00000000
+#define SRM_CSI0_CPD_RC_1__FULL                                 IPU_MEMORY_OFFSET+0x004031C,0xffffffff
+#define SRM_CSI0_CPD_RC_1__CSI0_CPD_RC_3                        IPU_MEMORY_OFFSET+0x004031C,0x01FF0000
+#define SRM_CSI0_CPD_RC_1__CSI0_CPD_RC_2                        IPU_MEMORY_OFFSET+0x004031C,0x000001FF
+
+#define SRM_CSI0_CPD_RC_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040320
+#define SRM_CSI0_CPD_RC_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040320,0x00000000
+#define SRM_CSI0_CPD_RC_2__FULL                                 IPU_MEMORY_OFFSET+0x0040320,0xffffffff
+#define SRM_CSI0_CPD_RC_2__CSI0_CPD_RC_5                        IPU_MEMORY_OFFSET+0x0040320,0x01FF0000
+#define SRM_CSI0_CPD_RC_2__CSI0_CPD_RC_4                        IPU_MEMORY_OFFSET+0x0040320,0x000001FF
+
+#define SRM_CSI0_CPD_RC_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040324
+#define SRM_CSI0_CPD_RC_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040324,0x00000000
+#define SRM_CSI0_CPD_RC_3__FULL                                 IPU_MEMORY_OFFSET+0x0040324,0xffffffff
+#define SRM_CSI0_CPD_RC_3__CSI0_CPD_RC_7                        IPU_MEMORY_OFFSET+0x0040324,0x01FF0000
+#define SRM_CSI0_CPD_RC_3__CSI0_CPD_RC_6                        IPU_MEMORY_OFFSET+0x0040324,0x000001FF
+
+#define SRM_CSI0_CPD_RC_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040328
+#define SRM_CSI0_CPD_RC_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040328,0x00000000
+#define SRM_CSI0_CPD_RC_4__FULL                                 IPU_MEMORY_OFFSET+0x0040328,0xffffffff
+#define SRM_CSI0_CPD_RC_4__CSI0_CPD_RC_9                        IPU_MEMORY_OFFSET+0x0040328,0x01FF0000
+#define SRM_CSI0_CPD_RC_4__CSI0_CPD_RC_8                        IPU_MEMORY_OFFSET+0x0040328,0x000001FF
+
+#define SRM_CSI0_CPD_RC_5__ADDR                                 IPU_MEMORY_OFFSET+0x004032C
+#define SRM_CSI0_CPD_RC_5__EMPTY                                IPU_MEMORY_OFFSET+0x004032C,0x00000000
+#define SRM_CSI0_CPD_RC_5__FULL                                 IPU_MEMORY_OFFSET+0x004032C,0xffffffff
+#define SRM_CSI0_CPD_RC_5__CSI0_CPD_RC_11                       IPU_MEMORY_OFFSET+0x004032C,0x01FF0000
+#define SRM_CSI0_CPD_RC_5__CSI0_CPD_RC_10                       IPU_MEMORY_OFFSET+0x004032C,0x000001FF
+
+#define SRM_CSI0_CPD_RC_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040330
+#define SRM_CSI0_CPD_RC_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040330,0x00000000
+#define SRM_CSI0_CPD_RC_6__FULL                                 IPU_MEMORY_OFFSET+0x0040330,0xffffffff
+#define SRM_CSI0_CPD_RC_6__CSI0_CPD_RC_13                       IPU_MEMORY_OFFSET+0x0040330,0x01FF0000
+#define SRM_CSI0_CPD_RC_6__CSI0_CPD_RC_12                       IPU_MEMORY_OFFSET+0x0040330,0x000001FF
+
+#define SRM_CSI0_CPD_RC_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040334
+#define SRM_CSI0_CPD_RC_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040334,0x00000000
+#define SRM_CSI0_CPD_RC_7__FULL                                 IPU_MEMORY_OFFSET+0x0040334,0xffffffff
+#define SRM_CSI0_CPD_RC_7__CSI0_CPD_RC_15                       IPU_MEMORY_OFFSET+0x0040334,0x01FF0000
+#define SRM_CSI0_CPD_RC_7__CSI0_CPD_RC_14                       IPU_MEMORY_OFFSET+0x0040334,0x000001FF
+
+#define SRM_CSI0_CPD_RS_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040338
+#define SRM_CSI0_CPD_RS_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040338,0x00000000
+#define SRM_CSI0_CPD_RS_0__FULL                                 IPU_MEMORY_OFFSET+0x0040338,0xffffffff
+#define SRM_CSI0_CPD_RS_0__CSI0_CPD_RS3                         IPU_MEMORY_OFFSET+0x0040338,0xFF000000
+#define SRM_CSI0_CPD_RS_0__CSI0_CPD_RS2                         IPU_MEMORY_OFFSET+0x0040338,0x00FF0000
+#define SRM_CSI0_CPD_RS_0__CSI0_CPD_RS1                         IPU_MEMORY_OFFSET+0x0040338,0x0000FF00
+#define SRM_CSI0_CPD_RS_0__CSI0_CPD_RS0                         IPU_MEMORY_OFFSET+0x0040338,0x000000FF
+
+#define SRM_CSI0_CPD_RS_1__ADDR                                 IPU_MEMORY_OFFSET+0x004033C
+#define SRM_CSI0_CPD_RS_1__EMPTY                                IPU_MEMORY_OFFSET+0x004033C,0x00000000
+#define SRM_CSI0_CPD_RS_1__FULL                                 IPU_MEMORY_OFFSET+0x004033C,0xffffffff
+#define SRM_CSI0_CPD_RS_1__CSI0_CPD_RS7                         IPU_MEMORY_OFFSET+0x004033C,0xFF000000
+#define SRM_CSI0_CPD_RS_1__CSI0_CPD_RS6                         IPU_MEMORY_OFFSET+0x004033C,0x00FF0000
+#define SRM_CSI0_CPD_RS_1__CSI0_CPD_RS5                         IPU_MEMORY_OFFSET+0x004033C,0x0000FF00
+#define SRM_CSI0_CPD_RS_1__CSI0_CPD_RS4                         IPU_MEMORY_OFFSET+0x004033C,0x000000FF
+
+#define SRM_CSI0_CPD_RS_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040340
+#define SRM_CSI0_CPD_RS_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040340,0x00000000
+#define SRM_CSI0_CPD_RS_2__FULL                                 IPU_MEMORY_OFFSET+0x0040340,0xffffffff
+#define SRM_CSI0_CPD_RS_2__CSI0_CPD_RS11                        IPU_MEMORY_OFFSET+0x0040340,0xFF000000
+#define SRM_CSI0_CPD_RS_2__CSI0_CPD_RS10                        IPU_MEMORY_OFFSET+0x0040340,0x00FF0000
+#define SRM_CSI0_CPD_RS_2__CSI0_CPD_RS9                         IPU_MEMORY_OFFSET+0x0040340,0x0000FF00
+#define SRM_CSI0_CPD_RS_2__CSI0_CPD_RS8                         IPU_MEMORY_OFFSET+0x0040340,0x000000FF
+
+#define SRM_CSI0_CPD_RS_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040344
+#define SRM_CSI0_CPD_RS_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040344,0x00000000
+#define SRM_CSI0_CPD_RS_3__FULL                                 IPU_MEMORY_OFFSET+0x0040344,0xffffffff
+#define SRM_CSI0_CPD_RS_3__CSI0_CPD_RS15                        IPU_MEMORY_OFFSET+0x0040344,0xFF000000
+#define SRM_CSI0_CPD_RS_3__CSI0_CPD_RS14                        IPU_MEMORY_OFFSET+0x0040344,0x00FF0000
+#define SRM_CSI0_CPD_RS_3__CSI0_CPD_RS13                        IPU_MEMORY_OFFSET+0x0040344,0x0000FF00
+#define SRM_CSI0_CPD_RS_3__CSI0_CPD_RS12                        IPU_MEMORY_OFFSET+0x0040344,0x000000FF
+
+#define SRM_CSI0_CPD_GRC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040348
+#define SRM_CSI0_CPD_GRC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040348,0x00000000
+#define SRM_CSI0_CPD_GRC_0__FULL                                IPU_MEMORY_OFFSET+0x0040348,0xffffffff
+#define SRM_CSI0_CPD_GRC_0__CSI0_CPD_GRC1                       IPU_MEMORY_OFFSET+0x0040348,0x01FF0000
+#define SRM_CSI0_CPD_GRC_0__CSI0_CPD_GRC0                       IPU_MEMORY_OFFSET+0x0040348,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_1__ADDR                                IPU_MEMORY_OFFSET+0x004034C
+#define SRM_CSI0_CPD_GRC_1__EMPTY                               IPU_MEMORY_OFFSET+0x004034C,0x00000000
+#define SRM_CSI0_CPD_GRC_1__FULL                                IPU_MEMORY_OFFSET+0x004034C,0xffffffff
+#define SRM_CSI0_CPD_GRC_1__CSI0_CPD_GRC3                       IPU_MEMORY_OFFSET+0x004034C,0x01FF0000
+#define SRM_CSI0_CPD_GRC_1__CSI0_CPD_GRC2                       IPU_MEMORY_OFFSET+0x004034C,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_2__ADDR                                IPU_MEMORY_OFFSET+0x0040350
+#define SRM_CSI0_CPD_GRC_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040350,0x00000000
+#define SRM_CSI0_CPD_GRC_2__FULL                                IPU_MEMORY_OFFSET+0x0040350,0xffffffff
+#define SRM_CSI0_CPD_GRC_2__CSI0_CPD_GRC5                       IPU_MEMORY_OFFSET+0x0040350,0x01FF0000
+#define SRM_CSI0_CPD_GRC_2__CSI0_CPD_GRC4                       IPU_MEMORY_OFFSET+0x0040350,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040354
+#define SRM_CSI0_CPD_GRC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040354,0x00000000
+#define SRM_CSI0_CPD_GRC_3__FULL                                IPU_MEMORY_OFFSET+0x0040354,0xffffffff
+#define SRM_CSI0_CPD_GRC_3__CSI0_CPD_GRC7                       IPU_MEMORY_OFFSET+0x0040354,0x01FF0000
+#define SRM_CSI0_CPD_GRC_3__CSI0_CPD_GRC6                       IPU_MEMORY_OFFSET+0x0040354,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_4__ADDR                                IPU_MEMORY_OFFSET+0x0040358
+#define SRM_CSI0_CPD_GRC_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040358,0x00000000
+#define SRM_CSI0_CPD_GRC_4__FULL                                IPU_MEMORY_OFFSET+0x0040358,0xffffffff
+#define SRM_CSI0_CPD_GRC_4__CSI0_CPD_GRC9                       IPU_MEMORY_OFFSET+0x0040358,0x01FF0000
+#define SRM_CSI0_CPD_GRC_4__CSI0_CPD_GRC8                       IPU_MEMORY_OFFSET+0x0040358,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_5__ADDR                                IPU_MEMORY_OFFSET+0x004035C
+#define SRM_CSI0_CPD_GRC_5__EMPTY                               IPU_MEMORY_OFFSET+0x004035C,0x00000000
+#define SRM_CSI0_CPD_GRC_5__FULL                                IPU_MEMORY_OFFSET+0x004035C,0xffffffff
+#define SRM_CSI0_CPD_GRC_5__CSI0_CPD_GRC11                      IPU_MEMORY_OFFSET+0x004035C,0x01FF0000
+#define SRM_CSI0_CPD_GRC_5__CSI0_CPD_GRC10                      IPU_MEMORY_OFFSET+0x004035C,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_6__ADDR                                IPU_MEMORY_OFFSET+0x0040360
+#define SRM_CSI0_CPD_GRC_6__EMPTY                               IPU_MEMORY_OFFSET+0x0040360,0x00000000
+#define SRM_CSI0_CPD_GRC_6__FULL                                IPU_MEMORY_OFFSET+0x0040360,0xffffffff
+#define SRM_CSI0_CPD_GRC_6__CSI0_CPD_GRC13                      IPU_MEMORY_OFFSET+0x0040360,0x01FF0000
+#define SRM_CSI0_CPD_GRC_6__CSI0_CPD_GRC12                      IPU_MEMORY_OFFSET+0x0040360,0x000001FF
+
+#define SRM_CSI0_CPD_GRC_7__ADDR                                IPU_MEMORY_OFFSET+0x0040364
+#define SRM_CSI0_CPD_GRC_7__EMPTY                               IPU_MEMORY_OFFSET+0x0040364,0x00000000
+#define SRM_CSI0_CPD_GRC_7__FULL                                IPU_MEMORY_OFFSET+0x0040364,0xffffffff
+#define SRM_CSI0_CPD_GRC_7__CSI0_CPD_GRC15                      IPU_MEMORY_OFFSET+0x0040364,0x01FF0000
+#define SRM_CSI0_CPD_GRC_7__CSI0_CPD_GRC14                      IPU_MEMORY_OFFSET+0x0040364,0x000001FF
+
+#define SRM_CSI0_CPD_GRS_0__ADDR                                IPU_MEMORY_OFFSET+0x0040368
+#define SRM_CSI0_CPD_GRS_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040368,0x00000000
+#define SRM_CSI0_CPD_GRS_0__FULL                                IPU_MEMORY_OFFSET+0x0040368,0xffffffff
+#define SRM_CSI0_CPD_GRS_0__CSI0_CPD_GRS3                       IPU_MEMORY_OFFSET+0x0040368,0xFF000000
+#define SRM_CSI0_CPD_GRS_0__CSI0_CPD_GRS2                       IPU_MEMORY_OFFSET+0x0040368,0x00FF0000
+#define SRM_CSI0_CPD_GRS_0__CSI0_CPD_GRS1                       IPU_MEMORY_OFFSET+0x0040368,0x0000FF00
+#define SRM_CSI0_CPD_GRS_0__CSI0_CPD_GRS0                       IPU_MEMORY_OFFSET+0x0040368,0x000000FF
+
+#define SRM_CSI0_CPD_GRS_1__ADDR                                IPU_MEMORY_OFFSET+0x004036C
+#define SRM_CSI0_CPD_GRS_1__EMPTY                               IPU_MEMORY_OFFSET+0x004036C,0x00000000
+#define SRM_CSI0_CPD_GRS_1__FULL                                IPU_MEMORY_OFFSET+0x004036C,0xffffffff
+#define SRM_CSI0_CPD_GRS_1__CSI0_CPD_GRS7                       IPU_MEMORY_OFFSET+0x004036C,0xFF000000
+#define SRM_CSI0_CPD_GRS_1__CSI0_CPD_GRS6                       IPU_MEMORY_OFFSET+0x004036C,0x00FF0000
+#define SRM_CSI0_CPD_GRS_1__CSI0_CPD_GRS5                       IPU_MEMORY_OFFSET+0x004036C,0x0000FF00
+#define SRM_CSI0_CPD_GRS_1__CSI0_CPD_GRS4                       IPU_MEMORY_OFFSET+0x004036C,0x000000FF
+
+#define SRM_CSI0_CPD_GRS_2__ADDR                                IPU_MEMORY_OFFSET+0x0040370
+#define SRM_CSI0_CPD_GRS_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040370,0x00000000
+#define SRM_CSI0_CPD_GRS_2__FULL                                IPU_MEMORY_OFFSET+0x0040370,0xffffffff
+#define SRM_CSI0_CPD_GRS_2__CSI0_CPD_GRS11                      IPU_MEMORY_OFFSET+0x0040370,0xFF000000
+#define SRM_CSI0_CPD_GRS_2__CSI0_CPD_GRS10                      IPU_MEMORY_OFFSET+0x0040370,0x00FF0000
+#define SRM_CSI0_CPD_GRS_2__CSI0_CPD_GRS9                       IPU_MEMORY_OFFSET+0x0040370,0x0000FF00
+#define SRM_CSI0_CPD_GRS_2__CSI0_CPD_GRS8                       IPU_MEMORY_OFFSET+0x0040370,0x000000FF
+
+#define SRM_CSI0_CPD_GRS_3__ADDR                                IPU_MEMORY_OFFSET+0x0040374
+#define SRM_CSI0_CPD_GRS_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040374,0x00000000
+#define SRM_CSI0_CPD_GRS_3__FULL                                IPU_MEMORY_OFFSET+0x0040374,0xffffffff
+#define SRM_CSI0_CPD_GRS_3__CSI0_CPD_GRS15                      IPU_MEMORY_OFFSET+0x0040374,0xFF000000
+#define SRM_CSI0_CPD_GRS_3__CSI0_CPD_GRS14                      IPU_MEMORY_OFFSET+0x0040374,0x00FF0000
+#define SRM_CSI0_CPD_GRS_3__CSI0_CPD_GRS13                      IPU_MEMORY_OFFSET+0x0040374,0x0000FF00
+#define SRM_CSI0_CPD_GRS_3__CSI0_CPD_GRS12                      IPU_MEMORY_OFFSET+0x0040374,0x000000FF
+
+#define SRM_CSI0_CPD_GBC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040378
+#define SRM_CSI0_CPD_GBC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040378,0x00000000
+#define SRM_CSI0_CPD_GBC_0__FULL                                IPU_MEMORY_OFFSET+0x0040378,0xffffffff
+#define SRM_CSI0_CPD_GBC_0__CSI0_CPD_GBC1                       IPU_MEMORY_OFFSET+0x0040378,0x01FF0000
+#define SRM_CSI0_CPD_GBC_0__CSI0_CPD_GBC0                       IPU_MEMORY_OFFSET+0x0040378,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_1__ADDR                                IPU_MEMORY_OFFSET+0x004037C
+#define SRM_CSI0_CPD_GBC_1__EMPTY                               IPU_MEMORY_OFFSET+0x004037C,0x00000000
+#define SRM_CSI0_CPD_GBC_1__FULL                                IPU_MEMORY_OFFSET+0x004037C,0xffffffff
+#define SRM_CSI0_CPD_GBC_1__CSI0_CPD_GBC3                       IPU_MEMORY_OFFSET+0x004037C,0x01FF0000
+#define SRM_CSI0_CPD_GBC_1__CSI0_CPD_GBC2                       IPU_MEMORY_OFFSET+0x004037C,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_2__ADDR                                IPU_MEMORY_OFFSET+0x0040380
+#define SRM_CSI0_CPD_GBC_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040380,0x00000000
+#define SRM_CSI0_CPD_GBC_2__FULL                                IPU_MEMORY_OFFSET+0x0040380,0xffffffff
+#define SRM_CSI0_CPD_GBC_2__CSI0_CPD_GBC5                       IPU_MEMORY_OFFSET+0x0040380,0x01FF0000
+#define SRM_CSI0_CPD_GBC_2__CSI0_CPD_GBC4                       IPU_MEMORY_OFFSET+0x0040380,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040384
+#define SRM_CSI0_CPD_GBC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040384,0x00000000
+#define SRM_CSI0_CPD_GBC_3__FULL                                IPU_MEMORY_OFFSET+0x0040384,0xffffffff
+#define SRM_CSI0_CPD_GBC_3__CSI0_CPD_GBC7                       IPU_MEMORY_OFFSET+0x0040384,0x01FF0000
+#define SRM_CSI0_CPD_GBC_3__CSI0_CPD_GBC6                       IPU_MEMORY_OFFSET+0x0040384,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_4__ADDR                                IPU_MEMORY_OFFSET+0x0040388
+#define SRM_CSI0_CPD_GBC_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040388,0x00000000
+#define SRM_CSI0_CPD_GBC_4__FULL                                IPU_MEMORY_OFFSET+0x0040388,0xffffffff
+#define SRM_CSI0_CPD_GBC_4__CSI0_CPD_GBC9                       IPU_MEMORY_OFFSET+0x0040388,0x01FF0000
+#define SRM_CSI0_CPD_GBC_4__CSI0_CPD_GBC8                       IPU_MEMORY_OFFSET+0x0040388,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_5__ADDR                                IPU_MEMORY_OFFSET+0x004038C
+#define SRM_CSI0_CPD_GBC_5__EMPTY                               IPU_MEMORY_OFFSET+0x004038C,0x00000000
+#define SRM_CSI0_CPD_GBC_5__FULL                                IPU_MEMORY_OFFSET+0x004038C,0xffffffff
+#define SRM_CSI0_CPD_GBC_5__CSI0_CPD_GBC11                      IPU_MEMORY_OFFSET+0x004038C,0x01FF0000
+#define SRM_CSI0_CPD_GBC_5__CSI0_CPD_GBC10                      IPU_MEMORY_OFFSET+0x004038C,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_6__ADDR                                IPU_MEMORY_OFFSET+0x0040390
+#define SRM_CSI0_CPD_GBC_6__EMPTY                               IPU_MEMORY_OFFSET+0x0040390,0x00000000
+#define SRM_CSI0_CPD_GBC_6__FULL                                IPU_MEMORY_OFFSET+0x0040390,0xffffffff
+#define SRM_CSI0_CPD_GBC_6__CSI0_CPD_GBC13                      IPU_MEMORY_OFFSET+0x0040390,0x01FF0000
+#define SRM_CSI0_CPD_GBC_6__CSI0_CPD_GBC12                      IPU_MEMORY_OFFSET+0x0040390,0x000001FF
+
+#define SRM_CSI0_CPD_GBC_7__ADDR                                IPU_MEMORY_OFFSET+0x0040394
+#define SRM_CSI0_CPD_GBC_7__EMPTY                               IPU_MEMORY_OFFSET+0x0040394,0x00000000
+#define SRM_CSI0_CPD_GBC_7__FULL                                IPU_MEMORY_OFFSET+0x0040394,0xffffffff
+#define SRM_CSI0_CPD_GBC_7__CSI0_CPD_GBC15                      IPU_MEMORY_OFFSET+0x0040394,0x01FF0000
+#define SRM_CSI0_CPD_GBC_7__CSI0_CPD_GBC14                      IPU_MEMORY_OFFSET+0x0040394,0x000001FF
+
+#define SRM_CSI0_CPD_GBS_0__ADDR                                IPU_MEMORY_OFFSET+0x0040398
+#define SRM_CSI0_CPD_GBS_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040398,0x00000000
+#define SRM_CSI0_CPD_GBS_0__FULL                                IPU_MEMORY_OFFSET+0x0040398,0xffffffff
+#define SRM_CSI0_CPD_GBS_0__CSI0_CPD_GBS3                       IPU_MEMORY_OFFSET+0x0040398,0xFF000000
+#define SRM_CSI0_CPD_GBS_0__CSI0_CPD_GBS2                       IPU_MEMORY_OFFSET+0x0040398,0x00FF0000
+#define SRM_CSI0_CPD_GBS_0__CSI0_CPD_GBS1                       IPU_MEMORY_OFFSET+0x0040398,0x0000FF00
+#define SRM_CSI0_CPD_GBS_0__CSI0_CPD_GBS0                       IPU_MEMORY_OFFSET+0x0040398,0x000000FF
+
+#define SRM_CSI0_CPD_GBS_1__ADDR                                IPU_MEMORY_OFFSET+0x004039C
+#define SRM_CSI0_CPD_GBS_1__EMPTY                               IPU_MEMORY_OFFSET+0x004039C,0x00000000
+#define SRM_CSI0_CPD_GBS_1__FULL                                IPU_MEMORY_OFFSET+0x004039C,0xffffffff
+#define SRM_CSI0_CPD_GBS_1__CSI0_CPD_GBS7                       IPU_MEMORY_OFFSET+0x004039C,0xFF000000
+#define SRM_CSI0_CPD_GBS_1__CSI0_CPD_GBS6                       IPU_MEMORY_OFFSET+0x004039C,0x00FF0000
+#define SRM_CSI0_CPD_GBS_1__CSI0_CPD_GBS5                       IPU_MEMORY_OFFSET+0x004039C,0x0000FF00
+#define SRM_CSI0_CPD_GBS_1__CSI0_CPD_GBS4                       IPU_MEMORY_OFFSET+0x004039C,0x000000FF
+
+#define SRM_CSI0_CPD_GBS_2__ADDR                                IPU_MEMORY_OFFSET+0x00403A0
+#define SRM_CSI0_CPD_GBS_2__EMPTY                               IPU_MEMORY_OFFSET+0x00403A0,0x00000000
+#define SRM_CSI0_CPD_GBS_2__FULL                                IPU_MEMORY_OFFSET+0x00403A0,0xffffffff
+#define SRM_CSI0_CPD_GBS_2__CSI0_CPD_GBS11                      IPU_MEMORY_OFFSET+0x00403A0,0xFF000000
+#define SRM_CSI0_CPD_GBS_2__CSI0_CPD_GBS10                      IPU_MEMORY_OFFSET+0x00403A0,0x00FF0000
+#define SRM_CSI0_CPD_GBS_2__CSI0_CPD_GBS9                       IPU_MEMORY_OFFSET+0x00403A0,0x0000FF00
+#define SRM_CSI0_CPD_GBS_2__CSI0_CPD_GBS8                       IPU_MEMORY_OFFSET+0x00403A0,0x000000FF
+
+#define SRM_CSI0_CPD_GBS_3__ADDR                                IPU_MEMORY_OFFSET+0x00403A4
+#define SRM_CSI0_CPD_GBS_3__EMPTY                               IPU_MEMORY_OFFSET+0x00403A4,0x00000000
+#define SRM_CSI0_CPD_GBS_3__FULL                                IPU_MEMORY_OFFSET+0x00403A4,0xffffffff
+#define SRM_CSI0_CPD_GBS_3__CSI0_CPD_GBS15                      IPU_MEMORY_OFFSET+0x00403A4,0xFF000000
+#define SRM_CSI0_CPD_GBS_3__CSI0_CPD_GBS14                      IPU_MEMORY_OFFSET+0x00403A4,0x00FF0000
+#define SRM_CSI0_CPD_GBS_3__CSI0_CPD_GBS13                      IPU_MEMORY_OFFSET+0x00403A4,0x0000FF00
+#define SRM_CSI0_CPD_GBS_3__CSI0_CPD_GBS12                      IPU_MEMORY_OFFSET+0x00403A4,0x000000FF
+
+#define SRM_CSI0_CPD_BC_0__ADDR                                 IPU_MEMORY_OFFSET+0x00403A8
+#define SRM_CSI0_CPD_BC_0__EMPTY                                IPU_MEMORY_OFFSET+0x00403A8,0x00000000
+#define SRM_CSI0_CPD_BC_0__FULL                                 IPU_MEMORY_OFFSET+0x00403A8,0xffffffff
+#define SRM_CSI0_CPD_BC_0__CSI0_CPD_BC1                         IPU_MEMORY_OFFSET+0x00403A8,0x01FF0000
+#define SRM_CSI0_CPD_BC_0__CSI0_CPD_BC0                         IPU_MEMORY_OFFSET+0x00403A8,0x000001FF
+
+#define SRM_CSI0_CPD_BC_1__ADDR                                 IPU_MEMORY_OFFSET+0x00403AC
+#define SRM_CSI0_CPD_BC_1__EMPTY                                IPU_MEMORY_OFFSET+0x00403AC,0x00000000
+#define SRM_CSI0_CPD_BC_1__FULL                                 IPU_MEMORY_OFFSET+0x00403AC,0xffffffff
+#define SRM_CSI0_CPD_BC_1__CSI0_CPD_BC3                         IPU_MEMORY_OFFSET+0x00403AC,0x01FF0000
+#define SRM_CSI0_CPD_BC_1__CSI0_CPD_BC2                         IPU_MEMORY_OFFSET+0x00403AC,0x000001FF
+
+#define SRM_CSI0_CPD_BC_2__ADDR                                 IPU_MEMORY_OFFSET+0x00403B0
+#define SRM_CSI0_CPD_BC_2__EMPTY                                IPU_MEMORY_OFFSET+0x00403B0,0x00000000
+#define SRM_CSI0_CPD_BC_2__FULL                                 IPU_MEMORY_OFFSET+0x00403B0,0xffffffff
+#define SRM_CSI0_CPD_BC_2__CSI0_CPD_BC5                         IPU_MEMORY_OFFSET+0x00403B0,0x01FF0000
+#define SRM_CSI0_CPD_BC_2__CSI0_CPD_BC4                         IPU_MEMORY_OFFSET+0x00403B0,0x000001FF
+
+#define SRM_CSI0_CPD_BC_3__ADDR                                 IPU_MEMORY_OFFSET+0x00403B4
+#define SRM_CSI0_CPD_BC_3__EMPTY                                IPU_MEMORY_OFFSET+0x00403B4,0x00000000
+#define SRM_CSI0_CPD_BC_3__FULL                                 IPU_MEMORY_OFFSET+0x00403B4,0xffffffff
+#define SRM_CSI0_CPD_BC_3__CSI0_CPD_BC7                         IPU_MEMORY_OFFSET+0x00403B4,0x01FF0000
+#define SRM_CSI0_CPD_BC_3__CSI0_CPD_BC6                         IPU_MEMORY_OFFSET+0x00403B4,0x000001FF
+
+#define SRM_CSI0_CPD_BC_4__ADDR                                 IPU_MEMORY_OFFSET+0x00403B8
+#define SRM_CSI0_CPD_BC_4__EMPTY                                IPU_MEMORY_OFFSET+0x00403B8,0x00000000
+#define SRM_CSI0_CPD_BC_4__FULL                                 IPU_MEMORY_OFFSET+0x00403B8,0xffffffff
+#define SRM_CSI0_CPD_BC_4__CSI0_CPD_BC9                         IPU_MEMORY_OFFSET+0x00403B8,0x01FF0000
+#define SRM_CSI0_CPD_BC_4__CSI0_CPD_BC8                         IPU_MEMORY_OFFSET+0x00403B8,0x000001FF
+
+#define SRM_CSI0_CPD_BC_5__ADDR                                 IPU_MEMORY_OFFSET+0x00403BC
+#define SRM_CSI0_CPD_BC_5__EMPTY                                IPU_MEMORY_OFFSET+0x00403BC,0x00000000
+#define SRM_CSI0_CPD_BC_5__FULL                                 IPU_MEMORY_OFFSET+0x00403BC,0xffffffff
+#define SRM_CSI0_CPD_BC_5__CSI0_CPD_BC11                        IPU_MEMORY_OFFSET+0x00403BC,0x01FF0000
+#define SRM_CSI0_CPD_BC_5__CSI0_CPD_BC10                        IPU_MEMORY_OFFSET+0x00403BC,0x000001FF
+
+#define SRM_CSI0_CPD_BC_6__ADDR                                 IPU_MEMORY_OFFSET+0x00403C0
+#define SRM_CSI0_CPD_BC_6__EMPTY                                IPU_MEMORY_OFFSET+0x00403C0,0x00000000
+#define SRM_CSI0_CPD_BC_6__FULL                                 IPU_MEMORY_OFFSET+0x00403C0,0xffffffff
+#define SRM_CSI0_CPD_BC_6__CSI0_CPD_BC13                        IPU_MEMORY_OFFSET+0x00403C0,0x01FF0000
+#define SRM_CSI0_CPD_BC_6__CSI0_CPD_BC12                        IPU_MEMORY_OFFSET+0x00403C0,0x000001FF
+
+#define SRM_CSI0_CPD_BC_7__ADDR                                 IPU_MEMORY_OFFSET+0x00403C4
+#define SRM_CSI0_CPD_BC_7__EMPTY                                IPU_MEMORY_OFFSET+0x00403C4,0x00000000
+#define SRM_CSI0_CPD_BC_7__FULL                                 IPU_MEMORY_OFFSET+0x00403C4,0xffffffff
+#define SRM_CSI0_CPD_BC_7__CSI0_CPD_BC15                        IPU_MEMORY_OFFSET+0x00403C4,0x01FF0000
+#define SRM_CSI0_CPD_BC_7__CSI0_CPD_BC14                        IPU_MEMORY_OFFSET+0x00403C4,0x000001FF
+
+#define SRM_CSI0_CPD_BS_0__ADDR                                 IPU_MEMORY_OFFSET+0x00403C8
+#define SRM_CSI0_CPD_BS_0__EMPTY                                IPU_MEMORY_OFFSET+0x00403C8,0x00000000
+#define SRM_CSI0_CPD_BS_0__FULL                                 IPU_MEMORY_OFFSET+0x00403C8,0xffffffff
+#define SRM_CSI0_CPD_BS_0__CSI0_CPD_BS3                         IPU_MEMORY_OFFSET+0x00403C8,0xFF000000
+#define SRM_CSI0_CPD_BS_0__CSI0_CPD_BS2                         IPU_MEMORY_OFFSET+0x00403C8,0x00FF0000
+#define SRM_CSI0_CPD_BS_0__CSI0_CPD_BS1                         IPU_MEMORY_OFFSET+0x00403C8,0x0000FF00
+#define SRM_CSI0_CPD_BS_0__CSI0_CPD_BS0                         IPU_MEMORY_OFFSET+0x00403C8,0x000000FF
+
+#define SRM_CSI0_CPD_BS_1__ADDR                                 IPU_MEMORY_OFFSET+0x00403CC
+#define SRM_CSI0_CPD_BS_1__EMPTY                                IPU_MEMORY_OFFSET+0x00403CC,0x00000000
+#define SRM_CSI0_CPD_BS_1__FULL                                 IPU_MEMORY_OFFSET+0x00403CC,0xffffffff
+#define SRM_CSI0_CPD_BS_1__CSI0_CPD_BS7                         IPU_MEMORY_OFFSET+0x00403CC,0xFF000000
+#define SRM_CSI0_CPD_BS_1__CSI0_CPD_BS6                         IPU_MEMORY_OFFSET+0x00403CC,0x00FF0000
+#define SRM_CSI0_CPD_BS_1__CSI0_CPD_BS5                         IPU_MEMORY_OFFSET+0x00403CC,0x0000FF00
+#define SRM_CSI0_CPD_BS_1__CSI0_CPD_BS4                         IPU_MEMORY_OFFSET+0x00403CC,0x000000FF
+
+#define SRM_CSI0_CPD_BS_2__ADDR                                 IPU_MEMORY_OFFSET+0x00403D0
+#define SRM_CSI0_CPD_BS_2__EMPTY                                IPU_MEMORY_OFFSET+0x00403D0,0x00000000
+#define SRM_CSI0_CPD_BS_2__FULL                                 IPU_MEMORY_OFFSET+0x00403D0,0xffffffff
+#define SRM_CSI0_CPD_BS_2__CSI0_CPD_BS11                        IPU_MEMORY_OFFSET+0x00403D0,0xFF000000
+#define SRM_CSI0_CPD_BS_2__CSI0_CPD_BS10                        IPU_MEMORY_OFFSET+0x00403D0,0x00FF0000
+#define SRM_CSI0_CPD_BS_2__CSI0_CPD_BS9                         IPU_MEMORY_OFFSET+0x00403D0,0x0000FF00
+#define SRM_CSI0_CPD_BS_2__CSI0_CPD_BS8                         IPU_MEMORY_OFFSET+0x00403D0,0x000000FF
+
+#define SRM_CSI0_CPD_BS_3__ADDR                                 IPU_MEMORY_OFFSET+0x00403D4
+#define SRM_CSI0_CPD_BS_3__EMPTY                                IPU_MEMORY_OFFSET+0x00403D4,0x00000000
+#define SRM_CSI0_CPD_BS_3__FULL                                 IPU_MEMORY_OFFSET+0x00403D4,0xffffffff
+#define SRM_CSI0_CPD_BS_3__CSI0_CPD_BS15                        IPU_MEMORY_OFFSET+0x00403D4,0xFF000000
+#define SRM_CSI0_CPD_BS_3__CSI0_CPD_BS14                        IPU_MEMORY_OFFSET+0x00403D4,0x00FF0000
+#define SRM_CSI0_CPD_BS_3__CSI0_CPD_BS13                        IPU_MEMORY_OFFSET+0x00403D4,0x0000FF00
+#define SRM_CSI0_CPD_BS_3__CSI0_CPD_BS12                        IPU_MEMORY_OFFSET+0x00403D4,0x000000FF
+
+#define SRM_CSI0_CPD_OFFSET1__ADDR                              IPU_MEMORY_OFFSET+0x00403D8
+#define SRM_CSI0_CPD_OFFSET1__EMPTY                             IPU_MEMORY_OFFSET+0x00403D8,0x00000000
+#define SRM_CSI0_CPD_OFFSET1__FULL                              IPU_MEMORY_OFFSET+0x00403D8,0xffffffff
+#define SRM_CSI0_CPD_OFFSET1__CSI0_CPD_B_OFFSET                 IPU_MEMORY_OFFSET+0x00403D8,0x3FF00000
+#define SRM_CSI0_CPD_OFFSET1__CSI0_CPD_GB_OFFSET                IPU_MEMORY_OFFSET+0x00403D8,0x000FFC00
+#define SRM_CSI0_CPD_OFFSET1__CSI0_CPD_GR_OFFSET                IPU_MEMORY_OFFSET+0x00403D8,0x000003FF
+
+#define SRM_CSI0_CPD_OFFSET2__ADDR                              IPU_MEMORY_OFFSET+0x00403DC
+#define SRM_CSI0_CPD_OFFSET2__EMPTY                             IPU_MEMORY_OFFSET+0x00403DC,0x00000000
+#define SRM_CSI0_CPD_OFFSET2__FULL                              IPU_MEMORY_OFFSET+0x00403DC,0xffffffff
+#define SRM_CSI0_CPD_OFFSET2__CSI0_CPD_R_OFFSET                 IPU_MEMORY_OFFSET+0x00403DC,0x000003FF
+
+#define SRM_CSI1_CPD_CTRL__ADDR                                 IPU_MEMORY_OFFSET+0x00403E0
+#define SRM_CSI1_CPD_CTRL__EMPTY                                IPU_MEMORY_OFFSET+0x00403E0,0x00000000
+#define SRM_CSI1_CPD_CTRL__FULL                                 IPU_MEMORY_OFFSET+0x00403E0,0xffffffff
+#define SRM_CSI1_CPD_CTRL__CSI1_CPD                             IPU_MEMORY_OFFSET+0x00403E0,0x0000001C
+#define SRM_CSI1_CPD_CTRL__CSI1_RED_ROW_BEGIN                   IPU_MEMORY_OFFSET+0x00403E0,0x00000002
+#define SRM_CSI1_CPD_CTRL__CSI1_GREEN_P_BEGIN                   IPU_MEMORY_OFFSET+0x00403E0,0x00000001
+
+#define SRM_CSI1_CPD_RC_0__ADDR                                 IPU_MEMORY_OFFSET+0x00403E4
+#define SRM_CSI1_CPD_RC_0__EMPTY                                IPU_MEMORY_OFFSET+0x00403E4,0x00000000
+#define SRM_CSI1_CPD_RC_0__FULL                                 IPU_MEMORY_OFFSET+0x00403E4,0xffffffff
+#define SRM_CSI1_CPD_RC_0__CSI1_CPD_RC_1                        IPU_MEMORY_OFFSET+0x00403E4,0x01FF0000
+#define SRM_CSI1_CPD_RC_0__CSI1_CPD_RC_0                        IPU_MEMORY_OFFSET+0x00403E4,0x000001FF
+
+#define SRM_CSI1_CPD_RC_1__ADDR                                 IPU_MEMORY_OFFSET+0x00403E8
+#define SRM_CSI1_CPD_RC_1__EMPTY                                IPU_MEMORY_OFFSET+0x00403E8,0x00000000
+#define SRM_CSI1_CPD_RC_1__FULL                                 IPU_MEMORY_OFFSET+0x00403E8,0xffffffff
+#define SRM_CSI1_CPD_RC_1__CSI1_CPD_RC_3                        IPU_MEMORY_OFFSET+0x00403E8,0x01FF0000
+#define SRM_CSI1_CPD_RC_1__CSI1_CPD_RC_2                        IPU_MEMORY_OFFSET+0x00403E8,0x000001FF
+
+#define SRM_CSI1_CPD_RC_2__ADDR                                 IPU_MEMORY_OFFSET+0x00403EC
+#define SRM_CSI1_CPD_RC_2__EMPTY                                IPU_MEMORY_OFFSET+0x00403EC,0x00000000
+#define SRM_CSI1_CPD_RC_2__FULL                                 IPU_MEMORY_OFFSET+0x00403EC,0xffffffff
+#define SRM_CSI1_CPD_RC_2__CSI1_CPD_RC_5                        IPU_MEMORY_OFFSET+0x00403EC,0x01FF0000
+#define SRM_CSI1_CPD_RC_2__CSI1_CPD_RC_4                        IPU_MEMORY_OFFSET+0x00403EC,0x000001FF
+
+#define SRM_CSI1_CPD_RC_3__ADDR                                 IPU_MEMORY_OFFSET+0x00403F0
+#define SRM_CSI1_CPD_RC_3__EMPTY                                IPU_MEMORY_OFFSET+0x00403F0,0x00000000
+#define SRM_CSI1_CPD_RC_3__FULL                                 IPU_MEMORY_OFFSET+0x00403F0,0xffffffff
+#define SRM_CSI1_CPD_RC_3__CSI1_CPD_RC_7                        IPU_MEMORY_OFFSET+0x00403F0,0x01FF0000
+#define SRM_CSI1_CPD_RC_3__CSI1_CPD_RC_6                        IPU_MEMORY_OFFSET+0x00403F0,0x000001FF
+
+#define SRM_CSI1_CPD_RC_4__ADDR                                 IPU_MEMORY_OFFSET+0x00403F4
+#define SRM_CSI1_CPD_RC_4__EMPTY                                IPU_MEMORY_OFFSET+0x00403F4,0x00000000
+#define SRM_CSI1_CPD_RC_4__FULL                                 IPU_MEMORY_OFFSET+0x00403F4,0xffffffff
+#define SRM_CSI1_CPD_RC_4__CSI1_CPD_RC_9                        IPU_MEMORY_OFFSET+0x00403F4,0x01FF0000
+#define SRM_CSI1_CPD_RC_4__CSI1_CPD_RC_8                        IPU_MEMORY_OFFSET+0x00403F4,0x000001FF
+
+#define SRM_CSI1_CPD_RC_5__ADDR                                 IPU_MEMORY_OFFSET+0x00403F8
+#define SRM_CSI1_CPD_RC_5__EMPTY                                IPU_MEMORY_OFFSET+0x00403F8,0x00000000
+#define SRM_CSI1_CPD_RC_5__FULL                                 IPU_MEMORY_OFFSET+0x00403F8,0xffffffff
+#define SRM_CSI1_CPD_RC_5__CSI1_CPD_RC_11                       IPU_MEMORY_OFFSET+0x00403F8,0x01FF0000
+#define SRM_CSI1_CPD_RC_5__CSI1_CPD_RC_10                       IPU_MEMORY_OFFSET+0x00403F8,0x000001FF
+
+#define SRM_CSI1_CPD_RC_6__ADDR                                 IPU_MEMORY_OFFSET+0x00403FC
+#define SRM_CSI1_CPD_RC_6__EMPTY                                IPU_MEMORY_OFFSET+0x00403FC,0x00000000
+#define SRM_CSI1_CPD_RC_6__FULL                                 IPU_MEMORY_OFFSET+0x00403FC,0xffffffff
+#define SRM_CSI1_CPD_RC_6__CSI1_CPD_RC_13                       IPU_MEMORY_OFFSET+0x00403FC,0x01FF0000
+#define SRM_CSI1_CPD_RC_6__CSI1_CPD_RC_12                       IPU_MEMORY_OFFSET+0x00403FC,0x000001FF
+
+#define SRM_CSI1_CPD_RC_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040400
+#define SRM_CSI1_CPD_RC_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040400,0x00000000
+#define SRM_CSI1_CPD_RC_7__FULL                                 IPU_MEMORY_OFFSET+0x0040400,0xffffffff
+#define SRM_CSI1_CPD_RC_7__CSI1_CPD_RC_15                       IPU_MEMORY_OFFSET+0x0040400,0x01FF0000
+#define SRM_CSI1_CPD_RC_7__CSI1_CPD_RC_14                       IPU_MEMORY_OFFSET+0x0040400,0x000001FF
+
+#define SRM_CSI1_CPD_RS_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040404
+#define SRM_CSI1_CPD_RS_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040404,0x00000000
+#define SRM_CSI1_CPD_RS_0__FULL                                 IPU_MEMORY_OFFSET+0x0040404,0xffffffff
+#define SRM_CSI1_CPD_RS_0__CSI1_CPD_RS3                         IPU_MEMORY_OFFSET+0x0040404,0xFF000000
+#define SRM_CSI1_CPD_RS_0__CSI1_CPD_RS2                         IPU_MEMORY_OFFSET+0x0040404,0x00FF0000
+#define SRM_CSI1_CPD_RS_0__CSI1_CPD_RS1                         IPU_MEMORY_OFFSET+0x0040404,0x0000FF00
+#define SRM_CSI1_CPD_RS_0__CSI1_CPD_RS0                         IPU_MEMORY_OFFSET+0x0040404,0x000000FF
+
+#define SRM_CSI1_CPD_RS_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040408
+#define SRM_CSI1_CPD_RS_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040408,0x00000000
+#define SRM_CSI1_CPD_RS_1__FULL                                 IPU_MEMORY_OFFSET+0x0040408,0xffffffff
+#define SRM_CSI1_CPD_RS_1__CSI1_CPD_RS7                         IPU_MEMORY_OFFSET+0x0040408,0xFF000000
+#define SRM_CSI1_CPD_RS_1__CSI1_CPD_RS6                         IPU_MEMORY_OFFSET+0x0040408,0x00FF0000
+#define SRM_CSI1_CPD_RS_1__CSI1_CPD_RS5                         IPU_MEMORY_OFFSET+0x0040408,0x0000FF00
+#define SRM_CSI1_CPD_RS_1__CSI1_CPD_RS4                         IPU_MEMORY_OFFSET+0x0040408,0x000000FF
+
+#define SRM_CSI1_CPD_RS_2__ADDR                                 IPU_MEMORY_OFFSET+0x004040C
+#define SRM_CSI1_CPD_RS_2__EMPTY                                IPU_MEMORY_OFFSET+0x004040C,0x00000000
+#define SRM_CSI1_CPD_RS_2__FULL                                 IPU_MEMORY_OFFSET+0x004040C,0xffffffff
+#define SRM_CSI1_CPD_RS_2__CSI1_CPD_RS11                        IPU_MEMORY_OFFSET+0x004040C,0xFF000000
+#define SRM_CSI1_CPD_RS_2__CSI1_CPD_RS10                        IPU_MEMORY_OFFSET+0x004040C,0x00FF0000
+#define SRM_CSI1_CPD_RS_2__CSI1_CPD_RS9                         IPU_MEMORY_OFFSET+0x004040C,0x0000FF00
+#define SRM_CSI1_CPD_RS_2__CSI1_CPD_RS8                         IPU_MEMORY_OFFSET+0x004040C,0x000000FF
+
+#define SRM_CSI1_CPD_RS_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040410
+#define SRM_CSI1_CPD_RS_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040410,0x00000000
+#define SRM_CSI1_CPD_RS_3__FULL                                 IPU_MEMORY_OFFSET+0x0040410,0xffffffff
+#define SRM_CSI1_CPD_RS_3__CSI1_CPD_RS15                        IPU_MEMORY_OFFSET+0x0040410,0xFF000000
+#define SRM_CSI1_CPD_RS_3__CSI1_CPD_RS14                        IPU_MEMORY_OFFSET+0x0040410,0x00FF0000
+#define SRM_CSI1_CPD_RS_3__CSI1_CPD_RS13                        IPU_MEMORY_OFFSET+0x0040410,0x0000FF00
+#define SRM_CSI1_CPD_RS_3__CSI1_CPD_RS12                        IPU_MEMORY_OFFSET+0x0040410,0x000000FF
+
+#define SRM_CSI1_CPD_GRC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040414
+#define SRM_CSI1_CPD_GRC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040414,0x00000000
+#define SRM_CSI1_CPD_GRC_0__FULL                                IPU_MEMORY_OFFSET+0x0040414,0xffffffff
+#define SRM_CSI1_CPD_GRC_0__CSI1_CPD_GRC1                       IPU_MEMORY_OFFSET+0x0040414,0x01FF0000
+#define SRM_CSI1_CPD_GRC_0__CSI1_CPD_GRC0                       IPU_MEMORY_OFFSET+0x0040414,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_1__ADDR                                IPU_MEMORY_OFFSET+0x0040418
+#define SRM_CSI1_CPD_GRC_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040418,0x00000000
+#define SRM_CSI1_CPD_GRC_1__FULL                                IPU_MEMORY_OFFSET+0x0040418,0xffffffff
+#define SRM_CSI1_CPD_GRC_1__CSI1_CPD_GRC3                       IPU_MEMORY_OFFSET+0x0040418,0x01FF0000
+#define SRM_CSI1_CPD_GRC_1__CSI1_CPD_GRC2                       IPU_MEMORY_OFFSET+0x0040418,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_2__ADDR                                IPU_MEMORY_OFFSET+0x004041C
+#define SRM_CSI1_CPD_GRC_2__EMPTY                               IPU_MEMORY_OFFSET+0x004041C,0x00000000
+#define SRM_CSI1_CPD_GRC_2__FULL                                IPU_MEMORY_OFFSET+0x004041C,0xffffffff
+#define SRM_CSI1_CPD_GRC_2__CSI1_CPD_GRC5                       IPU_MEMORY_OFFSET+0x004041C,0x01FF0000
+#define SRM_CSI1_CPD_GRC_2__CSI1_CPD_GRC4                       IPU_MEMORY_OFFSET+0x004041C,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040420
+#define SRM_CSI1_CPD_GRC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040420,0x00000000
+#define SRM_CSI1_CPD_GRC_3__FULL                                IPU_MEMORY_OFFSET+0x0040420,0xffffffff
+#define SRM_CSI1_CPD_GRC_3__CSI1_CPD_GRC7                       IPU_MEMORY_OFFSET+0x0040420,0x01FF0000
+#define SRM_CSI1_CPD_GRC_3__CSI1_CPD_GRC6                       IPU_MEMORY_OFFSET+0x0040420,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_4__ADDR                                IPU_MEMORY_OFFSET+0x0040424
+#define SRM_CSI1_CPD_GRC_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040424,0x00000000
+#define SRM_CSI1_CPD_GRC_4__FULL                                IPU_MEMORY_OFFSET+0x0040424,0xffffffff
+#define SRM_CSI1_CPD_GRC_4__CSI1_CPD_GRC9                       IPU_MEMORY_OFFSET+0x0040424,0x01FF0000
+#define SRM_CSI1_CPD_GRC_4__CSI1_CPD_GRC8                       IPU_MEMORY_OFFSET+0x0040424,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_5__ADDR                                IPU_MEMORY_OFFSET+0x0040428
+#define SRM_CSI1_CPD_GRC_5__EMPTY                               IPU_MEMORY_OFFSET+0x0040428,0x00000000
+#define SRM_CSI1_CPD_GRC_5__FULL                                IPU_MEMORY_OFFSET+0x0040428,0xffffffff
+#define SRM_CSI1_CPD_GRC_5__CSI1_CPD_GRC11                      IPU_MEMORY_OFFSET+0x0040428,0x01FF0000
+#define SRM_CSI1_CPD_GRC_5__CSI1_CPD_GRC10                      IPU_MEMORY_OFFSET+0x0040428,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_6__ADDR                                IPU_MEMORY_OFFSET+0x004042C
+#define SRM_CSI1_CPD_GRC_6__EMPTY                               IPU_MEMORY_OFFSET+0x004042C,0x00000000
+#define SRM_CSI1_CPD_GRC_6__FULL                                IPU_MEMORY_OFFSET+0x004042C,0xffffffff
+#define SRM_CSI1_CPD_GRC_6__CSI1_CPD_GRC13                      IPU_MEMORY_OFFSET+0x004042C,0x01FF0000
+#define SRM_CSI1_CPD_GRC_6__CSI1_CPD_GRC12                      IPU_MEMORY_OFFSET+0x004042C,0x000001FF
+
+#define SRM_CSI1_CPD_GRC_7__ADDR                                IPU_MEMORY_OFFSET+0x0040430
+#define SRM_CSI1_CPD_GRC_7__EMPTY                               IPU_MEMORY_OFFSET+0x0040430,0x00000000
+#define SRM_CSI1_CPD_GRC_7__FULL                                IPU_MEMORY_OFFSET+0x0040430,0xffffffff
+#define SRM_CSI1_CPD_GRC_7__CSI1_CPD_GRC15                      IPU_MEMORY_OFFSET+0x0040430,0x01FF0000
+#define SRM_CSI1_CPD_GRC_7__CSI1_CPD_GRC14                      IPU_MEMORY_OFFSET+0x0040430,0x000001FF
+
+#define SRM_CSI1_CPD_GRS_0__ADDR                                IPU_MEMORY_OFFSET+0x0040434
+#define SRM_CSI1_CPD_GRS_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040434,0x00000000
+#define SRM_CSI1_CPD_GRS_0__FULL                                IPU_MEMORY_OFFSET+0x0040434,0xffffffff
+#define SRM_CSI1_CPD_GRS_0__CSI1_CPD_GRS3                       IPU_MEMORY_OFFSET+0x0040434,0xFF000000
+#define SRM_CSI1_CPD_GRS_0__CSI1_CPD_GRS2                       IPU_MEMORY_OFFSET+0x0040434,0x00FF0000
+#define SRM_CSI1_CPD_GRS_0__CSI1_CPD_GRS1                       IPU_MEMORY_OFFSET+0x0040434,0x0000FF00
+#define SRM_CSI1_CPD_GRS_0__CSI1_CPD_GRS0                       IPU_MEMORY_OFFSET+0x0040434,0x000000FF
+
+#define SRM_CSI1_CPD_GRS_1__ADDR                                IPU_MEMORY_OFFSET+0x0040438
+#define SRM_CSI1_CPD_GRS_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040438,0x00000000
+#define SRM_CSI1_CPD_GRS_1__FULL                                IPU_MEMORY_OFFSET+0x0040438,0xffffffff
+#define SRM_CSI1_CPD_GRS_1__CSI1_CPD_GRS7                       IPU_MEMORY_OFFSET+0x0040438,0xFF000000
+#define SRM_CSI1_CPD_GRS_1__CSI1_CPD_GRS6                       IPU_MEMORY_OFFSET+0x0040438,0x00FF0000
+#define SRM_CSI1_CPD_GRS_1__CSI1_CPD_GRS5                       IPU_MEMORY_OFFSET+0x0040438,0x0000FF00
+#define SRM_CSI1_CPD_GRS_1__CSI1_CPD_GRS4                       IPU_MEMORY_OFFSET+0x0040438,0x000000FF
+
+#define SRM_CSI1_CPD_GRS_2__ADDR                                IPU_MEMORY_OFFSET+0x004043C
+#define SRM_CSI1_CPD_GRS_2__EMPTY                               IPU_MEMORY_OFFSET+0x004043C,0x00000000
+#define SRM_CSI1_CPD_GRS_2__FULL                                IPU_MEMORY_OFFSET+0x004043C,0xffffffff
+#define SRM_CSI1_CPD_GRS_2__CSI1_CPD_GRS11                      IPU_MEMORY_OFFSET+0x004043C,0xFF000000
+#define SRM_CSI1_CPD_GRS_2__CSI1_CPD_GRS10                      IPU_MEMORY_OFFSET+0x004043C,0x00FF0000
+#define SRM_CSI1_CPD_GRS_2__CSI1_CPD_GRS9                       IPU_MEMORY_OFFSET+0x004043C,0x0000FF00
+#define SRM_CSI1_CPD_GRS_2__CSI1_CPD_GRS8                       IPU_MEMORY_OFFSET+0x004043C,0x000000FF
+
+#define SRM_CSI1_CPD_GRS_3__ADDR                                IPU_MEMORY_OFFSET+0x0040440
+#define SRM_CSI1_CPD_GRS_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040440,0x00000000
+#define SRM_CSI1_CPD_GRS_3__FULL                                IPU_MEMORY_OFFSET+0x0040440,0xffffffff
+#define SRM_CSI1_CPD_GRS_3__CSI1_CPD_GRS15                      IPU_MEMORY_OFFSET+0x0040440,0xFF000000
+#define SRM_CSI1_CPD_GRS_3__CSI1_CPD_GRS14                      IPU_MEMORY_OFFSET+0x0040440,0x00FF0000
+#define SRM_CSI1_CPD_GRS_3__CSI1_CPD_GRS13                      IPU_MEMORY_OFFSET+0x0040440,0x0000FF00
+#define SRM_CSI1_CPD_GRS_3__CSI1_CPD_GRS12                      IPU_MEMORY_OFFSET+0x0040440,0x000000FF
+
+#define SRM_CSI1_CPD_GBC_0__ADDR                                IPU_MEMORY_OFFSET+0x0040444
+#define SRM_CSI1_CPD_GBC_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040444,0x00000000
+#define SRM_CSI1_CPD_GBC_0__FULL                                IPU_MEMORY_OFFSET+0x0040444,0xffffffff
+#define SRM_CSI1_CPD_GBC_0__CSI1_CPD_GBC1                       IPU_MEMORY_OFFSET+0x0040444,0x01FF0000
+#define SRM_CSI1_CPD_GBC_0__CSI1_CPD_GBC0                       IPU_MEMORY_OFFSET+0x0040444,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_1__ADDR                                IPU_MEMORY_OFFSET+0x0040448
+#define SRM_CSI1_CPD_GBC_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040448,0x00000000
+#define SRM_CSI1_CPD_GBC_1__FULL                                IPU_MEMORY_OFFSET+0x0040448,0xffffffff
+#define SRM_CSI1_CPD_GBC_1__CSI1_CPD_GBC3                       IPU_MEMORY_OFFSET+0x0040448,0x01FF0000
+#define SRM_CSI1_CPD_GBC_1__CSI1_CPD_GBC2                       IPU_MEMORY_OFFSET+0x0040448,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_2__ADDR                                IPU_MEMORY_OFFSET+0x004044C
+#define SRM_CSI1_CPD_GBC_2__EMPTY                               IPU_MEMORY_OFFSET+0x004044C,0x00000000
+#define SRM_CSI1_CPD_GBC_2__FULL                                IPU_MEMORY_OFFSET+0x004044C,0xffffffff
+#define SRM_CSI1_CPD_GBC_2__CSI1_CPD_GBC5                       IPU_MEMORY_OFFSET+0x004044C,0x01FF0000
+#define SRM_CSI1_CPD_GBC_2__CSI1_CPD_GBC4                       IPU_MEMORY_OFFSET+0x004044C,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_3__ADDR                                IPU_MEMORY_OFFSET+0x0040450
+#define SRM_CSI1_CPD_GBC_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040450,0x00000000
+#define SRM_CSI1_CPD_GBC_3__FULL                                IPU_MEMORY_OFFSET+0x0040450,0xffffffff
+#define SRM_CSI1_CPD_GBC_3__CSI1_CPD_GBC7                       IPU_MEMORY_OFFSET+0x0040450,0x01FF0000
+#define SRM_CSI1_CPD_GBC_3__CSI1_CPD_GBC6                       IPU_MEMORY_OFFSET+0x0040450,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_4__ADDR                                IPU_MEMORY_OFFSET+0x0040454
+#define SRM_CSI1_CPD_GBC_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040454,0x00000000
+#define SRM_CSI1_CPD_GBC_4__FULL                                IPU_MEMORY_OFFSET+0x0040454,0xffffffff
+#define SRM_CSI1_CPD_GBC_4__CSI1_CPD_GBC9                       IPU_MEMORY_OFFSET+0x0040454,0x01FF0000
+#define SRM_CSI1_CPD_GBC_4__CSI1_CPD_GBC8                       IPU_MEMORY_OFFSET+0x0040454,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_5__ADDR                                IPU_MEMORY_OFFSET+0x0040458
+#define SRM_CSI1_CPD_GBC_5__EMPTY                               IPU_MEMORY_OFFSET+0x0040458,0x00000000
+#define SRM_CSI1_CPD_GBC_5__FULL                                IPU_MEMORY_OFFSET+0x0040458,0xffffffff
+#define SRM_CSI1_CPD_GBC_5__CSI1_CPD_GBC11                      IPU_MEMORY_OFFSET+0x0040458,0x01FF0000
+#define SRM_CSI1_CPD_GBC_5__CSI1_CPD_GBC10                      IPU_MEMORY_OFFSET+0x0040458,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_6__ADDR                                IPU_MEMORY_OFFSET+0x004045C
+#define SRM_CSI1_CPD_GBC_6__EMPTY                               IPU_MEMORY_OFFSET+0x004045C,0x00000000
+#define SRM_CSI1_CPD_GBC_6__FULL                                IPU_MEMORY_OFFSET+0x004045C,0xffffffff
+#define SRM_CSI1_CPD_GBC_6__CSI1_CPD_GBC13                      IPU_MEMORY_OFFSET+0x004045C,0x01FF0000
+#define SRM_CSI1_CPD_GBC_6__CSI1_CPD_GBC12                      IPU_MEMORY_OFFSET+0x004045C,0x000001FF
+
+#define SRM_CSI1_CPD_GBC_7__ADDR                                IPU_MEMORY_OFFSET+0x0040460
+#define SRM_CSI1_CPD_GBC_7__EMPTY                               IPU_MEMORY_OFFSET+0x0040460,0x00000000
+#define SRM_CSI1_CPD_GBC_7__FULL                                IPU_MEMORY_OFFSET+0x0040460,0xffffffff
+#define SRM_CSI1_CPD_GBC_7__CSI1_CPD_GBC15                      IPU_MEMORY_OFFSET+0x0040460,0x01FF0000
+#define SRM_CSI1_CPD_GBC_7__CSI1_CPD_GBC14                      IPU_MEMORY_OFFSET+0x0040460,0x000001FF
+
+#define SRM_CSI1_CPD_GBS_0__ADDR                                IPU_MEMORY_OFFSET+0x0040464
+#define SRM_CSI1_CPD_GBS_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040464,0x00000000
+#define SRM_CSI1_CPD_GBS_0__FULL                                IPU_MEMORY_OFFSET+0x0040464,0xffffffff
+#define SRM_CSI1_CPD_GBS_0__CSI1_CPD_GBS3                       IPU_MEMORY_OFFSET+0x0040464,0xFF000000
+#define SRM_CSI1_CPD_GBS_0__CSI1_CPD_GBS2                       IPU_MEMORY_OFFSET+0x0040464,0x00FF0000
+#define SRM_CSI1_CPD_GBS_0__CSI1_CPD_GBS1                       IPU_MEMORY_OFFSET+0x0040464,0x0000FF00
+#define SRM_CSI1_CPD_GBS_0__CSI1_CPD_GBS0                       IPU_MEMORY_OFFSET+0x0040464,0x000000FF
+
+#define SRM_CSI1_CPD_GBS_1__ADDR                                IPU_MEMORY_OFFSET+0x0040468
+#define SRM_CSI1_CPD_GBS_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040468,0x00000000
+#define SRM_CSI1_CPD_GBS_1__FULL                                IPU_MEMORY_OFFSET+0x0040468,0xffffffff
+#define SRM_CSI1_CPD_GBS_1__CSI1_CPD_GBS7                       IPU_MEMORY_OFFSET+0x0040468,0xFF000000
+#define SRM_CSI1_CPD_GBS_1__CSI1_CPD_GBS6                       IPU_MEMORY_OFFSET+0x0040468,0x00FF0000
+#define SRM_CSI1_CPD_GBS_1__CSI1_CPD_GBS5                       IPU_MEMORY_OFFSET+0x0040468,0x0000FF00
+#define SRM_CSI1_CPD_GBS_1__CSI1_CPD_GBS4                       IPU_MEMORY_OFFSET+0x0040468,0x000000FF
+
+#define SRM_CSI1_CPD_GBS_2__ADDR                                IPU_MEMORY_OFFSET+0x004046C
+#define SRM_CSI1_CPD_GBS_2__EMPTY                               IPU_MEMORY_OFFSET+0x004046C,0x00000000
+#define SRM_CSI1_CPD_GBS_2__FULL                                IPU_MEMORY_OFFSET+0x004046C,0xffffffff
+#define SRM_CSI1_CPD_GBS_2__CSI1_CPD_GBS11                      IPU_MEMORY_OFFSET+0x004046C,0xFF000000
+#define SRM_CSI1_CPD_GBS_2__CSI1_CPD_GBS10                      IPU_MEMORY_OFFSET+0x004046C,0x00FF0000
+#define SRM_CSI1_CPD_GBS_2__CSI1_CPD_GBS9                       IPU_MEMORY_OFFSET+0x004046C,0x0000FF00
+#define SRM_CSI1_CPD_GBS_2__CSI1_CPD_GBS8                       IPU_MEMORY_OFFSET+0x004046C,0x000000FF
+
+#define SRM_CSI1_CPD_GBS_3__ADDR                                IPU_MEMORY_OFFSET+0x0040470
+#define SRM_CSI1_CPD_GBS_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040470,0x00000000
+#define SRM_CSI1_CPD_GBS_3__FULL                                IPU_MEMORY_OFFSET+0x0040470,0xffffffff
+#define SRM_CSI1_CPD_GBS_3__CSI1_CPD_GBS15                      IPU_MEMORY_OFFSET+0x0040470,0xFF000000
+#define SRM_CSI1_CPD_GBS_3__CSI1_CPD_GBS14                      IPU_MEMORY_OFFSET+0x0040470,0x00FF0000
+#define SRM_CSI1_CPD_GBS_3__CSI1_CPD_GBS13                      IPU_MEMORY_OFFSET+0x0040470,0x0000FF00
+#define SRM_CSI1_CPD_GBS_3__CSI1_CPD_GBS12                      IPU_MEMORY_OFFSET+0x0040470,0x000000FF
+
+#define SRM_CSI1_CPD_BC_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040474
+#define SRM_CSI1_CPD_BC_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040474,0x00000000
+#define SRM_CSI1_CPD_BC_0__FULL                                 IPU_MEMORY_OFFSET+0x0040474,0xffffffff
+#define SRM_CSI1_CPD_BC_0__CSI1_CPD_BC1                         IPU_MEMORY_OFFSET+0x0040474,0x01FF0000
+#define SRM_CSI1_CPD_BC_0__CSI1_CPD_BC0                         IPU_MEMORY_OFFSET+0x0040474,0x000001FF
+
+#define SRM_CSI1_CPD_BC_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040478
+#define SRM_CSI1_CPD_BC_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040478,0x00000000
+#define SRM_CSI1_CPD_BC_1__FULL                                 IPU_MEMORY_OFFSET+0x0040478,0xffffffff
+#define SRM_CSI1_CPD_BC_1__CSI1_CPD_BC3                         IPU_MEMORY_OFFSET+0x0040478,0x01FF0000
+#define SRM_CSI1_CPD_BC_1__CSI1_CPD_BC2                         IPU_MEMORY_OFFSET+0x0040478,0x000001FF
+
+#define SRM_CSI1_CPD_BC_2__ADDR                                 IPU_MEMORY_OFFSET+0x004047C
+#define SRM_CSI1_CPD_BC_2__EMPTY                                IPU_MEMORY_OFFSET+0x004047C,0x00000000
+#define SRM_CSI1_CPD_BC_2__FULL                                 IPU_MEMORY_OFFSET+0x004047C,0xffffffff
+#define SRM_CSI1_CPD_BC_2__CSI1_CPD_BC5                         IPU_MEMORY_OFFSET+0x004047C,0x01FF0000
+#define SRM_CSI1_CPD_BC_2__CSI1_CPD_BC4                         IPU_MEMORY_OFFSET+0x004047C,0x000001FF
+
+#define SRM_CSI1_CPD_BC_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040480
+#define SRM_CSI1_CPD_BC_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040480,0x00000000
+#define SRM_CSI1_CPD_BC_3__FULL                                 IPU_MEMORY_OFFSET+0x0040480,0xffffffff
+#define SRM_CSI1_CPD_BC_3__CSI1_CPD_BC7                         IPU_MEMORY_OFFSET+0x0040480,0x01FF0000
+#define SRM_CSI1_CPD_BC_3__CSI1_CPD_BC6                         IPU_MEMORY_OFFSET+0x0040480,0x000001FF
+
+#define SRM_CSI1_CPD_BC_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040484
+#define SRM_CSI1_CPD_BC_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040484,0x00000000
+#define SRM_CSI1_CPD_BC_4__FULL                                 IPU_MEMORY_OFFSET+0x0040484,0xffffffff
+#define SRM_CSI1_CPD_BC_4__CSI1_CPD_BC9                         IPU_MEMORY_OFFSET+0x0040484,0x01FF0000
+#define SRM_CSI1_CPD_BC_4__CSI1_CPD_BC8                         IPU_MEMORY_OFFSET+0x0040484,0x000001FF
+
+#define SRM_CSI1_CPD_BC_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040488
+#define SRM_CSI1_CPD_BC_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040488,0x00000000
+#define SRM_CSI1_CPD_BC_5__FULL                                 IPU_MEMORY_OFFSET+0x0040488,0xffffffff
+#define SRM_CSI1_CPD_BC_5__CSI1_CPD_BC11                        IPU_MEMORY_OFFSET+0x0040488,0x01FF0000
+#define SRM_CSI1_CPD_BC_5__CSI1_CPD_BC10                        IPU_MEMORY_OFFSET+0x0040488,0x000001FF
+
+#define SRM_CSI1_CPD_BC_6__ADDR                                 IPU_MEMORY_OFFSET+0x004048C
+#define SRM_CSI1_CPD_BC_6__EMPTY                                IPU_MEMORY_OFFSET+0x004048C,0x00000000
+#define SRM_CSI1_CPD_BC_6__FULL                                 IPU_MEMORY_OFFSET+0x004048C,0xffffffff
+#define SRM_CSI1_CPD_BC_6__CSI1_CPD_BC13                        IPU_MEMORY_OFFSET+0x004048C,0x01FF0000
+#define SRM_CSI1_CPD_BC_6__CSI1_CPD_BC12                        IPU_MEMORY_OFFSET+0x004048C,0x000001FF
+
+#define SRM_CSI1_CPD_BC_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040490
+#define SRM_CSI1_CPD_BC_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040490,0x00000000
+#define SRM_CSI1_CPD_BC_7__FULL                                 IPU_MEMORY_OFFSET+0x0040490,0xffffffff
+#define SRM_CSI1_CPD_BC_7__CSI1_CPD_BC15                        IPU_MEMORY_OFFSET+0x0040490,0x01FF0000
+#define SRM_CSI1_CPD_BC_7__CSI1_CPD_BC14                        IPU_MEMORY_OFFSET+0x0040490,0x000001FF
+
+#define SRM_CSI1_CPD_BS_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040494
+#define SRM_CSI1_CPD_BS_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040494,0x00000000
+#define SRM_CSI1_CPD_BS_0__FULL                                 IPU_MEMORY_OFFSET+0x0040494,0xffffffff
+#define SRM_CSI1_CPD_BS_0__CSI1_CPD_BS3                         IPU_MEMORY_OFFSET+0x0040494,0xFF000000
+#define SRM_CSI1_CPD_BS_0__CSI1_CPD_BS2                         IPU_MEMORY_OFFSET+0x0040494,0x00FF0000
+#define SRM_CSI1_CPD_BS_0__CSI1_CPD_BS1                         IPU_MEMORY_OFFSET+0x0040494,0x0000FF00
+#define SRM_CSI1_CPD_BS_0__CSI1_CPD_BS0                         IPU_MEMORY_OFFSET+0x0040494,0x000000FF
+
+#define SRM_CSI1_CPD_BS_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040498
+#define SRM_CSI1_CPD_BS_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040498,0x00000000
+#define SRM_CSI1_CPD_BS_1__FULL                                 IPU_MEMORY_OFFSET+0x0040498,0xffffffff
+#define SRM_CSI1_CPD_BS_1__CSI1_CPD_BS7                         IPU_MEMORY_OFFSET+0x0040498,0xFF000000
+#define SRM_CSI1_CPD_BS_1__CSI1_CPD_BS6                         IPU_MEMORY_OFFSET+0x0040498,0x00FF0000
+#define SRM_CSI1_CPD_BS_1__CSI1_CPD_BS5                         IPU_MEMORY_OFFSET+0x0040498,0x0000FF00
+#define SRM_CSI1_CPD_BS_1__CSI1_CPD_BS4                         IPU_MEMORY_OFFSET+0x0040498,0x000000FF
+
+#define SRM_CSI1_CPD_BS_2__ADDR                                 IPU_MEMORY_OFFSET+0x004049C
+#define SRM_CSI1_CPD_BS_2__EMPTY                                IPU_MEMORY_OFFSET+0x004049C,0x00000000
+#define SRM_CSI1_CPD_BS_2__FULL                                 IPU_MEMORY_OFFSET+0x004049C,0xffffffff
+#define SRM_CSI1_CPD_BS_2__CSI1_CPD_BS11                        IPU_MEMORY_OFFSET+0x004049C,0xFF000000
+#define SRM_CSI1_CPD_BS_2__CSI1_CPD_BS10                        IPU_MEMORY_OFFSET+0x004049C,0x00FF0000
+#define SRM_CSI1_CPD_BS_2__CSI1_CPD_BS9                         IPU_MEMORY_OFFSET+0x004049C,0x0000FF00
+#define SRM_CSI1_CPD_BS_2__CSI1_CPD_BS8                         IPU_MEMORY_OFFSET+0x004049C,0x000000FF
+
+#define SRM_CSI1_CPD_BS_3__ADDR                                 IPU_MEMORY_OFFSET+0x00404A0
+#define SRM_CSI1_CPD_BS_3__EMPTY                                IPU_MEMORY_OFFSET+0x00404A0,0x00000000
+#define SRM_CSI1_CPD_BS_3__FULL                                 IPU_MEMORY_OFFSET+0x00404A0,0xffffffff
+#define SRM_CSI1_CPD_BS_3__CSI1_CPD_BS15                        IPU_MEMORY_OFFSET+0x00404A0,0xFF000000
+#define SRM_CSI1_CPD_BS_3__CSI1_CPD_BS14                        IPU_MEMORY_OFFSET+0x00404A0,0x00FF0000
+#define SRM_CSI1_CPD_BS_3__CSI1_CPD_BS13                        IPU_MEMORY_OFFSET+0x00404A0,0x0000FF00
+#define SRM_CSI1_CPD_BS_3__CSI1_CPD_BS12                        IPU_MEMORY_OFFSET+0x00404A0,0x000000FF
+
+#define SRM_CSI1_CPD_OFFSET1__ADDR                              IPU_MEMORY_OFFSET+0x00404A4
+#define SRM_CSI1_CPD_OFFSET1__EMPTY                             IPU_MEMORY_OFFSET+0x00404A4,0x00000000
+#define SRM_CSI1_CPD_OFFSET1__FULL                              IPU_MEMORY_OFFSET+0x00404A4,0xffffffff
+#define SRM_CSI1_CPD_OFFSET1__CSI1_CPD_B_OFFSET                 IPU_MEMORY_OFFSET+0x00404A4,0x3FF00000
+#define SRM_CSI1_CPD_OFFSET1__CSI1_CPD_GB_OFFSET                IPU_MEMORY_OFFSET+0x00404A4,0x000FFC00
+#define SRM_CSI1_CPD_OFFSET1__CSI1_CPD_GR_OFFSET                IPU_MEMORY_OFFSET+0x00404A4,0x000003FF
+
+#define SRM_CSI1_CPD_OFFSET2__ADDR                              IPU_MEMORY_OFFSET+0x00404A8
+#define SRM_CSI1_CPD_OFFSET2__EMPTY                             IPU_MEMORY_OFFSET+0x00404A8,0x00000000
+#define SRM_CSI1_CPD_OFFSET2__FULL                              IPU_MEMORY_OFFSET+0x00404A8,0xffffffff
+#define SRM_CSI1_CPD_OFFSET2__CSI1_CPD_R_OFFSET                 IPU_MEMORY_OFFSET+0x00404A8,0x000003FF
+
+#define SRM_DI0_GENERAL__ADDR                                   IPU_MEMORY_OFFSET+0x00404E4
+#define SRM_DI0_GENERAL__EMPTY                                  IPU_MEMORY_OFFSET+0x00404E4,0x00000000
+#define SRM_DI0_GENERAL__FULL                                   IPU_MEMORY_OFFSET+0x00404E4,0xffffffff
+#define SRM_DI0_GENERAL__DI0_PIN8_PIN15_SEL                     IPU_MEMORY_OFFSET+0x00404E4,0x80000000
+#define SRM_DI0_GENERAL__DI0_DISP_Y_SEL                         IPU_MEMORY_OFFSET+0x00404E4,0x70000000
+#define SRM_DI0_GENERAL__DI0_CLOCK_STOP_MODE                    IPU_MEMORY_OFFSET+0x00404E4,0x0F000000
+#define SRM_DI0_GENERAL__DI0_DISP_CLOCK_INIT                    IPU_MEMORY_OFFSET+0x00404E4,0x00800000
+#define SRM_DI0_GENERAL__DI0_MASK_SEL                           IPU_MEMORY_OFFSET+0x00404E4,0x00400000
+#define SRM_DI0_GENERAL__DI0_VSYNC_EXT                          IPU_MEMORY_OFFSET+0x00404E4,0x00200000
+#define SRM_DI0_GENERAL__DI0_CLK_EXT                            IPU_MEMORY_OFFSET+0x00404E4,0x00100000
+#define SRM_DI0_GENERAL__DI0_WATCHDOG_MODE                      IPU_MEMORY_OFFSET+0x00404E4,0x000C0000
+#define SRM_DI0_GENERAL__DI0_POLARITY_DISP_CLK                  IPU_MEMORY_OFFSET+0x00404E4,0x00020000
+#define SRM_DI0_GENERAL__DI0_SYNC_COUNT_SEL                     IPU_MEMORY_OFFSET+0x00404E4,0x0000F000
+#define SRM_DI0_GENERAL__DI0_ERR_TREATMENT                      IPU_MEMORY_OFFSET+0x00404E4,0x00000800
+#define SRM_DI0_GENERAL__DI0_ERM_VSYNC_SEL                      IPU_MEMORY_OFFSET+0x00404E4,0x00000400
+#define SRM_DI0_GENERAL__DI0_POLARITY_CS1                       IPU_MEMORY_OFFSET+0x00404E4,0x00000200
+#define SRM_DI0_GENERAL__DI0_POLARITY_CS0                       IPU_MEMORY_OFFSET+0x00404E4,0x00000100
+#define SRM_DI0_GENERAL__DI0_POLARITY_8                         IPU_MEMORY_OFFSET+0x00404E4,0x00000080
+#define SRM_DI0_GENERAL__DI0_POLARITY_7                         IPU_MEMORY_OFFSET+0x00404E4,0x00000040
+#define SRM_DI0_GENERAL__DI0_POLARITY_6                         IPU_MEMORY_OFFSET+0x00404E4,0x00000020
+#define SRM_DI0_GENERAL__DI0_POLARITY_5                         IPU_MEMORY_OFFSET+0x00404E4,0x00000010
+#define SRM_DI0_GENERAL__DI0_POLARITY_4                         IPU_MEMORY_OFFSET+0x00404E4,0x00000008
+#define SRM_DI0_GENERAL__DI0_POLARITY_3                         IPU_MEMORY_OFFSET+0x00404E4,0x00000004
+#define SRM_DI0_GENERAL__DI0_POLARITY_2                         IPU_MEMORY_OFFSET+0x00404E4,0x00000002
+#define SRM_DI0_GENERAL__DI0_POLARITY_1                         IPU_MEMORY_OFFSET+0x00404E4,0x00000001
+
+#define SRM_DI0_BS_CLKGEN0__ADDR                                IPU_MEMORY_OFFSET+0x00404E8
+#define SRM_DI0_BS_CLKGEN0__EMPTY                               IPU_MEMORY_OFFSET+0x00404E8,0x00000000
+#define SRM_DI0_BS_CLKGEN0__FULL                                IPU_MEMORY_OFFSET+0x00404E8,0xffffffff
+#define SRM_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET                 IPU_MEMORY_OFFSET+0x00404E8,0x01FF0000
+#define SRM_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD                 IPU_MEMORY_OFFSET+0x00404E8,0x00000FFF
+
+#define SRM_DI0_BS_CLKGEN1__ADDR                                IPU_MEMORY_OFFSET+0x00404EC
+#define SRM_DI0_BS_CLKGEN1__EMPTY                               IPU_MEMORY_OFFSET+0x00404EC,0x00000000
+#define SRM_DI0_BS_CLKGEN1__FULL                                IPU_MEMORY_OFFSET+0x00404EC,0xffffffff
+#define SRM_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN                   IPU_MEMORY_OFFSET+0x00404EC,0x01FF0000
+#define SRM_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP                     IPU_MEMORY_OFFSET+0x00404EC,0x000001FF
+
+#define SRM_DI0_SW_GEN0_1__ADDR                                 IPU_MEMORY_OFFSET+0x00404F0
+#define SRM_DI0_SW_GEN0_1__EMPTY                                IPU_MEMORY_OFFSET+0x00404F0,0x00000000
+#define SRM_DI0_SW_GEN0_1__FULL                                 IPU_MEMORY_OFFSET+0x00404F0,0xffffffff
+#define SRM_DI0_SW_GEN0_1__DI0_RUN_VALUE_M1_1                   IPU_MEMORY_OFFSET+0x00404F0,0x7FF80000
+#define SRM_DI0_SW_GEN0_1__DI0_RUN_RESOLUTION_1                 IPU_MEMORY_OFFSET+0x00404F0,0x00070000
+#define SRM_DI0_SW_GEN0_1__DI0_OFFSET_VALUE_1                   IPU_MEMORY_OFFSET+0x00404F0,0x00007FF8
+#define SRM_DI0_SW_GEN0_1__DI0_OFFSET_RESOLUTION_1              IPU_MEMORY_OFFSET+0x00404F0,0x00000007
+
+#define SRM_DI0_SW_GEN0_2__ADDR                                 IPU_MEMORY_OFFSET+0x00404F4
+#define SRM_DI0_SW_GEN0_2__EMPTY                                IPU_MEMORY_OFFSET+0x00404F4,0x00000000
+#define SRM_DI0_SW_GEN0_2__FULL                                 IPU_MEMORY_OFFSET+0x00404F4,0xffffffff
+#define SRM_DI0_SW_GEN0_2__DI0_RUN_VALUE_M1_2                   IPU_MEMORY_OFFSET+0x00404F4,0x7FF80000
+#define SRM_DI0_SW_GEN0_2__DI0_RUN_RESOLUTION_2                 IPU_MEMORY_OFFSET+0x00404F4,0x00070000
+#define SRM_DI0_SW_GEN0_2__DI0_OFFSET_VALUE_2                   IPU_MEMORY_OFFSET+0x00404F4,0x00007FF8
+#define SRM_DI0_SW_GEN0_2__DI0_OFFSET_RESOLUTION_2              IPU_MEMORY_OFFSET+0x00404F4,0x00000007
+
+#define SRM_DI0_SW_GEN0_3__ADDR                                 IPU_MEMORY_OFFSET+0x00404F8
+#define SRM_DI0_SW_GEN0_3__EMPTY                                IPU_MEMORY_OFFSET+0x00404F8,0x00000000
+#define SRM_DI0_SW_GEN0_3__FULL                                 IPU_MEMORY_OFFSET+0x00404F8,0xffffffff
+#define SRM_DI0_SW_GEN0_3__DI0_RUN_VALUE_M1_3                   IPU_MEMORY_OFFSET+0x00404F8,0x7FF80000
+#define SRM_DI0_SW_GEN0_3__DI0_RUN_RESOLUTION_3                 IPU_MEMORY_OFFSET+0x00404F8,0x00070000
+#define SRM_DI0_SW_GEN0_3__DI0_OFFSET_VALUE_3                   IPU_MEMORY_OFFSET+0x00404F8,0x00007FF8
+#define SRM_DI0_SW_GEN0_3__DI0_OFFSET_RESOLUTION_3              IPU_MEMORY_OFFSET+0x00404F8,0x00000007
+
+#define SRM_DI0_SW_GEN0_4__ADDR                                 IPU_MEMORY_OFFSET+0x00404FC
+#define SRM_DI0_SW_GEN0_4__EMPTY                                IPU_MEMORY_OFFSET+0x00404FC,0x00000000
+#define SRM_DI0_SW_GEN0_4__FULL                                 IPU_MEMORY_OFFSET+0x00404FC,0xffffffff
+#define SRM_DI0_SW_GEN0_4__DI0_RUN_VALUE_M1_4                   IPU_MEMORY_OFFSET+0x00404FC,0x7FF80000
+#define SRM_DI0_SW_GEN0_4__DI0_RUN_RESOLUTION_4                 IPU_MEMORY_OFFSET+0x00404FC,0x00070000
+#define SRM_DI0_SW_GEN0_4__DI0_OFFSET_VALUE_4                   IPU_MEMORY_OFFSET+0x00404FC,0x00007FF8
+#define SRM_DI0_SW_GEN0_4__DI0_OFFSET_RESOLUTION_4              IPU_MEMORY_OFFSET+0x00404FC,0x00000007
+
+#define SRM_DI0_SW_GEN0_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040500
+#define SRM_DI0_SW_GEN0_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040500,0x00000000
+#define SRM_DI0_SW_GEN0_5__FULL                                 IPU_MEMORY_OFFSET+0x0040500,0xffffffff
+#define SRM_DI0_SW_GEN0_5__DI0_RUN_VALUE_M1_5                   IPU_MEMORY_OFFSET+0x0040500,0x7FF80000
+#define SRM_DI0_SW_GEN0_5__DI0_RUN_RESOLUTION_5                 IPU_MEMORY_OFFSET+0x0040500,0x00070000
+#define SRM_DI0_SW_GEN0_5__DI0_OFFSET_VALUE_5                   IPU_MEMORY_OFFSET+0x0040500,0x00007FF8
+#define SRM_DI0_SW_GEN0_5__DI0_OFFSET_RESOLUTION_5              IPU_MEMORY_OFFSET+0x0040500,0x00000007
+
+#define SRM_DI0_SW_GEN0_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040504
+#define SRM_DI0_SW_GEN0_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040504,0x00000000
+#define SRM_DI0_SW_GEN0_6__FULL                                 IPU_MEMORY_OFFSET+0x0040504,0xffffffff
+#define SRM_DI0_SW_GEN0_6__DI0_RUN_VALUE_M1_6                   IPU_MEMORY_OFFSET+0x0040504,0x7FF80000
+#define SRM_DI0_SW_GEN0_6__DI0_RUN_RESOLUTION_6                 IPU_MEMORY_OFFSET+0x0040504,0x00070000
+#define SRM_DI0_SW_GEN0_6__DI0_OFFSET_VALUE_6                   IPU_MEMORY_OFFSET+0x0040504,0x00007FF8
+#define SRM_DI0_SW_GEN0_6__DI0_OFFSET_RESOLUTION_6              IPU_MEMORY_OFFSET+0x0040504,0x00000007
+
+#define SRM_DI0_SW_GEN0_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040508
+#define SRM_DI0_SW_GEN0_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040508,0x00000000
+#define SRM_DI0_SW_GEN0_7__FULL                                 IPU_MEMORY_OFFSET+0x0040508,0xffffffff
+#define SRM_DI0_SW_GEN0_7__DI0_RUN_VALUE_M1_7                   IPU_MEMORY_OFFSET+0x0040508,0x7FF80000
+#define SRM_DI0_SW_GEN0_7__DI0_RUN_RESOLUTION_7                 IPU_MEMORY_OFFSET+0x0040508,0x00070000
+#define SRM_DI0_SW_GEN0_7__DI0_OFFSET_VALUE_7                   IPU_MEMORY_OFFSET+0x0040508,0x00007FF8
+#define SRM_DI0_SW_GEN0_7__DI0_OFFSET_RESOLUTION_7              IPU_MEMORY_OFFSET+0x0040508,0x00000007
+
+#define SRM_DI0_SW_GEN0_8__ADDR                                 IPU_MEMORY_OFFSET+0x004050C
+#define SRM_DI0_SW_GEN0_8__EMPTY                                IPU_MEMORY_OFFSET+0x004050C,0x00000000
+#define SRM_DI0_SW_GEN0_8__FULL                                 IPU_MEMORY_OFFSET+0x004050C,0xffffffff
+#define SRM_DI0_SW_GEN0_8__DI0_RUN_VALUE_M1_8                   IPU_MEMORY_OFFSET+0x004050C,0x7FF80000
+#define SRM_DI0_SW_GEN0_8__DI0_RUN_RESOLUTION_8                 IPU_MEMORY_OFFSET+0x004050C,0x00070000
+#define SRM_DI0_SW_GEN0_8__DI0_OFFSET_VALUE_8                   IPU_MEMORY_OFFSET+0x004050C,0x00007FF8
+#define SRM_DI0_SW_GEN0_8__DI0_OFFSET_RESOLUTION_8              IPU_MEMORY_OFFSET+0x004050C,0x00000007
+
+#define SRM_DI0_SW_GEN0_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040510
+#define SRM_DI0_SW_GEN0_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040510,0x00000000
+#define SRM_DI0_SW_GEN0_9__FULL                                 IPU_MEMORY_OFFSET+0x0040510,0xffffffff
+#define SRM_DI0_SW_GEN0_9__DI0_RUN_VALUE_M1_9                   IPU_MEMORY_OFFSET+0x0040510,0x7FF80000
+#define SRM_DI0_SW_GEN0_9__DI0_RUN_RESOLUTION_9                 IPU_MEMORY_OFFSET+0x0040510,0x00070000
+#define SRM_DI0_SW_GEN0_9__DI0_OFFSET_VALUE_9                   IPU_MEMORY_OFFSET+0x0040510,0x00007FF8
+#define SRM_DI0_SW_GEN0_9__DI0_OFFSET_RESOLUTION_9              IPU_MEMORY_OFFSET+0x0040510,0x00000007
+
+#define SRM_DI0_SW_GEN1_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040514
+#define SRM_DI0_SW_GEN1_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040514,0x00000000
+#define SRM_DI0_SW_GEN1_1__FULL                                 IPU_MEMORY_OFFSET+0x0040514,0xffffffff
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_GEN_EN_1            IPU_MEMORY_OFFSET+0x0040514,0x60000000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_AUTO_RELOAD_1                IPU_MEMORY_OFFSET+0x0040514,0x10000000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_CLR_SEL_1                    IPU_MEMORY_OFFSET+0x0040514,0x0E000000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_DOWN_1                       IPU_MEMORY_OFFSET+0x0040514,0x01FF0000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_TRIGGER_SEL_1       IPU_MEMORY_OFFSET+0x0040514,0x00007000
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_CLR_SEL_1           IPU_MEMORY_OFFSET+0x0040514,0x00000E00
+#define SRM_DI0_SW_GEN1_1__DI0_CNT_UP_1                         IPU_MEMORY_OFFSET+0x0040514,0x000001FF
+
+#define SRM_DI0_SW_GEN1_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040518
+#define SRM_DI0_SW_GEN1_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040518,0x00000000
+#define SRM_DI0_SW_GEN1_2__FULL                                 IPU_MEMORY_OFFSET+0x0040518,0xffffffff
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_GEN_EN_2            IPU_MEMORY_OFFSET+0x0040518,0x60000000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_AUTO_RELOAD_2                IPU_MEMORY_OFFSET+0x0040518,0x10000000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_CLR_SEL_2                    IPU_MEMORY_OFFSET+0x0040518,0x0E000000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_DOWN_2                       IPU_MEMORY_OFFSET+0x0040518,0x01FF0000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_TRIGGER_SEL_2       IPU_MEMORY_OFFSET+0x0040518,0x00007000
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_CLR_SEL_2           IPU_MEMORY_OFFSET+0x0040518,0x00000E00
+#define SRM_DI0_SW_GEN1_2__DI0_CNT_UP_2                         IPU_MEMORY_OFFSET+0x0040518,0x000001FF
+
+#define SRM_DI0_SW_GEN1_3__ADDR                                 IPU_MEMORY_OFFSET+0x004051C
+#define SRM_DI0_SW_GEN1_3__EMPTY                                IPU_MEMORY_OFFSET+0x004051C,0x00000000
+#define SRM_DI0_SW_GEN1_3__FULL                                 IPU_MEMORY_OFFSET+0x004051C,0xffffffff
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_GEN_EN_3            IPU_MEMORY_OFFSET+0x004051C,0x60000000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_AUTO_RELOAD_3                IPU_MEMORY_OFFSET+0x004051C,0x10000000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_CLR_SEL_3                    IPU_MEMORY_OFFSET+0x004051C,0x0E000000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_DOWN_3                       IPU_MEMORY_OFFSET+0x004051C,0x01FF0000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_TRIGGER_SEL_3       IPU_MEMORY_OFFSET+0x004051C,0x00007000
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_CLR_SEL_3           IPU_MEMORY_OFFSET+0x004051C,0x00000E00
+#define SRM_DI0_SW_GEN1_3__DI0_CNT_UP_3                         IPU_MEMORY_OFFSET+0x004051C,0x000001FF
+
+#define SRM_DI0_SW_GEN1_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040520
+#define SRM_DI0_SW_GEN1_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040520,0x00000000
+#define SRM_DI0_SW_GEN1_4__FULL                                 IPU_MEMORY_OFFSET+0x0040520,0xffffffff
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_GEN_EN_4            IPU_MEMORY_OFFSET+0x0040520,0x60000000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_AUTO_RELOAD_4                IPU_MEMORY_OFFSET+0x0040520,0x10000000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_CLR_SEL_4                    IPU_MEMORY_OFFSET+0x0040520,0x0E000000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_DOWN_4                       IPU_MEMORY_OFFSET+0x0040520,0x01FF0000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_TRIGGER_SEL_4       IPU_MEMORY_OFFSET+0x0040520,0x00007000
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_CLR_SEL_4           IPU_MEMORY_OFFSET+0x0040520,0x00000E00
+#define SRM_DI0_SW_GEN1_4__DI0_CNT_UP_4                         IPU_MEMORY_OFFSET+0x0040520,0x000001FF
+
+#define SRM_DI0_SW_GEN1_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040524
+#define SRM_DI0_SW_GEN1_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040524,0x00000000
+#define SRM_DI0_SW_GEN1_5__FULL                                 IPU_MEMORY_OFFSET+0x0040524,0xffffffff
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_GEN_EN_5            IPU_MEMORY_OFFSET+0x0040524,0x60000000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_AUTO_RELOAD_5                IPU_MEMORY_OFFSET+0x0040524,0x10000000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_CLR_SEL_5                    IPU_MEMORY_OFFSET+0x0040524,0x0E000000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_DOWN_5                       IPU_MEMORY_OFFSET+0x0040524,0x01FF0000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_TRIGGER_SEL_5       IPU_MEMORY_OFFSET+0x0040524,0x00007000
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_CLR_SEL_5           IPU_MEMORY_OFFSET+0x0040524,0x00000E00
+#define SRM_DI0_SW_GEN1_5__DI0_CNT_UP_5                         IPU_MEMORY_OFFSET+0x0040524,0x000001FF
+
+#define SRM_DI0_SW_GEN1_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040528
+#define SRM_DI0_SW_GEN1_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040528,0x00000000
+#define SRM_DI0_SW_GEN1_6__FULL                                 IPU_MEMORY_OFFSET+0x0040528,0xffffffff
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_GEN_EN_6            IPU_MEMORY_OFFSET+0x0040528,0x60000000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_AUTO_RELOAD_6                IPU_MEMORY_OFFSET+0x0040528,0x10000000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_CLR_SEL_6                    IPU_MEMORY_OFFSET+0x0040528,0x0E000000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_DOWN_6                       IPU_MEMORY_OFFSET+0x0040528,0x01FF0000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_TRIGGER_SEL_6       IPU_MEMORY_OFFSET+0x0040528,0x00007000
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_CLR_SEL_6           IPU_MEMORY_OFFSET+0x0040528,0x00000E00
+#define SRM_DI0_SW_GEN1_6__DI0_CNT_UP_6                         IPU_MEMORY_OFFSET+0x0040528,0x000001FF
+
+#define SRM_DI0_SW_GEN1_7__ADDR                                 IPU_MEMORY_OFFSET+0x004052C
+#define SRM_DI0_SW_GEN1_7__EMPTY                                IPU_MEMORY_OFFSET+0x004052C,0x00000000
+#define SRM_DI0_SW_GEN1_7__FULL                                 IPU_MEMORY_OFFSET+0x004052C,0xffffffff
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_GEN_EN_7            IPU_MEMORY_OFFSET+0x004052C,0x60000000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_AUTO_RELOAD_7                IPU_MEMORY_OFFSET+0x004052C,0x10000000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_CLR_SEL_7                    IPU_MEMORY_OFFSET+0x004052C,0x0E000000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_DOWN_7                       IPU_MEMORY_OFFSET+0x004052C,0x01FF0000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_TRIGGER_SEL_7       IPU_MEMORY_OFFSET+0x004052C,0x00007000
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_CLR_SEL_7           IPU_MEMORY_OFFSET+0x004052C,0x00000E00
+#define SRM_DI0_SW_GEN1_7__DI0_CNT_UP_7                         IPU_MEMORY_OFFSET+0x004052C,0x000001FF
+
+#define SRM_DI0_SW_GEN1_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040530
+#define SRM_DI0_SW_GEN1_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040530,0x00000000
+#define SRM_DI0_SW_GEN1_8__FULL                                 IPU_MEMORY_OFFSET+0x0040530,0xffffffff
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_GEN_EN_8            IPU_MEMORY_OFFSET+0x0040530,0x60000000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_AUTO_RELOAD_8                IPU_MEMORY_OFFSET+0x0040530,0x10000000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_CLR_SEL_8                    IPU_MEMORY_OFFSET+0x0040530,0x0E000000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_DOWN_8                       IPU_MEMORY_OFFSET+0x0040530,0x01FF0000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_TRIGGER_SEL_8       IPU_MEMORY_OFFSET+0x0040530,0x00007000
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_CLR_SEL_8           IPU_MEMORY_OFFSET+0x0040530,0x00000E00
+#define SRM_DI0_SW_GEN1_8__DI0_CNT_UP_8                         IPU_MEMORY_OFFSET+0x0040530,0x000001FF
+
+#define SRM_DI0_SW_GEN1_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040534
+#define SRM_DI0_SW_GEN1_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040534,0x00000000
+#define SRM_DI0_SW_GEN1_9__FULL                                 IPU_MEMORY_OFFSET+0x0040534,0xffffffff
+#define SRM_DI0_SW_GEN1_9__DI0_GENTIME_SEL_9                    IPU_MEMORY_OFFSET+0x0040534,0xE0000000
+#define SRM_DI0_SW_GEN1_9__DI0_CNT_AUTO_RELOAD_9                IPU_MEMORY_OFFSET+0x0040534,0x10000000
+#define SRM_DI0_SW_GEN1_9__DI0_CNT_CLR_SEL_9                    IPU_MEMORY_OFFSET+0x0040534,0x0E000000
+#define SRM_DI0_SW_GEN1_9__DI0_CNT_DOWN_9                       IPU_MEMORY_OFFSET+0x0040534,0x01FF0000
+#define SRM_DI0_SW_GEN1_9__DI0_TAG_SEL_9                        IPU_MEMORY_OFFSET+0x0040534,0x00008000
+#define SRM_DI0_SW_GEN1_9__DI0_CNT_UP_9                         IPU_MEMORY_OFFSET+0x0040534,0x000001FF
+
+#define SRM_DI0_SYNC_AS_GEN__ADDR                               IPU_MEMORY_OFFSET+0x0040538
+#define SRM_DI0_SYNC_AS_GEN__EMPTY                              IPU_MEMORY_OFFSET+0x0040538,0x00000000
+#define SRM_DI0_SYNC_AS_GEN__FULL                               IPU_MEMORY_OFFSET+0x0040538,0xffffffff
+#define SRM_DI0_SYNC_AS_GEN__DI0_SYNC_START_EN                  IPU_MEMORY_OFFSET+0x0040538,0x10000000
+#define SRM_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL                      IPU_MEMORY_OFFSET+0x0040538,0x0000E000
+#define SRM_DI0_SYNC_AS_GEN__DI0_SYNC_START                     IPU_MEMORY_OFFSET+0x0040538,0x00000FFF
+
+#define SRM_DI0_DW_GEN_0__ADDR                                  IPU_MEMORY_OFFSET+0x004053C
+#define SRM_DI0_DW_GEN_0__EMPTY                                 IPU_MEMORY_OFFSET+0x004053C,0x00000000
+#define SRM_DI0_DW_GEN_0__FULL                                  IPU_MEMORY_OFFSET+0x004053C,0xffffffff
+#define SRM_DI0_DW_GEN_0__DI0_ACCESS_SIZE_0                     IPU_MEMORY_OFFSET+0x004053C,0xFF000000
+#define SRM_DI0_DW_GEN_0__DI0_COMPONNENT_SIZE_0                 IPU_MEMORY_OFFSET+0x004053C,0x00FF0000
+#define SRM_DI0_DW_GEN_0__DI0_CST_0                             IPU_MEMORY_OFFSET+0x004053C,0x0000C000
+#define SRM_DI0_DW_GEN_0__DI0_PT_6_0                            IPU_MEMORY_OFFSET+0x004053C,0x00003000
+#define SRM_DI0_DW_GEN_0__DI0_PT_5_0                            IPU_MEMORY_OFFSET+0x004053C,0x00000C00
+#define SRM_DI0_DW_GEN_0__DI0_PT_4_0                            IPU_MEMORY_OFFSET+0x004053C,0x00000300
+#define SRM_DI0_DW_GEN_0__DI0_PT_3_0                            IPU_MEMORY_OFFSET+0x004053C,0x000000C0
+#define SRM_DI0_DW_GEN_0__DI0_PT_2_0                            IPU_MEMORY_OFFSET+0x004053C,0x00000030
+#define SRM_DI0_DW_GEN_0__DI0_PT_1_0                            IPU_MEMORY_OFFSET+0x004053C,0x0000000C
+#define SRM_DI0_DW_GEN_0__DI0_PT_0_0                            IPU_MEMORY_OFFSET+0x004053C,0x00000003
+
+#define SRM_DI0_DW_GEN_1__ADDR                                  IPU_MEMORY_OFFSET+0x0040540
+#define SRM_DI0_DW_GEN_1__EMPTY                                 IPU_MEMORY_OFFSET+0x0040540,0x00000000
+#define SRM_DI0_DW_GEN_1__FULL                                  IPU_MEMORY_OFFSET+0x0040540,0xffffffff
+#define SRM_DI0_DW_GEN_1__DI0_ACCESS_SIZE_1                     IPU_MEMORY_OFFSET+0x0040540,0xFF000000
+#define SRM_DI0_DW_GEN_1__DI0_COMPONNENT_SIZE_1                 IPU_MEMORY_OFFSET+0x0040540,0x00FF0000
+#define SRM_DI0_DW_GEN_1__DI0_CST_1                             IPU_MEMORY_OFFSET+0x0040540,0x0000C000
+#define SRM_DI0_DW_GEN_1__DI0_PT_6_1                            IPU_MEMORY_OFFSET+0x0040540,0x00003000
+#define SRM_DI0_DW_GEN_1__DI0_PT_5_1                            IPU_MEMORY_OFFSET+0x0040540,0x00000C00
+#define SRM_DI0_DW_GEN_1__DI0_PT_4_1                            IPU_MEMORY_OFFSET+0x0040540,0x00000300
+#define SRM_DI0_DW_GEN_1__DI0_PT_3_1                            IPU_MEMORY_OFFSET+0x0040540,0x000000C0
+#define SRM_DI0_DW_GEN_1__DI0_PT_2_1                            IPU_MEMORY_OFFSET+0x0040540,0x00000030
+#define SRM_DI0_DW_GEN_1__DI0_PT_1_1                            IPU_MEMORY_OFFSET+0x0040540,0x0000000C
+#define SRM_DI0_DW_GEN_1__DI0_PT_0_1                            IPU_MEMORY_OFFSET+0x0040540,0x00000003
+
+#define SRM_DI0_DW_GEN_2__ADDR                                  IPU_MEMORY_OFFSET+0x0040544
+#define SRM_DI0_DW_GEN_2__EMPTY                                 IPU_MEMORY_OFFSET+0x0040544,0x00000000
+#define SRM_DI0_DW_GEN_2__FULL                                  IPU_MEMORY_OFFSET+0x0040544,0xffffffff
+#define SRM_DI0_DW_GEN_2__DI0_ACCESS_SIZE_2                     IPU_MEMORY_OFFSET+0x0040544,0xFF000000
+#define SRM_DI0_DW_GEN_2__DI0_COMPONNENT_SIZE_2                 IPU_MEMORY_OFFSET+0x0040544,0x00FF0000
+#define SRM_DI0_DW_GEN_2__DI0_CST_2                             IPU_MEMORY_OFFSET+0x0040544,0x0000C000
+#define SRM_DI0_DW_GEN_2__DI0_PT_6_2                            IPU_MEMORY_OFFSET+0x0040544,0x00003000
+#define SRM_DI0_DW_GEN_2__DI0_PT_5_2                            IPU_MEMORY_OFFSET+0x0040544,0x00000C00
+#define SRM_DI0_DW_GEN_2__DI0_PT_4_2                            IPU_MEMORY_OFFSET+0x0040544,0x00000300
+#define SRM_DI0_DW_GEN_2__DI0_PT_3_2                            IPU_MEMORY_OFFSET+0x0040544,0x000000C0
+#define SRM_DI0_DW_GEN_2__DI0_PT_2_2                            IPU_MEMORY_OFFSET+0x0040544,0x00000030
+#define SRM_DI0_DW_GEN_2__DI0_PT_1_2                            IPU_MEMORY_OFFSET+0x0040544,0x0000000C
+#define SRM_DI0_DW_GEN_2__DI0_PT_0_2                            IPU_MEMORY_OFFSET+0x0040544,0x00000003
+
+#define SRM_DI0_DW_GEN_3__ADDR                                  IPU_MEMORY_OFFSET+0x0040548
+#define SRM_DI0_DW_GEN_3__EMPTY                                 IPU_MEMORY_OFFSET+0x0040548,0x00000000
+#define SRM_DI0_DW_GEN_3__FULL                                  IPU_MEMORY_OFFSET+0x0040548,0xffffffff
+#define SRM_DI0_DW_GEN_3__DI0_ACCESS_SIZE_3                     IPU_MEMORY_OFFSET+0x0040548,0xFF000000
+#define SRM_DI0_DW_GEN_3__DI0_COMPONNENT_SIZE_3                 IPU_MEMORY_OFFSET+0x0040548,0x00FF0000
+#define SRM_DI0_DW_GEN_3__DI0_CST_3                             IPU_MEMORY_OFFSET+0x0040548,0x0000C000
+#define SRM_DI0_DW_GEN_3__DI0_PT_6_3                            IPU_MEMORY_OFFSET+0x0040548,0x00003000
+#define SRM_DI0_DW_GEN_3__DI0_PT_5_3                            IPU_MEMORY_OFFSET+0x0040548,0x00000C00
+#define SRM_DI0_DW_GEN_3__DI0_PT_4_3                            IPU_MEMORY_OFFSET+0x0040548,0x00000300
+#define SRM_DI0_DW_GEN_3__DI0_PT_3_3                            IPU_MEMORY_OFFSET+0x0040548,0x000000C0
+#define SRM_DI0_DW_GEN_3__DI0_PT_2_3                            IPU_MEMORY_OFFSET+0x0040548,0x00000030
+#define SRM_DI0_DW_GEN_3__DI0_PT_1_3                            IPU_MEMORY_OFFSET+0x0040548,0x0000000C
+#define SRM_DI0_DW_GEN_3__DI0_PT_0_3                            IPU_MEMORY_OFFSET+0x0040548,0x00000003
+
+#define SRM_DI0_DW_GEN_4__ADDR                                  IPU_MEMORY_OFFSET+0x004054C
+#define SRM_DI0_DW_GEN_4__EMPTY                                 IPU_MEMORY_OFFSET+0x004054C,0x00000000
+#define SRM_DI0_DW_GEN_4__FULL                                  IPU_MEMORY_OFFSET+0x004054C,0xffffffff
+#define SRM_DI0_DW_GEN_4__DI0_ACCESS_SIZE_4                     IPU_MEMORY_OFFSET+0x004054C,0xFF000000
+#define SRM_DI0_DW_GEN_4__DI0_COMPONNENT_SIZE_4                 IPU_MEMORY_OFFSET+0x004054C,0x00FF0000
+#define SRM_DI0_DW_GEN_4__DI0_CST_4                             IPU_MEMORY_OFFSET+0x004054C,0x0000C000
+#define SRM_DI0_DW_GEN_4__DI0_PT_6_4                            IPU_MEMORY_OFFSET+0x004054C,0x00003000
+#define SRM_DI0_DW_GEN_4__DI0_PT_5_4                            IPU_MEMORY_OFFSET+0x004054C,0x00000C00
+#define SRM_DI0_DW_GEN_4__DI0_PT_4_4                            IPU_MEMORY_OFFSET+0x004054C,0x00000300
+#define SRM_DI0_DW_GEN_4__DI0_PT_3_4                            IPU_MEMORY_OFFSET+0x004054C,0x000000C0
+#define SRM_DI0_DW_GEN_4__DI0_PT_2_4                            IPU_MEMORY_OFFSET+0x004054C,0x00000030
+#define SRM_DI0_DW_GEN_4__DI0_PT_1_4                            IPU_MEMORY_OFFSET+0x004054C,0x0000000C
+#define SRM_DI0_DW_GEN_4__DI0_PT_0_4                            IPU_MEMORY_OFFSET+0x004054C,0x00000003
+
+#define SRM_DI0_DW_GEN_5__ADDR                                  IPU_MEMORY_OFFSET+0x0040550
+#define SRM_DI0_DW_GEN_5__EMPTY                                 IPU_MEMORY_OFFSET+0x0040550,0x00000000
+#define SRM_DI0_DW_GEN_5__FULL                                  IPU_MEMORY_OFFSET+0x0040550,0xffffffff
+#define SRM_DI0_DW_GEN_5__DI0_ACCESS_SIZE_5                     IPU_MEMORY_OFFSET+0x0040550,0xFF000000
+#define SRM_DI0_DW_GEN_5__DI0_COMPONNENT_SIZE_5                 IPU_MEMORY_OFFSET+0x0040550,0x00FF0000
+#define SRM_DI0_DW_GEN_5__DI0_CST_5                             IPU_MEMORY_OFFSET+0x0040550,0x0000C000
+#define SRM_DI0_DW_GEN_5__DI0_PT_6_5                            IPU_MEMORY_OFFSET+0x0040550,0x00003000
+#define SRM_DI0_DW_GEN_5__DI0_PT_5_5                            IPU_MEMORY_OFFSET+0x0040550,0x00000C00
+#define SRM_DI0_DW_GEN_5__DI0_PT_4_5                            IPU_MEMORY_OFFSET+0x0040550,0x00000300
+#define SRM_DI0_DW_GEN_5__DI0_PT_3_5                            IPU_MEMORY_OFFSET+0x0040550,0x000000C0
+#define SRM_DI0_DW_GEN_5__DI0_PT_2_5                            IPU_MEMORY_OFFSET+0x0040550,0x00000030
+#define SRM_DI0_DW_GEN_5__DI0_PT_1_5                            IPU_MEMORY_OFFSET+0x0040550,0x0000000C
+#define SRM_DI0_DW_GEN_5__DI0_PT_0_5                            IPU_MEMORY_OFFSET+0x0040550,0x00000003
+
+#define SRM_DI0_DW_GEN_6__ADDR                                  IPU_MEMORY_OFFSET+0x0040554
+#define SRM_DI0_DW_GEN_6__EMPTY                                 IPU_MEMORY_OFFSET+0x0040554,0x00000000
+#define SRM_DI0_DW_GEN_6__FULL                                  IPU_MEMORY_OFFSET+0x0040554,0xffffffff
+#define SRM_DI0_DW_GEN_6__DI0_ACCESS_SIZE_6                     IPU_MEMORY_OFFSET+0x0040554,0xFF000000
+#define SRM_DI0_DW_GEN_6__DI0_COMPONNENT_SIZE_6                 IPU_MEMORY_OFFSET+0x0040554,0x00FF0000
+#define SRM_DI0_DW_GEN_6__DI0_CST_6                             IPU_MEMORY_OFFSET+0x0040554,0x0000C000
+#define SRM_DI0_DW_GEN_6__DI0_PT_6_6                            IPU_MEMORY_OFFSET+0x0040554,0x00003000
+#define SRM_DI0_DW_GEN_6__DI0_PT_5_6                            IPU_MEMORY_OFFSET+0x0040554,0x00000C00
+#define SRM_DI0_DW_GEN_6__DI0_PT_4_6                            IPU_MEMORY_OFFSET+0x0040554,0x00000300
+#define SRM_DI0_DW_GEN_6__DI0_PT_3_6                            IPU_MEMORY_OFFSET+0x0040554,0x000000C0
+#define SRM_DI0_DW_GEN_6__DI0_PT_2_6                            IPU_MEMORY_OFFSET+0x0040554,0x00000030
+#define SRM_DI0_DW_GEN_6__DI0_PT_1_6                            IPU_MEMORY_OFFSET+0x0040554,0x0000000C
+#define SRM_DI0_DW_GEN_6__DI0_PT_0_6                            IPU_MEMORY_OFFSET+0x0040554,0x00000003
+
+#define SRM_DI0_DW_GEN_7__ADDR                                  IPU_MEMORY_OFFSET+0x0040558
+#define SRM_DI0_DW_GEN_7__EMPTY                                 IPU_MEMORY_OFFSET+0x0040558,0x00000000
+#define SRM_DI0_DW_GEN_7__FULL                                  IPU_MEMORY_OFFSET+0x0040558,0xffffffff
+#define SRM_DI0_DW_GEN_7__DI0_ACCESS_SIZE_7                     IPU_MEMORY_OFFSET+0x0040558,0xFF000000
+#define SRM_DI0_DW_GEN_7__DI0_COMPONNENT_SIZE_7                 IPU_MEMORY_OFFSET+0x0040558,0x00FF0000
+#define SRM_DI0_DW_GEN_7__DI0_CST_7                             IPU_MEMORY_OFFSET+0x0040558,0x0000C000
+#define SRM_DI0_DW_GEN_7__DI0_PT_6_7                            IPU_MEMORY_OFFSET+0x0040558,0x00003000
+#define SRM_DI0_DW_GEN_7__DI0_PT_5_7                            IPU_MEMORY_OFFSET+0x0040558,0x00000C00
+#define SRM_DI0_DW_GEN_7__DI0_PT_4_7                            IPU_MEMORY_OFFSET+0x0040558,0x00000300
+#define SRM_DI0_DW_GEN_7__DI0_PT_3_7                            IPU_MEMORY_OFFSET+0x0040558,0x000000C0
+#define SRM_DI0_DW_GEN_7__DI0_PT_2_7                            IPU_MEMORY_OFFSET+0x0040558,0x00000030
+#define SRM_DI0_DW_GEN_7__DI0_PT_1_7                            IPU_MEMORY_OFFSET+0x0040558,0x0000000C
+#define SRM_DI0_DW_GEN_7__DI0_PT_0_7                            IPU_MEMORY_OFFSET+0x0040558,0x00000003
+
+#define SRM_DI0_DW_GEN_8__ADDR                                  IPU_MEMORY_OFFSET+0x004055C
+#define SRM_DI0_DW_GEN_8__EMPTY                                 IPU_MEMORY_OFFSET+0x004055C,0x00000000
+#define SRM_DI0_DW_GEN_8__FULL                                  IPU_MEMORY_OFFSET+0x004055C,0xffffffff
+#define SRM_DI0_DW_GEN_8__DI0_ACCESS_SIZE_8                     IPU_MEMORY_OFFSET+0x004055C,0xFF000000
+#define SRM_DI0_DW_GEN_8__DI0_COMPONNENT_SIZE_8                 IPU_MEMORY_OFFSET+0x004055C,0x00FF0000
+#define SRM_DI0_DW_GEN_8__DI0_CST_8                             IPU_MEMORY_OFFSET+0x004055C,0x0000C000
+#define SRM_DI0_DW_GEN_8__DI0_PT_6_8                            IPU_MEMORY_OFFSET+0x004055C,0x00003000
+#define SRM_DI0_DW_GEN_8__DI0_PT_5_8                            IPU_MEMORY_OFFSET+0x004055C,0x00000C00
+#define SRM_DI0_DW_GEN_8__DI0_PT_4_8                            IPU_MEMORY_OFFSET+0x004055C,0x00000300
+#define SRM_DI0_DW_GEN_8__DI0_PT_3_8                            IPU_MEMORY_OFFSET+0x004055C,0x000000C0
+#define SRM_DI0_DW_GEN_8__DI0_PT_2_8                            IPU_MEMORY_OFFSET+0x004055C,0x00000030
+#define SRM_DI0_DW_GEN_8__DI0_PT_1_8                            IPU_MEMORY_OFFSET+0x004055C,0x0000000C
+#define SRM_DI0_DW_GEN_8__DI0_PT_0_8                            IPU_MEMORY_OFFSET+0x004055C,0x00000003
+
+#define SRM_DI0_DW_GEN_9__ADDR                                  IPU_MEMORY_OFFSET+0x0040560
+#define SRM_DI0_DW_GEN_9__EMPTY                                 IPU_MEMORY_OFFSET+0x0040560,0x00000000
+#define SRM_DI0_DW_GEN_9__FULL                                  IPU_MEMORY_OFFSET+0x0040560,0xffffffff
+#define SRM_DI0_DW_GEN_9__DI0_ACCESS_SIZE_9                     IPU_MEMORY_OFFSET+0x0040560,0xFF000000
+#define SRM_DI0_DW_GEN_9__DI0_COMPONNENT_SIZE_9                 IPU_MEMORY_OFFSET+0x0040560,0x00FF0000
+#define SRM_DI0_DW_GEN_9__DI0_CST_9                             IPU_MEMORY_OFFSET+0x0040560,0x0000C000
+#define SRM_DI0_DW_GEN_9__DI0_PT_6_9                            IPU_MEMORY_OFFSET+0x0040560,0x00003000
+#define SRM_DI0_DW_GEN_9__DI0_PT_5_9                            IPU_MEMORY_OFFSET+0x0040560,0x00000C00
+#define SRM_DI0_DW_GEN_9__DI0_PT_4_9                            IPU_MEMORY_OFFSET+0x0040560,0x00000300
+#define SRM_DI0_DW_GEN_9__DI0_PT_3_9                            IPU_MEMORY_OFFSET+0x0040560,0x000000C0
+#define SRM_DI0_DW_GEN_9__DI0_PT_2_9                            IPU_MEMORY_OFFSET+0x0040560,0x00000030
+#define SRM_DI0_DW_GEN_9__DI0_PT_1_9                            IPU_MEMORY_OFFSET+0x0040560,0x0000000C
+#define SRM_DI0_DW_GEN_9__DI0_PT_0_9                            IPU_MEMORY_OFFSET+0x0040560,0x00000003
+
+#define SRM_DI0_DW_GEN_10__ADDR                                 IPU_MEMORY_OFFSET+0x0040564
+#define SRM_DI0_DW_GEN_10__EMPTY                                IPU_MEMORY_OFFSET+0x0040564,0x00000000
+#define SRM_DI0_DW_GEN_10__FULL                                 IPU_MEMORY_OFFSET+0x0040564,0xffffffff
+#define SRM_DI0_DW_GEN_10__DI0_ACCESS_SIZE_10                   IPU_MEMORY_OFFSET+0x0040564,0xFF000000
+#define SRM_DI0_DW_GEN_10__DI0_COMPONNENT_SIZE_10               IPU_MEMORY_OFFSET+0x0040564,0x00FF0000
+#define SRM_DI0_DW_GEN_10__DI0_CST_10                           IPU_MEMORY_OFFSET+0x0040564,0x0000C000
+#define SRM_DI0_DW_GEN_10__DI0_PT_6_10                          IPU_MEMORY_OFFSET+0x0040564,0x00003000
+#define SRM_DI0_DW_GEN_10__DI0_PT_5_10                          IPU_MEMORY_OFFSET+0x0040564,0x00000C00
+#define SRM_DI0_DW_GEN_10__DI0_PT_4_10                          IPU_MEMORY_OFFSET+0x0040564,0x00000300
+#define SRM_DI0_DW_GEN_10__DI0_PT_3_10                          IPU_MEMORY_OFFSET+0x0040564,0x000000C0
+#define SRM_DI0_DW_GEN_10__DI0_PT_2_10                          IPU_MEMORY_OFFSET+0x0040564,0x00000030
+#define SRM_DI0_DW_GEN_10__DI0_PT_1_10                          IPU_MEMORY_OFFSET+0x0040564,0x0000000C
+#define SRM_DI0_DW_GEN_10__DI0_PT_0_10                          IPU_MEMORY_OFFSET+0x0040564,0x00000003
+
+#define SRM_DI0_DW_GEN_11__ADDR                                 IPU_MEMORY_OFFSET+0x0040568
+#define SRM_DI0_DW_GEN_11__EMPTY                                IPU_MEMORY_OFFSET+0x0040568,0x00000000
+#define SRM_DI0_DW_GEN_11__FULL                                 IPU_MEMORY_OFFSET+0x0040568,0xffffffff
+#define SRM_DI0_DW_GEN_11__DI0_ACCESS_SIZE_11                   IPU_MEMORY_OFFSET+0x0040568,0xFF000000
+#define SRM_DI0_DW_GEN_11__DI0_COMPONNENT_SIZE_11               IPU_MEMORY_OFFSET+0x0040568,0x00FF0000
+#define SRM_DI0_DW_GEN_11__DI0_CST_11                           IPU_MEMORY_OFFSET+0x0040568,0x0000C000
+#define SRM_DI0_DW_GEN_11__DI0_PT_6_11                          IPU_MEMORY_OFFSET+0x0040568,0x00003000
+#define SRM_DI0_DW_GEN_11__DI0_PT_5_11                          IPU_MEMORY_OFFSET+0x0040568,0x00000C00
+#define SRM_DI0_DW_GEN_11__DI0_PT_4_11                          IPU_MEMORY_OFFSET+0x0040568,0x00000300
+#define SRM_DI0_DW_GEN_11__DI0_PT_3_11                          IPU_MEMORY_OFFSET+0x0040568,0x000000C0
+#define SRM_DI0_DW_GEN_11__DI0_PT_2_11                          IPU_MEMORY_OFFSET+0x0040568,0x00000030
+#define SRM_DI0_DW_GEN_11__DI0_PT_1_11                          IPU_MEMORY_OFFSET+0x0040568,0x0000000C
+#define SRM_DI0_DW_GEN_11__DI0_PT_0_11                          IPU_MEMORY_OFFSET+0x0040568,0x00000003
+
+#define SRM_DI0_DW_SET0_0__ADDR                                 IPU_MEMORY_OFFSET+0x004056C
+#define SRM_DI0_DW_SET0_0__EMPTY                                IPU_MEMORY_OFFSET+0x004056C,0x00000000
+#define SRM_DI0_DW_SET0_0__FULL                                 IPU_MEMORY_OFFSET+0x004056C,0xffffffff
+#define SRM_DI0_DW_SET0_0__DI0_DATA_CNT_DOWN0_0                 IPU_MEMORY_OFFSET+0x004056C,0x01FF0000
+#define SRM_DI0_DW_SET0_0__DI0_DATA_CNT_UP0_0                   IPU_MEMORY_OFFSET+0x004056C,0x000001FF
+
+#define SRM_DI0_DW_SET0_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040570
+#define SRM_DI0_DW_SET0_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040570,0x00000000
+#define SRM_DI0_DW_SET0_1__FULL                                 IPU_MEMORY_OFFSET+0x0040570,0xffffffff
+#define SRM_DI0_DW_SET0_1__DI0_DATA_CNT_DOWN0_1                 IPU_MEMORY_OFFSET+0x0040570,0x01FF0000
+#define SRM_DI0_DW_SET0_1__DI0_DATA_CNT_UP0_1                   IPU_MEMORY_OFFSET+0x0040570,0x000001FF
+
+#define SRM_DI0_DW_SET0_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040574
+#define SRM_DI0_DW_SET0_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040574,0x00000000
+#define SRM_DI0_DW_SET0_2__FULL                                 IPU_MEMORY_OFFSET+0x0040574,0xffffffff
+#define SRM_DI0_DW_SET0_2__DI0_DATA_CNT_DOWN0_2                 IPU_MEMORY_OFFSET+0x0040574,0x01FF0000
+#define SRM_DI0_DW_SET0_2__DI0_DATA_CNT_UP0_2                   IPU_MEMORY_OFFSET+0x0040574,0x000001FF
+
+#define SRM_DI0_DW_SET0_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040578
+#define SRM_DI0_DW_SET0_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040578,0x00000000
+#define SRM_DI0_DW_SET0_3__FULL                                 IPU_MEMORY_OFFSET+0x0040578,0xffffffff
+#define SRM_DI0_DW_SET0_3__DI0_DATA_CNT_DOWN0_3                 IPU_MEMORY_OFFSET+0x0040578,0x01FF0000
+#define SRM_DI0_DW_SET0_3__DI0_DATA_CNT_UP0_3                   IPU_MEMORY_OFFSET+0x0040578,0x000001FF
+
+#define SRM_DI0_DW_SET0_4__ADDR                                 IPU_MEMORY_OFFSET+0x004057C
+#define SRM_DI0_DW_SET0_4__EMPTY                                IPU_MEMORY_OFFSET+0x004057C,0x00000000
+#define SRM_DI0_DW_SET0_4__FULL                                 IPU_MEMORY_OFFSET+0x004057C,0xffffffff
+#define SRM_DI0_DW_SET0_4__DI0_DATA_CNT_DOWN0_4                 IPU_MEMORY_OFFSET+0x004057C,0x01FF0000
+#define SRM_DI0_DW_SET0_4__DI0_DATA_CNT_UP0_4                   IPU_MEMORY_OFFSET+0x004057C,0x000001FF
+
+#define SRM_DI0_DW_SET0_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040580
+#define SRM_DI0_DW_SET0_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040580,0x00000000
+#define SRM_DI0_DW_SET0_5__FULL                                 IPU_MEMORY_OFFSET+0x0040580,0xffffffff
+#define SRM_DI0_DW_SET0_5__DI0_DATA_CNT_DOWN0_5                 IPU_MEMORY_OFFSET+0x0040580,0x01FF0000
+#define SRM_DI0_DW_SET0_5__DI0_DATA_CNT_UP0_5                   IPU_MEMORY_OFFSET+0x0040580,0x000001FF
+
+#define SRM_DI0_DW_SET0_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040584
+#define SRM_DI0_DW_SET0_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040584,0x00000000
+#define SRM_DI0_DW_SET0_6__FULL                                 IPU_MEMORY_OFFSET+0x0040584,0xffffffff
+#define SRM_DI0_DW_SET0_6__DI0_DATA_CNT_DOWN0_6                 IPU_MEMORY_OFFSET+0x0040584,0x01FF0000
+#define SRM_DI0_DW_SET0_6__DI0_DATA_CNT_UP0_6                   IPU_MEMORY_OFFSET+0x0040584,0x000001FF
+
+#define SRM_DI0_DW_SET0_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040588
+#define SRM_DI0_DW_SET0_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040588,0x00000000
+#define SRM_DI0_DW_SET0_7__FULL                                 IPU_MEMORY_OFFSET+0x0040588,0xffffffff
+#define SRM_DI0_DW_SET0_7__DI0_DATA_CNT_DOWN0_7                 IPU_MEMORY_OFFSET+0x0040588,0x01FF0000
+#define SRM_DI0_DW_SET0_7__DI0_DATA_CNT_UP0_7                   IPU_MEMORY_OFFSET+0x0040588,0x000001FF
+
+#define SRM_DI0_DW_SET0_8__ADDR                                 IPU_MEMORY_OFFSET+0x004058C
+#define SRM_DI0_DW_SET0_8__EMPTY                                IPU_MEMORY_OFFSET+0x004058C,0x00000000
+#define SRM_DI0_DW_SET0_8__FULL                                 IPU_MEMORY_OFFSET+0x004058C,0xffffffff
+#define SRM_DI0_DW_SET0_8__DI0_DATA_CNT_DOWN0_8                 IPU_MEMORY_OFFSET+0x004058C,0x01FF0000
+#define SRM_DI0_DW_SET0_8__DI0_DATA_CNT_UP0_8                   IPU_MEMORY_OFFSET+0x004058C,0x000001FF
+
+#define SRM_DI0_DW_SET0_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040590
+#define SRM_DI0_DW_SET0_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040590,0x00000000
+#define SRM_DI0_DW_SET0_9__FULL                                 IPU_MEMORY_OFFSET+0x0040590,0xffffffff
+#define SRM_DI0_DW_SET0_9__DI0_DATA_CNT_DOWN0_9                 IPU_MEMORY_OFFSET+0x0040590,0x01FF0000
+#define SRM_DI0_DW_SET0_9__DI0_DATA_CNT_UP0_9                   IPU_MEMORY_OFFSET+0x0040590,0x000001FF
+
+#define SRM_DI0_DW_SET0_10__ADDR                                IPU_MEMORY_OFFSET+0x0040594
+#define SRM_DI0_DW_SET0_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040594,0x00000000
+#define SRM_DI0_DW_SET0_10__FULL                                IPU_MEMORY_OFFSET+0x0040594,0xffffffff
+#define SRM_DI0_DW_SET0_10__DI0_DATA_CNT_DOWN0_10               IPU_MEMORY_OFFSET+0x0040594,0x01FF0000
+#define SRM_DI0_DW_SET0_10__DI0_DATA_CNT_UP0_10                 IPU_MEMORY_OFFSET+0x0040594,0x000001FF
+
+#define SRM_DI0_DW_SET0_11__ADDR                                IPU_MEMORY_OFFSET+0x0040598
+#define SRM_DI0_DW_SET0_11__EMPTY                               IPU_MEMORY_OFFSET+0x0040598,0x00000000
+#define SRM_DI0_DW_SET0_11__FULL                                IPU_MEMORY_OFFSET+0x0040598,0xffffffff
+#define SRM_DI0_DW_SET0_11__DI0_DATA_CNT_DOWN0_11               IPU_MEMORY_OFFSET+0x0040598,0x01FF0000
+#define SRM_DI0_DW_SET0_11__DI0_DATA_CNT_UP0_11                 IPU_MEMORY_OFFSET+0x0040598,0x000001FF
+
+#define SRM_DI0_DW_SET1_0__ADDR                                 IPU_MEMORY_OFFSET+0x004059C
+#define SRM_DI0_DW_SET1_0__EMPTY                                IPU_MEMORY_OFFSET+0x004059C,0x00000000
+#define SRM_DI0_DW_SET1_0__FULL                                 IPU_MEMORY_OFFSET+0x004059C,0xffffffff
+#define SRM_DI0_DW_SET1_0__DI0_DATA_CNT_DOWN1_0                 IPU_MEMORY_OFFSET+0x004059C,0x01FF0000
+#define SRM_DI0_DW_SET1_0__DI0_DATA_CNT_UP1_0                   IPU_MEMORY_OFFSET+0x004059C,0x000001FF
+
+#define SRM_DI0_DW_SET1_1__ADDR                                 IPU_MEMORY_OFFSET+0x00405A0
+#define SRM_DI0_DW_SET1_1__EMPTY                                IPU_MEMORY_OFFSET+0x00405A0,0x00000000
+#define SRM_DI0_DW_SET1_1__FULL                                 IPU_MEMORY_OFFSET+0x00405A0,0xffffffff
+#define SRM_DI0_DW_SET1_1__DI0_DATA_CNT_DOWN1_1                 IPU_MEMORY_OFFSET+0x00405A0,0x01FF0000
+#define SRM_DI0_DW_SET1_1__DI0_DATA_CNT_UP1_1                   IPU_MEMORY_OFFSET+0x00405A0,0x000001FF
+
+#define SRM_DI0_DW_SET1_2__ADDR                                 IPU_MEMORY_OFFSET+0x00405A4
+#define SRM_DI0_DW_SET1_2__EMPTY                                IPU_MEMORY_OFFSET+0x00405A4,0x00000000
+#define SRM_DI0_DW_SET1_2__FULL                                 IPU_MEMORY_OFFSET+0x00405A4,0xffffffff
+#define SRM_DI0_DW_SET1_2__DI0_DATA_CNT_DOWN1_2                 IPU_MEMORY_OFFSET+0x00405A4,0x01FF0000
+#define SRM_DI0_DW_SET1_2__DI0_DATA_CNT_UP1_2                   IPU_MEMORY_OFFSET+0x00405A4,0x000001FF
+
+#define SRM_DI0_DW_SET1_3__ADDR                                 IPU_MEMORY_OFFSET+0x00405A8
+#define SRM_DI0_DW_SET1_3__EMPTY                                IPU_MEMORY_OFFSET+0x00405A8,0x00000000
+#define SRM_DI0_DW_SET1_3__FULL                                 IPU_MEMORY_OFFSET+0x00405A8,0xffffffff
+#define SRM_DI0_DW_SET1_3__DI0_DATA_CNT_DOWN1_3                 IPU_MEMORY_OFFSET+0x00405A8,0x01FF0000
+#define SRM_DI0_DW_SET1_3__DI0_DATA_CNT_UP1_3                   IPU_MEMORY_OFFSET+0x00405A8,0x000001FF
+
+#define SRM_DI0_DW_SET1_4__ADDR                                 IPU_MEMORY_OFFSET+0x00405AC
+#define SRM_DI0_DW_SET1_4__EMPTY                                IPU_MEMORY_OFFSET+0x00405AC,0x00000000
+#define SRM_DI0_DW_SET1_4__FULL                                 IPU_MEMORY_OFFSET+0x00405AC,0xffffffff
+#define SRM_DI0_DW_SET1_4__DI0_DATA_CNT_DOWN1_4                 IPU_MEMORY_OFFSET+0x00405AC,0x01FF0000
+#define SRM_DI0_DW_SET1_4__DI0_DATA_CNT_UP1_4                   IPU_MEMORY_OFFSET+0x00405AC,0x000001FF
+
+#define SRM_DI0_DW_SET1_5__ADDR                                 IPU_MEMORY_OFFSET+0x00405B0
+#define SRM_DI0_DW_SET1_5__EMPTY                                IPU_MEMORY_OFFSET+0x00405B0,0x00000000
+#define SRM_DI0_DW_SET1_5__FULL                                 IPU_MEMORY_OFFSET+0x00405B0,0xffffffff
+#define SRM_DI0_DW_SET1_5__DI0_DATA_CNT_DOWN1_5                 IPU_MEMORY_OFFSET+0x00405B0,0x01FF0000
+#define SRM_DI0_DW_SET1_5__DI0_DATA_CNT_UP1_5                   IPU_MEMORY_OFFSET+0x00405B0,0x000001FF
+
+#define SRM_DI0_DW_SET1_6__ADDR                                 IPU_MEMORY_OFFSET+0x00405B4
+#define SRM_DI0_DW_SET1_6__EMPTY                                IPU_MEMORY_OFFSET+0x00405B4,0x00000000
+#define SRM_DI0_DW_SET1_6__FULL                                 IPU_MEMORY_OFFSET+0x00405B4,0xffffffff
+#define SRM_DI0_DW_SET1_6__DI0_DATA_CNT_DOWN1_6                 IPU_MEMORY_OFFSET+0x00405B4,0x01FF0000
+#define SRM_DI0_DW_SET1_6__DI0_DATA_CNT_UP1_6                   IPU_MEMORY_OFFSET+0x00405B4,0x000001FF
+
+#define SRM_DI0_DW_SET1_7__ADDR                                 IPU_MEMORY_OFFSET+0x00405B8
+#define SRM_DI0_DW_SET1_7__EMPTY                                IPU_MEMORY_OFFSET+0x00405B8,0x00000000
+#define SRM_DI0_DW_SET1_7__FULL                                 IPU_MEMORY_OFFSET+0x00405B8,0xffffffff
+#define SRM_DI0_DW_SET1_7__DI0_DATA_CNT_DOWN1_7                 IPU_MEMORY_OFFSET+0x00405B8,0x01FF0000
+#define SRM_DI0_DW_SET1_7__DI0_DATA_CNT_UP1_7                   IPU_MEMORY_OFFSET+0x00405B8,0x000001FF
+
+#define SRM_DI0_DW_SET1_8__ADDR                                 IPU_MEMORY_OFFSET+0x00405BC
+#define SRM_DI0_DW_SET1_8__EMPTY                                IPU_MEMORY_OFFSET+0x00405BC,0x00000000
+#define SRM_DI0_DW_SET1_8__FULL                                 IPU_MEMORY_OFFSET+0x00405BC,0xffffffff
+#define SRM_DI0_DW_SET1_8__DI0_DATA_CNT_DOWN1_8                 IPU_MEMORY_OFFSET+0x00405BC,0x01FF0000
+#define SRM_DI0_DW_SET1_8__DI0_DATA_CNT_UP1_8                   IPU_MEMORY_OFFSET+0x00405BC,0x000001FF
+
+#define SRM_DI0_DW_SET1_9__ADDR                                 IPU_MEMORY_OFFSET+0x00405C0
+#define SRM_DI0_DW_SET1_9__EMPTY                                IPU_MEMORY_OFFSET+0x00405C0,0x00000000
+#define SRM_DI0_DW_SET1_9__FULL                                 IPU_MEMORY_OFFSET+0x00405C0,0xffffffff
+#define SRM_DI0_DW_SET1_9__DI0_DATA_CNT_DOWN1_9                 IPU_MEMORY_OFFSET+0x00405C0,0x01FF0000
+#define SRM_DI0_DW_SET1_9__DI0_DATA_CNT_UP1_9                   IPU_MEMORY_OFFSET+0x00405C0,0x000001FF
+
+#define SRM_DI0_DW_SET1_10__ADDR                                IPU_MEMORY_OFFSET+0x00405C4
+#define SRM_DI0_DW_SET1_10__EMPTY                               IPU_MEMORY_OFFSET+0x00405C4,0x00000000
+#define SRM_DI0_DW_SET1_10__FULL                                IPU_MEMORY_OFFSET+0x00405C4,0xffffffff
+#define SRM_DI0_DW_SET1_10__DI0_DATA_CNT_DOWN1_10               IPU_MEMORY_OFFSET+0x00405C4,0x01FF0000
+#define SRM_DI0_DW_SET1_10__DI0_DATA_CNT_UP1_10                 IPU_MEMORY_OFFSET+0x00405C4,0x000001FF
+
+#define SRM_DI0_DW_SET1_11__ADDR                                IPU_MEMORY_OFFSET+0x00405C8
+#define SRM_DI0_DW_SET1_11__EMPTY                               IPU_MEMORY_OFFSET+0x00405C8,0x00000000
+#define SRM_DI0_DW_SET1_11__FULL                                IPU_MEMORY_OFFSET+0x00405C8,0xffffffff
+#define SRM_DI0_DW_SET1_11__DI0_DATA_CNT_DOWN1_11               IPU_MEMORY_OFFSET+0x00405C8,0x01FF0000
+#define SRM_DI0_DW_SET1_11__DI0_DATA_CNT_UP1_11                 IPU_MEMORY_OFFSET+0x00405C8,0x000001FF
+
+#define SRM_DI0_DW_SET2_0__ADDR                                 IPU_MEMORY_OFFSET+0x00405CC
+#define SRM_DI0_DW_SET2_0__EMPTY                                IPU_MEMORY_OFFSET+0x00405CC,0x00000000
+#define SRM_DI0_DW_SET2_0__FULL                                 IPU_MEMORY_OFFSET+0x00405CC,0xffffffff
+#define SRM_DI0_DW_SET2_0__DI0_DATA_CNT_DOWN2_0                 IPU_MEMORY_OFFSET+0x00405CC,0x01FF0000
+#define SRM_DI0_DW_SET2_0__DI0_DATA_CNT_UP2_0                   IPU_MEMORY_OFFSET+0x00405CC,0x000001FF
+
+#define SRM_DI0_DW_SET2_1__ADDR                                 IPU_MEMORY_OFFSET+0x00405D0
+#define SRM_DI0_DW_SET2_1__EMPTY                                IPU_MEMORY_OFFSET+0x00405D0,0x00000000
+#define SRM_DI0_DW_SET2_1__FULL                                 IPU_MEMORY_OFFSET+0x00405D0,0xffffffff
+#define SRM_DI0_DW_SET2_1__DI0_DATA_CNT_DOWN2_1                 IPU_MEMORY_OFFSET+0x00405D0,0x01FF0000
+#define SRM_DI0_DW_SET2_1__DI0_DATA_CNT_UP2_1                   IPU_MEMORY_OFFSET+0x00405D0,0x000001FF
+
+#define SRM_DI0_DW_SET2_2__ADDR                                 IPU_MEMORY_OFFSET+0x00405D4
+#define SRM_DI0_DW_SET2_2__EMPTY                                IPU_MEMORY_OFFSET+0x00405D4,0x00000000
+#define SRM_DI0_DW_SET2_2__FULL                                 IPU_MEMORY_OFFSET+0x00405D4,0xffffffff
+#define SRM_DI0_DW_SET2_2__DI0_DATA_CNT_DOWN2_2                 IPU_MEMORY_OFFSET+0x00405D4,0x01FF0000
+#define SRM_DI0_DW_SET2_2__DI0_DATA_CNT_UP2_2                   IPU_MEMORY_OFFSET+0x00405D4,0x000001FF
+
+#define SRM_DI0_DW_SET2_3__ADDR                                 IPU_MEMORY_OFFSET+0x00405D8
+#define SRM_DI0_DW_SET2_3__EMPTY                                IPU_MEMORY_OFFSET+0x00405D8,0x00000000
+#define SRM_DI0_DW_SET2_3__FULL                                 IPU_MEMORY_OFFSET+0x00405D8,0xffffffff
+#define SRM_DI0_DW_SET2_3__DI0_DATA_CNT_DOWN2_3                 IPU_MEMORY_OFFSET+0x00405D8,0x01FF0000
+#define SRM_DI0_DW_SET2_3__DI0_DATA_CNT_UP2_3                   IPU_MEMORY_OFFSET+0x00405D8,0x000001FF
+
+#define SRM_DI0_DW_SET2_4__ADDR                                 IPU_MEMORY_OFFSET+0x00405DC
+#define SRM_DI0_DW_SET2_4__EMPTY                                IPU_MEMORY_OFFSET+0x00405DC,0x00000000
+#define SRM_DI0_DW_SET2_4__FULL                                 IPU_MEMORY_OFFSET+0x00405DC,0xffffffff
+#define SRM_DI0_DW_SET2_4__DI0_DATA_CNT_DOWN2_4                 IPU_MEMORY_OFFSET+0x00405DC,0x01FF0000
+#define SRM_DI0_DW_SET2_4__DI0_DATA_CNT_UP2_4                   IPU_MEMORY_OFFSET+0x00405DC,0x000001FF
+
+#define SRM_DI0_DW_SET2_5__ADDR                                 IPU_MEMORY_OFFSET+0x00405E0
+#define SRM_DI0_DW_SET2_5__EMPTY                                IPU_MEMORY_OFFSET+0x00405E0,0x00000000
+#define SRM_DI0_DW_SET2_5__FULL                                 IPU_MEMORY_OFFSET+0x00405E0,0xffffffff
+#define SRM_DI0_DW_SET2_5__DI0_DATA_CNT_DOWN2_5                 IPU_MEMORY_OFFSET+0x00405E0,0x01FF0000
+#define SRM_DI0_DW_SET2_5__DI0_DATA_CNT_UP2_5                   IPU_MEMORY_OFFSET+0x00405E0,0x000001FF
+
+#define SRM_DI0_DW_SET2_6__ADDR                                 IPU_MEMORY_OFFSET+0x00405E4
+#define SRM_DI0_DW_SET2_6__EMPTY                                IPU_MEMORY_OFFSET+0x00405E4,0x00000000
+#define SRM_DI0_DW_SET2_6__FULL                                 IPU_MEMORY_OFFSET+0x00405E4,0xffffffff
+#define SRM_DI0_DW_SET2_6__DI0_DATA_CNT_DOWN2_6                 IPU_MEMORY_OFFSET+0x00405E4,0x01FF0000
+#define SRM_DI0_DW_SET2_6__DI0_DATA_CNT_UP2_6                   IPU_MEMORY_OFFSET+0x00405E4,0x000001FF
+
+#define SRM_DI0_DW_SET2_7__ADDR                                 IPU_MEMORY_OFFSET+0x00405E8
+#define SRM_DI0_DW_SET2_7__EMPTY                                IPU_MEMORY_OFFSET+0x00405E8,0x00000000
+#define SRM_DI0_DW_SET2_7__FULL                                 IPU_MEMORY_OFFSET+0x00405E8,0xffffffff
+#define SRM_DI0_DW_SET2_7__DI0_DATA_CNT_DOWN2_7                 IPU_MEMORY_OFFSET+0x00405E8,0x01FF0000
+#define SRM_DI0_DW_SET2_7__DI0_DATA_CNT_UP2_7                   IPU_MEMORY_OFFSET+0x00405E8,0x000001FF
+
+#define SRM_DI0_DW_SET2_8__ADDR                                 IPU_MEMORY_OFFSET+0x00405EC
+#define SRM_DI0_DW_SET2_8__EMPTY                                IPU_MEMORY_OFFSET+0x00405EC,0x00000000
+#define SRM_DI0_DW_SET2_8__FULL                                 IPU_MEMORY_OFFSET+0x00405EC,0xffffffff
+#define SRM_DI0_DW_SET2_8__DI0_DATA_CNT_DOWN2_8                 IPU_MEMORY_OFFSET+0x00405EC,0x01FF0000
+#define SRM_DI0_DW_SET2_8__DI0_DATA_CNT_UP2_8                   IPU_MEMORY_OFFSET+0x00405EC,0x000001FF
+
+#define SRM_DI0_DW_SET2_9__ADDR                                 IPU_MEMORY_OFFSET+0x00405F0
+#define SRM_DI0_DW_SET2_9__EMPTY                                IPU_MEMORY_OFFSET+0x00405F0,0x00000000
+#define SRM_DI0_DW_SET2_9__FULL                                 IPU_MEMORY_OFFSET+0x00405F0,0xffffffff
+#define SRM_DI0_DW_SET2_9__DI0_DATA_CNT_DOWN2_9                 IPU_MEMORY_OFFSET+0x00405F0,0x01FF0000
+#define SRM_DI0_DW_SET2_9__DI0_DATA_CNT_UP2_9                   IPU_MEMORY_OFFSET+0x00405F0,0x000001FF
+
+#define SRM_DI0_DW_SET2_10__ADDR                                IPU_MEMORY_OFFSET+0x00405F4
+#define SRM_DI0_DW_SET2_10__EMPTY                               IPU_MEMORY_OFFSET+0x00405F4,0x00000000
+#define SRM_DI0_DW_SET2_10__FULL                                IPU_MEMORY_OFFSET+0x00405F4,0xffffffff
+#define SRM_DI0_DW_SET2_10__DI0_DATA_CNT_DOWN2_10               IPU_MEMORY_OFFSET+0x00405F4,0x01FF0000
+#define SRM_DI0_DW_SET2_10__DI0_DATA_CNT_UP2_10                 IPU_MEMORY_OFFSET+0x00405F4,0x000001FF
+
+#define SRM_DI0_DW_SET2_11__ADDR                                IPU_MEMORY_OFFSET+0x00405F8
+#define SRM_DI0_DW_SET2_11__EMPTY                               IPU_MEMORY_OFFSET+0x00405F8,0x00000000
+#define SRM_DI0_DW_SET2_11__FULL                                IPU_MEMORY_OFFSET+0x00405F8,0xffffffff
+#define SRM_DI0_DW_SET2_11__DI0_DATA_CNT_DOWN2_11               IPU_MEMORY_OFFSET+0x00405F8,0x01FF0000
+#define SRM_DI0_DW_SET2_11__DI0_DATA_CNT_UP2_11                 IPU_MEMORY_OFFSET+0x00405F8,0x000001FF
+
+#define SRM_DI0_DW_SET3_0__ADDR                                 IPU_MEMORY_OFFSET+0x00405FC
+#define SRM_DI0_DW_SET3_0__EMPTY                                IPU_MEMORY_OFFSET+0x00405FC,0x00000000
+#define SRM_DI0_DW_SET3_0__FULL                                 IPU_MEMORY_OFFSET+0x00405FC,0xffffffff
+#define SRM_DI0_DW_SET3_0__DI0_DATA_CNT_DOWN3_0                 IPU_MEMORY_OFFSET+0x00405FC,0x01FF0000
+#define SRM_DI0_DW_SET3_0__DI0_DATA_CNT_UP3_0                   IPU_MEMORY_OFFSET+0x00405FC,0x000001FF
+
+#define SRM_DI0_DW_SET3_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040600
+#define SRM_DI0_DW_SET3_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040600,0x00000000
+#define SRM_DI0_DW_SET3_1__FULL                                 IPU_MEMORY_OFFSET+0x0040600,0xffffffff
+#define SRM_DI0_DW_SET3_1__DI0_DATA_CNT_DOWN3_1                 IPU_MEMORY_OFFSET+0x0040600,0x01FF0000
+#define SRM_DI0_DW_SET3_1__DI0_DATA_CNT_UP3_1                   IPU_MEMORY_OFFSET+0x0040600,0x000001FF
+
+#define SRM_DI0_DW_SET3_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040604
+#define SRM_DI0_DW_SET3_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040604,0x00000000
+#define SRM_DI0_DW_SET3_2__FULL                                 IPU_MEMORY_OFFSET+0x0040604,0xffffffff
+#define SRM_DI0_DW_SET3_2__DI0_DATA_CNT_DOWN3_2                 IPU_MEMORY_OFFSET+0x0040604,0x01FF0000
+#define SRM_DI0_DW_SET3_2__DI0_DATA_CNT_UP3_2                   IPU_MEMORY_OFFSET+0x0040604,0x000001FF
+
+#define SRM_DI0_DW_SET3_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040608
+#define SRM_DI0_DW_SET3_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040608,0x00000000
+#define SRM_DI0_DW_SET3_3__FULL                                 IPU_MEMORY_OFFSET+0x0040608,0xffffffff
+#define SRM_DI0_DW_SET3_3__DI0_DATA_CNT_DOWN3_3                 IPU_MEMORY_OFFSET+0x0040608,0x01FF0000
+#define SRM_DI0_DW_SET3_3__DI0_DATA_CNT_UP3_3                   IPU_MEMORY_OFFSET+0x0040608,0x000001FF
+
+#define SRM_DI0_DW_SET3_4__ADDR                                 IPU_MEMORY_OFFSET+0x004060C
+#define SRM_DI0_DW_SET3_4__EMPTY                                IPU_MEMORY_OFFSET+0x004060C,0x00000000
+#define SRM_DI0_DW_SET3_4__FULL                                 IPU_MEMORY_OFFSET+0x004060C,0xffffffff
+#define SRM_DI0_DW_SET3_4__DI0_DATA_CNT_DOWN3_4                 IPU_MEMORY_OFFSET+0x004060C,0x01FF0000
+#define SRM_DI0_DW_SET3_4__DI0_DATA_CNT_UP3_4                   IPU_MEMORY_OFFSET+0x004060C,0x000001FF
+
+#define SRM_DI0_DW_SET3_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040610
+#define SRM_DI0_DW_SET3_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040610,0x00000000
+#define SRM_DI0_DW_SET3_5__FULL                                 IPU_MEMORY_OFFSET+0x0040610,0xffffffff
+#define SRM_DI0_DW_SET3_5__DI0_DATA_CNT_DOWN3_5                 IPU_MEMORY_OFFSET+0x0040610,0x01FF0000
+#define SRM_DI0_DW_SET3_5__DI0_DATA_CNT_UP3_5                   IPU_MEMORY_OFFSET+0x0040610,0x000001FF
+
+#define SRM_DI0_DW_SET3_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040614
+#define SRM_DI0_DW_SET3_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040614,0x00000000
+#define SRM_DI0_DW_SET3_6__FULL                                 IPU_MEMORY_OFFSET+0x0040614,0xffffffff
+#define SRM_DI0_DW_SET3_6__DI0_DATA_CNT_DOWN3_6                 IPU_MEMORY_OFFSET+0x0040614,0x01FF0000
+#define SRM_DI0_DW_SET3_6__DI0_DATA_CNT_UP3_6                   IPU_MEMORY_OFFSET+0x0040614,0x000001FF
+
+#define SRM_DI0_DW_SET3_7__ADDR                                 IPU_MEMORY_OFFSET+0x0040618
+#define SRM_DI0_DW_SET3_7__EMPTY                                IPU_MEMORY_OFFSET+0x0040618,0x00000000
+#define SRM_DI0_DW_SET3_7__FULL                                 IPU_MEMORY_OFFSET+0x0040618,0xffffffff
+#define SRM_DI0_DW_SET3_7__DI0_DATA_CNT_DOWN3_7                 IPU_MEMORY_OFFSET+0x0040618,0x01FF0000
+#define SRM_DI0_DW_SET3_7__DI0_DATA_CNT_UP3_7                   IPU_MEMORY_OFFSET+0x0040618,0x000001FF
+
+#define SRM_DI0_DW_SET3_8__ADDR                                 IPU_MEMORY_OFFSET+0x004061C
+#define SRM_DI0_DW_SET3_8__EMPTY                                IPU_MEMORY_OFFSET+0x004061C,0x00000000
+#define SRM_DI0_DW_SET3_8__FULL                                 IPU_MEMORY_OFFSET+0x004061C,0xffffffff
+#define SRM_DI0_DW_SET3_8__DI0_DATA_CNT_DOWN3_8                 IPU_MEMORY_OFFSET+0x004061C,0x01FF0000
+#define SRM_DI0_DW_SET3_8__DI0_DATA_CNT_UP3_8                   IPU_MEMORY_OFFSET+0x004061C,0x000001FF
+
+#define SRM_DI0_DW_SET3_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040620
+#define SRM_DI0_DW_SET3_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040620,0x00000000
+#define SRM_DI0_DW_SET3_9__FULL                                 IPU_MEMORY_OFFSET+0x0040620,0xffffffff
+#define SRM_DI0_DW_SET3_9__DI0_DATA_CNT_DOWN3_9                 IPU_MEMORY_OFFSET+0x0040620,0x01FF0000
+#define SRM_DI0_DW_SET3_9__DI0_DATA_CNT_UP3_9                   IPU_MEMORY_OFFSET+0x0040620,0x000001FF
+
+#define SRM_DI0_DW_SET3_10__ADDR                                IPU_MEMORY_OFFSET+0x0040624
+#define SRM_DI0_DW_SET3_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040624,0x00000000
+#define SRM_DI0_DW_SET3_10__FULL                                IPU_MEMORY_OFFSET+0x0040624,0xffffffff
+#define SRM_DI0_DW_SET3_10__DI0_DATA_CNT_DOWN3_10               IPU_MEMORY_OFFSET+0x0040624,0x01FF0000
+#define SRM_DI0_DW_SET3_10__DI0_DATA_CNT_UP3_10                 IPU_MEMORY_OFFSET+0x0040624,0x000001FF
+
+#define SRM_DI0_DW_SET3_11__ADDR                                IPU_MEMORY_OFFSET+0x0040628
+#define SRM_DI0_DW_SET3_11__EMPTY                               IPU_MEMORY_OFFSET+0x0040628,0x00000000
+#define SRM_DI0_DW_SET3_11__FULL                                IPU_MEMORY_OFFSET+0x0040628,0xffffffff
+#define SRM_DI0_DW_SET3_11__DI0_DATA_CNT_DOWN3_11               IPU_MEMORY_OFFSET+0x0040628,0x01FF0000
+#define SRM_DI0_DW_SET3_11__DI0_DATA_CNT_UP3_11                 IPU_MEMORY_OFFSET+0x0040628,0x000001FF
+
+#define SRM_DI0_STP_REP_1__ADDR                                 IPU_MEMORY_OFFSET+0x004062C
+#define SRM_DI0_STP_REP_1__EMPTY                                IPU_MEMORY_OFFSET+0x004062C,0x00000000
+#define SRM_DI0_STP_REP_1__FULL                                 IPU_MEMORY_OFFSET+0x004062C,0xffffffff
+#define SRM_DI0_STP_REP_1__DI0_STEP_REPEAT_2                    IPU_MEMORY_OFFSET+0x004062C,0x0FFF0000
+#define SRM_DI0_STP_REP_1__DI0_STEP_REPEAT_1                    IPU_MEMORY_OFFSET+0x004062C,0x00000FFF
+
+#define SRM_DI0_STP_REP_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040630
+#define SRM_DI0_STP_REP_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040630,0x00000000
+#define SRM_DI0_STP_REP_2__FULL                                 IPU_MEMORY_OFFSET+0x0040630,0xffffffff
+#define SRM_DI0_STP_REP_2__DI0_STEP_REPEAT_4                    IPU_MEMORY_OFFSET+0x0040630,0x0FFF0000
+#define SRM_DI0_STP_REP_2__DI0_STEP_REPEAT_3                    IPU_MEMORY_OFFSET+0x0040630,0x00000FFF
+
+#define SRM_DI0_STP_REP_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040634
+#define SRM_DI0_STP_REP_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040634,0x00000000
+#define SRM_DI0_STP_REP_3__FULL                                 IPU_MEMORY_OFFSET+0x0040634,0xffffffff
+#define SRM_DI0_STP_REP_3__DI0_STEP_REPEAT_6                    IPU_MEMORY_OFFSET+0x0040634,0x0FFF0000
+#define SRM_DI0_STP_REP_3__DI0_STEP_REPEAT_5                    IPU_MEMORY_OFFSET+0x0040634,0x00000FFF
+
+#define SRM_DI0_STP_REP_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040638
+#define SRM_DI0_STP_REP_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040638,0x00000000
+#define SRM_DI0_STP_REP_4__FULL                                 IPU_MEMORY_OFFSET+0x0040638,0xffffffff
+#define SRM_DI0_STP_REP_4__DI0_STEP_REPEAT_8                    IPU_MEMORY_OFFSET+0x0040638,0x0FFF0000
+#define SRM_DI0_STP_REP_4__DI0_STEP_REPEAT_7                    IPU_MEMORY_OFFSET+0x0040638,0x00000FFF
+
+#define SRM_DI0_STP_REP_9__ADDR                                 IPU_MEMORY_OFFSET+0x004063C
+#define SRM_DI0_STP_REP_9__EMPTY                                IPU_MEMORY_OFFSET+0x004063C,0x00000000
+#define SRM_DI0_STP_REP_9__FULL                                 IPU_MEMORY_OFFSET+0x004063C,0xffffffff
+#define SRM_DI0_STP_REP_9__DI0_STEP_REPEAT_9                    IPU_MEMORY_OFFSET+0x004063C,0x00000FFF
+
+#define SRM_DI0_SER_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x0040640
+#define SRM_DI0_SER_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x0040640,0x00000000
+#define SRM_DI0_SER_CONF__FULL                                  IPU_MEMORY_OFFSET+0x0040640,0xffffffff
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_1            IPU_MEMORY_OFFSET+0x0040640,0xF0000000
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_0            IPU_MEMORY_OFFSET+0x0040640,0x0F000000
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_1            IPU_MEMORY_OFFSET+0x0040640,0x00F00000
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_0            IPU_MEMORY_OFFSET+0x0040640,0x000F0000
+#define SRM_DI0_SER_CONF__DI0_SERIAL_LATCH                      IPU_MEMORY_OFFSET+0x0040640,0x0000FF00
+#define SRM_DI0_SER_CONF__DI0_LLA_SER_ACCESS                    IPU_MEMORY_OFFSET+0x0040640,0x00000020
+#define SRM_DI0_SER_CONF__DI0_SER_CLK_POLARITY                  IPU_MEMORY_OFFSET+0x0040640,0x00000010
+#define SRM_DI0_SER_CONF__DI0_SERIAL_DATA_POLARITY              IPU_MEMORY_OFFSET+0x0040640,0x00000008
+#define SRM_DI0_SER_CONF__DI0_SERIAL_RS_POLARITY                IPU_MEMORY_OFFSET+0x0040640,0x00000004
+#define SRM_DI0_SER_CONF__DI0_SERIAL_CS_POLARITY                IPU_MEMORY_OFFSET+0x0040640,0x00000002
+#define SRM_DI0_SER_CONF__DI0_WAIT4SERIAL                       IPU_MEMORY_OFFSET+0x0040640,0x00000001
+
+#define SRM_DI0_SSC__ADDR                                       IPU_MEMORY_OFFSET+0x0040644
+#define SRM_DI0_SSC__EMPTY                                      IPU_MEMORY_OFFSET+0x0040644,0x00000000
+#define SRM_DI0_SSC__FULL                                       IPU_MEMORY_OFFSET+0x0040644,0xffffffff
+#define SRM_DI0_SSC__DI0_PIN17_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00800000
+#define SRM_DI0_SSC__DI0_PIN16_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00400000
+#define SRM_DI0_SSC__DI0_PIN15_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00200000
+#define SRM_DI0_SSC__DI0_PIN14_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00100000
+#define SRM_DI0_SSC__DI0_PIN13_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00080000
+#define SRM_DI0_SSC__DI0_PIN12_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00040000
+#define SRM_DI0_SSC__DI0_PIN11_ERM                              IPU_MEMORY_OFFSET+0x0040644,0x00020000
+#define SRM_DI0_SSC__DI0_CS_ERM                                 IPU_MEMORY_OFFSET+0x0040644,0x00010000
+#define SRM_DI0_SSC__DI0_WAIT_ON                                IPU_MEMORY_OFFSET+0x0040644,0x00000020
+#define SRM_DI0_SSC__DI0_BYTE_EN_RD_IN                          IPU_MEMORY_OFFSET+0x0040644,0x00000008
+#define SRM_DI0_SSC__DI0_BYTE_EN_PNTR                           IPU_MEMORY_OFFSET+0x0040644,0x00000007
+
+#define SRM_DI0_POL__ADDR                                       IPU_MEMORY_OFFSET+0x0040648
+#define SRM_DI0_POL__EMPTY                                      IPU_MEMORY_OFFSET+0x0040648,0x00000000
+#define SRM_DI0_POL__FULL                                       IPU_MEMORY_OFFSET+0x0040648,0xffffffff
+#define SRM_DI0_POL__DI0_WAIT_POLARITY                          IPU_MEMORY_OFFSET+0x0040648,0x04000000
+#define SRM_DI0_POL__DI0_CS1_BYTE_EN_POLARITY                   IPU_MEMORY_OFFSET+0x0040648,0x02000000
+#define SRM_DI0_POL__DI0_CS0_BYTE_EN_POLARITY                   IPU_MEMORY_OFFSET+0x0040648,0x01000000
+#define SRM_DI0_POL__DI0_CS1_DATA_POLARITY                      IPU_MEMORY_OFFSET+0x0040648,0x00800000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_17                        IPU_MEMORY_OFFSET+0x0040648,0x00400000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_16                        IPU_MEMORY_OFFSET+0x0040648,0x00200000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_15                        IPU_MEMORY_OFFSET+0x0040648,0x00100000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_14                        IPU_MEMORY_OFFSET+0x0040648,0x00080000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_13                        IPU_MEMORY_OFFSET+0x0040648,0x00040000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_12                        IPU_MEMORY_OFFSET+0x0040648,0x00020000
+#define SRM_DI0_POL__DI0_CS1_POLARITY_11                        IPU_MEMORY_OFFSET+0x0040648,0x00010000
+#define SRM_DI0_POL__DI0_CS0_DATA_POLARITY                      IPU_MEMORY_OFFSET+0x0040648,0x00008000
+#define SRM_DI0_POL__DI0_CS0_POLARITY_17                        IPU_MEMORY_OFFSET+0x0040648,0x00004000
+#define SRM_DI0_POL__DI0_CS0_POLARITY_16                        IPU_MEMORY_OFFSET+0x0040648,0x00002000
+#define SRM_DI0_POL__DI0_CS0_POLARITY_15                        IPU_MEMORY_OFFSET+0x0040648,0x00001000
+#define SRM_DI0_POL__DI0_CS0_POLARITY_14                        IPU_MEMORY_OFFSET+0x0040648,0x00000800
+#define SRM_DI0_POL__DI0_CS0_POLARITY_13                        IPU_MEMORY_OFFSET+0x0040648,0x00000400
+#define SRM_DI0_POL__DI0_CS0_POLARITY_12                        IPU_MEMORY_OFFSET+0x0040648,0x00000200
+#define SRM_DI0_POL__DI0_CS0_POLARITY_11                        IPU_MEMORY_OFFSET+0x0040648,0x00000100
+#define SRM_DI0_POL__DI0_DRDY_DATA_POLARITY                     IPU_MEMORY_OFFSET+0x0040648,0x00000080
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_17                       IPU_MEMORY_OFFSET+0x0040648,0x00000040
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_16                       IPU_MEMORY_OFFSET+0x0040648,0x00000020
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_15                       IPU_MEMORY_OFFSET+0x0040648,0x00000010
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_14                       IPU_MEMORY_OFFSET+0x0040648,0x00000008
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_13                       IPU_MEMORY_OFFSET+0x0040648,0x00000004
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_12                       IPU_MEMORY_OFFSET+0x0040648,0x00000002
+#define SRM_DI0_POL__DI0_DRDY_POLARITY_11                       IPU_MEMORY_OFFSET+0x0040648,0x00000001
+
+#define SRM_DI0_AW0__ADDR                                       IPU_MEMORY_OFFSET+0x004064C
+#define SRM_DI0_AW0__EMPTY                                      IPU_MEMORY_OFFSET+0x004064C,0x00000000
+#define SRM_DI0_AW0__FULL                                       IPU_MEMORY_OFFSET+0x004064C,0xffffffff
+#define SRM_DI0_AW0__DI0_AW_TRIG_SEL                            IPU_MEMORY_OFFSET+0x004064C,0xF0000000
+#define SRM_DI0_AW0__DI0_AW_HEND                                IPU_MEMORY_OFFSET+0x004064C,0x0FFF0000
+#define SRM_DI0_AW0__DI0_AW_HCOUNT_SEL                          IPU_MEMORY_OFFSET+0x004064C,0x0000F000
+#define SRM_DI0_AW0__DI0_AW_HSTART                              IPU_MEMORY_OFFSET+0x004064C,0x00000FFF
+
+#define SRM_DI0_AW1__ADDR                                       IPU_MEMORY_OFFSET+0x0040650
+#define SRM_DI0_AW1__EMPTY                                      IPU_MEMORY_OFFSET+0x0040650,0x00000000
+#define SRM_DI0_AW1__FULL                                       IPU_MEMORY_OFFSET+0x0040650,0xffffffff
+#define SRM_DI0_AW1__DI0_AW_VEND                                IPU_MEMORY_OFFSET+0x0040650,0x0FFF0000
+#define SRM_DI0_AW1__DI0_AW_VCOUNT_SEL                          IPU_MEMORY_OFFSET+0x0040650,0x0000F000
+#define SRM_DI0_AW1__DI0_AW_VSTART                              IPU_MEMORY_OFFSET+0x0040650,0x00000FFF
+
+#define SRM_DI0_SCR_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x0040654
+#define SRM_DI0_SCR_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x0040654,0x00000000
+#define SRM_DI0_SCR_CONF__FULL                                  IPU_MEMORY_OFFSET+0x0040654,0xffffffff
+#define SRM_DI0_SCR_CONF__DI0_SCREEN_HEIGHT                     IPU_MEMORY_OFFSET+0x0040654,0x00000FFF
+
+#define SRM_DI1_GENERAL__ADDR                                   IPU_MEMORY_OFFSET+0x0040658
+#define SRM_DI1_GENERAL__EMPTY                                  IPU_MEMORY_OFFSET+0x0040658,0x00000000
+#define SRM_DI1_GENERAL__FULL                                   IPU_MEMORY_OFFSET+0x0040658,0xffffffff
+#define SRM_DI1_GENERAL__DI1_PIN8_PIN15_SEL                     IPU_MEMORY_OFFSET+0x0040658,0x80000000
+#define SRM_DI1_GENERAL__DI1_DISP_Y_SEL                         IPU_MEMORY_OFFSET+0x0040658,0x70000000
+#define SRM_DI1_GENERAL__DI1_CLOCK_STOP_MODE                    IPU_MEMORY_OFFSET+0x0040658,0x0F000000
+#define SRM_DI1_GENERAL__DI1_DISP_CLOCK_INIT                    IPU_MEMORY_OFFSET+0x0040658,0x00800000
+#define SRM_DI1_GENERAL__DI1_MASK_SEL                           IPU_MEMORY_OFFSET+0x0040658,0x00400000
+#define SRM_DI1_GENERAL__DI1_VSYNC_EXT                          IPU_MEMORY_OFFSET+0x0040658,0x00200000
+#define SRM_DI1_GENERAL__DI1_CLK_EXT                            IPU_MEMORY_OFFSET+0x0040658,0x00100000
+#define SRM_DI1_GENERAL__DI1_WATCHDOG_MODE                      IPU_MEMORY_OFFSET+0x0040658,0x000C0000
+#define SRM_DI1_GENERAL__DI1_POLARITY_DISP_CLK                  IPU_MEMORY_OFFSET+0x0040658,0x00020000
+#define SRM_DI1_GENERAL__DI1_SYNC_COUNT_SEL                     IPU_MEMORY_OFFSET+0x0040658,0x0000F000
+#define SRM_DI1_GENERAL__DI1_ERR_TREATMENT                      IPU_MEMORY_OFFSET+0x0040658,0x00000800
+#define SRM_DI1_GENERAL__DI1_ERM_VSYNC_SEL                      IPU_MEMORY_OFFSET+0x0040658,0x00000400
+#define SRM_DI1_GENERAL__DI1_POLARITY_CS1                       IPU_MEMORY_OFFSET+0x0040658,0x00000200
+#define SRM_DI1_GENERAL__DI1_POLARITY_CS0                       IPU_MEMORY_OFFSET+0x0040658,0x00000100
+#define SRM_DI1_GENERAL__DI1_POLARITY_8                         IPU_MEMORY_OFFSET+0x0040658,0x00000080
+#define SRM_DI1_GENERAL__DI1_POLARITY_7                         IPU_MEMORY_OFFSET+0x0040658,0x00000040
+#define SRM_DI1_GENERAL__DI1_POLARITY_6                         IPU_MEMORY_OFFSET+0x0040658,0x00000020
+#define SRM_DI1_GENERAL__DI1_POLARITY_5                         IPU_MEMORY_OFFSET+0x0040658,0x00000010
+#define SRM_DI1_GENERAL__DI1_POLARITY_4                         IPU_MEMORY_OFFSET+0x0040658,0x00000008
+#define SRM_DI1_GENERAL__DI1_POLARITY_3                         IPU_MEMORY_OFFSET+0x0040658,0x00000004
+#define SRM_DI1_GENERAL__DI1_POLARITY_2                         IPU_MEMORY_OFFSET+0x0040658,0x00000002
+#define SRM_DI1_GENERAL__DI1_POLARITY_1                         IPU_MEMORY_OFFSET+0x0040658,0x00000001
+
+#define SRM_DI1_BS_CLKGEN0__ADDR                                IPU_MEMORY_OFFSET+0x004065C
+#define SRM_DI1_BS_CLKGEN0__EMPTY                               IPU_MEMORY_OFFSET+0x004065C,0x00000000
+#define SRM_DI1_BS_CLKGEN0__FULL                                IPU_MEMORY_OFFSET+0x004065C,0xffffffff
+#define SRM_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET                 IPU_MEMORY_OFFSET+0x004065C,0x01FF0000
+#define SRM_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD                 IPU_MEMORY_OFFSET+0x004065C,0x00000FFF
+
+#define SRM_DI1_BS_CLKGEN1__ADDR                                IPU_MEMORY_OFFSET+0x0040660
+#define SRM_DI1_BS_CLKGEN1__EMPTY                               IPU_MEMORY_OFFSET+0x0040660,0x00000000
+#define SRM_DI1_BS_CLKGEN1__FULL                                IPU_MEMORY_OFFSET+0x0040660,0xffffffff
+#define SRM_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN                   IPU_MEMORY_OFFSET+0x0040660,0x01FF0000
+#define SRM_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP                     IPU_MEMORY_OFFSET+0x0040660,0x000001FF
+
+#define SRM_DI1_SW_GEN0_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040664
+#define SRM_DI1_SW_GEN0_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040664,0x00000000
+#define SRM_DI1_SW_GEN0_1__FULL                                 IPU_MEMORY_OFFSET+0x0040664,0xffffffff
+#define SRM_DI1_SW_GEN0_1__DI1_RUN_VALUE_M1_1                   IPU_MEMORY_OFFSET+0x0040664,0x7FF80000
+#define SRM_DI1_SW_GEN0_1__DI1_RUN_RESOLUTION_1                 IPU_MEMORY_OFFSET+0x0040664,0x00070000
+#define SRM_DI1_SW_GEN0_1__DI1_OFFSET_VALUE_1                   IPU_MEMORY_OFFSET+0x0040664,0x00007FF8
+#define SRM_DI1_SW_GEN0_1__DI1_OFFSET_RESOLUTION_1              IPU_MEMORY_OFFSET+0x0040664,0x00000007
+
+#define SRM_DI1_SW_GEN0_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040668
+#define SRM_DI1_SW_GEN0_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040668,0x00000000
+#define SRM_DI1_SW_GEN0_2__FULL                                 IPU_MEMORY_OFFSET+0x0040668,0xffffffff
+#define SRM_DI1_SW_GEN0_2__DI1_RUN_VALUE_M1_2                   IPU_MEMORY_OFFSET+0x0040668,0x7FF80000
+#define SRM_DI1_SW_GEN0_2__DI1_RUN_RESOLUTION_2                 IPU_MEMORY_OFFSET+0x0040668,0x00070000
+#define SRM_DI1_SW_GEN0_2__DI1_OFFSET_VALUE_2                   IPU_MEMORY_OFFSET+0x0040668,0x00007FF8
+#define SRM_DI1_SW_GEN0_2__DI1_OFFSET_RESOLUTION_2              IPU_MEMORY_OFFSET+0x0040668,0x00000007
+
+#define SRM_DI1_SW_GEN0_3__ADDR                                 IPU_MEMORY_OFFSET+0x004066C
+#define SRM_DI1_SW_GEN0_3__EMPTY                                IPU_MEMORY_OFFSET+0x004066C,0x00000000
+#define SRM_DI1_SW_GEN0_3__FULL                                 IPU_MEMORY_OFFSET+0x004066C,0xffffffff
+#define SRM_DI1_SW_GEN0_3__DI1_RUN_VALUE_M1_3                   IPU_MEMORY_OFFSET+0x004066C,0x7FF80000
+#define SRM_DI1_SW_GEN0_3__DI1_RUN_RESOLUTION_3                 IPU_MEMORY_OFFSET+0x004066C,0x00070000
+#define SRM_DI1_SW_GEN0_3__DI1_OFFSET_VALUE_3                   IPU_MEMORY_OFFSET+0x004066C,0x00007FF8
+#define SRM_DI1_SW_GEN0_3__DI1_OFFSET_RESOLUTION_3              IPU_MEMORY_OFFSET+0x004066C,0x00000007
+
+#define SRM_DI1_SW_GEN0_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040670
+#define SRM_DI1_SW_GEN0_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040670,0x00000000
+#define SRM_DI1_SW_GEN0_4__FULL                                 IPU_MEMORY_OFFSET+0x0040670,0xffffffff
+#define SRM_DI1_SW_GEN0_4__DI1_RUN_VALUE_M1_4                   IPU_MEMORY_OFFSET+0x0040670,0x7FF80000
+#define SRM_DI1_SW_GEN0_4__DI1_RUN_RESOLUTION_4                 IPU_MEMORY_OFFSET+0x0040670,0x00070000
+#define SRM_DI1_SW_GEN0_4__DI1_OFFSET_VALUE_4                   IPU_MEMORY_OFFSET+0x0040670,0x00007FF8
+#define SRM_DI1_SW_GEN0_4__DI1_OFFSET_RESOLUTION_4              IPU_MEMORY_OFFSET+0x0040670,0x00000007
+
+#define SRM_DI1_SW_GEN0_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040674
+#define SRM_DI1_SW_GEN0_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040674,0x00000000
+#define SRM_DI1_SW_GEN0_5__FULL                                 IPU_MEMORY_OFFSET+0x0040674,0xffffffff
+#define SRM_DI1_SW_GEN0_5__DI1_RUN_VALUE_M1_5                   IPU_MEMORY_OFFSET+0x0040674,0x7FF80000
+#define SRM_DI1_SW_GEN0_5__DI1_RUN_RESOLUTION_5                 IPU_MEMORY_OFFSET+0x0040674,0x00070000
+#define SRM_DI1_SW_GEN0_5__DI1_OFFSET_VALUE_5                   IPU_MEMORY_OFFSET+0x0040674,0x00007FF8
+#define SRM_DI1_SW_GEN0_5__DI1_OFFSET_RESOLUTION_5              IPU_MEMORY_OFFSET+0x0040674,0x00000007
+
+#define SRM_DI1_SW_GEN0_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040678
+#define SRM_DI1_SW_GEN0_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040678,0x00000000
+#define SRM_DI1_SW_GEN0_6__FULL                                 IPU_MEMORY_OFFSET+0x0040678,0xffffffff
+#define SRM_DI1_SW_GEN0_6__DI1_RUN_VALUE_M1_6                   IPU_MEMORY_OFFSET+0x0040678,0x7FF80000
+#define SRM_DI1_SW_GEN0_6__DI1_RUN_RESOLUTION_6                 IPU_MEMORY_OFFSET+0x0040678,0x00070000
+#define SRM_DI1_SW_GEN0_6__DI1_OFFSET_VALUE_6                   IPU_MEMORY_OFFSET+0x0040678,0x00007FF8
+#define SRM_DI1_SW_GEN0_6__DI1_OFFSET_RESOLUTION_6              IPU_MEMORY_OFFSET+0x0040678,0x00000007
+
+#define SRM_DI1_SW_GEN0_7__ADDR                                 IPU_MEMORY_OFFSET+0x004067C
+#define SRM_DI1_SW_GEN0_7__EMPTY                                IPU_MEMORY_OFFSET+0x004067C,0x00000000
+#define SRM_DI1_SW_GEN0_7__FULL                                 IPU_MEMORY_OFFSET+0x004067C,0xffffffff
+#define SRM_DI1_SW_GEN0_7__DI1_RUN_VALUE_M1_7                   IPU_MEMORY_OFFSET+0x004067C,0x7FF80000
+#define SRM_DI1_SW_GEN0_7__DI1_RUN_RESOLUTION_7                 IPU_MEMORY_OFFSET+0x004067C,0x00070000
+#define SRM_DI1_SW_GEN0_7__DI1_OFFSET_VALUE_7                   IPU_MEMORY_OFFSET+0x004067C,0x00007FF8
+#define SRM_DI1_SW_GEN0_7__DI1_OFFSET_RESOLUTION_7              IPU_MEMORY_OFFSET+0x004067C,0x00000007
+
+#define SRM_DI1_SW_GEN0_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040680
+#define SRM_DI1_SW_GEN0_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040680,0x00000000
+#define SRM_DI1_SW_GEN0_8__FULL                                 IPU_MEMORY_OFFSET+0x0040680,0xffffffff
+#define SRM_DI1_SW_GEN0_8__DI1_RUN_VALUE_M1_8                   IPU_MEMORY_OFFSET+0x0040680,0x7FF80000
+#define SRM_DI1_SW_GEN0_8__DI1_RUN_RESOLUTION_8                 IPU_MEMORY_OFFSET+0x0040680,0x00070000
+#define SRM_DI1_SW_GEN0_8__DI1_OFFSET_VALUE_8                   IPU_MEMORY_OFFSET+0x0040680,0x00007FF8
+#define SRM_DI1_SW_GEN0_8__DI1_OFFSET_RESOLUTION_8              IPU_MEMORY_OFFSET+0x0040680,0x00000007
+
+#define SRM_DI1_SW_GEN0_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040684
+#define SRM_DI1_SW_GEN0_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040684,0x00000000
+#define SRM_DI1_SW_GEN0_9__FULL                                 IPU_MEMORY_OFFSET+0x0040684,0xffffffff
+#define SRM_DI1_SW_GEN0_9__DI1_RUN_VALUE_M1_9                   IPU_MEMORY_OFFSET+0x0040684,0x7FF80000
+#define SRM_DI1_SW_GEN0_9__DI1_RUN_RESOLUTION_9                 IPU_MEMORY_OFFSET+0x0040684,0x00070000
+#define SRM_DI1_SW_GEN0_9__DI1_OFFSET_VALUE_9                   IPU_MEMORY_OFFSET+0x0040684,0x00007FF8
+#define SRM_DI1_SW_GEN0_9__DI1_OFFSET_RESOLUTION_9              IPU_MEMORY_OFFSET+0x0040684,0x00000007
+
+#define SRM_DI1_SW_GEN1_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040688
+#define SRM_DI1_SW_GEN1_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040688,0x00000000
+#define SRM_DI1_SW_GEN1_1__FULL                                 IPU_MEMORY_OFFSET+0x0040688,0xffffffff
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_GEN_EN_1            IPU_MEMORY_OFFSET+0x0040688,0x60000000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_AUTO_RELOAD_1                IPU_MEMORY_OFFSET+0x0040688,0x10000000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_CLR_SEL_1                    IPU_MEMORY_OFFSET+0x0040688,0x0E000000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_DOWN_1                       IPU_MEMORY_OFFSET+0x0040688,0x01FF0000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_TRIGGER_SEL_1       IPU_MEMORY_OFFSET+0x0040688,0x00007000
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_CLR_SEL_1           IPU_MEMORY_OFFSET+0x0040688,0x00000E00
+#define SRM_DI1_SW_GEN1_1__DI1_CNT_UP_1                         IPU_MEMORY_OFFSET+0x0040688,0x000001FF
+
+#define SRM_DI1_SW_GEN1_2__ADDR                                 IPU_MEMORY_OFFSET+0x004068C
+#define SRM_DI1_SW_GEN1_2__EMPTY                                IPU_MEMORY_OFFSET+0x004068C,0x00000000
+#define SRM_DI1_SW_GEN1_2__FULL                                 IPU_MEMORY_OFFSET+0x004068C,0xffffffff
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_GEN_EN_2            IPU_MEMORY_OFFSET+0x004068C,0x60000000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_AUTO_RELOAD_2                IPU_MEMORY_OFFSET+0x004068C,0x10000000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_CLR_SEL_2                    IPU_MEMORY_OFFSET+0x004068C,0x0E000000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_DOWN_2                       IPU_MEMORY_OFFSET+0x004068C,0x01FF0000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_TRIGGER_SEL_2       IPU_MEMORY_OFFSET+0x004068C,0x00007000
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_CLR_SEL_2           IPU_MEMORY_OFFSET+0x004068C,0x00000E00
+#define SRM_DI1_SW_GEN1_2__DI1_CNT_UP_2                         IPU_MEMORY_OFFSET+0x004068C,0x000001FF
+
+#define SRM_DI1_SW_GEN1_3__ADDR                                 IPU_MEMORY_OFFSET+0x0040690
+#define SRM_DI1_SW_GEN1_3__EMPTY                                IPU_MEMORY_OFFSET+0x0040690,0x00000000
+#define SRM_DI1_SW_GEN1_3__FULL                                 IPU_MEMORY_OFFSET+0x0040690,0xffffffff
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_GEN_EN_3            IPU_MEMORY_OFFSET+0x0040690,0x60000000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_AUTO_RELOAD_3                IPU_MEMORY_OFFSET+0x0040690,0x10000000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_CLR_SEL_3                    IPU_MEMORY_OFFSET+0x0040690,0x0E000000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_DOWN_3                       IPU_MEMORY_OFFSET+0x0040690,0x01FF0000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_TRIGGER_SEL_3       IPU_MEMORY_OFFSET+0x0040690,0x00007000
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_CLR_SEL_3           IPU_MEMORY_OFFSET+0x0040690,0x00000E00
+#define SRM_DI1_SW_GEN1_3__DI1_CNT_UP_3                         IPU_MEMORY_OFFSET+0x0040690,0x000001FF
+
+#define SRM_DI1_SW_GEN1_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040694
+#define SRM_DI1_SW_GEN1_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040694,0x00000000
+#define SRM_DI1_SW_GEN1_4__FULL                                 IPU_MEMORY_OFFSET+0x0040694,0xffffffff
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_GEN_EN_4            IPU_MEMORY_OFFSET+0x0040694,0x60000000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_AUTO_RELOAD_4                IPU_MEMORY_OFFSET+0x0040694,0x10000000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_CLR_SEL_4                    IPU_MEMORY_OFFSET+0x0040694,0x0E000000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_DOWN_4                       IPU_MEMORY_OFFSET+0x0040694,0x01FF0000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_TRIGGER_SEL_4       IPU_MEMORY_OFFSET+0x0040694,0x00007000
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_CLR_SEL_4           IPU_MEMORY_OFFSET+0x0040694,0x00000E00
+#define SRM_DI1_SW_GEN1_4__DI1_CNT_UP_4                         IPU_MEMORY_OFFSET+0x0040694,0x000001FF
+
+#define SRM_DI1_SW_GEN1_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040698
+#define SRM_DI1_SW_GEN1_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040698,0x00000000
+#define SRM_DI1_SW_GEN1_5__FULL                                 IPU_MEMORY_OFFSET+0x0040698,0xffffffff
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_GEN_EN_5            IPU_MEMORY_OFFSET+0x0040698,0x60000000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_AUTO_RELOAD_5                IPU_MEMORY_OFFSET+0x0040698,0x10000000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_CLR_SEL_5                    IPU_MEMORY_OFFSET+0x0040698,0x0E000000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_DOWN_5                       IPU_MEMORY_OFFSET+0x0040698,0x01FF0000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_TRIGGER_SEL_5       IPU_MEMORY_OFFSET+0x0040698,0x00007000
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_CLR_SEL_5           IPU_MEMORY_OFFSET+0x0040698,0x00000E00
+#define SRM_DI1_SW_GEN1_5__DI1_CNT_UP_5                         IPU_MEMORY_OFFSET+0x0040698,0x000001FF
+
+#define SRM_DI1_SW_GEN1_6__ADDR                                 IPU_MEMORY_OFFSET+0x004069C
+#define SRM_DI1_SW_GEN1_6__EMPTY                                IPU_MEMORY_OFFSET+0x004069C,0x00000000
+#define SRM_DI1_SW_GEN1_6__FULL                                 IPU_MEMORY_OFFSET+0x004069C,0xffffffff
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_GEN_EN_6            IPU_MEMORY_OFFSET+0x004069C,0x60000000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_AUTO_RELOAD_6                IPU_MEMORY_OFFSET+0x004069C,0x10000000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_CLR_SEL_6                    IPU_MEMORY_OFFSET+0x004069C,0x0E000000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_DOWN_6                       IPU_MEMORY_OFFSET+0x004069C,0x01FF0000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_TRIGGER_SEL_6       IPU_MEMORY_OFFSET+0x004069C,0x00007000
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_CLR_SEL_6           IPU_MEMORY_OFFSET+0x004069C,0x00000E00
+#define SRM_DI1_SW_GEN1_6__DI1_CNT_UP_6                         IPU_MEMORY_OFFSET+0x004069C,0x000001FF
+
+#define SRM_DI1_SW_GEN1_7__ADDR                                 IPU_MEMORY_OFFSET+0x00406A0
+#define SRM_DI1_SW_GEN1_7__EMPTY                                IPU_MEMORY_OFFSET+0x00406A0,0x00000000
+#define SRM_DI1_SW_GEN1_7__FULL                                 IPU_MEMORY_OFFSET+0x00406A0,0xffffffff
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_GEN_EN_7            IPU_MEMORY_OFFSET+0x00406A0,0x60000000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_AUTO_RELOAD_7                IPU_MEMORY_OFFSET+0x00406A0,0x10000000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_CLR_SEL_7                    IPU_MEMORY_OFFSET+0x00406A0,0x0E000000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_DOWN_7                       IPU_MEMORY_OFFSET+0x00406A0,0x01FF0000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_TRIGGER_SEL_7       IPU_MEMORY_OFFSET+0x00406A0,0x00007000
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_CLR_SEL_7           IPU_MEMORY_OFFSET+0x00406A0,0x00000E00
+#define SRM_DI1_SW_GEN1_7__DI1_CNT_UP_7                         IPU_MEMORY_OFFSET+0x00406A0,0x000001FF
+
+#define SRM_DI1_SW_GEN1_8__ADDR                                 IPU_MEMORY_OFFSET+0x00406A4
+#define SRM_DI1_SW_GEN1_8__EMPTY                                IPU_MEMORY_OFFSET+0x00406A4,0x00000000
+#define SRM_DI1_SW_GEN1_8__FULL                                 IPU_MEMORY_OFFSET+0x00406A4,0xffffffff
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_GEN_EN_8            IPU_MEMORY_OFFSET+0x00406A4,0x60000000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_AUTO_RELOAD_8                IPU_MEMORY_OFFSET+0x00406A4,0x10000000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_CLR_SEL_8                    IPU_MEMORY_OFFSET+0x00406A4,0x0E000000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_DOWN_8                       IPU_MEMORY_OFFSET+0x00406A4,0x01FF0000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_TRIGGER_SEL_8       IPU_MEMORY_OFFSET+0x00406A4,0x00007000
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_CLR_SEL_8           IPU_MEMORY_OFFSET+0x00406A4,0x00000E00
+#define SRM_DI1_SW_GEN1_8__DI1_CNT_UP_8                         IPU_MEMORY_OFFSET+0x00406A4,0x000001FF
+
+#define SRM_DI1_SW_GEN1_9__ADDR                                 IPU_MEMORY_OFFSET+0x00406A8
+#define SRM_DI1_SW_GEN1_9__EMPTY                                IPU_MEMORY_OFFSET+0x00406A8,0x00000000
+#define SRM_DI1_SW_GEN1_9__FULL                                 IPU_MEMORY_OFFSET+0x00406A8,0xffffffff
+#define SRM_DI1_SW_GEN1_9__DI1_GENTIME_SEL_9                    IPU_MEMORY_OFFSET+0x00406A8,0xE0000000
+#define SRM_DI1_SW_GEN1_9__DI1_CNT_AUTO_RELOAD_9                IPU_MEMORY_OFFSET+0x00406A8,0x10000000
+#define SRM_DI1_SW_GEN1_9__DI1_CNT_CLR_SEL_9                    IPU_MEMORY_OFFSET+0x00406A8,0x0E000000
+#define SRM_DI1_SW_GEN1_9__DI1_CNT_DOWN_9                       IPU_MEMORY_OFFSET+0x00406A8,0x01FF0000
+#define SRM_DI1_SW_GEN1_9__DI1_TAG_SEL_9                        IPU_MEMORY_OFFSET+0x00406A8,0x00008000
+#define SRM_DI1_SW_GEN1_9__DI1_CNT_UP_9                         IPU_MEMORY_OFFSET+0x00406A8,0x000001FF
+
+#define SRM_DI1_SYNC_AS_GEN__ADDR                               IPU_MEMORY_OFFSET+0x00406AC
+#define SRM_DI1_SYNC_AS_GEN__EMPTY                              IPU_MEMORY_OFFSET+0x00406AC,0x00000000
+#define SRM_DI1_SYNC_AS_GEN__FULL                               IPU_MEMORY_OFFSET+0x00406AC,0xffffffff
+#define SRM_DI1_SYNC_AS_GEN__DI1_SYNC_START_EN                  IPU_MEMORY_OFFSET+0x00406AC,0x10000000
+#define SRM_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL                      IPU_MEMORY_OFFSET+0x00406AC,0x0000E000
+#define SRM_DI1_SYNC_AS_GEN__DI1_SYNC_START                     IPU_MEMORY_OFFSET+0x00406AC,0x00000FFF
+
+#define SRM_DI1_DW_GEN_0__ADDR                                  IPU_MEMORY_OFFSET+0x00406B0
+#define SRM_DI1_DW_GEN_0__EMPTY                                 IPU_MEMORY_OFFSET+0x00406B0,0x00000000
+#define SRM_DI1_DW_GEN_0__FULL                                  IPU_MEMORY_OFFSET+0x00406B0,0xffffffff
+#define SRM_DI1_DW_GEN_0__DI1_ACCESS_SIZE_0                     IPU_MEMORY_OFFSET+0x00406B0,0xFF000000
+#define SRM_DI1_DW_GEN_0__DI1_COMPONNENT_SIZE_0                 IPU_MEMORY_OFFSET+0x00406B0,0x00FF0000
+#define SRM_DI1_DW_GEN_0__DI1_CST_0                             IPU_MEMORY_OFFSET+0x00406B0,0x0000C000
+#define SRM_DI1_DW_GEN_0__DI1_PT_6_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00003000
+#define SRM_DI1_DW_GEN_0__DI1_PT_5_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00000C00
+#define SRM_DI1_DW_GEN_0__DI1_PT_4_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00000300
+#define SRM_DI1_DW_GEN_0__DI1_PT_3_0                            IPU_MEMORY_OFFSET+0x00406B0,0x000000C0
+#define SRM_DI1_DW_GEN_0__DI1_PT_2_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00000030
+#define SRM_DI1_DW_GEN_0__DI1_PT_1_0                            IPU_MEMORY_OFFSET+0x00406B0,0x0000000C
+#define SRM_DI1_DW_GEN_0__DI1_PT_0_0                            IPU_MEMORY_OFFSET+0x00406B0,0x00000003
+
+#define SRM_DI1_DW_GEN_1__ADDR                                  IPU_MEMORY_OFFSET+0x00406B4
+#define SRM_DI1_DW_GEN_1__EMPTY                                 IPU_MEMORY_OFFSET+0x00406B4,0x00000000
+#define SRM_DI1_DW_GEN_1__FULL                                  IPU_MEMORY_OFFSET+0x00406B4,0xffffffff
+#define SRM_DI1_DW_GEN_1__DI1_ACCESS_SIZE_1                     IPU_MEMORY_OFFSET+0x00406B4,0xFF000000
+#define SRM_DI1_DW_GEN_1__DI1_COMPONNENT_SIZE_1                 IPU_MEMORY_OFFSET+0x00406B4,0x00FF0000
+#define SRM_DI1_DW_GEN_1__DI1_CST_1                             IPU_MEMORY_OFFSET+0x00406B4,0x0000C000
+#define SRM_DI1_DW_GEN_1__DI1_PT_6_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00003000
+#define SRM_DI1_DW_GEN_1__DI1_PT_5_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00000C00
+#define SRM_DI1_DW_GEN_1__DI1_PT_4_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00000300
+#define SRM_DI1_DW_GEN_1__DI1_PT_3_1                            IPU_MEMORY_OFFSET+0x00406B4,0x000000C0
+#define SRM_DI1_DW_GEN_1__DI1_PT_2_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00000030
+#define SRM_DI1_DW_GEN_1__DI1_PT_1_1                            IPU_MEMORY_OFFSET+0x00406B4,0x0000000C
+#define SRM_DI1_DW_GEN_1__DI1_PT_0_1                            IPU_MEMORY_OFFSET+0x00406B4,0x00000003
+
+#define SRM_DI1_DW_GEN_2__ADDR                                  IPU_MEMORY_OFFSET+0x00406B8
+#define SRM_DI1_DW_GEN_2__EMPTY                                 IPU_MEMORY_OFFSET+0x00406B8,0x00000000
+#define SRM_DI1_DW_GEN_2__FULL                                  IPU_MEMORY_OFFSET+0x00406B8,0xffffffff
+#define SRM_DI1_DW_GEN_2__DI1_ACCESS_SIZE_2                     IPU_MEMORY_OFFSET+0x00406B8,0xFF000000
+#define SRM_DI1_DW_GEN_2__DI1_COMPONNENT_SIZE_2                 IPU_MEMORY_OFFSET+0x00406B8,0x00FF0000
+#define SRM_DI1_DW_GEN_2__DI1_CST_2                             IPU_MEMORY_OFFSET+0x00406B8,0x0000C000
+#define SRM_DI1_DW_GEN_2__DI1_PT_6_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00003000
+#define SRM_DI1_DW_GEN_2__DI1_PT_5_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00000C00
+#define SRM_DI1_DW_GEN_2__DI1_PT_4_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00000300
+#define SRM_DI1_DW_GEN_2__DI1_PT_3_2                            IPU_MEMORY_OFFSET+0x00406B8,0x000000C0
+#define SRM_DI1_DW_GEN_2__DI1_PT_2_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00000030
+#define SRM_DI1_DW_GEN_2__DI1_PT_1_2                            IPU_MEMORY_OFFSET+0x00406B8,0x0000000C
+#define SRM_DI1_DW_GEN_2__DI1_PT_0_2                            IPU_MEMORY_OFFSET+0x00406B8,0x00000003
+
+#define SRM_DI1_DW_GEN_3__ADDR                                  IPU_MEMORY_OFFSET+0x00406BC
+#define SRM_DI1_DW_GEN_3__EMPTY                                 IPU_MEMORY_OFFSET+0x00406BC,0x00000000
+#define SRM_DI1_DW_GEN_3__FULL                                  IPU_MEMORY_OFFSET+0x00406BC,0xffffffff
+#define SRM_DI1_DW_GEN_3__DI1_ACCESS_SIZE_3                     IPU_MEMORY_OFFSET+0x00406BC,0xFF000000
+#define SRM_DI1_DW_GEN_3__DI1_COMPONNENT_SIZE_3                 IPU_MEMORY_OFFSET+0x00406BC,0x00FF0000
+#define SRM_DI1_DW_GEN_3__DI1_CST_3                             IPU_MEMORY_OFFSET+0x00406BC,0x0000C000
+#define SRM_DI1_DW_GEN_3__DI1_PT_6_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00003000
+#define SRM_DI1_DW_GEN_3__DI1_PT_5_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00000C00
+#define SRM_DI1_DW_GEN_3__DI1_PT_4_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00000300
+#define SRM_DI1_DW_GEN_3__DI1_PT_3_3                            IPU_MEMORY_OFFSET+0x00406BC,0x000000C0
+#define SRM_DI1_DW_GEN_3__DI1_PT_2_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00000030
+#define SRM_DI1_DW_GEN_3__DI1_PT_1_3                            IPU_MEMORY_OFFSET+0x00406BC,0x0000000C
+#define SRM_DI1_DW_GEN_3__DI1_PT_0_3                            IPU_MEMORY_OFFSET+0x00406BC,0x00000003
+
+#define SRM_DI1_DW_GEN_4__ADDR                                  IPU_MEMORY_OFFSET+0x00406C0
+#define SRM_DI1_DW_GEN_4__EMPTY                                 IPU_MEMORY_OFFSET+0x00406C0,0x00000000
+#define SRM_DI1_DW_GEN_4__FULL                                  IPU_MEMORY_OFFSET+0x00406C0,0xffffffff
+#define SRM_DI1_DW_GEN_4__DI1_ACCESS_SIZE_4                     IPU_MEMORY_OFFSET+0x00406C0,0xFF000000
+#define SRM_DI1_DW_GEN_4__DI1_COMPONNENT_SIZE_4                 IPU_MEMORY_OFFSET+0x00406C0,0x00FF0000
+#define SRM_DI1_DW_GEN_4__DI1_CST_4                             IPU_MEMORY_OFFSET+0x00406C0,0x0000C000
+#define SRM_DI1_DW_GEN_4__DI1_PT_6_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00003000
+#define SRM_DI1_DW_GEN_4__DI1_PT_5_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00000C00
+#define SRM_DI1_DW_GEN_4__DI1_PT_4_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00000300
+#define SRM_DI1_DW_GEN_4__DI1_PT_3_4                            IPU_MEMORY_OFFSET+0x00406C0,0x000000C0
+#define SRM_DI1_DW_GEN_4__DI1_PT_2_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00000030
+#define SRM_DI1_DW_GEN_4__DI1_PT_1_4                            IPU_MEMORY_OFFSET+0x00406C0,0x0000000C
+#define SRM_DI1_DW_GEN_4__DI1_PT_0_4                            IPU_MEMORY_OFFSET+0x00406C0,0x00000003
+
+#define SRM_DI1_DW_GEN_5__ADDR                                  IPU_MEMORY_OFFSET+0x00406C4
+#define SRM_DI1_DW_GEN_5__EMPTY                                 IPU_MEMORY_OFFSET+0x00406C4,0x00000000
+#define SRM_DI1_DW_GEN_5__FULL                                  IPU_MEMORY_OFFSET+0x00406C4,0xffffffff
+#define SRM_DI1_DW_GEN_5__DI1_ACCESS_SIZE_5                     IPU_MEMORY_OFFSET+0x00406C4,0xFF000000
+#define SRM_DI1_DW_GEN_5__DI1_COMPONNENT_SIZE_5                 IPU_MEMORY_OFFSET+0x00406C4,0x00FF0000
+#define SRM_DI1_DW_GEN_5__DI1_CST_5                             IPU_MEMORY_OFFSET+0x00406C4,0x0000C000
+#define SRM_DI1_DW_GEN_5__DI1_PT_6_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00003000
+#define SRM_DI1_DW_GEN_5__DI1_PT_5_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00000C00
+#define SRM_DI1_DW_GEN_5__DI1_PT_4_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00000300
+#define SRM_DI1_DW_GEN_5__DI1_PT_3_5                            IPU_MEMORY_OFFSET+0x00406C4,0x000000C0
+#define SRM_DI1_DW_GEN_5__DI1_PT_2_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00000030
+#define SRM_DI1_DW_GEN_5__DI1_PT_1_5                            IPU_MEMORY_OFFSET+0x00406C4,0x0000000C
+#define SRM_DI1_DW_GEN_5__DI1_PT_0_5                            IPU_MEMORY_OFFSET+0x00406C4,0x00000003
+
+#define SRM_DI1_DW_GEN_6__ADDR                                  IPU_MEMORY_OFFSET+0x00406C8
+#define SRM_DI1_DW_GEN_6__EMPTY                                 IPU_MEMORY_OFFSET+0x00406C8,0x00000000
+#define SRM_DI1_DW_GEN_6__FULL                                  IPU_MEMORY_OFFSET+0x00406C8,0xffffffff
+#define SRM_DI1_DW_GEN_6__DI1_ACCESS_SIZE_6                     IPU_MEMORY_OFFSET+0x00406C8,0xFF000000
+#define SRM_DI1_DW_GEN_6__DI1_COMPONNENT_SIZE_6                 IPU_MEMORY_OFFSET+0x00406C8,0x00FF0000
+#define SRM_DI1_DW_GEN_6__DI1_CST_6                             IPU_MEMORY_OFFSET+0x00406C8,0x0000C000
+#define SRM_DI1_DW_GEN_6__DI1_PT_6_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00003000
+#define SRM_DI1_DW_GEN_6__DI1_PT_5_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00000C00
+#define SRM_DI1_DW_GEN_6__DI1_PT_4_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00000300
+#define SRM_DI1_DW_GEN_6__DI1_PT_3_6                            IPU_MEMORY_OFFSET+0x00406C8,0x000000C0
+#define SRM_DI1_DW_GEN_6__DI1_PT_2_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00000030
+#define SRM_DI1_DW_GEN_6__DI1_PT_1_6                            IPU_MEMORY_OFFSET+0x00406C8,0x0000000C
+#define SRM_DI1_DW_GEN_6__DI1_PT_0_6                            IPU_MEMORY_OFFSET+0x00406C8,0x00000003
+
+#define SRM_DI1_DW_GEN_7__ADDR                                  IPU_MEMORY_OFFSET+0x00406CC
+#define SRM_DI1_DW_GEN_7__EMPTY                                 IPU_MEMORY_OFFSET+0x00406CC,0x00000000
+#define SRM_DI1_DW_GEN_7__FULL                                  IPU_MEMORY_OFFSET+0x00406CC,0xffffffff
+#define SRM_DI1_DW_GEN_7__DI1_ACCESS_SIZE_7                     IPU_MEMORY_OFFSET+0x00406CC,0xFF000000
+#define SRM_DI1_DW_GEN_7__DI1_COMPONNENT_SIZE_7                 IPU_MEMORY_OFFSET+0x00406CC,0x00FF0000
+#define SRM_DI1_DW_GEN_7__DI1_CST_7                             IPU_MEMORY_OFFSET+0x00406CC,0x0000C000
+#define SRM_DI1_DW_GEN_7__DI1_PT_6_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00003000
+#define SRM_DI1_DW_GEN_7__DI1_PT_5_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00000C00
+#define SRM_DI1_DW_GEN_7__DI1_PT_4_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00000300
+#define SRM_DI1_DW_GEN_7__DI1_PT_3_7                            IPU_MEMORY_OFFSET+0x00406CC,0x000000C0
+#define SRM_DI1_DW_GEN_7__DI1_PT_2_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00000030
+#define SRM_DI1_DW_GEN_7__DI1_PT_1_7                            IPU_MEMORY_OFFSET+0x00406CC,0x0000000C
+#define SRM_DI1_DW_GEN_7__DI1_PT_0_7                            IPU_MEMORY_OFFSET+0x00406CC,0x00000003
+
+#define SRM_DI1_DW_GEN_8__ADDR                                  IPU_MEMORY_OFFSET+0x00406D0
+#define SRM_DI1_DW_GEN_8__EMPTY                                 IPU_MEMORY_OFFSET+0x00406D0,0x00000000
+#define SRM_DI1_DW_GEN_8__FULL                                  IPU_MEMORY_OFFSET+0x00406D0,0xffffffff
+#define SRM_DI1_DW_GEN_8__DI1_ACCESS_SIZE_8                     IPU_MEMORY_OFFSET+0x00406D0,0xFF000000
+#define SRM_DI1_DW_GEN_8__DI1_COMPONNENT_SIZE_8                 IPU_MEMORY_OFFSET+0x00406D0,0x00FF0000
+#define SRM_DI1_DW_GEN_8__DI1_CST_8                             IPU_MEMORY_OFFSET+0x00406D0,0x0000C000
+#define SRM_DI1_DW_GEN_8__DI1_PT_6_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00003000
+#define SRM_DI1_DW_GEN_8__DI1_PT_5_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00000C00
+#define SRM_DI1_DW_GEN_8__DI1_PT_4_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00000300
+#define SRM_DI1_DW_GEN_8__DI1_PT_3_8                            IPU_MEMORY_OFFSET+0x00406D0,0x000000C0
+#define SRM_DI1_DW_GEN_8__DI1_PT_2_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00000030
+#define SRM_DI1_DW_GEN_8__DI1_PT_1_8                            IPU_MEMORY_OFFSET+0x00406D0,0x0000000C
+#define SRM_DI1_DW_GEN_8__DI1_PT_0_8                            IPU_MEMORY_OFFSET+0x00406D0,0x00000003
+
+#define SRM_DI1_DW_GEN_9__ADDR                                  IPU_MEMORY_OFFSET+0x00406D4
+#define SRM_DI1_DW_GEN_9__EMPTY                                 IPU_MEMORY_OFFSET+0x00406D4,0x00000000
+#define SRM_DI1_DW_GEN_9__FULL                                  IPU_MEMORY_OFFSET+0x00406D4,0xffffffff
+#define SRM_DI1_DW_GEN_9__DI1_ACCESS_SIZE_9                     IPU_MEMORY_OFFSET+0x00406D4,0xFF000000
+#define SRM_DI1_DW_GEN_9__DI1_COMPONNENT_SIZE_9                 IPU_MEMORY_OFFSET+0x00406D4,0x00FF0000
+#define SRM_DI1_DW_GEN_9__DI1_CST_9                             IPU_MEMORY_OFFSET+0x00406D4,0x0000C000
+#define SRM_DI1_DW_GEN_9__DI1_PT_6_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00003000
+#define SRM_DI1_DW_GEN_9__DI1_PT_5_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00000C00
+#define SRM_DI1_DW_GEN_9__DI1_PT_4_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00000300
+#define SRM_DI1_DW_GEN_9__DI1_PT_3_9                            IPU_MEMORY_OFFSET+0x00406D4,0x000000C0
+#define SRM_DI1_DW_GEN_9__DI1_PT_2_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00000030
+#define SRM_DI1_DW_GEN_9__DI1_PT_1_9                            IPU_MEMORY_OFFSET+0x00406D4,0x0000000C
+#define SRM_DI1_DW_GEN_9__DI1_PT_0_9                            IPU_MEMORY_OFFSET+0x00406D4,0x00000003
+
+#define SRM_DI1_DW_GEN_10__ADDR                                 IPU_MEMORY_OFFSET+0x00406D8
+#define SRM_DI1_DW_GEN_10__EMPTY                                IPU_MEMORY_OFFSET+0x00406D8,0x00000000
+#define SRM_DI1_DW_GEN_10__FULL                                 IPU_MEMORY_OFFSET+0x00406D8,0xffffffff
+#define SRM_DI1_DW_GEN_10__DI1_ACCESS_SIZE_10                   IPU_MEMORY_OFFSET+0x00406D8,0xFF000000
+#define SRM_DI1_DW_GEN_10__DI1_COMPONNENT_SIZE_10               IPU_MEMORY_OFFSET+0x00406D8,0x00FF0000
+#define SRM_DI1_DW_GEN_10__DI1_CST_10                           IPU_MEMORY_OFFSET+0x00406D8,0x0000C000
+#define SRM_DI1_DW_GEN_10__DI1_PT_6_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00003000
+#define SRM_DI1_DW_GEN_10__DI1_PT_5_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00000C00
+#define SRM_DI1_DW_GEN_10__DI1_PT_4_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00000300
+#define SRM_DI1_DW_GEN_10__DI1_PT_3_10                          IPU_MEMORY_OFFSET+0x00406D8,0x000000C0
+#define SRM_DI1_DW_GEN_10__DI1_PT_2_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00000030
+#define SRM_DI1_DW_GEN_10__DI1_PT_1_10                          IPU_MEMORY_OFFSET+0x00406D8,0x0000000C
+#define SRM_DI1_DW_GEN_10__DI1_PT_0_10                          IPU_MEMORY_OFFSET+0x00406D8,0x00000003
+
+#define SRM_DI1_DW_GEN_11__ADDR                                 IPU_MEMORY_OFFSET+0x00406DC
+#define SRM_DI1_DW_GEN_11__EMPTY                                IPU_MEMORY_OFFSET+0x00406DC,0x00000000
+#define SRM_DI1_DW_GEN_11__FULL                                 IPU_MEMORY_OFFSET+0x00406DC,0xffffffff
+#define SRM_DI1_DW_GEN_11__DI1_ACCESS_SIZE_11                   IPU_MEMORY_OFFSET+0x00406DC,0xFF000000
+#define SRM_DI1_DW_GEN_11__DI1_COMPONNENT_SIZE_11               IPU_MEMORY_OFFSET+0x00406DC,0x00FF0000
+#define SRM_DI1_DW_GEN_11__DI1_CST_11                           IPU_MEMORY_OFFSET+0x00406DC,0x0000C000
+#define SRM_DI1_DW_GEN_11__DI1_PT_6_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00003000
+#define SRM_DI1_DW_GEN_11__DI1_PT_5_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00000C00
+#define SRM_DI1_DW_GEN_11__DI1_PT_4_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00000300
+#define SRM_DI1_DW_GEN_11__DI1_PT_3_11                          IPU_MEMORY_OFFSET+0x00406DC,0x000000C0
+#define SRM_DI1_DW_GEN_11__DI1_PT_2_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00000030
+#define SRM_DI1_DW_GEN_11__DI1_PT_1_11                          IPU_MEMORY_OFFSET+0x00406DC,0x0000000C
+#define SRM_DI1_DW_GEN_11__DI1_PT_0_11                          IPU_MEMORY_OFFSET+0x00406DC,0x00000003
+
+#define SRM_DI1_DW_SET0_0__ADDR                                 IPU_MEMORY_OFFSET+0x00406E0
+#define SRM_DI1_DW_SET0_0__EMPTY                                IPU_MEMORY_OFFSET+0x00406E0,0x00000000
+#define SRM_DI1_DW_SET0_0__FULL                                 IPU_MEMORY_OFFSET+0x00406E0,0xffffffff
+#define SRM_DI1_DW_SET0_0__DI1_DATA_CNT_DOWN0_0                 IPU_MEMORY_OFFSET+0x00406E0,0x01FF0000
+#define SRM_DI1_DW_SET0_0__DI1_DATA_CNT_UP0_0                   IPU_MEMORY_OFFSET+0x00406E0,0x000001FF
+
+#define SRM_DI1_DW_SET0_1__ADDR                                 IPU_MEMORY_OFFSET+0x00406E4
+#define SRM_DI1_DW_SET0_1__EMPTY                                IPU_MEMORY_OFFSET+0x00406E4,0x00000000
+#define SRM_DI1_DW_SET0_1__FULL                                 IPU_MEMORY_OFFSET+0x00406E4,0xffffffff
+#define SRM_DI1_DW_SET0_1__DI1_DATA_CNT_DOWN0_1                 IPU_MEMORY_OFFSET+0x00406E4,0x01FF0000
+#define SRM_DI1_DW_SET0_1__DI1_DATA_CNT_UP0_1                   IPU_MEMORY_OFFSET+0x00406E4,0x000001FF
+
+#define SRM_DI1_DW_SET0_2__ADDR                                 IPU_MEMORY_OFFSET+0x00406E8
+#define SRM_DI1_DW_SET0_2__EMPTY                                IPU_MEMORY_OFFSET+0x00406E8,0x00000000
+#define SRM_DI1_DW_SET0_2__FULL                                 IPU_MEMORY_OFFSET+0x00406E8,0xffffffff
+#define SRM_DI1_DW_SET0_2__DI1_DATA_CNT_DOWN0_2                 IPU_MEMORY_OFFSET+0x00406E8,0x01FF0000
+#define SRM_DI1_DW_SET0_2__DI1_DATA_CNT_UP0_2                   IPU_MEMORY_OFFSET+0x00406E8,0x000001FF
+
+#define SRM_DI1_DW_SET0_3__ADDR                                 IPU_MEMORY_OFFSET+0x00406EC
+#define SRM_DI1_DW_SET0_3__EMPTY                                IPU_MEMORY_OFFSET+0x00406EC,0x00000000
+#define SRM_DI1_DW_SET0_3__FULL                                 IPU_MEMORY_OFFSET+0x00406EC,0xffffffff
+#define SRM_DI1_DW_SET0_3__DI1_DATA_CNT_DOWN0_3                 IPU_MEMORY_OFFSET+0x00406EC,0x01FF0000
+#define SRM_DI1_DW_SET0_3__DI1_DATA_CNT_UP0_3                   IPU_MEMORY_OFFSET+0x00406EC,0x000001FF
+
+#define SRM_DI1_DW_SET0_4__ADDR                                 IPU_MEMORY_OFFSET+0x00406F0
+#define SRM_DI1_DW_SET0_4__EMPTY                                IPU_MEMORY_OFFSET+0x00406F0,0x00000000
+#define SRM_DI1_DW_SET0_4__FULL                                 IPU_MEMORY_OFFSET+0x00406F0,0xffffffff
+#define SRM_DI1_DW_SET0_4__DI1_DATA_CNT_DOWN0_4                 IPU_MEMORY_OFFSET+0x00406F0,0x01FF0000
+#define SRM_DI1_DW_SET0_4__DI1_DATA_CNT_UP0_4                   IPU_MEMORY_OFFSET+0x00406F0,0x000001FF
+
+#define SRM_DI1_DW_SET0_5__ADDR                                 IPU_MEMORY_OFFSET+0x00406F4
+#define SRM_DI1_DW_SET0_5__EMPTY                                IPU_MEMORY_OFFSET+0x00406F4,0x00000000
+#define SRM_DI1_DW_SET0_5__FULL                                 IPU_MEMORY_OFFSET+0x00406F4,0xffffffff
+#define SRM_DI1_DW_SET0_5__DI1_DATA_CNT_DOWN0_5                 IPU_MEMORY_OFFSET+0x00406F4,0x01FF0000
+#define SRM_DI1_DW_SET0_5__DI1_DATA_CNT_UP0_5                   IPU_MEMORY_OFFSET+0x00406F4,0x000001FF
+
+#define SRM_DI1_DW_SET0_6__ADDR                                 IPU_MEMORY_OFFSET+0x00406F8
+#define SRM_DI1_DW_SET0_6__EMPTY                                IPU_MEMORY_OFFSET+0x00406F8,0x00000000
+#define SRM_DI1_DW_SET0_6__FULL                                 IPU_MEMORY_OFFSET+0x00406F8,0xffffffff
+#define SRM_DI1_DW_SET0_6__DI1_DATA_CNT_DOWN0_6                 IPU_MEMORY_OFFSET+0x00406F8,0x01FF0000
+#define SRM_DI1_DW_SET0_6__DI1_DATA_CNT_UP0_6                   IPU_MEMORY_OFFSET+0x00406F8,0x000001FF
+
+#define SRM_DI1_DW_SET0_7__ADDR                                 IPU_MEMORY_OFFSET+0x00406FC
+#define SRM_DI1_DW_SET0_7__EMPTY                                IPU_MEMORY_OFFSET+0x00406FC,0x00000000
+#define SRM_DI1_DW_SET0_7__FULL                                 IPU_MEMORY_OFFSET+0x00406FC,0xffffffff
+#define SRM_DI1_DW_SET0_7__DI1_DATA_CNT_DOWN0_7                 IPU_MEMORY_OFFSET+0x00406FC,0x01FF0000
+#define SRM_DI1_DW_SET0_7__DI1_DATA_CNT_UP0_7                   IPU_MEMORY_OFFSET+0x00406FC,0x000001FF
+
+#define SRM_DI1_DW_SET0_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040700
+#define SRM_DI1_DW_SET0_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040700,0x00000000
+#define SRM_DI1_DW_SET0_8__FULL                                 IPU_MEMORY_OFFSET+0x0040700,0xffffffff
+#define SRM_DI1_DW_SET0_8__DI1_DATA_CNT_DOWN0_8                 IPU_MEMORY_OFFSET+0x0040700,0x01FF0000
+#define SRM_DI1_DW_SET0_8__DI1_DATA_CNT_UP0_8                   IPU_MEMORY_OFFSET+0x0040700,0x000001FF
+
+#define SRM_DI1_DW_SET0_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040704
+#define SRM_DI1_DW_SET0_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040704,0x00000000
+#define SRM_DI1_DW_SET0_9__FULL                                 IPU_MEMORY_OFFSET+0x0040704,0xffffffff
+#define SRM_DI1_DW_SET0_9__DI1_DATA_CNT_DOWN0_9                 IPU_MEMORY_OFFSET+0x0040704,0x01FF0000
+#define SRM_DI1_DW_SET0_9__DI1_DATA_CNT_UP0_9                   IPU_MEMORY_OFFSET+0x0040704,0x000001FF
+
+#define SRM_DI1_DW_SET0_10__ADDR                                IPU_MEMORY_OFFSET+0x0040708
+#define SRM_DI1_DW_SET0_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040708,0x00000000
+#define SRM_DI1_DW_SET0_10__FULL                                IPU_MEMORY_OFFSET+0x0040708,0xffffffff
+#define SRM_DI1_DW_SET0_10__DI1_DATA_CNT_DOWN0_10               IPU_MEMORY_OFFSET+0x0040708,0x01FF0000
+#define SRM_DI1_DW_SET0_10__DI1_DATA_CNT_UP0_10                 IPU_MEMORY_OFFSET+0x0040708,0x000001FF
+
+#define SRM_DI1_DW_SET0_11__ADDR                                IPU_MEMORY_OFFSET+0x004070C
+#define SRM_DI1_DW_SET0_11__EMPTY                               IPU_MEMORY_OFFSET+0x004070C,0x00000000
+#define SRM_DI1_DW_SET0_11__FULL                                IPU_MEMORY_OFFSET+0x004070C,0xffffffff
+#define SRM_DI1_DW_SET0_11__DI1_DATA_CNT_DOWN0_11               IPU_MEMORY_OFFSET+0x004070C,0x01FF0000
+#define SRM_DI1_DW_SET0_11__DI1_DATA_CNT_UP0_11                 IPU_MEMORY_OFFSET+0x004070C,0x000001FF
+
+#define SRM_DI1_DW_SET1_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040710
+#define SRM_DI1_DW_SET1_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040710,0x00000000
+#define SRM_DI1_DW_SET1_0__FULL                                 IPU_MEMORY_OFFSET+0x0040710,0xffffffff
+#define SRM_DI1_DW_SET1_0__DI1_DATA_CNT_DOWN1_0                 IPU_MEMORY_OFFSET+0x0040710,0x01FF0000
+#define SRM_DI1_DW_SET1_0__DI1_DATA_CNT_UP1_0                   IPU_MEMORY_OFFSET+0x0040710,0x000001FF
+
+#define SRM_DI1_DW_SET1_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040714
+#define SRM_DI1_DW_SET1_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040714,0x00000000
+#define SRM_DI1_DW_SET1_1__FULL                                 IPU_MEMORY_OFFSET+0x0040714,0xffffffff
+#define SRM_DI1_DW_SET1_1__DI1_DATA_CNT_DOWN1_1                 IPU_MEMORY_OFFSET+0x0040714,0x01FF0000
+#define SRM_DI1_DW_SET1_1__DI1_DATA_CNT_UP1_1                   IPU_MEMORY_OFFSET+0x0040714,0x000001FF
+
+#define SRM_DI1_DW_SET1_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040718
+#define SRM_DI1_DW_SET1_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040718,0x00000000
+#define SRM_DI1_DW_SET1_2__FULL                                 IPU_MEMORY_OFFSET+0x0040718,0xffffffff
+#define SRM_DI1_DW_SET1_2__DI1_DATA_CNT_DOWN1_2                 IPU_MEMORY_OFFSET+0x0040718,0x01FF0000
+#define SRM_DI1_DW_SET1_2__DI1_DATA_CNT_UP1_2                   IPU_MEMORY_OFFSET+0x0040718,0x000001FF
+
+#define SRM_DI1_DW_SET1_3__ADDR                                 IPU_MEMORY_OFFSET+0x004071C
+#define SRM_DI1_DW_SET1_3__EMPTY                                IPU_MEMORY_OFFSET+0x004071C,0x00000000
+#define SRM_DI1_DW_SET1_3__FULL                                 IPU_MEMORY_OFFSET+0x004071C,0xffffffff
+#define SRM_DI1_DW_SET1_3__DI1_DATA_CNT_DOWN1_3                 IPU_MEMORY_OFFSET+0x004071C,0x01FF0000
+#define SRM_DI1_DW_SET1_3__DI1_DATA_CNT_UP1_3                   IPU_MEMORY_OFFSET+0x004071C,0x000001FF
+
+#define SRM_DI1_DW_SET1_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040720
+#define SRM_DI1_DW_SET1_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040720,0x00000000
+#define SRM_DI1_DW_SET1_4__FULL                                 IPU_MEMORY_OFFSET+0x0040720,0xffffffff
+#define SRM_DI1_DW_SET1_4__DI1_DATA_CNT_DOWN1_4                 IPU_MEMORY_OFFSET+0x0040720,0x01FF0000
+#define SRM_DI1_DW_SET1_4__DI1_DATA_CNT_UP1_4                   IPU_MEMORY_OFFSET+0x0040720,0x000001FF
+
+#define SRM_DI1_DW_SET1_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040724
+#define SRM_DI1_DW_SET1_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040724,0x00000000
+#define SRM_DI1_DW_SET1_5__FULL                                 IPU_MEMORY_OFFSET+0x0040724,0xffffffff
+#define SRM_DI1_DW_SET1_5__DI1_DATA_CNT_DOWN1_5                 IPU_MEMORY_OFFSET+0x0040724,0x01FF0000
+#define SRM_DI1_DW_SET1_5__DI1_DATA_CNT_UP1_5                   IPU_MEMORY_OFFSET+0x0040724,0x000001FF
+
+#define SRM_DI1_DW_SET1_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040728
+#define SRM_DI1_DW_SET1_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040728,0x00000000
+#define SRM_DI1_DW_SET1_6__FULL                                 IPU_MEMORY_OFFSET+0x0040728,0xffffffff
+#define SRM_DI1_DW_SET1_6__DI1_DATA_CNT_DOWN1_6                 IPU_MEMORY_OFFSET+0x0040728,0x01FF0000
+#define SRM_DI1_DW_SET1_6__DI1_DATA_CNT_UP1_6                   IPU_MEMORY_OFFSET+0x0040728,0x000001FF
+
+#define SRM_DI1_DW_SET1_7__ADDR                                 IPU_MEMORY_OFFSET+0x004072C
+#define SRM_DI1_DW_SET1_7__EMPTY                                IPU_MEMORY_OFFSET+0x004072C,0x00000000
+#define SRM_DI1_DW_SET1_7__FULL                                 IPU_MEMORY_OFFSET+0x004072C,0xffffffff
+#define SRM_DI1_DW_SET1_7__DI1_DATA_CNT_DOWN1_7                 IPU_MEMORY_OFFSET+0x004072C,0x01FF0000
+#define SRM_DI1_DW_SET1_7__DI1_DATA_CNT_UP1_7                   IPU_MEMORY_OFFSET+0x004072C,0x000001FF
+
+#define SRM_DI1_DW_SET1_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040730
+#define SRM_DI1_DW_SET1_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040730,0x00000000
+#define SRM_DI1_DW_SET1_8__FULL                                 IPU_MEMORY_OFFSET+0x0040730,0xffffffff
+#define SRM_DI1_DW_SET1_8__DI1_DATA_CNT_DOWN1_8                 IPU_MEMORY_OFFSET+0x0040730,0x01FF0000
+#define SRM_DI1_DW_SET1_8__DI1_DATA_CNT_UP1_8                   IPU_MEMORY_OFFSET+0x0040730,0x000001FF
+
+#define SRM_DI1_DW_SET1_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040734
+#define SRM_DI1_DW_SET1_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040734,0x00000000
+#define SRM_DI1_DW_SET1_9__FULL                                 IPU_MEMORY_OFFSET+0x0040734,0xffffffff
+#define SRM_DI1_DW_SET1_9__DI1_DATA_CNT_DOWN1_9                 IPU_MEMORY_OFFSET+0x0040734,0x01FF0000
+#define SRM_DI1_DW_SET1_9__DI1_DATA_CNT_UP1_9                   IPU_MEMORY_OFFSET+0x0040734,0x000001FF
+
+#define SRM_DI1_DW_SET1_10__ADDR                                IPU_MEMORY_OFFSET+0x0040738
+#define SRM_DI1_DW_SET1_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040738,0x00000000
+#define SRM_DI1_DW_SET1_10__FULL                                IPU_MEMORY_OFFSET+0x0040738,0xffffffff
+#define SRM_DI1_DW_SET1_10__DI1_DATA_CNT_DOWN1_10               IPU_MEMORY_OFFSET+0x0040738,0x01FF0000
+#define SRM_DI1_DW_SET1_10__DI1_DATA_CNT_UP1_10                 IPU_MEMORY_OFFSET+0x0040738,0x000001FF
+
+#define SRM_DI1_DW_SET1_11__ADDR                                IPU_MEMORY_OFFSET+0x004073C
+#define SRM_DI1_DW_SET1_11__EMPTY                               IPU_MEMORY_OFFSET+0x004073C,0x00000000
+#define SRM_DI1_DW_SET1_11__FULL                                IPU_MEMORY_OFFSET+0x004073C,0xffffffff
+#define SRM_DI1_DW_SET1_11__DI1_DATA_CNT_DOWN1_11               IPU_MEMORY_OFFSET+0x004073C,0x01FF0000
+#define SRM_DI1_DW_SET1_11__DI1_DATA_CNT_UP1_11                 IPU_MEMORY_OFFSET+0x004073C,0x000001FF
+
+#define SRM_DI1_DW_SET2_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040740
+#define SRM_DI1_DW_SET2_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040740,0x00000000
+#define SRM_DI1_DW_SET2_0__FULL                                 IPU_MEMORY_OFFSET+0x0040740,0xffffffff
+#define SRM_DI1_DW_SET2_0__DI1_DATA_CNT_DOWN2_0                 IPU_MEMORY_OFFSET+0x0040740,0x01FF0000
+#define SRM_DI1_DW_SET2_0__DI1_DATA_CNT_UP2_0                   IPU_MEMORY_OFFSET+0x0040740,0x000001FF
+
+#define SRM_DI1_DW_SET2_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040744
+#define SRM_DI1_DW_SET2_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040744,0x00000000
+#define SRM_DI1_DW_SET2_1__FULL                                 IPU_MEMORY_OFFSET+0x0040744,0xffffffff
+#define SRM_DI1_DW_SET2_1__DI1_DATA_CNT_DOWN2_1                 IPU_MEMORY_OFFSET+0x0040744,0x01FF0000
+#define SRM_DI1_DW_SET2_1__DI1_DATA_CNT_UP2_1                   IPU_MEMORY_OFFSET+0x0040744,0x000001FF
+
+#define SRM_DI1_DW_SET2_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040748
+#define SRM_DI1_DW_SET2_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040748,0x00000000
+#define SRM_DI1_DW_SET2_2__FULL                                 IPU_MEMORY_OFFSET+0x0040748,0xffffffff
+#define SRM_DI1_DW_SET2_2__DI1_DATA_CNT_DOWN2_2                 IPU_MEMORY_OFFSET+0x0040748,0x01FF0000
+#define SRM_DI1_DW_SET2_2__DI1_DATA_CNT_UP2_2                   IPU_MEMORY_OFFSET+0x0040748,0x000001FF
+
+#define SRM_DI1_DW_SET2_3__ADDR                                 IPU_MEMORY_OFFSET+0x004074C
+#define SRM_DI1_DW_SET2_3__EMPTY                                IPU_MEMORY_OFFSET+0x004074C,0x00000000
+#define SRM_DI1_DW_SET2_3__FULL                                 IPU_MEMORY_OFFSET+0x004074C,0xffffffff
+#define SRM_DI1_DW_SET2_3__DI1_DATA_CNT_DOWN2_3                 IPU_MEMORY_OFFSET+0x004074C,0x01FF0000
+#define SRM_DI1_DW_SET2_3__DI1_DATA_CNT_UP2_3                   IPU_MEMORY_OFFSET+0x004074C,0x000001FF
+
+#define SRM_DI1_DW_SET2_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040750
+#define SRM_DI1_DW_SET2_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040750,0x00000000
+#define SRM_DI1_DW_SET2_4__FULL                                 IPU_MEMORY_OFFSET+0x0040750,0xffffffff
+#define SRM_DI1_DW_SET2_4__DI1_DATA_CNT_DOWN2_4                 IPU_MEMORY_OFFSET+0x0040750,0x01FF0000
+#define SRM_DI1_DW_SET2_4__DI1_DATA_CNT_UP2_4                   IPU_MEMORY_OFFSET+0x0040750,0x000001FF
+
+#define SRM_DI1_DW_SET2_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040754
+#define SRM_DI1_DW_SET2_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040754,0x00000000
+#define SRM_DI1_DW_SET2_5__FULL                                 IPU_MEMORY_OFFSET+0x0040754,0xffffffff
+#define SRM_DI1_DW_SET2_5__DI1_DATA_CNT_DOWN2_5                 IPU_MEMORY_OFFSET+0x0040754,0x01FF0000
+#define SRM_DI1_DW_SET2_5__DI1_DATA_CNT_UP2_5                   IPU_MEMORY_OFFSET+0x0040754,0x000001FF
+
+#define SRM_DI1_DW_SET2_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040758
+#define SRM_DI1_DW_SET2_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040758,0x00000000
+#define SRM_DI1_DW_SET2_6__FULL                                 IPU_MEMORY_OFFSET+0x0040758,0xffffffff
+#define SRM_DI1_DW_SET2_6__DI1_DATA_CNT_DOWN2_6                 IPU_MEMORY_OFFSET+0x0040758,0x01FF0000
+#define SRM_DI1_DW_SET2_6__DI1_DATA_CNT_UP2_6                   IPU_MEMORY_OFFSET+0x0040758,0x000001FF
+
+#define SRM_DI1_DW_SET2_7__ADDR                                 IPU_MEMORY_OFFSET+0x004075C
+#define SRM_DI1_DW_SET2_7__EMPTY                                IPU_MEMORY_OFFSET+0x004075C,0x00000000
+#define SRM_DI1_DW_SET2_7__FULL                                 IPU_MEMORY_OFFSET+0x004075C,0xffffffff
+#define SRM_DI1_DW_SET2_7__DI1_DATA_CNT_DOWN2_7                 IPU_MEMORY_OFFSET+0x004075C,0x01FF0000
+#define SRM_DI1_DW_SET2_7__DI1_DATA_CNT_UP2_7                   IPU_MEMORY_OFFSET+0x004075C,0x000001FF
+
+#define SRM_DI1_DW_SET2_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040760
+#define SRM_DI1_DW_SET2_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040760,0x00000000
+#define SRM_DI1_DW_SET2_8__FULL                                 IPU_MEMORY_OFFSET+0x0040760,0xffffffff
+#define SRM_DI1_DW_SET2_8__DI1_DATA_CNT_DOWN2_8                 IPU_MEMORY_OFFSET+0x0040760,0x01FF0000
+#define SRM_DI1_DW_SET2_8__DI1_DATA_CNT_UP2_8                   IPU_MEMORY_OFFSET+0x0040760,0x000001FF
+
+#define SRM_DI1_DW_SET2_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040764
+#define SRM_DI1_DW_SET2_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040764,0x00000000
+#define SRM_DI1_DW_SET2_9__FULL                                 IPU_MEMORY_OFFSET+0x0040764,0xffffffff
+#define SRM_DI1_DW_SET2_9__DI1_DATA_CNT_DOWN2_9                 IPU_MEMORY_OFFSET+0x0040764,0x01FF0000
+#define SRM_DI1_DW_SET2_9__DI1_DATA_CNT_UP2_9                   IPU_MEMORY_OFFSET+0x0040764,0x000001FF
+
+#define SRM_DI1_DW_SET2_10__ADDR                                IPU_MEMORY_OFFSET+0x0040768
+#define SRM_DI1_DW_SET2_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040768,0x00000000
+#define SRM_DI1_DW_SET2_10__FULL                                IPU_MEMORY_OFFSET+0x0040768,0xffffffff
+#define SRM_DI1_DW_SET2_10__DI1_DATA_CNT_DOWN2_10               IPU_MEMORY_OFFSET+0x0040768,0x01FF0000
+#define SRM_DI1_DW_SET2_10__DI1_DATA_CNT_UP2_10                 IPU_MEMORY_OFFSET+0x0040768,0x000001FF
+
+#define SRM_DI1_DW_SET2_11__ADDR                                IPU_MEMORY_OFFSET+0x004076C
+#define SRM_DI1_DW_SET2_11__EMPTY                               IPU_MEMORY_OFFSET+0x004076C,0x00000000
+#define SRM_DI1_DW_SET2_11__FULL                                IPU_MEMORY_OFFSET+0x004076C,0xffffffff
+#define SRM_DI1_DW_SET2_11__DI1_DATA_CNT_DOWN2_11               IPU_MEMORY_OFFSET+0x004076C,0x01FF0000
+#define SRM_DI1_DW_SET2_11__DI1_DATA_CNT_UP2_11                 IPU_MEMORY_OFFSET+0x004076C,0x000001FF
+
+#define SRM_DI1_DW_SET3_0__ADDR                                 IPU_MEMORY_OFFSET+0x0040770
+#define SRM_DI1_DW_SET3_0__EMPTY                                IPU_MEMORY_OFFSET+0x0040770,0x00000000
+#define SRM_DI1_DW_SET3_0__FULL                                 IPU_MEMORY_OFFSET+0x0040770,0xffffffff
+#define SRM_DI1_DW_SET3_0__DI1_DATA_CNT_DOWN3_0                 IPU_MEMORY_OFFSET+0x0040770,0x01FF0000
+#define SRM_DI1_DW_SET3_0__DI1_DATA_CNT_UP3_0                   IPU_MEMORY_OFFSET+0x0040770,0x000001FF
+
+#define SRM_DI1_DW_SET3_1__ADDR                                 IPU_MEMORY_OFFSET+0x0040774
+#define SRM_DI1_DW_SET3_1__EMPTY                                IPU_MEMORY_OFFSET+0x0040774,0x00000000
+#define SRM_DI1_DW_SET3_1__FULL                                 IPU_MEMORY_OFFSET+0x0040774,0xffffffff
+#define SRM_DI1_DW_SET3_1__DI1_DATA_CNT_DOWN3_1                 IPU_MEMORY_OFFSET+0x0040774,0x01FF0000
+#define SRM_DI1_DW_SET3_1__DI1_DATA_CNT_UP3_1                   IPU_MEMORY_OFFSET+0x0040774,0x000001FF
+
+#define SRM_DI1_DW_SET3_2__ADDR                                 IPU_MEMORY_OFFSET+0x0040778
+#define SRM_DI1_DW_SET3_2__EMPTY                                IPU_MEMORY_OFFSET+0x0040778,0x00000000
+#define SRM_DI1_DW_SET3_2__FULL                                 IPU_MEMORY_OFFSET+0x0040778,0xffffffff
+#define SRM_DI1_DW_SET3_2__DI1_DATA_CNT_DOWN3_2                 IPU_MEMORY_OFFSET+0x0040778,0x01FF0000
+#define SRM_DI1_DW_SET3_2__DI1_DATA_CNT_UP3_2                   IPU_MEMORY_OFFSET+0x0040778,0x000001FF
+
+#define SRM_DI1_DW_SET3_3__ADDR                                 IPU_MEMORY_OFFSET+0x004077C
+#define SRM_DI1_DW_SET3_3__EMPTY                                IPU_MEMORY_OFFSET+0x004077C,0x00000000
+#define SRM_DI1_DW_SET3_3__FULL                                 IPU_MEMORY_OFFSET+0x004077C,0xffffffff
+#define SRM_DI1_DW_SET3_3__DI1_DATA_CNT_DOWN3_3                 IPU_MEMORY_OFFSET+0x004077C,0x01FF0000
+#define SRM_DI1_DW_SET3_3__DI1_DATA_CNT_UP3_3                   IPU_MEMORY_OFFSET+0x004077C,0x000001FF
+
+#define SRM_DI1_DW_SET3_4__ADDR                                 IPU_MEMORY_OFFSET+0x0040780
+#define SRM_DI1_DW_SET3_4__EMPTY                                IPU_MEMORY_OFFSET+0x0040780,0x00000000
+#define SRM_DI1_DW_SET3_4__FULL                                 IPU_MEMORY_OFFSET+0x0040780,0xffffffff
+#define SRM_DI1_DW_SET3_4__DI1_DATA_CNT_DOWN3_4                 IPU_MEMORY_OFFSET+0x0040780,0x01FF0000
+#define SRM_DI1_DW_SET3_4__DI1_DATA_CNT_UP3_4                   IPU_MEMORY_OFFSET+0x0040780,0x000001FF
+
+#define SRM_DI1_DW_SET3_5__ADDR                                 IPU_MEMORY_OFFSET+0x0040784
+#define SRM_DI1_DW_SET3_5__EMPTY                                IPU_MEMORY_OFFSET+0x0040784,0x00000000
+#define SRM_DI1_DW_SET3_5__FULL                                 IPU_MEMORY_OFFSET+0x0040784,0xffffffff
+#define SRM_DI1_DW_SET3_5__DI1_DATA_CNT_DOWN3_5                 IPU_MEMORY_OFFSET+0x0040784,0x01FF0000
+#define SRM_DI1_DW_SET3_5__DI1_DATA_CNT_UP3_5                   IPU_MEMORY_OFFSET+0x0040784,0x000001FF
+
+#define SRM_DI1_DW_SET3_6__ADDR                                 IPU_MEMORY_OFFSET+0x0040788
+#define SRM_DI1_DW_SET3_6__EMPTY                                IPU_MEMORY_OFFSET+0x0040788,0x00000000
+#define SRM_DI1_DW_SET3_6__FULL                                 IPU_MEMORY_OFFSET+0x0040788,0xffffffff
+#define SRM_DI1_DW_SET3_6__DI1_DATA_CNT_DOWN3_6                 IPU_MEMORY_OFFSET+0x0040788,0x01FF0000
+#define SRM_DI1_DW_SET3_6__DI1_DATA_CNT_UP3_6                   IPU_MEMORY_OFFSET+0x0040788,0x000001FF
+
+#define SRM_DI1_DW_SET3_7__ADDR                                 IPU_MEMORY_OFFSET+0x004078C
+#define SRM_DI1_DW_SET3_7__EMPTY                                IPU_MEMORY_OFFSET+0x004078C,0x00000000
+#define SRM_DI1_DW_SET3_7__FULL                                 IPU_MEMORY_OFFSET+0x004078C,0xffffffff
+#define SRM_DI1_DW_SET3_7__DI1_DATA_CNT_DOWN3_7                 IPU_MEMORY_OFFSET+0x004078C,0x01FF0000
+#define SRM_DI1_DW_SET3_7__DI1_DATA_CNT_UP3_7                   IPU_MEMORY_OFFSET+0x004078C,0x000001FF
+
+#define SRM_DI1_DW_SET3_8__ADDR                                 IPU_MEMORY_OFFSET+0x0040790
+#define SRM_DI1_DW_SET3_8__EMPTY                                IPU_MEMORY_OFFSET+0x0040790,0x00000000
+#define SRM_DI1_DW_SET3_8__FULL                                 IPU_MEMORY_OFFSET+0x0040790,0xffffffff
+#define SRM_DI1_DW_SET3_8__DI1_DATA_CNT_DOWN3_8                 IPU_MEMORY_OFFSET+0x0040790,0x01FF0000
+#define SRM_DI1_DW_SET3_8__DI1_DATA_CNT_UP3_8                   IPU_MEMORY_OFFSET+0x0040790,0x000001FF
+
+#define SRM_DI1_DW_SET3_9__ADDR                                 IPU_MEMORY_OFFSET+0x0040794
+#define SRM_DI1_DW_SET3_9__EMPTY                                IPU_MEMORY_OFFSET+0x0040794,0x00000000
+#define SRM_DI1_DW_SET3_9__FULL                                 IPU_MEMORY_OFFSET+0x0040794,0xffffffff
+#define SRM_DI1_DW_SET3_9__DI1_DATA_CNT_DOWN3_9                 IPU_MEMORY_OFFSET+0x0040794,0x01FF0000
+#define SRM_DI1_DW_SET3_9__DI1_DATA_CNT_UP3_9                   IPU_MEMORY_OFFSET+0x0040794,0x000001FF
+
+#define SRM_DI1_DW_SET3_10__ADDR                                IPU_MEMORY_OFFSET+0x0040798
+#define SRM_DI1_DW_SET3_10__EMPTY                               IPU_MEMORY_OFFSET+0x0040798,0x00000000
+#define SRM_DI1_DW_SET3_10__FULL                                IPU_MEMORY_OFFSET+0x0040798,0xffffffff
+#define SRM_DI1_DW_SET3_10__DI1_DATA_CNT_DOWN3_10               IPU_MEMORY_OFFSET+0x0040798,0x01FF0000
+#define SRM_DI1_DW_SET3_10__DI1_DATA_CNT_UP3_10                 IPU_MEMORY_OFFSET+0x0040798,0x000001FF
+
+#define SRM_DI1_DW_SET3_11__ADDR                                IPU_MEMORY_OFFSET+0x004079C
+#define SRM_DI1_DW_SET3_11__EMPTY                               IPU_MEMORY_OFFSET+0x004079C,0x00000000
+#define SRM_DI1_DW_SET3_11__FULL                                IPU_MEMORY_OFFSET+0x004079C,0xffffffff
+#define SRM_DI1_DW_SET3_11__DI1_DATA_CNT_DOWN3_11               IPU_MEMORY_OFFSET+0x004079C,0x01FF0000
+#define SRM_DI1_DW_SET3_11__DI1_DATA_CNT_UP3_11                 IPU_MEMORY_OFFSET+0x004079C,0x000001FF
+
+#define SRM_DI1_STP_REP_1__ADDR                                 IPU_MEMORY_OFFSET+0x00407A0
+#define SRM_DI1_STP_REP_1__EMPTY                                IPU_MEMORY_OFFSET+0x00407A0,0x00000000
+#define SRM_DI1_STP_REP_1__FULL                                 IPU_MEMORY_OFFSET+0x00407A0,0xffffffff
+#define SRM_DI1_STP_REP_1__DI1_STEP_REPEAT_2                    IPU_MEMORY_OFFSET+0x00407A0,0x0FFF0000
+#define SRM_DI1_STP_REP_1__DI1_STEP_REPEAT_1                    IPU_MEMORY_OFFSET+0x00407A0,0x00000FFF
+
+#define SRM_DI1_STP_REP_2__ADDR                                 IPU_MEMORY_OFFSET+0x00407A4
+#define SRM_DI1_STP_REP_2__EMPTY                                IPU_MEMORY_OFFSET+0x00407A4,0x00000000
+#define SRM_DI1_STP_REP_2__FULL                                 IPU_MEMORY_OFFSET+0x00407A4,0xffffffff
+#define SRM_DI1_STP_REP_2__DI1_STEP_REPEAT_4                    IPU_MEMORY_OFFSET+0x00407A4,0x0FFF0000
+#define SRM_DI1_STP_REP_2__DI1_STEP_REPEAT_3                    IPU_MEMORY_OFFSET+0x00407A4,0x00000FFF
+
+#define SRM_DI1_STP_REP_3__ADDR                                 IPU_MEMORY_OFFSET+0x00407A8
+#define SRM_DI1_STP_REP_3__EMPTY                                IPU_MEMORY_OFFSET+0x00407A8,0x00000000
+#define SRM_DI1_STP_REP_3__FULL                                 IPU_MEMORY_OFFSET+0x00407A8,0xffffffff
+#define SRM_DI1_STP_REP_3__DI1_STEP_REPEAT_6                    IPU_MEMORY_OFFSET+0x00407A8,0x0FFF0000
+#define SRM_DI1_STP_REP_3__DI1_STEP_REPEAT_5                    IPU_MEMORY_OFFSET+0x00407A8,0x00000FFF
+
+#define SRM_DI1_STP_REP_4__ADDR                                 IPU_MEMORY_OFFSET+0x00407AC
+#define SRM_DI1_STP_REP_4__EMPTY                                IPU_MEMORY_OFFSET+0x00407AC,0x00000000
+#define SRM_DI1_STP_REP_4__FULL                                 IPU_MEMORY_OFFSET+0x00407AC,0xffffffff
+#define SRM_DI1_STP_REP_4__DI1_STEP_REPEAT_8                    IPU_MEMORY_OFFSET+0x00407AC,0x0FFF0000
+#define SRM_DI1_STP_REP_4__DI1_STEP_REPEAT_7                    IPU_MEMORY_OFFSET+0x00407AC,0x00000FFF
+
+#define SRM_DI1_STP_REP_9__ADDR                                 IPU_MEMORY_OFFSET+0x00407B0
+#define SRM_DI1_STP_REP_9__EMPTY                                IPU_MEMORY_OFFSET+0x00407B0,0x00000000
+#define SRM_DI1_STP_REP_9__FULL                                 IPU_MEMORY_OFFSET+0x00407B0,0xffffffff
+#define SRM_DI1_STP_REP_9__DI1_STEP_REPEAT_9                    IPU_MEMORY_OFFSET+0x00407B0,0x00000FFF
+
+#define SRM_DI1_SER_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x00407B4
+#define SRM_DI1_SER_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x00407B4,0x00000000
+#define SRM_DI1_SER_CONF__FULL                                  IPU_MEMORY_OFFSET+0x00407B4,0xffffffff
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_1            IPU_MEMORY_OFFSET+0x00407B4,0xF0000000
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_0            IPU_MEMORY_OFFSET+0x00407B4,0x0F000000
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_1            IPU_MEMORY_OFFSET+0x00407B4,0x00F00000
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_0            IPU_MEMORY_OFFSET+0x00407B4,0x000F0000
+#define SRM_DI1_SER_CONF__DI1_SERIAL_LATCH                      IPU_MEMORY_OFFSET+0x00407B4,0x0000FF00
+#define SRM_DI1_SER_CONF__DI1_LLA_SER_ACCESS                    IPU_MEMORY_OFFSET+0x00407B4,0x00000020
+#define SRM_DI1_SER_CONF__DI1_SER_CLK_POLARITY                  IPU_MEMORY_OFFSET+0x00407B4,0x00000010
+#define SRM_DI1_SER_CONF__DI1_SERIAL_DATA_POLARITY              IPU_MEMORY_OFFSET+0x00407B4,0x00000008
+#define SRM_DI1_SER_CONF__DI1_SERIAL_RS_POLARITY                IPU_MEMORY_OFFSET+0x00407B4,0x00000004
+#define SRM_DI1_SER_CONF__DI1_SERIAL_CS_POLARITY                IPU_MEMORY_OFFSET+0x00407B4,0x00000002
+#define SRM_DI1_SER_CONF__DI1_WAIT4SERIAL                       IPU_MEMORY_OFFSET+0x00407B4,0x00000001
+
+#define SRM_DI1_SSC__ADDR                                       IPU_MEMORY_OFFSET+0x00407B8
+#define SRM_DI1_SSC__EMPTY                                      IPU_MEMORY_OFFSET+0x00407B8,0x00000000
+#define SRM_DI1_SSC__FULL                                       IPU_MEMORY_OFFSET+0x00407B8,0xffffffff
+#define SRM_DI1_SSC__DI1_PIN17_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00800000
+#define SRM_DI1_SSC__DI1_PIN16_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00400000
+#define SRM_DI1_SSC__DI1_PIN15_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00200000
+#define SRM_DI1_SSC__DI1_PIN14_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00100000
+#define SRM_DI1_SSC__DI1_PIN13_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00080000
+#define SRM_DI1_SSC__DI1_PIN12_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00040000
+#define SRM_DI1_SSC__DI1_PIN11_ERM                              IPU_MEMORY_OFFSET+0x00407B8,0x00020000
+#define SRM_DI1_SSC__DI1_CS_ERM                                 IPU_MEMORY_OFFSET+0x00407B8,0x00010000
+#define SRM_DI1_SSC__DI1_WAIT_ON                                IPU_MEMORY_OFFSET+0x00407B8,0x00000020
+#define SRM_DI1_SSC__DI1_BYTE_EN_RD_IN                          IPU_MEMORY_OFFSET+0x00407B8,0x00000008
+#define SRM_DI1_SSC__DI1_BYTE_EN_PNTR                           IPU_MEMORY_OFFSET+0x00407B8,0x00000007
+
+#define SRM_DI1_POL__ADDR                                       IPU_MEMORY_OFFSET+0x00407BC
+#define SRM_DI1_POL__EMPTY                                      IPU_MEMORY_OFFSET+0x00407BC,0x00000000
+#define SRM_DI1_POL__FULL                                       IPU_MEMORY_OFFSET+0x00407BC,0xffffffff
+#define SRM_DI1_POL__DI1_WAIT_POLARITY                          IPU_MEMORY_OFFSET+0x00407BC,0x04000000
+#define SRM_DI1_POL__DI1_CS1_BYTE_EN_POLARITY                   IPU_MEMORY_OFFSET+0x00407BC,0x02000000
+#define SRM_DI1_POL__DI1_CS0_BYTE_EN_POLARITY                   IPU_MEMORY_OFFSET+0x00407BC,0x01000000
+#define SRM_DI1_POL__DI1_CS1_DATA_POLARITY                      IPU_MEMORY_OFFSET+0x00407BC,0x00800000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_17                        IPU_MEMORY_OFFSET+0x00407BC,0x00400000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_16                        IPU_MEMORY_OFFSET+0x00407BC,0x00200000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_15                        IPU_MEMORY_OFFSET+0x00407BC,0x00100000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_14                        IPU_MEMORY_OFFSET+0x00407BC,0x00080000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_13                        IPU_MEMORY_OFFSET+0x00407BC,0x00040000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_12                        IPU_MEMORY_OFFSET+0x00407BC,0x00020000
+#define SRM_DI1_POL__DI1_CS1_POLARITY_11                        IPU_MEMORY_OFFSET+0x00407BC,0x00010000
+#define SRM_DI1_POL__DI1_CS0_DATA_POLARITY                      IPU_MEMORY_OFFSET+0x00407BC,0x00008000
+#define SRM_DI1_POL__DI1_CS0_POLARITY_17                        IPU_MEMORY_OFFSET+0x00407BC,0x00004000
+#define SRM_DI1_POL__DI1_CS0_POLARITY_16                        IPU_MEMORY_OFFSET+0x00407BC,0x00002000
+#define SRM_DI1_POL__DI1_CS0_POLARITY_15                        IPU_MEMORY_OFFSET+0x00407BC,0x00001000
+#define SRM_DI1_POL__DI1_CS0_POLARITY_14                        IPU_MEMORY_OFFSET+0x00407BC,0x00000800
+#define SRM_DI1_POL__DI1_CS0_POLARITY_13                        IPU_MEMORY_OFFSET+0x00407BC,0x00000400
+#define SRM_DI1_POL__DI1_CS0_POLARITY_12                        IPU_MEMORY_OFFSET+0x00407BC,0x00000200
+#define SRM_DI1_POL__DI1_CS0_POLARITY_11                        IPU_MEMORY_OFFSET+0x00407BC,0x00000100
+#define SRM_DI1_POL__DI1_DRDY_DATA_POLARITY                     IPU_MEMORY_OFFSET+0x00407BC,0x00000080
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_17                       IPU_MEMORY_OFFSET+0x00407BC,0x00000040
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_16                       IPU_MEMORY_OFFSET+0x00407BC,0x00000020
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_15                       IPU_MEMORY_OFFSET+0x00407BC,0x00000010
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_14                       IPU_MEMORY_OFFSET+0x00407BC,0x00000008
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_13                       IPU_MEMORY_OFFSET+0x00407BC,0x00000004
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_12                       IPU_MEMORY_OFFSET+0x00407BC,0x00000002
+#define SRM_DI1_POL__DI1_DRDY_POLARITY_11                       IPU_MEMORY_OFFSET+0x00407BC,0x00000001
+
+#define SRM_DI1_AW0__ADDR                                       IPU_MEMORY_OFFSET+0x00407C0
+#define SRM_DI1_AW0__EMPTY                                      IPU_MEMORY_OFFSET+0x00407C0,0x00000000
+#define SRM_DI1_AW0__FULL                                       IPU_MEMORY_OFFSET+0x00407C0,0xffffffff
+#define SRM_DI1_AW0__DI1_AW_TRIG_SEL                            IPU_MEMORY_OFFSET+0x00407C0,0xF0000000
+#define SRM_DI1_AW0__DI1_AW_HEND                                IPU_MEMORY_OFFSET+0x00407C0,0x0FFF0000
+#define SRM_DI1_AW0__DI1_AW_HCOUNT_SEL                          IPU_MEMORY_OFFSET+0x00407C0,0x0000F000
+#define SRM_DI1_AW0__DI1_AW_HSTART                              IPU_MEMORY_OFFSET+0x00407C0,0x00000FFF
+
+#define SRM_DI1_AW1__ADDR                                       IPU_MEMORY_OFFSET+0x00407C4
+#define SRM_DI1_AW1__EMPTY                                      IPU_MEMORY_OFFSET+0x00407C4,0x00000000
+#define SRM_DI1_AW1__FULL                                       IPU_MEMORY_OFFSET+0x00407C4,0xffffffff
+#define SRM_DI1_AW1__DI1_AW_VEND                                IPU_MEMORY_OFFSET+0x00407C4,0x0FFF0000
+#define SRM_DI1_AW1__DI1_AW_VCOUNT_SEL                          IPU_MEMORY_OFFSET+0x00407C4,0x0000F000
+#define SRM_DI1_AW1__DI1_AW_VSTART                              IPU_MEMORY_OFFSET+0x00407C4,0x00000FFF
+
+#define SRM_DI1_SCR_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x00407C8
+#define SRM_DI1_SCR_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x00407C8,0x00000000
+#define SRM_DI1_SCR_CONF__FULL                                  IPU_MEMORY_OFFSET+0x00407C8,0xffffffff
+#define SRM_DI1_SCR_CONF__DI1_SCREEN_HEIGHT                     IPU_MEMORY_OFFSET+0x00407C8,0x00000FFF
+
+#define SRM_DC_WR_CH_CONF_2__ADDR                               IPU_MEMORY_OFFSET+0x00404AC
+#define SRM_DC_WR_CH_CONF_2__EMPTY                              IPU_MEMORY_OFFSET+0x00404AC,0x00000000
+#define SRM_DC_WR_CH_CONF_2__FULL                               IPU_MEMORY_OFFSET+0x00404AC,0xffffffff
+#define SRM_DC_WR_CH_CONF_2__PROG_START_TIME_2                  IPU_MEMORY_OFFSET+0x00404AC,0x07FF0000
+#define SRM_DC_WR_CH_CONF_2__CHAN_MASK_DEFAULT_2                IPU_MEMORY_OFFSET+0x00404AC,0x00000100
+#define SRM_DC_WR_CH_CONF_2__PROG_CHAN_TYP_2                    IPU_MEMORY_OFFSET+0x00404AC,0x000000E0
+#define SRM_DC_WR_CH_CONF_2__PROG_DISP_ID_2                     IPU_MEMORY_OFFSET+0x00404AC,0x00000018
+#define SRM_DC_WR_CH_CONF_2__PROG_DI_ID_2                       IPU_MEMORY_OFFSET+0x00404AC,0x00000004
+#define SRM_DC_WR_CH_CONF_2__W_SIZE_2                           IPU_MEMORY_OFFSET+0x00404AC,0x00000003
+
+#define SRM_DC_WR_CH_ADDR_2__ADDR                               IPU_MEMORY_OFFSET+0x00404B0
+#define SRM_DC_WR_CH_ADDR_2__EMPTY                              IPU_MEMORY_OFFSET+0x00404B0,0x00000000
+#define SRM_DC_WR_CH_ADDR_2__FULL                               IPU_MEMORY_OFFSET+0x00404B0,0xffffffff
+#define SRM_DC_WR_CH_ADDR_2__ST_ADDR_2                          IPU_MEMORY_OFFSET+0x00404B0,0x1FFFFFFF
+
+#define SRM_DC_RL0_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404B4
+#define SRM_DC_RL0_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404B4,0x00000000
+#define SRM_DC_RL0_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404B4,0xffffffff
+#define SRM_DC_RL0_CH_2__COD_NL_START_CHAN_2                    IPU_MEMORY_OFFSET+0x00404B4,0xFF000000
+#define SRM_DC_RL0_CH_2__COD_NL_PRIORITY_CHAN_2                 IPU_MEMORY_OFFSET+0x00404B4,0x000F0000
+#define SRM_DC_RL0_CH_2__COD_NF_START_CHAN_2                    IPU_MEMORY_OFFSET+0x00404B4,0x0000FF00
+#define SRM_DC_RL0_CH_2__COD_NF_PRIORITY_CHAN_2                 IPU_MEMORY_OFFSET+0x00404B4,0x0000000F
+
+#define SRM_DC_RL1_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404B8
+#define SRM_DC_RL1_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404B8,0x00000000
+#define SRM_DC_RL1_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404B8,0xffffffff
+#define SRM_DC_RL1_CH_2__COD_NFIELD_START_CHAN_2                IPU_MEMORY_OFFSET+0x00404B8,0xFF000000
+#define SRM_DC_RL1_CH_2__COD_NFIELD_PRIORITY_CHAN_2             IPU_MEMORY_OFFSET+0x00404B8,0x000F0000
+#define SRM_DC_RL1_CH_2__COD_EOF_START_CHAN_2                   IPU_MEMORY_OFFSET+0x00404B8,0x0000FF00
+#define SRM_DC_RL1_CH_2__COD_EOF_PRIORITY_CHAN_2                IPU_MEMORY_OFFSET+0x00404B8,0x0000000F
+
+#define SRM_DC_RL2_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404BC
+#define SRM_DC_RL2_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404BC,0x00000000
+#define SRM_DC_RL2_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404BC,0xffffffff
+#define SRM_DC_RL2_CH_2__COD_EOFIELD_START_CHAN_2               IPU_MEMORY_OFFSET+0x00404BC,0xFF000000
+#define SRM_DC_RL2_CH_2__COD_EOFIELD_PRIORITY_CHAN_2            IPU_MEMORY_OFFSET+0x00404BC,0x000F0000
+#define SRM_DC_RL2_CH_2__COD_EOL_START_CHAN_2                   IPU_MEMORY_OFFSET+0x00404BC,0x0000FF00
+#define SRM_DC_RL2_CH_2__COD_EOL_PRIORITY_CHAN_2                IPU_MEMORY_OFFSET+0x00404BC,0x0000000F
+
+#define SRM_DC_RL3_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404C0
+#define SRM_DC_RL3_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404C0,0x00000000
+#define SRM_DC_RL3_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404C0,0xffffffff
+#define SRM_DC_RL3_CH_2__COD_NEW_CHAN_START_CHAN_2              IPU_MEMORY_OFFSET+0x00404C0,0xFF000000
+#define SRM_DC_RL3_CH_2__COD_NEW_CHAN_PRIORITY_CHAN_2           IPU_MEMORY_OFFSET+0x00404C0,0x000F0000
+#define SRM_DC_RL3_CH_2__COD_NEW_ADDR_START_CHAN_2              IPU_MEMORY_OFFSET+0x00404C0,0x0000FF00
+#define SRM_DC_RL3_CH_2__COD_NEW_ADDR_PRIORITY_CHAN_2           IPU_MEMORY_OFFSET+0x00404C0,0x0000000F
+
+#define SRM_DC_RL4_CH_2__ADDR                                   IPU_MEMORY_OFFSET+0x00404C4
+#define SRM_DC_RL4_CH_2__EMPTY                                  IPU_MEMORY_OFFSET+0x00404C4,0x00000000
+#define SRM_DC_RL4_CH_2__FULL                                   IPU_MEMORY_OFFSET+0x00404C4,0xffffffff
+#define SRM_DC_RL4_CH_2__COD_NEW_DATA_START_CHAN_2              IPU_MEMORY_OFFSET+0x00404C4,0x0000FF00
+#define SRM_DC_RL4_CH_2__COD_NEW_DATA_PRIORITY_CHAN_2           IPU_MEMORY_OFFSET+0x00404C4,0x0000000F
+
+#define SRM_DC_WR_CH_CONF_6__ADDR                               IPU_MEMORY_OFFSET+0x00404C8
+#define SRM_DC_WR_CH_CONF_6__EMPTY                              IPU_MEMORY_OFFSET+0x00404C8,0x00000000
+#define SRM_DC_WR_CH_CONF_6__FULL                               IPU_MEMORY_OFFSET+0x00404C8,0xffffffff
+#define SRM_DC_WR_CH_CONF_6__PROG_START_TIME_6                  IPU_MEMORY_OFFSET+0x00404C8,0x07FF0000
+#define SRM_DC_WR_CH_CONF_6__CHAN_MASK_DEFAULT_6                IPU_MEMORY_OFFSET+0x00404C8,0x00000100
+#define SRM_DC_WR_CH_CONF_6__PROG_CHAN_TYP_6                    IPU_MEMORY_OFFSET+0x00404C8,0x000000E0
+#define SRM_DC_WR_CH_CONF_6__PROG_DISP_ID_6                     IPU_MEMORY_OFFSET+0x00404C8,0x00000018
+#define SRM_DC_WR_CH_CONF_6__PROG_DI_ID_6                       IPU_MEMORY_OFFSET+0x00404C8,0x00000004
+#define SRM_DC_WR_CH_CONF_6__W_SIZE_6                           IPU_MEMORY_OFFSET+0x00404C8,0x00000003
+
+#define SRM_DC_WR_CH_ADDR_6__ADDR                               IPU_MEMORY_OFFSET+0x00404CC
+#define SRM_DC_WR_CH_ADDR_6__EMPTY                              IPU_MEMORY_OFFSET+0x00404CC,0x00000000
+#define SRM_DC_WR_CH_ADDR_6__FULL                               IPU_MEMORY_OFFSET+0x00404CC,0xffffffff
+#define SRM_DC_WR_CH_ADDR_6__ST_ADDR_6                          IPU_MEMORY_OFFSET+0x00404CC,0x1FFFFFFF
+
+#define SRM_DC_RL0_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404D0
+#define SRM_DC_RL0_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404D0,0x00000000
+#define SRM_DC_RL0_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404D0,0xffffffff
+#define SRM_DC_RL0_CH_6__COD_NL_START_CHAN_6                    IPU_MEMORY_OFFSET+0x00404D0,0xFF000000
+#define SRM_DC_RL0_CH_6__COD_NL_PRIORITY_CHAN_6                 IPU_MEMORY_OFFSET+0x00404D0,0x000F0000
+#define SRM_DC_RL0_CH_6__COD_NF_START_CHAN_6                    IPU_MEMORY_OFFSET+0x00404D0,0x0000FF00
+#define SRM_DC_RL0_CH_6__COD_NF_PRIORITY_CHAN_6                 IPU_MEMORY_OFFSET+0x00404D0,0x0000000F
+
+#define SRM_DC_RL1_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404D4
+#define SRM_DC_RL1_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404D4,0x00000000
+#define SRM_DC_RL1_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404D4,0xffffffff
+#define SRM_DC_RL1_CH_6__COD_NFIELD_START_CHAN_6                IPU_MEMORY_OFFSET+0x00404D4,0xFF000000
+#define SRM_DC_RL1_CH_6__COD_NFIELD_PRIORITY_CHAN_6             IPU_MEMORY_OFFSET+0x00404D4,0x000F0000
+#define SRM_DC_RL1_CH_6__COD_EOF_START_CHAN_6                   IPU_MEMORY_OFFSET+0x00404D4,0x0000FF00
+#define SRM_DC_RL1_CH_6__COD_EOF_PRIORITY_CHAN_6                IPU_MEMORY_OFFSET+0x00404D4,0x0000000F
+
+#define SRM_DC_RL2_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404D8
+#define SRM_DC_RL2_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404D8,0x00000000
+#define SRM_DC_RL2_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404D8,0xffffffff
+#define SRM_DC_RL2_CH_6__COD_EOFIELD_START_CHAN_6               IPU_MEMORY_OFFSET+0x00404D8,0xFF000000
+#define SRM_DC_RL2_CH_6__COD_EOFIELD_PRIORITY_CHAN_6            IPU_MEMORY_OFFSET+0x00404D8,0x000F0000
+#define SRM_DC_RL2_CH_6__COD_EOL_START_CHAN_6                   IPU_MEMORY_OFFSET+0x00404D8,0x0000FF00
+#define SRM_DC_RL2_CH_6__COD_EOL_PRIORITY_CHAN_6                IPU_MEMORY_OFFSET+0x00404D8,0x0000000F
+
+#define SRM_DC_RL3_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404DC
+#define SRM_DC_RL3_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404DC,0x00000000
+#define SRM_DC_RL3_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404DC,0xffffffff
+#define SRM_DC_RL3_CH_6__COD_NEW_CHAN_START_CHAN_6              IPU_MEMORY_OFFSET+0x00404DC,0xFF000000
+#define SRM_DC_RL3_CH_6__COD_NEW_CHAN_PRIORITY_CHAN_6           IPU_MEMORY_OFFSET+0x00404DC,0x000F0000
+#define SRM_DC_RL3_CH_6__COD_NEW_ADDR_START_CHAN_6              IPU_MEMORY_OFFSET+0x00404DC,0x0000FF00
+#define SRM_DC_RL3_CH_6__COD_NEW_ADDR_PRIORITY_CHAN_6           IPU_MEMORY_OFFSET+0x00404DC,0x0000000F
+
+#define SRM_DC_RL4_CH_6__ADDR                                   IPU_MEMORY_OFFSET+0x00404E0
+#define SRM_DC_RL4_CH_6__EMPTY                                  IPU_MEMORY_OFFSET+0x00404E0,0x00000000
+#define SRM_DC_RL4_CH_6__FULL                                   IPU_MEMORY_OFFSET+0x00404E0,0xffffffff
+#define SRM_DC_RL4_CH_6__COD_NEW_DATA_START_CHAN_6              IPU_MEMORY_OFFSET+0x00404E0,0x0000FF00
+#define SRM_DC_RL4_CH_6__COD_NEW_DATA_PRIORITY_CHAN_6           IPU_MEMORY_OFFSET+0x00404E0,0x0000000F
+
+
+#define IPU_MEM_DC_MICROCODE_BASE_ADDR IPU_MEMORY_OFFSET+0x0080000
+
+#define LPM_MEM_IPU_CONF__ADDR                                  IPU_MEMORY_OFFSET+0x0040834
+#define LPM_MEM_IPU_CONF__EMPTY                                 IPU_MEMORY_OFFSET+0x0040834,0x00000000
+#define LPM_MEM_IPU_CONF__IDMAC_DISABLE                         IPU_MEMORY_OFFSET+0x0040834,0x00400000
+#define LPM_MEM_IPU_CONF__IPU_DIAGBUS_ON                        IPU_MEMORY_OFFSET+0x0040834,0x00200000
+#define LPM_MEM_IPU_CONF__IPU_DIAGBUS_MODE                      IPU_MEMORY_OFFSET+0x0040834,0x001F0000
+#define LPM_MEM_IPU_CONF__VDI_EN                                IPU_MEMORY_OFFSET+0x0040834,0x00001000
+#define LPM_MEM_IPU_CONF__SISG_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000800
+#define LPM_MEM_IPU_CONF__DMFC_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000400
+#define LPM_MEM_IPU_CONF__DC_EN                                 IPU_MEMORY_OFFSET+0x0040834,0x00000200
+#define LPM_MEM_IPU_CONF__SMFC_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000100
+#define LPM_MEM_IPU_CONF__DI1_EN                                IPU_MEMORY_OFFSET+0x0040834,0x00000080
+#define LPM_MEM_IPU_CONF__DI0_EN                                IPU_MEMORY_OFFSET+0x0040834,0x00000040
+#define LPM_MEM_IPU_CONF__FULL                                  IPU_MEMORY_OFFSET+0x0040834,0xffffffff
+#define LPM_MEM_IPU_CONF__DP_EN                                 IPU_MEMORY_OFFSET+0x0040834,0x00000020
+#define LPM_MEM_IPU_CONF__IRT_EN                                IPU_MEMORY_OFFSET+0x0040834,0x00000008
+#define LPM_MEM_IPU_CONF__IC_EN                                 IPU_MEMORY_OFFSET+0x0040834,0x00000004
+#define LPM_MEM_IPU_CONF__CSI1_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000002
+#define LPM_MEM_IPU_CONF__CSI0_EN                               IPU_MEMORY_OFFSET+0x0040834,0x00000001
+#define LPM_MEM_IPU_CONF__CSI_SEL                               IPU_MEMORY_OFFSET+0x0040834,0x80000000
+#define LPM_MEM_IPU_CONF__IC_INPUT                              IPU_MEMORY_OFFSET+0x0040834,0x40000000
+#define LPM_MEM_IPU_CONF__CSI1_DATA_SOURCE                      IPU_MEMORY_OFFSET+0x0040834,0x20000000
+#define LPM_MEM_IPU_CONF__CSI0_DATA_SOURCE                      IPU_MEMORY_OFFSET+0x0040834,0x10000000
+#define LPM_MEM_IPU_CONF__VDI_DMFC_SYNC                         IPU_MEMORY_OFFSET+0x0040834,0x08000000
+#define LPM_MEM_IPU_CONF__IC_DMFC_SYNC                          IPU_MEMORY_OFFSET+0x0040834,0x04000000
+#define LPM_MEM_IPU_CONF__IC_DMFC_SEL                           IPU_MEMORY_OFFSET+0x0040834,0x02000000
+
+#define LPM_MEM_SISG_CTRL0__ADDR                                IPU_MEMORY_OFFSET+0x0040838
+#define LPM_MEM_SISG_CTRL0__EMPTY                               IPU_MEMORY_OFFSET+0x0040838,0x00000000
+#define LPM_MEM_SISG_CTRL0__FULL                                IPU_MEMORY_OFFSET+0x0040838,0xffffffff
+#define LPM_MEM_SISG_CTRL0__EXT_ACTV                            IPU_MEMORY_OFFSET+0x0040838,0x40000000
+#define LPM_MEM_SISG_CTRL0__MCU_ACTV_TRIG                       IPU_MEMORY_OFFSET+0x0040838,0x20000000
+#define LPM_MEM_SISG_CTRL0__VAL_STOP_SISG_COUNTER               IPU_MEMORY_OFFSET+0x0040838,0x1FFFFFF0
+#define LPM_MEM_SISG_CTRL0__NO_OF_VSYNC                         IPU_MEMORY_OFFSET+0x0040838,0x0000000E
+#define LPM_MEM_SISG_CTRL0__VSYNC_RESET_COUNTER                 IPU_MEMORY_OFFSET+0x0040838,0x00000001
+
+#define LPM_MEM_SISG_CTRL1__ADDR                                IPU_MEMORY_OFFSET+0x004083C
+#define LPM_MEM_SISG_CTRL1__EMPTY                               IPU_MEMORY_OFFSET+0x004083C,0x00000000
+#define LPM_MEM_SISG_CTRL1__FULL                                IPU_MEMORY_OFFSET+0x004083C,0xffffffff
+#define LPM_MEM_SISG_CTRL1__SISG_OUT_POL                        IPU_MEMORY_OFFSET+0x004083C,0x00003F00
+#define LPM_MEM_SISG_CTRL1__SISG_STROBE_CNT                     IPU_MEMORY_OFFSET+0x004083C,0x0000001F
+
+#define LPM_MEM_SISG_SET_1__ADDR                                IPU_MEMORY_OFFSET+0x0040840
+#define LPM_MEM_SISG_SET_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040840,0x00000000
+#define LPM_MEM_SISG_SET_1__FULL                                IPU_MEMORY_OFFSET+0x0040840,0xffffffff
+#define LPM_MEM_SISG_SET_1__SISG_SET_1                          IPU_MEMORY_OFFSET+0x0040840,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_2__ADDR                                IPU_MEMORY_OFFSET+0x0040844
+#define LPM_MEM_SISG_SET_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040844,0x00000000
+#define LPM_MEM_SISG_SET_2__FULL                                IPU_MEMORY_OFFSET+0x0040844,0xffffffff
+#define LPM_MEM_SISG_SET_2__SISG_SET_2                          IPU_MEMORY_OFFSET+0x0040844,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_3__ADDR                                IPU_MEMORY_OFFSET+0x0040848
+#define LPM_MEM_SISG_SET_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040848,0x00000000
+#define LPM_MEM_SISG_SET_3__FULL                                IPU_MEMORY_OFFSET+0x0040848,0xffffffff
+#define LPM_MEM_SISG_SET_3__SISG_SET_3                          IPU_MEMORY_OFFSET+0x0040848,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_4__ADDR                                IPU_MEMORY_OFFSET+0x004084C
+#define LPM_MEM_SISG_SET_4__EMPTY                               IPU_MEMORY_OFFSET+0x004084C,0x00000000
+#define LPM_MEM_SISG_SET_4__FULL                                IPU_MEMORY_OFFSET+0x004084C,0xffffffff
+#define LPM_MEM_SISG_SET_4__SISG_SET_4                          IPU_MEMORY_OFFSET+0x004084C,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_5__ADDR                                IPU_MEMORY_OFFSET+0x0040850
+#define LPM_MEM_SISG_SET_5__EMPTY                               IPU_MEMORY_OFFSET+0x0040850,0x00000000
+#define LPM_MEM_SISG_SET_5__FULL                                IPU_MEMORY_OFFSET+0x0040850,0xffffffff
+#define LPM_MEM_SISG_SET_5__SISG_SET_5                          IPU_MEMORY_OFFSET+0x0040850,0x01FFFFFF
+
+#define LPM_MEM_SISG_SET_6__ADDR                                IPU_MEMORY_OFFSET+0x0040854
+#define LPM_MEM_SISG_SET_6__EMPTY                               IPU_MEMORY_OFFSET+0x0040854,0x00000000
+#define LPM_MEM_SISG_SET_6__FULL                                IPU_MEMORY_OFFSET+0x0040854,0xffffffff
+#define LPM_MEM_SISG_SET_6__SISG_SET_6                          IPU_MEMORY_OFFSET+0x0040854,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_1__ADDR                                IPU_MEMORY_OFFSET+0x0040858
+#define LPM_MEM_SISG_CLR_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040858,0x00000000
+#define LPM_MEM_SISG_CLR_1__FULL                                IPU_MEMORY_OFFSET+0x0040858,0xffffffff
+#define LPM_MEM_SISG_CLR_1__SISG_CLEAR_1                        IPU_MEMORY_OFFSET+0x0040858,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_2__ADDR                                IPU_MEMORY_OFFSET+0x004085C
+#define LPM_MEM_SISG_CLR_2__EMPTY                               IPU_MEMORY_OFFSET+0x004085C,0x00000000
+#define LPM_MEM_SISG_CLR_2__FULL                                IPU_MEMORY_OFFSET+0x004085C,0xffffffff
+#define LPM_MEM_SISG_CLR_2__SISG_CLEAR_2                        IPU_MEMORY_OFFSET+0x004085C,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_3__ADDR                                IPU_MEMORY_OFFSET+0x0040860
+#define LPM_MEM_SISG_CLR_3__EMPTY                               IPU_MEMORY_OFFSET+0x0040860,0x00000000
+#define LPM_MEM_SISG_CLR_3__FULL                                IPU_MEMORY_OFFSET+0x0040860,0xffffffff
+#define LPM_MEM_SISG_CLR_3__SISG_CLEAR_3                        IPU_MEMORY_OFFSET+0x0040860,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_4__ADDR                                IPU_MEMORY_OFFSET+0x0040864
+#define LPM_MEM_SISG_CLR_4__EMPTY                               IPU_MEMORY_OFFSET+0x0040864,0x00000000
+#define LPM_MEM_SISG_CLR_4__FULL                                IPU_MEMORY_OFFSET+0x0040864,0xffffffff
+#define LPM_MEM_SISG_CLR_4__SISG_CLEAR_4                        IPU_MEMORY_OFFSET+0x0040864,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_5__ADDR                                IPU_MEMORY_OFFSET+0x0040868
+#define LPM_MEM_SISG_CLR_5__EMPTY                               IPU_MEMORY_OFFSET+0x0040868,0x00000000
+#define LPM_MEM_SISG_CLR_5__FULL                                IPU_MEMORY_OFFSET+0x0040868,0xffffffff
+#define LPM_MEM_SISG_CLR_5__SISG_CLEAR_5                        IPU_MEMORY_OFFSET+0x0040868,0x01FFFFFF
+
+#define LPM_MEM_SISG_CLR_6__ADDR                                IPU_MEMORY_OFFSET+0x004086C
+#define LPM_MEM_SISG_CLR_6__EMPTY                               IPU_MEMORY_OFFSET+0x004086C,0x00000000
+#define LPM_MEM_SISG_CLR_6__FULL                                IPU_MEMORY_OFFSET+0x004086C,0xffffffff
+#define LPM_MEM_SISG_CLR_6__SISG_CLEAR_6                        IPU_MEMORY_OFFSET+0x004086C,0x01FFFFFF
+
+#define LPM_MEM_IPU_INT_CTRL_1__ADDR                            IPU_MEMORY_OFFSET+0x0040870
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_19                 IPU_MEMORY_OFFSET+0x0040870,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_18                 IPU_MEMORY_OFFSET+0x0040870,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_17                 IPU_MEMORY_OFFSET+0x0040870,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_15                 IPU_MEMORY_OFFSET+0x0040870,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_14                 IPU_MEMORY_OFFSET+0x0040870,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_13                 IPU_MEMORY_OFFSET+0x0040870,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_12                 IPU_MEMORY_OFFSET+0x0040870,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_11                 IPU_MEMORY_OFFSET+0x0040870,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_10                 IPU_MEMORY_OFFSET+0x0040870,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_9                  IPU_MEMORY_OFFSET+0x0040870,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_8                  IPU_MEMORY_OFFSET+0x0040870,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_5                  IPU_MEMORY_OFFSET+0x0040870,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_3                  IPU_MEMORY_OFFSET+0x0040870,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_2                  IPU_MEMORY_OFFSET+0x0040870,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_1                  IPU_MEMORY_OFFSET+0x0040870,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_0                  IPU_MEMORY_OFFSET+0x0040870,0x00000001
+#define LPM_MEM_IPU_INT_CTRL_1__EMPTY                           IPU_MEMORY_OFFSET+0x0040870,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_1__FULL                            IPU_MEMORY_OFFSET+0x0040870,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_31                 IPU_MEMORY_OFFSET+0x0040870,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_29                 IPU_MEMORY_OFFSET+0x0040870,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_28                 IPU_MEMORY_OFFSET+0x0040870,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_27                 IPU_MEMORY_OFFSET+0x0040870,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_26                 IPU_MEMORY_OFFSET+0x0040870,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_25                 IPU_MEMORY_OFFSET+0x0040870,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_24                 IPU_MEMORY_OFFSET+0x0040870,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_23                 IPU_MEMORY_OFFSET+0x0040870,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_22                 IPU_MEMORY_OFFSET+0x0040870,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_21                 IPU_MEMORY_OFFSET+0x0040870,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_1__IDMAC_EOF_EN_20                 IPU_MEMORY_OFFSET+0x0040870,0x00100000
+
+#define LPM_MEM_IPU_INT_CTRL_2__ADDR                            IPU_MEMORY_OFFSET+0x0040874
+#define LPM_MEM_IPU_INT_CTRL_2__EMPTY                           IPU_MEMORY_OFFSET+0x0040874,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_2__FULL                            IPU_MEMORY_OFFSET+0x0040874,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_52                 IPU_MEMORY_OFFSET+0x0040874,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_51                 IPU_MEMORY_OFFSET+0x0040874,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_50                 IPU_MEMORY_OFFSET+0x0040874,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_49                 IPU_MEMORY_OFFSET+0x0040874,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_48                 IPU_MEMORY_OFFSET+0x0040874,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_47                 IPU_MEMORY_OFFSET+0x0040874,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_46                 IPU_MEMORY_OFFSET+0x0040874,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_45                 IPU_MEMORY_OFFSET+0x0040874,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_44                 IPU_MEMORY_OFFSET+0x0040874,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_43                 IPU_MEMORY_OFFSET+0x0040874,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_42                 IPU_MEMORY_OFFSET+0x0040874,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_41                 IPU_MEMORY_OFFSET+0x0040874,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_40                 IPU_MEMORY_OFFSET+0x0040874,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_2__IDMAC_EOF_EN_33                 IPU_MEMORY_OFFSET+0x0040874,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_3__ADDR                            IPU_MEMORY_OFFSET+0x0040878
+#define LPM_MEM_IPU_INT_CTRL_3__EMPTY                           IPU_MEMORY_OFFSET+0x0040878,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_3__FULL                            IPU_MEMORY_OFFSET+0x0040878,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_31               IPU_MEMORY_OFFSET+0x0040878,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_29               IPU_MEMORY_OFFSET+0x0040878,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_28               IPU_MEMORY_OFFSET+0x0040878,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_27               IPU_MEMORY_OFFSET+0x0040878,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_26               IPU_MEMORY_OFFSET+0x0040878,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_25               IPU_MEMORY_OFFSET+0x0040878,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_24               IPU_MEMORY_OFFSET+0x0040878,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_23               IPU_MEMORY_OFFSET+0x0040878,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_22               IPU_MEMORY_OFFSET+0x0040878,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_21               IPU_MEMORY_OFFSET+0x0040878,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_20               IPU_MEMORY_OFFSET+0x0040878,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_19               IPU_MEMORY_OFFSET+0x0040878,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_18               IPU_MEMORY_OFFSET+0x0040878,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_17               IPU_MEMORY_OFFSET+0x0040878,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_15               IPU_MEMORY_OFFSET+0x0040878,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_14               IPU_MEMORY_OFFSET+0x0040878,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_13               IPU_MEMORY_OFFSET+0x0040878,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_12               IPU_MEMORY_OFFSET+0x0040878,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_11               IPU_MEMORY_OFFSET+0x0040878,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_10               IPU_MEMORY_OFFSET+0x0040878,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_9                IPU_MEMORY_OFFSET+0x0040878,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_8                IPU_MEMORY_OFFSET+0x0040878,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_5                IPU_MEMORY_OFFSET+0x0040878,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_3                IPU_MEMORY_OFFSET+0x0040878,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_2                IPU_MEMORY_OFFSET+0x0040878,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_1                IPU_MEMORY_OFFSET+0x0040878,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_3__IDMAC_NFACK_EN_0                IPU_MEMORY_OFFSET+0x0040878,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_4__ADDR                            IPU_MEMORY_OFFSET+0x004087C
+#define LPM_MEM_IPU_INT_CTRL_4__EMPTY                           IPU_MEMORY_OFFSET+0x004087C,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_4__FULL                            IPU_MEMORY_OFFSET+0x004087C,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_52               IPU_MEMORY_OFFSET+0x004087C,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_51               IPU_MEMORY_OFFSET+0x004087C,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_50               IPU_MEMORY_OFFSET+0x004087C,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_49               IPU_MEMORY_OFFSET+0x004087C,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_48               IPU_MEMORY_OFFSET+0x004087C,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_47               IPU_MEMORY_OFFSET+0x004087C,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_46               IPU_MEMORY_OFFSET+0x004087C,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_45               IPU_MEMORY_OFFSET+0x004087C,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_44               IPU_MEMORY_OFFSET+0x004087C,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_43               IPU_MEMORY_OFFSET+0x004087C,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_42               IPU_MEMORY_OFFSET+0x004087C,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_41               IPU_MEMORY_OFFSET+0x004087C,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_40               IPU_MEMORY_OFFSET+0x004087C,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_4__IDMAC_NFACK_EN_33               IPU_MEMORY_OFFSET+0x004087C,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_5__ADDR                            IPU_MEMORY_OFFSET+0x0040880
+#define LPM_MEM_IPU_INT_CTRL_5__EMPTY                           IPU_MEMORY_OFFSET+0x0040880,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_5__FULL                            IPU_MEMORY_OFFSET+0x0040880,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_31             IPU_MEMORY_OFFSET+0x0040880,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_29             IPU_MEMORY_OFFSET+0x0040880,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_28             IPU_MEMORY_OFFSET+0x0040880,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_27             IPU_MEMORY_OFFSET+0x0040880,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_26             IPU_MEMORY_OFFSET+0x0040880,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_25             IPU_MEMORY_OFFSET+0x0040880,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_24             IPU_MEMORY_OFFSET+0x0040880,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_23             IPU_MEMORY_OFFSET+0x0040880,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_22             IPU_MEMORY_OFFSET+0x0040880,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_21             IPU_MEMORY_OFFSET+0x0040880,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_20             IPU_MEMORY_OFFSET+0x0040880,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_19             IPU_MEMORY_OFFSET+0x0040880,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_18             IPU_MEMORY_OFFSET+0x0040880,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_17             IPU_MEMORY_OFFSET+0x0040880,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_15             IPU_MEMORY_OFFSET+0x0040880,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_14             IPU_MEMORY_OFFSET+0x0040880,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_13             IPU_MEMORY_OFFSET+0x0040880,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_12             IPU_MEMORY_OFFSET+0x0040880,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_11             IPU_MEMORY_OFFSET+0x0040880,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_10             IPU_MEMORY_OFFSET+0x0040880,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_9              IPU_MEMORY_OFFSET+0x0040880,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_8              IPU_MEMORY_OFFSET+0x0040880,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_5              IPU_MEMORY_OFFSET+0x0040880,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_3              IPU_MEMORY_OFFSET+0x0040880,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_2              IPU_MEMORY_OFFSET+0x0040880,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_1              IPU_MEMORY_OFFSET+0x0040880,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_5__IDMAC_NFB4EOF_EN_0              IPU_MEMORY_OFFSET+0x0040880,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_6__ADDR                            IPU_MEMORY_OFFSET+0x0040884
+#define LPM_MEM_IPU_INT_CTRL_6__EMPTY                           IPU_MEMORY_OFFSET+0x0040884,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_6__FULL                            IPU_MEMORY_OFFSET+0x0040884,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_52             IPU_MEMORY_OFFSET+0x0040884,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_51             IPU_MEMORY_OFFSET+0x0040884,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_50             IPU_MEMORY_OFFSET+0x0040884,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_49             IPU_MEMORY_OFFSET+0x0040884,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_48             IPU_MEMORY_OFFSET+0x0040884,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_47             IPU_MEMORY_OFFSET+0x0040884,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_46             IPU_MEMORY_OFFSET+0x0040884,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_45             IPU_MEMORY_OFFSET+0x0040884,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_44             IPU_MEMORY_OFFSET+0x0040884,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_43             IPU_MEMORY_OFFSET+0x0040884,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_42             IPU_MEMORY_OFFSET+0x0040884,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_41             IPU_MEMORY_OFFSET+0x0040884,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_40             IPU_MEMORY_OFFSET+0x0040884,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_6__IDMAC_NFB4EOF_EN_33             IPU_MEMORY_OFFSET+0x0040884,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_7__ADDR                            IPU_MEMORY_OFFSET+0x0040888
+#define LPM_MEM_IPU_INT_CTRL_7__EMPTY                           IPU_MEMORY_OFFSET+0x0040888,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_7__FULL                            IPU_MEMORY_OFFSET+0x0040888,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_31                 IPU_MEMORY_OFFSET+0x0040888,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_29                 IPU_MEMORY_OFFSET+0x0040888,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_28                 IPU_MEMORY_OFFSET+0x0040888,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_27                 IPU_MEMORY_OFFSET+0x0040888,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_26                 IPU_MEMORY_OFFSET+0x0040888,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_25                 IPU_MEMORY_OFFSET+0x0040888,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_24                 IPU_MEMORY_OFFSET+0x0040888,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_23                 IPU_MEMORY_OFFSET+0x0040888,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_7__IDMAC_EOS_EN_19                 IPU_MEMORY_OFFSET+0x0040888,0x00080000
+
+#define LPM_MEM_IPU_INT_CTRL_8__ADDR                            IPU_MEMORY_OFFSET+0x004088C
+#define LPM_MEM_IPU_INT_CTRL_8__EMPTY                           IPU_MEMORY_OFFSET+0x004088C,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_8__FULL                            IPU_MEMORY_OFFSET+0x004088C,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_52                 IPU_MEMORY_OFFSET+0x004088C,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_51                 IPU_MEMORY_OFFSET+0x004088C,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_44                 IPU_MEMORY_OFFSET+0x004088C,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_43                 IPU_MEMORY_OFFSET+0x004088C,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_42                 IPU_MEMORY_OFFSET+0x004088C,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_41                 IPU_MEMORY_OFFSET+0x004088C,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_8__IDMAC_EOS_EN_33                 IPU_MEMORY_OFFSET+0x004088C,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_9__ADDR                            IPU_MEMORY_OFFSET+0x0040890
+#define LPM_MEM_IPU_INT_CTRL_9__EMPTY                           IPU_MEMORY_OFFSET+0x0040890,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_9__FULL                            IPU_MEMORY_OFFSET+0x0040890,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_9__CSI1_PUPE_EN                    IPU_MEMORY_OFFSET+0x0040890,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_9__CSI0_PUPE_EN                    IPU_MEMORY_OFFSET+0x0040890,0x40000000
+#define LPM_MEM_IPU_INT_CTRL_9__IC_VF_BUF_OVF_EN                IPU_MEMORY_OFFSET+0x0040890,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_9__IC_ENC_BUF_OVF_EN               IPU_MEMORY_OFFSET+0x0040890,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_9__IC_BAYER_BUF_OVF_EN             IPU_MEMORY_OFFSET+0x0040890,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_9__VDI_FIFO1_OVF_EN                IPU_MEMORY_OFFSET+0x0040890,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_10__ADDR                           IPU_MEMORY_OFFSET+0x0040894
+#define LPM_MEM_IPU_INT_CTRL_10__EMPTY                          IPU_MEMORY_OFFSET+0x0040894,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_10__FULL                           IPU_MEMORY_OFFSET+0x0040894,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_10__AXIR_ERR_EN                    IPU_MEMORY_OFFSET+0x0040894,0x40000000
+#define LPM_MEM_IPU_INT_CTRL_10__AXIW_ERR_EN                    IPU_MEMORY_OFFSET+0x0040894,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_10__NON_PRIVILEGED_ACC_ERR_EN      IPU_MEMORY_OFFSET+0x0040894,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_10__IC_BAYER_FRM_LOST_ERR_EN       IPU_MEMORY_OFFSET+0x0040894,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_10__IC_ENC_FRM_LOST_ERR_EN         IPU_MEMORY_OFFSET+0x0040894,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_10__IC_VF_FRM_LOST_ERR_EN          IPU_MEMORY_OFFSET+0x0040894,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_10__DI1_TIME_OUT_ERR_EN            IPU_MEMORY_OFFSET+0x0040894,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_10__DI0_TIME_OUT_ERR_EN            IPU_MEMORY_OFFSET+0x0040894,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_10__DI1_SYNC_DISP_ERR_EN           IPU_MEMORY_OFFSET+0x0040894,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_10__DI0_SYNC_DISP_ERR_EN           IPU_MEMORY_OFFSET+0x0040894,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_10__DC_TEARING_ERR_6_EN            IPU_MEMORY_OFFSET+0x0040894,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_10__DC_TEARING_ERR_2_EN            IPU_MEMORY_OFFSET+0x0040894,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_10__DC_TEARING_ERR_1_EN            IPU_MEMORY_OFFSET+0x0040894,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_10__SMFC3_FRM_LOST_EN              IPU_MEMORY_OFFSET+0x0040894,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_10__SMFC2_FRM_LOST_EN              IPU_MEMORY_OFFSET+0x0040894,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_10__SMFC1_FRM_LOST_EN              IPU_MEMORY_OFFSET+0x0040894,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_10__SMFC0_FRM_LOST_EN              IPU_MEMORY_OFFSET+0x0040894,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_11__ADDR                           IPU_MEMORY_OFFSET+0x0040898
+#define LPM_MEM_IPU_INT_CTRL_11__EMPTY                          IPU_MEMORY_OFFSET+0x0040898,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_11__FULL                           IPU_MEMORY_OFFSET+0x0040898,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_26              IPU_MEMORY_OFFSET+0x0040898,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_25              IPU_MEMORY_OFFSET+0x0040898,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_22              IPU_MEMORY_OFFSET+0x0040898,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_21              IPU_MEMORY_OFFSET+0x0040898,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_20              IPU_MEMORY_OFFSET+0x0040898,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_12              IPU_MEMORY_OFFSET+0x0040898,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_11              IPU_MEMORY_OFFSET+0x0040898,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_10              IPU_MEMORY_OFFSET+0x0040898,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_9               IPU_MEMORY_OFFSET+0x0040898,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_8               IPU_MEMORY_OFFSET+0x0040898,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_5               IPU_MEMORY_OFFSET+0x0040898,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_3               IPU_MEMORY_OFFSET+0x0040898,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_2               IPU_MEMORY_OFFSET+0x0040898,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_1               IPU_MEMORY_OFFSET+0x0040898,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_11__IDMAC_EOBND_EN_0               IPU_MEMORY_OFFSET+0x0040898,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_12__ADDR                           IPU_MEMORY_OFFSET+0x004089C
+#define LPM_MEM_IPU_INT_CTRL_12__EMPTY                          IPU_MEMORY_OFFSET+0x004089C,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_12__FULL                           IPU_MEMORY_OFFSET+0x004089C,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_50              IPU_MEMORY_OFFSET+0x004089C,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_49              IPU_MEMORY_OFFSET+0x004089C,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_48              IPU_MEMORY_OFFSET+0x004089C,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_47              IPU_MEMORY_OFFSET+0x004089C,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_46              IPU_MEMORY_OFFSET+0x004089C,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_12__IDMAC_EOBND_EN_45              IPU_MEMORY_OFFSET+0x004089C,0x00002000
+
+#define LPM_MEM_IPU_INT_CTRL_13__ADDR                           IPU_MEMORY_OFFSET+0x00408A0
+#define LPM_MEM_IPU_INT_CTRL_13__EMPTY                          IPU_MEMORY_OFFSET+0x00408A0,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_13__FULL                           IPU_MEMORY_OFFSET+0x00408A0,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_31                 IPU_MEMORY_OFFSET+0x00408A0,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_29                 IPU_MEMORY_OFFSET+0x00408A0,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_28                 IPU_MEMORY_OFFSET+0x00408A0,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_27                 IPU_MEMORY_OFFSET+0x00408A0,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_26                 IPU_MEMORY_OFFSET+0x00408A0,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_25                 IPU_MEMORY_OFFSET+0x00408A0,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_24                 IPU_MEMORY_OFFSET+0x00408A0,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_23                 IPU_MEMORY_OFFSET+0x00408A0,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_22                 IPU_MEMORY_OFFSET+0x00408A0,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_21                 IPU_MEMORY_OFFSET+0x00408A0,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_20                 IPU_MEMORY_OFFSET+0x00408A0,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_19                 IPU_MEMORY_OFFSET+0x00408A0,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_18                 IPU_MEMORY_OFFSET+0x00408A0,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_17                 IPU_MEMORY_OFFSET+0x00408A0,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_15                 IPU_MEMORY_OFFSET+0x00408A0,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_14                 IPU_MEMORY_OFFSET+0x00408A0,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_13                 IPU_MEMORY_OFFSET+0x00408A0,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_12                 IPU_MEMORY_OFFSET+0x00408A0,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_11                 IPU_MEMORY_OFFSET+0x00408A0,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_10                 IPU_MEMORY_OFFSET+0x00408A0,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_9                  IPU_MEMORY_OFFSET+0x00408A0,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_8                  IPU_MEMORY_OFFSET+0x00408A0,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_5                  IPU_MEMORY_OFFSET+0x00408A0,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_3                  IPU_MEMORY_OFFSET+0x00408A0,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_2                  IPU_MEMORY_OFFSET+0x00408A0,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_1                  IPU_MEMORY_OFFSET+0x00408A0,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_13__IDMAC_TH_EN_0                  IPU_MEMORY_OFFSET+0x00408A0,0x00000001
+
+#define LPM_MEM_IPU_INT_CTRL_14__ADDR                           IPU_MEMORY_OFFSET+0x00408A4
+#define LPM_MEM_IPU_INT_CTRL_14__EMPTY                          IPU_MEMORY_OFFSET+0x00408A4,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_14__FULL                           IPU_MEMORY_OFFSET+0x00408A4,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_52                 IPU_MEMORY_OFFSET+0x00408A4,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_51                 IPU_MEMORY_OFFSET+0x00408A4,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_50                 IPU_MEMORY_OFFSET+0x00408A4,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_49                 IPU_MEMORY_OFFSET+0x00408A4,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_48                 IPU_MEMORY_OFFSET+0x00408A4,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_47                 IPU_MEMORY_OFFSET+0x00408A4,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_46                 IPU_MEMORY_OFFSET+0x00408A4,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_45                 IPU_MEMORY_OFFSET+0x00408A4,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_44                 IPU_MEMORY_OFFSET+0x00408A4,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_43                 IPU_MEMORY_OFFSET+0x00408A4,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_42                 IPU_MEMORY_OFFSET+0x00408A4,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_41                 IPU_MEMORY_OFFSET+0x00408A4,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_40                 IPU_MEMORY_OFFSET+0x00408A4,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_14__IDMAC_TH_EN_33                 IPU_MEMORY_OFFSET+0x00408A4,0x00000002
+
+#define LPM_MEM_IPU_INT_CTRL_15__ADDR                           IPU_MEMORY_OFFSET+0x00408A8
+#define LPM_MEM_IPU_INT_CTRL_15__EMPTY                          IPU_MEMORY_OFFSET+0x00408A8,0x00000000
+#define LPM_MEM_IPU_INT_CTRL_15__FULL                           IPU_MEMORY_OFFSET+0x00408A8,0xffffffff
+#define LPM_MEM_IPU_INT_CTRL_15__DI1_CNT_EN_PRE_8_EN            IPU_MEMORY_OFFSET+0x00408A8,0x80000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI1_CNT_EN_PRE_3_EN            IPU_MEMORY_OFFSET+0x00408A8,0x40000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI1_DISP_CLK_EN_PRE_EN         IPU_MEMORY_OFFSET+0x00408A8,0x20000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_10_EN           IPU_MEMORY_OFFSET+0x00408A8,0x10000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_9_EN            IPU_MEMORY_OFFSET+0x00408A8,0x08000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_8_EN            IPU_MEMORY_OFFSET+0x00408A8,0x04000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_7_EN            IPU_MEMORY_OFFSET+0x00408A8,0x02000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_6_EN            IPU_MEMORY_OFFSET+0x00408A8,0x01000000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_5_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00800000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_4_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00400000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_3_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00200000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_2_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00100000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_CNT_EN_PRE_1_EN            IPU_MEMORY_OFFSET+0x00408A8,0x00080000
+#define LPM_MEM_IPU_INT_CTRL_15__DI0_DISP_CLK_EN_PRE_EN         IPU_MEMORY_OFFSET+0x00408A8,0x00040000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_ASYNC_STOP_EN               IPU_MEMORY_OFFSET+0x00408A8,0x00020000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_DP_START_EN                 IPU_MEMORY_OFFSET+0x00408A8,0x00010000
+#define LPM_MEM_IPU_INT_CTRL_15__DI_VSYNC_PRE_1_EN              IPU_MEMORY_OFFSET+0x00408A8,0x00008000
+#define LPM_MEM_IPU_INT_CTRL_15__DI_VSYNC_PRE_0_EN              IPU_MEMORY_OFFSET+0x00408A8,0x00004000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_6_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00002000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_4_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00001000
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_3_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00000800
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_2_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00000400
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_1_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00000200
+#define LPM_MEM_IPU_INT_CTRL_15__DC_FC_0_EN                     IPU_MEMORY_OFFSET+0x00408A8,0x00000100
+#define LPM_MEM_IPU_INT_CTRL_15__DP_ASF_BRAKE_EN                IPU_MEMORY_OFFSET+0x00408A8,0x00000080
+#define LPM_MEM_IPU_INT_CTRL_15__DP_SF_BRAKE_EN                 IPU_MEMORY_OFFSET+0x00408A8,0x00000040
+#define LPM_MEM_IPU_INT_CTRL_15__DP_ASF_END_EN                  IPU_MEMORY_OFFSET+0x00408A8,0x00000020
+#define LPM_MEM_IPU_INT_CTRL_15__DP_ASF_START_EN                IPU_MEMORY_OFFSET+0x00408A8,0x00000010
+#define LPM_MEM_IPU_INT_CTRL_15__DP_SF_END_EN                   IPU_MEMORY_OFFSET+0x00408A8,0x00000008
+#define LPM_MEM_IPU_INT_CTRL_15__DP_SF_START_EN                 IPU_MEMORY_OFFSET+0x00408A8,0x00000004
+#define LPM_MEM_IPU_INT_CTRL_15__IPU_SNOOPING2_INT_EN           IPU_MEMORY_OFFSET+0x00408A8,0x00000002
+#define LPM_MEM_IPU_INT_CTRL_15__IPU_SNOOPING1_INT_EN           IPU_MEMORY_OFFSET+0x00408A8,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_1__ADDR                          IPU_MEMORY_OFFSET+0x00408AC
+#define LPM_MEM_IPU_SDMA_EVENT_1__EMPTY                         IPU_MEMORY_OFFSET+0x00408AC,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__FULL                          IPU_MEMORY_OFFSET+0x00408AC,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_31          IPU_MEMORY_OFFSET+0x00408AC,0x80000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_29          IPU_MEMORY_OFFSET+0x00408AC,0x20000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_28          IPU_MEMORY_OFFSET+0x00408AC,0x10000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_27          IPU_MEMORY_OFFSET+0x00408AC,0x08000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_26          IPU_MEMORY_OFFSET+0x00408AC,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_25          IPU_MEMORY_OFFSET+0x00408AC,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_24          IPU_MEMORY_OFFSET+0x00408AC,0x01000000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_23          IPU_MEMORY_OFFSET+0x00408AC,0x00800000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_22          IPU_MEMORY_OFFSET+0x00408AC,0x00400000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_21          IPU_MEMORY_OFFSET+0x00408AC,0x00200000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_20          IPU_MEMORY_OFFSET+0x00408AC,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_19          IPU_MEMORY_OFFSET+0x00408AC,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_18          IPU_MEMORY_OFFSET+0x00408AC,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_17          IPU_MEMORY_OFFSET+0x00408AC,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_15          IPU_MEMORY_OFFSET+0x00408AC,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_14          IPU_MEMORY_OFFSET+0x00408AC,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_13          IPU_MEMORY_OFFSET+0x00408AC,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_12          IPU_MEMORY_OFFSET+0x00408AC,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_11          IPU_MEMORY_OFFSET+0x00408AC,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_10          IPU_MEMORY_OFFSET+0x00408AC,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_9           IPU_MEMORY_OFFSET+0x00408AC,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_8           IPU_MEMORY_OFFSET+0x00408AC,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_5           IPU_MEMORY_OFFSET+0x00408AC,0x00000020
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_3           IPU_MEMORY_OFFSET+0x00408AC,0x00000008
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_2           IPU_MEMORY_OFFSET+0x00408AC,0x00000004
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_1           IPU_MEMORY_OFFSET+0x00408AC,0x00000002
+#define LPM_MEM_IPU_SDMA_EVENT_1__IDMAC_EOF_SDMA_EN_0           IPU_MEMORY_OFFSET+0x00408AC,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_2__ADDR                          IPU_MEMORY_OFFSET+0x00408B0
+#define LPM_MEM_IPU_SDMA_EVENT_2__EMPTY                         IPU_MEMORY_OFFSET+0x00408B0,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_2__FULL                          IPU_MEMORY_OFFSET+0x00408B0,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_52          IPU_MEMORY_OFFSET+0x00408B0,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_51          IPU_MEMORY_OFFSET+0x00408B0,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_50          IPU_MEMORY_OFFSET+0x00408B0,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_49          IPU_MEMORY_OFFSET+0x00408B0,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_48          IPU_MEMORY_OFFSET+0x00408B0,0x00010000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_47          IPU_MEMORY_OFFSET+0x00408B0,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_46          IPU_MEMORY_OFFSET+0x00408B0,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_45          IPU_MEMORY_OFFSET+0x00408B0,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_44          IPU_MEMORY_OFFSET+0x00408B0,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_43          IPU_MEMORY_OFFSET+0x00408B0,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_42          IPU_MEMORY_OFFSET+0x00408B0,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_41          IPU_MEMORY_OFFSET+0x00408B0,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_40          IPU_MEMORY_OFFSET+0x00408B0,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_2__IDMAC_EOF_SDMA_EN_33          IPU_MEMORY_OFFSET+0x00408B0,0x00000002
+
+#define LPM_MEM_IPU_SDMA_EVENT_3__ADDR                          IPU_MEMORY_OFFSET+0x00408B4
+#define LPM_MEM_IPU_SDMA_EVENT_3__EMPTY                         IPU_MEMORY_OFFSET+0x00408B4,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__FULL                          IPU_MEMORY_OFFSET+0x00408B4,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_31        IPU_MEMORY_OFFSET+0x00408B4,0x80000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_29        IPU_MEMORY_OFFSET+0x00408B4,0x20000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_28        IPU_MEMORY_OFFSET+0x00408B4,0x10000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_27        IPU_MEMORY_OFFSET+0x00408B4,0x08000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_26        IPU_MEMORY_OFFSET+0x00408B4,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_25        IPU_MEMORY_OFFSET+0x00408B4,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_24        IPU_MEMORY_OFFSET+0x00408B4,0x01000000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_23        IPU_MEMORY_OFFSET+0x00408B4,0x00800000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_22        IPU_MEMORY_OFFSET+0x00408B4,0x00400000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_21        IPU_MEMORY_OFFSET+0x00408B4,0x00200000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_20        IPU_MEMORY_OFFSET+0x00408B4,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_19        IPU_MEMORY_OFFSET+0x00408B4,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_18        IPU_MEMORY_OFFSET+0x00408B4,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_17        IPU_MEMORY_OFFSET+0x00408B4,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_15        IPU_MEMORY_OFFSET+0x00408B4,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_14        IPU_MEMORY_OFFSET+0x00408B4,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_13        IPU_MEMORY_OFFSET+0x00408B4,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_12        IPU_MEMORY_OFFSET+0x00408B4,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_11        IPU_MEMORY_OFFSET+0x00408B4,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_10        IPU_MEMORY_OFFSET+0x00408B4,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_9         IPU_MEMORY_OFFSET+0x00408B4,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_8         IPU_MEMORY_OFFSET+0x00408B4,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_5         IPU_MEMORY_OFFSET+0x00408B4,0x00000020
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_3         IPU_MEMORY_OFFSET+0x00408B4,0x00000008
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_2         IPU_MEMORY_OFFSET+0x00408B4,0x00000004
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_1         IPU_MEMORY_OFFSET+0x00408B4,0x00000002
+#define LPM_MEM_IPU_SDMA_EVENT_3__IDMAC_NFACK_SDMA_EN_0         IPU_MEMORY_OFFSET+0x00408B4,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_4__ADDR                          IPU_MEMORY_OFFSET+0x00408B8
+#define LPM_MEM_IPU_SDMA_EVENT_4__EMPTY                         IPU_MEMORY_OFFSET+0x00408B8,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_4__FULL                          IPU_MEMORY_OFFSET+0x00408B8,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_52        IPU_MEMORY_OFFSET+0x00408B8,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_51        IPU_MEMORY_OFFSET+0x00408B8,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_50        IPU_MEMORY_OFFSET+0x00408B8,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_49        IPU_MEMORY_OFFSET+0x00408B8,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_48        IPU_MEMORY_OFFSET+0x00408B8,0x00010000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_47        IPU_MEMORY_OFFSET+0x00408B8,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_46        IPU_MEMORY_OFFSET+0x00408B8,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_45        IPU_MEMORY_OFFSET+0x00408B8,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_44        IPU_MEMORY_OFFSET+0x00408B8,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_43        IPU_MEMORY_OFFSET+0x00408B8,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_42        IPU_MEMORY_OFFSET+0x00408B8,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_41        IPU_MEMORY_OFFSET+0x00408B8,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_40        IPU_MEMORY_OFFSET+0x00408B8,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_4__IDMAC_NFACK_SDMA_EN_33        IPU_MEMORY_OFFSET+0x00408B8,0x00000002
+
+#define LPM_MEM_IPU_SDMA_EVENT_7__ADDR                          IPU_MEMORY_OFFSET+0x00408BC
+#define LPM_MEM_IPU_SDMA_EVENT_7__EMPTY                         IPU_MEMORY_OFFSET+0x00408BC,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__FULL                          IPU_MEMORY_OFFSET+0x00408BC,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_31          IPU_MEMORY_OFFSET+0x00408BC,0x80000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_29          IPU_MEMORY_OFFSET+0x00408BC,0x20000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_28          IPU_MEMORY_OFFSET+0x00408BC,0x10000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_27          IPU_MEMORY_OFFSET+0x00408BC,0x08000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_26          IPU_MEMORY_OFFSET+0x00408BC,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_25          IPU_MEMORY_OFFSET+0x00408BC,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_24          IPU_MEMORY_OFFSET+0x00408BC,0x01000000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_23          IPU_MEMORY_OFFSET+0x00408BC,0x00800000
+#define LPM_MEM_IPU_SDMA_EVENT_7__IDMAC_EOS_SDMA_EN_19          IPU_MEMORY_OFFSET+0x00408BC,0x00080000
+
+#define LPM_MEM_IPU_SDMA_EVENT_8__ADDR                          IPU_MEMORY_OFFSET+0x00408C0
+#define LPM_MEM_IPU_SDMA_EVENT_8__EMPTY                         IPU_MEMORY_OFFSET+0x00408C0,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_8__FULL                          IPU_MEMORY_OFFSET+0x00408C0,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_52          IPU_MEMORY_OFFSET+0x00408C0,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_51          IPU_MEMORY_OFFSET+0x00408C0,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_44          IPU_MEMORY_OFFSET+0x00408C0,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_43          IPU_MEMORY_OFFSET+0x00408C0,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_42          IPU_MEMORY_OFFSET+0x00408C0,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_41          IPU_MEMORY_OFFSET+0x00408C0,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_8__IDMAC_EOS_SDMA_EN_32          IPU_MEMORY_OFFSET+0x00408C0,0x00000002
+
+#define LPM_MEM_IPU_SDMA_EVENT_11__ADDR                         IPU_MEMORY_OFFSET+0x00408C4
+#define LPM_MEM_IPU_SDMA_EVENT_11__EMPTY                        IPU_MEMORY_OFFSET+0x00408C4,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_11__FULL                         IPU_MEMORY_OFFSET+0x00408C4,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_26       IPU_MEMORY_OFFSET+0x00408C4,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_25       IPU_MEMORY_OFFSET+0x00408C4,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_22       IPU_MEMORY_OFFSET+0x00408C4,0x00400000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_21       IPU_MEMORY_OFFSET+0x00408C4,0x00200000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_20       IPU_MEMORY_OFFSET+0x00408C4,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_12       IPU_MEMORY_OFFSET+0x00408C4,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_11       IPU_MEMORY_OFFSET+0x00408C4,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_10       IPU_MEMORY_OFFSET+0x00408C4,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_9        IPU_MEMORY_OFFSET+0x00408C4,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_8        IPU_MEMORY_OFFSET+0x00408C4,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_5        IPU_MEMORY_OFFSET+0x00408C4,0x00000020
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_3        IPU_MEMORY_OFFSET+0x00408C4,0x00000008
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_2        IPU_MEMORY_OFFSET+0x00408C4,0x00000004
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_1        IPU_MEMORY_OFFSET+0x00408C4,0x00000002
+#define LPM_MEM_IPU_SDMA_EVENT_11__IDMAC_EOBND_SDMA_EN_0        IPU_MEMORY_OFFSET+0x00408C4,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_12__ADDR                         IPU_MEMORY_OFFSET+0x00408C8
+#define LPM_MEM_IPU_SDMA_EVENT_12__EMPTY                        IPU_MEMORY_OFFSET+0x00408C8,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_12__FULL                         IPU_MEMORY_OFFSET+0x00408C8,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_50       IPU_MEMORY_OFFSET+0x00408C8,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_49       IPU_MEMORY_OFFSET+0x00408C8,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_48       IPU_MEMORY_OFFSET+0x00408C8,0x00010000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_47       IPU_MEMORY_OFFSET+0x00408C8,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_46       IPU_MEMORY_OFFSET+0x00408C8,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_12__IDMAC_EOBND_SDMA_EN_45       IPU_MEMORY_OFFSET+0x00408C8,0x00002000
+
+#define LPM_MEM_IPU_SDMA_EVENT_13__ADDR                         IPU_MEMORY_OFFSET+0x00408CC
+#define LPM_MEM_IPU_SDMA_EVENT_13__EMPTY                        IPU_MEMORY_OFFSET+0x00408CC,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__FULL                         IPU_MEMORY_OFFSET+0x00408CC,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_31          IPU_MEMORY_OFFSET+0x00408CC,0x80000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_29          IPU_MEMORY_OFFSET+0x00408CC,0x20000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_28          IPU_MEMORY_OFFSET+0x00408CC,0x10000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_27          IPU_MEMORY_OFFSET+0x00408CC,0x08000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_26          IPU_MEMORY_OFFSET+0x00408CC,0x04000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_25          IPU_MEMORY_OFFSET+0x00408CC,0x02000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_24          IPU_MEMORY_OFFSET+0x00408CC,0x01000000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_23          IPU_MEMORY_OFFSET+0x00408CC,0x00800000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_22          IPU_MEMORY_OFFSET+0x00408CC,0x00400000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_21          IPU_MEMORY_OFFSET+0x00408CC,0x00200000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_20          IPU_MEMORY_OFFSET+0x00408CC,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_19          IPU_MEMORY_OFFSET+0x00408CC,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_18          IPU_MEMORY_OFFSET+0x00408CC,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_17          IPU_MEMORY_OFFSET+0x00408CC,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_15          IPU_MEMORY_OFFSET+0x00408CC,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_14          IPU_MEMORY_OFFSET+0x00408CC,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_13          IPU_MEMORY_OFFSET+0x00408CC,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_12          IPU_MEMORY_OFFSET+0x00408CC,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_11          IPU_MEMORY_OFFSET+0x00408CC,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_10          IPU_MEMORY_OFFSET+0x00408CC,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_9           IPU_MEMORY_OFFSET+0x00408CC,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_8           IPU_MEMORY_OFFSET+0x00408CC,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_5           IPU_MEMORY_OFFSET+0x00408CC,0x00000020
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_3           IPU_MEMORY_OFFSET+0x00408CC,0x00000008
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_2           IPU_MEMORY_OFFSET+0x00408CC,0x00000004
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_1           IPU_MEMORY_OFFSET+0x00408CC,0x00000002
+#define LPM_MEM_IPU_SDMA_EVENT_13__IDMAC_TH_SDMA_EN_0           IPU_MEMORY_OFFSET+0x00408CC,0x00000001
+
+#define LPM_MEM_IPU_SDMA_EVENT_14__ADDR                         IPU_MEMORY_OFFSET+0x00408D0
+#define LPM_MEM_IPU_SDMA_EVENT_14__EMPTY                        IPU_MEMORY_OFFSET+0x00408D0,0x00000000
+#define LPM_MEM_IPU_SDMA_EVENT_14__FULL                         IPU_MEMORY_OFFSET+0x00408D0,0xffffffff
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_52          IPU_MEMORY_OFFSET+0x00408D0,0x00100000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_51          IPU_MEMORY_OFFSET+0x00408D0,0x00080000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_50          IPU_MEMORY_OFFSET+0x00408D0,0x00040000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_49          IPU_MEMORY_OFFSET+0x00408D0,0x00020000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_48          IPU_MEMORY_OFFSET+0x00408D0,0x00010000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_47          IPU_MEMORY_OFFSET+0x00408D0,0x00008000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_46          IPU_MEMORY_OFFSET+0x00408D0,0x00004000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_45          IPU_MEMORY_OFFSET+0x00408D0,0x00002000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_44          IPU_MEMORY_OFFSET+0x00408D0,0x00001000
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_43          IPU_MEMORY_OFFSET+0x00408D0,0x00000800
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_42          IPU_MEMORY_OFFSET+0x00408D0,0x00000400
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_41          IPU_MEMORY_OFFSET+0x00408D0,0x00000200
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_40          IPU_MEMORY_OFFSET+0x00408D0,0x00000100
+#define LPM_MEM_IPU_SDMA_EVENT_14__IDMAC_TH_SDMA_EN_33          IPU_MEMORY_OFFSET+0x00408D0,0x00000002
+
+#define LPM_MEM_IPU_SRM_PRI1__ADDR                              IPU_MEMORY_OFFSET+0x00408D4
+#define LPM_MEM_IPU_SRM_PRI1__EMPTY                             IPU_MEMORY_OFFSET+0x00408D4,0x00000000
+#define LPM_MEM_IPU_SRM_PRI1__FULL                              IPU_MEMORY_OFFSET+0x00408D4,0xffffffff
+#define LPM_MEM_IPU_SRM_PRI1__CSI0_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D4,0x00001800
+#define LPM_MEM_IPU_SRM_PRI1__CSI0_SRM_PRI                      IPU_MEMORY_OFFSET+0x00408D4,0x00000700
+#define LPM_MEM_IPU_SRM_PRI1__CSI1_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D4,0x00000018
+#define LPM_MEM_IPU_SRM_PRI1__CSI1_SRM_PRI                      IPU_MEMORY_OFFSET+0x00408D4,0x00000007
+
+#define LPM_MEM_IPU_SRM_PRI2__ADDR                              IPU_MEMORY_OFFSET+0x00408D8
+#define LPM_MEM_IPU_SRM_PRI2__EMPTY                             IPU_MEMORY_OFFSET+0x00408D8,0x00000000
+#define LPM_MEM_IPU_SRM_PRI2__FULL                              IPU_MEMORY_OFFSET+0x00408D8,0xffffffff
+#define LPM_MEM_IPU_SRM_PRI2__DI1_SRM_MODE                      IPU_MEMORY_OFFSET+0x00408D8,0x18000000
+#define LPM_MEM_IPU_SRM_PRI2__DI1_SRM_PRI                       IPU_MEMORY_OFFSET+0x00408D8,0x07000000
+#define LPM_MEM_IPU_SRM_PRI2__DI0_SRM_MODE                      IPU_MEMORY_OFFSET+0x00408D8,0x00180000
+#define LPM_MEM_IPU_SRM_PRI2__DI0_SRM_PRI                       IPU_MEMORY_OFFSET+0x00408D8,0x00070000
+#define LPM_MEM_IPU_SRM_PRI2__DC_6_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D8,0x0000C000
+#define LPM_MEM_IPU_SRM_PRI2__DC_2_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D8,0x00003000
+#define LPM_MEM_IPU_SRM_PRI2__DC_SRM_PRI                        IPU_MEMORY_OFFSET+0x00408D8,0x00000E00
+#define LPM_MEM_IPU_SRM_PRI2__DP_A1_SRM_MODE                    IPU_MEMORY_OFFSET+0x00408D8,0x00000180
+#define LPM_MEM_IPU_SRM_PRI2__DP_A0_SRM_MODE                    IPU_MEMORY_OFFSET+0x00408D8,0x00000060
+#define LPM_MEM_IPU_SRM_PRI2__DP_S_SRM_MODE                     IPU_MEMORY_OFFSET+0x00408D8,0x00000018
+#define LPM_MEM_IPU_SRM_PRI2__DP_SRM_PRI                        IPU_MEMORY_OFFSET+0x00408D8,0x00000007
+
+#define LPM_MEM_IPU_FS_PROC_FLOW1__ADDR                         IPU_MEMORY_OFFSET+0x00408DC
+#define LPM_MEM_IPU_FS_PROC_FLOW1__EMPTY                        IPU_MEMORY_OFFSET+0x00408DC,0x00000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__FULL                         IPU_MEMORY_OFFSET+0x00408DC,0xffffffff
+#define LPM_MEM_IPU_FS_PROC_FLOW1__VF_IN_VALID                  IPU_MEMORY_OFFSET+0x00408DC,0x80000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__ENC_IN_VALID                 IPU_MEMORY_OFFSET+0x00408DC,0x40000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__VDI_SRC_SEL                  IPU_MEMORY_OFFSET+0x00408DC,0x30000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PRP_SRC_SEL                  IPU_MEMORY_OFFSET+0x00408DC,0x0F000000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__VDI3_SRC_SEL                 IPU_MEMORY_OFFSET+0x00408DC,0x00C00000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__VDI1_SRC_SEL                 IPU_MEMORY_OFFSET+0x00408DC,0x00300000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PP_ROT_SRC_SEL               IPU_MEMORY_OFFSET+0x00408DC,0x000F0000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PP_SRC_SEL                   IPU_MEMORY_OFFSET+0x00408DC,0x0000F000
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PRPVF_ROT_SRC_SEL            IPU_MEMORY_OFFSET+0x00408DC,0x00000F00
+#define LPM_MEM_IPU_FS_PROC_FLOW1__PRPENC_ROT_SRC_SEL           IPU_MEMORY_OFFSET+0x00408DC,0x0000000F
+
+#define LPM_MEM_IPU_FS_PROC_FLOW2__ADDR                         IPU_MEMORY_OFFSET+0x00408E0
+#define LPM_MEM_IPU_FS_PROC_FLOW2__EMPTY                        IPU_MEMORY_OFFSET+0x00408E0,0x00000000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__FULL                         IPU_MEMORY_OFFSET+0x00408E0,0xffffffff
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRP_DEST_SEL                 IPU_MEMORY_OFFSET+0x00408E0,0x0F000000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRPENC_ROT_DEST_SEL          IPU_MEMORY_OFFSET+0x00408E0,0x00F00000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PP_ROT_DEST_SEL              IPU_MEMORY_OFFSET+0x00408E0,0x000F0000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PP_DEST_SEL                  IPU_MEMORY_OFFSET+0x00408E0,0x0000F000
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRPVF_ROT_DEST_SEL           IPU_MEMORY_OFFSET+0x00408E0,0x00000F00
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRPVF_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E0,0x000000F0
+#define LPM_MEM_IPU_FS_PROC_FLOW2__PRP_ENC_DEST_SEL             IPU_MEMORY_OFFSET+0x00408E0,0x0000000F
+
+#define LPM_MEM_IPU_FS_PROC_FLOW3__ADDR                         IPU_MEMORY_OFFSET+0x00408E4
+#define LPM_MEM_IPU_FS_PROC_FLOW3__EMPTY                        IPU_MEMORY_OFFSET+0x00408E4,0x00000000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__FULL                         IPU_MEMORY_OFFSET+0x00408E4,0xffffffff
+#define LPM_MEM_IPU_FS_PROC_FLOW3__VPU_DEST_SEL                 IPU_MEMORY_OFFSET+0x00408E4,0x03000000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__EXT_SRC2_DEST_SEL            IPU_MEMORY_OFFSET+0x00408E4,0x00C00000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__EXT_SRC1_DEST_SEL            IPU_MEMORY_OFFSET+0x00408E4,0x00300000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__VDOA_DEST_SEL                IPU_MEMORY_OFFSET+0x00408E4,0x00030000
+#define LPM_MEM_IPU_FS_PROC_FLOW3__SMFC3_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E4,0x00003800
+#define LPM_MEM_IPU_FS_PROC_FLOW3__SMFC2_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E4,0x00000780
+#define LPM_MEM_IPU_FS_PROC_FLOW3__SMFC1_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E4,0x00000070
+#define LPM_MEM_IPU_FS_PROC_FLOW3__SMFC0_DEST_SEL               IPU_MEMORY_OFFSET+0x00408E4,0x0000000F
+
+#define LPM_MEM_IPU_FS_DISP_FLOW1__ADDR                         IPU_MEMORY_OFFSET+0x00408E8
+#define LPM_MEM_IPU_FS_DISP_FLOW1__EMPTY                        IPU_MEMORY_OFFSET+0x00408E8,0x00000000
+#define LPM_MEM_IPU_FS_DISP_FLOW1__FULL                         IPU_MEMORY_OFFSET+0x00408E8,0xffffffff
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DC1_SRC_SEL                  IPU_MEMORY_OFFSET+0x00408E8,0x00F00000
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DC2_SRC_SEL                  IPU_MEMORY_OFFSET+0x00408E8,0x000F0000
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DP_ASYNC1_SRC_SEL            IPU_MEMORY_OFFSET+0x00408E8,0x0000F000
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DP_ASYNC0_SRC_SEL            IPU_MEMORY_OFFSET+0x00408E8,0x00000F00
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DP_SYNC1_SRC_SEL             IPU_MEMORY_OFFSET+0x00408E8,0x000000F0
+#define LPM_MEM_IPU_FS_DISP_FLOW1__DP_SYNC0_SRC_SEL             IPU_MEMORY_OFFSET+0x00408E8,0x0000000F
+
+#define LPM_MEM_IPU_FS_DISP_FLOW2__ADDR                         IPU_MEMORY_OFFSET+0x00408EC
+#define LPM_MEM_IPU_FS_DISP_FLOW2__EMPTY                        IPU_MEMORY_OFFSET+0x00408EC,0x00000000
+#define LPM_MEM_IPU_FS_DISP_FLOW2__FULL                         IPU_MEMORY_OFFSET+0x00408EC,0xffffffff
+#define LPM_MEM_IPU_FS_DISP_FLOW2__DC2_ALT_SRC_SEL              IPU_MEMORY_OFFSET+0x00408EC,0x000F0000
+#define LPM_MEM_IPU_FS_DISP_FLOW2__DP_ASYNC1_ALT_SRC_SEL        IPU_MEMORY_OFFSET+0x00408EC,0x000000F0
+#define LPM_MEM_IPU_FS_DISP_FLOW2__DP_ASYNC0_ALT_SRC_SEL        IPU_MEMORY_OFFSET+0x00408EC,0x0000000F
+
+#define LPM_MEM_IPU_SKIP__ADDR                                  IPU_MEMORY_OFFSET+0x00408F0
+#define LPM_MEM_IPU_SKIP__EMPTY                                 IPU_MEMORY_OFFSET+0x00408F0,0x00000000
+#define LPM_MEM_IPU_SKIP__FULL                                  IPU_MEMORY_OFFSET+0x00408F0,0xffffffff
+#define LPM_MEM_IPU_SKIP__VDI_SKIP                              IPU_MEMORY_OFFSET+0x00408F0,0xFFF00000
+#define LPM_MEM_IPU_SKIP__VDI_MAX_RATIO_SKIP                    IPU_MEMORY_OFFSET+0x00408F0,0x000F0000
+#define LPM_MEM_IPU_SKIP__CSI_SKIP_IC_VF                        IPU_MEMORY_OFFSET+0x00408F0,0x0000F800
+#define LPM_MEM_IPU_SKIP__CSI_MAX_RATIO_SKIP_IC_VF              IPU_MEMORY_OFFSET+0x00408F0,0x00000700
+#define LPM_MEM_IPU_SKIP__CSI_SKIP_IC_ENC                       IPU_MEMORY_OFFSET+0x00408F0,0x000000F8
+#define LPM_MEM_IPU_SKIP__CSI_MAX_RATIO_SKIP_IC_ENC             IPU_MEMORY_OFFSET+0x00408F0,0x00000007
+
+#define LPM_MEM_IPU_DISP_ALT_CONF__ADDR                         IPU_MEMORY_OFFSET+0x00408F4
+#define LPM_MEM_IPU_DISP_ALT_CONF__EMPTY                        IPU_MEMORY_OFFSET+0x00408F4,0x00000000
+#define LPM_MEM_IPU_DISP_ALT_CONF__FULL                         IPU_MEMORY_OFFSET+0x00408F4,0xffffffff
+
+#define LPM_MEM_IPU_DISP_GEN__ADDR                              IPU_MEMORY_OFFSET+0x00408F8
+#define LPM_MEM_IPU_DISP_GEN__EMPTY                             IPU_MEMORY_OFFSET+0x00408F8,0x00000000
+#define LPM_MEM_IPU_DISP_GEN__FULL                              IPU_MEMORY_OFFSET+0x00408F8,0xffffffff
+#define LPM_MEM_IPU_DISP_GEN__DI1_COUNTER_RELEASE               IPU_MEMORY_OFFSET+0x00408F8,0x02000000
+#define LPM_MEM_IPU_DISP_GEN__DI0_COUNTER_RELEASE               IPU_MEMORY_OFFSET+0x00408F8,0x01000000
+#define LPM_MEM_IPU_DISP_GEN__CSI_VSYNC_DEST                    IPU_MEMORY_OFFSET+0x00408F8,0x00800000
+#define LPM_MEM_IPU_DISP_GEN__MCU_MAX_BURST_STOP                IPU_MEMORY_OFFSET+0x00408F8,0x00400000
+#define LPM_MEM_IPU_DISP_GEN__MCU_T                             IPU_MEMORY_OFFSET+0x00408F8,0x003C0000
+#define LPM_MEM_IPU_DISP_GEN__MCU_DI_ID_9                       IPU_MEMORY_OFFSET+0x00408F8,0x00020000
+#define LPM_MEM_IPU_DISP_GEN__MCU_DI_ID_8                       IPU_MEMORY_OFFSET+0x00408F8,0x00010000
+#define LPM_MEM_IPU_DISP_GEN__DP_PIPE_CLR                       IPU_MEMORY_OFFSET+0x00408F8,0x00000040
+#define LPM_MEM_IPU_DISP_GEN__DP_FG_EN_ASYNC1                   IPU_MEMORY_OFFSET+0x00408F8,0x00000020
+#define LPM_MEM_IPU_DISP_GEN__DP_FG_EN_ASYNC0                   IPU_MEMORY_OFFSET+0x00408F8,0x00000010
+#define LPM_MEM_IPU_DISP_GEN__DP_ASYNC_DOUBLE_FLOW              IPU_MEMORY_OFFSET+0x00408F8,0x00000008
+#define LPM_MEM_IPU_DISP_GEN__DC2_DOUBLE_FLOW                   IPU_MEMORY_OFFSET+0x00408F8,0x00000004
+#define LPM_MEM_IPU_DISP_GEN__DI1_DUAL_MODE                     IPU_MEMORY_OFFSET+0x00408F8,0x00000002
+#define LPM_MEM_IPU_DISP_GEN__DI0_DUAL_MODE                     IPU_MEMORY_OFFSET+0x00408F8,0x00000001
+
+#define LPM_MEM_IPU_DISP_ALT1__ADDR                             IPU_MEMORY_OFFSET+0x00408FC
+#define LPM_MEM_IPU_DISP_ALT1__EMPTY                            IPU_MEMORY_OFFSET+0x00408FC,0x00000000
+#define LPM_MEM_IPU_DISP_ALT1__FULL                             IPU_MEMORY_OFFSET+0x00408FC,0xffffffff
+#define LPM_MEM_IPU_DISP_ALT1__SEL_ALT_0                        IPU_MEMORY_OFFSET+0x00408FC,0xF0000000
+#define LPM_MEM_IPU_DISP_ALT1__STEP_REPEAT_ALT_0                IPU_MEMORY_OFFSET+0x00408FC,0x0FFF0000
+#define LPM_MEM_IPU_DISP_ALT1__CNT_AUTO_RELOAD_ALT_0            IPU_MEMORY_OFFSET+0x00408FC,0x00008000
+#define LPM_MEM_IPU_DISP_ALT1__CNT_CLR_SEL_ALT_0                IPU_MEMORY_OFFSET+0x00408FC,0x00007000
+#define LPM_MEM_IPU_DISP_ALT1__RUN_VALUE_M1_ALT_0               IPU_MEMORY_OFFSET+0x00408FC,0x00000FFF
+
+#define LPM_MEM_IPU_DISP_ALT2__ADDR                             IPU_MEMORY_OFFSET+0x0040900
+#define LPM_MEM_IPU_DISP_ALT2__EMPTY                            IPU_MEMORY_OFFSET+0x0040900,0x00000000
+#define LPM_MEM_IPU_DISP_ALT2__FULL                             IPU_MEMORY_OFFSET+0x0040900,0xffffffff
+#define LPM_MEM_IPU_DISP_ALT2__RUN_RESOLUTION_ALT_0             IPU_MEMORY_OFFSET+0x0040900,0x00070000
+#define LPM_MEM_IPU_DISP_ALT2__OFFSET_RESOLUTION_ALT_0          IPU_MEMORY_OFFSET+0x0040900,0x00007000
+#define LPM_MEM_IPU_DISP_ALT2__OFFSET_VALUE_ALT_0               IPU_MEMORY_OFFSET+0x0040900,0x00000FFF
+
+#define LPM_MEM_IPU_DISP_ALT3__ADDR                             IPU_MEMORY_OFFSET+0x0040904
+#define LPM_MEM_IPU_DISP_ALT3__EMPTY                            IPU_MEMORY_OFFSET+0x0040904,0x00000000
+#define LPM_MEM_IPU_DISP_ALT3__FULL                             IPU_MEMORY_OFFSET+0x0040904,0xffffffff
+#define LPM_MEM_IPU_DISP_ALT3__SEL_ALT_1                        IPU_MEMORY_OFFSET+0x0040904,0xF0000000
+#define LPM_MEM_IPU_DISP_ALT3__STEP_REPEAT_ALT_1                IPU_MEMORY_OFFSET+0x0040904,0x0FFF0000
+#define LPM_MEM_IPU_DISP_ALT3__CNT_AUTO_RELOAD_ALT_1            IPU_MEMORY_OFFSET+0x0040904,0x00008000
+#define LPM_MEM_IPU_DISP_ALT3__CNT_CLR_SEL_ALT_1                IPU_MEMORY_OFFSET+0x0040904,0x00007000
+#define LPM_MEM_IPU_DISP_ALT3__RUN_VALUE_M1_ALT_1               IPU_MEMORY_OFFSET+0x0040904,0x00000FFF
+
+#define LPM_MEM_IPU_DISP_ALT4__ADDR                             IPU_MEMORY_OFFSET+0x0040908
+#define LPM_MEM_IPU_DISP_ALT4__EMPTY                            IPU_MEMORY_OFFSET+0x0040908,0x00000000
+#define LPM_MEM_IPU_DISP_ALT4__FULL                             IPU_MEMORY_OFFSET+0x0040908,0xffffffff
+#define LPM_MEM_IPU_DISP_ALT4__RUN_RESOLUTION_ALT_1             IPU_MEMORY_OFFSET+0x0040908,0x00070000
+#define LPM_MEM_IPU_DISP_ALT4__OFFSET_RESOLUTION_ALT_1          IPU_MEMORY_OFFSET+0x0040908,0x00007000
+#define LPM_MEM_IPU_DISP_ALT4__OFFSET_VALUE_ALT_1               IPU_MEMORY_OFFSET+0x0040908,0x00000FFF
+
+#define LPM_MEM_IPU_SNOOP__ADDR                                 IPU_MEMORY_OFFSET+0x004090C
+#define LPM_MEM_IPU_SNOOP__EMPTY                                IPU_MEMORY_OFFSET+0x004090C,0x00000000
+#define LPM_MEM_IPU_SNOOP__FULL                                 IPU_MEMORY_OFFSET+0x004090C,0xffffffff
+#define LPM_MEM_IPU_SNOOP__SNOOP2_SYNC_BYP                      IPU_MEMORY_OFFSET+0x004090C,0x00010000
+#define LPM_MEM_IPU_SNOOP__AUTOREF_PER                          IPU_MEMORY_OFFSET+0x004090C,0x000003FF
+
+#define LPM_MEM_IPU_MEM_RST__ADDR                               IPU_MEMORY_OFFSET+0x0040910
+#define LPM_MEM_IPU_MEM_RST__EMPTY                              IPU_MEMORY_OFFSET+0x0040910,0x00000000
+#define LPM_MEM_IPU_MEM_RST__FULL                               IPU_MEMORY_OFFSET+0x0040910,0xffffffff
+#define LPM_MEM_IPU_MEM_RST__RST_MEM_START                      IPU_MEMORY_OFFSET+0x0040910,0x80000000
+#define LPM_MEM_IPU_MEM_RST__RST_MEM_EN                         IPU_MEMORY_OFFSET+0x0040910,0x007FFFFF
+
+#define LPM_MEM_IPU_PM__ADDR                                    IPU_MEMORY_OFFSET+0x0040914
+#define LPM_MEM_IPU_PM__EMPTY                                   IPU_MEMORY_OFFSET+0x0040914,0x00000000
+#define LPM_MEM_IPU_PM__FULL                                    IPU_MEMORY_OFFSET+0x0040914,0xffffffff
+#define LPM_MEM_IPU_PM__LPSR_MODE                               IPU_MEMORY_OFFSET+0x0040914,0x80000000
+#define LPM_MEM_IPU_PM__DI1_SRM_CLOCK_CHANGE_MODE               IPU_MEMORY_OFFSET+0x0040914,0x40000000
+#define LPM_MEM_IPU_PM__DI1_CLK_PERIOD_1                        IPU_MEMORY_OFFSET+0x0040914,0x3F800000
+#define LPM_MEM_IPU_PM__DI1_CLK_PERIOD_0                        IPU_MEMORY_OFFSET+0x0040914,0x007F0000
+#define LPM_MEM_IPU_PM__CLOCK_MODE_STAT                         IPU_MEMORY_OFFSET+0x0040914,0x00008000
+#define LPM_MEM_IPU_PM__DI0_SRM_CLOCK_CHANGE_MODE               IPU_MEMORY_OFFSET+0x0040914,0x00004000
+#define LPM_MEM_IPU_PM__DI0_CLK_PERIOD_1                        IPU_MEMORY_OFFSET+0x0040914,0x00003F80
+#define LPM_MEM_IPU_PM__DI0_CLK_PERIOD_0                        IPU_MEMORY_OFFSET+0x0040914,0x0000007F
+
+#define LPM_MEM_IPU_GPR__ADDR                                   IPU_MEMORY_OFFSET+0x0040918
+#define LPM_MEM_IPU_GPR__EMPTY                                  IPU_MEMORY_OFFSET+0x0040918,0x00000000
+#define LPM_MEM_IPU_GPR__FULL                                   IPU_MEMORY_OFFSET+0x0040918,0xffffffff
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF1_RDY1_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x80000000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF1_RDY0_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x40000000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF0_RDY1_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x20000000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF0_RDY0_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x10000000
+#define LPM_MEM_IPU_GPR__IPU_ALT_CH_BUF1_RDY1_CLR               IPU_MEMORY_OFFSET+0x0040918,0x08000000
+#define LPM_MEM_IPU_GPR__IPU_ALT_CH_BUF1_RDY0_CLR               IPU_MEMORY_OFFSET+0x0040918,0x04000000
+#define LPM_MEM_IPU_GPR__IPU_ALT_CH_BUF0_RDY1_CLR               IPU_MEMORY_OFFSET+0x0040918,0x02000000
+#define LPM_MEM_IPU_GPR__IPU_ALT_CH_BUF0_RDY0_CLR               IPU_MEMORY_OFFSET+0x0040918,0x01000000
+#define LPM_MEM_IPU_GPR__IPU_DI1_CLK_CHANGE_ACK_DIS             IPU_MEMORY_OFFSET+0x0040918,0x00800000
+#define LPM_MEM_IPU_GPR__IPU_DI0_CLK_CHANGE_ACK_DIS             IPU_MEMORY_OFFSET+0x0040918,0x00400000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF2_RDY1_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x00200000
+#define LPM_MEM_IPU_GPR__IPU_CH_BUF2_RDY0_CLR                   IPU_MEMORY_OFFSET+0x0040918,0x00100000
+#define LPM_MEM_IPU_GPR__IPU_GP19                               IPU_MEMORY_OFFSET+0x0040918,0x00080000
+#define LPM_MEM_IPU_GPR__IPU_GP18                               IPU_MEMORY_OFFSET+0x0040918,0x00040000
+#define LPM_MEM_IPU_GPR__IPU_GP17                               IPU_MEMORY_OFFSET+0x0040918,0x00020000
+#define LPM_MEM_IPU_GPR__IPU_GP16                               IPU_MEMORY_OFFSET+0x0040918,0x00010000
+#define LPM_MEM_IPU_GPR__IPU_GP15                               IPU_MEMORY_OFFSET+0x0040918,0x00008000
+#define LPM_MEM_IPU_GPR__IPU_GP14                               IPU_MEMORY_OFFSET+0x0040918,0x00004000
+#define LPM_MEM_IPU_GPR__IPU_GP13                               IPU_MEMORY_OFFSET+0x0040918,0x00002000
+#define LPM_MEM_IPU_GPR__IPU_GP12                               IPU_MEMORY_OFFSET+0x0040918,0x00001000
+#define LPM_MEM_IPU_GPR__IPU_GP11                               IPU_MEMORY_OFFSET+0x0040918,0x00000800
+#define LPM_MEM_IPU_GPR__IPU_GP10                               IPU_MEMORY_OFFSET+0x0040918,0x00000400
+#define LPM_MEM_IPU_GPR__IPU_GP9                                IPU_MEMORY_OFFSET+0x0040918,0x00000200
+#define LPM_MEM_IPU_GPR__IPU_GP8                                IPU_MEMORY_OFFSET+0x0040918,0x00000100
+#define LPM_MEM_IPU_GPR__IPU_GP7                                IPU_MEMORY_OFFSET+0x0040918,0x00000080
+#define LPM_MEM_IPU_GPR__IPU_GP6                                IPU_MEMORY_OFFSET+0x0040918,0x00000040
+#define LPM_MEM_IPU_GPR__IPU_GP5                                IPU_MEMORY_OFFSET+0x0040918,0x00000020
+#define LPM_MEM_IPU_GPR__IPU_GP4                                IPU_MEMORY_OFFSET+0x0040918,0x00000010
+#define LPM_MEM_IPU_GPR__IPU_GP3                                IPU_MEMORY_OFFSET+0x0040918,0x00000008
+#define LPM_MEM_IPU_GPR__IPU_GP2                                IPU_MEMORY_OFFSET+0x0040918,0x00000004
+#define LPM_MEM_IPU_GPR__IPU_GP1                                IPU_MEMORY_OFFSET+0x0040918,0x00000002
+#define LPM_MEM_IPU_GPR__IPU_GP0                                IPU_MEMORY_OFFSET+0x0040918,0x00000001
+
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__ADDR                      IPU_MEMORY_OFFSET+0x0040984
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__EMPTY                     IPU_MEMORY_OFFSET+0x0040984,0x00000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__FULL                      IPU_MEMORY_OFFSET+0x0040984,0xffffffff
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_31     IPU_MEMORY_OFFSET+0x0040984,0x80000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_29     IPU_MEMORY_OFFSET+0x0040984,0x20000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_28     IPU_MEMORY_OFFSET+0x0040984,0x10000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_27     IPU_MEMORY_OFFSET+0x0040984,0x08000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_26     IPU_MEMORY_OFFSET+0x0040984,0x04000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_25     IPU_MEMORY_OFFSET+0x0040984,0x02000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_24     IPU_MEMORY_OFFSET+0x0040984,0x01000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_23     IPU_MEMORY_OFFSET+0x0040984,0x00800000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_22     IPU_MEMORY_OFFSET+0x0040984,0x00400000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_21     IPU_MEMORY_OFFSET+0x0040984,0x00200000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_20     IPU_MEMORY_OFFSET+0x0040984,0x00100000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_19     IPU_MEMORY_OFFSET+0x0040984,0x00080000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_18     IPU_MEMORY_OFFSET+0x0040984,0x00040000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_17     IPU_MEMORY_OFFSET+0x0040984,0x00020000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_15     IPU_MEMORY_OFFSET+0x0040984,0x00008000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_14     IPU_MEMORY_OFFSET+0x0040984,0x00004000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_13     IPU_MEMORY_OFFSET+0x0040984,0x00002000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_12     IPU_MEMORY_OFFSET+0x0040984,0x00001000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_11     IPU_MEMORY_OFFSET+0x0040984,0x00000800
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_10     IPU_MEMORY_OFFSET+0x0040984,0x00000400
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_9      IPU_MEMORY_OFFSET+0x0040984,0x00000200
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_8      IPU_MEMORY_OFFSET+0x0040984,0x00000100
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_5      IPU_MEMORY_OFFSET+0x0040984,0x00000020
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_3      IPU_MEMORY_OFFSET+0x0040984,0x00000008
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_2      IPU_MEMORY_OFFSET+0x0040984,0x00000004
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_1      IPU_MEMORY_OFFSET+0x0040984,0x00000002
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_0__DMA_CH_DB_MODE_SEL_0      IPU_MEMORY_OFFSET+0x0040984,0x00000001
+
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__ADDR                      IPU_MEMORY_OFFSET+0x0040988
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__EMPTY                     IPU_MEMORY_OFFSET+0x0040988,0x00000000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__FULL                      IPU_MEMORY_OFFSET+0x0040988,0xffffffff
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_52     IPU_MEMORY_OFFSET+0x0040988,0x00100000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_51     IPU_MEMORY_OFFSET+0x0040988,0x00080000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_50     IPU_MEMORY_OFFSET+0x0040988,0x00040000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_49     IPU_MEMORY_OFFSET+0x0040988,0x00020000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_48     IPU_MEMORY_OFFSET+0x0040988,0x00010000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_47     IPU_MEMORY_OFFSET+0x0040988,0x00008000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_46     IPU_MEMORY_OFFSET+0x0040988,0x00004000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_45     IPU_MEMORY_OFFSET+0x0040988,0x00002000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_44     IPU_MEMORY_OFFSET+0x0040988,0x00001000
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_43     IPU_MEMORY_OFFSET+0x0040988,0x00000800
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_42     IPU_MEMORY_OFFSET+0x0040988,0x00000400
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_41     IPU_MEMORY_OFFSET+0x0040988,0x00000200
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_40     IPU_MEMORY_OFFSET+0x0040988,0x00000100
+#define LPM_MEM_IPU_CH_DB_MODE_SEL_1__DMA_CH_DB_MODE_SEL_33     IPU_MEMORY_OFFSET+0x0040988,0x00000002
+
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__ADDR                  IPU_MEMORY_OFFSET+0x004099C
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__EMPTY                 IPU_MEMORY_OFFSET+0x004099C,0x00000000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__FULL                  IPU_MEMORY_OFFSET+0x004099C,0xffffffff
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_29 IPU_MEMORY_OFFSET+0x004099C,0x20000000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_24 IPU_MEMORY_OFFSET+0x004099C,0x01000000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_7 IPU_MEMORY_OFFSET+0x004099C,0x00000080
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_6 IPU_MEMORY_OFFSET+0x004099C,0x00000040
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_5 IPU_MEMORY_OFFSET+0x004099C,0x00000020
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_0__DMA_CH_ALT_DB_MODE_SEL_4 IPU_MEMORY_OFFSET+0x004099C,0x00000010
+
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__ADDR                  IPU_MEMORY_OFFSET+0x00409A0
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__EMPTY                 IPU_MEMORY_OFFSET+0x00409A0,0x00000000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__FULL                  IPU_MEMORY_OFFSET+0x00409A0,0xffffffff
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_52 IPU_MEMORY_OFFSET+0x00409A0,0x00100000
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_41 IPU_MEMORY_OFFSET+0x00409A0,0x00000200
+#define LPM_MEM_IPU_ALT_CH_DB_MODE_SEL_1__DMA_CH_ALT_DB_MODE_SEL_33 IPU_MEMORY_OFFSET+0x00409A0,0x00000002
+
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__ADDR                     IPU_MEMORY_OFFSET+0x00409AC
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__EMPTY                    IPU_MEMORY_OFFSET+0x00409AC,0x00000000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__FULL                     IPU_MEMORY_OFFSET+0x00409AC,0xffffffff
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_28   IPU_MEMORY_OFFSET+0x00409AC,0x10000000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_27   IPU_MEMORY_OFFSET+0x00409AC,0x08000000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_23   IPU_MEMORY_OFFSET+0x00409AC,0x00800000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_21   IPU_MEMORY_OFFSET+0x00409AC,0x00200000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_13   IPU_MEMORY_OFFSET+0x00409AC,0x00002000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_10   IPU_MEMORY_OFFSET+0x00409AC,0x00000400
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_9    IPU_MEMORY_OFFSET+0x00409AC,0x00000200
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_0__DMA_CH_TRB_MODE_SEL_8    IPU_MEMORY_OFFSET+0x00409AC,0x00000100
+
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_1__ADDR                     IPU_MEMORY_OFFSET+0x00409B0
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_1__EMPTY                    IPU_MEMORY_OFFSET+0x00409B0,0x00000000
+#define LPM_MEM_IPU_CH_TRB_MODE_SEL_1__FULL                     IPU_MEMORY_OFFSET+0x00409B0,0xffffffff
+
+#define LPM_MEM_IDMAC_CONF__ADDR                                IPU_MEMORY_OFFSET+0x00407E4
+#define LPM_MEM_IDMAC_CONF__EMPTY                               IPU_MEMORY_OFFSET+0x00407E4,0x00000000
+#define LPM_MEM_IDMAC_CONF__FULL                                IPU_MEMORY_OFFSET+0x00407E4,0xffffffff
+#define LPM_MEM_IDMAC_CONF__USED_BUFS_EN_R                      IPU_MEMORY_OFFSET+0x00407E4,0x02000000
+#define LPM_MEM_IDMAC_CONF__USED_BUFS_MAX_R                     IPU_MEMORY_OFFSET+0x00407E4,0x01E00000
+#define LPM_MEM_IDMAC_CONF__USED_BUFS_EN_W                      IPU_MEMORY_OFFSET+0x00407E4,0x00100000
+#define LPM_MEM_IDMAC_CONF__USED_BUFS_MAX_W                     IPU_MEMORY_OFFSET+0x00407E4,0x000E0000
+#define LPM_MEM_IDMAC_CONF__P_ENDIAN                            IPU_MEMORY_OFFSET+0x00407E4,0x00010000
+#define LPM_MEM_IDMAC_CONF__RDI                                 IPU_MEMORY_OFFSET+0x00407E4,0x00000020
+#define LPM_MEM_IDMAC_CONF__WIDPT                               IPU_MEMORY_OFFSET+0x00407E4,0x00000018
+#define LPM_MEM_IDMAC_CONF__MAX_REQ_READ                        IPU_MEMORY_OFFSET+0x00407E4,0x00000007
+
+#define LPM_MEM_IDMAC_CH_EN_1__ADDR                             IPU_MEMORY_OFFSET+0x00407E8
+#define LPM_MEM_IDMAC_CH_EN_1__EMPTY                            IPU_MEMORY_OFFSET+0x00407E8,0x00000000
+#define LPM_MEM_IDMAC_CH_EN_1__FULL                             IPU_MEMORY_OFFSET+0x00407E8,0xffffffff
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_31                   IPU_MEMORY_OFFSET+0x00407E8,0x80000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_29                   IPU_MEMORY_OFFSET+0x00407E8,0x20000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_28                   IPU_MEMORY_OFFSET+0x00407E8,0x10000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_27                   IPU_MEMORY_OFFSET+0x00407E8,0x08000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_26                   IPU_MEMORY_OFFSET+0x00407E8,0x04000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_25                   IPU_MEMORY_OFFSET+0x00407E8,0x02000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_24                   IPU_MEMORY_OFFSET+0x00407E8,0x01000000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_23                   IPU_MEMORY_OFFSET+0x00407E8,0x00800000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_22                   IPU_MEMORY_OFFSET+0x00407E8,0x00400000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_21                   IPU_MEMORY_OFFSET+0x00407E8,0x00200000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_20                   IPU_MEMORY_OFFSET+0x00407E8,0x00100000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_19                   IPU_MEMORY_OFFSET+0x00407E8,0x00080000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_18                   IPU_MEMORY_OFFSET+0x00407E8,0x00040000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_17                   IPU_MEMORY_OFFSET+0x00407E8,0x00020000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_15                   IPU_MEMORY_OFFSET+0x00407E8,0x00008000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_14                   IPU_MEMORY_OFFSET+0x00407E8,0x00004000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_13                   IPU_MEMORY_OFFSET+0x00407E8,0x00002000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_12                   IPU_MEMORY_OFFSET+0x00407E8,0x00001000
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_11                   IPU_MEMORY_OFFSET+0x00407E8,0x00000800
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_10                   IPU_MEMORY_OFFSET+0x00407E8,0x00000400
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_9                    IPU_MEMORY_OFFSET+0x00407E8,0x00000200
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_8                    IPU_MEMORY_OFFSET+0x00407E8,0x00000100
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_5                    IPU_MEMORY_OFFSET+0x00407E8,0x00000020
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_3                    IPU_MEMORY_OFFSET+0x00407E8,0x00000008
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_2                    IPU_MEMORY_OFFSET+0x00407E8,0x00000004
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_1                    IPU_MEMORY_OFFSET+0x00407E8,0x00000002
+#define LPM_MEM_IDMAC_CH_EN_1__IDMAC_CH_EN_0                    IPU_MEMORY_OFFSET+0x00407E8,0x00000001
+
+#define LPM_MEM_IDMAC_CH_EN_2__ADDR                             IPU_MEMORY_OFFSET+0x00407EC
+#define LPM_MEM_IDMAC_CH_EN_2__EMPTY                            IPU_MEMORY_OFFSET+0x00407EC,0x00000000
+#define LPM_MEM_IDMAC_CH_EN_2__FULL                             IPU_MEMORY_OFFSET+0x00407EC,0xffffffff
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_52                   IPU_MEMORY_OFFSET+0x00407EC,0x00100000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_51                   IPU_MEMORY_OFFSET+0x00407EC,0x00080000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_50                   IPU_MEMORY_OFFSET+0x00407EC,0x00040000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_49                   IPU_MEMORY_OFFSET+0x00407EC,0x00020000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_48                   IPU_MEMORY_OFFSET+0x00407EC,0x00010000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_47                   IPU_MEMORY_OFFSET+0x00407EC,0x00008000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_46                   IPU_MEMORY_OFFSET+0x00407EC,0x00004000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_45                   IPU_MEMORY_OFFSET+0x00407EC,0x00002000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_44                   IPU_MEMORY_OFFSET+0x00407EC,0x00001000
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_43                   IPU_MEMORY_OFFSET+0x00407EC,0x00000800
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_42                   IPU_MEMORY_OFFSET+0x00407EC,0x00000400
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_41                   IPU_MEMORY_OFFSET+0x00407EC,0x00000200
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_40                   IPU_MEMORY_OFFSET+0x00407EC,0x00000100
+#define LPM_MEM_IDMAC_CH_EN_2__IDMAC_CH_EN_33                   IPU_MEMORY_OFFSET+0x00407EC,0x00000002
+
+#define LPM_MEM_IDMAC_SEP_ALPHA__ADDR                           IPU_MEMORY_OFFSET+0x00407F0
+#define LPM_MEM_IDMAC_SEP_ALPHA__EMPTY                          IPU_MEMORY_OFFSET+0x00407F0,0x00000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__FULL                           IPU_MEMORY_OFFSET+0x00407F0,0xffffffff
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_29                IPU_MEMORY_OFFSET+0x00407F0,0x20000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_27                IPU_MEMORY_OFFSET+0x00407F0,0x08000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_25                IPU_MEMORY_OFFSET+0x00407F0,0x02000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_24                IPU_MEMORY_OFFSET+0x00407F0,0x01000000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_23                IPU_MEMORY_OFFSET+0x00407F0,0x00800000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_15                IPU_MEMORY_OFFSET+0x00407F0,0x00008000
+#define LPM_MEM_IDMAC_SEP_ALPHA__IDMAC_SEP_AL_14                IPU_MEMORY_OFFSET+0x00407F0,0x00004000
+
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__ADDR                       IPU_MEMORY_OFFSET+0x00407F4
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__EMPTY                      IPU_MEMORY_OFFSET+0x00407F4,0x00000000
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__FULL                       IPU_MEMORY_OFFSET+0x00407F4,0xffffffff
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_29        IPU_MEMORY_OFFSET+0x00407F4,0x20000000
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_24        IPU_MEMORY_OFFSET+0x00407F4,0x01000000
+#define LPM_MEM_IDMAC_ALT_SEP_ALPHA__IDMAC_ALT_SEP_AL_23        IPU_MEMORY_OFFSET+0x00407F4,0x00800000
+
+#define LPM_MEM_IDMAC_CH_PRI_1__ADDR                            IPU_MEMORY_OFFSET+0x00407F8
+#define LPM_MEM_IDMAC_CH_PRI_1__EMPTY                           IPU_MEMORY_OFFSET+0x00407F8,0x00000000
+#define LPM_MEM_IDMAC_CH_PRI_1__FULL                            IPU_MEMORY_OFFSET+0x00407F8,0xffffffff
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_29                 IPU_MEMORY_OFFSET+0x00407F8,0x20000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_28                 IPU_MEMORY_OFFSET+0x00407F8,0x10000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_27                 IPU_MEMORY_OFFSET+0x00407F8,0x08000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_26                 IPU_MEMORY_OFFSET+0x00407F8,0x04000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_25                 IPU_MEMORY_OFFSET+0x00407F8,0x02000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_24                 IPU_MEMORY_OFFSET+0x00407F8,0x01000000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_23                 IPU_MEMORY_OFFSET+0x00407F8,0x00800000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_22                 IPU_MEMORY_OFFSET+0x00407F8,0x00400000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_21                 IPU_MEMORY_OFFSET+0x00407F8,0x00200000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_20                 IPU_MEMORY_OFFSET+0x00407F8,0x00100000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_15                 IPU_MEMORY_OFFSET+0x00407F8,0x00008000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_14                 IPU_MEMORY_OFFSET+0x00407F8,0x00004000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_13                 IPU_MEMORY_OFFSET+0x00407F8,0x00002000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_12                 IPU_MEMORY_OFFSET+0x00407F8,0x00001000
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_11                 IPU_MEMORY_OFFSET+0x00407F8,0x00000800
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_10                 IPU_MEMORY_OFFSET+0x00407F8,0x00000400
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_9                  IPU_MEMORY_OFFSET+0x00407F8,0x00000200
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_8                  IPU_MEMORY_OFFSET+0x00407F8,0x00000100
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_5                  IPU_MEMORY_OFFSET+0x00407F8,0x00000020
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_3                  IPU_MEMORY_OFFSET+0x00407F8,0x00000008
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_2                  IPU_MEMORY_OFFSET+0x00407F8,0x00000004
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_1                  IPU_MEMORY_OFFSET+0x00407F8,0x00000002
+#define LPM_MEM_IDMAC_CH_PRI_1__IDMAC_CH_PRI_0                  IPU_MEMORY_OFFSET+0x00407F8,0x00000001
+
+#define LPM_MEM_IDMAC_CH_PRI_2__ADDR                            IPU_MEMORY_OFFSET+0x00407FC
+#define LPM_MEM_IDMAC_CH_PRI_2__EMPTY                           IPU_MEMORY_OFFSET+0x00407FC,0x00000000
+#define LPM_MEM_IDMAC_CH_PRI_2__FULL                            IPU_MEMORY_OFFSET+0x00407FC,0xffffffff
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_50                 IPU_MEMORY_OFFSET+0x00407FC,0x00040000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_49                 IPU_MEMORY_OFFSET+0x00407FC,0x00020000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_48                 IPU_MEMORY_OFFSET+0x00407FC,0x00010000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_47                 IPU_MEMORY_OFFSET+0x00407FC,0x00008000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_46                 IPU_MEMORY_OFFSET+0x00407FC,0x00004000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_45                 IPU_MEMORY_OFFSET+0x00407FC,0x00002000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_44                 IPU_MEMORY_OFFSET+0x00407FC,0x00001000
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_43                 IPU_MEMORY_OFFSET+0x00407FC,0x00000800
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_42                 IPU_MEMORY_OFFSET+0x00407FC,0x00000400
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_41                 IPU_MEMORY_OFFSET+0x00407FC,0x00000200
+#define LPM_MEM_IDMAC_CH_PRI_2__IDMAC_CH_PRI_40                 IPU_MEMORY_OFFSET+0x00407FC,0x00000100
+
+#define LPM_MEM_IDMAC_WM_EN_1__ADDR                             IPU_MEMORY_OFFSET+0x0040800
+#define LPM_MEM_IDMAC_WM_EN_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040800,0x00000000
+#define LPM_MEM_IDMAC_WM_EN_1__FULL                             IPU_MEMORY_OFFSET+0x0040800,0xffffffff
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_29                   IPU_MEMORY_OFFSET+0x0040800,0x20000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_28                   IPU_MEMORY_OFFSET+0x0040800,0x10000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_27                   IPU_MEMORY_OFFSET+0x0040800,0x08000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_26                   IPU_MEMORY_OFFSET+0x0040800,0x04000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_25                   IPU_MEMORY_OFFSET+0x0040800,0x02000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_24                   IPU_MEMORY_OFFSET+0x0040800,0x01000000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_23                   IPU_MEMORY_OFFSET+0x0040800,0x00800000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_14                   IPU_MEMORY_OFFSET+0x0040800,0x00004000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_13                   IPU_MEMORY_OFFSET+0x0040800,0x00002000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_12                   IPU_MEMORY_OFFSET+0x0040800,0x00001000
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_10                   IPU_MEMORY_OFFSET+0x0040800,0x00000400
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_8                    IPU_MEMORY_OFFSET+0x0040800,0x00000100
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_3                    IPU_MEMORY_OFFSET+0x0040800,0x00000008
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_2                    IPU_MEMORY_OFFSET+0x0040800,0x00000004
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_1                    IPU_MEMORY_OFFSET+0x0040800,0x00000002
+#define LPM_MEM_IDMAC_WM_EN_1__IDMAC_WM_EN_0                    IPU_MEMORY_OFFSET+0x0040800,0x00000001
+
+#define LPM_MEM_IDMAC_WM_EN_2__ADDR                             IPU_MEMORY_OFFSET+0x0040804
+#define LPM_MEM_IDMAC_WM_EN_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040804,0x00000000
+#define LPM_MEM_IDMAC_WM_EN_2__FULL                             IPU_MEMORY_OFFSET+0x0040804,0xffffffff
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_44                   IPU_MEMORY_OFFSET+0x0040804,0x00001000
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_43                   IPU_MEMORY_OFFSET+0x0040804,0x00000800
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_42                   IPU_MEMORY_OFFSET+0x0040804,0x00000400
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_41                   IPU_MEMORY_OFFSET+0x0040804,0x00000200
+#define LPM_MEM_IDMAC_WM_EN_2__IDMAC_WM_EN_40                   IPU_MEMORY_OFFSET+0x0040804,0x00000100
+
+#define LPM_MEM_IDMAC_LOCK_EN_1__ADDR                           IPU_MEMORY_OFFSET+0x0040808
+#define LPM_MEM_IDMAC_LOCK_EN_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040808,0x00000000
+#define LPM_MEM_IDMAC_LOCK_EN_1__FULL                           IPU_MEMORY_OFFSET+0x0040808,0xffffffff
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_28               IPU_MEMORY_OFFSET+0x0040808,0x00300000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_27               IPU_MEMORY_OFFSET+0x0040808,0x000C0000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_23               IPU_MEMORY_OFFSET+0x0040808,0x00030000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_22               IPU_MEMORY_OFFSET+0x0040808,0x0000C000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_21               IPU_MEMORY_OFFSET+0x0040808,0x00003000
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_20               IPU_MEMORY_OFFSET+0x0040808,0x00000C00
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_15               IPU_MEMORY_OFFSET+0x0040808,0x00000300
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_14               IPU_MEMORY_OFFSET+0x0040808,0x000000C0
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_12               IPU_MEMORY_OFFSET+0x0040808,0x00000030
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_11               IPU_MEMORY_OFFSET+0x0040808,0x0000000C
+#define LPM_MEM_IDMAC_LOCK_EN_1__IDMAC_LOCK_EN_5                IPU_MEMORY_OFFSET+0x0040808,0x00000003
+
+#define LPM_MEM_IDMAC_LOCK_EN_2__ADDR                           IPU_MEMORY_OFFSET+0x004080C
+#define LPM_MEM_IDMAC_LOCK_EN_2__EMPTY                          IPU_MEMORY_OFFSET+0x004080C,0x00000000
+#define LPM_MEM_IDMAC_LOCK_EN_2__FULL                           IPU_MEMORY_OFFSET+0x004080C,0xffffffff
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_50               IPU_MEMORY_OFFSET+0x004080C,0x00000C00
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_49               IPU_MEMORY_OFFSET+0x004080C,0x00000300
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_48               IPU_MEMORY_OFFSET+0x004080C,0x000000C0
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_47               IPU_MEMORY_OFFSET+0x004080C,0x00000030
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_46               IPU_MEMORY_OFFSET+0x004080C,0x0000000C
+#define LPM_MEM_IDMAC_LOCK_EN_2__IDMAC_LOCK_EN_45               IPU_MEMORY_OFFSET+0x004080C,0x00000003
+
+#define LPM_MEM_IDMAC_SUB_ADDR_0__ADDR                          IPU_MEMORY_OFFSET+0x0040810
+#define LPM_MEM_IDMAC_SUB_ADDR_0__EMPTY                         IPU_MEMORY_OFFSET+0x0040810,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_0__FULL                          IPU_MEMORY_OFFSET+0x0040810,0xffffffff
+
+#define LPM_MEM_IDMAC_SUB_ADDR_1__ADDR                          IPU_MEMORY_OFFSET+0x0040814
+#define LPM_MEM_IDMAC_SUB_ADDR_1__EMPTY                         IPU_MEMORY_OFFSET+0x0040814,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_1__FULL                          IPU_MEMORY_OFFSET+0x0040814,0xffffffff
+#define LPM_MEM_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_33             IPU_MEMORY_OFFSET+0x0040814,0x7F000000
+#define LPM_MEM_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_29             IPU_MEMORY_OFFSET+0x0040814,0x007F0000
+#define LPM_MEM_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_24             IPU_MEMORY_OFFSET+0x0040814,0x00007F00
+#define LPM_MEM_IDMAC_SUB_ADDR_1__IDMAC_SUB_ADDR_23             IPU_MEMORY_OFFSET+0x0040814,0x0000007F
+
+#define LPM_MEM_IDMAC_SUB_ADDR_2__ADDR                          IPU_MEMORY_OFFSET+0x0040818
+#define LPM_MEM_IDMAC_SUB_ADDR_2__EMPTY                         IPU_MEMORY_OFFSET+0x0040818,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_2__FULL                          IPU_MEMORY_OFFSET+0x0040818,0xffffffff
+#define LPM_MEM_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_52             IPU_MEMORY_OFFSET+0x0040818,0x007F0000
+#define LPM_MEM_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_51             IPU_MEMORY_OFFSET+0x0040818,0x00007F00
+#define LPM_MEM_IDMAC_SUB_ADDR_2__IDMAC_SUB_ADDR_41             IPU_MEMORY_OFFSET+0x0040818,0x0000007F
+
+#define LPM_MEM_IDMAC_SUB_ADDR_3__ADDR                          IPU_MEMORY_OFFSET+0x004081C
+#define LPM_MEM_IDMAC_SUB_ADDR_3__EMPTY                         IPU_MEMORY_OFFSET+0x004081C,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_3__FULL                          IPU_MEMORY_OFFSET+0x004081C,0xffffffff
+#define LPM_MEM_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_27             IPU_MEMORY_OFFSET+0x004081C,0x7F000000
+#define LPM_MEM_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_13             IPU_MEMORY_OFFSET+0x004081C,0x007F0000
+#define LPM_MEM_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_10             IPU_MEMORY_OFFSET+0x004081C,0x00007F00
+#define LPM_MEM_IDMAC_SUB_ADDR_3__IDMAC_SUB_ADDR_9              IPU_MEMORY_OFFSET+0x004081C,0x0000007F
+
+#define LPM_MEM_IDMAC_SUB_ADDR_4__ADDR                          IPU_MEMORY_OFFSET+0x0040820
+#define LPM_MEM_IDMAC_SUB_ADDR_4__EMPTY                         IPU_MEMORY_OFFSET+0x0040820,0x00000000
+#define LPM_MEM_IDMAC_SUB_ADDR_4__FULL                          IPU_MEMORY_OFFSET+0x0040820,0xffffffff
+#define LPM_MEM_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_21             IPU_MEMORY_OFFSET+0x0040820,0x007F0000
+#define LPM_MEM_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_8              IPU_MEMORY_OFFSET+0x0040820,0x00007F00
+#define LPM_MEM_IDMAC_SUB_ADDR_4__IDMAC_SUB_ADDR_28             IPU_MEMORY_OFFSET+0x0040820,0x0000007F
+
+#define LPM_MEM_IDMAC_BNDM_EN_1__ADDR                           IPU_MEMORY_OFFSET+0x0040824
+#define LPM_MEM_IDMAC_BNDM_EN_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040824,0x00000000
+#define LPM_MEM_IDMAC_BNDM_EN_1__FULL                           IPU_MEMORY_OFFSET+0x0040824,0xffffffff
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_26               IPU_MEMORY_OFFSET+0x0040824,0x04000000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_25               IPU_MEMORY_OFFSET+0x0040824,0x02000000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_22               IPU_MEMORY_OFFSET+0x0040824,0x00400000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_21               IPU_MEMORY_OFFSET+0x0040824,0x00200000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_20               IPU_MEMORY_OFFSET+0x0040824,0x00100000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_12               IPU_MEMORY_OFFSET+0x0040824,0x00001000
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_11               IPU_MEMORY_OFFSET+0x0040824,0x00000800
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_10               IPU_MEMORY_OFFSET+0x0040824,0x00000400
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_9                IPU_MEMORY_OFFSET+0x0040824,0x00000200
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_8                IPU_MEMORY_OFFSET+0x0040824,0x00000100
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_5                IPU_MEMORY_OFFSET+0x0040824,0x00000020
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_3                IPU_MEMORY_OFFSET+0x0040824,0x00000008
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_2                IPU_MEMORY_OFFSET+0x0040824,0x00000004
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_1                IPU_MEMORY_OFFSET+0x0040824,0x00000002
+#define LPM_MEM_IDMAC_BNDM_EN_1__IDMAC_BNDM_EN_0                IPU_MEMORY_OFFSET+0x0040824,0x00000001
+
+#define LPM_MEM_IDMAC_BNDM_EN_2__ADDR                           IPU_MEMORY_OFFSET+0x0040828
+#define LPM_MEM_IDMAC_BNDM_EN_2__EMPTY                          IPU_MEMORY_OFFSET+0x0040828,0x00000000
+#define LPM_MEM_IDMAC_BNDM_EN_2__FULL                           IPU_MEMORY_OFFSET+0x0040828,0xffffffff
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_50               IPU_MEMORY_OFFSET+0x0040828,0x00040000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_49               IPU_MEMORY_OFFSET+0x0040828,0x00020000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_48               IPU_MEMORY_OFFSET+0x0040828,0x00010000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_47               IPU_MEMORY_OFFSET+0x0040828,0x00008000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_46               IPU_MEMORY_OFFSET+0x0040828,0x00004000
+#define LPM_MEM_IDMAC_BNDM_EN_2__IDMAC_BNDM_EN_45               IPU_MEMORY_OFFSET+0x0040828,0x00002000
+
+#define LPM_MEM_IDMAC_SC_CORD__ADDR                             IPU_MEMORY_OFFSET+0x004082C
+#define LPM_MEM_IDMAC_SC_CORD__EMPTY                            IPU_MEMORY_OFFSET+0x004082C,0x00000000
+#define LPM_MEM_IDMAC_SC_CORD__FULL                             IPU_MEMORY_OFFSET+0x004082C,0xffffffff
+#define LPM_MEM_IDMAC_SC_CORD__SX0                              IPU_MEMORY_OFFSET+0x004082C,0x0FFF0000
+#define LPM_MEM_IDMAC_SC_CORD__SY0                              IPU_MEMORY_OFFSET+0x004082C,0x000007FF
+
+#define LPM_MEM_IDMAC_SC_CORD1__ADDR                            IPU_MEMORY_OFFSET+0x0040830
+#define LPM_MEM_IDMAC_SC_CORD1__EMPTY                           IPU_MEMORY_OFFSET+0x0040830,0x00000000
+#define LPM_MEM_IDMAC_SC_CORD1__FULL                            IPU_MEMORY_OFFSET+0x0040830,0xffffffff
+#define LPM_MEM_IDMAC_SC_CORD1__SX1                             IPU_MEMORY_OFFSET+0x0040830,0x0FFF0000
+#define LPM_MEM_IDMAC_SC_CORD1__SY1                             IPU_MEMORY_OFFSET+0x0040830,0x000007FF
+
+#define LPM_MEM_DP_COM_CONF_SYNC__ADDR                          IPU_MEMORY_OFFSET+0x0040000
+#define LPM_MEM_DP_COM_CONF_SYNC__EMPTY                         IPU_MEMORY_OFFSET+0x0040000,0x00000000
+#define LPM_MEM_DP_COM_CONF_SYNC__FULL                          IPU_MEMORY_OFFSET+0x0040000,0xffffffff
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GAMMA_YUV_EN_SYNC          IPU_MEMORY_OFFSET+0x0040000,0x00002000
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GAMMA_EN_SYNC              IPU_MEMORY_OFFSET+0x0040000,0x00001000
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_CSC_YUV_SAT_MODE_SYNC      IPU_MEMORY_OFFSET+0x0040000,0x00000800
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_CSC_GAMUT_SAT_EN_SYNC      IPU_MEMORY_OFFSET+0x0040000,0x00000400
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_CSC_DEF_SYNC               IPU_MEMORY_OFFSET+0x0040000,0x00000300
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_COC_SYNC                   IPU_MEMORY_OFFSET+0x0040000,0x00000070
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GWCKE_SYNC                 IPU_MEMORY_OFFSET+0x0040000,0x00000008
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GWAM_SYNC                  IPU_MEMORY_OFFSET+0x0040000,0x00000004
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_GWSEL_SYNC                 IPU_MEMORY_OFFSET+0x0040000,0x00000002
+#define LPM_MEM_DP_COM_CONF_SYNC__DP_FG_EN_SYNC                 IPU_MEMORY_OFFSET+0x0040000,0x00000001
+
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__ADDR                   IPU_MEMORY_OFFSET+0x0040004
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__EMPTY                  IPU_MEMORY_OFFSET+0x0040004,0x00000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__FULL                   IPU_MEMORY_OFFSET+0x0040004,0xffffffff
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWAV_SYNC           IPU_MEMORY_OFFSET+0x0040004,0xFF000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKR_SYNC          IPU_MEMORY_OFFSET+0x0040004,0x00FF0000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKG_SYNC          IPU_MEMORY_OFFSET+0x0040004,0x0000FF00
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_SYNC__DP_GWCKB_SYNC          IPU_MEMORY_OFFSET+0x0040004,0x000000FF
+
+#define LPM_MEM_DP_FG_POS_SYNC__ADDR                            IPU_MEMORY_OFFSET+0x0040008
+#define LPM_MEM_DP_FG_POS_SYNC__EMPTY                           IPU_MEMORY_OFFSET+0x0040008,0x00000000
+#define LPM_MEM_DP_FG_POS_SYNC__FULL                            IPU_MEMORY_OFFSET+0x0040008,0xffffffff
+#define LPM_MEM_DP_FG_POS_SYNC__DP_FGXP_SYNC                    IPU_MEMORY_OFFSET+0x0040008,0x07FF0000
+#define LPM_MEM_DP_FG_POS_SYNC__DP_FGYP_SYNC                    IPU_MEMORY_OFFSET+0x0040008,0x000007FF
+
+#define LPM_MEM_DP_CUR_POS_SYNC__ADDR                           IPU_MEMORY_OFFSET+0x004000C
+#define LPM_MEM_DP_CUR_POS_SYNC__EMPTY                          IPU_MEMORY_OFFSET+0x004000C,0x00000000
+#define LPM_MEM_DP_CUR_POS_SYNC__FULL                           IPU_MEMORY_OFFSET+0x004000C,0xffffffff
+#define LPM_MEM_DP_CUR_POS_SYNC__DP_CXW_SYNC                    IPU_MEMORY_OFFSET+0x004000C,0xF8000000
+#define LPM_MEM_DP_CUR_POS_SYNC__DP_CXP_SYNC                    IPU_MEMORY_OFFSET+0x004000C,0x07FF0000
+#define LPM_MEM_DP_CUR_POS_SYNC__DP_CYH_SYNC                    IPU_MEMORY_OFFSET+0x004000C,0x0000F800
+#define LPM_MEM_DP_CUR_POS_SYNC__DP_CYP_SYNC                    IPU_MEMORY_OFFSET+0x004000C,0x000007FF
+
+#define LPM_MEM_DP_CUR_MAP_SYNC__ADDR                           IPU_MEMORY_OFFSET+0x0040010
+#define LPM_MEM_DP_CUR_MAP_SYNC__EMPTY                          IPU_MEMORY_OFFSET+0x0040010,0x00000000
+#define LPM_MEM_DP_CUR_MAP_SYNC__FULL                           IPU_MEMORY_OFFSET+0x0040010,0xffffffff
+#define LPM_MEM_DP_CUR_MAP_SYNC__DP_CUR_COL_R_SYNC              IPU_MEMORY_OFFSET+0x0040010,0x00FF0000
+#define LPM_MEM_DP_CUR_MAP_SYNC__DP_CUR_COL_G_SYNC              IPU_MEMORY_OFFSET+0x0040010,0x0000FF00
+#define LPM_MEM_DP_CUR_MAP_SYNC__DP_CUR_COL_B_SYNC              IPU_MEMORY_OFFSET+0x0040010,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__ADDR                         IPU_MEMORY_OFFSET+0x0040014
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__EMPTY                        IPU_MEMORY_OFFSET+0x0040014,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__FULL                         IPU_MEMORY_OFFSET+0x0040014,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_1            IPU_MEMORY_OFFSET+0x0040014,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_0__DP_GAMMA_C_SYNC_0            IPU_MEMORY_OFFSET+0x0040014,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__ADDR                         IPU_MEMORY_OFFSET+0x0040018
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__EMPTY                        IPU_MEMORY_OFFSET+0x0040018,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__FULL                         IPU_MEMORY_OFFSET+0x0040018,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_3            IPU_MEMORY_OFFSET+0x0040018,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_1__DP_GAMMA_C_SYNC_2            IPU_MEMORY_OFFSET+0x0040018,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__ADDR                         IPU_MEMORY_OFFSET+0x004001C
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__EMPTY                        IPU_MEMORY_OFFSET+0x004001C,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__FULL                         IPU_MEMORY_OFFSET+0x004001C,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_5            IPU_MEMORY_OFFSET+0x004001C,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_2__DP_GAMMA_C_SYNC_4            IPU_MEMORY_OFFSET+0x004001C,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__ADDR                         IPU_MEMORY_OFFSET+0x0040020
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__EMPTY                        IPU_MEMORY_OFFSET+0x0040020,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__FULL                         IPU_MEMORY_OFFSET+0x0040020,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_7            IPU_MEMORY_OFFSET+0x0040020,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_3__DP_GAMMA_C_SYNC_6            IPU_MEMORY_OFFSET+0x0040020,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__ADDR                         IPU_MEMORY_OFFSET+0x0040024
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__EMPTY                        IPU_MEMORY_OFFSET+0x0040024,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__FULL                         IPU_MEMORY_OFFSET+0x0040024,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_9            IPU_MEMORY_OFFSET+0x0040024,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_4__DP_GAMMA_C_SYNC_8            IPU_MEMORY_OFFSET+0x0040024,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__ADDR                         IPU_MEMORY_OFFSET+0x0040028
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__EMPTY                        IPU_MEMORY_OFFSET+0x0040028,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__FULL                         IPU_MEMORY_OFFSET+0x0040028,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_11           IPU_MEMORY_OFFSET+0x0040028,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_5__DP_GAMMA_C_SYNC_10           IPU_MEMORY_OFFSET+0x0040028,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__ADDR                         IPU_MEMORY_OFFSET+0x004002C
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__EMPTY                        IPU_MEMORY_OFFSET+0x004002C,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__FULL                         IPU_MEMORY_OFFSET+0x004002C,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_13           IPU_MEMORY_OFFSET+0x004002C,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_6__DP_GAMMA_C_SYNC_12           IPU_MEMORY_OFFSET+0x004002C,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__ADDR                         IPU_MEMORY_OFFSET+0x0040030
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__EMPTY                        IPU_MEMORY_OFFSET+0x0040030,0x00000000
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__FULL                         IPU_MEMORY_OFFSET+0x0040030,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_15           IPU_MEMORY_OFFSET+0x0040030,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_SYNC_7__DP_GAMMA_C_SYNC_14           IPU_MEMORY_OFFSET+0x0040030,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__ADDR                         IPU_MEMORY_OFFSET+0x0040034
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__EMPTY                        IPU_MEMORY_OFFSET+0x0040034,0x00000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__FULL                         IPU_MEMORY_OFFSET+0x0040034,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_3            IPU_MEMORY_OFFSET+0x0040034,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_2            IPU_MEMORY_OFFSET+0x0040034,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_1            IPU_MEMORY_OFFSET+0x0040034,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_SYNC_0__DP_GAMMA_S_SYNC_0            IPU_MEMORY_OFFSET+0x0040034,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__ADDR                         IPU_MEMORY_OFFSET+0x0040038
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__EMPTY                        IPU_MEMORY_OFFSET+0x0040038,0x00000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__FULL                         IPU_MEMORY_OFFSET+0x0040038,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_7            IPU_MEMORY_OFFSET+0x0040038,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_6            IPU_MEMORY_OFFSET+0x0040038,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_5            IPU_MEMORY_OFFSET+0x0040038,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_SYNC_1__DP_GAMMA_S_SYNC_4            IPU_MEMORY_OFFSET+0x0040038,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__ADDR                         IPU_MEMORY_OFFSET+0x004003C
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__EMPTY                        IPU_MEMORY_OFFSET+0x004003C,0x00000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__FULL                         IPU_MEMORY_OFFSET+0x004003C,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_11           IPU_MEMORY_OFFSET+0x004003C,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_10           IPU_MEMORY_OFFSET+0x004003C,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_9            IPU_MEMORY_OFFSET+0x004003C,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_SYNC_2__DP_GAMMA_S_SYNC_8            IPU_MEMORY_OFFSET+0x004003C,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__ADDR                         IPU_MEMORY_OFFSET+0x0040040
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__EMPTY                        IPU_MEMORY_OFFSET+0x0040040,0x00000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__FULL                         IPU_MEMORY_OFFSET+0x0040040,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_15           IPU_MEMORY_OFFSET+0x0040040,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_14           IPU_MEMORY_OFFSET+0x0040040,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_13           IPU_MEMORY_OFFSET+0x0040040,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_SYNC_3__DP_GAMMA_S_SYNC_12           IPU_MEMORY_OFFSET+0x0040040,0x000000FF
+
+#define LPM_MEM_DP_CSCA_SYNC_0__ADDR                            IPU_MEMORY_OFFSET+0x0040044
+#define LPM_MEM_DP_CSCA_SYNC_0__EMPTY                           IPU_MEMORY_OFFSET+0x0040044,0x00000000
+#define LPM_MEM_DP_CSCA_SYNC_0__FULL                            IPU_MEMORY_OFFSET+0x0040044,0xffffffff
+#define LPM_MEM_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_1                 IPU_MEMORY_OFFSET+0x0040044,0x03FF0000
+#define LPM_MEM_DP_CSCA_SYNC_0__DP_CSC_A_SYNC_0                 IPU_MEMORY_OFFSET+0x0040044,0x000003FF
+
+#define LPM_MEM_DP_CSCA_SYNC_1__ADDR                            IPU_MEMORY_OFFSET+0x0040048
+#define LPM_MEM_DP_CSCA_SYNC_1__EMPTY                           IPU_MEMORY_OFFSET+0x0040048,0x00000000
+#define LPM_MEM_DP_CSCA_SYNC_1__FULL                            IPU_MEMORY_OFFSET+0x0040048,0xffffffff
+#define LPM_MEM_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_3                 IPU_MEMORY_OFFSET+0x0040048,0x03FF0000
+#define LPM_MEM_DP_CSCA_SYNC_1__DP_CSC_A_SYNC_2                 IPU_MEMORY_OFFSET+0x0040048,0x000003FF
+
+#define LPM_MEM_DP_CSCA_SYNC_2__ADDR                            IPU_MEMORY_OFFSET+0x004004C
+#define LPM_MEM_DP_CSCA_SYNC_2__EMPTY                           IPU_MEMORY_OFFSET+0x004004C,0x00000000
+#define LPM_MEM_DP_CSCA_SYNC_2__FULL                            IPU_MEMORY_OFFSET+0x004004C,0xffffffff
+#define LPM_MEM_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_5                 IPU_MEMORY_OFFSET+0x004004C,0x03FF0000
+#define LPM_MEM_DP_CSCA_SYNC_2__DP_CSC_A_SYNC_4                 IPU_MEMORY_OFFSET+0x004004C,0x000003FF
+
+#define LPM_MEM_DP_CSCA_SYNC_3__ADDR                            IPU_MEMORY_OFFSET+0x0040050
+#define LPM_MEM_DP_CSCA_SYNC_3__EMPTY                           IPU_MEMORY_OFFSET+0x0040050,0x00000000
+#define LPM_MEM_DP_CSCA_SYNC_3__FULL                            IPU_MEMORY_OFFSET+0x0040050,0xffffffff
+#define LPM_MEM_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_7                 IPU_MEMORY_OFFSET+0x0040050,0x03FF0000
+#define LPM_MEM_DP_CSCA_SYNC_3__DP_CSC_A_SYNC_6                 IPU_MEMORY_OFFSET+0x0040050,0x000003FF
+
+#define LPM_MEM_DP_CSC_SYNC_0__ADDR                             IPU_MEMORY_OFFSET+0x0040054
+#define LPM_MEM_DP_CSC_SYNC_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040054,0x00000000
+#define LPM_MEM_DP_CSC_SYNC_0__FULL                             IPU_MEMORY_OFFSET+0x0040054,0xffffffff
+#define LPM_MEM_DP_CSC_SYNC_0__DP_CSC_S0_SYNC                   IPU_MEMORY_OFFSET+0x0040054,0xC0000000
+#define LPM_MEM_DP_CSC_SYNC_0__DP_CSC_B0_SYNC                   IPU_MEMORY_OFFSET+0x0040054,0x3FFF0000
+#define LPM_MEM_DP_CSC_SYNC_0__DP_CSC_A8_SYNC                   IPU_MEMORY_OFFSET+0x0040054,0x000003FF
+
+#define LPM_MEM_DP_CSC_SYNC_1__ADDR                             IPU_MEMORY_OFFSET+0x0040058
+#define LPM_MEM_DP_CSC_SYNC_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040058,0x00000000
+#define LPM_MEM_DP_CSC_SYNC_1__FULL                             IPU_MEMORY_OFFSET+0x0040058,0xffffffff
+#define LPM_MEM_DP_CSC_SYNC_1__DP_CSC_S2_SYNC                   IPU_MEMORY_OFFSET+0x0040058,0xC0000000
+#define LPM_MEM_DP_CSC_SYNC_1__DP_CSC_B2_SYNC                   IPU_MEMORY_OFFSET+0x0040058,0x3FFF0000
+#define LPM_MEM_DP_CSC_SYNC_1__DP_CSC_S1_SYNC                   IPU_MEMORY_OFFSET+0x0040058,0x0000C000
+#define LPM_MEM_DP_CSC_SYNC_1__DP_CSC_B1_SYNC                   IPU_MEMORY_OFFSET+0x0040058,0x00003FFF
+
+#define LPM_MEM_DP_CUR_POS_ALT__ADDR                            IPU_MEMORY_OFFSET+0x004005C
+#define LPM_MEM_DP_CUR_POS_ALT__EMPTY                           IPU_MEMORY_OFFSET+0x004005C,0x00000000
+#define LPM_MEM_DP_CUR_POS_ALT__FULL                            IPU_MEMORY_OFFSET+0x004005C,0xffffffff
+#define LPM_MEM_DP_CUR_POS_ALT__DP_CXW_SYNC_ALT                 IPU_MEMORY_OFFSET+0x004005C,0xF8000000
+#define LPM_MEM_DP_CUR_POS_ALT__DP_CXP_SYNC_ALT                 IPU_MEMORY_OFFSET+0x004005C,0x07FF0000
+#define LPM_MEM_DP_CUR_POS_ALT__DP_CYH_SYNC_ALT                 IPU_MEMORY_OFFSET+0x004005C,0x0000F800
+#define LPM_MEM_DP_CUR_POS_ALT__DP_CYP_SYNC_ALT                 IPU_MEMORY_OFFSET+0x004005C,0x000007FF
+
+#define LPM_MEM_DP_COM_CONF_ASYNC0__ADDR                        IPU_MEMORY_OFFSET+0x0040060
+#define LPM_MEM_DP_COM_CONF_ASYNC0__EMPTY                       IPU_MEMORY_OFFSET+0x0040060,0x00000000
+#define LPM_MEM_DP_COM_CONF_ASYNC0__FULL                        IPU_MEMORY_OFFSET+0x0040060,0xffffffff
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GAMMA_YUV_EN_ASYNC0      IPU_MEMORY_OFFSET+0x0040060,0x00002000
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GAMMA_EN_ASYNC0          IPU_MEMORY_OFFSET+0x0040060,0x00001000
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_CSC_YUV_SAT_MODE_ASYNC0  IPU_MEMORY_OFFSET+0x0040060,0x00000800
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_CSC_GAMUT_SAT_EN_ASYNC0  IPU_MEMORY_OFFSET+0x0040060,0x00000400
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_CSC_DEF_ASYNC0           IPU_MEMORY_OFFSET+0x0040060,0x00000300
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_COC_ASYNC0               IPU_MEMORY_OFFSET+0x0040060,0x00000070
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GWCKE_ASYNC0             IPU_MEMORY_OFFSET+0x0040060,0x00000008
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GWAM_ASYNC0              IPU_MEMORY_OFFSET+0x0040060,0x00000004
+#define LPM_MEM_DP_COM_CONF_ASYNC0__DP_GWSEL_ASYNC0             IPU_MEMORY_OFFSET+0x0040060,0x00000002
+
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__ADDR                 IPU_MEMORY_OFFSET+0x0040064
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__EMPTY                IPU_MEMORY_OFFSET+0x0040064,0x00000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__FULL                 IPU_MEMORY_OFFSET+0x0040064,0xffffffff
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWAV_ASYNC0       IPU_MEMORY_OFFSET+0x0040064,0xFF000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKR_ASYNC0      IPU_MEMORY_OFFSET+0x0040064,0x00FF0000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKG_ASYNC0      IPU_MEMORY_OFFSET+0x0040064,0x0000FF00
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC0__DP_GWCKB_ASYNC0      IPU_MEMORY_OFFSET+0x0040064,0x000000FF
+
+#define LPM_MEM_DP_FG_POS_ASYNC0__ADDR                          IPU_MEMORY_OFFSET+0x0040068
+#define LPM_MEM_DP_FG_POS_ASYNC0__EMPTY                         IPU_MEMORY_OFFSET+0x0040068,0x00000000
+#define LPM_MEM_DP_FG_POS_ASYNC0__FULL                          IPU_MEMORY_OFFSET+0x0040068,0xffffffff
+#define LPM_MEM_DP_FG_POS_ASYNC0__DP_FGXP_ASYNC0                IPU_MEMORY_OFFSET+0x0040068,0x07FF0000
+#define LPM_MEM_DP_FG_POS_ASYNC0__DP_FGYP_ASYNC0                IPU_MEMORY_OFFSET+0x0040068,0x000007FF
+
+#define LPM_MEM_DP_CUR_POS_ASYNC0__ADDR                         IPU_MEMORY_OFFSET+0x004006C
+#define LPM_MEM_DP_CUR_POS_ASYNC0__EMPTY                        IPU_MEMORY_OFFSET+0x004006C,0x00000000
+#define LPM_MEM_DP_CUR_POS_ASYNC0__FULL                         IPU_MEMORY_OFFSET+0x004006C,0xffffffff
+#define LPM_MEM_DP_CUR_POS_ASYNC0__DP_CXW_ASYNC0                IPU_MEMORY_OFFSET+0x004006C,0xF8000000
+#define LPM_MEM_DP_CUR_POS_ASYNC0__DP_CXP_ASYNC0                IPU_MEMORY_OFFSET+0x004006C,0x07FF0000
+#define LPM_MEM_DP_CUR_POS_ASYNC0__DP_CYH_ASYNC0                IPU_MEMORY_OFFSET+0x004006C,0x0000F800
+#define LPM_MEM_DP_CUR_POS_ASYNC0__DP_CYP_ASYNC0                IPU_MEMORY_OFFSET+0x004006C,0x000007FF
+
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__ADDR                         IPU_MEMORY_OFFSET+0x0040070
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__EMPTY                        IPU_MEMORY_OFFSET+0x0040070,0x00000000
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__FULL                         IPU_MEMORY_OFFSET+0x0040070,0xffffffff
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__CUR_COL_R_ASYNC0             IPU_MEMORY_OFFSET+0x0040070,0x00FF0000
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__CUR_COL_G_ASYNC0             IPU_MEMORY_OFFSET+0x0040070,0x0000FF00
+#define LPM_MEM_DP_CUR_MAP_ASYNC0__CUR_COL_B_ASYNC0             IPU_MEMORY_OFFSET+0x0040070,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__ADDR                       IPU_MEMORY_OFFSET+0x0040074
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__EMPTY                      IPU_MEMORY_OFFSET+0x0040074,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__FULL                       IPU_MEMORY_OFFSET+0x0040074,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_1        IPU_MEMORY_OFFSET+0x0040074,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_0__DP_GAMMA_C_ASYNC0_0        IPU_MEMORY_OFFSET+0x0040074,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__ADDR                       IPU_MEMORY_OFFSET+0x0040078
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__EMPTY                      IPU_MEMORY_OFFSET+0x0040078,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__FULL                       IPU_MEMORY_OFFSET+0x0040078,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_3        IPU_MEMORY_OFFSET+0x0040078,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_1__DP_GAMMA_C_ASYNC0_2        IPU_MEMORY_OFFSET+0x0040078,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__ADDR                       IPU_MEMORY_OFFSET+0x004007C
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__EMPTY                      IPU_MEMORY_OFFSET+0x004007C,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__FULL                       IPU_MEMORY_OFFSET+0x004007C,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_5        IPU_MEMORY_OFFSET+0x004007C,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_2__DP_GAMMA_C_ASYNC0_4        IPU_MEMORY_OFFSET+0x004007C,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__ADDR                       IPU_MEMORY_OFFSET+0x0040080
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__EMPTY                      IPU_MEMORY_OFFSET+0x0040080,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__FULL                       IPU_MEMORY_OFFSET+0x0040080,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_7        IPU_MEMORY_OFFSET+0x0040080,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_3__DP_GAMMA_C_ASYNC0_6        IPU_MEMORY_OFFSET+0x0040080,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__ADDR                       IPU_MEMORY_OFFSET+0x0040084
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__EMPTY                      IPU_MEMORY_OFFSET+0x0040084,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__FULL                       IPU_MEMORY_OFFSET+0x0040084,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_9        IPU_MEMORY_OFFSET+0x0040084,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_4__DP_GAMMA_C_ASYNC0_8        IPU_MEMORY_OFFSET+0x0040084,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__ADDR                       IPU_MEMORY_OFFSET+0x0040088
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__EMPTY                      IPU_MEMORY_OFFSET+0x0040088,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__FULL                       IPU_MEMORY_OFFSET+0x0040088,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_11       IPU_MEMORY_OFFSET+0x0040088,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_5__DP_GAMMA_C_ASYNC0_10       IPU_MEMORY_OFFSET+0x0040088,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__ADDR                       IPU_MEMORY_OFFSET+0x004008C
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__EMPTY                      IPU_MEMORY_OFFSET+0x004008C,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__FULL                       IPU_MEMORY_OFFSET+0x004008C,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_13       IPU_MEMORY_OFFSET+0x004008C,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_6__DP_GAMMA_C_ASYNC0_12       IPU_MEMORY_OFFSET+0x004008C,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__ADDR                       IPU_MEMORY_OFFSET+0x0040090
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__EMPTY                      IPU_MEMORY_OFFSET+0x0040090,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__FULL                       IPU_MEMORY_OFFSET+0x0040090,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_15       IPU_MEMORY_OFFSET+0x0040090,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC0_7__DP_GAMMA_C_ASYNC0_14       IPU_MEMORY_OFFSET+0x0040090,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__ADDR                       IPU_MEMORY_OFFSET+0x0040094
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__EMPTY                      IPU_MEMORY_OFFSET+0x0040094,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__FULL                       IPU_MEMORY_OFFSET+0x0040094,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_3        IPU_MEMORY_OFFSET+0x0040094,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_2        IPU_MEMORY_OFFSET+0x0040094,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_1        IPU_MEMORY_OFFSET+0x0040094,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_0__DP_GAMMA_S_ASYNC0_0        IPU_MEMORY_OFFSET+0x0040094,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__ADDR                       IPU_MEMORY_OFFSET+0x0040098
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__EMPTY                      IPU_MEMORY_OFFSET+0x0040098,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__FULL                       IPU_MEMORY_OFFSET+0x0040098,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_7        IPU_MEMORY_OFFSET+0x0040098,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_6        IPU_MEMORY_OFFSET+0x0040098,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_5        IPU_MEMORY_OFFSET+0x0040098,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_1__DP_GAMMA_S_ASYNC0_4        IPU_MEMORY_OFFSET+0x0040098,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__ADDR                       IPU_MEMORY_OFFSET+0x004009C
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__EMPTY                      IPU_MEMORY_OFFSET+0x004009C,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__FULL                       IPU_MEMORY_OFFSET+0x004009C,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_11       IPU_MEMORY_OFFSET+0x004009C,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_10       IPU_MEMORY_OFFSET+0x004009C,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_9        IPU_MEMORY_OFFSET+0x004009C,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_2__DP_GAMMA_S_ASYNC0_8        IPU_MEMORY_OFFSET+0x004009C,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__ADDR                       IPU_MEMORY_OFFSET+0x00400A0
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__EMPTY                      IPU_MEMORY_OFFSET+0x00400A0,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__FULL                       IPU_MEMORY_OFFSET+0x00400A0,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_15       IPU_MEMORY_OFFSET+0x00400A0,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_14       IPU_MEMORY_OFFSET+0x00400A0,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_13       IPU_MEMORY_OFFSET+0x00400A0,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC0_3__DP_GAMMA_S_ASYNC0_12       IPU_MEMORY_OFFSET+0x00400A0,0x000000FF
+
+#define LPM_MEM_DP_CSCA_ASYNC0_0__ADDR                          IPU_MEMORY_OFFSET+0x00400A4
+#define LPM_MEM_DP_CSCA_ASYNC0_0__EMPTY                         IPU_MEMORY_OFFSET+0x00400A4,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC0_0__FULL                          IPU_MEMORY_OFFSET+0x00400A4,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_1             IPU_MEMORY_OFFSET+0x00400A4,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC0_0__DP_CSC_A_ASYNC0_0             IPU_MEMORY_OFFSET+0x00400A4,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC0_1__ADDR                          IPU_MEMORY_OFFSET+0x00400A8
+#define LPM_MEM_DP_CSCA_ASYNC0_1__EMPTY                         IPU_MEMORY_OFFSET+0x00400A8,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC0_1__FULL                          IPU_MEMORY_OFFSET+0x00400A8,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_3             IPU_MEMORY_OFFSET+0x00400A8,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC0_1__DP_CSC_A_ASYNC0_2             IPU_MEMORY_OFFSET+0x00400A8,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC0_2__ADDR                          IPU_MEMORY_OFFSET+0x00400AC
+#define LPM_MEM_DP_CSCA_ASYNC0_2__EMPTY                         IPU_MEMORY_OFFSET+0x00400AC,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC0_2__FULL                          IPU_MEMORY_OFFSET+0x00400AC,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_5             IPU_MEMORY_OFFSET+0x00400AC,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC0_2__DP_CSC_A_ASYNC0_4             IPU_MEMORY_OFFSET+0x00400AC,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC0_3__ADDR                          IPU_MEMORY_OFFSET+0x00400B0
+#define LPM_MEM_DP_CSCA_ASYNC0_3__EMPTY                         IPU_MEMORY_OFFSET+0x00400B0,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC0_3__FULL                          IPU_MEMORY_OFFSET+0x00400B0,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_7             IPU_MEMORY_OFFSET+0x00400B0,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC0_3__DP_CSC_A_ASYNC0_6             IPU_MEMORY_OFFSET+0x00400B0,0x000003FF
+
+#define LPM_MEM_DP_CSC_ASYNC0_0__ADDR                           IPU_MEMORY_OFFSET+0x00400B4
+#define LPM_MEM_DP_CSC_ASYNC0_0__EMPTY                          IPU_MEMORY_OFFSET+0x00400B4,0x00000000
+#define LPM_MEM_DP_CSC_ASYNC0_0__FULL                           IPU_MEMORY_OFFSET+0x00400B4,0xffffffff
+#define LPM_MEM_DP_CSC_ASYNC0_0__DP_CSC_S0_ASYNC0               IPU_MEMORY_OFFSET+0x00400B4,0xC0000000
+#define LPM_MEM_DP_CSC_ASYNC0_0__DP_CSC_B0_ASYNC0               IPU_MEMORY_OFFSET+0x00400B4,0x3FFF0000
+#define LPM_MEM_DP_CSC_ASYNC0_0__DP_CSC_A8_ASYNC0               IPU_MEMORY_OFFSET+0x00400B4,0x000003FF
+
+#define LPM_MEM_DP_CSC_ASYNC0_1__ADDR                           IPU_MEMORY_OFFSET+0x00400B8
+#define LPM_MEM_DP_CSC_ASYNC0_1__EMPTY                          IPU_MEMORY_OFFSET+0x00400B8,0x00000000
+#define LPM_MEM_DP_CSC_ASYNC0_1__FULL                           IPU_MEMORY_OFFSET+0x00400B8,0xffffffff
+#define LPM_MEM_DP_CSC_ASYNC0_1__DP_CSC_S2_ASYNC0               IPU_MEMORY_OFFSET+0x00400B8,0xC0000000
+#define LPM_MEM_DP_CSC_ASYNC0_1__DP_CSC_B2_ASYNC0               IPU_MEMORY_OFFSET+0x00400B8,0x3FFF0000
+#define LPM_MEM_DP_CSC_ASYNC0_1__DP_CSC_S1_ASYNC0               IPU_MEMORY_OFFSET+0x00400B8,0x0000C000
+#define LPM_MEM_DP_CSC_ASYNC0_1__DP_CSC_B1_ASYNC0               IPU_MEMORY_OFFSET+0x00400B8,0x00003FFF
+
+#define LPM_MEM_DP_COM_CONF_ASYNC1__ADDR                        IPU_MEMORY_OFFSET+0x00400BC
+#define LPM_MEM_DP_COM_CONF_ASYNC1__EMPTY                       IPU_MEMORY_OFFSET+0x00400BC,0x00000000
+#define LPM_MEM_DP_COM_CONF_ASYNC1__FULL                        IPU_MEMORY_OFFSET+0x00400BC,0xffffffff
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GAMMA_YUV_EN_ASYNC1      IPU_MEMORY_OFFSET+0x00400BC,0x00002000
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GAMMA_EN_ASYNC1          IPU_MEMORY_OFFSET+0x00400BC,0x00001000
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_CSC_YUV_SAT_MODE_ASYNC1  IPU_MEMORY_OFFSET+0x00400BC,0x00000800
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_CSC_GAMUT_SAT_EN_ASYNC1  IPU_MEMORY_OFFSET+0x00400BC,0x00000400
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_CSC_DEF_ASYNC1           IPU_MEMORY_OFFSET+0x00400BC,0x00000300
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_COC_ASYNC1               IPU_MEMORY_OFFSET+0x00400BC,0x00000070
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GWCKE_ASYNC1             IPU_MEMORY_OFFSET+0x00400BC,0x00000008
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GWAM_ASYNC1              IPU_MEMORY_OFFSET+0x00400BC,0x00000004
+#define LPM_MEM_DP_COM_CONF_ASYNC1__DP_GWSEL_ASYNC1             IPU_MEMORY_OFFSET+0x00400BC,0x00000002
+
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__ADDR                 IPU_MEMORY_OFFSET+0x00400C0
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__EMPTY                IPU_MEMORY_OFFSET+0x00400C0,0x00000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__FULL                 IPU_MEMORY_OFFSET+0x00400C0,0xffffffff
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWAV_ASYNC1       IPU_MEMORY_OFFSET+0x00400C0,0xFF000000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKR_ASYNC1      IPU_MEMORY_OFFSET+0x00400C0,0x00FF0000
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKG_ASYNC1      IPU_MEMORY_OFFSET+0x00400C0,0x0000FF00
+#define LPM_MEM_DP_GRAPH_WIND_CTRL_ASYNC1__DP_GWCKB_ASYNC1      IPU_MEMORY_OFFSET+0x00400C0,0x000000FF
+
+#define LPM_MEM_DP_FG_POS_ASYNC1__ADDR                          IPU_MEMORY_OFFSET+0x00400C4
+#define LPM_MEM_DP_FG_POS_ASYNC1__EMPTY                         IPU_MEMORY_OFFSET+0x00400C4,0x00000000
+#define LPM_MEM_DP_FG_POS_ASYNC1__FULL                          IPU_MEMORY_OFFSET+0x00400C4,0xffffffff
+#define LPM_MEM_DP_FG_POS_ASYNC1__DP_FGXP_ASYNC1                IPU_MEMORY_OFFSET+0x00400C4,0x07FF0000
+#define LPM_MEM_DP_FG_POS_ASYNC1__DP_FGYP_ASYNC1                IPU_MEMORY_OFFSET+0x00400C4,0x000007FF
+
+#define LPM_MEM_DP_CUR_POS_ASYNC1__ADDR                         IPU_MEMORY_OFFSET+0x00400C8
+#define LPM_MEM_DP_CUR_POS_ASYNC1__EMPTY                        IPU_MEMORY_OFFSET+0x00400C8,0x00000000
+#define LPM_MEM_DP_CUR_POS_ASYNC1__FULL                         IPU_MEMORY_OFFSET+0x00400C8,0xffffffff
+#define LPM_MEM_DP_CUR_POS_ASYNC1__DP_CXW_ASYNC1                IPU_MEMORY_OFFSET+0x00400C8,0xF8000000
+#define LPM_MEM_DP_CUR_POS_ASYNC1__DP_CXP_ASYNC1                IPU_MEMORY_OFFSET+0x00400C8,0x07FF0000
+#define LPM_MEM_DP_CUR_POS_ASYNC1__DP_CYH_ASYNC1                IPU_MEMORY_OFFSET+0x00400C8,0x0000F800
+#define LPM_MEM_DP_CUR_POS_ASYNC1__DP_CYP_ASYNC1                IPU_MEMORY_OFFSET+0x00400C8,0x000007FF
+
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__ADDR                         IPU_MEMORY_OFFSET+0x00400CC
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__EMPTY                        IPU_MEMORY_OFFSET+0x00400CC,0x00000000
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__FULL                         IPU_MEMORY_OFFSET+0x00400CC,0xffffffff
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__CUR_COL_R_ASYNC1             IPU_MEMORY_OFFSET+0x00400CC,0x00FF0000
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__CUR_COL_G_ASYNC1             IPU_MEMORY_OFFSET+0x00400CC,0x0000FF00
+#define LPM_MEM_DP_CUR_MAP_ASYNC1__CUR_COL_B_ASYNC1             IPU_MEMORY_OFFSET+0x00400CC,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__ADDR                       IPU_MEMORY_OFFSET+0x00400D0
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__EMPTY                      IPU_MEMORY_OFFSET+0x00400D0,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__FULL                       IPU_MEMORY_OFFSET+0x00400D0,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_1        IPU_MEMORY_OFFSET+0x00400D0,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_0__DP_GAMMA_C_ASYNC1_0        IPU_MEMORY_OFFSET+0x00400D0,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__ADDR                       IPU_MEMORY_OFFSET+0x00400D4
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__EMPTY                      IPU_MEMORY_OFFSET+0x00400D4,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__FULL                       IPU_MEMORY_OFFSET+0x00400D4,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_3        IPU_MEMORY_OFFSET+0x00400D4,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_1__DP_GAMMA_C_ASYNC1_2        IPU_MEMORY_OFFSET+0x00400D4,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__ADDR                       IPU_MEMORY_OFFSET+0x00400D8
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__EMPTY                      IPU_MEMORY_OFFSET+0x00400D8,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__FULL                       IPU_MEMORY_OFFSET+0x00400D8,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_5        IPU_MEMORY_OFFSET+0x00400D8,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_2__DP_GAMMA_C_ASYNC1_4        IPU_MEMORY_OFFSET+0x00400D8,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__ADDR                       IPU_MEMORY_OFFSET+0x00400DC
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__EMPTY                      IPU_MEMORY_OFFSET+0x00400DC,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__FULL                       IPU_MEMORY_OFFSET+0x00400DC,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_7        IPU_MEMORY_OFFSET+0x00400DC,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_3__DP_GAMMA_C_ASYNC1_6        IPU_MEMORY_OFFSET+0x00400DC,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__ADDR                       IPU_MEMORY_OFFSET+0x00400E0
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__EMPTY                      IPU_MEMORY_OFFSET+0x00400E0,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__FULL                       IPU_MEMORY_OFFSET+0x00400E0,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_9        IPU_MEMORY_OFFSET+0x00400E0,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_4__DP_GAMMA_C_ASYNC1_8        IPU_MEMORY_OFFSET+0x00400E0,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__ADDR                       IPU_MEMORY_OFFSET+0x00400E4
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__EMPTY                      IPU_MEMORY_OFFSET+0x00400E4,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__FULL                       IPU_MEMORY_OFFSET+0x00400E4,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_11       IPU_MEMORY_OFFSET+0x00400E4,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_5__DP_GAMMA_C_ASYNC1_10       IPU_MEMORY_OFFSET+0x00400E4,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__ADDR                       IPU_MEMORY_OFFSET+0x00400E8
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__EMPTY                      IPU_MEMORY_OFFSET+0x00400E8,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__FULL                       IPU_MEMORY_OFFSET+0x00400E8,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_13       IPU_MEMORY_OFFSET+0x00400E8,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_6__DP_GAMMA_C_ASYNC1_12       IPU_MEMORY_OFFSET+0x00400E8,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__ADDR                       IPU_MEMORY_OFFSET+0x00400EC
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__EMPTY                      IPU_MEMORY_OFFSET+0x00400EC,0x00000000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__FULL                       IPU_MEMORY_OFFSET+0x00400EC,0xffffffff
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_15       IPU_MEMORY_OFFSET+0x00400EC,0x01FF0000
+#define LPM_MEM_DP_GAMMA_C_ASYNC1_7__DP_GAMMA_C_ASYNC1_14       IPU_MEMORY_OFFSET+0x00400EC,0x000001FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__ADDR                       IPU_MEMORY_OFFSET+0x00400F0
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__EMPTY                      IPU_MEMORY_OFFSET+0x00400F0,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__FULL                       IPU_MEMORY_OFFSET+0x00400F0,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_3        IPU_MEMORY_OFFSET+0x00400F0,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_2        IPU_MEMORY_OFFSET+0x00400F0,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_1        IPU_MEMORY_OFFSET+0x00400F0,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_0__DP_GAMMA_S_ASYNC1_0        IPU_MEMORY_OFFSET+0x00400F0,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__ADDR                       IPU_MEMORY_OFFSET+0x00400F4
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__EMPTY                      IPU_MEMORY_OFFSET+0x00400F4,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__FULL                       IPU_MEMORY_OFFSET+0x00400F4,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_7        IPU_MEMORY_OFFSET+0x00400F4,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_6        IPU_MEMORY_OFFSET+0x00400F4,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_5        IPU_MEMORY_OFFSET+0x00400F4,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_1__DP_GAMMA_S_ASYNC1_4        IPU_MEMORY_OFFSET+0x00400F4,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__ADDR                       IPU_MEMORY_OFFSET+0x00400F8
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__EMPTY                      IPU_MEMORY_OFFSET+0x00400F8,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__FULL                       IPU_MEMORY_OFFSET+0x00400F8,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_11       IPU_MEMORY_OFFSET+0x00400F8,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_10       IPU_MEMORY_OFFSET+0x00400F8,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_9        IPU_MEMORY_OFFSET+0x00400F8,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_2__DP_GAMMA_S_ASYNC1_8        IPU_MEMORY_OFFSET+0x00400F8,0x000000FF
+
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__ADDR                       IPU_MEMORY_OFFSET+0x00400FC
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__EMPTY                      IPU_MEMORY_OFFSET+0x00400FC,0x00000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__FULL                       IPU_MEMORY_OFFSET+0x00400FC,0xffffffff
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_15       IPU_MEMORY_OFFSET+0x00400FC,0xFF000000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_14       IPU_MEMORY_OFFSET+0x00400FC,0x00FF0000
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_13       IPU_MEMORY_OFFSET+0x00400FC,0x0000FF00
+#define LPM_MEM_DP_GAMMA_S_ASYNC1_3__DP_GAMMA_S_ASYNC1_12       IPU_MEMORY_OFFSET+0x00400FC,0x000000FF
+
+#define LPM_MEM_DP_CSCA_ASYNC1_0__ADDR                          IPU_MEMORY_OFFSET+0x0040100
+#define LPM_MEM_DP_CSCA_ASYNC1_0__EMPTY                         IPU_MEMORY_OFFSET+0x0040100,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC1_0__FULL                          IPU_MEMORY_OFFSET+0x0040100,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_1             IPU_MEMORY_OFFSET+0x0040100,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC1_0__DP_CSC_A_ASYNC1_0             IPU_MEMORY_OFFSET+0x0040100,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC1_1__ADDR                          IPU_MEMORY_OFFSET+0x0040104
+#define LPM_MEM_DP_CSCA_ASYNC1_1__EMPTY                         IPU_MEMORY_OFFSET+0x0040104,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC1_1__FULL                          IPU_MEMORY_OFFSET+0x0040104,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_3             IPU_MEMORY_OFFSET+0x0040104,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC1_1__DP_CSC_A_ASYNC1_2             IPU_MEMORY_OFFSET+0x0040104,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC1_2__ADDR                          IPU_MEMORY_OFFSET+0x0040108
+#define LPM_MEM_DP_CSCA_ASYNC1_2__EMPTY                         IPU_MEMORY_OFFSET+0x0040108,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC1_2__FULL                          IPU_MEMORY_OFFSET+0x0040108,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_5             IPU_MEMORY_OFFSET+0x0040108,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC1_2__DP_CSC_A_ASYNC1_4             IPU_MEMORY_OFFSET+0x0040108,0x000003FF
+
+#define LPM_MEM_DP_CSCA_ASYNC1_3__ADDR                          IPU_MEMORY_OFFSET+0x004010C
+#define LPM_MEM_DP_CSCA_ASYNC1_3__EMPTY                         IPU_MEMORY_OFFSET+0x004010C,0x00000000
+#define LPM_MEM_DP_CSCA_ASYNC1_3__FULL                          IPU_MEMORY_OFFSET+0x004010C,0xffffffff
+#define LPM_MEM_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_7             IPU_MEMORY_OFFSET+0x004010C,0x03FF0000
+#define LPM_MEM_DP_CSCA_ASYNC1_3__DP_CSC_A_ASYNC1_6             IPU_MEMORY_OFFSET+0x004010C,0x000003FF
+
+#define LPM_MEM_DP_CSC_ASYNC1_0__ADDR                           IPU_MEMORY_OFFSET+0x0040110
+#define LPM_MEM_DP_CSC_ASYNC1_0__EMPTY                          IPU_MEMORY_OFFSET+0x0040110,0x00000000
+#define LPM_MEM_DP_CSC_ASYNC1_0__FULL                           IPU_MEMORY_OFFSET+0x0040110,0xffffffff
+#define LPM_MEM_DP_CSC_ASYNC1_0__DP_CSC_S0_ASYNC1               IPU_MEMORY_OFFSET+0x0040110,0xC0000000
+#define LPM_MEM_DP_CSC_ASYNC1_0__DP_CSC_B0_ASYNC1               IPU_MEMORY_OFFSET+0x0040110,0x3FFF0000
+#define LPM_MEM_DP_CSC_ASYNC1_0__DP_CSC_A8_ASYNC1               IPU_MEMORY_OFFSET+0x0040110,0x000003FF
+
+#define LPM_MEM_DP_CSC_ASYNC1_1__ADDR                           IPU_MEMORY_OFFSET+0x0040114
+#define LPM_MEM_DP_CSC_ASYNC1_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040114,0x00000000
+#define LPM_MEM_DP_CSC_ASYNC1_1__FULL                           IPU_MEMORY_OFFSET+0x0040114,0xffffffff
+#define LPM_MEM_DP_CSC_ASYNC1_1__DP_CSC_S2_ASYNC1               IPU_MEMORY_OFFSET+0x0040114,0xC0000000
+#define LPM_MEM_DP_CSC_ASYNC1_1__DP_CSC_B2_ASYNC1               IPU_MEMORY_OFFSET+0x0040114,0x3FFF0000
+#define LPM_MEM_DP_CSC_ASYNC1_1__DP_CSC_S1_ASYNC1               IPU_MEMORY_OFFSET+0x0040114,0x0000C000
+#define LPM_MEM_DP_CSC_ASYNC1_1__DP_CSC_B1_ASYNC1               IPU_MEMORY_OFFSET+0x0040114,0x00003FFF
+
+#define LPM_MEM_IC_CONF__ADDR                                   IPU_MEMORY_OFFSET+0x00409B4
+#define LPM_MEM_IC_CONF__EMPTY                                  IPU_MEMORY_OFFSET+0x00409B4,0x00000000
+#define LPM_MEM_IC_CONF__FULL                                   IPU_MEMORY_OFFSET+0x00409B4,0xffffffff
+#define LPM_MEM_IC_CONF__CSI_MEM_WR_EN                          IPU_MEMORY_OFFSET+0x00409B4,0x80000000
+#define LPM_MEM_IC_CONF__RWS_EN                                 IPU_MEMORY_OFFSET+0x00409B4,0x40000000
+#define LPM_MEM_IC_CONF__IC_KEY_COLOR_EN                        IPU_MEMORY_OFFSET+0x00409B4,0x20000000
+#define LPM_MEM_IC_CONF__IC_GLB_LOC_A                           IPU_MEMORY_OFFSET+0x00409B4,0x10000000
+#define LPM_MEM_IC_CONF__PP_ROT_EN                              IPU_MEMORY_OFFSET+0x00409B4,0x00100000
+#define LPM_MEM_IC_CONF__PP_CMB                                 IPU_MEMORY_OFFSET+0x00409B4,0x00080000
+#define LPM_MEM_IC_CONF__PP_CSC2                                IPU_MEMORY_OFFSET+0x00409B4,0x00040000
+#define LPM_MEM_IC_CONF__PP_CSC1                                IPU_MEMORY_OFFSET+0x00409B4,0x00020000
+#define LPM_MEM_IC_CONF__PP_EN                                  IPU_MEMORY_OFFSET+0x00409B4,0x00010000
+#define LPM_MEM_IC_CONF__PRPVF_ROT_EN                           IPU_MEMORY_OFFSET+0x00409B4,0x00001000
+#define LPM_MEM_IC_CONF__PRPVF_CMB                              IPU_MEMORY_OFFSET+0x00409B4,0x00000800
+#define LPM_MEM_IC_CONF__PRPVF_CSC2                             IPU_MEMORY_OFFSET+0x00409B4,0x00000400
+#define LPM_MEM_IC_CONF__PRPVF_CSC1                             IPU_MEMORY_OFFSET+0x00409B4,0x00000200
+#define LPM_MEM_IC_CONF__PRPVF_EN                               IPU_MEMORY_OFFSET+0x00409B4,0x00000100
+#define LPM_MEM_IC_CONF__PRPENC_ROT_EN                          IPU_MEMORY_OFFSET+0x00409B4,0x00000004
+#define LPM_MEM_IC_CONF__PRPENC_CSC1                            IPU_MEMORY_OFFSET+0x00409B4,0x00000002
+#define LPM_MEM_IC_CONF__PRPENC_EN                              IPU_MEMORY_OFFSET+0x00409B4,0x00000001
+
+#define LPM_MEM_IC_PRP_ENC_RSC__ADDR                            IPU_MEMORY_OFFSET+0x00409B8
+#define LPM_MEM_IC_PRP_ENC_RSC__EMPTY                           IPU_MEMORY_OFFSET+0x00409B8,0x00000000
+#define LPM_MEM_IC_PRP_ENC_RSC__FULL                            IPU_MEMORY_OFFSET+0x00409B8,0xffffffff
+#define LPM_MEM_IC_PRP_ENC_RSC__PRPENC_DS_R_V                   IPU_MEMORY_OFFSET+0x00409B8,0xC0000000
+#define LPM_MEM_IC_PRP_ENC_RSC__PRPENC_RS_R_V                   IPU_MEMORY_OFFSET+0x00409B8,0x3FFF0000
+#define LPM_MEM_IC_PRP_ENC_RSC__PRPENC_DS_R_H                   IPU_MEMORY_OFFSET+0x00409B8,0x0000C000
+#define LPM_MEM_IC_PRP_ENC_RSC__PRPENC_RS_R_H                   IPU_MEMORY_OFFSET+0x00409B8,0x00003FFF
+
+#define LPM_MEM_IC_PRP_VF_RSC__ADDR                             IPU_MEMORY_OFFSET+0x00409BC
+#define LPM_MEM_IC_PRP_VF_RSC__EMPTY                            IPU_MEMORY_OFFSET+0x00409BC,0x00000000
+#define LPM_MEM_IC_PRP_VF_RSC__FULL                             IPU_MEMORY_OFFSET+0x00409BC,0xffffffff
+#define LPM_MEM_IC_PRP_VF_RSC__PRPVF_DS_R_V                     IPU_MEMORY_OFFSET+0x00409BC,0xC0000000
+#define LPM_MEM_IC_PRP_VF_RSC__PRPVF_RS_R_V                     IPU_MEMORY_OFFSET+0x00409BC,0x3FFF0000
+#define LPM_MEM_IC_PRP_VF_RSC__PRPVF_DS_R_H                     IPU_MEMORY_OFFSET+0x00409BC,0x0000C000
+#define LPM_MEM_IC_PRP_VF_RSC__PRPVF_RS_R_H                     IPU_MEMORY_OFFSET+0x00409BC,0x00003FFF
+
+#define LPM_MEM_IC_PP_RSC__ADDR                                 IPU_MEMORY_OFFSET+0x00409C0
+#define LPM_MEM_IC_PP_RSC__EMPTY                                IPU_MEMORY_OFFSET+0x00409C0,0x00000000
+#define LPM_MEM_IC_PP_RSC__FULL                                 IPU_MEMORY_OFFSET+0x00409C0,0xffffffff
+#define LPM_MEM_IC_PP_RSC__PP_DS_R_V                            IPU_MEMORY_OFFSET+0x00409C0,0xC0000000
+#define LPM_MEM_IC_PP_RSC__PP_RS_R_V                            IPU_MEMORY_OFFSET+0x00409C0,0x3FFF0000
+#define LPM_MEM_IC_PP_RSC__PP_DS_R_H                            IPU_MEMORY_OFFSET+0x00409C0,0x0000C000
+#define LPM_MEM_IC_PP_RSC__PP_RS_R_H                            IPU_MEMORY_OFFSET+0x00409C0,0x00003FFF
+
+#define LPM_MEM_IC_CMBP_1__ADDR                                 IPU_MEMORY_OFFSET+0x00409C4
+#define LPM_MEM_IC_CMBP_1__EMPTY                                IPU_MEMORY_OFFSET+0x00409C4,0x00000000
+#define LPM_MEM_IC_CMBP_1__FULL                                 IPU_MEMORY_OFFSET+0x00409C4,0xffffffff
+#define LPM_MEM_IC_CMBP_1__IC_PP_ALPHA_V                        IPU_MEMORY_OFFSET+0x00409C4,0x0000FF00
+#define LPM_MEM_IC_CMBP_1__IC_PRPVF_ALPHA_V                     IPU_MEMORY_OFFSET+0x00409C4,0x000000FF
+
+#define LPM_MEM_IC_CMBP_2__ADDR                                 IPU_MEMORY_OFFSET+0x00409C8
+#define LPM_MEM_IC_CMBP_2__EMPTY                                IPU_MEMORY_OFFSET+0x00409C8,0x00000000
+#define LPM_MEM_IC_CMBP_2__FULL                                 IPU_MEMORY_OFFSET+0x00409C8,0xffffffff
+#define LPM_MEM_IC_CMBP_2__IC_KEY_COLOR_R                       IPU_MEMORY_OFFSET+0x00409C8,0x00FF0000
+#define LPM_MEM_IC_CMBP_2__IC_KEY_COLOR_G                       IPU_MEMORY_OFFSET+0x00409C8,0x0000FF00
+#define LPM_MEM_IC_CMBP_2__IC_KEY_COLOR_B                       IPU_MEMORY_OFFSET+0x00409C8,0x000000FF
+
+#define LPM_MEM_IC_IDMAC_1__ADDR                                IPU_MEMORY_OFFSET+0x00409CC
+#define LPM_MEM_IC_IDMAC_1__EMPTY                               IPU_MEMORY_OFFSET+0x00409CC,0x00000000
+#define LPM_MEM_IC_IDMAC_1__FULL                                IPU_MEMORY_OFFSET+0x00409CC,0xffffffff
+#define LPM_MEM_IC_IDMAC_1__ALT_CB7_BURST_16                    IPU_MEMORY_OFFSET+0x00409CC,0x02000000
+#define LPM_MEM_IC_IDMAC_1__ALT_CB6_BURST_16                    IPU_MEMORY_OFFSET+0x00409CC,0x01000000
+#define LPM_MEM_IC_IDMAC_1__T3_FLIP_RS                          IPU_MEMORY_OFFSET+0x00409CC,0x00400000
+#define LPM_MEM_IC_IDMAC_1__T2_FLIP_RS                          IPU_MEMORY_OFFSET+0x00409CC,0x00200000
+#define LPM_MEM_IC_IDMAC_1__T1_FLIP_RS                          IPU_MEMORY_OFFSET+0x00409CC,0x00100000
+#define LPM_MEM_IC_IDMAC_1__T3_FLIP_UD                          IPU_MEMORY_OFFSET+0x00409CC,0x00080000
+#define LPM_MEM_IC_IDMAC_1__T3_FLIP_LR                          IPU_MEMORY_OFFSET+0x00409CC,0x00040000
+#define LPM_MEM_IC_IDMAC_1__T3_ROT                              IPU_MEMORY_OFFSET+0x00409CC,0x00020000
+#define LPM_MEM_IC_IDMAC_1__T2_FLIP_UD                          IPU_MEMORY_OFFSET+0x00409CC,0x00010000
+#define LPM_MEM_IC_IDMAC_1__T2_FLIP_LR                          IPU_MEMORY_OFFSET+0x00409CC,0x00008000
+#define LPM_MEM_IC_IDMAC_1__T2_ROT                              IPU_MEMORY_OFFSET+0x00409CC,0x00004000
+#define LPM_MEM_IC_IDMAC_1__T1_FLIP_UD                          IPU_MEMORY_OFFSET+0x00409CC,0x00002000
+#define LPM_MEM_IC_IDMAC_1__T1_FLIP_LR                          IPU_MEMORY_OFFSET+0x00409CC,0x00001000
+#define LPM_MEM_IC_IDMAC_1__T1_ROT                              IPU_MEMORY_OFFSET+0x00409CC,0x00000800
+#define LPM_MEM_IC_IDMAC_1__CB7_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000080
+#define LPM_MEM_IC_IDMAC_1__CB6_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000040
+#define LPM_MEM_IC_IDMAC_1__CB5_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000020
+#define LPM_MEM_IC_IDMAC_1__CB4_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000010
+#define LPM_MEM_IC_IDMAC_1__CB3_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000008
+#define LPM_MEM_IC_IDMAC_1__CB2_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000004
+#define LPM_MEM_IC_IDMAC_1__CB1_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000002
+#define LPM_MEM_IC_IDMAC_1__CB0_BURST_16                        IPU_MEMORY_OFFSET+0x00409CC,0x00000001
+
+#define LPM_MEM_IC_IDMAC_2__ADDR                                IPU_MEMORY_OFFSET+0x00409D0
+#define LPM_MEM_IC_IDMAC_2__EMPTY                               IPU_MEMORY_OFFSET+0x00409D0,0x00000000
+#define LPM_MEM_IC_IDMAC_2__FULL                                IPU_MEMORY_OFFSET+0x00409D0,0xffffffff
+#define LPM_MEM_IC_IDMAC_2__T3_FR_HEIGHT                        IPU_MEMORY_OFFSET+0x00409D0,0x3FF00000
+#define LPM_MEM_IC_IDMAC_2__T2_FR_HEIGHT                        IPU_MEMORY_OFFSET+0x00409D0,0x000FFC00
+#define LPM_MEM_IC_IDMAC_2__T1_FR_HEIGHT                        IPU_MEMORY_OFFSET+0x00409D0,0x000003FF
+
+#define LPM_MEM_IC_IDMAC_3__ADDR                                IPU_MEMORY_OFFSET+0x00409D4
+#define LPM_MEM_IC_IDMAC_3__EMPTY                               IPU_MEMORY_OFFSET+0x00409D4,0x00000000
+#define LPM_MEM_IC_IDMAC_3__FULL                                IPU_MEMORY_OFFSET+0x00409D4,0xffffffff
+#define LPM_MEM_IC_IDMAC_3__T3_FR_WIDTH                         IPU_MEMORY_OFFSET+0x00409D4,0x3FF00000
+#define LPM_MEM_IC_IDMAC_3__T2_FR_WIDTH                         IPU_MEMORY_OFFSET+0x00409D4,0x000FFC00
+#define LPM_MEM_IC_IDMAC_3__T1_FR_WIDTH                         IPU_MEMORY_OFFSET+0x00409D4,0x000003FF
+
+#define LPM_MEM_IC_IDMAC_4__ADDR                                IPU_MEMORY_OFFSET+0x00409D8
+#define LPM_MEM_IC_IDMAC_4__EMPTY                               IPU_MEMORY_OFFSET+0x00409D8,0x00000000
+#define LPM_MEM_IC_IDMAC_4__FULL                                IPU_MEMORY_OFFSET+0x00409D8,0xffffffff
+#define LPM_MEM_IC_IDMAC_4__RM_BRDG_MAX_RQ                      IPU_MEMORY_OFFSET+0x00409D8,0x0000F000
+#define LPM_MEM_IC_IDMAC_4__IBM_BRDG_MAX_RQ                     IPU_MEMORY_OFFSET+0x00409D8,0x00000F00
+#define LPM_MEM_IC_IDMAC_4__MPM_DMFC_BRDG_MAX_RQ                IPU_MEMORY_OFFSET+0x00409D8,0x000000F0
+#define LPM_MEM_IC_IDMAC_4__MPM_RW_BRDG_MAX_RQ                  IPU_MEMORY_OFFSET+0x00409D8,0x0000000F
+
+#define LPM_MEM_DI0_GENERAL__ADDR                               IPU_MEMORY_OFFSET+0x0040314
+#define LPM_MEM_DI0_GENERAL__EMPTY                              IPU_MEMORY_OFFSET+0x0040314,0x00000000
+#define LPM_MEM_DI0_GENERAL__FULL                               IPU_MEMORY_OFFSET+0x0040314,0xffffffff
+#define LPM_MEM_DI0_GENERAL__DI0_PIN8_PIN15_SEL                 IPU_MEMORY_OFFSET+0x0040314,0x80000000
+#define LPM_MEM_DI0_GENERAL__DI0_DISP_Y_SEL                     IPU_MEMORY_OFFSET+0x0040314,0x70000000
+#define LPM_MEM_DI0_GENERAL__DI0_CLOCK_STOP_MODE                IPU_MEMORY_OFFSET+0x0040314,0x0F000000
+#define LPM_MEM_DI0_GENERAL__DI0_DISP_CLOCK_INIT                IPU_MEMORY_OFFSET+0x0040314,0x00800000
+#define LPM_MEM_DI0_GENERAL__DI0_MASK_SEL                       IPU_MEMORY_OFFSET+0x0040314,0x00400000
+#define LPM_MEM_DI0_GENERAL__DI0_VSYNC_EXT                      IPU_MEMORY_OFFSET+0x0040314,0x00200000
+#define LPM_MEM_DI0_GENERAL__DI0_CLK_EXT                        IPU_MEMORY_OFFSET+0x0040314,0x00100000
+#define LPM_MEM_DI0_GENERAL__DI0_WATCHDOG_MODE                  IPU_MEMORY_OFFSET+0x0040314,0x000C0000
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_DISP_CLK              IPU_MEMORY_OFFSET+0x0040314,0x00020000
+#define LPM_MEM_DI0_GENERAL__DI0_SYNC_COUNT_SEL                 IPU_MEMORY_OFFSET+0x0040314,0x0000F000
+#define LPM_MEM_DI0_GENERAL__DI0_ERR_TREATMENT                  IPU_MEMORY_OFFSET+0x0040314,0x00000800
+#define LPM_MEM_DI0_GENERAL__DI0_ERM_VSYNC_SEL                  IPU_MEMORY_OFFSET+0x0040314,0x00000400
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_CS1                   IPU_MEMORY_OFFSET+0x0040314,0x00000200
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_CS0                   IPU_MEMORY_OFFSET+0x0040314,0x00000100
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_8                     IPU_MEMORY_OFFSET+0x0040314,0x00000080
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_7                     IPU_MEMORY_OFFSET+0x0040314,0x00000040
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_6                     IPU_MEMORY_OFFSET+0x0040314,0x00000020
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_5                     IPU_MEMORY_OFFSET+0x0040314,0x00000010
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_4                     IPU_MEMORY_OFFSET+0x0040314,0x00000008
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_3                     IPU_MEMORY_OFFSET+0x0040314,0x00000004
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_2                     IPU_MEMORY_OFFSET+0x0040314,0x00000002
+#define LPM_MEM_DI0_GENERAL__DI0_POLARITY_1                     IPU_MEMORY_OFFSET+0x0040314,0x00000001
+
+#define LPM_MEM_DI0_BS_CLKGEN0__ADDR                            IPU_MEMORY_OFFSET+0x0040318
+#define LPM_MEM_DI0_BS_CLKGEN0__EMPTY                           IPU_MEMORY_OFFSET+0x0040318,0x00000000
+#define LPM_MEM_DI0_BS_CLKGEN0__FULL                            IPU_MEMORY_OFFSET+0x0040318,0xffffffff
+#define LPM_MEM_DI0_BS_CLKGEN0__DI0_DISP_CLK_OFFSET             IPU_MEMORY_OFFSET+0x0040318,0x01FF0000
+#define LPM_MEM_DI0_BS_CLKGEN0__DI0_DISP_CLK_PERIOD             IPU_MEMORY_OFFSET+0x0040318,0x00000FFF
+
+#define LPM_MEM_DI0_BS_CLKGEN1__ADDR                            IPU_MEMORY_OFFSET+0x004031C
+#define LPM_MEM_DI0_BS_CLKGEN1__EMPTY                           IPU_MEMORY_OFFSET+0x004031C,0x00000000
+#define LPM_MEM_DI0_BS_CLKGEN1__FULL                            IPU_MEMORY_OFFSET+0x004031C,0xffffffff
+#define LPM_MEM_DI0_BS_CLKGEN1__DI0_DISP_CLK_DOWN               IPU_MEMORY_OFFSET+0x004031C,0x01FF0000
+#define LPM_MEM_DI0_BS_CLKGEN1__DI0_DISP_CLK_UP                 IPU_MEMORY_OFFSET+0x004031C,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN0_1__ADDR                             IPU_MEMORY_OFFSET+0x0040320
+#define LPM_MEM_DI0_SW_GEN0_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040320,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_1__FULL                             IPU_MEMORY_OFFSET+0x0040320,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_1__DI0_RUN_VALUE_M1_1               IPU_MEMORY_OFFSET+0x0040320,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_1__DI0_RUN_RESOLUTION_1             IPU_MEMORY_OFFSET+0x0040320,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_1__DI0_OFFSET_VALUE_1               IPU_MEMORY_OFFSET+0x0040320,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_1__DI0_OFFSET_RESOLUTION_1          IPU_MEMORY_OFFSET+0x0040320,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_2__ADDR                             IPU_MEMORY_OFFSET+0x0040324
+#define LPM_MEM_DI0_SW_GEN0_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040324,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_2__FULL                             IPU_MEMORY_OFFSET+0x0040324,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_2__DI0_RUN_VALUE_M1_2               IPU_MEMORY_OFFSET+0x0040324,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_2__DI0_RUN_RESOLUTION_2             IPU_MEMORY_OFFSET+0x0040324,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_2__DI0_OFFSET_VALUE_2               IPU_MEMORY_OFFSET+0x0040324,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_2__DI0_OFFSET_RESOLUTION_2          IPU_MEMORY_OFFSET+0x0040324,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_3__ADDR                             IPU_MEMORY_OFFSET+0x0040328
+#define LPM_MEM_DI0_SW_GEN0_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040328,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_3__FULL                             IPU_MEMORY_OFFSET+0x0040328,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_3__DI0_RUN_VALUE_M1_3               IPU_MEMORY_OFFSET+0x0040328,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_3__DI0_RUN_RESOLUTION_3             IPU_MEMORY_OFFSET+0x0040328,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_3__DI0_OFFSET_VALUE_3               IPU_MEMORY_OFFSET+0x0040328,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_3__DI0_OFFSET_RESOLUTION_3          IPU_MEMORY_OFFSET+0x0040328,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_4__ADDR                             IPU_MEMORY_OFFSET+0x004032C
+#define LPM_MEM_DI0_SW_GEN0_4__EMPTY                            IPU_MEMORY_OFFSET+0x004032C,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_4__FULL                             IPU_MEMORY_OFFSET+0x004032C,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_4__DI0_RUN_VALUE_M1_4               IPU_MEMORY_OFFSET+0x004032C,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_4__DI0_RUN_RESOLUTION_4             IPU_MEMORY_OFFSET+0x004032C,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_4__DI0_OFFSET_VALUE_4               IPU_MEMORY_OFFSET+0x004032C,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_4__DI0_OFFSET_RESOLUTION_4          IPU_MEMORY_OFFSET+0x004032C,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_5__ADDR                             IPU_MEMORY_OFFSET+0x0040330
+#define LPM_MEM_DI0_SW_GEN0_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040330,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_5__FULL                             IPU_MEMORY_OFFSET+0x0040330,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_5__DI0_RUN_VALUE_M1_5               IPU_MEMORY_OFFSET+0x0040330,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_5__DI0_RUN_RESOLUTION_5             IPU_MEMORY_OFFSET+0x0040330,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_5__DI0_OFFSET_VALUE_5               IPU_MEMORY_OFFSET+0x0040330,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_5__DI0_OFFSET_RESOLUTION_5          IPU_MEMORY_OFFSET+0x0040330,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_6__ADDR                             IPU_MEMORY_OFFSET+0x0040334
+#define LPM_MEM_DI0_SW_GEN0_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040334,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_6__FULL                             IPU_MEMORY_OFFSET+0x0040334,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_6__DI0_RUN_VALUE_M1_6               IPU_MEMORY_OFFSET+0x0040334,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_6__DI0_RUN_RESOLUTION_6             IPU_MEMORY_OFFSET+0x0040334,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_6__DI0_OFFSET_VALUE_6               IPU_MEMORY_OFFSET+0x0040334,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_6__DI0_OFFSET_RESOLUTION_6          IPU_MEMORY_OFFSET+0x0040334,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_7__ADDR                             IPU_MEMORY_OFFSET+0x0040338
+#define LPM_MEM_DI0_SW_GEN0_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040338,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_7__FULL                             IPU_MEMORY_OFFSET+0x0040338,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_7__DI0_RUN_VALUE_M1_7               IPU_MEMORY_OFFSET+0x0040338,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_7__DI0_RUN_RESOLUTION_7             IPU_MEMORY_OFFSET+0x0040338,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_7__DI0_OFFSET_VALUE_7               IPU_MEMORY_OFFSET+0x0040338,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_7__DI0_OFFSET_RESOLUTION_7          IPU_MEMORY_OFFSET+0x0040338,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_8__ADDR                             IPU_MEMORY_OFFSET+0x004033C
+#define LPM_MEM_DI0_SW_GEN0_8__EMPTY                            IPU_MEMORY_OFFSET+0x004033C,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_8__FULL                             IPU_MEMORY_OFFSET+0x004033C,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_8__DI0_RUN_VALUE_M1_8               IPU_MEMORY_OFFSET+0x004033C,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_8__DI0_RUN_RESOLUTION_8             IPU_MEMORY_OFFSET+0x004033C,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_8__DI0_OFFSET_VALUE_8               IPU_MEMORY_OFFSET+0x004033C,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_8__DI0_OFFSET_RESOLUTION_8          IPU_MEMORY_OFFSET+0x004033C,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN0_9__ADDR                             IPU_MEMORY_OFFSET+0x0040340
+#define LPM_MEM_DI0_SW_GEN0_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040340,0x00000000
+#define LPM_MEM_DI0_SW_GEN0_9__FULL                             IPU_MEMORY_OFFSET+0x0040340,0xffffffff
+#define LPM_MEM_DI0_SW_GEN0_9__DI0_RUN_VALUE_M1_9               IPU_MEMORY_OFFSET+0x0040340,0x7FF80000
+#define LPM_MEM_DI0_SW_GEN0_9__DI0_RUN_RESOLUTION_9             IPU_MEMORY_OFFSET+0x0040340,0x00070000
+#define LPM_MEM_DI0_SW_GEN0_9__DI0_OFFSET_VALUE_9               IPU_MEMORY_OFFSET+0x0040340,0x00007FF8
+#define LPM_MEM_DI0_SW_GEN0_9__DI0_OFFSET_RESOLUTION_9          IPU_MEMORY_OFFSET+0x0040340,0x00000007
+
+#define LPM_MEM_DI0_SW_GEN1_1__ADDR                             IPU_MEMORY_OFFSET+0x0040344
+#define LPM_MEM_DI0_SW_GEN1_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040344,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_1__FULL                             IPU_MEMORY_OFFSET+0x0040344,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_GEN_EN_1        IPU_MEMORY_OFFSET+0x0040344,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_AUTO_RELOAD_1            IPU_MEMORY_OFFSET+0x0040344,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_CLR_SEL_1                IPU_MEMORY_OFFSET+0x0040344,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_DOWN_1                   IPU_MEMORY_OFFSET+0x0040344,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_TRIGGER_SEL_1   IPU_MEMORY_OFFSET+0x0040344,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_POLARITY_CLR_SEL_1       IPU_MEMORY_OFFSET+0x0040344,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_1__DI0_CNT_UP_1                     IPU_MEMORY_OFFSET+0x0040344,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_2__ADDR                             IPU_MEMORY_OFFSET+0x0040348
+#define LPM_MEM_DI0_SW_GEN1_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040348,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_2__FULL                             IPU_MEMORY_OFFSET+0x0040348,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_GEN_EN_2        IPU_MEMORY_OFFSET+0x0040348,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_AUTO_RELOAD_2            IPU_MEMORY_OFFSET+0x0040348,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_CLR_SEL_2                IPU_MEMORY_OFFSET+0x0040348,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_DOWN_2                   IPU_MEMORY_OFFSET+0x0040348,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_TRIGGER_SEL_2   IPU_MEMORY_OFFSET+0x0040348,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_POLARITY_CLR_SEL_2       IPU_MEMORY_OFFSET+0x0040348,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_2__DI0_CNT_UP_2                     IPU_MEMORY_OFFSET+0x0040348,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_3__ADDR                             IPU_MEMORY_OFFSET+0x004034C
+#define LPM_MEM_DI0_SW_GEN1_3__EMPTY                            IPU_MEMORY_OFFSET+0x004034C,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_3__FULL                             IPU_MEMORY_OFFSET+0x004034C,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_GEN_EN_3        IPU_MEMORY_OFFSET+0x004034C,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_AUTO_RELOAD_3            IPU_MEMORY_OFFSET+0x004034C,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_CLR_SEL_3                IPU_MEMORY_OFFSET+0x004034C,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_DOWN_3                   IPU_MEMORY_OFFSET+0x004034C,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_TRIGGER_SEL_3   IPU_MEMORY_OFFSET+0x004034C,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_POLARITY_CLR_SEL_3       IPU_MEMORY_OFFSET+0x004034C,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_3__DI0_CNT_UP_3                     IPU_MEMORY_OFFSET+0x004034C,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_4__ADDR                             IPU_MEMORY_OFFSET+0x0040350
+#define LPM_MEM_DI0_SW_GEN1_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040350,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_4__FULL                             IPU_MEMORY_OFFSET+0x0040350,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_GEN_EN_4        IPU_MEMORY_OFFSET+0x0040350,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_AUTO_RELOAD_4            IPU_MEMORY_OFFSET+0x0040350,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_CLR_SEL_4                IPU_MEMORY_OFFSET+0x0040350,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_DOWN_4                   IPU_MEMORY_OFFSET+0x0040350,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_TRIGGER_SEL_4   IPU_MEMORY_OFFSET+0x0040350,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_POLARITY_CLR_SEL_4       IPU_MEMORY_OFFSET+0x0040350,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_4__DI0_CNT_UP_4                     IPU_MEMORY_OFFSET+0x0040350,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_5__ADDR                             IPU_MEMORY_OFFSET+0x0040354
+#define LPM_MEM_DI0_SW_GEN1_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040354,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_5__FULL                             IPU_MEMORY_OFFSET+0x0040354,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_GEN_EN_5        IPU_MEMORY_OFFSET+0x0040354,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_AUTO_RELOAD_5            IPU_MEMORY_OFFSET+0x0040354,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_CLR_SEL_5                IPU_MEMORY_OFFSET+0x0040354,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_DOWN_5                   IPU_MEMORY_OFFSET+0x0040354,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_TRIGGER_SEL_5   IPU_MEMORY_OFFSET+0x0040354,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_POLARITY_CLR_SEL_5       IPU_MEMORY_OFFSET+0x0040354,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_5__DI0_CNT_UP_5                     IPU_MEMORY_OFFSET+0x0040354,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_6__ADDR                             IPU_MEMORY_OFFSET+0x0040358
+#define LPM_MEM_DI0_SW_GEN1_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040358,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_6__FULL                             IPU_MEMORY_OFFSET+0x0040358,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_GEN_EN_6        IPU_MEMORY_OFFSET+0x0040358,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_AUTO_RELOAD_6            IPU_MEMORY_OFFSET+0x0040358,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_CLR_SEL_6                IPU_MEMORY_OFFSET+0x0040358,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_DOWN_6                   IPU_MEMORY_OFFSET+0x0040358,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_TRIGGER_SEL_6   IPU_MEMORY_OFFSET+0x0040358,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_POLARITY_CLR_SEL_6       IPU_MEMORY_OFFSET+0x0040358,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_6__DI0_CNT_UP_6                     IPU_MEMORY_OFFSET+0x0040358,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_7__ADDR                             IPU_MEMORY_OFFSET+0x004035C
+#define LPM_MEM_DI0_SW_GEN1_7__EMPTY                            IPU_MEMORY_OFFSET+0x004035C,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_7__FULL                             IPU_MEMORY_OFFSET+0x004035C,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_GEN_EN_7        IPU_MEMORY_OFFSET+0x004035C,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_AUTO_RELOAD_7            IPU_MEMORY_OFFSET+0x004035C,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_CLR_SEL_7                IPU_MEMORY_OFFSET+0x004035C,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_DOWN_7                   IPU_MEMORY_OFFSET+0x004035C,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_TRIGGER_SEL_7   IPU_MEMORY_OFFSET+0x004035C,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_POLARITY_CLR_SEL_7       IPU_MEMORY_OFFSET+0x004035C,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_7__DI0_CNT_UP_7                     IPU_MEMORY_OFFSET+0x004035C,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_8__ADDR                             IPU_MEMORY_OFFSET+0x0040360
+#define LPM_MEM_DI0_SW_GEN1_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040360,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_8__FULL                             IPU_MEMORY_OFFSET+0x0040360,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_GEN_EN_8        IPU_MEMORY_OFFSET+0x0040360,0x60000000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_AUTO_RELOAD_8            IPU_MEMORY_OFFSET+0x0040360,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_CLR_SEL_8                IPU_MEMORY_OFFSET+0x0040360,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_DOWN_8                   IPU_MEMORY_OFFSET+0x0040360,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_TRIGGER_SEL_8   IPU_MEMORY_OFFSET+0x0040360,0x00007000
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_POLARITY_CLR_SEL_8       IPU_MEMORY_OFFSET+0x0040360,0x00000E00
+#define LPM_MEM_DI0_SW_GEN1_8__DI0_CNT_UP_8                     IPU_MEMORY_OFFSET+0x0040360,0x000001FF
+
+#define LPM_MEM_DI0_SW_GEN1_9__ADDR                             IPU_MEMORY_OFFSET+0x0040364
+#define LPM_MEM_DI0_SW_GEN1_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040364,0x00000000
+#define LPM_MEM_DI0_SW_GEN1_9__FULL                             IPU_MEMORY_OFFSET+0x0040364,0xffffffff
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_GENTIME_SEL_9                IPU_MEMORY_OFFSET+0x0040364,0xE0000000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_CNT_AUTO_RELOAD_9            IPU_MEMORY_OFFSET+0x0040364,0x10000000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_CNT_CLR_SEL_9                IPU_MEMORY_OFFSET+0x0040364,0x0E000000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_CNT_DOWN_9                   IPU_MEMORY_OFFSET+0x0040364,0x01FF0000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_TAG_SEL_9                    IPU_MEMORY_OFFSET+0x0040364,0x00008000
+#define LPM_MEM_DI0_SW_GEN1_9__DI0_CNT_UP_9                     IPU_MEMORY_OFFSET+0x0040364,0x000001FF
+
+#define LPM_MEM_DI0_SYNC_AS_GEN__ADDR                           IPU_MEMORY_OFFSET+0x0040368
+#define LPM_MEM_DI0_SYNC_AS_GEN__EMPTY                          IPU_MEMORY_OFFSET+0x0040368,0x00000000
+#define LPM_MEM_DI0_SYNC_AS_GEN__FULL                           IPU_MEMORY_OFFSET+0x0040368,0xffffffff
+#define LPM_MEM_DI0_SYNC_AS_GEN__DI0_SYNC_START_EN              IPU_MEMORY_OFFSET+0x0040368,0x10000000
+#define LPM_MEM_DI0_SYNC_AS_GEN__DI0_VSYNC_SEL                  IPU_MEMORY_OFFSET+0x0040368,0x0000E000
+#define LPM_MEM_DI0_SYNC_AS_GEN__DI0_SYNC_START                 IPU_MEMORY_OFFSET+0x0040368,0x00000FFF
+
+#define LPM_MEM_DI0_DW_GEN_0__ADDR                              IPU_MEMORY_OFFSET+0x004036C
+#define LPM_MEM_DI0_DW_GEN_0__EMPTY                             IPU_MEMORY_OFFSET+0x004036C,0x00000000
+#define LPM_MEM_DI0_DW_GEN_0__FULL                              IPU_MEMORY_OFFSET+0x004036C,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_0__DI0_ACCESS_SIZE_0                 IPU_MEMORY_OFFSET+0x004036C,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_0__DI0_COMPONNENT_SIZE_0             IPU_MEMORY_OFFSET+0x004036C,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_0__DI0_CST_0                         IPU_MEMORY_OFFSET+0x004036C,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_6_0                        IPU_MEMORY_OFFSET+0x004036C,0x00003000
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_5_0                        IPU_MEMORY_OFFSET+0x004036C,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_4_0                        IPU_MEMORY_OFFSET+0x004036C,0x00000300
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_3_0                        IPU_MEMORY_OFFSET+0x004036C,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_2_0                        IPU_MEMORY_OFFSET+0x004036C,0x00000030
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_1_0                        IPU_MEMORY_OFFSET+0x004036C,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_0__DI0_PT_0_0                        IPU_MEMORY_OFFSET+0x004036C,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_1__ADDR                              IPU_MEMORY_OFFSET+0x0040370
+#define LPM_MEM_DI0_DW_GEN_1__EMPTY                             IPU_MEMORY_OFFSET+0x0040370,0x00000000
+#define LPM_MEM_DI0_DW_GEN_1__FULL                              IPU_MEMORY_OFFSET+0x0040370,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_1__DI0_ACCESS_SIZE_1                 IPU_MEMORY_OFFSET+0x0040370,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_1__DI0_COMPONNENT_SIZE_1             IPU_MEMORY_OFFSET+0x0040370,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_1__DI0_CST_1                         IPU_MEMORY_OFFSET+0x0040370,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_6_1                        IPU_MEMORY_OFFSET+0x0040370,0x00003000
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_5_1                        IPU_MEMORY_OFFSET+0x0040370,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_4_1                        IPU_MEMORY_OFFSET+0x0040370,0x00000300
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_3_1                        IPU_MEMORY_OFFSET+0x0040370,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_2_1                        IPU_MEMORY_OFFSET+0x0040370,0x00000030
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_1_1                        IPU_MEMORY_OFFSET+0x0040370,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_1__DI0_PT_0_1                        IPU_MEMORY_OFFSET+0x0040370,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_2__ADDR                              IPU_MEMORY_OFFSET+0x0040374
+#define LPM_MEM_DI0_DW_GEN_2__EMPTY                             IPU_MEMORY_OFFSET+0x0040374,0x00000000
+#define LPM_MEM_DI0_DW_GEN_2__FULL                              IPU_MEMORY_OFFSET+0x0040374,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_2__DI0_ACCESS_SIZE_2                 IPU_MEMORY_OFFSET+0x0040374,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_2__DI0_COMPONNENT_SIZE_2             IPU_MEMORY_OFFSET+0x0040374,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_2__DI0_CST_2                         IPU_MEMORY_OFFSET+0x0040374,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_6_2                        IPU_MEMORY_OFFSET+0x0040374,0x00003000
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_5_2                        IPU_MEMORY_OFFSET+0x0040374,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_4_2                        IPU_MEMORY_OFFSET+0x0040374,0x00000300
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_3_2                        IPU_MEMORY_OFFSET+0x0040374,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_2_2                        IPU_MEMORY_OFFSET+0x0040374,0x00000030
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_1_2                        IPU_MEMORY_OFFSET+0x0040374,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_2__DI0_PT_0_2                        IPU_MEMORY_OFFSET+0x0040374,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_3__ADDR                              IPU_MEMORY_OFFSET+0x0040378
+#define LPM_MEM_DI0_DW_GEN_3__EMPTY                             IPU_MEMORY_OFFSET+0x0040378,0x00000000
+#define LPM_MEM_DI0_DW_GEN_3__FULL                              IPU_MEMORY_OFFSET+0x0040378,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_3__DI0_ACCESS_SIZE_3                 IPU_MEMORY_OFFSET+0x0040378,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_3__DI0_COMPONNENT_SIZE_3             IPU_MEMORY_OFFSET+0x0040378,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_3__DI0_CST_3                         IPU_MEMORY_OFFSET+0x0040378,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_6_3                        IPU_MEMORY_OFFSET+0x0040378,0x00003000
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_5_3                        IPU_MEMORY_OFFSET+0x0040378,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_4_3                        IPU_MEMORY_OFFSET+0x0040378,0x00000300
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_3_3                        IPU_MEMORY_OFFSET+0x0040378,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_2_3                        IPU_MEMORY_OFFSET+0x0040378,0x00000030
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_1_3                        IPU_MEMORY_OFFSET+0x0040378,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_3__DI0_PT_0_3                        IPU_MEMORY_OFFSET+0x0040378,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_4__ADDR                              IPU_MEMORY_OFFSET+0x004037C
+#define LPM_MEM_DI0_DW_GEN_4__EMPTY                             IPU_MEMORY_OFFSET+0x004037C,0x00000000
+#define LPM_MEM_DI0_DW_GEN_4__FULL                              IPU_MEMORY_OFFSET+0x004037C,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_4__DI0_ACCESS_SIZE_4                 IPU_MEMORY_OFFSET+0x004037C,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_4__DI0_COMPONNENT_SIZE_4             IPU_MEMORY_OFFSET+0x004037C,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_4__DI0_CST_4                         IPU_MEMORY_OFFSET+0x004037C,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_6_4                        IPU_MEMORY_OFFSET+0x004037C,0x00003000
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_5_4                        IPU_MEMORY_OFFSET+0x004037C,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_4_4                        IPU_MEMORY_OFFSET+0x004037C,0x00000300
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_3_4                        IPU_MEMORY_OFFSET+0x004037C,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_2_4                        IPU_MEMORY_OFFSET+0x004037C,0x00000030
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_1_4                        IPU_MEMORY_OFFSET+0x004037C,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_4__DI0_PT_0_4                        IPU_MEMORY_OFFSET+0x004037C,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_5__ADDR                              IPU_MEMORY_OFFSET+0x0040380
+#define LPM_MEM_DI0_DW_GEN_5__EMPTY                             IPU_MEMORY_OFFSET+0x0040380,0x00000000
+#define LPM_MEM_DI0_DW_GEN_5__FULL                              IPU_MEMORY_OFFSET+0x0040380,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_5__DI0_ACCESS_SIZE_5                 IPU_MEMORY_OFFSET+0x0040380,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_5__DI0_COMPONNENT_SIZE_5             IPU_MEMORY_OFFSET+0x0040380,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_5__DI0_CST_5                         IPU_MEMORY_OFFSET+0x0040380,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_6_5                        IPU_MEMORY_OFFSET+0x0040380,0x00003000
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_5_5                        IPU_MEMORY_OFFSET+0x0040380,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_4_5                        IPU_MEMORY_OFFSET+0x0040380,0x00000300
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_3_5                        IPU_MEMORY_OFFSET+0x0040380,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_2_5                        IPU_MEMORY_OFFSET+0x0040380,0x00000030
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_1_5                        IPU_MEMORY_OFFSET+0x0040380,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_5__DI0_PT_0_5                        IPU_MEMORY_OFFSET+0x0040380,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_6__ADDR                              IPU_MEMORY_OFFSET+0x0040384
+#define LPM_MEM_DI0_DW_GEN_6__EMPTY                             IPU_MEMORY_OFFSET+0x0040384,0x00000000
+#define LPM_MEM_DI0_DW_GEN_6__FULL                              IPU_MEMORY_OFFSET+0x0040384,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_6__DI0_ACCESS_SIZE_6                 IPU_MEMORY_OFFSET+0x0040384,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_6__DI0_COMPONNENT_SIZE_6             IPU_MEMORY_OFFSET+0x0040384,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_6__DI0_CST_6                         IPU_MEMORY_OFFSET+0x0040384,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_6_6                        IPU_MEMORY_OFFSET+0x0040384,0x00003000
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_5_6                        IPU_MEMORY_OFFSET+0x0040384,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_4_6                        IPU_MEMORY_OFFSET+0x0040384,0x00000300
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_3_6                        IPU_MEMORY_OFFSET+0x0040384,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_2_6                        IPU_MEMORY_OFFSET+0x0040384,0x00000030
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_1_6                        IPU_MEMORY_OFFSET+0x0040384,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_6__DI0_PT_0_6                        IPU_MEMORY_OFFSET+0x0040384,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_7__ADDR                              IPU_MEMORY_OFFSET+0x0040388
+#define LPM_MEM_DI0_DW_GEN_7__EMPTY                             IPU_MEMORY_OFFSET+0x0040388,0x00000000
+#define LPM_MEM_DI0_DW_GEN_7__FULL                              IPU_MEMORY_OFFSET+0x0040388,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_7__DI0_ACCESS_SIZE_7                 IPU_MEMORY_OFFSET+0x0040388,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_7__DI0_COMPONNENT_SIZE_7             IPU_MEMORY_OFFSET+0x0040388,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_7__DI0_CST_7                         IPU_MEMORY_OFFSET+0x0040388,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_6_7                        IPU_MEMORY_OFFSET+0x0040388,0x00003000
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_5_7                        IPU_MEMORY_OFFSET+0x0040388,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_4_7                        IPU_MEMORY_OFFSET+0x0040388,0x00000300
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_3_7                        IPU_MEMORY_OFFSET+0x0040388,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_2_7                        IPU_MEMORY_OFFSET+0x0040388,0x00000030
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_1_7                        IPU_MEMORY_OFFSET+0x0040388,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_7__DI0_PT_0_7                        IPU_MEMORY_OFFSET+0x0040388,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_8__ADDR                              IPU_MEMORY_OFFSET+0x004038C
+#define LPM_MEM_DI0_DW_GEN_8__EMPTY                             IPU_MEMORY_OFFSET+0x004038C,0x00000000
+#define LPM_MEM_DI0_DW_GEN_8__FULL                              IPU_MEMORY_OFFSET+0x004038C,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_8__DI0_ACCESS_SIZE_8                 IPU_MEMORY_OFFSET+0x004038C,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_8__DI0_COMPONNENT_SIZE_8             IPU_MEMORY_OFFSET+0x004038C,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_8__DI0_CST_8                         IPU_MEMORY_OFFSET+0x004038C,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_6_8                        IPU_MEMORY_OFFSET+0x004038C,0x00003000
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_5_8                        IPU_MEMORY_OFFSET+0x004038C,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_4_8                        IPU_MEMORY_OFFSET+0x004038C,0x00000300
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_3_8                        IPU_MEMORY_OFFSET+0x004038C,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_2_8                        IPU_MEMORY_OFFSET+0x004038C,0x00000030
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_1_8                        IPU_MEMORY_OFFSET+0x004038C,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_8__DI0_PT_0_8                        IPU_MEMORY_OFFSET+0x004038C,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_9__ADDR                              IPU_MEMORY_OFFSET+0x0040390
+#define LPM_MEM_DI0_DW_GEN_9__EMPTY                             IPU_MEMORY_OFFSET+0x0040390,0x00000000
+#define LPM_MEM_DI0_DW_GEN_9__FULL                              IPU_MEMORY_OFFSET+0x0040390,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_9__DI0_ACCESS_SIZE_9                 IPU_MEMORY_OFFSET+0x0040390,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_9__DI0_COMPONNENT_SIZE_9             IPU_MEMORY_OFFSET+0x0040390,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_9__DI0_CST_9                         IPU_MEMORY_OFFSET+0x0040390,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_6_9                        IPU_MEMORY_OFFSET+0x0040390,0x00003000
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_5_9                        IPU_MEMORY_OFFSET+0x0040390,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_4_9                        IPU_MEMORY_OFFSET+0x0040390,0x00000300
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_3_9                        IPU_MEMORY_OFFSET+0x0040390,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_2_9                        IPU_MEMORY_OFFSET+0x0040390,0x00000030
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_1_9                        IPU_MEMORY_OFFSET+0x0040390,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_9__DI0_PT_0_9                        IPU_MEMORY_OFFSET+0x0040390,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_10__ADDR                             IPU_MEMORY_OFFSET+0x0040394
+#define LPM_MEM_DI0_DW_GEN_10__EMPTY                            IPU_MEMORY_OFFSET+0x0040394,0x00000000
+#define LPM_MEM_DI0_DW_GEN_10__FULL                             IPU_MEMORY_OFFSET+0x0040394,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_10__DI0_ACCESS_SIZE_10               IPU_MEMORY_OFFSET+0x0040394,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_10__DI0_COMPONNENT_SIZE_10           IPU_MEMORY_OFFSET+0x0040394,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_10__DI0_CST_10                       IPU_MEMORY_OFFSET+0x0040394,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_6_10                      IPU_MEMORY_OFFSET+0x0040394,0x00003000
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_5_10                      IPU_MEMORY_OFFSET+0x0040394,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_4_10                      IPU_MEMORY_OFFSET+0x0040394,0x00000300
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_3_10                      IPU_MEMORY_OFFSET+0x0040394,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_2_10                      IPU_MEMORY_OFFSET+0x0040394,0x00000030
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_1_10                      IPU_MEMORY_OFFSET+0x0040394,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_10__DI0_PT_0_10                      IPU_MEMORY_OFFSET+0x0040394,0x00000003
+
+#define LPM_MEM_DI0_DW_GEN_11__ADDR                             IPU_MEMORY_OFFSET+0x0040398
+#define LPM_MEM_DI0_DW_GEN_11__EMPTY                            IPU_MEMORY_OFFSET+0x0040398,0x00000000
+#define LPM_MEM_DI0_DW_GEN_11__FULL                             IPU_MEMORY_OFFSET+0x0040398,0xffffffff
+#define LPM_MEM_DI0_DW_GEN_11__DI0_ACCESS_SIZE_11               IPU_MEMORY_OFFSET+0x0040398,0xFF000000
+#define LPM_MEM_DI0_DW_GEN_11__DI0_COMPONNENT_SIZE_11           IPU_MEMORY_OFFSET+0x0040398,0x00FF0000
+#define LPM_MEM_DI0_DW_GEN_11__DI0_CST_11                       IPU_MEMORY_OFFSET+0x0040398,0x0000C000
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_6_11                      IPU_MEMORY_OFFSET+0x0040398,0x00003000
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_5_11                      IPU_MEMORY_OFFSET+0x0040398,0x00000C00
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_4_11                      IPU_MEMORY_OFFSET+0x0040398,0x00000300
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_3_11                      IPU_MEMORY_OFFSET+0x0040398,0x000000C0
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_2_11                      IPU_MEMORY_OFFSET+0x0040398,0x00000030
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_1_11                      IPU_MEMORY_OFFSET+0x0040398,0x0000000C
+#define LPM_MEM_DI0_DW_GEN_11__DI0_PT_0_11                      IPU_MEMORY_OFFSET+0x0040398,0x00000003
+
+#define LPM_MEM_DI0_DW_SET0_0__ADDR                             IPU_MEMORY_OFFSET+0x004039C
+#define LPM_MEM_DI0_DW_SET0_0__EMPTY                            IPU_MEMORY_OFFSET+0x004039C,0x00000000
+#define LPM_MEM_DI0_DW_SET0_0__FULL                             IPU_MEMORY_OFFSET+0x004039C,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_0__DI0_DATA_CNT_DOWN0_0             IPU_MEMORY_OFFSET+0x004039C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_0__DI0_DATA_CNT_UP0_0               IPU_MEMORY_OFFSET+0x004039C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_1__ADDR                             IPU_MEMORY_OFFSET+0x00403A0
+#define LPM_MEM_DI0_DW_SET0_1__EMPTY                            IPU_MEMORY_OFFSET+0x00403A0,0x00000000
+#define LPM_MEM_DI0_DW_SET0_1__FULL                             IPU_MEMORY_OFFSET+0x00403A0,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_1__DI0_DATA_CNT_DOWN0_1             IPU_MEMORY_OFFSET+0x00403A0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_1__DI0_DATA_CNT_UP0_1               IPU_MEMORY_OFFSET+0x00403A0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_2__ADDR                             IPU_MEMORY_OFFSET+0x00403A4
+#define LPM_MEM_DI0_DW_SET0_2__EMPTY                            IPU_MEMORY_OFFSET+0x00403A4,0x00000000
+#define LPM_MEM_DI0_DW_SET0_2__FULL                             IPU_MEMORY_OFFSET+0x00403A4,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_2__DI0_DATA_CNT_DOWN0_2             IPU_MEMORY_OFFSET+0x00403A4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_2__DI0_DATA_CNT_UP0_2               IPU_MEMORY_OFFSET+0x00403A4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_3__ADDR                             IPU_MEMORY_OFFSET+0x00403A8
+#define LPM_MEM_DI0_DW_SET0_3__EMPTY                            IPU_MEMORY_OFFSET+0x00403A8,0x00000000
+#define LPM_MEM_DI0_DW_SET0_3__FULL                             IPU_MEMORY_OFFSET+0x00403A8,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_3__DI0_DATA_CNT_DOWN0_3             IPU_MEMORY_OFFSET+0x00403A8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_3__DI0_DATA_CNT_UP0_3               IPU_MEMORY_OFFSET+0x00403A8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_4__ADDR                             IPU_MEMORY_OFFSET+0x00403AC
+#define LPM_MEM_DI0_DW_SET0_4__EMPTY                            IPU_MEMORY_OFFSET+0x00403AC,0x00000000
+#define LPM_MEM_DI0_DW_SET0_4__FULL                             IPU_MEMORY_OFFSET+0x00403AC,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_4__DI0_DATA_CNT_DOWN0_4             IPU_MEMORY_OFFSET+0x00403AC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_4__DI0_DATA_CNT_UP0_4               IPU_MEMORY_OFFSET+0x00403AC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_5__ADDR                             IPU_MEMORY_OFFSET+0x00403B0
+#define LPM_MEM_DI0_DW_SET0_5__EMPTY                            IPU_MEMORY_OFFSET+0x00403B0,0x00000000
+#define LPM_MEM_DI0_DW_SET0_5__FULL                             IPU_MEMORY_OFFSET+0x00403B0,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_5__DI0_DATA_CNT_DOWN0_5             IPU_MEMORY_OFFSET+0x00403B0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_5__DI0_DATA_CNT_UP0_5               IPU_MEMORY_OFFSET+0x00403B0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_6__ADDR                             IPU_MEMORY_OFFSET+0x00403B4
+#define LPM_MEM_DI0_DW_SET0_6__EMPTY                            IPU_MEMORY_OFFSET+0x00403B4,0x00000000
+#define LPM_MEM_DI0_DW_SET0_6__FULL                             IPU_MEMORY_OFFSET+0x00403B4,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_6__DI0_DATA_CNT_DOWN0_6             IPU_MEMORY_OFFSET+0x00403B4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_6__DI0_DATA_CNT_UP0_6               IPU_MEMORY_OFFSET+0x00403B4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_7__ADDR                             IPU_MEMORY_OFFSET+0x00403B8
+#define LPM_MEM_DI0_DW_SET0_7__EMPTY                            IPU_MEMORY_OFFSET+0x00403B8,0x00000000
+#define LPM_MEM_DI0_DW_SET0_7__FULL                             IPU_MEMORY_OFFSET+0x00403B8,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_7__DI0_DATA_CNT_DOWN0_7             IPU_MEMORY_OFFSET+0x00403B8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_7__DI0_DATA_CNT_UP0_7               IPU_MEMORY_OFFSET+0x00403B8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_8__ADDR                             IPU_MEMORY_OFFSET+0x00403BC
+#define LPM_MEM_DI0_DW_SET0_8__EMPTY                            IPU_MEMORY_OFFSET+0x00403BC,0x00000000
+#define LPM_MEM_DI0_DW_SET0_8__FULL                             IPU_MEMORY_OFFSET+0x00403BC,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_8__DI0_DATA_CNT_DOWN0_8             IPU_MEMORY_OFFSET+0x00403BC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_8__DI0_DATA_CNT_UP0_8               IPU_MEMORY_OFFSET+0x00403BC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_9__ADDR                             IPU_MEMORY_OFFSET+0x00403C0
+#define LPM_MEM_DI0_DW_SET0_9__EMPTY                            IPU_MEMORY_OFFSET+0x00403C0,0x00000000
+#define LPM_MEM_DI0_DW_SET0_9__FULL                             IPU_MEMORY_OFFSET+0x00403C0,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_9__DI0_DATA_CNT_DOWN0_9             IPU_MEMORY_OFFSET+0x00403C0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_9__DI0_DATA_CNT_UP0_9               IPU_MEMORY_OFFSET+0x00403C0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_10__ADDR                            IPU_MEMORY_OFFSET+0x00403C4
+#define LPM_MEM_DI0_DW_SET0_10__EMPTY                           IPU_MEMORY_OFFSET+0x00403C4,0x00000000
+#define LPM_MEM_DI0_DW_SET0_10__FULL                            IPU_MEMORY_OFFSET+0x00403C4,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_10__DI0_DATA_CNT_DOWN0_10           IPU_MEMORY_OFFSET+0x00403C4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_10__DI0_DATA_CNT_UP0_10             IPU_MEMORY_OFFSET+0x00403C4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET0_11__ADDR                            IPU_MEMORY_OFFSET+0x00403C8
+#define LPM_MEM_DI0_DW_SET0_11__EMPTY                           IPU_MEMORY_OFFSET+0x00403C8,0x00000000
+#define LPM_MEM_DI0_DW_SET0_11__FULL                            IPU_MEMORY_OFFSET+0x00403C8,0xffffffff
+#define LPM_MEM_DI0_DW_SET0_11__DI0_DATA_CNT_DOWN0_11           IPU_MEMORY_OFFSET+0x00403C8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET0_11__DI0_DATA_CNT_UP0_11             IPU_MEMORY_OFFSET+0x00403C8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_0__ADDR                             IPU_MEMORY_OFFSET+0x00403CC
+#define LPM_MEM_DI0_DW_SET1_0__EMPTY                            IPU_MEMORY_OFFSET+0x00403CC,0x00000000
+#define LPM_MEM_DI0_DW_SET1_0__FULL                             IPU_MEMORY_OFFSET+0x00403CC,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_0__DI0_DATA_CNT_DOWN1_0             IPU_MEMORY_OFFSET+0x00403CC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_0__DI0_DATA_CNT_UP1_0               IPU_MEMORY_OFFSET+0x00403CC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_1__ADDR                             IPU_MEMORY_OFFSET+0x00403D0
+#define LPM_MEM_DI0_DW_SET1_1__EMPTY                            IPU_MEMORY_OFFSET+0x00403D0,0x00000000
+#define LPM_MEM_DI0_DW_SET1_1__FULL                             IPU_MEMORY_OFFSET+0x00403D0,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_1__DI0_DATA_CNT_DOWN1_1             IPU_MEMORY_OFFSET+0x00403D0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_1__DI0_DATA_CNT_UP1_1               IPU_MEMORY_OFFSET+0x00403D0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_2__ADDR                             IPU_MEMORY_OFFSET+0x00403D4
+#define LPM_MEM_DI0_DW_SET1_2__EMPTY                            IPU_MEMORY_OFFSET+0x00403D4,0x00000000
+#define LPM_MEM_DI0_DW_SET1_2__FULL                             IPU_MEMORY_OFFSET+0x00403D4,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_2__DI0_DATA_CNT_DOWN1_2             IPU_MEMORY_OFFSET+0x00403D4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_2__DI0_DATA_CNT_UP1_2               IPU_MEMORY_OFFSET+0x00403D4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_3__ADDR                             IPU_MEMORY_OFFSET+0x00403D8
+#define LPM_MEM_DI0_DW_SET1_3__EMPTY                            IPU_MEMORY_OFFSET+0x00403D8,0x00000000
+#define LPM_MEM_DI0_DW_SET1_3__FULL                             IPU_MEMORY_OFFSET+0x00403D8,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_3__DI0_DATA_CNT_DOWN1_3             IPU_MEMORY_OFFSET+0x00403D8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_3__DI0_DATA_CNT_UP1_3               IPU_MEMORY_OFFSET+0x00403D8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_4__ADDR                             IPU_MEMORY_OFFSET+0x00403DC
+#define LPM_MEM_DI0_DW_SET1_4__EMPTY                            IPU_MEMORY_OFFSET+0x00403DC,0x00000000
+#define LPM_MEM_DI0_DW_SET1_4__FULL                             IPU_MEMORY_OFFSET+0x00403DC,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_4__DI0_DATA_CNT_DOWN1_4             IPU_MEMORY_OFFSET+0x00403DC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_4__DI0_DATA_CNT_UP1_4               IPU_MEMORY_OFFSET+0x00403DC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_5__ADDR                             IPU_MEMORY_OFFSET+0x00403E0
+#define LPM_MEM_DI0_DW_SET1_5__EMPTY                            IPU_MEMORY_OFFSET+0x00403E0,0x00000000
+#define LPM_MEM_DI0_DW_SET1_5__FULL                             IPU_MEMORY_OFFSET+0x00403E0,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_5__DI0_DATA_CNT_DOWN1_5             IPU_MEMORY_OFFSET+0x00403E0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_5__DI0_DATA_CNT_UP1_5               IPU_MEMORY_OFFSET+0x00403E0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_6__ADDR                             IPU_MEMORY_OFFSET+0x00403E4
+#define LPM_MEM_DI0_DW_SET1_6__EMPTY                            IPU_MEMORY_OFFSET+0x00403E4,0x00000000
+#define LPM_MEM_DI0_DW_SET1_6__FULL                             IPU_MEMORY_OFFSET+0x00403E4,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_6__DI0_DATA_CNT_DOWN1_6             IPU_MEMORY_OFFSET+0x00403E4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_6__DI0_DATA_CNT_UP1_6               IPU_MEMORY_OFFSET+0x00403E4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_7__ADDR                             IPU_MEMORY_OFFSET+0x00403E8
+#define LPM_MEM_DI0_DW_SET1_7__EMPTY                            IPU_MEMORY_OFFSET+0x00403E8,0x00000000
+#define LPM_MEM_DI0_DW_SET1_7__FULL                             IPU_MEMORY_OFFSET+0x00403E8,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_7__DI0_DATA_CNT_DOWN1_7             IPU_MEMORY_OFFSET+0x00403E8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_7__DI0_DATA_CNT_UP1_7               IPU_MEMORY_OFFSET+0x00403E8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_8__ADDR                             IPU_MEMORY_OFFSET+0x00403EC
+#define LPM_MEM_DI0_DW_SET1_8__EMPTY                            IPU_MEMORY_OFFSET+0x00403EC,0x00000000
+#define LPM_MEM_DI0_DW_SET1_8__FULL                             IPU_MEMORY_OFFSET+0x00403EC,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_8__DI0_DATA_CNT_DOWN1_8             IPU_MEMORY_OFFSET+0x00403EC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_8__DI0_DATA_CNT_UP1_8               IPU_MEMORY_OFFSET+0x00403EC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_9__ADDR                             IPU_MEMORY_OFFSET+0x00403F0
+#define LPM_MEM_DI0_DW_SET1_9__EMPTY                            IPU_MEMORY_OFFSET+0x00403F0,0x00000000
+#define LPM_MEM_DI0_DW_SET1_9__FULL                             IPU_MEMORY_OFFSET+0x00403F0,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_9__DI0_DATA_CNT_DOWN1_9             IPU_MEMORY_OFFSET+0x00403F0,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_9__DI0_DATA_CNT_UP1_9               IPU_MEMORY_OFFSET+0x00403F0,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_10__ADDR                            IPU_MEMORY_OFFSET+0x00403F4
+#define LPM_MEM_DI0_DW_SET1_10__EMPTY                           IPU_MEMORY_OFFSET+0x00403F4,0x00000000
+#define LPM_MEM_DI0_DW_SET1_10__FULL                            IPU_MEMORY_OFFSET+0x00403F4,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_10__DI0_DATA_CNT_DOWN1_10           IPU_MEMORY_OFFSET+0x00403F4,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_10__DI0_DATA_CNT_UP1_10             IPU_MEMORY_OFFSET+0x00403F4,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET1_11__ADDR                            IPU_MEMORY_OFFSET+0x00403F8
+#define LPM_MEM_DI0_DW_SET1_11__EMPTY                           IPU_MEMORY_OFFSET+0x00403F8,0x00000000
+#define LPM_MEM_DI0_DW_SET1_11__FULL                            IPU_MEMORY_OFFSET+0x00403F8,0xffffffff
+#define LPM_MEM_DI0_DW_SET1_11__DI0_DATA_CNT_DOWN1_11           IPU_MEMORY_OFFSET+0x00403F8,0x01FF0000
+#define LPM_MEM_DI0_DW_SET1_11__DI0_DATA_CNT_UP1_11             IPU_MEMORY_OFFSET+0x00403F8,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_0__ADDR                             IPU_MEMORY_OFFSET+0x00403FC
+#define LPM_MEM_DI0_DW_SET2_0__EMPTY                            IPU_MEMORY_OFFSET+0x00403FC,0x00000000
+#define LPM_MEM_DI0_DW_SET2_0__FULL                             IPU_MEMORY_OFFSET+0x00403FC,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_0__DI0_DATA_CNT_DOWN2_0             IPU_MEMORY_OFFSET+0x00403FC,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_0__DI0_DATA_CNT_UP2_0               IPU_MEMORY_OFFSET+0x00403FC,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_1__ADDR                             IPU_MEMORY_OFFSET+0x0040400
+#define LPM_MEM_DI0_DW_SET2_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040400,0x00000000
+#define LPM_MEM_DI0_DW_SET2_1__FULL                             IPU_MEMORY_OFFSET+0x0040400,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_1__DI0_DATA_CNT_DOWN2_1             IPU_MEMORY_OFFSET+0x0040400,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_1__DI0_DATA_CNT_UP2_1               IPU_MEMORY_OFFSET+0x0040400,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_2__ADDR                             IPU_MEMORY_OFFSET+0x0040404
+#define LPM_MEM_DI0_DW_SET2_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040404,0x00000000
+#define LPM_MEM_DI0_DW_SET2_2__FULL                             IPU_MEMORY_OFFSET+0x0040404,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_2__DI0_DATA_CNT_DOWN2_2             IPU_MEMORY_OFFSET+0x0040404,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_2__DI0_DATA_CNT_UP2_2               IPU_MEMORY_OFFSET+0x0040404,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_3__ADDR                             IPU_MEMORY_OFFSET+0x0040408
+#define LPM_MEM_DI0_DW_SET2_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040408,0x00000000
+#define LPM_MEM_DI0_DW_SET2_3__FULL                             IPU_MEMORY_OFFSET+0x0040408,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_3__DI0_DATA_CNT_DOWN2_3             IPU_MEMORY_OFFSET+0x0040408,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_3__DI0_DATA_CNT_UP2_3               IPU_MEMORY_OFFSET+0x0040408,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_4__ADDR                             IPU_MEMORY_OFFSET+0x004040C
+#define LPM_MEM_DI0_DW_SET2_4__EMPTY                            IPU_MEMORY_OFFSET+0x004040C,0x00000000
+#define LPM_MEM_DI0_DW_SET2_4__FULL                             IPU_MEMORY_OFFSET+0x004040C,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_4__DI0_DATA_CNT_DOWN2_4             IPU_MEMORY_OFFSET+0x004040C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_4__DI0_DATA_CNT_UP2_4               IPU_MEMORY_OFFSET+0x004040C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_5__ADDR                             IPU_MEMORY_OFFSET+0x0040410
+#define LPM_MEM_DI0_DW_SET2_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040410,0x00000000
+#define LPM_MEM_DI0_DW_SET2_5__FULL                             IPU_MEMORY_OFFSET+0x0040410,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_5__DI0_DATA_CNT_DOWN2_5             IPU_MEMORY_OFFSET+0x0040410,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_5__DI0_DATA_CNT_UP2_5               IPU_MEMORY_OFFSET+0x0040410,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_6__ADDR                             IPU_MEMORY_OFFSET+0x0040414
+#define LPM_MEM_DI0_DW_SET2_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040414,0x00000000
+#define LPM_MEM_DI0_DW_SET2_6__FULL                             IPU_MEMORY_OFFSET+0x0040414,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_6__DI0_DATA_CNT_DOWN2_6             IPU_MEMORY_OFFSET+0x0040414,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_6__DI0_DATA_CNT_UP2_6               IPU_MEMORY_OFFSET+0x0040414,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_7__ADDR                             IPU_MEMORY_OFFSET+0x0040418
+#define LPM_MEM_DI0_DW_SET2_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040418,0x00000000
+#define LPM_MEM_DI0_DW_SET2_7__FULL                             IPU_MEMORY_OFFSET+0x0040418,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_7__DI0_DATA_CNT_DOWN2_7             IPU_MEMORY_OFFSET+0x0040418,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_7__DI0_DATA_CNT_UP2_7               IPU_MEMORY_OFFSET+0x0040418,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_8__ADDR                             IPU_MEMORY_OFFSET+0x004041C
+#define LPM_MEM_DI0_DW_SET2_8__EMPTY                            IPU_MEMORY_OFFSET+0x004041C,0x00000000
+#define LPM_MEM_DI0_DW_SET2_8__FULL                             IPU_MEMORY_OFFSET+0x004041C,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_8__DI0_DATA_CNT_DOWN2_8             IPU_MEMORY_OFFSET+0x004041C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_8__DI0_DATA_CNT_UP2_8               IPU_MEMORY_OFFSET+0x004041C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_9__ADDR                             IPU_MEMORY_OFFSET+0x0040420
+#define LPM_MEM_DI0_DW_SET2_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040420,0x00000000
+#define LPM_MEM_DI0_DW_SET2_9__FULL                             IPU_MEMORY_OFFSET+0x0040420,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_9__DI0_DATA_CNT_DOWN2_9             IPU_MEMORY_OFFSET+0x0040420,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_9__DI0_DATA_CNT_UP2_9               IPU_MEMORY_OFFSET+0x0040420,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_10__ADDR                            IPU_MEMORY_OFFSET+0x0040424
+#define LPM_MEM_DI0_DW_SET2_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040424,0x00000000
+#define LPM_MEM_DI0_DW_SET2_10__FULL                            IPU_MEMORY_OFFSET+0x0040424,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_10__DI0_DATA_CNT_DOWN2_10           IPU_MEMORY_OFFSET+0x0040424,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_10__DI0_DATA_CNT_UP2_10             IPU_MEMORY_OFFSET+0x0040424,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET2_11__ADDR                            IPU_MEMORY_OFFSET+0x0040428
+#define LPM_MEM_DI0_DW_SET2_11__EMPTY                           IPU_MEMORY_OFFSET+0x0040428,0x00000000
+#define LPM_MEM_DI0_DW_SET2_11__FULL                            IPU_MEMORY_OFFSET+0x0040428,0xffffffff
+#define LPM_MEM_DI0_DW_SET2_11__DI0_DATA_CNT_DOWN2_11           IPU_MEMORY_OFFSET+0x0040428,0x01FF0000
+#define LPM_MEM_DI0_DW_SET2_11__DI0_DATA_CNT_UP2_11             IPU_MEMORY_OFFSET+0x0040428,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_0__ADDR                             IPU_MEMORY_OFFSET+0x004042C
+#define LPM_MEM_DI0_DW_SET3_0__EMPTY                            IPU_MEMORY_OFFSET+0x004042C,0x00000000
+#define LPM_MEM_DI0_DW_SET3_0__FULL                             IPU_MEMORY_OFFSET+0x004042C,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_0__DI0_DATA_CNT_DOWN3_0             IPU_MEMORY_OFFSET+0x004042C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_0__DI0_DATA_CNT_UP3_0               IPU_MEMORY_OFFSET+0x004042C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_1__ADDR                             IPU_MEMORY_OFFSET+0x0040430
+#define LPM_MEM_DI0_DW_SET3_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040430,0x00000000
+#define LPM_MEM_DI0_DW_SET3_1__FULL                             IPU_MEMORY_OFFSET+0x0040430,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_1__DI0_DATA_CNT_DOWN3_1             IPU_MEMORY_OFFSET+0x0040430,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_1__DI0_DATA_CNT_UP3_1               IPU_MEMORY_OFFSET+0x0040430,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_2__ADDR                             IPU_MEMORY_OFFSET+0x0040434
+#define LPM_MEM_DI0_DW_SET3_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040434,0x00000000
+#define LPM_MEM_DI0_DW_SET3_2__FULL                             IPU_MEMORY_OFFSET+0x0040434,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_2__DI0_DATA_CNT_DOWN3_2             IPU_MEMORY_OFFSET+0x0040434,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_2__DI0_DATA_CNT_UP3_2               IPU_MEMORY_OFFSET+0x0040434,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_3__ADDR                             IPU_MEMORY_OFFSET+0x0040438
+#define LPM_MEM_DI0_DW_SET3_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040438,0x00000000
+#define LPM_MEM_DI0_DW_SET3_3__FULL                             IPU_MEMORY_OFFSET+0x0040438,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_3__DI0_DATA_CNT_DOWN3_3             IPU_MEMORY_OFFSET+0x0040438,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_3__DI0_DATA_CNT_UP3_3               IPU_MEMORY_OFFSET+0x0040438,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_4__ADDR                             IPU_MEMORY_OFFSET+0x004043C
+#define LPM_MEM_DI0_DW_SET3_4__EMPTY                            IPU_MEMORY_OFFSET+0x004043C,0x00000000
+#define LPM_MEM_DI0_DW_SET3_4__FULL                             IPU_MEMORY_OFFSET+0x004043C,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_4__DI0_DATA_CNT_DOWN3_4             IPU_MEMORY_OFFSET+0x004043C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_4__DI0_DATA_CNT_UP3_4               IPU_MEMORY_OFFSET+0x004043C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_5__ADDR                             IPU_MEMORY_OFFSET+0x0040440
+#define LPM_MEM_DI0_DW_SET3_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040440,0x00000000
+#define LPM_MEM_DI0_DW_SET3_5__FULL                             IPU_MEMORY_OFFSET+0x0040440,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_5__DI0_DATA_CNT_DOWN3_5             IPU_MEMORY_OFFSET+0x0040440,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_5__DI0_DATA_CNT_UP3_5               IPU_MEMORY_OFFSET+0x0040440,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_6__ADDR                             IPU_MEMORY_OFFSET+0x0040444
+#define LPM_MEM_DI0_DW_SET3_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040444,0x00000000
+#define LPM_MEM_DI0_DW_SET3_6__FULL                             IPU_MEMORY_OFFSET+0x0040444,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_6__DI0_DATA_CNT_DOWN3_6             IPU_MEMORY_OFFSET+0x0040444,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_6__DI0_DATA_CNT_UP3_6               IPU_MEMORY_OFFSET+0x0040444,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_7__ADDR                             IPU_MEMORY_OFFSET+0x0040448
+#define LPM_MEM_DI0_DW_SET3_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040448,0x00000000
+#define LPM_MEM_DI0_DW_SET3_7__FULL                             IPU_MEMORY_OFFSET+0x0040448,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_7__DI0_DATA_CNT_DOWN3_7             IPU_MEMORY_OFFSET+0x0040448,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_7__DI0_DATA_CNT_UP3_7               IPU_MEMORY_OFFSET+0x0040448,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_8__ADDR                             IPU_MEMORY_OFFSET+0x004044C
+#define LPM_MEM_DI0_DW_SET3_8__EMPTY                            IPU_MEMORY_OFFSET+0x004044C,0x00000000
+#define LPM_MEM_DI0_DW_SET3_8__FULL                             IPU_MEMORY_OFFSET+0x004044C,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_8__DI0_DATA_CNT_DOWN3_8             IPU_MEMORY_OFFSET+0x004044C,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_8__DI0_DATA_CNT_UP3_8               IPU_MEMORY_OFFSET+0x004044C,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_9__ADDR                             IPU_MEMORY_OFFSET+0x0040450
+#define LPM_MEM_DI0_DW_SET3_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040450,0x00000000
+#define LPM_MEM_DI0_DW_SET3_9__FULL                             IPU_MEMORY_OFFSET+0x0040450,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_9__DI0_DATA_CNT_DOWN3_9             IPU_MEMORY_OFFSET+0x0040450,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_9__DI0_DATA_CNT_UP3_9               IPU_MEMORY_OFFSET+0x0040450,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_10__ADDR                            IPU_MEMORY_OFFSET+0x0040454
+#define LPM_MEM_DI0_DW_SET3_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040454,0x00000000
+#define LPM_MEM_DI0_DW_SET3_10__FULL                            IPU_MEMORY_OFFSET+0x0040454,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_10__DI0_DATA_CNT_DOWN3_10           IPU_MEMORY_OFFSET+0x0040454,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_10__DI0_DATA_CNT_UP3_10             IPU_MEMORY_OFFSET+0x0040454,0x000001FF
+
+#define LPM_MEM_DI0_DW_SET3_11__ADDR                            IPU_MEMORY_OFFSET+0x0040458
+#define LPM_MEM_DI0_DW_SET3_11__EMPTY                           IPU_MEMORY_OFFSET+0x0040458,0x00000000
+#define LPM_MEM_DI0_DW_SET3_11__FULL                            IPU_MEMORY_OFFSET+0x0040458,0xffffffff
+#define LPM_MEM_DI0_DW_SET3_11__DI0_DATA_CNT_DOWN3_11           IPU_MEMORY_OFFSET+0x0040458,0x01FF0000
+#define LPM_MEM_DI0_DW_SET3_11__DI0_DATA_CNT_UP3_11             IPU_MEMORY_OFFSET+0x0040458,0x000001FF
+
+#define LPM_MEM_DI0_STP_REP_1__ADDR                             IPU_MEMORY_OFFSET+0x004045C
+#define LPM_MEM_DI0_STP_REP_1__EMPTY                            IPU_MEMORY_OFFSET+0x004045C,0x00000000
+#define LPM_MEM_DI0_STP_REP_1__FULL                             IPU_MEMORY_OFFSET+0x004045C,0xffffffff
+#define LPM_MEM_DI0_STP_REP_1__DI0_STEP_REPEAT_2                IPU_MEMORY_OFFSET+0x004045C,0x0FFF0000
+#define LPM_MEM_DI0_STP_REP_1__DI0_STEP_REPEAT_1                IPU_MEMORY_OFFSET+0x004045C,0x00000FFF
+
+#define LPM_MEM_DI0_STP_REP_2__ADDR                             IPU_MEMORY_OFFSET+0x0040460
+#define LPM_MEM_DI0_STP_REP_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040460,0x00000000
+#define LPM_MEM_DI0_STP_REP_2__FULL                             IPU_MEMORY_OFFSET+0x0040460,0xffffffff
+#define LPM_MEM_DI0_STP_REP_2__DI0_STEP_REPEAT_4                IPU_MEMORY_OFFSET+0x0040460,0x0FFF0000
+#define LPM_MEM_DI0_STP_REP_2__DI0_STEP_REPEAT_3                IPU_MEMORY_OFFSET+0x0040460,0x00000FFF
+
+#define LPM_MEM_DI0_STP_REP_3__ADDR                             IPU_MEMORY_OFFSET+0x0040464
+#define LPM_MEM_DI0_STP_REP_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040464,0x00000000
+#define LPM_MEM_DI0_STP_REP_3__FULL                             IPU_MEMORY_OFFSET+0x0040464,0xffffffff
+#define LPM_MEM_DI0_STP_REP_3__DI0_STEP_REPEAT_6                IPU_MEMORY_OFFSET+0x0040464,0x0FFF0000
+#define LPM_MEM_DI0_STP_REP_3__DI0_STEP_REPEAT_5                IPU_MEMORY_OFFSET+0x0040464,0x00000FFF
+
+#define LPM_MEM_DI0_STP_REP_4__ADDR                             IPU_MEMORY_OFFSET+0x0040468
+#define LPM_MEM_DI0_STP_REP_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040468,0x00000000
+#define LPM_MEM_DI0_STP_REP_4__FULL                             IPU_MEMORY_OFFSET+0x0040468,0xffffffff
+#define LPM_MEM_DI0_STP_REP_4__DI0_STEP_REPEAT_8                IPU_MEMORY_OFFSET+0x0040468,0x0FFF0000
+#define LPM_MEM_DI0_STP_REP_4__DI0_STEP_REPEAT_7                IPU_MEMORY_OFFSET+0x0040468,0x00000FFF
+
+#define LPM_MEM_DI0_STP_REP_9__ADDR                             IPU_MEMORY_OFFSET+0x004046C
+#define LPM_MEM_DI0_STP_REP_9__EMPTY                            IPU_MEMORY_OFFSET+0x004046C,0x00000000
+#define LPM_MEM_DI0_STP_REP_9__FULL                             IPU_MEMORY_OFFSET+0x004046C,0xffffffff
+#define LPM_MEM_DI0_STP_REP_9__DI0_STEP_REPEAT_9                IPU_MEMORY_OFFSET+0x004046C,0x00000FFF
+
+#define LPM_MEM_DI0_SER_CONF__ADDR                              IPU_MEMORY_OFFSET+0x0040470
+#define LPM_MEM_DI0_SER_CONF__EMPTY                             IPU_MEMORY_OFFSET+0x0040470,0x00000000
+#define LPM_MEM_DI0_SER_CONF__FULL                              IPU_MEMORY_OFFSET+0x0040470,0xffffffff
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_1        IPU_MEMORY_OFFSET+0x0040470,0xF0000000
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_R_0        IPU_MEMORY_OFFSET+0x0040470,0x0F000000
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_1        IPU_MEMORY_OFFSET+0x0040470,0x00F00000
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LLA_PNTR_RS_W_0        IPU_MEMORY_OFFSET+0x0040470,0x000F0000
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_LATCH                  IPU_MEMORY_OFFSET+0x0040470,0x0000FF00
+#define LPM_MEM_DI0_SER_CONF__DI0_LLA_SER_ACCESS                IPU_MEMORY_OFFSET+0x0040470,0x00000020
+#define LPM_MEM_DI0_SER_CONF__DI0_SER_CLK_POLARITY              IPU_MEMORY_OFFSET+0x0040470,0x00000010
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_DATA_POLARITY          IPU_MEMORY_OFFSET+0x0040470,0x00000008
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_RS_POLARITY            IPU_MEMORY_OFFSET+0x0040470,0x00000004
+#define LPM_MEM_DI0_SER_CONF__DI0_SERIAL_CS_POLARITY            IPU_MEMORY_OFFSET+0x0040470,0x00000002
+#define LPM_MEM_DI0_SER_CONF__DI0_WAIT4SERIAL                   IPU_MEMORY_OFFSET+0x0040470,0x00000001
+
+#define LPM_MEM_DI0_SSC__ADDR                                   IPU_MEMORY_OFFSET+0x0040474
+#define LPM_MEM_DI0_SSC__EMPTY                                  IPU_MEMORY_OFFSET+0x0040474,0x00000000
+#define LPM_MEM_DI0_SSC__FULL                                   IPU_MEMORY_OFFSET+0x0040474,0xffffffff
+#define LPM_MEM_DI0_SSC__DI0_PIN17_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00800000
+#define LPM_MEM_DI0_SSC__DI0_PIN16_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00400000
+#define LPM_MEM_DI0_SSC__DI0_PIN15_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00200000
+#define LPM_MEM_DI0_SSC__DI0_PIN14_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00100000
+#define LPM_MEM_DI0_SSC__DI0_PIN13_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00080000
+#define LPM_MEM_DI0_SSC__DI0_PIN12_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00040000
+#define LPM_MEM_DI0_SSC__DI0_PIN11_ERM                          IPU_MEMORY_OFFSET+0x0040474,0x00020000
+#define LPM_MEM_DI0_SSC__DI0_CS_ERM                             IPU_MEMORY_OFFSET+0x0040474,0x00010000
+#define LPM_MEM_DI0_SSC__DI0_WAIT_ON                            IPU_MEMORY_OFFSET+0x0040474,0x00000020
+#define LPM_MEM_DI0_SSC__DI0_BYTE_EN_RD_IN                      IPU_MEMORY_OFFSET+0x0040474,0x00000008
+#define LPM_MEM_DI0_SSC__DI0_BYTE_EN_PNTR                       IPU_MEMORY_OFFSET+0x0040474,0x00000007
+
+#define LPM_MEM_DI0_POL__ADDR                                   IPU_MEMORY_OFFSET+0x0040478
+#define LPM_MEM_DI0_POL__EMPTY                                  IPU_MEMORY_OFFSET+0x0040478,0x00000000
+#define LPM_MEM_DI0_POL__FULL                                   IPU_MEMORY_OFFSET+0x0040478,0xffffffff
+#define LPM_MEM_DI0_POL__DI0_WAIT_POLARITY                      IPU_MEMORY_OFFSET+0x0040478,0x04000000
+#define LPM_MEM_DI0_POL__DI0_CS1_BYTE_EN_POLARITY               IPU_MEMORY_OFFSET+0x0040478,0x02000000
+#define LPM_MEM_DI0_POL__DI0_CS0_BYTE_EN_POLARITY               IPU_MEMORY_OFFSET+0x0040478,0x01000000
+#define LPM_MEM_DI0_POL__DI0_CS1_DATA_POLARITY                  IPU_MEMORY_OFFSET+0x0040478,0x00800000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_17                    IPU_MEMORY_OFFSET+0x0040478,0x00400000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_16                    IPU_MEMORY_OFFSET+0x0040478,0x00200000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_15                    IPU_MEMORY_OFFSET+0x0040478,0x00100000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_14                    IPU_MEMORY_OFFSET+0x0040478,0x00080000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_13                    IPU_MEMORY_OFFSET+0x0040478,0x00040000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_12                    IPU_MEMORY_OFFSET+0x0040478,0x00020000
+#define LPM_MEM_DI0_POL__DI0_CS1_POLARITY_11                    IPU_MEMORY_OFFSET+0x0040478,0x00010000
+#define LPM_MEM_DI0_POL__DI0_CS0_DATA_POLARITY                  IPU_MEMORY_OFFSET+0x0040478,0x00008000
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_17                    IPU_MEMORY_OFFSET+0x0040478,0x00004000
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_16                    IPU_MEMORY_OFFSET+0x0040478,0x00002000
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_15                    IPU_MEMORY_OFFSET+0x0040478,0x00001000
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_14                    IPU_MEMORY_OFFSET+0x0040478,0x00000800
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_13                    IPU_MEMORY_OFFSET+0x0040478,0x00000400
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_12                    IPU_MEMORY_OFFSET+0x0040478,0x00000200
+#define LPM_MEM_DI0_POL__DI0_CS0_POLARITY_11                    IPU_MEMORY_OFFSET+0x0040478,0x00000100
+#define LPM_MEM_DI0_POL__DI0_DRDY_DATA_POLARITY                 IPU_MEMORY_OFFSET+0x0040478,0x00000080
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_17                   IPU_MEMORY_OFFSET+0x0040478,0x00000040
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_16                   IPU_MEMORY_OFFSET+0x0040478,0x00000020
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_15                   IPU_MEMORY_OFFSET+0x0040478,0x00000010
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_14                   IPU_MEMORY_OFFSET+0x0040478,0x00000008
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_13                   IPU_MEMORY_OFFSET+0x0040478,0x00000004
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_12                   IPU_MEMORY_OFFSET+0x0040478,0x00000002
+#define LPM_MEM_DI0_POL__DI0_DRDY_POLARITY_11                   IPU_MEMORY_OFFSET+0x0040478,0x00000001
+
+#define LPM_MEM_DI0_AW0__ADDR                                   IPU_MEMORY_OFFSET+0x004047C
+#define LPM_MEM_DI0_AW0__EMPTY                                  IPU_MEMORY_OFFSET+0x004047C,0x00000000
+#define LPM_MEM_DI0_AW0__FULL                                   IPU_MEMORY_OFFSET+0x004047C,0xffffffff
+#define LPM_MEM_DI0_AW0__DI0_AW_TRIG_SEL                        IPU_MEMORY_OFFSET+0x004047C,0xF0000000
+#define LPM_MEM_DI0_AW0__DI0_AW_HEND                            IPU_MEMORY_OFFSET+0x004047C,0x0FFF0000
+#define LPM_MEM_DI0_AW0__DI0_AW_HCOUNT_SEL                      IPU_MEMORY_OFFSET+0x004047C,0x0000F000
+#define LPM_MEM_DI0_AW0__DI0_AW_HSTART                          IPU_MEMORY_OFFSET+0x004047C,0x00000FFF
+
+#define LPM_MEM_DI0_AW1__ADDR                                   IPU_MEMORY_OFFSET+0x0040480
+#define LPM_MEM_DI0_AW1__EMPTY                                  IPU_MEMORY_OFFSET+0x0040480,0x00000000
+#define LPM_MEM_DI0_AW1__FULL                                   IPU_MEMORY_OFFSET+0x0040480,0xffffffff
+#define LPM_MEM_DI0_AW1__DI0_AW_VEND                            IPU_MEMORY_OFFSET+0x0040480,0x0FFF0000
+#define LPM_MEM_DI0_AW1__DI0_AW_VCOUNT_SEL                      IPU_MEMORY_OFFSET+0x0040480,0x0000F000
+#define LPM_MEM_DI0_AW1__DI0_AW_VSTART                          IPU_MEMORY_OFFSET+0x0040480,0x00000FFF
+
+#define LPM_MEM_DI0_SCR_CONF__ADDR                              IPU_MEMORY_OFFSET+0x0040484
+#define LPM_MEM_DI0_SCR_CONF__EMPTY                             IPU_MEMORY_OFFSET+0x0040484,0x00000000
+#define LPM_MEM_DI0_SCR_CONF__FULL                              IPU_MEMORY_OFFSET+0x0040484,0xffffffff
+#define LPM_MEM_DI0_SCR_CONF__DI0_SCREEN_HEIGHT                 IPU_MEMORY_OFFSET+0x0040484,0x00000FFF
+
+#define LPM_MEM_DI1_GENERAL__ADDR                               IPU_MEMORY_OFFSET+0x0040488
+#define LPM_MEM_DI1_GENERAL__EMPTY                              IPU_MEMORY_OFFSET+0x0040488,0x00000000
+#define LPM_MEM_DI1_GENERAL__FULL                               IPU_MEMORY_OFFSET+0x0040488,0xffffffff
+#define LPM_MEM_DI1_GENERAL__DI1_PIN8_PIN15_SEL                 IPU_MEMORY_OFFSET+0x0040488,0x80000000
+#define LPM_MEM_DI1_GENERAL__DI1_DISP_Y_SEL                     IPU_MEMORY_OFFSET+0x0040488,0x70000000
+#define LPM_MEM_DI1_GENERAL__DI1_CLOCK_STOP_MODE                IPU_MEMORY_OFFSET+0x0040488,0x0F000000
+#define LPM_MEM_DI1_GENERAL__DI1_DISP_CLOCK_INIT                IPU_MEMORY_OFFSET+0x0040488,0x00800000
+#define LPM_MEM_DI1_GENERAL__DI1_MASK_SEL                       IPU_MEMORY_OFFSET+0x0040488,0x00400000
+#define LPM_MEM_DI1_GENERAL__DI1_VSYNC_EXT                      IPU_MEMORY_OFFSET+0x0040488,0x00200000
+#define LPM_MEM_DI1_GENERAL__DI1_CLK_EXT                        IPU_MEMORY_OFFSET+0x0040488,0x00100000
+#define LPM_MEM_DI1_GENERAL__DI1_WATCHDOG_MODE                  IPU_MEMORY_OFFSET+0x0040488,0x000C0000
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_DISP_CLK              IPU_MEMORY_OFFSET+0x0040488,0x00020000
+#define LPM_MEM_DI1_GENERAL__DI1_SYNC_COUNT_SEL                 IPU_MEMORY_OFFSET+0x0040488,0x0000F000
+#define LPM_MEM_DI1_GENERAL__DI1_ERR_TREATMENT                  IPU_MEMORY_OFFSET+0x0040488,0x00000800
+#define LPM_MEM_DI1_GENERAL__DI1_ERM_VSYNC_SEL                  IPU_MEMORY_OFFSET+0x0040488,0x00000400
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_CS1                   IPU_MEMORY_OFFSET+0x0040488,0x00000200
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_CS0                   IPU_MEMORY_OFFSET+0x0040488,0x00000100
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_8                     IPU_MEMORY_OFFSET+0x0040488,0x00000080
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_7                     IPU_MEMORY_OFFSET+0x0040488,0x00000040
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_6                     IPU_MEMORY_OFFSET+0x0040488,0x00000020
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_5                     IPU_MEMORY_OFFSET+0x0040488,0x00000010
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_4                     IPU_MEMORY_OFFSET+0x0040488,0x00000008
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_3                     IPU_MEMORY_OFFSET+0x0040488,0x00000004
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_2                     IPU_MEMORY_OFFSET+0x0040488,0x00000002
+#define LPM_MEM_DI1_GENERAL__DI1_POLARITY_1                     IPU_MEMORY_OFFSET+0x0040488,0x00000001
+
+#define LPM_MEM_DI1_BS_CLKGEN0__ADDR                            IPU_MEMORY_OFFSET+0x004048C
+#define LPM_MEM_DI1_BS_CLKGEN0__EMPTY                           IPU_MEMORY_OFFSET+0x004048C,0x00000000
+#define LPM_MEM_DI1_BS_CLKGEN0__FULL                            IPU_MEMORY_OFFSET+0x004048C,0xffffffff
+#define LPM_MEM_DI1_BS_CLKGEN0__DI1_DISP_CLK_OFFSET             IPU_MEMORY_OFFSET+0x004048C,0x01FF0000
+#define LPM_MEM_DI1_BS_CLKGEN0__DI1_DISP_CLK_PERIOD             IPU_MEMORY_OFFSET+0x004048C,0x00000FFF
+
+#define LPM_MEM_DI1_BS_CLKGEN1__ADDR                            IPU_MEMORY_OFFSET+0x0040490
+#define LPM_MEM_DI1_BS_CLKGEN1__EMPTY                           IPU_MEMORY_OFFSET+0x0040490,0x00000000
+#define LPM_MEM_DI1_BS_CLKGEN1__FULL                            IPU_MEMORY_OFFSET+0x0040490,0xffffffff
+#define LPM_MEM_DI1_BS_CLKGEN1__DI1_DISP_CLK_DOWN               IPU_MEMORY_OFFSET+0x0040490,0x01FF0000
+#define LPM_MEM_DI1_BS_CLKGEN1__DI1_DISP_CLK_UP                 IPU_MEMORY_OFFSET+0x0040490,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN0_1__ADDR                             IPU_MEMORY_OFFSET+0x0040494
+#define LPM_MEM_DI1_SW_GEN0_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040494,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_1__FULL                             IPU_MEMORY_OFFSET+0x0040494,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_1__DI1_RUN_VALUE_M1_1               IPU_MEMORY_OFFSET+0x0040494,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_1__DI1_RUN_RESOLUTION_1             IPU_MEMORY_OFFSET+0x0040494,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_1__DI1_OFFSET_VALUE_1               IPU_MEMORY_OFFSET+0x0040494,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_1__DI1_OFFSET_RESOLUTION_1          IPU_MEMORY_OFFSET+0x0040494,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_2__ADDR                             IPU_MEMORY_OFFSET+0x0040498
+#define LPM_MEM_DI1_SW_GEN0_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040498,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_2__FULL                             IPU_MEMORY_OFFSET+0x0040498,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_2__DI1_RUN_VALUE_M1_2               IPU_MEMORY_OFFSET+0x0040498,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_2__DI1_RUN_RESOLUTION_2             IPU_MEMORY_OFFSET+0x0040498,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_2__DI1_OFFSET_VALUE_2               IPU_MEMORY_OFFSET+0x0040498,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_2__DI1_OFFSET_RESOLUTION_2          IPU_MEMORY_OFFSET+0x0040498,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_3__ADDR                             IPU_MEMORY_OFFSET+0x004049C
+#define LPM_MEM_DI1_SW_GEN0_3__EMPTY                            IPU_MEMORY_OFFSET+0x004049C,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_3__FULL                             IPU_MEMORY_OFFSET+0x004049C,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_3__DI1_RUN_VALUE_M1_3               IPU_MEMORY_OFFSET+0x004049C,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_3__DI1_RUN_RESOLUTION_3             IPU_MEMORY_OFFSET+0x004049C,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_3__DI1_OFFSET_VALUE_3               IPU_MEMORY_OFFSET+0x004049C,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_3__DI1_OFFSET_RESOLUTION_3          IPU_MEMORY_OFFSET+0x004049C,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_4__ADDR                             IPU_MEMORY_OFFSET+0x00404A0
+#define LPM_MEM_DI1_SW_GEN0_4__EMPTY                            IPU_MEMORY_OFFSET+0x00404A0,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_4__FULL                             IPU_MEMORY_OFFSET+0x00404A0,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_4__DI1_RUN_VALUE_M1_4               IPU_MEMORY_OFFSET+0x00404A0,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_4__DI1_RUN_RESOLUTION_4             IPU_MEMORY_OFFSET+0x00404A0,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_4__DI1_OFFSET_VALUE_4               IPU_MEMORY_OFFSET+0x00404A0,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_4__DI1_OFFSET_RESOLUTION_4          IPU_MEMORY_OFFSET+0x00404A0,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_5__ADDR                             IPU_MEMORY_OFFSET+0x00404A4
+#define LPM_MEM_DI1_SW_GEN0_5__EMPTY                            IPU_MEMORY_OFFSET+0x00404A4,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_5__FULL                             IPU_MEMORY_OFFSET+0x00404A4,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_5__DI1_RUN_VALUE_M1_5               IPU_MEMORY_OFFSET+0x00404A4,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_5__DI1_RUN_RESOLUTION_5             IPU_MEMORY_OFFSET+0x00404A4,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_5__DI1_OFFSET_VALUE_5               IPU_MEMORY_OFFSET+0x00404A4,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_5__DI1_OFFSET_RESOLUTION_5          IPU_MEMORY_OFFSET+0x00404A4,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_6__ADDR                             IPU_MEMORY_OFFSET+0x00404A8
+#define LPM_MEM_DI1_SW_GEN0_6__EMPTY                            IPU_MEMORY_OFFSET+0x00404A8,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_6__FULL                             IPU_MEMORY_OFFSET+0x00404A8,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_6__DI1_RUN_VALUE_M1_6               IPU_MEMORY_OFFSET+0x00404A8,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_6__DI1_RUN_RESOLUTION_6             IPU_MEMORY_OFFSET+0x00404A8,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_6__DI1_OFFSET_VALUE_6               IPU_MEMORY_OFFSET+0x00404A8,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_6__DI1_OFFSET_RESOLUTION_6          IPU_MEMORY_OFFSET+0x00404A8,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_7__ADDR                             IPU_MEMORY_OFFSET+0x00404AC
+#define LPM_MEM_DI1_SW_GEN0_7__EMPTY                            IPU_MEMORY_OFFSET+0x00404AC,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_7__FULL                             IPU_MEMORY_OFFSET+0x00404AC,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_7__DI1_RUN_VALUE_M1_7               IPU_MEMORY_OFFSET+0x00404AC,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_7__DI1_RUN_RESOLUTION_7             IPU_MEMORY_OFFSET+0x00404AC,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_7__DI1_OFFSET_VALUE_7               IPU_MEMORY_OFFSET+0x00404AC,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_7__DI1_OFFSET_RESOLUTION_7          IPU_MEMORY_OFFSET+0x00404AC,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_8__ADDR                             IPU_MEMORY_OFFSET+0x00404B0
+#define LPM_MEM_DI1_SW_GEN0_8__EMPTY                            IPU_MEMORY_OFFSET+0x00404B0,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_8__FULL                             IPU_MEMORY_OFFSET+0x00404B0,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_8__DI1_RUN_VALUE_M1_8               IPU_MEMORY_OFFSET+0x00404B0,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_8__DI1_RUN_RESOLUTION_8             IPU_MEMORY_OFFSET+0x00404B0,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_8__DI1_OFFSET_VALUE_8               IPU_MEMORY_OFFSET+0x00404B0,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_8__DI1_OFFSET_RESOLUTION_8          IPU_MEMORY_OFFSET+0x00404B0,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN0_9__ADDR                             IPU_MEMORY_OFFSET+0x00404B4
+#define LPM_MEM_DI1_SW_GEN0_9__EMPTY                            IPU_MEMORY_OFFSET+0x00404B4,0x00000000
+#define LPM_MEM_DI1_SW_GEN0_9__FULL                             IPU_MEMORY_OFFSET+0x00404B4,0xffffffff
+#define LPM_MEM_DI1_SW_GEN0_9__DI1_RUN_VALUE_M1_9               IPU_MEMORY_OFFSET+0x00404B4,0x7FF80000
+#define LPM_MEM_DI1_SW_GEN0_9__DI1_RUN_RESOLUTION_9             IPU_MEMORY_OFFSET+0x00404B4,0x00070000
+#define LPM_MEM_DI1_SW_GEN0_9__DI1_OFFSET_VALUE_9               IPU_MEMORY_OFFSET+0x00404B4,0x00007FF8
+#define LPM_MEM_DI1_SW_GEN0_9__DI1_OFFSET_RESOLUTION_9          IPU_MEMORY_OFFSET+0x00404B4,0x00000007
+
+#define LPM_MEM_DI1_SW_GEN1_1__ADDR                             IPU_MEMORY_OFFSET+0x00404B8
+#define LPM_MEM_DI1_SW_GEN1_1__EMPTY                            IPU_MEMORY_OFFSET+0x00404B8,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_1__FULL                             IPU_MEMORY_OFFSET+0x00404B8,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_GEN_EN_1        IPU_MEMORY_OFFSET+0x00404B8,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_AUTO_RELOAD_1            IPU_MEMORY_OFFSET+0x00404B8,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_CLR_SEL_1                IPU_MEMORY_OFFSET+0x00404B8,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_DOWN_1                   IPU_MEMORY_OFFSET+0x00404B8,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_TRIGGER_SEL_1   IPU_MEMORY_OFFSET+0x00404B8,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_POLARITY_CLR_SEL_1       IPU_MEMORY_OFFSET+0x00404B8,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_1__DI1_CNT_UP_1                     IPU_MEMORY_OFFSET+0x00404B8,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_2__ADDR                             IPU_MEMORY_OFFSET+0x00404BC
+#define LPM_MEM_DI1_SW_GEN1_2__EMPTY                            IPU_MEMORY_OFFSET+0x00404BC,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_2__FULL                             IPU_MEMORY_OFFSET+0x00404BC,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_GEN_EN_2        IPU_MEMORY_OFFSET+0x00404BC,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_AUTO_RELOAD_2            IPU_MEMORY_OFFSET+0x00404BC,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_CLR_SEL_2                IPU_MEMORY_OFFSET+0x00404BC,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_DOWN_2                   IPU_MEMORY_OFFSET+0x00404BC,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_TRIGGER_SEL_2   IPU_MEMORY_OFFSET+0x00404BC,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_POLARITY_CLR_SEL_2       IPU_MEMORY_OFFSET+0x00404BC,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_2__DI1_CNT_UP_2                     IPU_MEMORY_OFFSET+0x00404BC,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_3__ADDR                             IPU_MEMORY_OFFSET+0x00404C0
+#define LPM_MEM_DI1_SW_GEN1_3__EMPTY                            IPU_MEMORY_OFFSET+0x00404C0,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_3__FULL                             IPU_MEMORY_OFFSET+0x00404C0,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_GEN_EN_3        IPU_MEMORY_OFFSET+0x00404C0,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_AUTO_RELOAD_3            IPU_MEMORY_OFFSET+0x00404C0,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_CLR_SEL_3                IPU_MEMORY_OFFSET+0x00404C0,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_DOWN_3                   IPU_MEMORY_OFFSET+0x00404C0,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_TRIGGER_SEL_3   IPU_MEMORY_OFFSET+0x00404C0,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_POLARITY_CLR_SEL_3       IPU_MEMORY_OFFSET+0x00404C0,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_3__DI1_CNT_UP_3                     IPU_MEMORY_OFFSET+0x00404C0,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_4__ADDR                             IPU_MEMORY_OFFSET+0x00404C4
+#define LPM_MEM_DI1_SW_GEN1_4__EMPTY                            IPU_MEMORY_OFFSET+0x00404C4,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_4__FULL                             IPU_MEMORY_OFFSET+0x00404C4,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_GEN_EN_4        IPU_MEMORY_OFFSET+0x00404C4,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_AUTO_RELOAD_4            IPU_MEMORY_OFFSET+0x00404C4,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_CLR_SEL_4                IPU_MEMORY_OFFSET+0x00404C4,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_DOWN_4                   IPU_MEMORY_OFFSET+0x00404C4,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_TRIGGER_SEL_4   IPU_MEMORY_OFFSET+0x00404C4,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_POLARITY_CLR_SEL_4       IPU_MEMORY_OFFSET+0x00404C4,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_4__DI1_CNT_UP_4                     IPU_MEMORY_OFFSET+0x00404C4,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_5__ADDR                             IPU_MEMORY_OFFSET+0x00404C8
+#define LPM_MEM_DI1_SW_GEN1_5__EMPTY                            IPU_MEMORY_OFFSET+0x00404C8,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_5__FULL                             IPU_MEMORY_OFFSET+0x00404C8,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_GEN_EN_5        IPU_MEMORY_OFFSET+0x00404C8,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_AUTO_RELOAD_5            IPU_MEMORY_OFFSET+0x00404C8,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_CLR_SEL_5                IPU_MEMORY_OFFSET+0x00404C8,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_DOWN_5                   IPU_MEMORY_OFFSET+0x00404C8,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_TRIGGER_SEL_5   IPU_MEMORY_OFFSET+0x00404C8,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_POLARITY_CLR_SEL_5       IPU_MEMORY_OFFSET+0x00404C8,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_5__DI1_CNT_UP_5                     IPU_MEMORY_OFFSET+0x00404C8,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_6__ADDR                             IPU_MEMORY_OFFSET+0x00404CC
+#define LPM_MEM_DI1_SW_GEN1_6__EMPTY                            IPU_MEMORY_OFFSET+0x00404CC,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_6__FULL                             IPU_MEMORY_OFFSET+0x00404CC,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_GEN_EN_6        IPU_MEMORY_OFFSET+0x00404CC,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_AUTO_RELOAD_6            IPU_MEMORY_OFFSET+0x00404CC,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_CLR_SEL_6                IPU_MEMORY_OFFSET+0x00404CC,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_DOWN_6                   IPU_MEMORY_OFFSET+0x00404CC,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_TRIGGER_SEL_6   IPU_MEMORY_OFFSET+0x00404CC,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_POLARITY_CLR_SEL_6       IPU_MEMORY_OFFSET+0x00404CC,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_6__DI1_CNT_UP_6                     IPU_MEMORY_OFFSET+0x00404CC,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_7__ADDR                             IPU_MEMORY_OFFSET+0x00404D0
+#define LPM_MEM_DI1_SW_GEN1_7__EMPTY                            IPU_MEMORY_OFFSET+0x00404D0,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_7__FULL                             IPU_MEMORY_OFFSET+0x00404D0,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_GEN_EN_7        IPU_MEMORY_OFFSET+0x00404D0,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_AUTO_RELOAD_7            IPU_MEMORY_OFFSET+0x00404D0,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_CLR_SEL_7                IPU_MEMORY_OFFSET+0x00404D0,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_DOWN_7                   IPU_MEMORY_OFFSET+0x00404D0,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_TRIGGER_SEL_7   IPU_MEMORY_OFFSET+0x00404D0,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_POLARITY_CLR_SEL_7       IPU_MEMORY_OFFSET+0x00404D0,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_7__DI1_CNT_UP_7                     IPU_MEMORY_OFFSET+0x00404D0,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_8__ADDR                             IPU_MEMORY_OFFSET+0x00404D4
+#define LPM_MEM_DI1_SW_GEN1_8__EMPTY                            IPU_MEMORY_OFFSET+0x00404D4,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_8__FULL                             IPU_MEMORY_OFFSET+0x00404D4,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_GEN_EN_8        IPU_MEMORY_OFFSET+0x00404D4,0x60000000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_AUTO_RELOAD_8            IPU_MEMORY_OFFSET+0x00404D4,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_CLR_SEL_8                IPU_MEMORY_OFFSET+0x00404D4,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_DOWN_8                   IPU_MEMORY_OFFSET+0x00404D4,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_TRIGGER_SEL_8   IPU_MEMORY_OFFSET+0x00404D4,0x00007000
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_POLARITY_CLR_SEL_8       IPU_MEMORY_OFFSET+0x00404D4,0x00000E00
+#define LPM_MEM_DI1_SW_GEN1_8__DI1_CNT_UP_8                     IPU_MEMORY_OFFSET+0x00404D4,0x000001FF
+
+#define LPM_MEM_DI1_SW_GEN1_9__ADDR                             IPU_MEMORY_OFFSET+0x00404D8
+#define LPM_MEM_DI1_SW_GEN1_9__EMPTY                            IPU_MEMORY_OFFSET+0x00404D8,0x00000000
+#define LPM_MEM_DI1_SW_GEN1_9__FULL                             IPU_MEMORY_OFFSET+0x00404D8,0xffffffff
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_GENTIME_SEL_9                IPU_MEMORY_OFFSET+0x00404D8,0xE0000000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_CNT_AUTO_RELOAD_9            IPU_MEMORY_OFFSET+0x00404D8,0x10000000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_CNT_CLR_SEL_9                IPU_MEMORY_OFFSET+0x00404D8,0x0E000000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_CNT_DOWN_9                   IPU_MEMORY_OFFSET+0x00404D8,0x01FF0000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_TAG_SEL_9                    IPU_MEMORY_OFFSET+0x00404D8,0x00008000
+#define LPM_MEM_DI1_SW_GEN1_9__DI1_CNT_UP_9                     IPU_MEMORY_OFFSET+0x00404D8,0x000001FF
+
+#define LPM_MEM_DI1_SYNC_AS_GEN__ADDR                           IPU_MEMORY_OFFSET+0x00404DC
+#define LPM_MEM_DI1_SYNC_AS_GEN__EMPTY                          IPU_MEMORY_OFFSET+0x00404DC,0x00000000
+#define LPM_MEM_DI1_SYNC_AS_GEN__FULL                           IPU_MEMORY_OFFSET+0x00404DC,0xffffffff
+#define LPM_MEM_DI1_SYNC_AS_GEN__DI1_SYNC_START_EN              IPU_MEMORY_OFFSET+0x00404DC,0x10000000
+#define LPM_MEM_DI1_SYNC_AS_GEN__DI1_VSYNC_SEL                  IPU_MEMORY_OFFSET+0x00404DC,0x0000E000
+#define LPM_MEM_DI1_SYNC_AS_GEN__DI1_SYNC_START                 IPU_MEMORY_OFFSET+0x00404DC,0x00000FFF
+
+#define LPM_MEM_DI1_DW_GEN_0__ADDR                              IPU_MEMORY_OFFSET+0x00404E0
+#define LPM_MEM_DI1_DW_GEN_0__EMPTY                             IPU_MEMORY_OFFSET+0x00404E0,0x00000000
+#define LPM_MEM_DI1_DW_GEN_0__FULL                              IPU_MEMORY_OFFSET+0x00404E0,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_0__DI1_ACCESS_SIZE_0                 IPU_MEMORY_OFFSET+0x00404E0,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_0__DI1_COMPONNENT_SIZE_0             IPU_MEMORY_OFFSET+0x00404E0,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_0__DI1_CST_0                         IPU_MEMORY_OFFSET+0x00404E0,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_6_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00003000
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_5_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_4_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00000300
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_3_0                        IPU_MEMORY_OFFSET+0x00404E0,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_2_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00000030
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_1_0                        IPU_MEMORY_OFFSET+0x00404E0,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_0__DI1_PT_0_0                        IPU_MEMORY_OFFSET+0x00404E0,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_1__ADDR                              IPU_MEMORY_OFFSET+0x00404E4
+#define LPM_MEM_DI1_DW_GEN_1__EMPTY                             IPU_MEMORY_OFFSET+0x00404E4,0x00000000
+#define LPM_MEM_DI1_DW_GEN_1__FULL                              IPU_MEMORY_OFFSET+0x00404E4,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_1__DI1_ACCESS_SIZE_1                 IPU_MEMORY_OFFSET+0x00404E4,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_1__DI1_COMPONNENT_SIZE_1             IPU_MEMORY_OFFSET+0x00404E4,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_1__DI1_CST_1                         IPU_MEMORY_OFFSET+0x00404E4,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_6_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00003000
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_5_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_4_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00000300
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_3_1                        IPU_MEMORY_OFFSET+0x00404E4,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_2_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00000030
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_1_1                        IPU_MEMORY_OFFSET+0x00404E4,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_1__DI1_PT_0_1                        IPU_MEMORY_OFFSET+0x00404E4,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_2__ADDR                              IPU_MEMORY_OFFSET+0x00404E8
+#define LPM_MEM_DI1_DW_GEN_2__EMPTY                             IPU_MEMORY_OFFSET+0x00404E8,0x00000000
+#define LPM_MEM_DI1_DW_GEN_2__FULL                              IPU_MEMORY_OFFSET+0x00404E8,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_2__DI1_ACCESS_SIZE_2                 IPU_MEMORY_OFFSET+0x00404E8,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_2__DI1_COMPONNENT_SIZE_2             IPU_MEMORY_OFFSET+0x00404E8,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_2__DI1_CST_2                         IPU_MEMORY_OFFSET+0x00404E8,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_6_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00003000
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_5_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_4_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00000300
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_3_2                        IPU_MEMORY_OFFSET+0x00404E8,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_2_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00000030
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_1_2                        IPU_MEMORY_OFFSET+0x00404E8,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_2__DI1_PT_0_2                        IPU_MEMORY_OFFSET+0x00404E8,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_3__ADDR                              IPU_MEMORY_OFFSET+0x00404EC
+#define LPM_MEM_DI1_DW_GEN_3__EMPTY                             IPU_MEMORY_OFFSET+0x00404EC,0x00000000
+#define LPM_MEM_DI1_DW_GEN_3__FULL                              IPU_MEMORY_OFFSET+0x00404EC,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_3__DI1_ACCESS_SIZE_3                 IPU_MEMORY_OFFSET+0x00404EC,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_3__DI1_COMPONNENT_SIZE_3             IPU_MEMORY_OFFSET+0x00404EC,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_3__DI1_CST_3                         IPU_MEMORY_OFFSET+0x00404EC,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_6_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00003000
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_5_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_4_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00000300
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_3_3                        IPU_MEMORY_OFFSET+0x00404EC,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_2_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00000030
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_1_3                        IPU_MEMORY_OFFSET+0x00404EC,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_3__DI1_PT_0_3                        IPU_MEMORY_OFFSET+0x00404EC,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_4__ADDR                              IPU_MEMORY_OFFSET+0x00404F0
+#define LPM_MEM_DI1_DW_GEN_4__EMPTY                             IPU_MEMORY_OFFSET+0x00404F0,0x00000000
+#define LPM_MEM_DI1_DW_GEN_4__FULL                              IPU_MEMORY_OFFSET+0x00404F0,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_4__DI1_ACCESS_SIZE_4                 IPU_MEMORY_OFFSET+0x00404F0,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_4__DI1_COMPONNENT_SIZE_4             IPU_MEMORY_OFFSET+0x00404F0,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_4__DI1_CST_4                         IPU_MEMORY_OFFSET+0x00404F0,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_6_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00003000
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_5_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_4_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00000300
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_3_4                        IPU_MEMORY_OFFSET+0x00404F0,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_2_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00000030
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_1_4                        IPU_MEMORY_OFFSET+0x00404F0,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_4__DI1_PT_0_4                        IPU_MEMORY_OFFSET+0x00404F0,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_5__ADDR                              IPU_MEMORY_OFFSET+0x00404F4
+#define LPM_MEM_DI1_DW_GEN_5__EMPTY                             IPU_MEMORY_OFFSET+0x00404F4,0x00000000
+#define LPM_MEM_DI1_DW_GEN_5__FULL                              IPU_MEMORY_OFFSET+0x00404F4,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_5__DI1_ACCESS_SIZE_5                 IPU_MEMORY_OFFSET+0x00404F4,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_5__DI1_COMPONNENT_SIZE_5             IPU_MEMORY_OFFSET+0x00404F4,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_5__DI1_CST_5                         IPU_MEMORY_OFFSET+0x00404F4,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_6_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00003000
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_5_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_4_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00000300
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_3_5                        IPU_MEMORY_OFFSET+0x00404F4,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_2_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00000030
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_1_5                        IPU_MEMORY_OFFSET+0x00404F4,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_5__DI1_PT_0_5                        IPU_MEMORY_OFFSET+0x00404F4,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_6__ADDR                              IPU_MEMORY_OFFSET+0x00404F8
+#define LPM_MEM_DI1_DW_GEN_6__EMPTY                             IPU_MEMORY_OFFSET+0x00404F8,0x00000000
+#define LPM_MEM_DI1_DW_GEN_6__FULL                              IPU_MEMORY_OFFSET+0x00404F8,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_6__DI1_ACCESS_SIZE_6                 IPU_MEMORY_OFFSET+0x00404F8,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_6__DI1_COMPONNENT_SIZE_6             IPU_MEMORY_OFFSET+0x00404F8,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_6__DI1_CST_6                         IPU_MEMORY_OFFSET+0x00404F8,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_6_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00003000
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_5_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_4_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00000300
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_3_6                        IPU_MEMORY_OFFSET+0x00404F8,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_2_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00000030
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_1_6                        IPU_MEMORY_OFFSET+0x00404F8,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_6__DI1_PT_0_6                        IPU_MEMORY_OFFSET+0x00404F8,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_7__ADDR                              IPU_MEMORY_OFFSET+0x00404FC
+#define LPM_MEM_DI1_DW_GEN_7__EMPTY                             IPU_MEMORY_OFFSET+0x00404FC,0x00000000
+#define LPM_MEM_DI1_DW_GEN_7__FULL                              IPU_MEMORY_OFFSET+0x00404FC,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_7__DI1_ACCESS_SIZE_7                 IPU_MEMORY_OFFSET+0x00404FC,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_7__DI1_COMPONNENT_SIZE_7             IPU_MEMORY_OFFSET+0x00404FC,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_7__DI1_CST_7                         IPU_MEMORY_OFFSET+0x00404FC,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_6_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00003000
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_5_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_4_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00000300
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_3_7                        IPU_MEMORY_OFFSET+0x00404FC,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_2_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00000030
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_1_7                        IPU_MEMORY_OFFSET+0x00404FC,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_7__DI1_PT_0_7                        IPU_MEMORY_OFFSET+0x00404FC,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_8__ADDR                              IPU_MEMORY_OFFSET+0x0040500
+#define LPM_MEM_DI1_DW_GEN_8__EMPTY                             IPU_MEMORY_OFFSET+0x0040500,0x00000000
+#define LPM_MEM_DI1_DW_GEN_8__FULL                              IPU_MEMORY_OFFSET+0x0040500,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_8__DI1_ACCESS_SIZE_8                 IPU_MEMORY_OFFSET+0x0040500,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_8__DI1_COMPONNENT_SIZE_8             IPU_MEMORY_OFFSET+0x0040500,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_8__DI1_CST_8                         IPU_MEMORY_OFFSET+0x0040500,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_6_8                        IPU_MEMORY_OFFSET+0x0040500,0x00003000
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_5_8                        IPU_MEMORY_OFFSET+0x0040500,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_4_8                        IPU_MEMORY_OFFSET+0x0040500,0x00000300
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_3_8                        IPU_MEMORY_OFFSET+0x0040500,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_2_8                        IPU_MEMORY_OFFSET+0x0040500,0x00000030
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_1_8                        IPU_MEMORY_OFFSET+0x0040500,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_8__DI1_PT_0_8                        IPU_MEMORY_OFFSET+0x0040500,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_9__ADDR                              IPU_MEMORY_OFFSET+0x0040504
+#define LPM_MEM_DI1_DW_GEN_9__EMPTY                             IPU_MEMORY_OFFSET+0x0040504,0x00000000
+#define LPM_MEM_DI1_DW_GEN_9__FULL                              IPU_MEMORY_OFFSET+0x0040504,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_9__DI1_ACCESS_SIZE_9                 IPU_MEMORY_OFFSET+0x0040504,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_9__DI1_COMPONNENT_SIZE_9             IPU_MEMORY_OFFSET+0x0040504,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_9__DI1_CST_9                         IPU_MEMORY_OFFSET+0x0040504,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_6_9                        IPU_MEMORY_OFFSET+0x0040504,0x00003000
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_5_9                        IPU_MEMORY_OFFSET+0x0040504,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_4_9                        IPU_MEMORY_OFFSET+0x0040504,0x00000300
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_3_9                        IPU_MEMORY_OFFSET+0x0040504,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_2_9                        IPU_MEMORY_OFFSET+0x0040504,0x00000030
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_1_9                        IPU_MEMORY_OFFSET+0x0040504,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_9__DI1_PT_0_9                        IPU_MEMORY_OFFSET+0x0040504,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_10__ADDR                             IPU_MEMORY_OFFSET+0x0040508
+#define LPM_MEM_DI1_DW_GEN_10__EMPTY                            IPU_MEMORY_OFFSET+0x0040508,0x00000000
+#define LPM_MEM_DI1_DW_GEN_10__FULL                             IPU_MEMORY_OFFSET+0x0040508,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_10__DI1_ACCESS_SIZE_10               IPU_MEMORY_OFFSET+0x0040508,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_10__DI1_COMPONNENT_SIZE_10           IPU_MEMORY_OFFSET+0x0040508,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_10__DI1_CST_10                       IPU_MEMORY_OFFSET+0x0040508,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_6_10                      IPU_MEMORY_OFFSET+0x0040508,0x00003000
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_5_10                      IPU_MEMORY_OFFSET+0x0040508,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_4_10                      IPU_MEMORY_OFFSET+0x0040508,0x00000300
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_3_10                      IPU_MEMORY_OFFSET+0x0040508,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_2_10                      IPU_MEMORY_OFFSET+0x0040508,0x00000030
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_1_10                      IPU_MEMORY_OFFSET+0x0040508,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_10__DI1_PT_0_10                      IPU_MEMORY_OFFSET+0x0040508,0x00000003
+
+#define LPM_MEM_DI1_DW_GEN_11__ADDR                             IPU_MEMORY_OFFSET+0x004050C
+#define LPM_MEM_DI1_DW_GEN_11__EMPTY                            IPU_MEMORY_OFFSET+0x004050C,0x00000000
+#define LPM_MEM_DI1_DW_GEN_11__FULL                             IPU_MEMORY_OFFSET+0x004050C,0xffffffff
+#define LPM_MEM_DI1_DW_GEN_11__DI1_ACCESS_SIZE_11               IPU_MEMORY_OFFSET+0x004050C,0xFF000000
+#define LPM_MEM_DI1_DW_GEN_11__DI1_COMPONNENT_SIZE_11           IPU_MEMORY_OFFSET+0x004050C,0x00FF0000
+#define LPM_MEM_DI1_DW_GEN_11__DI1_CST_11                       IPU_MEMORY_OFFSET+0x004050C,0x0000C000
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_6_11                      IPU_MEMORY_OFFSET+0x004050C,0x00003000
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_5_11                      IPU_MEMORY_OFFSET+0x004050C,0x00000C00
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_4_11                      IPU_MEMORY_OFFSET+0x004050C,0x00000300
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_3_11                      IPU_MEMORY_OFFSET+0x004050C,0x000000C0
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_2_11                      IPU_MEMORY_OFFSET+0x004050C,0x00000030
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_1_11                      IPU_MEMORY_OFFSET+0x004050C,0x0000000C
+#define LPM_MEM_DI1_DW_GEN_11__DI1_PT_0_11                      IPU_MEMORY_OFFSET+0x004050C,0x00000003
+
+#define LPM_MEM_DI1_DW_SET0_0__ADDR                             IPU_MEMORY_OFFSET+0x0040510
+#define LPM_MEM_DI1_DW_SET0_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040510,0x00000000
+#define LPM_MEM_DI1_DW_SET0_0__FULL                             IPU_MEMORY_OFFSET+0x0040510,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_0__DI1_DATA_CNT_DOWN0_0             IPU_MEMORY_OFFSET+0x0040510,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_0__DI1_DATA_CNT_UP0_0               IPU_MEMORY_OFFSET+0x0040510,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_1__ADDR                             IPU_MEMORY_OFFSET+0x0040514
+#define LPM_MEM_DI1_DW_SET0_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040514,0x00000000
+#define LPM_MEM_DI1_DW_SET0_1__FULL                             IPU_MEMORY_OFFSET+0x0040514,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_1__DI1_DATA_CNT_DOWN0_1             IPU_MEMORY_OFFSET+0x0040514,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_1__DI1_DATA_CNT_UP0_1               IPU_MEMORY_OFFSET+0x0040514,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_2__ADDR                             IPU_MEMORY_OFFSET+0x0040518
+#define LPM_MEM_DI1_DW_SET0_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040518,0x00000000
+#define LPM_MEM_DI1_DW_SET0_2__FULL                             IPU_MEMORY_OFFSET+0x0040518,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_2__DI1_DATA_CNT_DOWN0_2             IPU_MEMORY_OFFSET+0x0040518,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_2__DI1_DATA_CNT_UP0_2               IPU_MEMORY_OFFSET+0x0040518,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_3__ADDR                             IPU_MEMORY_OFFSET+0x004051C
+#define LPM_MEM_DI1_DW_SET0_3__EMPTY                            IPU_MEMORY_OFFSET+0x004051C,0x00000000
+#define LPM_MEM_DI1_DW_SET0_3__FULL                             IPU_MEMORY_OFFSET+0x004051C,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_3__DI1_DATA_CNT_DOWN0_3             IPU_MEMORY_OFFSET+0x004051C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_3__DI1_DATA_CNT_UP0_3               IPU_MEMORY_OFFSET+0x004051C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_4__ADDR                             IPU_MEMORY_OFFSET+0x0040520
+#define LPM_MEM_DI1_DW_SET0_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040520,0x00000000
+#define LPM_MEM_DI1_DW_SET0_4__FULL                             IPU_MEMORY_OFFSET+0x0040520,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_4__DI1_DATA_CNT_DOWN0_4             IPU_MEMORY_OFFSET+0x0040520,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_4__DI1_DATA_CNT_UP0_4               IPU_MEMORY_OFFSET+0x0040520,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_5__ADDR                             IPU_MEMORY_OFFSET+0x0040524
+#define LPM_MEM_DI1_DW_SET0_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040524,0x00000000
+#define LPM_MEM_DI1_DW_SET0_5__FULL                             IPU_MEMORY_OFFSET+0x0040524,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_5__DI1_DATA_CNT_DOWN0_5             IPU_MEMORY_OFFSET+0x0040524,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_5__DI1_DATA_CNT_UP0_5               IPU_MEMORY_OFFSET+0x0040524,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_6__ADDR                             IPU_MEMORY_OFFSET+0x0040528
+#define LPM_MEM_DI1_DW_SET0_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040528,0x00000000
+#define LPM_MEM_DI1_DW_SET0_6__FULL                             IPU_MEMORY_OFFSET+0x0040528,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_6__DI1_DATA_CNT_DOWN0_6             IPU_MEMORY_OFFSET+0x0040528,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_6__DI1_DATA_CNT_UP0_6               IPU_MEMORY_OFFSET+0x0040528,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_7__ADDR                             IPU_MEMORY_OFFSET+0x004052C
+#define LPM_MEM_DI1_DW_SET0_7__EMPTY                            IPU_MEMORY_OFFSET+0x004052C,0x00000000
+#define LPM_MEM_DI1_DW_SET0_7__FULL                             IPU_MEMORY_OFFSET+0x004052C,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_7__DI1_DATA_CNT_DOWN0_7             IPU_MEMORY_OFFSET+0x004052C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_7__DI1_DATA_CNT_UP0_7               IPU_MEMORY_OFFSET+0x004052C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_8__ADDR                             IPU_MEMORY_OFFSET+0x0040530
+#define LPM_MEM_DI1_DW_SET0_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040530,0x00000000
+#define LPM_MEM_DI1_DW_SET0_8__FULL                             IPU_MEMORY_OFFSET+0x0040530,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_8__DI1_DATA_CNT_DOWN0_8             IPU_MEMORY_OFFSET+0x0040530,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_8__DI1_DATA_CNT_UP0_8               IPU_MEMORY_OFFSET+0x0040530,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_9__ADDR                             IPU_MEMORY_OFFSET+0x0040534
+#define LPM_MEM_DI1_DW_SET0_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040534,0x00000000
+#define LPM_MEM_DI1_DW_SET0_9__FULL                             IPU_MEMORY_OFFSET+0x0040534,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_9__DI1_DATA_CNT_DOWN0_9             IPU_MEMORY_OFFSET+0x0040534,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_9__DI1_DATA_CNT_UP0_9               IPU_MEMORY_OFFSET+0x0040534,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_10__ADDR                            IPU_MEMORY_OFFSET+0x0040538
+#define LPM_MEM_DI1_DW_SET0_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040538,0x00000000
+#define LPM_MEM_DI1_DW_SET0_10__FULL                            IPU_MEMORY_OFFSET+0x0040538,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_10__DI1_DATA_CNT_DOWN0_10           IPU_MEMORY_OFFSET+0x0040538,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_10__DI1_DATA_CNT_UP0_10             IPU_MEMORY_OFFSET+0x0040538,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET0_11__ADDR                            IPU_MEMORY_OFFSET+0x004053C
+#define LPM_MEM_DI1_DW_SET0_11__EMPTY                           IPU_MEMORY_OFFSET+0x004053C,0x00000000
+#define LPM_MEM_DI1_DW_SET0_11__FULL                            IPU_MEMORY_OFFSET+0x004053C,0xffffffff
+#define LPM_MEM_DI1_DW_SET0_11__DI1_DATA_CNT_DOWN0_11           IPU_MEMORY_OFFSET+0x004053C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET0_11__DI1_DATA_CNT_UP0_11             IPU_MEMORY_OFFSET+0x004053C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_0__ADDR                             IPU_MEMORY_OFFSET+0x0040540
+#define LPM_MEM_DI1_DW_SET1_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040540,0x00000000
+#define LPM_MEM_DI1_DW_SET1_0__FULL                             IPU_MEMORY_OFFSET+0x0040540,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_0__DI1_DATA_CNT_DOWN1_0             IPU_MEMORY_OFFSET+0x0040540,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_0__DI1_DATA_CNT_UP1_0               IPU_MEMORY_OFFSET+0x0040540,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_1__ADDR                             IPU_MEMORY_OFFSET+0x0040544
+#define LPM_MEM_DI1_DW_SET1_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040544,0x00000000
+#define LPM_MEM_DI1_DW_SET1_1__FULL                             IPU_MEMORY_OFFSET+0x0040544,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_1__DI1_DATA_CNT_DOWN1_1             IPU_MEMORY_OFFSET+0x0040544,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_1__DI1_DATA_CNT_UP1_1               IPU_MEMORY_OFFSET+0x0040544,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_2__ADDR                             IPU_MEMORY_OFFSET+0x0040548
+#define LPM_MEM_DI1_DW_SET1_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040548,0x00000000
+#define LPM_MEM_DI1_DW_SET1_2__FULL                             IPU_MEMORY_OFFSET+0x0040548,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_2__DI1_DATA_CNT_DOWN1_2             IPU_MEMORY_OFFSET+0x0040548,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_2__DI1_DATA_CNT_UP1_2               IPU_MEMORY_OFFSET+0x0040548,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_3__ADDR                             IPU_MEMORY_OFFSET+0x004054C
+#define LPM_MEM_DI1_DW_SET1_3__EMPTY                            IPU_MEMORY_OFFSET+0x004054C,0x00000000
+#define LPM_MEM_DI1_DW_SET1_3__FULL                             IPU_MEMORY_OFFSET+0x004054C,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_3__DI1_DATA_CNT_DOWN1_3             IPU_MEMORY_OFFSET+0x004054C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_3__DI1_DATA_CNT_UP1_3               IPU_MEMORY_OFFSET+0x004054C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_4__ADDR                             IPU_MEMORY_OFFSET+0x0040550
+#define LPM_MEM_DI1_DW_SET1_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040550,0x00000000
+#define LPM_MEM_DI1_DW_SET1_4__FULL                             IPU_MEMORY_OFFSET+0x0040550,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_4__DI1_DATA_CNT_DOWN1_4             IPU_MEMORY_OFFSET+0x0040550,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_4__DI1_DATA_CNT_UP1_4               IPU_MEMORY_OFFSET+0x0040550,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_5__ADDR                             IPU_MEMORY_OFFSET+0x0040554
+#define LPM_MEM_DI1_DW_SET1_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040554,0x00000000
+#define LPM_MEM_DI1_DW_SET1_5__FULL                             IPU_MEMORY_OFFSET+0x0040554,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_5__DI1_DATA_CNT_DOWN1_5             IPU_MEMORY_OFFSET+0x0040554,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_5__DI1_DATA_CNT_UP1_5               IPU_MEMORY_OFFSET+0x0040554,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_6__ADDR                             IPU_MEMORY_OFFSET+0x0040558
+#define LPM_MEM_DI1_DW_SET1_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040558,0x00000000
+#define LPM_MEM_DI1_DW_SET1_6__FULL                             IPU_MEMORY_OFFSET+0x0040558,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_6__DI1_DATA_CNT_DOWN1_6             IPU_MEMORY_OFFSET+0x0040558,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_6__DI1_DATA_CNT_UP1_6               IPU_MEMORY_OFFSET+0x0040558,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_7__ADDR                             IPU_MEMORY_OFFSET+0x004055C
+#define LPM_MEM_DI1_DW_SET1_7__EMPTY                            IPU_MEMORY_OFFSET+0x004055C,0x00000000
+#define LPM_MEM_DI1_DW_SET1_7__FULL                             IPU_MEMORY_OFFSET+0x004055C,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_7__DI1_DATA_CNT_DOWN1_7             IPU_MEMORY_OFFSET+0x004055C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_7__DI1_DATA_CNT_UP1_7               IPU_MEMORY_OFFSET+0x004055C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_8__ADDR                             IPU_MEMORY_OFFSET+0x0040560
+#define LPM_MEM_DI1_DW_SET1_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040560,0x00000000
+#define LPM_MEM_DI1_DW_SET1_8__FULL                             IPU_MEMORY_OFFSET+0x0040560,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_8__DI1_DATA_CNT_DOWN1_8             IPU_MEMORY_OFFSET+0x0040560,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_8__DI1_DATA_CNT_UP1_8               IPU_MEMORY_OFFSET+0x0040560,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_9__ADDR                             IPU_MEMORY_OFFSET+0x0040564
+#define LPM_MEM_DI1_DW_SET1_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040564,0x00000000
+#define LPM_MEM_DI1_DW_SET1_9__FULL                             IPU_MEMORY_OFFSET+0x0040564,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_9__DI1_DATA_CNT_DOWN1_9             IPU_MEMORY_OFFSET+0x0040564,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_9__DI1_DATA_CNT_UP1_9               IPU_MEMORY_OFFSET+0x0040564,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_10__ADDR                            IPU_MEMORY_OFFSET+0x0040568
+#define LPM_MEM_DI1_DW_SET1_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040568,0x00000000
+#define LPM_MEM_DI1_DW_SET1_10__FULL                            IPU_MEMORY_OFFSET+0x0040568,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_10__DI1_DATA_CNT_DOWN1_10           IPU_MEMORY_OFFSET+0x0040568,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_10__DI1_DATA_CNT_UP1_10             IPU_MEMORY_OFFSET+0x0040568,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET1_11__ADDR                            IPU_MEMORY_OFFSET+0x004056C
+#define LPM_MEM_DI1_DW_SET1_11__EMPTY                           IPU_MEMORY_OFFSET+0x004056C,0x00000000
+#define LPM_MEM_DI1_DW_SET1_11__FULL                            IPU_MEMORY_OFFSET+0x004056C,0xffffffff
+#define LPM_MEM_DI1_DW_SET1_11__DI1_DATA_CNT_DOWN1_11           IPU_MEMORY_OFFSET+0x004056C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET1_11__DI1_DATA_CNT_UP1_11             IPU_MEMORY_OFFSET+0x004056C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_0__ADDR                             IPU_MEMORY_OFFSET+0x0040570
+#define LPM_MEM_DI1_DW_SET2_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040570,0x00000000
+#define LPM_MEM_DI1_DW_SET2_0__FULL                             IPU_MEMORY_OFFSET+0x0040570,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_0__DI1_DATA_CNT_DOWN2_0             IPU_MEMORY_OFFSET+0x0040570,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_0__DI1_DATA_CNT_UP2_0               IPU_MEMORY_OFFSET+0x0040570,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_1__ADDR                             IPU_MEMORY_OFFSET+0x0040574
+#define LPM_MEM_DI1_DW_SET2_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040574,0x00000000
+#define LPM_MEM_DI1_DW_SET2_1__FULL                             IPU_MEMORY_OFFSET+0x0040574,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_1__DI1_DATA_CNT_DOWN2_1             IPU_MEMORY_OFFSET+0x0040574,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_1__DI1_DATA_CNT_UP2_1               IPU_MEMORY_OFFSET+0x0040574,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_2__ADDR                             IPU_MEMORY_OFFSET+0x0040578
+#define LPM_MEM_DI1_DW_SET2_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040578,0x00000000
+#define LPM_MEM_DI1_DW_SET2_2__FULL                             IPU_MEMORY_OFFSET+0x0040578,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_2__DI1_DATA_CNT_DOWN2_2             IPU_MEMORY_OFFSET+0x0040578,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_2__DI1_DATA_CNT_UP2_2               IPU_MEMORY_OFFSET+0x0040578,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_3__ADDR                             IPU_MEMORY_OFFSET+0x004057C
+#define LPM_MEM_DI1_DW_SET2_3__EMPTY                            IPU_MEMORY_OFFSET+0x004057C,0x00000000
+#define LPM_MEM_DI1_DW_SET2_3__FULL                             IPU_MEMORY_OFFSET+0x004057C,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_3__DI1_DATA_CNT_DOWN2_3             IPU_MEMORY_OFFSET+0x004057C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_3__DI1_DATA_CNT_UP2_3               IPU_MEMORY_OFFSET+0x004057C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_4__ADDR                             IPU_MEMORY_OFFSET+0x0040580
+#define LPM_MEM_DI1_DW_SET2_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040580,0x00000000
+#define LPM_MEM_DI1_DW_SET2_4__FULL                             IPU_MEMORY_OFFSET+0x0040580,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_4__DI1_DATA_CNT_DOWN2_4             IPU_MEMORY_OFFSET+0x0040580,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_4__DI1_DATA_CNT_UP2_4               IPU_MEMORY_OFFSET+0x0040580,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_5__ADDR                             IPU_MEMORY_OFFSET+0x0040584
+#define LPM_MEM_DI1_DW_SET2_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040584,0x00000000
+#define LPM_MEM_DI1_DW_SET2_5__FULL                             IPU_MEMORY_OFFSET+0x0040584,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_5__DI1_DATA_CNT_DOWN2_5             IPU_MEMORY_OFFSET+0x0040584,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_5__DI1_DATA_CNT_UP2_5               IPU_MEMORY_OFFSET+0x0040584,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_6__ADDR                             IPU_MEMORY_OFFSET+0x0040588
+#define LPM_MEM_DI1_DW_SET2_6__EMPTY                            IPU_MEMORY_OFFSET+0x0040588,0x00000000
+#define LPM_MEM_DI1_DW_SET2_6__FULL                             IPU_MEMORY_OFFSET+0x0040588,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_6__DI1_DATA_CNT_DOWN2_6             IPU_MEMORY_OFFSET+0x0040588,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_6__DI1_DATA_CNT_UP2_6               IPU_MEMORY_OFFSET+0x0040588,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_7__ADDR                             IPU_MEMORY_OFFSET+0x004058C
+#define LPM_MEM_DI1_DW_SET2_7__EMPTY                            IPU_MEMORY_OFFSET+0x004058C,0x00000000
+#define LPM_MEM_DI1_DW_SET2_7__FULL                             IPU_MEMORY_OFFSET+0x004058C,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_7__DI1_DATA_CNT_DOWN2_7             IPU_MEMORY_OFFSET+0x004058C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_7__DI1_DATA_CNT_UP2_7               IPU_MEMORY_OFFSET+0x004058C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_8__ADDR                             IPU_MEMORY_OFFSET+0x0040590
+#define LPM_MEM_DI1_DW_SET2_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040590,0x00000000
+#define LPM_MEM_DI1_DW_SET2_8__FULL                             IPU_MEMORY_OFFSET+0x0040590,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_8__DI1_DATA_CNT_DOWN2_8             IPU_MEMORY_OFFSET+0x0040590,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_8__DI1_DATA_CNT_UP2_8               IPU_MEMORY_OFFSET+0x0040590,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_9__ADDR                             IPU_MEMORY_OFFSET+0x0040594
+#define LPM_MEM_DI1_DW_SET2_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040594,0x00000000
+#define LPM_MEM_DI1_DW_SET2_9__FULL                             IPU_MEMORY_OFFSET+0x0040594,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_9__DI1_DATA_CNT_DOWN2_9             IPU_MEMORY_OFFSET+0x0040594,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_9__DI1_DATA_CNT_UP2_9               IPU_MEMORY_OFFSET+0x0040594,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_10__ADDR                            IPU_MEMORY_OFFSET+0x0040598
+#define LPM_MEM_DI1_DW_SET2_10__EMPTY                           IPU_MEMORY_OFFSET+0x0040598,0x00000000
+#define LPM_MEM_DI1_DW_SET2_10__FULL                            IPU_MEMORY_OFFSET+0x0040598,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_10__DI1_DATA_CNT_DOWN2_10           IPU_MEMORY_OFFSET+0x0040598,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_10__DI1_DATA_CNT_UP2_10             IPU_MEMORY_OFFSET+0x0040598,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET2_11__ADDR                            IPU_MEMORY_OFFSET+0x004059C
+#define LPM_MEM_DI1_DW_SET2_11__EMPTY                           IPU_MEMORY_OFFSET+0x004059C,0x00000000
+#define LPM_MEM_DI1_DW_SET2_11__FULL                            IPU_MEMORY_OFFSET+0x004059C,0xffffffff
+#define LPM_MEM_DI1_DW_SET2_11__DI1_DATA_CNT_DOWN2_11           IPU_MEMORY_OFFSET+0x004059C,0x01FF0000
+#define LPM_MEM_DI1_DW_SET2_11__DI1_DATA_CNT_UP2_11             IPU_MEMORY_OFFSET+0x004059C,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_0__ADDR                             IPU_MEMORY_OFFSET+0x00405A0
+#define LPM_MEM_DI1_DW_SET3_0__EMPTY                            IPU_MEMORY_OFFSET+0x00405A0,0x00000000
+#define LPM_MEM_DI1_DW_SET3_0__FULL                             IPU_MEMORY_OFFSET+0x00405A0,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_0__DI1_DATA_CNT_DOWN3_0             IPU_MEMORY_OFFSET+0x00405A0,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_0__DI1_DATA_CNT_UP3_0               IPU_MEMORY_OFFSET+0x00405A0,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_1__ADDR                             IPU_MEMORY_OFFSET+0x00405A4
+#define LPM_MEM_DI1_DW_SET3_1__EMPTY                            IPU_MEMORY_OFFSET+0x00405A4,0x00000000
+#define LPM_MEM_DI1_DW_SET3_1__FULL                             IPU_MEMORY_OFFSET+0x00405A4,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_1__DI1_DATA_CNT_DOWN3_1             IPU_MEMORY_OFFSET+0x00405A4,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_1__DI1_DATA_CNT_UP3_1               IPU_MEMORY_OFFSET+0x00405A4,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_2__ADDR                             IPU_MEMORY_OFFSET+0x00405A8
+#define LPM_MEM_DI1_DW_SET3_2__EMPTY                            IPU_MEMORY_OFFSET+0x00405A8,0x00000000
+#define LPM_MEM_DI1_DW_SET3_2__FULL                             IPU_MEMORY_OFFSET+0x00405A8,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_2__DI1_DATA_CNT_DOWN3_2             IPU_MEMORY_OFFSET+0x00405A8,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_2__DI1_DATA_CNT_UP3_2               IPU_MEMORY_OFFSET+0x00405A8,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_3__ADDR                             IPU_MEMORY_OFFSET+0x00405AC
+#define LPM_MEM_DI1_DW_SET3_3__EMPTY                            IPU_MEMORY_OFFSET+0x00405AC,0x00000000
+#define LPM_MEM_DI1_DW_SET3_3__FULL                             IPU_MEMORY_OFFSET+0x00405AC,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_3__DI1_DATA_CNT_DOWN3_3             IPU_MEMORY_OFFSET+0x00405AC,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_3__DI1_DATA_CNT_UP3_3               IPU_MEMORY_OFFSET+0x00405AC,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_4__ADDR                             IPU_MEMORY_OFFSET+0x00405B0
+#define LPM_MEM_DI1_DW_SET3_4__EMPTY                            IPU_MEMORY_OFFSET+0x00405B0,0x00000000
+#define LPM_MEM_DI1_DW_SET3_4__FULL                             IPU_MEMORY_OFFSET+0x00405B0,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_4__DI1_DATA_CNT_DOWN3_4             IPU_MEMORY_OFFSET+0x00405B0,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_4__DI1_DATA_CNT_UP3_4               IPU_MEMORY_OFFSET+0x00405B0,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_5__ADDR                             IPU_MEMORY_OFFSET+0x00405B4
+#define LPM_MEM_DI1_DW_SET3_5__EMPTY                            IPU_MEMORY_OFFSET+0x00405B4,0x00000000
+#define LPM_MEM_DI1_DW_SET3_5__FULL                             IPU_MEMORY_OFFSET+0x00405B4,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_5__DI1_DATA_CNT_DOWN3_5             IPU_MEMORY_OFFSET+0x00405B4,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_5__DI1_DATA_CNT_UP3_5               IPU_MEMORY_OFFSET+0x00405B4,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_6__ADDR                             IPU_MEMORY_OFFSET+0x00405B8
+#define LPM_MEM_DI1_DW_SET3_6__EMPTY                            IPU_MEMORY_OFFSET+0x00405B8,0x00000000
+#define LPM_MEM_DI1_DW_SET3_6__FULL                             IPU_MEMORY_OFFSET+0x00405B8,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_6__DI1_DATA_CNT_DOWN3_6             IPU_MEMORY_OFFSET+0x00405B8,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_6__DI1_DATA_CNT_UP3_6               IPU_MEMORY_OFFSET+0x00405B8,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_7__ADDR                             IPU_MEMORY_OFFSET+0x00405BC
+#define LPM_MEM_DI1_DW_SET3_7__EMPTY                            IPU_MEMORY_OFFSET+0x00405BC,0x00000000
+#define LPM_MEM_DI1_DW_SET3_7__FULL                             IPU_MEMORY_OFFSET+0x00405BC,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_7__DI1_DATA_CNT_DOWN3_7             IPU_MEMORY_OFFSET+0x00405BC,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_7__DI1_DATA_CNT_UP3_7               IPU_MEMORY_OFFSET+0x00405BC,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_8__ADDR                             IPU_MEMORY_OFFSET+0x00405C0
+#define LPM_MEM_DI1_DW_SET3_8__EMPTY                            IPU_MEMORY_OFFSET+0x00405C0,0x00000000
+#define LPM_MEM_DI1_DW_SET3_8__FULL                             IPU_MEMORY_OFFSET+0x00405C0,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_8__DI1_DATA_CNT_DOWN3_8             IPU_MEMORY_OFFSET+0x00405C0,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_8__DI1_DATA_CNT_UP3_8               IPU_MEMORY_OFFSET+0x00405C0,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_9__ADDR                             IPU_MEMORY_OFFSET+0x00405C4
+#define LPM_MEM_DI1_DW_SET3_9__EMPTY                            IPU_MEMORY_OFFSET+0x00405C4,0x00000000
+#define LPM_MEM_DI1_DW_SET3_9__FULL                             IPU_MEMORY_OFFSET+0x00405C4,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_9__DI1_DATA_CNT_DOWN3_9             IPU_MEMORY_OFFSET+0x00405C4,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_9__DI1_DATA_CNT_UP3_9               IPU_MEMORY_OFFSET+0x00405C4,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_10__ADDR                            IPU_MEMORY_OFFSET+0x00405C8
+#define LPM_MEM_DI1_DW_SET3_10__EMPTY                           IPU_MEMORY_OFFSET+0x00405C8,0x00000000
+#define LPM_MEM_DI1_DW_SET3_10__FULL                            IPU_MEMORY_OFFSET+0x00405C8,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_10__DI1_DATA_CNT_DOWN3_10           IPU_MEMORY_OFFSET+0x00405C8,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_10__DI1_DATA_CNT_UP3_10             IPU_MEMORY_OFFSET+0x00405C8,0x000001FF
+
+#define LPM_MEM_DI1_DW_SET3_11__ADDR                            IPU_MEMORY_OFFSET+0x00405CC
+#define LPM_MEM_DI1_DW_SET3_11__EMPTY                           IPU_MEMORY_OFFSET+0x00405CC,0x00000000
+#define LPM_MEM_DI1_DW_SET3_11__FULL                            IPU_MEMORY_OFFSET+0x00405CC,0xffffffff
+#define LPM_MEM_DI1_DW_SET3_11__DI1_DATA_CNT_DOWN3_11           IPU_MEMORY_OFFSET+0x00405CC,0x01FF0000
+#define LPM_MEM_DI1_DW_SET3_11__DI1_DATA_CNT_UP3_11             IPU_MEMORY_OFFSET+0x00405CC,0x000001FF
+
+#define LPM_MEM_DI1_STP_REP_1__ADDR                             IPU_MEMORY_OFFSET+0x00405D0
+#define LPM_MEM_DI1_STP_REP_1__EMPTY                            IPU_MEMORY_OFFSET+0x00405D0,0x00000000
+#define LPM_MEM_DI1_STP_REP_1__FULL                             IPU_MEMORY_OFFSET+0x00405D0,0xffffffff
+#define LPM_MEM_DI1_STP_REP_1__DI1_STEP_REPEAT_2                IPU_MEMORY_OFFSET+0x00405D0,0x0FFF0000
+#define LPM_MEM_DI1_STP_REP_1__DI1_STEP_REPEAT_1                IPU_MEMORY_OFFSET+0x00405D0,0x00000FFF
+
+#define LPM_MEM_DI1_STP_REP_2__ADDR                             IPU_MEMORY_OFFSET+0x00405D4
+#define LPM_MEM_DI1_STP_REP_2__EMPTY                            IPU_MEMORY_OFFSET+0x00405D4,0x00000000
+#define LPM_MEM_DI1_STP_REP_2__FULL                             IPU_MEMORY_OFFSET+0x00405D4,0xffffffff
+#define LPM_MEM_DI1_STP_REP_2__DI1_STEP_REPEAT_4                IPU_MEMORY_OFFSET+0x00405D4,0x0FFF0000
+#define LPM_MEM_DI1_STP_REP_2__DI1_STEP_REPEAT_3                IPU_MEMORY_OFFSET+0x00405D4,0x00000FFF
+
+#define LPM_MEM_DI1_STP_REP_3__ADDR                             IPU_MEMORY_OFFSET+0x00405D8
+#define LPM_MEM_DI1_STP_REP_3__EMPTY                            IPU_MEMORY_OFFSET+0x00405D8,0x00000000
+#define LPM_MEM_DI1_STP_REP_3__FULL                             IPU_MEMORY_OFFSET+0x00405D8,0xffffffff
+#define LPM_MEM_DI1_STP_REP_3__DI1_STEP_REPEAT_6                IPU_MEMORY_OFFSET+0x00405D8,0x0FFF0000
+#define LPM_MEM_DI1_STP_REP_3__DI1_STEP_REPEAT_5                IPU_MEMORY_OFFSET+0x00405D8,0x00000FFF
+
+#define LPM_MEM_DI1_STP_REP_4__ADDR                             IPU_MEMORY_OFFSET+0x00405DC
+#define LPM_MEM_DI1_STP_REP_4__EMPTY                            IPU_MEMORY_OFFSET+0x00405DC,0x00000000
+#define LPM_MEM_DI1_STP_REP_4__FULL                             IPU_MEMORY_OFFSET+0x00405DC,0xffffffff
+#define LPM_MEM_DI1_STP_REP_4__DI1_STEP_REPEAT_8                IPU_MEMORY_OFFSET+0x00405DC,0x0FFF0000
+#define LPM_MEM_DI1_STP_REP_4__DI1_STEP_REPEAT_7                IPU_MEMORY_OFFSET+0x00405DC,0x00000FFF
+
+#define LPM_MEM_DI1_STP_REP_9__ADDR                             IPU_MEMORY_OFFSET+0x00405E0
+#define LPM_MEM_DI1_STP_REP_9__EMPTY                            IPU_MEMORY_OFFSET+0x00405E0,0x00000000
+#define LPM_MEM_DI1_STP_REP_9__FULL                             IPU_MEMORY_OFFSET+0x00405E0,0xffffffff
+#define LPM_MEM_DI1_STP_REP_9__DI1_STEP_REPEAT_9                IPU_MEMORY_OFFSET+0x00405E0,0x00000FFF
+
+#define LPM_MEM_DI1_SER_CONF__ADDR                              IPU_MEMORY_OFFSET+0x00405E4
+#define LPM_MEM_DI1_SER_CONF__EMPTY                             IPU_MEMORY_OFFSET+0x00405E4,0x00000000
+#define LPM_MEM_DI1_SER_CONF__FULL                              IPU_MEMORY_OFFSET+0x00405E4,0xffffffff
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_1        IPU_MEMORY_OFFSET+0x00405E4,0xF0000000
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_R_0        IPU_MEMORY_OFFSET+0x00405E4,0x0F000000
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_1        IPU_MEMORY_OFFSET+0x00405E4,0x00F00000
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LLA_PNTR_RS_W_0        IPU_MEMORY_OFFSET+0x00405E4,0x000F0000
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_LATCH                  IPU_MEMORY_OFFSET+0x00405E4,0x0000FF00
+#define LPM_MEM_DI1_SER_CONF__DI1_LLA_SER_ACCESS                IPU_MEMORY_OFFSET+0x00405E4,0x00000020
+#define LPM_MEM_DI1_SER_CONF__DI1_SER_CLK_POLARITY              IPU_MEMORY_OFFSET+0x00405E4,0x00000010
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_DATA_POLARITY          IPU_MEMORY_OFFSET+0x00405E4,0x00000008
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_RS_POLARITY            IPU_MEMORY_OFFSET+0x00405E4,0x00000004
+#define LPM_MEM_DI1_SER_CONF__DI1_SERIAL_CS_POLARITY            IPU_MEMORY_OFFSET+0x00405E4,0x00000002
+#define LPM_MEM_DI1_SER_CONF__DI1_WAIT4SERIAL                   IPU_MEMORY_OFFSET+0x00405E4,0x00000001
+
+#define LPM_MEM_DI1_SSC__ADDR                                   IPU_MEMORY_OFFSET+0x00405E8
+#define LPM_MEM_DI1_SSC__EMPTY                                  IPU_MEMORY_OFFSET+0x00405E8,0x00000000
+#define LPM_MEM_DI1_SSC__FULL                                   IPU_MEMORY_OFFSET+0x00405E8,0xffffffff
+#define LPM_MEM_DI1_SSC__DI1_PIN17_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00800000
+#define LPM_MEM_DI1_SSC__DI1_PIN16_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00400000
+#define LPM_MEM_DI1_SSC__DI1_PIN15_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00200000
+#define LPM_MEM_DI1_SSC__DI1_PIN14_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00100000
+#define LPM_MEM_DI1_SSC__DI1_PIN13_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00080000
+#define LPM_MEM_DI1_SSC__DI1_PIN12_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00040000
+#define LPM_MEM_DI1_SSC__DI1_PIN11_ERM                          IPU_MEMORY_OFFSET+0x00405E8,0x00020000
+#define LPM_MEM_DI1_SSC__DI1_CS_ERM                             IPU_MEMORY_OFFSET+0x00405E8,0x00010000
+#define LPM_MEM_DI1_SSC__DI1_WAIT_ON                            IPU_MEMORY_OFFSET+0x00405E8,0x00000020
+#define LPM_MEM_DI1_SSC__DI1_BYTE_EN_RD_IN                      IPU_MEMORY_OFFSET+0x00405E8,0x00000008
+#define LPM_MEM_DI1_SSC__DI1_BYTE_EN_PNTR                       IPU_MEMORY_OFFSET+0x00405E8,0x00000007
+
+#define LPM_MEM_DI1_POL__ADDR                                   IPU_MEMORY_OFFSET+0x00405EC
+#define LPM_MEM_DI1_POL__EMPTY                                  IPU_MEMORY_OFFSET+0x00405EC,0x00000000
+#define LPM_MEM_DI1_POL__FULL                                   IPU_MEMORY_OFFSET+0x00405EC,0xffffffff
+#define LPM_MEM_DI1_POL__DI1_WAIT_POLARITY                      IPU_MEMORY_OFFSET+0x00405EC,0x04000000
+#define LPM_MEM_DI1_POL__DI1_CS1_BYTE_EN_POLARITY               IPU_MEMORY_OFFSET+0x00405EC,0x02000000
+#define LPM_MEM_DI1_POL__DI1_CS0_BYTE_EN_POLARITY               IPU_MEMORY_OFFSET+0x00405EC,0x01000000
+#define LPM_MEM_DI1_POL__DI1_CS1_DATA_POLARITY                  IPU_MEMORY_OFFSET+0x00405EC,0x00800000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_17                    IPU_MEMORY_OFFSET+0x00405EC,0x00400000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_16                    IPU_MEMORY_OFFSET+0x00405EC,0x00200000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_15                    IPU_MEMORY_OFFSET+0x00405EC,0x00100000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_14                    IPU_MEMORY_OFFSET+0x00405EC,0x00080000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_13                    IPU_MEMORY_OFFSET+0x00405EC,0x00040000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_12                    IPU_MEMORY_OFFSET+0x00405EC,0x00020000
+#define LPM_MEM_DI1_POL__DI1_CS1_POLARITY_11                    IPU_MEMORY_OFFSET+0x00405EC,0x00010000
+#define LPM_MEM_DI1_POL__DI1_CS0_DATA_POLARITY                  IPU_MEMORY_OFFSET+0x00405EC,0x00008000
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_17                    IPU_MEMORY_OFFSET+0x00405EC,0x00004000
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_16                    IPU_MEMORY_OFFSET+0x00405EC,0x00002000
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_15                    IPU_MEMORY_OFFSET+0x00405EC,0x00001000
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_14                    IPU_MEMORY_OFFSET+0x00405EC,0x00000800
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_13                    IPU_MEMORY_OFFSET+0x00405EC,0x00000400
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_12                    IPU_MEMORY_OFFSET+0x00405EC,0x00000200
+#define LPM_MEM_DI1_POL__DI1_CS0_POLARITY_11                    IPU_MEMORY_OFFSET+0x00405EC,0x00000100
+#define LPM_MEM_DI1_POL__DI1_DRDY_DATA_POLARITY                 IPU_MEMORY_OFFSET+0x00405EC,0x00000080
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_17                   IPU_MEMORY_OFFSET+0x00405EC,0x00000040
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_16                   IPU_MEMORY_OFFSET+0x00405EC,0x00000020
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_15                   IPU_MEMORY_OFFSET+0x00405EC,0x00000010
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_14                   IPU_MEMORY_OFFSET+0x00405EC,0x00000008
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_13                   IPU_MEMORY_OFFSET+0x00405EC,0x00000004
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_12                   IPU_MEMORY_OFFSET+0x00405EC,0x00000002
+#define LPM_MEM_DI1_POL__DI1_DRDY_POLARITY_11                   IPU_MEMORY_OFFSET+0x00405EC,0x00000001
+
+#define LPM_MEM_DI1_AW0__ADDR                                   IPU_MEMORY_OFFSET+0x00405F0
+#define LPM_MEM_DI1_AW0__EMPTY                                  IPU_MEMORY_OFFSET+0x00405F0,0x00000000
+#define LPM_MEM_DI1_AW0__FULL                                   IPU_MEMORY_OFFSET+0x00405F0,0xffffffff
+#define LPM_MEM_DI1_AW0__DI1_AW_TRIG_SEL                        IPU_MEMORY_OFFSET+0x00405F0,0xF0000000
+#define LPM_MEM_DI1_AW0__DI1_AW_HEND                            IPU_MEMORY_OFFSET+0x00405F0,0x0FFF0000
+#define LPM_MEM_DI1_AW0__DI1_AW_HCOUNT_SEL                      IPU_MEMORY_OFFSET+0x00405F0,0x0000F000
+#define LPM_MEM_DI1_AW0__DI1_AW_HSTART                          IPU_MEMORY_OFFSET+0x00405F0,0x00000FFF
+
+#define LPM_MEM_DI1_AW1__ADDR                                   IPU_MEMORY_OFFSET+0x00405F4
+#define LPM_MEM_DI1_AW1__EMPTY                                  IPU_MEMORY_OFFSET+0x00405F4,0x00000000
+#define LPM_MEM_DI1_AW1__FULL                                   IPU_MEMORY_OFFSET+0x00405F4,0xffffffff
+#define LPM_MEM_DI1_AW1__DI1_AW_VEND                            IPU_MEMORY_OFFSET+0x00405F4,0x0FFF0000
+#define LPM_MEM_DI1_AW1__DI1_AW_VCOUNT_SEL                      IPU_MEMORY_OFFSET+0x00405F4,0x0000F000
+#define LPM_MEM_DI1_AW1__DI1_AW_VSTART                          IPU_MEMORY_OFFSET+0x00405F4,0x00000FFF
+
+#define LPM_MEM_DI1_SCR_CONF__ADDR                              IPU_MEMORY_OFFSET+0x00405F8
+#define LPM_MEM_DI1_SCR_CONF__EMPTY                             IPU_MEMORY_OFFSET+0x00405F8,0x00000000
+#define LPM_MEM_DI1_SCR_CONF__FULL                              IPU_MEMORY_OFFSET+0x00405F8,0xffffffff
+#define LPM_MEM_DI1_SCR_CONF__DI1_SCREEN_HEIGHT                 IPU_MEMORY_OFFSET+0x00405F8,0x00000FFF
+
+#define LPM_MEM_DC_READ_CH_CONF__ADDR                           IPU_MEMORY_OFFSET+0x004061C
+#define LPM_MEM_DC_READ_CH_CONF__EMPTY                          IPU_MEMORY_OFFSET+0x004061C,0x00000000
+#define LPM_MEM_DC_READ_CH_CONF__FULL                           IPU_MEMORY_OFFSET+0x004061C,0xffffffff
+#define LPM_MEM_DC_READ_CH_CONF__TIME_OUT_VALUE                 IPU_MEMORY_OFFSET+0x004061C,0xFFFF0000
+#define LPM_MEM_DC_READ_CH_CONF__CS_ID_3                        IPU_MEMORY_OFFSET+0x004061C,0x00000800
+#define LPM_MEM_DC_READ_CH_CONF__CS_ID_2                        IPU_MEMORY_OFFSET+0x004061C,0x00000400
+#define LPM_MEM_DC_READ_CH_CONF__CS_ID_1                        IPU_MEMORY_OFFSET+0x004061C,0x00000200
+#define LPM_MEM_DC_READ_CH_CONF__CS_ID_0                        IPU_MEMORY_OFFSET+0x004061C,0x00000100
+#define LPM_MEM_DC_READ_CH_CONF__CHAN_MASK_DEFAULT_0            IPU_MEMORY_OFFSET+0x004061C,0x00000040
+#define LPM_MEM_DC_READ_CH_CONF__W_SIZE_0                       IPU_MEMORY_OFFSET+0x004061C,0x00000030
+#define LPM_MEM_DC_READ_CH_CONF__PROG_DISP_ID_0                 IPU_MEMORY_OFFSET+0x004061C,0x0000000C
+#define LPM_MEM_DC_READ_CH_CONF__PROG_DI_ID_0                   IPU_MEMORY_OFFSET+0x004061C,0x00000002
+#define LPM_MEM_DC_READ_CH_CONF__RD_CHANNEL_EN                  IPU_MEMORY_OFFSET+0x004061C,0x00000001
+
+#define LPM_MEM_DC_READ_CH_ADDR__ADDR                           IPU_MEMORY_OFFSET+0x0040620
+#define LPM_MEM_DC_READ_CH_ADDR__EMPTY                          IPU_MEMORY_OFFSET+0x0040620,0x00000000
+#define LPM_MEM_DC_READ_CH_ADDR__FULL                           IPU_MEMORY_OFFSET+0x0040620,0xffffffff
+#define LPM_MEM_DC_READ_CH_ADDR__ST_ADDR_0                      IPU_MEMORY_OFFSET+0x0040620,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x0040624
+#define LPM_MEM_DC_RL0_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040624,0x00000000
+#define LPM_MEM_DC_RL0_CH_0__FULL                               IPU_MEMORY_OFFSET+0x0040624,0xffffffff
+#define LPM_MEM_DC_RL0_CH_0__COD_NL_START_CHAN_0                IPU_MEMORY_OFFSET+0x0040624,0xFF000000
+#define LPM_MEM_DC_RL0_CH_0__COD_NL_PRIORITY_CHAN_0             IPU_MEMORY_OFFSET+0x0040624,0x000F0000
+#define LPM_MEM_DC_RL0_CH_0__COD_NF_START_CHAN_0                IPU_MEMORY_OFFSET+0x0040624,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_0__COD_NF_PRIORITY_CHAN_0             IPU_MEMORY_OFFSET+0x0040624,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x0040628
+#define LPM_MEM_DC_RL1_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040628,0x00000000
+#define LPM_MEM_DC_RL1_CH_0__FULL                               IPU_MEMORY_OFFSET+0x0040628,0xffffffff
+#define LPM_MEM_DC_RL1_CH_0__COD_NFIELD_START_CHAN_0            IPU_MEMORY_OFFSET+0x0040628,0xFF000000
+#define LPM_MEM_DC_RL1_CH_0__COD_NFIELD_PRIORITY_CHAN_0         IPU_MEMORY_OFFSET+0x0040628,0x000F0000
+#define LPM_MEM_DC_RL1_CH_0__COD_EOF_START_CHAN_0               IPU_MEMORY_OFFSET+0x0040628,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_0__COD_EOF_PRIORITY_CHAN_0            IPU_MEMORY_OFFSET+0x0040628,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x004062C
+#define LPM_MEM_DC_RL2_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x004062C,0x00000000
+#define LPM_MEM_DC_RL2_CH_0__FULL                               IPU_MEMORY_OFFSET+0x004062C,0xffffffff
+#define LPM_MEM_DC_RL2_CH_0__COD_EOFIELD_START_CHAN_0           IPU_MEMORY_OFFSET+0x004062C,0xFF000000
+#define LPM_MEM_DC_RL2_CH_0__COD_EOFIELD_PRIORITY_CHAN_0        IPU_MEMORY_OFFSET+0x004062C,0x000F0000
+#define LPM_MEM_DC_RL2_CH_0__COD_EOL_START_CHAN_0               IPU_MEMORY_OFFSET+0x004062C,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_0__COD_EOL_PRIORITY_CHAN_0            IPU_MEMORY_OFFSET+0x004062C,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x0040630
+#define LPM_MEM_DC_RL3_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040630,0x00000000
+#define LPM_MEM_DC_RL3_CH_0__FULL                               IPU_MEMORY_OFFSET+0x0040630,0xffffffff
+#define LPM_MEM_DC_RL3_CH_0__COD_NEW_CHAN_START_CHAN_0          IPU_MEMORY_OFFSET+0x0040630,0xFF000000
+#define LPM_MEM_DC_RL3_CH_0__COD_NEW_CHAN_PRIORITY_CHAN_0       IPU_MEMORY_OFFSET+0x0040630,0x000F0000
+#define LPM_MEM_DC_RL3_CH_0__COD_NEW_ADDR_START_CHAN_0          IPU_MEMORY_OFFSET+0x0040630,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_0__COD_NEW_ADDR_PRIORITY_CHAN_0       IPU_MEMORY_OFFSET+0x0040630,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_0__ADDR                               IPU_MEMORY_OFFSET+0x0040634
+#define LPM_MEM_DC_RL4_CH_0__EMPTY                              IPU_MEMORY_OFFSET+0x0040634,0x00000000
+#define LPM_MEM_DC_RL4_CH_0__FULL                               IPU_MEMORY_OFFSET+0x0040634,0xffffffff
+#define LPM_MEM_DC_RL4_CH_0__COD_NEW_DATA_START_CHAN_0          IPU_MEMORY_OFFSET+0x0040634,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_0__COD_NEW_DATA_PRIORITY_CHAN_0       IPU_MEMORY_OFFSET+0x0040634,0x0000000F
+
+#define LPM_MEM_DC_WR_CH_CONF_1__ADDR                           IPU_MEMORY_OFFSET+0x0040638
+#define LPM_MEM_DC_WR_CH_CONF_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040638,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF_1__FULL                           IPU_MEMORY_OFFSET+0x0040638,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF_1__PROG_START_TIME_1              IPU_MEMORY_OFFSET+0x0040638,0x07FF0000
+#define LPM_MEM_DC_WR_CH_CONF_1__FIELD_MODE_1                   IPU_MEMORY_OFFSET+0x0040638,0x00000200
+#define LPM_MEM_DC_WR_CH_CONF_1__CHAN_MASK_DEFAULT_1            IPU_MEMORY_OFFSET+0x0040638,0x00000100
+#define LPM_MEM_DC_WR_CH_CONF_1__PROG_CHAN_TYP_1                IPU_MEMORY_OFFSET+0x0040638,0x000000E0
+#define LPM_MEM_DC_WR_CH_CONF_1__PROG_DISP_ID_1                 IPU_MEMORY_OFFSET+0x0040638,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF_1__PROG_DI_ID_1                   IPU_MEMORY_OFFSET+0x0040638,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF_1__W_SIZE_1                       IPU_MEMORY_OFFSET+0x0040638,0x00000003
+
+#define LPM_MEM_DC_WR_CH_ADDR_1__ADDR                           IPU_MEMORY_OFFSET+0x004063C
+#define LPM_MEM_DC_WR_CH_ADDR_1__EMPTY                          IPU_MEMORY_OFFSET+0x004063C,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_1__FULL                           IPU_MEMORY_OFFSET+0x004063C,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_1__ST_ADDR_1                      IPU_MEMORY_OFFSET+0x004063C,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x0040640
+#define LPM_MEM_DC_RL0_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040640,0x00000000
+#define LPM_MEM_DC_RL0_CH_1__FULL                               IPU_MEMORY_OFFSET+0x0040640,0xffffffff
+#define LPM_MEM_DC_RL0_CH_1__COD_NL_START_CHAN_1                IPU_MEMORY_OFFSET+0x0040640,0xFF000000
+#define LPM_MEM_DC_RL0_CH_1__COD_NL_PRIORITY_CHAN_1             IPU_MEMORY_OFFSET+0x0040640,0x000F0000
+#define LPM_MEM_DC_RL0_CH_1__COD_NF_START_CHAN_1                IPU_MEMORY_OFFSET+0x0040640,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_1__COD_NF_PRIORITY_CHAN_1             IPU_MEMORY_OFFSET+0x0040640,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x0040644
+#define LPM_MEM_DC_RL1_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040644,0x00000000
+#define LPM_MEM_DC_RL1_CH_1__FULL                               IPU_MEMORY_OFFSET+0x0040644,0xffffffff
+#define LPM_MEM_DC_RL1_CH_1__COD_NFIELD_START_CHAN_1            IPU_MEMORY_OFFSET+0x0040644,0xFF000000
+#define LPM_MEM_DC_RL1_CH_1__COD_NFIELD_PRIORITY_CHAN_1         IPU_MEMORY_OFFSET+0x0040644,0x000F0000
+#define LPM_MEM_DC_RL1_CH_1__COD_EOF_START_CHAN_1               IPU_MEMORY_OFFSET+0x0040644,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_1__COD_EOF_PRIORITY_CHAN_1            IPU_MEMORY_OFFSET+0x0040644,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x0040648
+#define LPM_MEM_DC_RL2_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040648,0x00000000
+#define LPM_MEM_DC_RL2_CH_1__FULL                               IPU_MEMORY_OFFSET+0x0040648,0xffffffff
+#define LPM_MEM_DC_RL2_CH_1__COD_EOFIELD_START_CHAN_1           IPU_MEMORY_OFFSET+0x0040648,0xFF000000
+#define LPM_MEM_DC_RL2_CH_1__COD_EOFIELD_PRIORITY_CHAN_1        IPU_MEMORY_OFFSET+0x0040648,0x000F0000
+#define LPM_MEM_DC_RL2_CH_1__COD_EOL_START_CHAN_1               IPU_MEMORY_OFFSET+0x0040648,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_1__COD_EOL_PRIORITY_CHAN_1            IPU_MEMORY_OFFSET+0x0040648,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x004064C
+#define LPM_MEM_DC_RL3_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x004064C,0x00000000
+#define LPM_MEM_DC_RL3_CH_1__FULL                               IPU_MEMORY_OFFSET+0x004064C,0xffffffff
+#define LPM_MEM_DC_RL3_CH_1__COD_NEW_CHAN_START_CHAN_1          IPU_MEMORY_OFFSET+0x004064C,0xFF000000
+#define LPM_MEM_DC_RL3_CH_1__COD_NEW_CHAN_PRIORITY_CHAN_1       IPU_MEMORY_OFFSET+0x004064C,0x000F0000
+#define LPM_MEM_DC_RL3_CH_1__COD_NEW_ADDR_START_CHAN_1          IPU_MEMORY_OFFSET+0x004064C,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_1__COD_NEW_ADDR_PRIORITY_CHAN_1       IPU_MEMORY_OFFSET+0x004064C,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_1__ADDR                               IPU_MEMORY_OFFSET+0x0040650
+#define LPM_MEM_DC_RL4_CH_1__EMPTY                              IPU_MEMORY_OFFSET+0x0040650,0x00000000
+#define LPM_MEM_DC_RL4_CH_1__FULL                               IPU_MEMORY_OFFSET+0x0040650,0xffffffff
+#define LPM_MEM_DC_RL4_CH_1__COD_NEW_DATA_START_CHAN_1          IPU_MEMORY_OFFSET+0x0040650,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_1__COD_NEW_DATA_PRIORITY_CHAN_1       IPU_MEMORY_OFFSET+0x0040650,0x0000000F
+
+#define LPM_MEM_DC_WR_CH_CONF_2__ADDR                           IPU_MEMORY_OFFSET+0x0040654
+#define LPM_MEM_DC_WR_CH_CONF_2__EMPTY                          IPU_MEMORY_OFFSET+0x0040654,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF_2__FULL                           IPU_MEMORY_OFFSET+0x0040654,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF_2__PROG_START_TIME_2              IPU_MEMORY_OFFSET+0x0040654,0x07FF0000
+#define LPM_MEM_DC_WR_CH_CONF_2__CHAN_MASK_DEFAULT_2            IPU_MEMORY_OFFSET+0x0040654,0x00000100
+#define LPM_MEM_DC_WR_CH_CONF_2__PROG_CHAN_TYP_2                IPU_MEMORY_OFFSET+0x0040654,0x000000E0
+#define LPM_MEM_DC_WR_CH_CONF_2__PROG_DISP_ID_2                 IPU_MEMORY_OFFSET+0x0040654,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF_2__PROG_DI_ID_2                   IPU_MEMORY_OFFSET+0x0040654,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF_2__W_SIZE_2                       IPU_MEMORY_OFFSET+0x0040654,0x00000003
+
+#define LPM_MEM_DC_WR_CH_ADDR_2__ADDR                           IPU_MEMORY_OFFSET+0x0040658
+#define LPM_MEM_DC_WR_CH_ADDR_2__EMPTY                          IPU_MEMORY_OFFSET+0x0040658,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_2__FULL                           IPU_MEMORY_OFFSET+0x0040658,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_2__ST_ADDR_2                      IPU_MEMORY_OFFSET+0x0040658,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x004065C
+#define LPM_MEM_DC_RL0_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x004065C,0x00000000
+#define LPM_MEM_DC_RL0_CH_2__FULL                               IPU_MEMORY_OFFSET+0x004065C,0xffffffff
+#define LPM_MEM_DC_RL0_CH_2__COD_NL_START_CHAN_2                IPU_MEMORY_OFFSET+0x004065C,0xFF000000
+#define LPM_MEM_DC_RL0_CH_2__COD_NL_PRIORITY_CHAN_2             IPU_MEMORY_OFFSET+0x004065C,0x000F0000
+#define LPM_MEM_DC_RL0_CH_2__COD_NF_START_CHAN_2                IPU_MEMORY_OFFSET+0x004065C,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_2__COD_NF_PRIORITY_CHAN_2             IPU_MEMORY_OFFSET+0x004065C,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x0040660
+#define LPM_MEM_DC_RL1_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x0040660,0x00000000
+#define LPM_MEM_DC_RL1_CH_2__FULL                               IPU_MEMORY_OFFSET+0x0040660,0xffffffff
+#define LPM_MEM_DC_RL1_CH_2__COD_NFIELD_START_CHAN_2            IPU_MEMORY_OFFSET+0x0040660,0xFF000000
+#define LPM_MEM_DC_RL1_CH_2__COD_NFIELD_PRIORITY_CHAN_2         IPU_MEMORY_OFFSET+0x0040660,0x000F0000
+#define LPM_MEM_DC_RL1_CH_2__COD_EOF_START_CHAN_2               IPU_MEMORY_OFFSET+0x0040660,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_2__COD_EOF_PRIORITY_CHAN_2            IPU_MEMORY_OFFSET+0x0040660,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x0040664
+#define LPM_MEM_DC_RL2_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x0040664,0x00000000
+#define LPM_MEM_DC_RL2_CH_2__FULL                               IPU_MEMORY_OFFSET+0x0040664,0xffffffff
+#define LPM_MEM_DC_RL2_CH_2__COD_EOFIELD_START_CHAN_2           IPU_MEMORY_OFFSET+0x0040664,0xFF000000
+#define LPM_MEM_DC_RL2_CH_2__COD_EOFIELD_PRIORITY_CHAN_2        IPU_MEMORY_OFFSET+0x0040664,0x000F0000
+#define LPM_MEM_DC_RL2_CH_2__COD_EOL_START_CHAN_2               IPU_MEMORY_OFFSET+0x0040664,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_2__COD_EOL_PRIORITY_CHAN_2            IPU_MEMORY_OFFSET+0x0040664,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x0040668
+#define LPM_MEM_DC_RL3_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x0040668,0x00000000
+#define LPM_MEM_DC_RL3_CH_2__FULL                               IPU_MEMORY_OFFSET+0x0040668,0xffffffff
+#define LPM_MEM_DC_RL3_CH_2__COD_NEW_CHAN_START_CHAN_2          IPU_MEMORY_OFFSET+0x0040668,0xFF000000
+#define LPM_MEM_DC_RL3_CH_2__COD_NEW_CHAN_PRIORITY_CHAN_2       IPU_MEMORY_OFFSET+0x0040668,0x000F0000
+#define LPM_MEM_DC_RL3_CH_2__COD_NEW_ADDR_START_CHAN_2          IPU_MEMORY_OFFSET+0x0040668,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_2__COD_NEW_ADDR_PRIORITY_CHAN_2       IPU_MEMORY_OFFSET+0x0040668,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_2__ADDR                               IPU_MEMORY_OFFSET+0x004066C
+#define LPM_MEM_DC_RL4_CH_2__EMPTY                              IPU_MEMORY_OFFSET+0x004066C,0x00000000
+#define LPM_MEM_DC_RL4_CH_2__FULL                               IPU_MEMORY_OFFSET+0x004066C,0xffffffff
+#define LPM_MEM_DC_RL4_CH_2__COD_NEW_DATA_START_CHAN_2          IPU_MEMORY_OFFSET+0x004066C,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_2__COD_NEW_DATA_PRIORITY_CHAN_2       IPU_MEMORY_OFFSET+0x004066C,0x0000000F
+
+#define LPM_MEM_DC_CMD_CH_CONF_3__ADDR                          IPU_MEMORY_OFFSET+0x0040670
+#define LPM_MEM_DC_CMD_CH_CONF_3__EMPTY                         IPU_MEMORY_OFFSET+0x0040670,0x00000000
+#define LPM_MEM_DC_CMD_CH_CONF_3__FULL                          IPU_MEMORY_OFFSET+0x0040670,0xffffffff
+#define LPM_MEM_DC_CMD_CH_CONF_3__COD_CMND_START_CHAN_RS1_3     IPU_MEMORY_OFFSET+0x0040670,0xFF000000
+#define LPM_MEM_DC_CMD_CH_CONF_3__COD_CMND_START_CHAN_RS0_3     IPU_MEMORY_OFFSET+0x0040670,0x0000FF00
+#define LPM_MEM_DC_CMD_CH_CONF_3__W_SIZE_3                      IPU_MEMORY_OFFSET+0x0040670,0x00000003
+
+#define LPM_MEM_DC_CMD_CH_CONF_4__ADDR                          IPU_MEMORY_OFFSET+0x0040674
+#define LPM_MEM_DC_CMD_CH_CONF_4__EMPTY                         IPU_MEMORY_OFFSET+0x0040674,0x00000000
+#define LPM_MEM_DC_CMD_CH_CONF_4__FULL                          IPU_MEMORY_OFFSET+0x0040674,0xffffffff
+#define LPM_MEM_DC_CMD_CH_CONF_4__COD_CMND_START_CHAN_RS1_4     IPU_MEMORY_OFFSET+0x0040674,0xFF000000
+#define LPM_MEM_DC_CMD_CH_CONF_4__COD_CMND_START_CHAN_RS0_4     IPU_MEMORY_OFFSET+0x0040674,0x0000FF00
+#define LPM_MEM_DC_CMD_CH_CONF_4__W_SIZE_4                      IPU_MEMORY_OFFSET+0x0040674,0x00000003
+
+#define LPM_MEM_DC_WR_CH_CONF_5__ADDR                           IPU_MEMORY_OFFSET+0x0040678
+#define LPM_MEM_DC_WR_CH_CONF_5__EMPTY                          IPU_MEMORY_OFFSET+0x0040678,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF_5__FULL                           IPU_MEMORY_OFFSET+0x0040678,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF_5__PROG_START_TIME_5              IPU_MEMORY_OFFSET+0x0040678,0x07FF0000
+#define LPM_MEM_DC_WR_CH_CONF_5__FIELD_MODE_5                   IPU_MEMORY_OFFSET+0x0040678,0x00000200
+#define LPM_MEM_DC_WR_CH_CONF_5__CHAN_MASK_DEFAULT_5            IPU_MEMORY_OFFSET+0x0040678,0x00000100
+#define LPM_MEM_DC_WR_CH_CONF_5__PROG_CHAN_TYP_5                IPU_MEMORY_OFFSET+0x0040678,0x000000E0
+#define LPM_MEM_DC_WR_CH_CONF_5__PROG_DISP_ID_5                 IPU_MEMORY_OFFSET+0x0040678,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF_5__PROG_DI_ID_5                   IPU_MEMORY_OFFSET+0x0040678,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF_5__W_SIZE_5                       IPU_MEMORY_OFFSET+0x0040678,0x00000003
+
+#define LPM_MEM_DC_WR_CH_ADDR_5__ADDR                           IPU_MEMORY_OFFSET+0x004067C
+#define LPM_MEM_DC_WR_CH_ADDR_5__EMPTY                          IPU_MEMORY_OFFSET+0x004067C,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_5__FULL                           IPU_MEMORY_OFFSET+0x004067C,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_5__ST_ADDR_5                      IPU_MEMORY_OFFSET+0x004067C,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x0040680
+#define LPM_MEM_DC_RL0_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x0040680,0x00000000
+#define LPM_MEM_DC_RL0_CH_5__FULL                               IPU_MEMORY_OFFSET+0x0040680,0xffffffff
+#define LPM_MEM_DC_RL0_CH_5__COD_NL_START_CHAN_5                IPU_MEMORY_OFFSET+0x0040680,0xFF000000
+#define LPM_MEM_DC_RL0_CH_5__COD_NL_PRIORITY_CHAN_5             IPU_MEMORY_OFFSET+0x0040680,0x000F0000
+#define LPM_MEM_DC_RL0_CH_5__COD_NF_START_CHAN_5                IPU_MEMORY_OFFSET+0x0040680,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_5__COD_NF_PRIORITY_CHAN_5             IPU_MEMORY_OFFSET+0x0040680,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x0040684
+#define LPM_MEM_DC_RL1_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x0040684,0x00000000
+#define LPM_MEM_DC_RL1_CH_5__FULL                               IPU_MEMORY_OFFSET+0x0040684,0xffffffff
+#define LPM_MEM_DC_RL1_CH_5__COD_NFIELD_START_CHAN_5            IPU_MEMORY_OFFSET+0x0040684,0xFF000000
+#define LPM_MEM_DC_RL1_CH_5__COD_NFIELD_PRIORITY_CHAN_5         IPU_MEMORY_OFFSET+0x0040684,0x000F0000
+#define LPM_MEM_DC_RL1_CH_5__COD_EOF_START_CHAN_5               IPU_MEMORY_OFFSET+0x0040684,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_5__COD_EOF_PRIORITY_CHAN_5            IPU_MEMORY_OFFSET+0x0040684,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x0040688
+#define LPM_MEM_DC_RL2_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x0040688,0x00000000
+#define LPM_MEM_DC_RL2_CH_5__FULL                               IPU_MEMORY_OFFSET+0x0040688,0xffffffff
+#define LPM_MEM_DC_RL2_CH_5__COD_EOFIELD_START_CHAN_5           IPU_MEMORY_OFFSET+0x0040688,0xFF000000
+#define LPM_MEM_DC_RL2_CH_5__COD_EOFIELD_PRIORITY_CHAN_5        IPU_MEMORY_OFFSET+0x0040688,0x000F0000
+#define LPM_MEM_DC_RL2_CH_5__COD_EOL_START_CHAN_5               IPU_MEMORY_OFFSET+0x0040688,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_5__COD_EOL_PRIORITY_CHAN_5            IPU_MEMORY_OFFSET+0x0040688,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x004068C
+#define LPM_MEM_DC_RL3_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x004068C,0x00000000
+#define LPM_MEM_DC_RL3_CH_5__FULL                               IPU_MEMORY_OFFSET+0x004068C,0xffffffff
+#define LPM_MEM_DC_RL3_CH_5__COD_NEW_CHAN_START_CHAN_5          IPU_MEMORY_OFFSET+0x004068C,0xFF000000
+#define LPM_MEM_DC_RL3_CH_5__COD_NEW_CHAN_PRIORITY_CHAN_5       IPU_MEMORY_OFFSET+0x004068C,0x000F0000
+#define LPM_MEM_DC_RL3_CH_5__COD_NEW_ADDR_START_CHAN_5          IPU_MEMORY_OFFSET+0x004068C,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_5__COD_NEW_ADDR_PRIORITY_CHAN_5       IPU_MEMORY_OFFSET+0x004068C,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_5__ADDR                               IPU_MEMORY_OFFSET+0x0040690
+#define LPM_MEM_DC_RL4_CH_5__EMPTY                              IPU_MEMORY_OFFSET+0x0040690,0x00000000
+#define LPM_MEM_DC_RL4_CH_5__FULL                               IPU_MEMORY_OFFSET+0x0040690,0xffffffff
+#define LPM_MEM_DC_RL4_CH_5__COD_NEW_DATA_START_CHAN_5          IPU_MEMORY_OFFSET+0x0040690,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_5__COD_NEW_DATA_PRIORITY_CHAN_5       IPU_MEMORY_OFFSET+0x0040690,0x0000000F
+
+#define LPM_MEM_DC_WR_CH_CONF_6__ADDR                           IPU_MEMORY_OFFSET+0x0040694
+#define LPM_MEM_DC_WR_CH_CONF_6__EMPTY                          IPU_MEMORY_OFFSET+0x0040694,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF_6__FULL                           IPU_MEMORY_OFFSET+0x0040694,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF_6__PROG_START_TIME_6              IPU_MEMORY_OFFSET+0x0040694,0x07FF0000
+#define LPM_MEM_DC_WR_CH_CONF_6__CHAN_MASK_DEFAULT_6            IPU_MEMORY_OFFSET+0x0040694,0x00000100
+#define LPM_MEM_DC_WR_CH_CONF_6__PROG_CHAN_TYP_6                IPU_MEMORY_OFFSET+0x0040694,0x000000E0
+#define LPM_MEM_DC_WR_CH_CONF_6__PROG_DISP_ID_6                 IPU_MEMORY_OFFSET+0x0040694,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF_6__PROG_DI_ID_6                   IPU_MEMORY_OFFSET+0x0040694,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF_6__W_SIZE_6                       IPU_MEMORY_OFFSET+0x0040694,0x00000003
+
+#define LPM_MEM_DC_WR_CH_ADDR_6__ADDR                           IPU_MEMORY_OFFSET+0x0040698
+#define LPM_MEM_DC_WR_CH_ADDR_6__EMPTY                          IPU_MEMORY_OFFSET+0x0040698,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_6__FULL                           IPU_MEMORY_OFFSET+0x0040698,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_6__ST_ADDR_6                      IPU_MEMORY_OFFSET+0x0040698,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL0_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x004069C
+#define LPM_MEM_DC_RL0_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x004069C,0x00000000
+#define LPM_MEM_DC_RL0_CH_6__FULL                               IPU_MEMORY_OFFSET+0x004069C,0xffffffff
+#define LPM_MEM_DC_RL0_CH_6__COD_NL_START_CHAN_6                IPU_MEMORY_OFFSET+0x004069C,0xFF000000
+#define LPM_MEM_DC_RL0_CH_6__COD_NL_PRIORITY_CHAN_6             IPU_MEMORY_OFFSET+0x004069C,0x000F0000
+#define LPM_MEM_DC_RL0_CH_6__COD_NF_START_CHAN_6                IPU_MEMORY_OFFSET+0x004069C,0x0000FF00
+#define LPM_MEM_DC_RL0_CH_6__COD_NF_PRIORITY_CHAN_6             IPU_MEMORY_OFFSET+0x004069C,0x0000000F
+
+#define LPM_MEM_DC_RL1_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x00406A0
+#define LPM_MEM_DC_RL1_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x00406A0,0x00000000
+#define LPM_MEM_DC_RL1_CH_6__FULL                               IPU_MEMORY_OFFSET+0x00406A0,0xffffffff
+#define LPM_MEM_DC_RL1_CH_6__COD_NFIELD_START_CHAN_6            IPU_MEMORY_OFFSET+0x00406A0,0xFF000000
+#define LPM_MEM_DC_RL1_CH_6__COD_NFIELD_PRIORITY_CHAN_6         IPU_MEMORY_OFFSET+0x00406A0,0x000F0000
+#define LPM_MEM_DC_RL1_CH_6__COD_EOF_START_CHAN_6               IPU_MEMORY_OFFSET+0x00406A0,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_6__COD_EOF_PRIORITY_CHAN_6            IPU_MEMORY_OFFSET+0x00406A0,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x00406A4
+#define LPM_MEM_DC_RL2_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x00406A4,0x00000000
+#define LPM_MEM_DC_RL2_CH_6__FULL                               IPU_MEMORY_OFFSET+0x00406A4,0xffffffff
+#define LPM_MEM_DC_RL2_CH_6__COD_EOFIELD_START_CHAN_6           IPU_MEMORY_OFFSET+0x00406A4,0xFF000000
+#define LPM_MEM_DC_RL2_CH_6__COD_EOFIELD_PRIORITY_CHAN_6        IPU_MEMORY_OFFSET+0x00406A4,0x000F0000
+#define LPM_MEM_DC_RL2_CH_6__COD_EOL_START_CHAN_6               IPU_MEMORY_OFFSET+0x00406A4,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_6__COD_EOL_PRIORITY_CHAN_6            IPU_MEMORY_OFFSET+0x00406A4,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x00406A8
+#define LPM_MEM_DC_RL3_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x00406A8,0x00000000
+#define LPM_MEM_DC_RL3_CH_6__FULL                               IPU_MEMORY_OFFSET+0x00406A8,0xffffffff
+#define LPM_MEM_DC_RL3_CH_6__COD_NEW_CHAN_START_CHAN_6          IPU_MEMORY_OFFSET+0x00406A8,0xFF000000
+#define LPM_MEM_DC_RL3_CH_6__COD_NEW_CHAN_PRIORITY_CHAN_6       IPU_MEMORY_OFFSET+0x00406A8,0x000F0000
+#define LPM_MEM_DC_RL3_CH_6__COD_NEW_ADDR_START_CHAN_6          IPU_MEMORY_OFFSET+0x00406A8,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_6__COD_NEW_ADDR_PRIORITY_CHAN_6       IPU_MEMORY_OFFSET+0x00406A8,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_6__ADDR                               IPU_MEMORY_OFFSET+0x00406AC
+#define LPM_MEM_DC_RL4_CH_6__EMPTY                              IPU_MEMORY_OFFSET+0x00406AC,0x00000000
+#define LPM_MEM_DC_RL4_CH_6__FULL                               IPU_MEMORY_OFFSET+0x00406AC,0xffffffff
+#define LPM_MEM_DC_RL4_CH_6__COD_NEW_DATA_START_CHAN_6          IPU_MEMORY_OFFSET+0x00406AC,0x0000FF00
+#define LPM_MEM_DC_RL4_CH_6__COD_NEW_DATA_PRIORITY_CHAN_6       IPU_MEMORY_OFFSET+0x00406AC,0x0000000F
+
+#define LPM_MEM_DC_WR_CH_CONF1_8__ADDR                          IPU_MEMORY_OFFSET+0x00406B0
+#define LPM_MEM_DC_WR_CH_CONF1_8__EMPTY                         IPU_MEMORY_OFFSET+0x00406B0,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF1_8__FULL                          IPU_MEMORY_OFFSET+0x00406B0,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF1_8__MCU_DISP_ID_8                 IPU_MEMORY_OFFSET+0x00406B0,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF1_8__CHAN_MASK_DEFAULT_8           IPU_MEMORY_OFFSET+0x00406B0,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF1_8__W_SIZE_8                      IPU_MEMORY_OFFSET+0x00406B0,0x00000003
+
+#define LPM_MEM_DC_WR_CH_CONF2_8__ADDR                          IPU_MEMORY_OFFSET+0x00406B4
+#define LPM_MEM_DC_WR_CH_CONF2_8__EMPTY                         IPU_MEMORY_OFFSET+0x00406B4,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF2_8__FULL                          IPU_MEMORY_OFFSET+0x00406B4,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF2_8__NEW_ADDR_SPACE_SA_8           IPU_MEMORY_OFFSET+0x00406B4,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL1_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406B8
+#define LPM_MEM_DC_RL1_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406B8,0x00000000
+#define LPM_MEM_DC_RL1_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406B8,0xffffffff
+#define LPM_MEM_DC_RL1_CH_8__COD_NEW_ADDR_START_CHAN_W_8_1      IPU_MEMORY_OFFSET+0x00406B8,0xFF000000
+#define LPM_MEM_DC_RL1_CH_8__COD_NEW_ADDR_START_CHAN_W_8_0      IPU_MEMORY_OFFSET+0x00406B8,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_8__COD_NEW_ADDR_PRIORITY_CHAN_8       IPU_MEMORY_OFFSET+0x00406B8,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406BC
+#define LPM_MEM_DC_RL2_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406BC,0x00000000
+#define LPM_MEM_DC_RL2_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406BC,0xffffffff
+#define LPM_MEM_DC_RL2_CH_8__COD_NEW_CHAN_START_CHAN_W_8_1      IPU_MEMORY_OFFSET+0x00406BC,0xFF000000
+#define LPM_MEM_DC_RL2_CH_8__COD_NEW_CHAN_START_CHAN_W_8_0      IPU_MEMORY_OFFSET+0x00406BC,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_8__COD_NEW_CHAN_PRIORITY_CHAN_8       IPU_MEMORY_OFFSET+0x00406BC,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406C0
+#define LPM_MEM_DC_RL3_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406C0,0x00000000
+#define LPM_MEM_DC_RL3_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406C0,0xffffffff
+#define LPM_MEM_DC_RL3_CH_8__COD_NEW_DATA_START_CHAN_W_8_1      IPU_MEMORY_OFFSET+0x00406C0,0xFF000000
+#define LPM_MEM_DC_RL3_CH_8__COD_NEW_DATA_START_CHAN_W_8_0      IPU_MEMORY_OFFSET+0x00406C0,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_8__COD_NEW_DATA_PRIORITY_CHAN_8       IPU_MEMORY_OFFSET+0x00406C0,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406C4
+#define LPM_MEM_DC_RL4_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406C4,0x00000000
+#define LPM_MEM_DC_RL4_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406C4,0xffffffff
+#define LPM_MEM_DC_RL4_CH_8__COD_NEW_ADDR_START_CHAN_R_8_1      IPU_MEMORY_OFFSET+0x00406C4,0xFF000000
+#define LPM_MEM_DC_RL4_CH_8__COD_NEW_ADDR_START_CHAN_R_8_0      IPU_MEMORY_OFFSET+0x00406C4,0x0000FF00
+
+#define LPM_MEM_DC_RL5_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406C8
+#define LPM_MEM_DC_RL5_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406C8,0x00000000
+#define LPM_MEM_DC_RL5_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406C8,0xffffffff
+#define LPM_MEM_DC_RL5_CH_8__COD_NEW_CHAN_START_CHAN_R_8_1      IPU_MEMORY_OFFSET+0x00406C8,0xFF000000
+#define LPM_MEM_DC_RL5_CH_8__COD_NEW_CHAN_START_CHAN_R_8_0      IPU_MEMORY_OFFSET+0x00406C8,0x0000FF00
+
+#define LPM_MEM_DC_RL6_CH_8__ADDR                               IPU_MEMORY_OFFSET+0x00406CC
+#define LPM_MEM_DC_RL6_CH_8__EMPTY                              IPU_MEMORY_OFFSET+0x00406CC,0x00000000
+#define LPM_MEM_DC_RL6_CH_8__FULL                               IPU_MEMORY_OFFSET+0x00406CC,0xffffffff
+#define LPM_MEM_DC_RL6_CH_8__COD_NEW_DATA_START_CHAN_R_8_1      IPU_MEMORY_OFFSET+0x00406CC,0xFF000000
+#define LPM_MEM_DC_RL6_CH_8__COD_NEW_DATA_START_CHAN_R_8_0      IPU_MEMORY_OFFSET+0x00406CC,0x0000FF00
+
+#define LPM_MEM_DC_WR_CH_CONF1_9__ADDR                          IPU_MEMORY_OFFSET+0x00406D0
+#define LPM_MEM_DC_WR_CH_CONF1_9__EMPTY                         IPU_MEMORY_OFFSET+0x00406D0,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF1_9__FULL                          IPU_MEMORY_OFFSET+0x00406D0,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF1_9__MCU_DISP_ID_9                 IPU_MEMORY_OFFSET+0x00406D0,0x00000018
+#define LPM_MEM_DC_WR_CH_CONF1_9__CHAN_MASK_DEFAULT_9           IPU_MEMORY_OFFSET+0x00406D0,0x00000004
+#define LPM_MEM_DC_WR_CH_CONF1_9__W_SIZE_9                      IPU_MEMORY_OFFSET+0x00406D0,0x00000003
+
+#define LPM_MEM_DC_WR_CH_CONF2_9__ADDR                          IPU_MEMORY_OFFSET+0x00406D4
+#define LPM_MEM_DC_WR_CH_CONF2_9__EMPTY                         IPU_MEMORY_OFFSET+0x00406D4,0x00000000
+#define LPM_MEM_DC_WR_CH_CONF2_9__FULL                          IPU_MEMORY_OFFSET+0x00406D4,0xffffffff
+#define LPM_MEM_DC_WR_CH_CONF2_9__NEW_ADDR_SPACE_SA_9           IPU_MEMORY_OFFSET+0x00406D4,0x1FFFFFFF
+
+#define LPM_MEM_DC_RL1_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406D8
+#define LPM_MEM_DC_RL1_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406D8,0x00000000
+#define LPM_MEM_DC_RL1_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406D8,0xffffffff
+#define LPM_MEM_DC_RL1_CH_9__COD_NEW_ADDR_START_CHAN_W_9_1      IPU_MEMORY_OFFSET+0x00406D8,0xFF000000
+#define LPM_MEM_DC_RL1_CH_9__COD_NEW_ADDR_START_CHAN_W_9_0      IPU_MEMORY_OFFSET+0x00406D8,0x0000FF00
+#define LPM_MEM_DC_RL1_CH_9__COD_NEW_ADDR_PRIORITY_CHAN_9       IPU_MEMORY_OFFSET+0x00406D8,0x0000000F
+
+#define LPM_MEM_DC_RL2_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406DC
+#define LPM_MEM_DC_RL2_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406DC,0x00000000
+#define LPM_MEM_DC_RL2_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406DC,0xffffffff
+#define LPM_MEM_DC_RL2_CH_9__COD_NEW_CHAN_START_CHAN_W_9_1      IPU_MEMORY_OFFSET+0x00406DC,0xFF000000
+#define LPM_MEM_DC_RL2_CH_9__COD_NEW_CHAN_START_CHAN_W_9_0      IPU_MEMORY_OFFSET+0x00406DC,0x0000FF00
+#define LPM_MEM_DC_RL2_CH_9__COD_NEW_CHAN_PRIORITY_CHAN_9       IPU_MEMORY_OFFSET+0x00406DC,0x0000000F
+
+#define LPM_MEM_DC_RL3_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406E0
+#define LPM_MEM_DC_RL3_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406E0,0x00000000
+#define LPM_MEM_DC_RL3_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406E0,0xffffffff
+#define LPM_MEM_DC_RL3_CH_9__COD_NEW_DATA_START_CHAN_W_9_1      IPU_MEMORY_OFFSET+0x00406E0,0xFF000000
+#define LPM_MEM_DC_RL3_CH_9__COD_NEW_DATA_START_CHAN_W_9_0      IPU_MEMORY_OFFSET+0x00406E0,0x0000FF00
+#define LPM_MEM_DC_RL3_CH_9__COD_NEW_DATA_PRIORITY_CHAN_9       IPU_MEMORY_OFFSET+0x00406E0,0x0000000F
+
+#define LPM_MEM_DC_RL4_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406E4
+#define LPM_MEM_DC_RL4_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406E4,0x00000000
+#define LPM_MEM_DC_RL4_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406E4,0xffffffff
+#define LPM_MEM_DC_RL4_CH_9__COD_NEW_ADDR_START_CHAN_R_9_1      IPU_MEMORY_OFFSET+0x00406E4,0xFF000000
+#define LPM_MEM_DC_RL4_CH_9__COD_NEW_ADDR_START_CHAN_R_9_0      IPU_MEMORY_OFFSET+0x00406E4,0x0000FF00
+
+#define LPM_MEM_DC_RL5_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406E8
+#define LPM_MEM_DC_RL5_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406E8,0x00000000
+#define LPM_MEM_DC_RL5_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406E8,0xffffffff
+#define LPM_MEM_DC_RL5_CH_9__COD_NEW_CHAN_START_CHAN_R_9_1      IPU_MEMORY_OFFSET+0x00406E8,0xFF000000
+#define LPM_MEM_DC_RL5_CH_9__COD_NEW_CHAN_START_CHAN_R_9_0      IPU_MEMORY_OFFSET+0x00406E8,0x0000FF00
+
+#define LPM_MEM_DC_RL6_CH_9__ADDR                               IPU_MEMORY_OFFSET+0x00406EC
+#define LPM_MEM_DC_RL6_CH_9__EMPTY                              IPU_MEMORY_OFFSET+0x00406EC,0x00000000
+#define LPM_MEM_DC_RL6_CH_9__FULL                               IPU_MEMORY_OFFSET+0x00406EC,0xffffffff
+#define LPM_MEM_DC_RL6_CH_9__COD_NEW_DATA_START_CHAN_R_9_1      IPU_MEMORY_OFFSET+0x00406EC,0xFF000000
+#define LPM_MEM_DC_RL6_CH_9__COD_NEW_DATA_START_CHAN_R_9_0      IPU_MEMORY_OFFSET+0x00406EC,0x0000FF00
+
+#define LPM_MEM_DC_GEN__ADDR                                    IPU_MEMORY_OFFSET+0x00406F0
+#define LPM_MEM_DC_GEN__EMPTY                                   IPU_MEMORY_OFFSET+0x00406F0,0x00000000
+#define LPM_MEM_DC_GEN__FULL                                    IPU_MEMORY_OFFSET+0x00406F0,0xffffffff
+#define LPM_MEM_DC_GEN__DC_BK_EN                                IPU_MEMORY_OFFSET+0x00406F0,0x01000000
+#define LPM_MEM_DC_GEN__DC_BKDIV                                IPU_MEMORY_OFFSET+0x00406F0,0x00FF0000
+#define LPM_MEM_DC_GEN__DC_CH5_TYPE                             IPU_MEMORY_OFFSET+0x00406F0,0x00000100
+#define LPM_MEM_DC_GEN__SYNC_PRIORITY_1                         IPU_MEMORY_OFFSET+0x00406F0,0x00000080
+#define LPM_MEM_DC_GEN__SYNC_PRIORITY_5                         IPU_MEMORY_OFFSET+0x00406F0,0x00000040
+#define LPM_MEM_DC_GEN__MASK4CHAN_5                             IPU_MEMORY_OFFSET+0x00406F0,0x00000020
+#define LPM_MEM_DC_GEN__MASK_EN                                 IPU_MEMORY_OFFSET+0x00406F0,0x00000010
+#define LPM_MEM_DC_GEN__SYNC_1_6                                IPU_MEMORY_OFFSET+0x00406F0,0x00000006
+
+#define LPM_MEM_DC_DISP_CONF1_0__ADDR                           IPU_MEMORY_OFFSET+0x00406F4
+#define LPM_MEM_DC_DISP_CONF1_0__EMPTY                          IPU_MEMORY_OFFSET+0x00406F4,0x00000000
+#define LPM_MEM_DC_DISP_CONF1_0__FULL                           IPU_MEMORY_OFFSET+0x00406F4,0xffffffff
+#define LPM_MEM_DC_DISP_CONF1_0__DISP_RD_VALUE_PTR_0            IPU_MEMORY_OFFSET+0x00406F4,0x00000080
+#define LPM_MEM_DC_DISP_CONF1_0__MCU_ACC_LB_MASK_0              IPU_MEMORY_OFFSET+0x00406F4,0x00000040
+#define LPM_MEM_DC_DISP_CONF1_0__ADDR_BE_L_INC_0                IPU_MEMORY_OFFSET+0x00406F4,0x00000030
+#define LPM_MEM_DC_DISP_CONF1_0__ADDR_INCREMENT_0               IPU_MEMORY_OFFSET+0x00406F4,0x0000000C
+#define LPM_MEM_DC_DISP_CONF1_0__DISP_TYP_0                     IPU_MEMORY_OFFSET+0x00406F4,0x00000003
+
+#define LPM_MEM_DC_DISP_CONF1_1__ADDR                           IPU_MEMORY_OFFSET+0x00406F8
+#define LPM_MEM_DC_DISP_CONF1_1__EMPTY                          IPU_MEMORY_OFFSET+0x00406F8,0x00000000
+#define LPM_MEM_DC_DISP_CONF1_1__FULL                           IPU_MEMORY_OFFSET+0x00406F8,0xffffffff
+#define LPM_MEM_DC_DISP_CONF1_1__DISP_RD_VALUE_PTR_1            IPU_MEMORY_OFFSET+0x00406F8,0x00000080
+#define LPM_MEM_DC_DISP_CONF1_1__MCU_ACC_LB_MASK_1              IPU_MEMORY_OFFSET+0x00406F8,0x00000040
+#define LPM_MEM_DC_DISP_CONF1_1__ADDR_BE_L_INC_1                IPU_MEMORY_OFFSET+0x00406F8,0x00000030
+#define LPM_MEM_DC_DISP_CONF1_1__ADDR_INCREMENT_1               IPU_MEMORY_OFFSET+0x00406F8,0x0000000C
+#define LPM_MEM_DC_DISP_CONF1_1__DISP_TYP_1                     IPU_MEMORY_OFFSET+0x00406F8,0x00000003
+
+#define LPM_MEM_DC_DISP_CONF1_2__ADDR                           IPU_MEMORY_OFFSET+0x00406FC
+#define LPM_MEM_DC_DISP_CONF1_2__EMPTY                          IPU_MEMORY_OFFSET+0x00406FC,0x00000000
+#define LPM_MEM_DC_DISP_CONF1_2__FULL                           IPU_MEMORY_OFFSET+0x00406FC,0xffffffff
+#define LPM_MEM_DC_DISP_CONF1_2__DISP_RD_VALUE_PTR_2            IPU_MEMORY_OFFSET+0x00406FC,0x00000080
+#define LPM_MEM_DC_DISP_CONF1_2__MCU_ACC_LB_MASK_2              IPU_MEMORY_OFFSET+0x00406FC,0x00000040
+#define LPM_MEM_DC_DISP_CONF1_2__ADDR_BE_L_INC_2                IPU_MEMORY_OFFSET+0x00406FC,0x00000030
+#define LPM_MEM_DC_DISP_CONF1_2__ADDR_INCREMENT_2               IPU_MEMORY_OFFSET+0x00406FC,0x0000000C
+#define LPM_MEM_DC_DISP_CONF1_2__DISP_TYP_2                     IPU_MEMORY_OFFSET+0x00406FC,0x00000003
+
+#define LPM_MEM_DC_DISP_CONF1_3__ADDR                           IPU_MEMORY_OFFSET+0x0040700
+#define LPM_MEM_DC_DISP_CONF1_3__EMPTY                          IPU_MEMORY_OFFSET+0x0040700,0x00000000
+#define LPM_MEM_DC_DISP_CONF1_3__FULL                           IPU_MEMORY_OFFSET+0x0040700,0xffffffff
+#define LPM_MEM_DC_DISP_CONF1_3__DISP_RD_VALUE_PTR_3            IPU_MEMORY_OFFSET+0x0040700,0x00000080
+#define LPM_MEM_DC_DISP_CONF1_3__MCU_ACC_LB_MASK_3              IPU_MEMORY_OFFSET+0x0040700,0x00000040
+#define LPM_MEM_DC_DISP_CONF1_3__ADDR_BE_L_INC_3                IPU_MEMORY_OFFSET+0x0040700,0x00000030
+#define LPM_MEM_DC_DISP_CONF1_3__ADDR_INCREMENT_3               IPU_MEMORY_OFFSET+0x0040700,0x0000000C
+#define LPM_MEM_DC_DISP_CONF1_3__DISP_TYP_3                     IPU_MEMORY_OFFSET+0x0040700,0x00000003
+
+#define LPM_MEM_DC_DISP_CONF2_0__ADDR                           IPU_MEMORY_OFFSET+0x0040704
+#define LPM_MEM_DC_DISP_CONF2_0__EMPTY                          IPU_MEMORY_OFFSET+0x0040704,0x00000000
+#define LPM_MEM_DC_DISP_CONF2_0__FULL                           IPU_MEMORY_OFFSET+0x0040704,0xffffffff
+#define LPM_MEM_DC_DISP_CONF2_0__SL_0                           IPU_MEMORY_OFFSET+0x0040704,0x1FFFFFFF
+
+#define LPM_MEM_DC_DISP_CONF2_1__ADDR                           IPU_MEMORY_OFFSET+0x0040708
+#define LPM_MEM_DC_DISP_CONF2_1__EMPTY                          IPU_MEMORY_OFFSET+0x0040708,0x00000000
+#define LPM_MEM_DC_DISP_CONF2_1__FULL                           IPU_MEMORY_OFFSET+0x0040708,0xffffffff
+#define LPM_MEM_DC_DISP_CONF2_1__SL_1                           IPU_MEMORY_OFFSET+0x0040708,0x1FFFFFFF
+
+#define LPM_MEM_DC_DISP_CONF2_2__ADDR                           IPU_MEMORY_OFFSET+0x004070C
+#define LPM_MEM_DC_DISP_CONF2_2__EMPTY                          IPU_MEMORY_OFFSET+0x004070C,0x00000000
+#define LPM_MEM_DC_DISP_CONF2_2__FULL                           IPU_MEMORY_OFFSET+0x004070C,0xffffffff
+#define LPM_MEM_DC_DISP_CONF2_2__SL_2                           IPU_MEMORY_OFFSET+0x004070C,0x1FFFFFFF
+
+#define LPM_MEM_DC_DISP_CONF2_3__ADDR                           IPU_MEMORY_OFFSET+0x0040710
+#define LPM_MEM_DC_DISP_CONF2_3__EMPTY                          IPU_MEMORY_OFFSET+0x0040710,0x00000000
+#define LPM_MEM_DC_DISP_CONF2_3__FULL                           IPU_MEMORY_OFFSET+0x0040710,0xffffffff
+#define LPM_MEM_DC_DISP_CONF2_3__SL_3                           IPU_MEMORY_OFFSET+0x0040710,0x1FFFFFFF
+
+#define LPM_MEM_DC_DI0_CONF_1__ADDR                             IPU_MEMORY_OFFSET+0x0040714
+#define LPM_MEM_DC_DI0_CONF_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040714,0x00000000
+#define LPM_MEM_DC_DI0_CONF_1__FULL                             IPU_MEMORY_OFFSET+0x0040714,0xffffffff
+#define LPM_MEM_DC_DI0_CONF_1__DI_READ_DATA_MASK_0              IPU_MEMORY_OFFSET+0x0040714,0xFFFFFFFF
+
+#define LPM_MEM_DC_DI0_CONF_2__ADDR                             IPU_MEMORY_OFFSET+0x0040718
+#define LPM_MEM_DC_DI0_CONF_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040718,0x00000000
+#define LPM_MEM_DC_DI0_CONF_2__FULL                             IPU_MEMORY_OFFSET+0x0040718,0xffffffff
+#define LPM_MEM_DC_DI0_CONF_2__DI_READ_DATA_ACK_VALUE_0         IPU_MEMORY_OFFSET+0x0040718,0xFFFFFFFF
+
+#define LPM_MEM_DC_DI1_CONF_1__ADDR                             IPU_MEMORY_OFFSET+0x004071C
+#define LPM_MEM_DC_DI1_CONF_1__EMPTY                            IPU_MEMORY_OFFSET+0x004071C,0x00000000
+#define LPM_MEM_DC_DI1_CONF_1__FULL                             IPU_MEMORY_OFFSET+0x004071C,0xffffffff
+#define LPM_MEM_DC_DI1_CONF_1__DI_READ_DATA_MASK_1              IPU_MEMORY_OFFSET+0x004071C,0xFFFFFFFF
+
+#define LPM_MEM_DC_DI1_CONF_2__ADDR                             IPU_MEMORY_OFFSET+0x0040720
+#define LPM_MEM_DC_DI1_CONF_2__EMPTY                            IPU_MEMORY_OFFSET+0x0040720,0x00000000
+#define LPM_MEM_DC_DI1_CONF_2__FULL                             IPU_MEMORY_OFFSET+0x0040720,0xffffffff
+#define LPM_MEM_DC_DI1_CONF_2__DI_READ_DATA_ACK_VALUE_1         IPU_MEMORY_OFFSET+0x0040720,0xFFFFFFFF
+
+#define LPM_MEM_DC_MAP_CONF_0__ADDR                             IPU_MEMORY_OFFSET+0x0040724
+#define LPM_MEM_DC_MAP_CONF_0__EMPTY                            IPU_MEMORY_OFFSET+0x0040724,0x00000000
+#define LPM_MEM_DC_MAP_CONF_0__FULL                             IPU_MEMORY_OFFSET+0x0040724,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_1             IPU_MEMORY_OFFSET+0x0040724,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_1             IPU_MEMORY_OFFSET+0x0040724,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_1             IPU_MEMORY_OFFSET+0x0040724,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE2_0             IPU_MEMORY_OFFSET+0x0040724,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE1_0             IPU_MEMORY_OFFSET+0x0040724,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_0__MAPPING_PNTR_BYTE0_0             IPU_MEMORY_OFFSET+0x0040724,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_1__ADDR                             IPU_MEMORY_OFFSET+0x0040728
+#define LPM_MEM_DC_MAP_CONF_1__EMPTY                            IPU_MEMORY_OFFSET+0x0040728,0x00000000
+#define LPM_MEM_DC_MAP_CONF_1__FULL                             IPU_MEMORY_OFFSET+0x0040728,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_3             IPU_MEMORY_OFFSET+0x0040728,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_3             IPU_MEMORY_OFFSET+0x0040728,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_3             IPU_MEMORY_OFFSET+0x0040728,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE2_2             IPU_MEMORY_OFFSET+0x0040728,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE1_2             IPU_MEMORY_OFFSET+0x0040728,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_1__MAPPING_PNTR_BYTE0_2             IPU_MEMORY_OFFSET+0x0040728,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_2__ADDR                             IPU_MEMORY_OFFSET+0x004072C
+#define LPM_MEM_DC_MAP_CONF_2__EMPTY                            IPU_MEMORY_OFFSET+0x004072C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_2__FULL                             IPU_MEMORY_OFFSET+0x004072C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_5             IPU_MEMORY_OFFSET+0x004072C,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_5             IPU_MEMORY_OFFSET+0x004072C,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_5             IPU_MEMORY_OFFSET+0x004072C,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE2_4             IPU_MEMORY_OFFSET+0x004072C,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE1_4             IPU_MEMORY_OFFSET+0x004072C,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_2__MAPPING_PNTR_BYTE0_4             IPU_MEMORY_OFFSET+0x004072C,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_3__ADDR                             IPU_MEMORY_OFFSET+0x0040730
+#define LPM_MEM_DC_MAP_CONF_3__EMPTY                            IPU_MEMORY_OFFSET+0x0040730,0x00000000
+#define LPM_MEM_DC_MAP_CONF_3__FULL                             IPU_MEMORY_OFFSET+0x0040730,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_7             IPU_MEMORY_OFFSET+0x0040730,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_7             IPU_MEMORY_OFFSET+0x0040730,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_7             IPU_MEMORY_OFFSET+0x0040730,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE2_6             IPU_MEMORY_OFFSET+0x0040730,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE1_6             IPU_MEMORY_OFFSET+0x0040730,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_3__MAPPING_PNTR_BYTE0_6             IPU_MEMORY_OFFSET+0x0040730,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_4__ADDR                             IPU_MEMORY_OFFSET+0x0040734
+#define LPM_MEM_DC_MAP_CONF_4__EMPTY                            IPU_MEMORY_OFFSET+0x0040734,0x00000000
+#define LPM_MEM_DC_MAP_CONF_4__FULL                             IPU_MEMORY_OFFSET+0x0040734,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_9             IPU_MEMORY_OFFSET+0x0040734,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_9             IPU_MEMORY_OFFSET+0x0040734,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_9             IPU_MEMORY_OFFSET+0x0040734,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE2_8             IPU_MEMORY_OFFSET+0x0040734,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE1_8             IPU_MEMORY_OFFSET+0x0040734,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_4__MAPPING_PNTR_BYTE0_8             IPU_MEMORY_OFFSET+0x0040734,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_5__ADDR                             IPU_MEMORY_OFFSET+0x0040738
+#define LPM_MEM_DC_MAP_CONF_5__EMPTY                            IPU_MEMORY_OFFSET+0x0040738,0x00000000
+#define LPM_MEM_DC_MAP_CONF_5__FULL                             IPU_MEMORY_OFFSET+0x0040738,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_11            IPU_MEMORY_OFFSET+0x0040738,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_11            IPU_MEMORY_OFFSET+0x0040738,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_11            IPU_MEMORY_OFFSET+0x0040738,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE2_10            IPU_MEMORY_OFFSET+0x0040738,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE1_10            IPU_MEMORY_OFFSET+0x0040738,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_5__MAPPING_PNTR_BYTE0_10            IPU_MEMORY_OFFSET+0x0040738,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_6__ADDR                             IPU_MEMORY_OFFSET+0x004073C
+#define LPM_MEM_DC_MAP_CONF_6__EMPTY                            IPU_MEMORY_OFFSET+0x004073C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_6__FULL                             IPU_MEMORY_OFFSET+0x004073C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_13            IPU_MEMORY_OFFSET+0x004073C,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_13            IPU_MEMORY_OFFSET+0x004073C,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_13            IPU_MEMORY_OFFSET+0x004073C,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE2_12            IPU_MEMORY_OFFSET+0x004073C,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE1_12            IPU_MEMORY_OFFSET+0x004073C,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_6__MAPPING_PNTR_BYTE0_12            IPU_MEMORY_OFFSET+0x004073C,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_7__ADDR                             IPU_MEMORY_OFFSET+0x0040740
+#define LPM_MEM_DC_MAP_CONF_7__EMPTY                            IPU_MEMORY_OFFSET+0x0040740,0x00000000
+#define LPM_MEM_DC_MAP_CONF_7__FULL                             IPU_MEMORY_OFFSET+0x0040740,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_15            IPU_MEMORY_OFFSET+0x0040740,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_15            IPU_MEMORY_OFFSET+0x0040740,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_15            IPU_MEMORY_OFFSET+0x0040740,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE2_14            IPU_MEMORY_OFFSET+0x0040740,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE1_14            IPU_MEMORY_OFFSET+0x0040740,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_7__MAPPING_PNTR_BYTE0_14            IPU_MEMORY_OFFSET+0x0040740,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_8__ADDR                             IPU_MEMORY_OFFSET+0x0040744
+#define LPM_MEM_DC_MAP_CONF_8__EMPTY                            IPU_MEMORY_OFFSET+0x0040744,0x00000000
+#define LPM_MEM_DC_MAP_CONF_8__FULL                             IPU_MEMORY_OFFSET+0x0040744,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE2_17            IPU_MEMORY_OFFSET+0x0040744,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE1_17            IPU_MEMORY_OFFSET+0x0040744,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE0_17            IPU_MEMORY_OFFSET+0x0040744,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE2_16            IPU_MEMORY_OFFSET+0x0040744,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE1_16            IPU_MEMORY_OFFSET+0x0040744,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_8__MAPPING_PNTR_BYTE0_16            IPU_MEMORY_OFFSET+0x0040744,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_9__ADDR                             IPU_MEMORY_OFFSET+0x0040748
+#define LPM_MEM_DC_MAP_CONF_9__EMPTY                            IPU_MEMORY_OFFSET+0x0040748,0x00000000
+#define LPM_MEM_DC_MAP_CONF_9__FULL                             IPU_MEMORY_OFFSET+0x0040748,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE2_19            IPU_MEMORY_OFFSET+0x0040748,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE1_19            IPU_MEMORY_OFFSET+0x0040748,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE0_19            IPU_MEMORY_OFFSET+0x0040748,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE2_18            IPU_MEMORY_OFFSET+0x0040748,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE1_18            IPU_MEMORY_OFFSET+0x0040748,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_9__MAPPING_PNTR_BYTE0_18            IPU_MEMORY_OFFSET+0x0040748,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_10__ADDR                            IPU_MEMORY_OFFSET+0x004074C
+#define LPM_MEM_DC_MAP_CONF_10__EMPTY                           IPU_MEMORY_OFFSET+0x004074C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_10__FULL                            IPU_MEMORY_OFFSET+0x004074C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE2_21           IPU_MEMORY_OFFSET+0x004074C,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE1_21           IPU_MEMORY_OFFSET+0x004074C,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE0_21           IPU_MEMORY_OFFSET+0x004074C,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE2_20           IPU_MEMORY_OFFSET+0x004074C,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE1_20           IPU_MEMORY_OFFSET+0x004074C,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_10__MAPPING_PNTR_BYTE0_20           IPU_MEMORY_OFFSET+0x004074C,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_11__ADDR                            IPU_MEMORY_OFFSET+0x0040750
+#define LPM_MEM_DC_MAP_CONF_11__EMPTY                           IPU_MEMORY_OFFSET+0x0040750,0x00000000
+#define LPM_MEM_DC_MAP_CONF_11__FULL                            IPU_MEMORY_OFFSET+0x0040750,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE2_23           IPU_MEMORY_OFFSET+0x0040750,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE1_23           IPU_MEMORY_OFFSET+0x0040750,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE0_23           IPU_MEMORY_OFFSET+0x0040750,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE2_22           IPU_MEMORY_OFFSET+0x0040750,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE1_22           IPU_MEMORY_OFFSET+0x0040750,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_11__MAPPING_PNTR_BYTE0_22           IPU_MEMORY_OFFSET+0x0040750,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_12__ADDR                            IPU_MEMORY_OFFSET+0x0040754
+#define LPM_MEM_DC_MAP_CONF_12__EMPTY                           IPU_MEMORY_OFFSET+0x0040754,0x00000000
+#define LPM_MEM_DC_MAP_CONF_12__FULL                            IPU_MEMORY_OFFSET+0x0040754,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE2_25           IPU_MEMORY_OFFSET+0x0040754,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE1_25           IPU_MEMORY_OFFSET+0x0040754,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE0_25           IPU_MEMORY_OFFSET+0x0040754,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE2_24           IPU_MEMORY_OFFSET+0x0040754,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE1_24           IPU_MEMORY_OFFSET+0x0040754,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_12__MAPPING_PNTR_BYTE0_24           IPU_MEMORY_OFFSET+0x0040754,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_13__ADDR                            IPU_MEMORY_OFFSET+0x0040758
+#define LPM_MEM_DC_MAP_CONF_13__EMPTY                           IPU_MEMORY_OFFSET+0x0040758,0x00000000
+#define LPM_MEM_DC_MAP_CONF_13__FULL                            IPU_MEMORY_OFFSET+0x0040758,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE2_27           IPU_MEMORY_OFFSET+0x0040758,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE1_27           IPU_MEMORY_OFFSET+0x0040758,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE0_27           IPU_MEMORY_OFFSET+0x0040758,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE2_26           IPU_MEMORY_OFFSET+0x0040758,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE1_26           IPU_MEMORY_OFFSET+0x0040758,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_13__MAPPING_PNTR_BYTE0_26           IPU_MEMORY_OFFSET+0x0040758,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_14__ADDR                            IPU_MEMORY_OFFSET+0x004075C
+#define LPM_MEM_DC_MAP_CONF_14__EMPTY                           IPU_MEMORY_OFFSET+0x004075C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_14__FULL                            IPU_MEMORY_OFFSET+0x004075C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE2_29           IPU_MEMORY_OFFSET+0x004075C,0x7C000000
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE1_29           IPU_MEMORY_OFFSET+0x004075C,0x03E00000
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE0_29           IPU_MEMORY_OFFSET+0x004075C,0x001F0000
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE2_28           IPU_MEMORY_OFFSET+0x004075C,0x00007C00
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE1_28           IPU_MEMORY_OFFSET+0x004075C,0x000003E0
+#define LPM_MEM_DC_MAP_CONF_14__MAPPING_PNTR_BYTE0_28           IPU_MEMORY_OFFSET+0x004075C,0x0000001F
+
+#define LPM_MEM_DC_MAP_CONF_15__ADDR                            IPU_MEMORY_OFFSET+0x0040760
+#define LPM_MEM_DC_MAP_CONF_15__EMPTY                           IPU_MEMORY_OFFSET+0x0040760,0x00000000
+#define LPM_MEM_DC_MAP_CONF_15__FULL                            IPU_MEMORY_OFFSET+0x0040760,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_15__MD_OFFSET_1                     IPU_MEMORY_OFFSET+0x0040760,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_15__MD_MASK_1                       IPU_MEMORY_OFFSET+0x0040760,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_15__MD_OFFSET_0                     IPU_MEMORY_OFFSET+0x0040760,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_15__MD_MASK_0                       IPU_MEMORY_OFFSET+0x0040760,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_16__ADDR                            IPU_MEMORY_OFFSET+0x0040764
+#define LPM_MEM_DC_MAP_CONF_16__EMPTY                           IPU_MEMORY_OFFSET+0x0040764,0x00000000
+#define LPM_MEM_DC_MAP_CONF_16__FULL                            IPU_MEMORY_OFFSET+0x0040764,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_16__MD_OFFSET_3                     IPU_MEMORY_OFFSET+0x0040764,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_16__MD_MASK_3                       IPU_MEMORY_OFFSET+0x0040764,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_16__MD_OFFSET_2                     IPU_MEMORY_OFFSET+0x0040764,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_16__MD_MASK_2                       IPU_MEMORY_OFFSET+0x0040764,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_17__ADDR                            IPU_MEMORY_OFFSET+0x0040768
+#define LPM_MEM_DC_MAP_CONF_17__EMPTY                           IPU_MEMORY_OFFSET+0x0040768,0x00000000
+#define LPM_MEM_DC_MAP_CONF_17__FULL                            IPU_MEMORY_OFFSET+0x0040768,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_17__MD_OFFSET_5                     IPU_MEMORY_OFFSET+0x0040768,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_17__MD_MASK_5                       IPU_MEMORY_OFFSET+0x0040768,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_17__MD_OFFSET_4                     IPU_MEMORY_OFFSET+0x0040768,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_17__MD_MASK_4                       IPU_MEMORY_OFFSET+0x0040768,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_18__ADDR                            IPU_MEMORY_OFFSET+0x004076C
+#define LPM_MEM_DC_MAP_CONF_18__EMPTY                           IPU_MEMORY_OFFSET+0x004076C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_18__FULL                            IPU_MEMORY_OFFSET+0x004076C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_18__MD_OFFSET_7                     IPU_MEMORY_OFFSET+0x004076C,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_18__MD_MASK_7                       IPU_MEMORY_OFFSET+0x004076C,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_18__MD_OFFSET_6                     IPU_MEMORY_OFFSET+0x004076C,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_18__MD_MASK_6                       IPU_MEMORY_OFFSET+0x004076C,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_19__ADDR                            IPU_MEMORY_OFFSET+0x0040770
+#define LPM_MEM_DC_MAP_CONF_19__EMPTY                           IPU_MEMORY_OFFSET+0x0040770,0x00000000
+#define LPM_MEM_DC_MAP_CONF_19__FULL                            IPU_MEMORY_OFFSET+0x0040770,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_19__MD_OFFSET_9                     IPU_MEMORY_OFFSET+0x0040770,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_19__MD_MASK_9                       IPU_MEMORY_OFFSET+0x0040770,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_19__MD_OFFSET_8                     IPU_MEMORY_OFFSET+0x0040770,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_19__MD_MASK_8                       IPU_MEMORY_OFFSET+0x0040770,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_20__ADDR                            IPU_MEMORY_OFFSET+0x0040774
+#define LPM_MEM_DC_MAP_CONF_20__EMPTY                           IPU_MEMORY_OFFSET+0x0040774,0x00000000
+#define LPM_MEM_DC_MAP_CONF_20__FULL                            IPU_MEMORY_OFFSET+0x0040774,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_20__MD_OFFSET_11                    IPU_MEMORY_OFFSET+0x0040774,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_20__MD_MASK_11                      IPU_MEMORY_OFFSET+0x0040774,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_20__MD_OFFSET_10                    IPU_MEMORY_OFFSET+0x0040774,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_20__MD_MASK_10                      IPU_MEMORY_OFFSET+0x0040774,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_21__ADDR                            IPU_MEMORY_OFFSET+0x0040778
+#define LPM_MEM_DC_MAP_CONF_21__EMPTY                           IPU_MEMORY_OFFSET+0x0040778,0x00000000
+#define LPM_MEM_DC_MAP_CONF_21__FULL                            IPU_MEMORY_OFFSET+0x0040778,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_21__MD_OFFSET_13                    IPU_MEMORY_OFFSET+0x0040778,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_21__MD_MASK_13                      IPU_MEMORY_OFFSET+0x0040778,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_21__MD_OFFSET_12                    IPU_MEMORY_OFFSET+0x0040778,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_21__MD_MASK_12                      IPU_MEMORY_OFFSET+0x0040778,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_22__ADDR                            IPU_MEMORY_OFFSET+0x004077C
+#define LPM_MEM_DC_MAP_CONF_22__EMPTY                           IPU_MEMORY_OFFSET+0x004077C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_22__FULL                            IPU_MEMORY_OFFSET+0x004077C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_22__MD_OFFSET_15                    IPU_MEMORY_OFFSET+0x004077C,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_22__MD_MASK_15                      IPU_MEMORY_OFFSET+0x004077C,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_22__MD_OFFSET_14                    IPU_MEMORY_OFFSET+0x004077C,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_22__MD_MASK_14                      IPU_MEMORY_OFFSET+0x004077C,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_23__ADDR                            IPU_MEMORY_OFFSET+0x0040780
+#define LPM_MEM_DC_MAP_CONF_23__EMPTY                           IPU_MEMORY_OFFSET+0x0040780,0x00000000
+#define LPM_MEM_DC_MAP_CONF_23__FULL                            IPU_MEMORY_OFFSET+0x0040780,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_23__MD_OFFSET_17                    IPU_MEMORY_OFFSET+0x0040780,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_23__MD_MASK_17                      IPU_MEMORY_OFFSET+0x0040780,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_23__MD_OFFSET_16                    IPU_MEMORY_OFFSET+0x0040780,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_23__MD_MASK_16                      IPU_MEMORY_OFFSET+0x0040780,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_24__ADDR                            IPU_MEMORY_OFFSET+0x0040784
+#define LPM_MEM_DC_MAP_CONF_24__EMPTY                           IPU_MEMORY_OFFSET+0x0040784,0x00000000
+#define LPM_MEM_DC_MAP_CONF_24__FULL                            IPU_MEMORY_OFFSET+0x0040784,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_24__MD_OFFSET_19                    IPU_MEMORY_OFFSET+0x0040784,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_24__MD_MASK_19                      IPU_MEMORY_OFFSET+0x0040784,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_24__MD_OFFSET_18                    IPU_MEMORY_OFFSET+0x0040784,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_24__MD_MASK_18                      IPU_MEMORY_OFFSET+0x0040784,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_25__ADDR                            IPU_MEMORY_OFFSET+0x0040788
+#define LPM_MEM_DC_MAP_CONF_25__EMPTY                           IPU_MEMORY_OFFSET+0x0040788,0x00000000
+#define LPM_MEM_DC_MAP_CONF_25__FULL                            IPU_MEMORY_OFFSET+0x0040788,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_25__MD_OFFSET_21                    IPU_MEMORY_OFFSET+0x0040788,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_25__MD_MASK_21                      IPU_MEMORY_OFFSET+0x0040788,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_25__MD_OFFSET_20                    IPU_MEMORY_OFFSET+0x0040788,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_25__MD_MASK_20                      IPU_MEMORY_OFFSET+0x0040788,0x000000FF
+
+#define LPM_MEM_DC_MAP_CONF_26__ADDR                            IPU_MEMORY_OFFSET+0x004078C
+#define LPM_MEM_DC_MAP_CONF_26__EMPTY                           IPU_MEMORY_OFFSET+0x004078C,0x00000000
+#define LPM_MEM_DC_MAP_CONF_26__FULL                            IPU_MEMORY_OFFSET+0x004078C,0xffffffff
+#define LPM_MEM_DC_MAP_CONF_26__MD_OFFSET_23                    IPU_MEMORY_OFFSET+0x004078C,0x1F000000
+#define LPM_MEM_DC_MAP_CONF_26__MD_MASK_23                      IPU_MEMORY_OFFSET+0x004078C,0x00FF0000
+#define LPM_MEM_DC_MAP_CONF_26__MD_OFFSET_22                    IPU_MEMORY_OFFSET+0x004078C,0x00001F00
+#define LPM_MEM_DC_MAP_CONF_26__MD_MASK_22                      IPU_MEMORY_OFFSET+0x004078C,0x000000FF
+
+#define LPM_MEM_DC_UGDE0_0__ADDR                                IPU_MEMORY_OFFSET+0x0040790
+#define LPM_MEM_DC_UGDE0_0__EMPTY                               IPU_MEMORY_OFFSET+0x0040790,0x00000000
+#define LPM_MEM_DC_UGDE0_0__FULL                                IPU_MEMORY_OFFSET+0x0040790,0xffffffff
+#define LPM_MEM_DC_UGDE0_0__NF_NL_0                             IPU_MEMORY_OFFSET+0x0040790,0x18000000
+#define LPM_MEM_DC_UGDE0_0__AUTORESTART_0                       IPU_MEMORY_OFFSET+0x0040790,0x04000000
+#define LPM_MEM_DC_UGDE0_0__ODD_EN_0                            IPU_MEMORY_OFFSET+0x0040790,0x02000000
+#define LPM_MEM_DC_UGDE0_0__COD_ODD_START_0                     IPU_MEMORY_OFFSET+0x0040790,0x00FF0000
+#define LPM_MEM_DC_UGDE0_0__COD_EV_START_0                      IPU_MEMORY_OFFSET+0x0040790,0x0000FF00
+#define LPM_MEM_DC_UGDE0_0__COD_EV_PRIORITY_0                   IPU_MEMORY_OFFSET+0x0040790,0x00000078
+#define LPM_MEM_DC_UGDE0_0__ID_CODED_0                          IPU_MEMORY_OFFSET+0x0040790,0x00000007
+
+#define LPM_MEM_DC_UGDE0_1__ADDR                                IPU_MEMORY_OFFSET+0x0040794
+#define LPM_MEM_DC_UGDE0_1__EMPTY                               IPU_MEMORY_OFFSET+0x0040794,0x00000000
+#define LPM_MEM_DC_UGDE0_1__FULL                                IPU_MEMORY_OFFSET+0x0040794,0xffffffff
+#define LPM_MEM_DC_UGDE0_1__STEP_0                              IPU_MEMORY_OFFSET+0x0040794,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE0_2__ADDR                                IPU_MEMORY_OFFSET+0x0040798
+#define LPM_MEM_DC_UGDE0_2__EMPTY                               IPU_MEMORY_OFFSET+0x0040798,0x00000000
+#define LPM_MEM_DC_UGDE0_2__FULL                                IPU_MEMORY_OFFSET+0x0040798,0xffffffff
+#define LPM_MEM_DC_UGDE0_2__OFFSET_DT_0                         IPU_MEMORY_OFFSET+0x0040798,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE0_3__ADDR                                IPU_MEMORY_OFFSET+0x004079C
+#define LPM_MEM_DC_UGDE0_3__EMPTY                               IPU_MEMORY_OFFSET+0x004079C,0x00000000
+#define LPM_MEM_DC_UGDE0_3__FULL                                IPU_MEMORY_OFFSET+0x004079C,0xffffffff
+#define LPM_MEM_DC_UGDE0_3__STEP_REPEAT_0                       IPU_MEMORY_OFFSET+0x004079C,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE1_0__ADDR                                IPU_MEMORY_OFFSET+0x00407A0
+#define LPM_MEM_DC_UGDE1_0__EMPTY                               IPU_MEMORY_OFFSET+0x00407A0,0x00000000
+#define LPM_MEM_DC_UGDE1_0__FULL                                IPU_MEMORY_OFFSET+0x00407A0,0xffffffff
+#define LPM_MEM_DC_UGDE1_0__NF_NL_1                             IPU_MEMORY_OFFSET+0x00407A0,0x18000000
+#define LPM_MEM_DC_UGDE1_0__AUTORESTART_1                       IPU_MEMORY_OFFSET+0x00407A0,0x04000000
+#define LPM_MEM_DC_UGDE1_0__ODD_EN_1                            IPU_MEMORY_OFFSET+0x00407A0,0x02000000
+#define LPM_MEM_DC_UGDE1_0__COD_ODD_START_1                     IPU_MEMORY_OFFSET+0x00407A0,0x00FF0000
+#define LPM_MEM_DC_UGDE1_0__COD_EV_START_1                      IPU_MEMORY_OFFSET+0x00407A0,0x00007F80
+#define LPM_MEM_DC_UGDE1_0__COD_EV_PRIORITY_1                   IPU_MEMORY_OFFSET+0x00407A0,0x00000078
+#define LPM_MEM_DC_UGDE1_0__ID_CODED_1                          IPU_MEMORY_OFFSET+0x00407A0,0x00000007
+
+#define LPM_MEM_DC_UGDE1_1__ADDR                                IPU_MEMORY_OFFSET+0x00407A4
+#define LPM_MEM_DC_UGDE1_1__EMPTY                               IPU_MEMORY_OFFSET+0x00407A4,0x00000000
+#define LPM_MEM_DC_UGDE1_1__FULL                                IPU_MEMORY_OFFSET+0x00407A4,0xffffffff
+#define LPM_MEM_DC_UGDE1_1__STEP_1                              IPU_MEMORY_OFFSET+0x00407A4,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE1_2__ADDR                                IPU_MEMORY_OFFSET+0x00407A8
+#define LPM_MEM_DC_UGDE1_2__EMPTY                               IPU_MEMORY_OFFSET+0x00407A8,0x00000000
+#define LPM_MEM_DC_UGDE1_2__FULL                                IPU_MEMORY_OFFSET+0x00407A8,0xffffffff
+#define LPM_MEM_DC_UGDE1_2__OFFSET_DT_1                         IPU_MEMORY_OFFSET+0x00407A8,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE1_3__ADDR                                IPU_MEMORY_OFFSET+0x00407AC
+#define LPM_MEM_DC_UGDE1_3__EMPTY                               IPU_MEMORY_OFFSET+0x00407AC,0x00000000
+#define LPM_MEM_DC_UGDE1_3__FULL                                IPU_MEMORY_OFFSET+0x00407AC,0xffffffff
+#define LPM_MEM_DC_UGDE1_3__STEP_REPEAT_1                       IPU_MEMORY_OFFSET+0x00407AC,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE2_0__ADDR                                IPU_MEMORY_OFFSET+0x00407B0
+#define LPM_MEM_DC_UGDE2_0__EMPTY                               IPU_MEMORY_OFFSET+0x00407B0,0x00000000
+#define LPM_MEM_DC_UGDE2_0__FULL                                IPU_MEMORY_OFFSET+0x00407B0,0xffffffff
+#define LPM_MEM_DC_UGDE2_0__NF_NL_2                             IPU_MEMORY_OFFSET+0x00407B0,0x18000000
+#define LPM_MEM_DC_UGDE2_0__AUTORESTART_2                       IPU_MEMORY_OFFSET+0x00407B0,0x04000000
+#define LPM_MEM_DC_UGDE2_0__ODD_EN_2                            IPU_MEMORY_OFFSET+0x00407B0,0x02000000
+#define LPM_MEM_DC_UGDE2_0__COD_ODD_START_2                     IPU_MEMORY_OFFSET+0x00407B0,0x00FF0000
+#define LPM_MEM_DC_UGDE2_0__COD_EV_START_2                      IPU_MEMORY_OFFSET+0x00407B0,0x00007F80
+#define LPM_MEM_DC_UGDE2_0__COD_EV_PRIORITY_2                   IPU_MEMORY_OFFSET+0x00407B0,0x00000078
+#define LPM_MEM_DC_UGDE2_0__ID_CODED_2                          IPU_MEMORY_OFFSET+0x00407B0,0x00000007
+
+#define LPM_MEM_DC_UGDE2_1__ADDR                                IPU_MEMORY_OFFSET+0x00407B4
+#define LPM_MEM_DC_UGDE2_1__EMPTY                               IPU_MEMORY_OFFSET+0x00407B4,0x00000000
+#define LPM_MEM_DC_UGDE2_1__FULL                                IPU_MEMORY_OFFSET+0x00407B4,0xffffffff
+#define LPM_MEM_DC_UGDE2_1__STEP_2                              IPU_MEMORY_OFFSET+0x00407B4,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE2_2__ADDR                                IPU_MEMORY_OFFSET+0x00407B8
+#define LPM_MEM_DC_UGDE2_2__EMPTY                               IPU_MEMORY_OFFSET+0x00407B8,0x00000000
+#define LPM_MEM_DC_UGDE2_2__FULL                                IPU_MEMORY_OFFSET+0x00407B8,0xffffffff
+#define LPM_MEM_DC_UGDE2_2__OFFSET_DT_2                         IPU_MEMORY_OFFSET+0x00407B8,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE2_3__ADDR                                IPU_MEMORY_OFFSET+0x00407BC
+#define LPM_MEM_DC_UGDE2_3__EMPTY                               IPU_MEMORY_OFFSET+0x00407BC,0x00000000
+#define LPM_MEM_DC_UGDE2_3__FULL                                IPU_MEMORY_OFFSET+0x00407BC,0xffffffff
+#define LPM_MEM_DC_UGDE2_3__STEP_REPEAT_2                       IPU_MEMORY_OFFSET+0x00407BC,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE3_0__ADDR                                IPU_MEMORY_OFFSET+0x00407C0
+#define LPM_MEM_DC_UGDE3_0__EMPTY                               IPU_MEMORY_OFFSET+0x00407C0,0x00000000
+#define LPM_MEM_DC_UGDE3_0__FULL                                IPU_MEMORY_OFFSET+0x00407C0,0xffffffff
+#define LPM_MEM_DC_UGDE3_0__NF_NL_3                             IPU_MEMORY_OFFSET+0x00407C0,0x18000000
+#define LPM_MEM_DC_UGDE3_0__AUTORESTART_3                       IPU_MEMORY_OFFSET+0x00407C0,0x04000000
+#define LPM_MEM_DC_UGDE3_0__ODD_EN_3                            IPU_MEMORY_OFFSET+0x00407C0,0x02000000
+#define LPM_MEM_DC_UGDE3_0__COD_ODD_START_3                     IPU_MEMORY_OFFSET+0x00407C0,0x00FF0000
+#define LPM_MEM_DC_UGDE3_0__COD_EV_START_3                      IPU_MEMORY_OFFSET+0x00407C0,0x00007F80
+#define LPM_MEM_DC_UGDE3_0__COD_EV_PRIORITY_3                   IPU_MEMORY_OFFSET+0x00407C0,0x00000078
+#define LPM_MEM_DC_UGDE3_0__ID_CODED_3                          IPU_MEMORY_OFFSET+0x00407C0,0x00000007
+
+#define LPM_MEM_DC_UGDE3_1__ADDR                                IPU_MEMORY_OFFSET+0x00407C4
+#define LPM_MEM_DC_UGDE3_1__EMPTY                               IPU_MEMORY_OFFSET+0x00407C4,0x00000000
+#define LPM_MEM_DC_UGDE3_1__FULL                                IPU_MEMORY_OFFSET+0x00407C4,0xffffffff
+#define LPM_MEM_DC_UGDE3_1__STEP_3                              IPU_MEMORY_OFFSET+0x00407C4,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE3_2__ADDR                                IPU_MEMORY_OFFSET+0x00407C8
+#define LPM_MEM_DC_UGDE3_2__EMPTY                               IPU_MEMORY_OFFSET+0x00407C8,0x00000000
+#define LPM_MEM_DC_UGDE3_2__FULL                                IPU_MEMORY_OFFSET+0x00407C8,0xffffffff
+#define LPM_MEM_DC_UGDE3_2__OFFSET_DT_3                         IPU_MEMORY_OFFSET+0x00407C8,0x1FFFFFFF
+
+#define LPM_MEM_DC_UGDE3_3__ADDR                                IPU_MEMORY_OFFSET+0x00407CC
+#define LPM_MEM_DC_UGDE3_3__EMPTY                               IPU_MEMORY_OFFSET+0x00407CC,0x00000000
+#define LPM_MEM_DC_UGDE3_3__FULL                                IPU_MEMORY_OFFSET+0x00407CC,0xffffffff
+#define LPM_MEM_DC_UGDE3_3__STEP_REPEAT_3                       IPU_MEMORY_OFFSET+0x00407CC,0x1FFFFFFF
+
+#define LPM_MEM_DC_LLA0__ADDR                                   IPU_MEMORY_OFFSET+0x00407D0
+#define LPM_MEM_DC_LLA0__EMPTY                                  IPU_MEMORY_OFFSET+0x00407D0,0x00000000
+#define LPM_MEM_DC_LLA0__FULL                                   IPU_MEMORY_OFFSET+0x00407D0,0xffffffff
+#define LPM_MEM_DC_LLA0__MCU_RS_3_0                             IPU_MEMORY_OFFSET+0x00407D0,0xFF000000
+#define LPM_MEM_DC_LLA0__MCU_RS_2_0                             IPU_MEMORY_OFFSET+0x00407D0,0x00FF0000
+#define LPM_MEM_DC_LLA0__MCU_RS_1_0                             IPU_MEMORY_OFFSET+0x00407D0,0x0000FF00
+#define LPM_MEM_DC_LLA0__MCU_RS_0_0                             IPU_MEMORY_OFFSET+0x00407D0,0x000000FF
+
+#define LPM_MEM_DC_LLA1__ADDR                                   IPU_MEMORY_OFFSET+0x00407D4
+#define LPM_MEM_DC_LLA1__EMPTY                                  IPU_MEMORY_OFFSET+0x00407D4,0x00000000
+#define LPM_MEM_DC_LLA1__FULL                                   IPU_MEMORY_OFFSET+0x00407D4,0xffffffff
+#define LPM_MEM_DC_LLA1__MCU_RS_3_1                             IPU_MEMORY_OFFSET+0x00407D4,0xFF000000
+#define LPM_MEM_DC_LLA1__MCU_RS_2_1                             IPU_MEMORY_OFFSET+0x00407D4,0x00FF0000
+#define LPM_MEM_DC_LLA1__MCU_RS_1_1                             IPU_MEMORY_OFFSET+0x00407D4,0x0000FF00
+#define LPM_MEM_DC_LLA1__MCU_RS_0_1                             IPU_MEMORY_OFFSET+0x00407D4,0x000000FF
+
+#define LPM_MEM_DC_R_LLA0__ADDR                                 IPU_MEMORY_OFFSET+0x00407D8
+#define LPM_MEM_DC_R_LLA0__EMPTY                                IPU_MEMORY_OFFSET+0x00407D8,0x00000000
+#define LPM_MEM_DC_R_LLA0__FULL                                 IPU_MEMORY_OFFSET+0x00407D8,0xffffffff
+#define LPM_MEM_DC_R_LLA0__MCU_RS_R_3_0                         IPU_MEMORY_OFFSET+0x00407D8,0xFF000000
+#define LPM_MEM_DC_R_LLA0__MCU_RS_R_2_0                         IPU_MEMORY_OFFSET+0x00407D8,0x00FF0000
+#define LPM_MEM_DC_R_LLA0__MCU_RS_R_1_0                         IPU_MEMORY_OFFSET+0x00407D8,0x0000FF00
+#define LPM_MEM_DC_R_LLA0__MCU_RS_R_0_0                         IPU_MEMORY_OFFSET+0x00407D8,0x000000FF
+
+#define LPM_MEM_DC_R_LLA1__ADDR                                 IPU_MEMORY_OFFSET+0x00407DC
+#define LPM_MEM_DC_R_LLA1__EMPTY                                IPU_MEMORY_OFFSET+0x00407DC,0x00000000
+#define LPM_MEM_DC_R_LLA1__FULL                                 IPU_MEMORY_OFFSET+0x00407DC,0xffffffff
+#define LPM_MEM_DC_R_LLA1__MCU_RS_R_3_1                         IPU_MEMORY_OFFSET+0x00407DC,0xFF000000
+#define LPM_MEM_DC_R_LLA1__MCU_RS_R_2_1                         IPU_MEMORY_OFFSET+0x00407DC,0x00FF0000
+#define LPM_MEM_DC_R_LLA1__MCU_RS_R_1_1                         IPU_MEMORY_OFFSET+0x00407DC,0x0000FF00
+#define LPM_MEM_DC_R_LLA1__MCU_RS_R_0_1                         IPU_MEMORY_OFFSET+0x00407DC,0x000000FF
+
+#define LPM_MEM_DC_WR_CH_ADDR_5_ALT__ADDR                       IPU_MEMORY_OFFSET+0x00407E0
+#define LPM_MEM_DC_WR_CH_ADDR_5_ALT__EMPTY                      IPU_MEMORY_OFFSET+0x00407E0,0x00000000
+#define LPM_MEM_DC_WR_CH_ADDR_5_ALT__FULL                       IPU_MEMORY_OFFSET+0x00407E0,0xffffffff
+#define LPM_MEM_DC_WR_CH_ADDR_5_ALT__ST_ADDR_5_ALT              IPU_MEMORY_OFFSET+0x00407E0,0x1FFFFFFF
+
+#define LPM_MEM_DMFC_RD_CHAN__ADDR                              IPU_MEMORY_OFFSET+0x00405FC
+#define LPM_MEM_DMFC_RD_CHAN__EMPTY                             IPU_MEMORY_OFFSET+0x00405FC,0x00000000
+#define LPM_MEM_DMFC_RD_CHAN__FULL                              IPU_MEMORY_OFFSET+0x00405FC,0xffffffff
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_PPW_C                        IPU_MEMORY_OFFSET+0x00405FC,0x03000000
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_WM_CLR_0                     IPU_MEMORY_OFFSET+0x00405FC,0x00E00000
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_WM_SET_0                     IPU_MEMORY_OFFSET+0x00405FC,0x001C0000
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_WM_EN_0                      IPU_MEMORY_OFFSET+0x00405FC,0x00020000
+#define LPM_MEM_DMFC_RD_CHAN__DMFC_BURST_SIZE_0                 IPU_MEMORY_OFFSET+0x00405FC,0x000000C0
+
+#define LPM_MEM_DMFC_WR_CHAN__ADDR                              IPU_MEMORY_OFFSET+0x0040600
+#define LPM_MEM_DMFC_WR_CHAN__EMPTY                             IPU_MEMORY_OFFSET+0x0040600,0x00000000
+#define LPM_MEM_DMFC_WR_CHAN__FULL                              IPU_MEMORY_OFFSET+0x0040600,0xffffffff
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_BURST_SIZE_2C                IPU_MEMORY_OFFSET+0x0040600,0xC0000000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_FIFO_SIZE_2C                 IPU_MEMORY_OFFSET+0x0040600,0x38000000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_ST_ADDR_2C                   IPU_MEMORY_OFFSET+0x0040600,0x07000000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_BURST_SIZE_1C                IPU_MEMORY_OFFSET+0x0040600,0x00C00000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_FIFO_SIZE_1C                 IPU_MEMORY_OFFSET+0x0040600,0x00380000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_ST_ADDR_1C                   IPU_MEMORY_OFFSET+0x0040600,0x00070000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_BURST_SIZE_2                 IPU_MEMORY_OFFSET+0x0040600,0x0000C000
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_FIFO_SIZE_2                  IPU_MEMORY_OFFSET+0x0040600,0x00003800
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_ST_ADDR_2                    IPU_MEMORY_OFFSET+0x0040600,0x00000700
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_BURST_SIZE_1                 IPU_MEMORY_OFFSET+0x0040600,0x000000C0
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_FIFO_SIZE_1                  IPU_MEMORY_OFFSET+0x0040600,0x00000038
+#define LPM_MEM_DMFC_WR_CHAN__DMFC_ST_ADDR_1                    IPU_MEMORY_OFFSET+0x0040600,0x00000007
+
+#define LPM_MEM_DMFC_WR_CHAN_DEF__ADDR                          IPU_MEMORY_OFFSET+0x0040604
+#define LPM_MEM_DMFC_WR_CHAN_DEF__EMPTY                         IPU_MEMORY_OFFSET+0x0040604,0x00000000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__FULL                          IPU_MEMORY_OFFSET+0x0040604,0xffffffff
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_2C                IPU_MEMORY_OFFSET+0x0040604,0xE0000000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_SET_2C                IPU_MEMORY_OFFSET+0x0040604,0x1C000000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_EN_2C                 IPU_MEMORY_OFFSET+0x0040604,0x02000000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_1C                IPU_MEMORY_OFFSET+0x0040604,0x00E00000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_SET_1C                IPU_MEMORY_OFFSET+0x0040604,0x001C0000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_EN_1C                 IPU_MEMORY_OFFSET+0x0040604,0x00020000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_2                 IPU_MEMORY_OFFSET+0x0040604,0x0000E000
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_SET_2                 IPU_MEMORY_OFFSET+0x0040604,0x00001C00
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_EN_2                  IPU_MEMORY_OFFSET+0x0040604,0x00000200
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_CLR_1                 IPU_MEMORY_OFFSET+0x0040604,0x000000E0
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_SET_1                 IPU_MEMORY_OFFSET+0x0040604,0x0000001C
+#define LPM_MEM_DMFC_WR_CHAN_DEF__DMFC_WM_EN_1                  IPU_MEMORY_OFFSET+0x0040604,0x00000002
+
+#define LPM_MEM_DMFC_DP_CHAN__ADDR                              IPU_MEMORY_OFFSET+0x0040608
+#define LPM_MEM_DMFC_DP_CHAN__EMPTY                             IPU_MEMORY_OFFSET+0x0040608,0x00000000
+#define LPM_MEM_DMFC_DP_CHAN__FULL                              IPU_MEMORY_OFFSET+0x0040608,0xffffffff
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_BURST_SIZE_6F                IPU_MEMORY_OFFSET+0x0040608,0xC0000000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_FIFO_SIZE_6F                 IPU_MEMORY_OFFSET+0x0040608,0x38000000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_ST_ADDR_6F                   IPU_MEMORY_OFFSET+0x0040608,0x07000000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_BURST_SIZE_6B                IPU_MEMORY_OFFSET+0x0040608,0x00C00000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_FIFO_SIZE_6B                 IPU_MEMORY_OFFSET+0x0040608,0x00380000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_ST_ADDR_6B                   IPU_MEMORY_OFFSET+0x0040608,0x00070000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_BURST_SIZE_5F                IPU_MEMORY_OFFSET+0x0040608,0x0000C000
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_FIFO_SIZE_5F                 IPU_MEMORY_OFFSET+0x0040608,0x00003800
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_ST_ADDR_5F                   IPU_MEMORY_OFFSET+0x0040608,0x00000700
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_BURST_SIZE_5B                IPU_MEMORY_OFFSET+0x0040608,0x000000C0
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_FIFO_SIZE_5B                 IPU_MEMORY_OFFSET+0x0040608,0x00000038
+#define LPM_MEM_DMFC_DP_CHAN__DMFC_ST_ADDR_5B                   IPU_MEMORY_OFFSET+0x0040608,0x00000007
+
+#define LPM_MEM_DMFC_DP_CHAN_DEF__ADDR                          IPU_MEMORY_OFFSET+0x004060C
+#define LPM_MEM_DMFC_DP_CHAN_DEF__EMPTY                         IPU_MEMORY_OFFSET+0x004060C,0x00000000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__FULL                          IPU_MEMORY_OFFSET+0x004060C,0xffffffff
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_6F                IPU_MEMORY_OFFSET+0x004060C,0xE0000000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_SET_6F                IPU_MEMORY_OFFSET+0x004060C,0x1C000000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_EN_6F                 IPU_MEMORY_OFFSET+0x004060C,0x02000000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_6B                IPU_MEMORY_OFFSET+0x004060C,0x00E00000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_SET_6B                IPU_MEMORY_OFFSET+0x004060C,0x001C0000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_EN_6B                 IPU_MEMORY_OFFSET+0x004060C,0x00020000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_5F                IPU_MEMORY_OFFSET+0x004060C,0x0000E000
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_SET_5F                IPU_MEMORY_OFFSET+0x004060C,0x00001C00
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_EN_5F                 IPU_MEMORY_OFFSET+0x004060C,0x00000200
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_CLR_5B                IPU_MEMORY_OFFSET+0x004060C,0x000000E0
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_SET_5B                IPU_MEMORY_OFFSET+0x004060C,0x0000001C
+#define LPM_MEM_DMFC_DP_CHAN_DEF__DMFC_WM_EN_5B                 IPU_MEMORY_OFFSET+0x004060C,0x00000002
+
+#define LPM_MEM_DMFC_GENERAL1__ADDR                             IPU_MEMORY_OFFSET+0x0040610
+#define LPM_MEM_DMFC_GENERAL1__EMPTY                            IPU_MEMORY_OFFSET+0x0040610,0x00000000
+#define LPM_MEM_DMFC_GENERAL1__FULL                             IPU_MEMORY_OFFSET+0x0040610,0xffffffff
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_9                       IPU_MEMORY_OFFSET+0x0040610,0x01000000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_6F                      IPU_MEMORY_OFFSET+0x0040610,0x00800000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_6B                      IPU_MEMORY_OFFSET+0x0040610,0x00400000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_5F                      IPU_MEMORY_OFFSET+0x0040610,0x00200000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_5B                      IPU_MEMORY_OFFSET+0x0040610,0x00100000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_4                       IPU_MEMORY_OFFSET+0x0040610,0x00080000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_3                       IPU_MEMORY_OFFSET+0x0040610,0x00040000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_2                       IPU_MEMORY_OFFSET+0x0040610,0x00020000
+#define LPM_MEM_DMFC_GENERAL1__WAIT4EOT_1                       IPU_MEMORY_OFFSET+0x0040610,0x00010000
+#define LPM_MEM_DMFC_GENERAL1__DMFC_WM_CLR_9                    IPU_MEMORY_OFFSET+0x0040610,0x0000E000
+#define LPM_MEM_DMFC_GENERAL1__DMFC_WM_SET_9                    IPU_MEMORY_OFFSET+0x0040610,0x00001C00
+#define LPM_MEM_DMFC_GENERAL1__DMFC_WM_EN_9                     IPU_MEMORY_OFFSET+0x0040610,0x00000200
+#define LPM_MEM_DMFC_GENERAL1__DMFC_BURST_SIZE_9                IPU_MEMORY_OFFSET+0x0040610,0x00000060
+#define LPM_MEM_DMFC_GENERAL1__DMFC_DCDP_SYNC_PR                IPU_MEMORY_OFFSET+0x0040610,0x00000003
+
+#define LPM_MEM_DMFC_GENERAL2__ADDR                             IPU_MEMORY_OFFSET+0x0040614
+#define LPM_MEM_DMFC_GENERAL2__EMPTY                            IPU_MEMORY_OFFSET+0x0040614,0x00000000
+#define LPM_MEM_DMFC_GENERAL2__FULL                             IPU_MEMORY_OFFSET+0x0040614,0xffffffff
+#define LPM_MEM_DMFC_GENERAL2__DMFC_FRAME_HEIGHT_RD             IPU_MEMORY_OFFSET+0x0040614,0x1FFF0000
+#define LPM_MEM_DMFC_GENERAL2__DMFC_FRAME_WIDTH_RD              IPU_MEMORY_OFFSET+0x0040614,0x00001FFF
+
+#define LPM_MEM_DMFC_IC_CTRL__ADDR                              IPU_MEMORY_OFFSET+0x0040618
+#define LPM_MEM_DMFC_IC_CTRL__EMPTY                             IPU_MEMORY_OFFSET+0x0040618,0x00000000
+#define LPM_MEM_DMFC_IC_CTRL__FULL                              IPU_MEMORY_OFFSET+0x0040618,0xffffffff
+#define LPM_MEM_DMFC_IC_CTRL__DMFC_IC_FRAME_HEIGHT_RD           IPU_MEMORY_OFFSET+0x0040618,0xFFF80000
+#define LPM_MEM_DMFC_IC_CTRL__DMFC_IC_FRAME_WIDTH_RD            IPU_MEMORY_OFFSET+0x0040618,0x0007FFC0
+#define LPM_MEM_DMFC_IC_CTRL__DMFC_IC_PPW_C                     IPU_MEMORY_OFFSET+0x0040618,0x00000030
+#define LPM_MEM_DMFC_IC_CTRL__DMFC_IC_IN_PORT                   IPU_MEMORY_OFFSET+0x0040618,0x00000007
+
+
+#endif
+
diff --git a/arch/arm/include/asm/arch-mx6/mx6_plugin.S b/arch/arm/include/asm/arch-mx6/mx6_plugin.S
index 1560a65..0df3ee2 100644
--- a/arch/arm/include/asm/arch-mx6/mx6_plugin.S
+++ b/arch/arm/include/asm/arch-mx6/mx6_plugin.S
@@ -35,9 +35,14 @@ plugin_start:
 
 	push    {r0-r4, lr}
 
-	imx6_ddr_setting
-	imx6_clock_gating
-	imx6_qos_setting
+    /*johnli add*/
+    #ifdef CONFIG_PLUGIN_ADD
+    
+	imx6_plugin_add 
+    #endif
+    	imx6_ddr_setting
+		imx6_clock_gating
+		imx6_qos_setting
 
 /*
  * The following is to fill in those arguments for this ROM function
diff --git a/arch/arm/include/asm/imx-common/imx_pwm.h b/arch/arm/include/asm/imx-common/imx_pwm.h
new file mode 100644
index 0000000..2e4a52a
--- /dev/null
+++ b/arch/arm/include/asm/imx-common/imx_pwm.h
@@ -0,0 +1,37 @@
+/*
+ * Copyright (C) 2011 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __IMX_PWM_H__
+#define __IMX_PWM_H__
+
+struct pwm_device {
+	unsigned long mmio_base;
+	unsigned int pwm_id;
+	int pwmo_invert;
+	void (*enable_pwm_pad)(void);
+	void (*disable_pwm_pad)(void);
+	void (*enable_pwm_clk)(void);
+	void (*disable_pwm_clk)(void);
+};
+
+int imx_pwm_config(struct pwm_device pwm, int duty_ns, int period_ns);
+int imx_pwm_enable(struct pwm_device pwm);
+int imx_pwm_disable(struct pwm_device pwm);
+
+#endif
diff --git a/arch/arm/include/asm/imx-common/mxc_ipu.h b/arch/arm/include/asm/imx-common/mxc_ipu.h
new file mode 100644
index 0000000..18d7d6b
--- /dev/null
+++ b/arch/arm/include/asm/imx-common/mxc_ipu.h
@@ -0,0 +1,30 @@
+/*
+ * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+*/
+
+#ifndef _MXC_IPU_H__
+#define _MXC_IPU_H__
+#include <linux/types.h>
+
+int ipu_display_setup(void);
+int display_clk_config(u32 clk_type, u32 freq);
+
+#endif
diff --git a/board/freescale/mx6advantech/Kconfig b/board/freescale/mx6advantech/Kconfig
index f7cecfd..37c4529 100755
--- a/board/freescale/mx6advantech/Kconfig
+++ b/board/freescale/mx6advantech/Kconfig
@@ -58,6 +58,18 @@ config SYS_CONFIG_NAME
 	default "mx6ubc220"
 
 endif
+if TARGET_MX6TPC71WN10PA_1G
+
+config SYS_CONFIG_NAME
+	default "mx6tpc71wn10pa"
+
+endif
+if TARGET_MX6TPC71WN21PA_2G
+
+config SYS_CONFIG_NAME
+	default "mx6tpc71wn21pa"
+
+endif
 if TARGET_MX6ROM3420A1_1G
 
 config SYS_CONFIG_NAME
@@ -130,22 +142,17 @@ config SYS_CONFIG_NAME
         default "mx6rom7421"
 
 endif
-if TARGET_MX6EBCGF06A1_512M
-
-config SYS_CONFIG_NAME
-        default "mx6ebcgf06"
-
-endif
 if TARGET_MX6WISE3310A1_1G
 
 config SYS_CONFIG_NAME
 	default "mx6wise3310"
 
 endif
-if TARGET_MX6RSB3430A1_1G
+if TARGET_MX6WISE710A1_1G
 
 config SYS_CONFIG_NAME
-	default "mx6rsb3430"
+	default "mx6wise710"
+
 endif
 if TARGET_MX6RSB6410A1_1G
 
@@ -171,22 +178,10 @@ config SYS_CONFIG_NAME
         default "mx6rsb6410"
 
 endif
-if TARGET_MX6EBCGF66A1_2G
-
-config SYS_CONFIG_NAME
-        default "mx6ebcgf66"
-
-endif
 if TARGET_MX6EBCRB01A1_1G
 
 config SYS_CONFIG_NAME
 	default "mx6ebcrb01"
 
 endif
-if TARGET_MX6EBCJF02A1_1G
-
-config SYS_CONFIG_NAME
-	default "mx6ebcjf02"
-
-endif
 
diff --git a/board/freescale/mx6advantech/Makefile b/board/freescale/mx6advantech/Makefile
old mode 100644
new mode 100755
diff --git a/board/freescale/mx6advantech/mx6advantech.c b/board/freescale/mx6advantech/mx6advantech.c
index c821068..786c770 100755
--- a/board/freescale/mx6advantech/mx6advantech.c
+++ b/board/freescale/mx6advantech/mx6advantech.c
@@ -48,6 +48,11 @@
 #include <imx_spi.h>
 #endif
 
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+#include <asm/imx-common/imx_pwm.h>
+#include <asm/imx-common/mxc_ipu.h>
+#endif
+
 DECLARE_GLOBAL_DATA_PTR;
 
 #define UART_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
@@ -207,11 +212,13 @@ static void setup_iomux_enet(void)
 {
 	imx_iomux_v3_setup_multiple_pads(enet_pads, ARRAY_SIZE(enet_pads));
 
+#ifndef CONFIG_TARGET_MX6WISE710A1_1G
 	/* Reset AR8031 PHY */
 	gpio_direction_output(IMX_GPIO_NR(1, 25) , 0);
 	mdelay(10);
 	gpio_set_value(IMX_GPIO_NR(1, 25), 1);
 	udelay(100);
+#endif 
 }
 
 static iomux_v3_cfg_t const usdhc2_pads[] = {
@@ -347,6 +354,28 @@ iomux_v3_cfg_t const di0_pads[] = {
 	MX6_PAD_DI0_PIN3__IPU1_DI0_PIN03,		/* DISP0_VSYNC */
 };
 
+#ifdef CONFIG_TARGET_MX6WISE710A1_1G
+static iomux_v3_cfg_t const gpio_pads[] = {
+	MX6_PAD_ENET_RXD0__GPIO1_IO27	| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO1(GPIO27) */
+	MX6_PAD_ENET_TXD1__GPIO1_IO29	| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO2(GPIO29) */
+	MX6_PAD_ENET_CRS_DV__GPIO1_IO25	| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO3(GPIO25) */
+	MX6_PAD_ENET_TXD0__GPIO1_IO30	| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO4(GPIO30) */
+	MX6_PAD_GPIO_19__GPIO4_IO05		| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO5(GPIO101) */
+	MX6_PAD_GPIO_7__GPIO1_IO07		| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO6(GPIO7) */
+	MX6_PAD_GPIO_8__GPIO1_IO08		| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO7(GPIO8) */
+	MX6_PAD_GPIO_18__GPIO7_IO13		| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO8(GPIO205) */
+};
+
+static void setup_iomux_gpio(void)
+{
+	imx_iomux_v3_setup_multiple_pads(gpio_pads, ARRAY_SIZE(gpio_pads));
+
+	gpio_request(IMX_GPIO_NR(7, 12), "GPIO DEBUG LED");
+	gpio_direction_output(IMX_GPIO_NR(7, 12), 1);
+	gpio_free(IMX_GPIO_NR(7, 12));
+}
+#endif
+
 #ifdef CONFIG_SWITCH_DEBUG_PORT_TO_UART1
 iomux_v3_cfg_t const uart1_switch_pads[] = {
 	MX6_PAD_SD3_CLK__GPIO7_IO03 | MUX_PAD_CTRL(NO_PAD_CTRL),
@@ -701,6 +730,34 @@ int mx6_rgmii_rework(struct phy_device *phydev)
 {
 	unsigned short val;
 
+#ifdef CONFIG_TARGET_MX6WISE710A1_1G
+	/* To enable AR8031 ouput a 125MHz clk from CLK_25M */
+	phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x7);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4007);
+
+	val = phy_read(phydev, MDIO_DEVAD_NONE, 0xe);
+	val &= 0xffe3;
+	val |= 0x18;
+	phy_write(phydev, MDIO_DEVAD_NONE, 0xe, val);
+
+	/* introduce tx clock delay */
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x5);
+	val = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
+	val |= 0x0100;
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, val);
+
+/* jixu modify @2017.12.10
+ * to set PHY kabel led flash mode */
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x0007);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x002c);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1c, 0x9246);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1a, 0x0091);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x0000);
+/* jixu modify end */
+#endif
+
+#if defined(CONFIG_TARGET_MX6TPC71WN10PA_1G) || defined(CONFIG_TARGET_MX6TPC71WN21PA_2G)
 	/* To enable AR8031 ouput a 125MHz clk from CLK_25M */
 	phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x7);
 	phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
@@ -717,6 +774,15 @@ int mx6_rgmii_rework(struct phy_device *phydev)
 	val |= 0x0100;
 	phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, val);
 
+/* jixu modify @2017.12.10
+ * to set PHY kabel led flash mode */
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x0d04);
+	//phy_write(phydev, MDIO_DEVAD_NONE, 0x10, 0x4848);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x10, 0x0800);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x0000);
+/* jixu modify end */
+#endif
+
 	return 0;
 }
 
@@ -878,6 +944,39 @@ static void setup_display(void)
 }
 #endif /* CONFIG_VIDEO_IPUV3 */
 
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+#ifdef IPU_OUTPUT_MODE_LVDS
+#ifndef CONFIG_ADVANTECH
+static void setup_lvds_iomux(void)
+{
+	struct pwm_device pwm = {
+		.pwm_id = 0,
+		.pwmo_invert = 0,
+	};
+
+	imx_pwm_config(pwm, 25000, 50000);
+	imx_pwm_enable(pwm);
+
+	/* GPIO backlight */
+	imx_iomux_v3_setup_pad(MX6_PAD_SD1_DAT3__PWM1_OUT | MUX_PAD_CTRL(NO_PAD_CTRL));
+	/* LVDS panel CABC_EN */
+	imx_iomux_v3_setup_pad(MX6_PAD_NANDF_CS2__GPIO6_IO15 | MUX_PAD_CTRL(NO_PAD_CTRL));
+	imx_iomux_v3_setup_pad(MX6_PAD_NANDF_CS3__GPIO6_IO16 | MUX_PAD_CTRL(NO_PAD_CTRL));
+
+	/*
+	 * Set LVDS panel CABC_EN to low to disable
+	 * CABC function. This function will turn backlight
+	 * automatically according to display content, so
+	 * simply disable it to get rid of annoying unstable
+	 * backlight phenomena.
+	 */
+	gpio_direction_output(IMX_GPIO_NR(6, 15), 0);
+	gpio_direction_output(IMX_GPIO_NR(6, 16), 0);
+}
+#endif /* CONFIG_ADVANTECH*/
+#endif /* IPU_OUTPUT_MODE_LVDS */
+#endif /* CONFIG_UBOOT_LOGO_ENABLE */
+
 /*
  * Do not overwrite the console
  * Use always serial for U-Boot console
@@ -973,6 +1072,9 @@ int board_ehci_power(int port, int on)
 
 int board_early_init_f(void)
 {
+#if defined(CONFIG_TARGET_MX6WISE710A1_1G)
+	setup_iomux_gpio();
+#endif
 	setup_iomux_uart();
 #if defined(CONFIG_VIDEO_IPUV3)
 	setup_display();
@@ -995,157 +1097,53 @@ int board_early_init_f(void)
 #if defined (CONFIG_ADVANTECH) && defined(CONFIG_SUPPORT_LVDS)
 void setup_lvds_init(void)
 {
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	imx_iomux_v3_setup_pad(IOMUX_LCD_BKLT_PWM | MUX_PAD_CTRL(NO_PAD_CTRL)); /* LCD_BKLT_PWM */
+	imx_iomux_v3_setup_pad(IOMUX_LCD_BKLT_EN | MUX_PAD_CTRL(NO_PAD_CTRL)); /* LCD_BKLT_EN */
+	imx_iomux_v3_setup_pad(IOMUX_LCD_VDD_EN | MUX_PAD_CTRL(NO_PAD_CTRL)); /* LCD_VDD_EN */
+#else
 	imx_iomux_v3_setup_pad(IOMUX_LCD_BKLT_PWM); /* LCD_BKLT_PWM */
 	imx_iomux_v3_setup_pad(IOMUX_LCD_BKLT_EN); /* LCD_BKLT_EN */
 	imx_iomux_v3_setup_pad(IOMUX_LCD_VDD_EN); /* LCD_VDD_EN */
-#ifdef IOMUX_VDD_BKLT_EN
-	imx_iomux_v3_setup_pad(IOMUX_VDD_BKLT_EN); /* VDD_BKLT_EN */
-#endif
-	/* LCD_BKLT_EN - disable backlight */
-#ifdef LCD_BKLT_EN_INVERT
-	gpio_direction_output(LCD_BKLT_EN, 1);
-#else
-	gpio_direction_output(LCD_BKLT_EN, 0);
 #endif
-	mdelay(10);
-	/* LCD_BKLT_PWM - disable pwm */
-#ifdef LCD_BKLT_PWM_INVERT
-	gpio_direction_output(LCD_BKLT_PWM, 1);
-#else
-	gpio_direction_output(LCD_BKLT_PWM, 0);
-#endif
-	mdelay(10);
-	/* VDD_BKLT_EN - disable backight VDD */
-#ifdef IOMUX_VDD_BKLT_EN
-#ifdef VDD_BKLT_EN_INVERT
-	gpio_direction_output(VDD_BKLT_EN, 1);
+
+	/* LCD_VDD_EN - disable VDD */
+#ifdef LCD_VDD_EN_VALUE
+	gpio_direction_output(LCD_VDD_EN, LCD_VDD_EN_VALUE);
 #else
-	gpio_direction_output(VDD_BKLT_EN, 0);
-#endif
-	mdelay(200);
-#endif
-	/* LCD_VDD_EN - disable display VDD */
-#ifdef LCD_VDD_EN_INVERT
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
 	gpio_direction_output(LCD_VDD_EN, 1);
 #else
 	gpio_direction_output(LCD_VDD_EN, 0);
 #endif
-}
-
-#endif
-
-
-#ifdef	DIGITAL_OUTPUT
-void setup_do_init()
-{
-	imx_iomux_v3_setup_pad(IOMUX_DO_1| MUX_PAD_CTRL(NO_PAD_CTRL));
-	imx_iomux_v3_setup_pad(IOMUX_DO_2 | MUX_PAD_CTRL(NO_PAD_CTRL));
-	imx_iomux_v3_setup_pad(IOMUX_DO_3| MUX_PAD_CTRL(NO_PAD_CTRL));
-	imx_iomux_v3_setup_pad(IOMUX_DO_POWER_OFF| MUX_PAD_CTRL(NO_PAD_CTRL));
-	gpio_direction_output(DO_1,0);
-	gpio_direction_output(DO_2,0);
-	gpio_direction_output(DO_3,0);
-	gpio_direction_output(DO_POWER_OFF,0);
-}
 #endif
 
+	udelay(300000);
 
-#ifdef	CONFIG_PCIE_RESET
-void setup_iomux_pcie()
-{
-	imx_iomux_v3_setup_pad(IOMUX_PCIE_RESET| MUX_PAD_CTRL(NO_PAD_CTRL));
-        gpio_direction_output(PCIE_RESET,0);
-
-}
+	/* LCD_BKLT_PWM - disable pwm */
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	gpio_direction_output(LCD_BKLT_PWM, 1);
+#else
+	gpio_direction_output(LCD_BKLT_PWM, 0);
 #endif
 
-#ifdef	CONFIG_M2_SLOT
-void setup_iomux_m2()
-{
-#ifdef IOMUX_M2_WLAN_OFF
-	imx_iomux_v3_setup_pad(IOMUX_M2_WLAN_OFF| MUX_PAD_CTRL(NO_PAD_CTRL));
-        gpio_direction_output(M2_WLAN_OFF,0);
-	mdelay(10);
-        gpio_direction_output(M2_WLAN_OFF,1);
-#endif
-#ifdef IOMUX_M2_BT_OFF
-	imx_iomux_v3_setup_pad(IOMUX_M2_BT_OFF| MUX_PAD_CTRL(NO_PAD_CTRL));
-        gpio_direction_output(M2_BT_OFF,0);
-	mdelay(10);
-        gpio_direction_output(M2_BT_OFF,1);
+	/* LCD_BKLT_EN - disable backlight */
+#ifdef LCD_BKLT_EN_VALUE
+	gpio_direction_output(LCD_BKLT_EN, LCD_BKLT_EN_VALUE);
+#else
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	gpio_direction_output(LCD_BKLT_EN, 1);
+#else
+	gpio_direction_output(LCD_BKLT_EN, 0);
 #endif
-#ifdef	IOMUX_M.2E_SW_RESET
-	imx_iomux_v3_setup_pad(IOMUX_M2E_SW_RESET| MUX_PAD_CTRL(NO_PAD_CTRL));
-        gpio_direction_output(M2E_SW_RESET,0);
-	mdelay(10);
-        gpio_direction_output(M2E_SW_RESET,1);
 #endif
 }
-#endif
-
-#ifdef CONFIG_SUPPORT_C8051_SEQUENCE
-#define GPIO_DR		0x00000000	/* data register */
-#define GPIO_GDIR	0x00000004	/* direction register */
 
-static void mx6_pwm_event(void)
-{
-	//2K PWM for 8051
-	int reg;
-	int i = 0;
-	imx_iomux_v3_setup_pad(MX6_PAD_SD3_DAT0__GPIO7_IO04 | MUX_PAD_CTRL(NO_PAD_CTRL));
-	imx_iomux_v3_setup_pad(MX6_PAD_SD3_DAT1__GPIO7_IO05 | MUX_PAD_CTRL(NO_PAD_CTRL));
-
-	/* rx */
-	reg = readl(GPIO7_BASE_ADDR + GPIO_GDIR);
-	reg |= (1 << 5);
-	writel(reg, GPIO7_BASE_ADDR + GPIO_GDIR);
-
-	reg = readl(GPIO7_BASE_ADDR + GPIO_DR);
-	reg |= 0x0000020;
-	writel(reg, GPIO7_BASE_ADDR + GPIO_DR);
-	udelay(1000);
-
-	reg = readl(GPIO7_BASE_ADDR + GPIO_DR);
-	reg &= ~0x0000020;
-	writel(reg, GPIO7_BASE_ADDR + GPIO_DR);
-	udelay(2000);
-
-    /* tx */
-	reg = readl(GPIO7_BASE_ADDR + GPIO_GDIR);
-	reg |= (1 << 4);
-	writel(reg, GPIO7_BASE_ADDR + GPIO_GDIR);
-
-	for(i=0;i < 20; i++){
-		reg = readl(GPIO7_BASE_ADDR + GPIO_DR);
-		reg &= ~0x0000010;
-		writel(reg, GPIO7_BASE_ADDR + GPIO_DR);
-		udelay(225);
-
-		reg = readl(GPIO7_BASE_ADDR + GPIO_DR);
-		reg |= 0x00000010;
-		writel(reg, GPIO7_BASE_ADDR + GPIO_DR);
-		udelay(225);
-    }
-}
 #endif
-
 int board_init(void)
 {
 	/* address of boot parameters */
 	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
-#ifdef CONFIG_SUPPORT_C8051_SEQUENCE
-	mx6_pwm_event();
-#endif
-
-#if defined (CONFIG_ADVANTECH) && defined(CONFIG_SUPPORT_LVDS)
-       setup_lvds_init();
-#endif
-#if defined (CONFIG_ADVANTECH) && defined(CONFIG_PCIE_RESET)
-	setup_iomux_pcie();
-#endif
-#if defined (CONFIG_ADVANTECH) && defined(CONFIG_M2_SLOT)
-	setup_iomux_m2();
-#endif
 #ifdef CONFIG_MXC_SPI
 	setup_spi();
 #endif
@@ -1381,6 +1379,85 @@ static const struct boot_mode board_boot_modes[] = {
 
 int board_late_init(void)
 {
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	unsigned int size = DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8);
+	unsigned char * pData;
+	unsigned int start, count;
+	int i, bmpReady = 0;
+	int mmc_dev = CONFIG_EMMC_DEV_NUM;
+
+	struct mmc *mmc = find_mmc_device(mmc_dev);
+
+	printf("mmc_dev:%d; CONFIG_EMMC_DEV_NUM:%d\n", mmc_dev, CONFIG_EMMC_DEV_NUM);
+	printf("CONFIG_FB_BASE:%x\n", CONFIG_FB_BASE);
+
+	pData = (unsigned char *)CONFIG_FB_BASE;
+
+	if (mmc) {
+		if (mmc_init(mmc) == 0) {
+			start = ALIGN(UBOOT_LOGO_BMP_ADDR, mmc->read_bl_len) / mmc->read_bl_len;
+			count = ALIGN(size, mmc->read_bl_len) / mmc->read_bl_len;
+			mmc->block_dev.block_read(&mmc->block_dev, start, count, pData);
+			bmpReady = 1;
+		}
+	}
+
+	if (bmpReady == 0) {
+		// Fill RGB frame buffer
+		// Red
+		for (i = 0; i < (DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8) / 3); i += (DISPLAY_BPP / 8)) {
+#if (DISPLAY_BPP == 16)
+			pData[i + 0] = 0x00;
+			pData[i + 1] = 0xF8;
+#else
+			pData[i + 0] = 0x00;
+			pData[i + 1] = 0x00;
+			pData[i + 2] = 0xFF;
+#endif
+		}
+
+		// Green
+		for (; i < (DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8) / 3) * 2; i += (DISPLAY_BPP / 8)) {
+#if (DISPLAY_BPP == 16)
+			pData[i + 0] = 0xE0;
+			pData[i + 1] = 0x07;
+#else
+			pData[i + 0] = 0x00;
+			pData[i + 1] = 0xFF;
+			pData[i + 2] = 0x00;
+#endif
+		}
+
+		// Blue
+		for (; i < DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8); i += (DISPLAY_BPP / 8)) {
+#if (DISPLAY_BPP == 16)
+			pData[i + 0] = 0x1F;
+			pData[i + 1] = 0x00;
+#else
+			pData[i + 0] = 0xFF;
+			pData[i + 1] = 0x00;
+			pData[i + 2] = 0x00;
+#endif
+		}
+	}
+
+#ifndef CONFIG_SYS_DCACHE_OFF
+	flush_dcache_range((u32)pData, (u32)(pData + DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8)));
+#endif
+
+#ifdef IPU_OUTPUT_MODE_LVDS
+#ifndef CONFIG_ADVANTECH
+	setup_lvds_iomux();
+#endif
+#endif
+
+	ipu_display_setup();
+#endif //CONFIG_UBOOT_LOGO_ENABLE
+
+#if defined (CONFIG_ADVANTECH) && defined(CONFIG_SUPPORT_LVDS)
+    setup_lvds_init();
+#endif
+
 #ifdef CONFIG_CMD_BMODE
 	add_board_boot_modes(board_boot_modes);
 #endif
@@ -1421,6 +1498,9 @@ void board_fastboot_setup(void)
 #ifdef CONFIG_ADV_OTA_SUPPORT
 	int bootdev = (*(int *)0x22200000);
 	char mmc_num[32];
+#ifdef CONFIG_TARGET_MX6WISE710A1_1G
+	unsigned int com1_sel0 = 0, com1_sel1 = 0;
+#endif
 
         switch (bootdev) {
 #ifdef CONFIG_SD_DEV_NUM
@@ -1502,6 +1582,50 @@ void board_fastboot_setup(void)
 		break;
 	}
 #endif /*CONFIG_ADV_OTA_SUPPORT*/
+
+#ifdef CONFIG_TARGET_MX6WISE710A1_1G
+	// gpio5 0 gpio6 1 => COM1 rs232
+	// gpio5 1 gpio6 0 => COM1 rs485
+	gpio_free(IMX_GPIO_NR(1, 5));
+    imx_iomux_v3_setup_pad(MX6_PAD_GPIO_5__GPIO1_IO05    | MUX_PAD_CTRL(NO_PAD_CTRL));
+	if (gpio_request(IMX_GPIO_NR(1, 5), "COM1_SEL0") != -1) {
+		if (gpio_direction_input(IMX_GPIO_NR(1, 5)) != -1) {
+			com1_sel0 = gpio_get_value(IMX_GPIO_NR(1, 5));
+		} else {
+			printf("[%s]set com1_sel0 input error \n", __func__);
+		}
+		gpio_free(IMX_GPIO_NR(1, 5));
+	} else {
+		printf("[%s]request com1_sel0 error \n", __func__);
+	}
+
+    imx_iomux_v3_setup_pad(MX6_PAD_GPIO_6__GPIO1_IO06    | MUX_PAD_CTRL(NO_PAD_CTRL));
+	if (gpio_request(IMX_GPIO_NR(1, 6), "COM1_SEL1") != -1) {
+		if (gpio_direction_input(IMX_GPIO_NR(1, 6)) != -1) {
+			com1_sel1 = gpio_get_value(IMX_GPIO_NR(1, 6));
+		} else {
+			printf("[%s]set com1_sel1 input error \n", __func__);
+		}
+		gpio_free(IMX_GPIO_NR(1, 6));
+	} else {
+		printf("[%s]request com1_sel1 error \n", __func__);
+	}
+
+	if (com1_sel0 == 1 && com1_sel1 == 0) {
+		//printf("[%s]com1mode: com1-232 \n", __func__);
+		setenv("com1mode", "com1-232");
+	} else if (com1_sel0 == 0 && com1_sel1 == 1) {
+		//printf("[%s]com1mode: com1-485 \n", __func__);
+		setenv("com1mode", "com1-485 wise710login=ttymxc0");
+		setenv("console", "NULL");
+	} else {
+		printf("Wrong mode detect, set com1mode=com1-debug by default \n");
+		setenv("com1mode", "com1-232");
+	}
+#endif
+	if (run_command("advramboot mmc 0:1 0x524288000 ramdisk.gz", 0)) {
+		run_command("advramboot mmc 1:3 0x524288000 ramdisk.gz", 0);
+	}
 }
 
 #ifdef CONFIG_ANDROID_RECOVERY
@@ -1529,6 +1653,8 @@ int check_recovery_cmd_file(void)
 		printf("Recovery key pressed\n");
     }
 
+	gpio_free(GPIO_VOL_DN_KEY);
+
     return recovery_mode || button_pressed;
 }
 
@@ -1923,10 +2049,6 @@ void board_init_f(ulong dummy)
 	/* iomux and setup of i2c */
 	board_early_init_f();
 
-#ifdef	DIGITAL_OUTPUT
-	setup_do_init();
-#endif
-
 	/* setup GP timer */
 	timer_init();
 
@@ -1939,6 +2061,7 @@ void board_init_f(ulong dummy)
 #else
 	spl_dram_init();
 #endif
+
 	/* Clear the BSS. */
 	memset(__bss_start, 0, __bss_end - __bss_start);
 
diff --git a/board/freescale/mx6advantech/mx6advantech.c.bk b/board/freescale/mx6advantech/mx6advantech.c.bk
new file mode 100755
index 0000000..3c72dc5
--- /dev/null
+++ b/board/freescale/mx6advantech/mx6advantech.c.bk
@@ -0,0 +1,2138 @@
+/*
+ * Copyright (C) 2012-2015 Freescale Semiconductor, Inc.
+ *
+ * Author: Fabio Estevam <fabio.estevam@freescale.com>
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#include <asm/arch/clock.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/errno.h>
+#include <asm/gpio.h>
+#include <asm/imx-common/mxc_i2c.h>
+#include <asm/imx-common/iomux-v3.h>
+#include <asm/imx-common/boot_mode.h>
+#include <asm/imx-common/video.h>
+#include <mmc.h>
+#include <fsl_esdhc.h>
+#include <miiphy.h>
+#include <netdev.h>
+#include <asm/arch/mxc_hdmi.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/io.h>
+#include <asm/arch/sys_proto.h>
+#include <i2c.h>
+#include <power/pmic.h>
+#include <power/pfuze100_pmic.h>
+#include "../common/pfuze.h"
+#include <asm/arch/mx6-ddr.h>
+#include <usb.h>
+#if defined(CONFIG_MX6DL) && defined(CONFIG_MXC_EPDC)
+#include <lcd.h>
+#include <mxc_epdc_fb.h>
+#endif
+#ifdef CONFIG_CMD_SATA
+#include <asm/imx-common/sata.h>
+#endif
+#ifdef CONFIG_FSL_FASTBOOT
+#include <fsl_fastboot.h>
+#ifdef CONFIG_ANDROID_RECOVERY
+#include <recovery.h>
+#endif
+#endif /*CONFIG_FSL_FASTBOOT*/
+
+#ifdef CONFIG_IMX_ECSPI
+#include <imx_spi.h>
+#endif
+
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+#include <asm/imx-common/imx_pwm.h>
+#include <asm/imx-common/mxc_ipu.h>
+#endif
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
+	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm |			\
+	PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP |			\
+	PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm |			\
+	PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+#define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \
+		      PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
+
+#define I2C_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
+	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS |	\
+	PAD_CTL_ODE | PAD_CTL_SRE_FAST)
+
+/* Improve RGMII_TXCLK Duty cycle from HW Cindy */
+#ifdef CONFIG_ADVANTECH
+#define DISABLE_PAD_CTL_PKE 0xFEFFF
+#define ENET_PAD_CTRL  (PAD_CTL_PUE |				\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm | PAD_CTL_HYS) & DISABLE_PAD_CTL_PKE
+#else
+#define EPDC_PAD_CTRL    (PAD_CTL_PKE | PAD_CTL_SPEED_MED |	\
+	PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
+#endif
+
+#define OTG_ID_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_47K_UP  | PAD_CTL_SPEED_LOW |		\
+	PAD_CTL_DSE_80ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+#ifdef CONFIG_ADVANTECH
+int enable_AXI_cache(void)
+{
+	struct iomuxc_base_regs *const iomuxc_regs
+		= (struct iomuxc_base_regs *) IOMUXC_BASE_ADDR;
+
+	writel(0xF00000CF, &iomuxc_regs->gpr[4]);
+	writel(0x007F007F, &iomuxc_regs->gpr[6]);
+	writel(0x007F007F, &iomuxc_regs->gpr[7]);
+	return 0;
+}
+#endif
+
+#define I2C_PMIC	1
+
+#define I2C_PAD MUX_PAD_CTRL(I2C_PAD_CTRL)
+
+#define DISP0_PWR_EN	IMX_GPIO_NR(1, 21)
+
+#ifdef CONFIG_ADVANTECH
+void tune_ddr(void)
+{
+#if defined(CONFIG_TARGET_MX6ROM7420A1_2G) || defined(CONFIG_TARGET_MX6ROM7420A1_1G)
+  /* add for ROM-7420 Quar Core 2G booted failed from advload V2.330 */
+  unsigned int *ADD_MMDC_P1_MPWLDECTRL0;
+  unsigned int *ADD_MMDC_P1_MPWLDECTRL1;
+  char advboot_version[128];
+  char* pch = NULL;
+  ADD_MMDC_P1_MPWLDECTRL0 = (unsigned int *)MX6_MMDC_P1_MPWLDECTRL0;
+  ADD_MMDC_P1_MPWLDECTRL1 = (unsigned int *)MX6_MMDC_P1_MPWLDECTRL1; 
+
+	strncpy(advboot_version, (void *)0x22300000, 128);
+	pch = strstr (advboot_version, "rom7420_2G");
+	
+	if (pch != NULL || gd->ram_size == (2u * 1024 * 1024 * 1024))
+	{
+	  *ADD_MMDC_P1_MPWLDECTRL0 = 0x001F001F;
+	  *ADD_MMDC_P1_MPWLDECTRL1 = 0x001F001F;
+	}
+#endif
+}
+#endif  
+
+int dram_init(void)
+{
+#ifdef CONFIG_ADVANTECH
+	char *under_line_1, *under_line_2, *under_line_3;
+	char memory_size[30];
+	char advboot_version[128];
+
+	/* Read memory size sent from Adv-Boot */
+	gd->ram_size = (*(unsigned int *)0x22400000);
+	if (gd->ram_size != (2u * 1024 * 1024 * 1024) &&
+		gd->ram_size != (1u * 1024 * 1024 * 1024) &&
+		gd->ram_size != (512 * 1024 * 1024))
+	{
+		strncpy(advboot_version, (void *)0x22300000, 128);
+	
+		under_line_1 = strchr(advboot_version,'_');
+		under_line_2 = strchr(under_line_1+1,'_');
+		under_line_3 = strchr(under_line_2+1,'_');
+		
+		strncpy(memory_size, under_line_2+1, under_line_3-under_line_2-1);
+		memory_size[under_line_3-under_line_2]='\0';		
+
+		if (0 == strcmp(memory_size, "2G"))
+		{
+			gd->ram_size = (2u * 1024 * 1024 * 1024);
+		}
+		else if (0 == strcmp(memory_size, "1G"))
+		{
+			gd->ram_size = (1u * 1024 * 1024 * 1024);
+		}
+		else if (0 == strcmp(memory_size, "512M"))
+		{
+			gd->ram_size = (512 * 1024 * 1024);
+		}
+		else
+		{		
+			gd->ram_size = PHYS_SDRAM_SIZE;
+		}
+	}
+
+  
+  tune_ddr();
+#else
+	gd->ram_size = imx_ddr_size();
+#endif
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_CSI0_DAT10__UART1_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_CSI0_DAT11__UART1_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+#ifdef	ADV_ENABLE_UART2
+static iomux_v3_cfg_t const uart2_pads[] = {
+	MX6_PAD_EIM_D26__UART2_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_EIM_D27__UART2_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+#endif
+
+
+static iomux_v3_cfg_t const enet_pads[] = {
+	MX6_PAD_ENET_MDIO__ENET_MDIO		| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_ENET_MDC__ENET_MDC		| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TXC__RGMII_TXC	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TD0__RGMII_TD0	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TD1__RGMII_TD1	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TD2__RGMII_TD2	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TD3__RGMII_TD3	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TX_CTL__RGMII_TX_CTL	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_ENET_REF_CLK__ENET_TX_CLK	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RXC__RGMII_RXC	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RD0__RGMII_RD0	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RD1__RGMII_RD1	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RD2__RGMII_RD2	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RD3__RGMII_RD3	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RX_CTL__RGMII_RX_CTL	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	/* AR8031 PHY Reset */
+	MX6_PAD_ENET_CRS_DV__GPIO1_IO25		| MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+static void setup_iomux_enet(void)
+{
+	imx_iomux_v3_setup_multiple_pads(enet_pads, ARRAY_SIZE(enet_pads));
+
+#ifndef CONFIG_TARGET_MX6WISE710A1_1G
+	/* Reset AR8031 PHY */
+	gpio_direction_output(IMX_GPIO_NR(1, 25) , 0);
+	mdelay(10);
+	gpio_set_value(IMX_GPIO_NR(1, 25), 1);
+	udelay(100);
+#endif 
+}
+
+static iomux_v3_cfg_t const usdhc2_pads[] = {
+	MX6_PAD_SD2_CLK__SD2_CLK	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD2_CMD__SD2_CMD	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD2_DAT0__SD2_DATA0	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD2_DAT1__SD2_DATA1	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD2_DAT2__SD2_DATA2	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD2_DAT3__SD2_DATA3	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_NANDF_D4__SD2_DATA4	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_NANDF_D5__SD2_DATA5	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_NANDF_D6__SD2_DATA6	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_NANDF_D7__SD2_DATA7	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_NANDF_D2__GPIO2_IO02	| MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
+};
+
+static iomux_v3_cfg_t const usdhc3_pads[] = {
+	MX6_PAD_SD3_CLK__SD3_CLK   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_CMD__SD3_CMD   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT4__SD3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_NANDF_D0__GPIO2_IO00    | MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
+#ifdef USDHC3_PWREN_GPIO
+	MX6_PAD_NANDF_D2__GPIO2_IO02    | MUX_PAD_CTRL(NO_PAD_CTRL), /* PWREN */
+#endif
+};
+
+static iomux_v3_cfg_t const usdhc4_pads[] = {
+	MX6_PAD_SD4_CLK__SD4_CLK   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_CMD__SD4_CMD   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT0__SD4_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT1__SD4_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT2__SD4_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT3__SD4_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT4__SD4_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT5__SD4_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT6__SD4_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT7__SD4_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+};
+
+#ifdef CONFIG_SYS_USE_SPINOR
+static iomux_v3_cfg_t const ecspi1_pads[] = {
+	MX6_PAD_EIM_D16__ECSPI1_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
+	MX6_PAD_EIM_D17__ECSPI1_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
+	MX6_PAD_EIM_D18__ECSPI1_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
+	MX6_PAD_EIM_EB2__ECSPI1_SS0 | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+static void setup_spinor(void)
+{
+	imx_iomux_v3_setup_multiple_pads(ecspi1_pads, ARRAY_SIZE(ecspi1_pads));
+#ifdef SPI1_CS0
+       gpio_direction_output(SPI1_CS0, 0);
+#endif
+#ifdef SPI1_CS1
+       gpio_direction_output(SPI1_CS1, 0);
+#endif
+}
+
+#endif
+
+static iomux_v3_cfg_t const rgb_pads[] = {
+	MX6_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DI0_PIN15__IPU1_DI0_PIN15 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DI0_PIN2__IPU1_DI0_PIN02 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DI0_PIN3__IPU1_DI0_PIN03 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DI0_PIN4__IPU1_DI0_PIN04 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_SD1_DAT3__GPIO1_IO21 | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+static void enable_rgb(struct display_info_t const *dev)
+{
+	imx_iomux_v3_setup_multiple_pads(rgb_pads, ARRAY_SIZE(rgb_pads));
+	gpio_direction_output(DISP0_PWR_EN, 1);
+}
+
+static struct i2c_pads_info i2c_pad_info1 = {
+	.scl = {
+		.i2c_mode = MX6_PAD_KEY_COL3__I2C2_SCL | I2C_PAD,
+		.gpio_mode = MX6_PAD_KEY_COL3__GPIO4_IO12 | I2C_PAD,
+		.gp = IMX_GPIO_NR(4, 12)
+	},
+	.sda = {
+		.i2c_mode = MX6_PAD_KEY_ROW3__I2C2_SDA | I2C_PAD,
+		.gpio_mode = MX6_PAD_KEY_ROW3__GPIO4_IO13 | I2C_PAD,
+		.gp = IMX_GPIO_NR(4, 13)
+	}
+};
+
+iomux_v3_cfg_t const pcie_pads[] = {
+	MX6_PAD_EIM_D19__GPIO3_IO19 | MUX_PAD_CTRL(NO_PAD_CTRL),	/* POWER */
+	MX6_PAD_GPIO_17__GPIO7_IO12 | MUX_PAD_CTRL(NO_PAD_CTRL),	/* RESET */
+};
+
+static void setup_pcie(void)
+{
+	imx_iomux_v3_setup_multiple_pads(pcie_pads, ARRAY_SIZE(pcie_pads));
+}
+
+iomux_v3_cfg_t const di0_pads[] = {
+	MX6_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK,	/* DISP0_CLK */
+	MX6_PAD_DI0_PIN2__IPU1_DI0_PIN02,		/* DISP0_HSYNC */
+	MX6_PAD_DI0_PIN3__IPU1_DI0_PIN03,		/* DISP0_VSYNC */
+};
+
+#ifdef CONFIG_TARGET_MX6WISE710A1_1G
+static iomux_v3_cfg_t const gpio_pads[] = {
+	MX6_PAD_ENET_RXD0__GPIO1_IO27	| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO1(GPIO27) */
+	MX6_PAD_ENET_TXD1__GPIO1_IO29	| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO2(GPIO29) */
+	MX6_PAD_ENET_CRS_DV__GPIO1_IO25	| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO3(GPIO25) */
+	MX6_PAD_ENET_TXD0__GPIO1_IO30	| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO4(GPIO30) */
+	MX6_PAD_GPIO_19__GPIO4_IO05		| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO5(GPIO101) */
+	MX6_PAD_GPIO_7__GPIO1_IO07		| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO6(GPIO7) */
+	MX6_PAD_GPIO_8__GPIO1_IO08		| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO7(GPIO8) */
+	MX6_PAD_GPIO_18__GPIO7_IO13		| MUX_PAD_CTRL(NO_PAD_CTRL),	/* DIO8(GPIO205) */
+};
+
+static void setup_iomux_gpio(void)
+{
+	imx_iomux_v3_setup_multiple_pads(gpio_pads, ARRAY_SIZE(gpio_pads));
+
+	gpio_request(IMX_GPIO_NR(7, 12), "GPIO DEBUG LED");
+	gpio_direction_output(IMX_GPIO_NR(7, 12), 1);
+	gpio_free(IMX_GPIO_NR(7, 12));
+}
+#endif
+
+#ifdef CONFIG_SWITCH_DEBUG_PORT_TO_UART1
+iomux_v3_cfg_t const uart1_switch_pads[] = {
+	MX6_PAD_SD3_CLK__GPIO7_IO03 | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+static unsigned int uart1_funtion = 1;
+#endif
+
+static void setup_iomux_uart(void)
+{
+#ifdef CONFIG_SWITCH_DEBUG_PORT_TO_UART1
+	imx_iomux_v3_setup_multiple_pads(uart1_switch_pads, ARRAY_SIZE(uart1_switch_pads));
+	gpio_request(IMX_GPIO_NR(7, 3), "UART1_SWITCH");
+	gpio_direction_input(IMX_GPIO_NR(7, 3));
+	uart1_funtion = gpio_get_value(IMX_GPIO_NR(7, 3));
+	gpio_free(IMX_GPIO_NR(7, 3));
+
+	if (uart1_funtion == 0)
+		gd->flags |= GD_FLG_SILENT;
+#endif
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+#ifdef ADV_ENABLE_UART2
+	imx_iomux_v3_setup_multiple_pads(uart2_pads, ARRAY_SIZE(uart2_pads));
+#endif
+}
+
+#if defined(CONFIG_MX6DL) && defined(CONFIG_MXC_EPDC)
+static iomux_v3_cfg_t const epdc_enable_pads[] = {
+	MX6_PAD_EIM_A16__EPDC_DATA00	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_DA10__EPDC_DATA01	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_DA12__EPDC_DATA02	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_DA11__EPDC_DATA03	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_LBA__EPDC_DATA04	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_EB2__EPDC_DATA05	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_CS0__EPDC_DATA06	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_RW__EPDC_DATA07	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_A21__EPDC_GDCLK	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_A22__EPDC_GDSP	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_A23__EPDC_GDOE	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_A24__EPDC_GDRL	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_D31__EPDC_SDCLK_P	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_D27__EPDC_SDOE	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_DA1__EPDC_SDLE	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_EB1__EPDC_SDSHR	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_DA2__EPDC_BDR0	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_DA4__EPDC_SDCE0	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_DA5__EPDC_SDCE1	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+	MX6_PAD_EIM_DA6__EPDC_SDCE2	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const epdc_disable_pads[] = {
+	MX6_PAD_EIM_A16__GPIO2_IO22,
+	MX6_PAD_EIM_DA10__GPIO3_IO10,
+	MX6_PAD_EIM_DA12__GPIO3_IO12,
+	MX6_PAD_EIM_DA11__GPIO3_IO11,
+	MX6_PAD_EIM_LBA__GPIO2_IO27,
+	MX6_PAD_EIM_EB2__GPIO2_IO30,
+	MX6_PAD_EIM_CS0__GPIO2_IO23,
+	MX6_PAD_EIM_RW__GPIO2_IO26,
+	MX6_PAD_EIM_A21__GPIO2_IO17,
+	MX6_PAD_EIM_A22__GPIO2_IO16,
+	MX6_PAD_EIM_A23__GPIO6_IO06,
+	MX6_PAD_EIM_A24__GPIO5_IO04,
+	MX6_PAD_EIM_D31__GPIO3_IO31,
+	MX6_PAD_EIM_D27__GPIO3_IO27,
+	MX6_PAD_EIM_DA1__GPIO3_IO01,
+	MX6_PAD_EIM_EB1__GPIO2_IO29,
+	MX6_PAD_EIM_DA2__GPIO3_IO02,
+	MX6_PAD_EIM_DA4__GPIO3_IO04,
+	MX6_PAD_EIM_DA5__GPIO3_IO05,
+	MX6_PAD_EIM_DA6__GPIO3_IO06,
+};
+#endif
+
+#ifdef CONFIG_FSL_ESDHC
+struct fsl_esdhc_cfg usdhc_cfg[3] = {
+	{USDHC2_BASE_ADDR},
+	{USDHC3_BASE_ADDR},
+	{USDHC4_BASE_ADDR},
+};
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno - 1;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno + 1;
+}
+
+int board_mmc_getcd(struct mmc *mmc)
+{
+	struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
+	int ret = 0;
+
+	switch (cfg->esdhc_base) {
+#ifdef USDHC2_CD_GPIO
+	case USDHC2_BASE_ADDR:
+		ret = !gpio_get_value(USDHC2_CD_GPIO);
+		break;
+#endif
+#ifdef USDHC3_CD_GPIO
+	case USDHC3_BASE_ADDR:
+		ret = !gpio_get_value(USDHC3_CD_GPIO);
+		break;
+#endif
+	case USDHC4_BASE_ADDR:
+		ret = 1; /* eMMC/uSDHC4 is always present */
+		break;
+	}
+
+	return ret;
+}
+
+int board_mmc_init(bd_t *bis)
+{
+	int ret;
+	int i;
+
+	/*
+	 * According to the board_mmc_init() the following map is done:
+	 * (U-Boot device node)    (Physical Port)
+	 * mmc0                    SD2
+	 * mmc1                    SD3
+	 * mmc2                    eMMC
+	 */
+	for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
+		switch (i) {
+#ifdef USDHC2_CD_GPIO
+		case 0:
+			imx_iomux_v3_setup_multiple_pads(
+				usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
+			gpio_direction_input(USDHC2_CD_GPIO);
+			usdhc_cfg[i].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
+			ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
+			break;
+#endif
+#ifdef USDHC3_CD_GPIO
+		case 1:
+			imx_iomux_v3_setup_multiple_pads(
+				usdhc3_pads, ARRAY_SIZE(usdhc3_pads));
+			gpio_direction_input(USDHC3_CD_GPIO);
+#ifdef USDHC3_PWREN_GPIO
+			gpio_direction_output(USDHC3_PWREN_GPIO, 0);
+#endif
+			usdhc_cfg[i].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
+			ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
+			break;
+#endif
+		case 2:
+			imx_iomux_v3_setup_multiple_pads(
+				usdhc4_pads, ARRAY_SIZE(usdhc4_pads));
+			usdhc_cfg[i].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
+			ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
+			break;
+		}
+		if (ret)
+			return ret;
+	}
+
+	return 0;
+}
+#endif
+
+#if defined(CONFIG_MX6DL) && defined(CONFIG_MXC_EPDC)
+vidinfo_t panel_info = {
+	.vl_refresh = 85,
+	.vl_col = 800,
+	.vl_row = 600,
+	.vl_pixclock = 26666667,
+	.vl_left_margin = 8,
+	.vl_right_margin = 100,
+	.vl_upper_margin = 4,
+	.vl_lower_margin = 8,
+	.vl_hsync = 4,
+	.vl_vsync = 1,
+	.vl_sync = 0,
+	.vl_mode = 0,
+	.vl_flag = 0,
+	.vl_bpix = 3,
+	.cmap = 0,
+};
+
+struct epdc_timing_params panel_timings = {
+	.vscan_holdoff = 4,
+	.sdoed_width = 10,
+	.sdoed_delay = 20,
+	.sdoez_width = 10,
+	.sdoez_delay = 20,
+	.gdclk_hp_offs = 419,
+	.gdsp_offs = 20,
+	.gdoe_offs = 0,
+	.gdclk_offs = 5,
+	.num_ce = 1,
+};
+
+static void setup_epdc_power(void)
+{
+	/* Setup epdc voltage */
+
+	/* EIM_A17 - GPIO2[21] for PWR_GOOD status */
+	imx_iomux_v3_setup_pad(MX6_PAD_EIM_A17__GPIO2_IO21 |
+				MUX_PAD_CTRL(EPDC_PAD_CTRL));
+	/* Set as input */
+	gpio_direction_input(IMX_GPIO_NR(2, 21));
+
+	/* EIM_D17 - GPIO3[17] for VCOM control */
+	imx_iomux_v3_setup_pad(MX6_PAD_EIM_D17__GPIO3_IO17 |
+				MUX_PAD_CTRL(EPDC_PAD_CTRL));
+
+	/* Set as output */
+	gpio_direction_output(IMX_GPIO_NR(3, 17), 1);
+
+	/* EIM_D20 - GPIO3[20] for EPD PMIC WAKEUP */
+	imx_iomux_v3_setup_pad(MX6_PAD_EIM_D20__GPIO3_IO20 |
+				MUX_PAD_CTRL(EPDC_PAD_CTRL));
+	/* Set as output */
+	gpio_direction_output(IMX_GPIO_NR(3, 20), 1);
+
+	/* EIM_A18 - GPIO2[20] for EPD PWR CTL0 */
+	imx_iomux_v3_setup_pad(MX6_PAD_EIM_A18__GPIO2_IO20 |
+				MUX_PAD_CTRL(EPDC_PAD_CTRL));
+	/* Set as output */
+	gpio_direction_output(IMX_GPIO_NR(2, 20), 1);
+}
+
+static void epdc_enable_pins(void)
+{
+	/* epdc iomux settings */
+	imx_iomux_v3_setup_multiple_pads(epdc_enable_pads,
+				ARRAY_SIZE(epdc_enable_pads));
+}
+
+static void epdc_disable_pins(void)
+{
+	/* Configure MUX settings for EPDC pins to GPIO */
+	imx_iomux_v3_setup_multiple_pads(epdc_disable_pads,
+				ARRAY_SIZE(epdc_disable_pads));
+}
+
+static void setup_epdc(void)
+{
+	unsigned int reg;
+	struct mxc_ccm_reg *ccm_regs = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
+
+	/*** epdc Maxim PMIC settings ***/
+
+	/* EPDC PWRSTAT - GPIO2[21] for PWR_GOOD status */
+	imx_iomux_v3_setup_pad(MX6_PAD_EIM_A17__GPIO2_IO21 |
+				MUX_PAD_CTRL(EPDC_PAD_CTRL));
+
+	/* EPDC VCOM0 - GPIO3[17] for VCOM control */
+	imx_iomux_v3_setup_pad(MX6_PAD_EIM_D17__GPIO3_IO17 |
+				MUX_PAD_CTRL(EPDC_PAD_CTRL));
+
+	/* UART4 TXD - GPIO3[20] for EPD PMIC WAKEUP */
+	imx_iomux_v3_setup_pad(MX6_PAD_EIM_D20__GPIO3_IO20 |
+				MUX_PAD_CTRL(EPDC_PAD_CTRL));
+
+	/* EIM_A18 - GPIO2[20] for EPD PWR CTL0 */
+	imx_iomux_v3_setup_pad(MX6_PAD_EIM_A18__GPIO2_IO20 |
+				MUX_PAD_CTRL(EPDC_PAD_CTRL));
+
+	/*** Set pixel clock rates for EPDC ***/
+
+	/* EPDC AXI clk (IPU2_CLK) from PFD_400M, set to 396/2 = 198MHz */
+	reg = readl(&ccm_regs->cscdr3);
+	reg &= ~0x7C000;
+	reg |= (1 << 16) | (1 << 14);
+	writel(reg, &ccm_regs->cscdr3);
+
+	/* EPDC AXI clk enable */
+	reg = readl(&ccm_regs->CCGR3);
+	reg |= 0x00C0;
+	writel(reg, &ccm_regs->CCGR3);
+
+	/* EPDC PIX clk (IPU2_DI1_CLK) from PLL5, set to 650/4/6 = ~27MHz */
+	reg = readl(&ccm_regs->cscdr2);
+	reg &= ~0x3FE00;
+	reg |= (2 << 15) | (5 << 12);
+	writel(reg, &ccm_regs->cscdr2);
+
+	/* PLL5 enable (defaults to 650) */
+	reg = readl(&ccm_regs->analog_pll_video);
+	reg &= ~((1 << 16) | (1 << 12));
+	reg |= (1 << 13);
+	writel(reg, &ccm_regs->analog_pll_video);
+
+	/* EPDC PIX clk enable */
+	reg = readl(&ccm_regs->CCGR3);
+	reg |= 0x0C00;
+	writel(reg, &ccm_regs->CCGR3);
+
+	panel_info.epdc_data.wv_modes.mode_init = 0;
+	panel_info.epdc_data.wv_modes.mode_du = 1;
+	panel_info.epdc_data.wv_modes.mode_gc4 = 3;
+	panel_info.epdc_data.wv_modes.mode_gc8 = 2;
+	panel_info.epdc_data.wv_modes.mode_gc16 = 2;
+	panel_info.epdc_data.wv_modes.mode_gc32 = 2;
+
+	panel_info.epdc_data.epdc_timings = panel_timings;
+
+	setup_epdc_power();
+}
+
+void epdc_power_on(void)
+{
+	unsigned int reg;
+	struct gpio_regs *gpio_regs = (struct gpio_regs *)GPIO2_BASE_ADDR;
+
+	/* Set EPD_PWR_CTL0 to high - enable EINK_VDD (3.15) */
+	gpio_set_value(IMX_GPIO_NR(2, 20), 1);
+	udelay(1000);
+
+	/* Enable epdc signal pin */
+	epdc_enable_pins();
+
+	/* Set PMIC Wakeup to high - enable Display power */
+	gpio_set_value(IMX_GPIO_NR(3, 20), 1);
+
+	/* Wait for PWRGOOD == 1 */
+	while (1) {
+		reg = readl(&gpio_regs->gpio_psr);
+		if (!(reg & (1 << 21)))
+			break;
+
+		udelay(100);
+	}
+
+	/* Enable VCOM */
+	gpio_set_value(IMX_GPIO_NR(3, 17), 1);
+
+	udelay(500);
+}
+
+void epdc_power_off(void)
+{
+	/* Set PMIC Wakeup to low - disable Display power */
+	gpio_set_value(IMX_GPIO_NR(3, 20), 0);
+
+	/* Disable VCOM */
+	gpio_set_value(IMX_GPIO_NR(3, 17), 0);
+
+	epdc_disable_pins();
+
+	/* Set EPD_PWR_CTL0 to low - disable EINK_VDD (3.15) */
+	gpio_set_value(IMX_GPIO_NR(2, 20), 0);
+}
+#endif
+
+int mx6_rgmii_rework(struct phy_device *phydev)
+{
+	unsigned short val;
+
+	/* To enable AR8031 ouput a 125MHz clk from CLK_25M */
+	phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x7);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4007);
+
+	val = phy_read(phydev, MDIO_DEVAD_NONE, 0xe);
+	val &= 0xffe3;
+	val |= 0x18;
+	phy_write(phydev, MDIO_DEVAD_NONE, 0xe, val);
+
+	/* introduce tx clock delay */
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x5);
+	val = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
+	val |= 0x0100;
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, val);
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+	mx6_rgmii_rework(phydev);
+
+	if (phydev->drv->config)
+		phydev->drv->config(phydev);
+
+	return 0;
+}
+
+#if defined(CONFIG_VIDEO_IPUV3)
+static void disable_lvds(struct display_info_t const *dev)
+{
+	struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
+
+	int reg = readl(&iomux->gpr[2]);
+
+	reg &= ~(IOMUXC_GPR2_LVDS_CH0_MODE_MASK |
+		 IOMUXC_GPR2_LVDS_CH1_MODE_MASK);
+
+	writel(reg, &iomux->gpr[2]);
+}
+
+static void do_enable_hdmi(struct display_info_t const *dev)
+{
+	disable_lvds(dev);
+	imx_enable_hdmi_phy();
+}
+
+static void enable_lvds(struct display_info_t const *dev)
+{
+	struct iomuxc *iomux = (struct iomuxc *)
+				IOMUXC_BASE_ADDR;
+	u32 reg = readl(&iomux->gpr[2]);
+	reg |= IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT |
+	       IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT;
+	writel(reg, &iomux->gpr[2]);
+}
+
+struct display_info_t const displays[] = {{
+	.bus	= -1,
+	.addr	= 0,
+	.pixfmt	= IPU_PIX_FMT_RGB666,
+	.detect	= NULL,
+	.enable	= enable_lvds,
+	.mode	= {
+		.name           = "Hannstar-XGA",
+		.refresh        = 60,
+		.xres           = 1024,
+		.yres           = 768,
+		.pixclock       = 15385,
+		.left_margin    = 220,
+		.right_margin   = 40,
+		.upper_margin   = 21,
+		.lower_margin   = 7,
+		.hsync_len      = 60,
+		.vsync_len      = 10,
+		.sync           = FB_SYNC_EXT,
+		.vmode          = FB_VMODE_NONINTERLACED
+} }, {
+	.bus	= -1,
+	.addr	= 0,
+	.pixfmt	= IPU_PIX_FMT_RGB24,
+	.detect	= NULL,
+	.enable	= do_enable_hdmi,
+	.mode	= {
+		.name           = "HDMI",
+		.refresh        = 60,
+		.xres           = 640,
+		.yres           = 480,
+		.pixclock       = 39721,
+		.left_margin    = 48,
+		.right_margin   = 16,
+		.upper_margin   = 33,
+		.lower_margin   = 10,
+		.hsync_len      = 96,
+		.vsync_len      = 2,
+		.sync           = 0,
+		.vmode          = FB_VMODE_NONINTERLACED
+} }, {
+	.bus	= 0,
+	.addr	= 0,
+	.pixfmt	= IPU_PIX_FMT_RGB24,
+	.detect	= NULL,
+	.enable	= enable_rgb,
+	.mode	= {
+		.name           = "SEIKO-WVGA",
+		.refresh        = 60,
+		.xres           = 800,
+		.yres           = 480,
+		.pixclock       = 29850,
+		.left_margin    = 89,
+		.right_margin   = 164,
+		.upper_margin   = 23,
+		.lower_margin   = 10,
+		.hsync_len      = 10,
+		.vsync_len      = 10,
+		.sync           = 0,
+		.vmode          = FB_VMODE_NONINTERLACED
+} } };
+size_t display_count = ARRAY_SIZE(displays);
+
+static void setup_display(void)
+{
+	struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
+	struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int reg;
+
+	/* Setup HSYNC, VSYNC, DISP_CLK for debugging purposes */
+	imx_iomux_v3_setup_multiple_pads(di0_pads, ARRAY_SIZE(di0_pads));
+
+	enable_ipu_clock();
+	imx_setup_hdmi();
+
+	/* Turn on LDB0, LDB1, IPU,IPU DI0 clocks */
+	reg = readl(&mxc_ccm->CCGR3);
+	reg |=  MXC_CCM_CCGR3_LDB_DI0_MASK | MXC_CCM_CCGR3_LDB_DI1_MASK;
+	writel(reg, &mxc_ccm->CCGR3);
+
+	/* set LDB0, LDB1 clk select to 011/011 */
+	reg = readl(&mxc_ccm->cs2cdr);
+	reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK
+		 | MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_MASK);
+	reg |= (3 << MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_OFFSET)
+	      | (3 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET);
+	writel(reg, &mxc_ccm->cs2cdr);
+
+	reg = readl(&mxc_ccm->cscmr2);
+	reg |= MXC_CCM_CSCMR2_LDB_DI0_IPU_DIV | MXC_CCM_CSCMR2_LDB_DI1_IPU_DIV;
+	writel(reg, &mxc_ccm->cscmr2);
+
+	reg = readl(&mxc_ccm->chsccdr);
+	reg |= (CHSCCDR_CLK_SEL_LDB_DI0
+		<< MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET);
+	reg |= (CHSCCDR_CLK_SEL_LDB_DI0
+		<< MXC_CCM_CHSCCDR_IPU1_DI1_CLK_SEL_OFFSET);
+	writel(reg, &mxc_ccm->chsccdr);
+
+	reg = IOMUXC_GPR2_BGREF_RRMODE_EXTERNAL_RES
+	     | IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_LOW
+	     | IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW
+	     | IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG
+	     | IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT
+	     | IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG
+	     | IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT
+	     | IOMUXC_GPR2_LVDS_CH0_MODE_DISABLED
+	     | IOMUXC_GPR2_LVDS_CH1_MODE_ENABLED_DI0;
+	writel(reg, &iomux->gpr[2]);
+
+	reg = readl(&iomux->gpr[3]);
+	reg = (reg & ~(IOMUXC_GPR3_LVDS1_MUX_CTL_MASK
+			| IOMUXC_GPR3_HDMI_MUX_CTL_MASK))
+	    | (IOMUXC_GPR3_MUX_SRC_IPU1_DI0
+	       << IOMUXC_GPR3_LVDS1_MUX_CTL_OFFSET);
+	writel(reg, &iomux->gpr[3]);
+}
+#endif /* CONFIG_VIDEO_IPUV3 */
+
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+#ifdef IPU_OUTPUT_MODE_LVDS
+#ifndef CONFIG_ADVANTECH
+static void setup_lvds_iomux(void)
+{
+	struct pwm_device pwm = {
+		.pwm_id = 0,
+		.pwmo_invert = 0,
+	};
+
+	imx_pwm_config(pwm, 25000, 50000);
+	imx_pwm_enable(pwm);
+
+	/* GPIO backlight */
+	imx_iomux_v3_setup_pad(MX6_PAD_SD1_DAT3__PWM1_OUT | MUX_PAD_CTRL(NO_PAD_CTRL));
+	/* LVDS panel CABC_EN */
+	imx_iomux_v3_setup_pad(MX6_PAD_NANDF_CS2__GPIO6_IO15 | MUX_PAD_CTRL(NO_PAD_CTRL));
+	imx_iomux_v3_setup_pad(MX6_PAD_NANDF_CS3__GPIO6_IO16 | MUX_PAD_CTRL(NO_PAD_CTRL));
+
+	/*
+	 * Set LVDS panel CABC_EN to low to disable
+	 * CABC function. This function will turn backlight
+	 * automatically according to display content, so
+	 * simply disable it to get rid of annoying unstable
+	 * backlight phenomena.
+	 */
+	gpio_direction_output(IMX_GPIO_NR(6, 15), 0);
+	gpio_direction_output(IMX_GPIO_NR(6, 16), 0);
+}
+#endif /* CONFIG_ADVANTECH*/
+#endif /* IPU_OUTPUT_MODE_LVDS */
+#endif /* CONFIG_UBOOT_LOGO_ENABLE */
+
+/*
+ * Do not overwrite the console
+ * Use always serial for U-Boot console
+ */
+int overwrite_console(void)
+{
+	return 1;
+}
+
+static void setup_fec(void)
+{
+	if (is_mx6dqp()) {
+		int ret;
+
+		/* select ENET MAC0 TX clock from PLL */
+		imx_iomux_set_gpr_register(5, 9, 1, 1);
+		ret = enable_fec_anatop_clock(0, ENET_125MHZ);
+		if (ret)
+		    printf("Error fec anatop clock settings!\n");
+	}
+}
+
+int board_eth_init(bd_t *bis)
+{
+	setup_iomux_enet();
+	setup_pcie();
+
+	return cpu_eth_init(bis);
+}
+
+#ifdef CONFIG_USB_EHCI_MX6
+#define USB_OTHERREGS_OFFSET	0x800
+#define UCTRL_PWR_POL		(1 << 9)
+
+static iomux_v3_cfg_t const usb_otg_pads[] = {
+	MX6_PAD_EIM_D22__USB_OTG_PWR | MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_ENET_RX_ER__USB_OTG_ID | MUX_PAD_CTRL(OTG_ID_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const usb_hc1_pads[] = {
+	MX6_PAD_ENET_TXD1__GPIO1_IO29 | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+static void setup_usb(void)
+{
+	imx_iomux_v3_setup_multiple_pads(usb_otg_pads,
+					 ARRAY_SIZE(usb_otg_pads));
+
+	/*
+	 * set daisy chain for otg_pin_id on 6q.
+	 * for 6dl, this bit is reserved
+	 */
+	imx_iomux_set_gpr_register(1, 13, 1, 0);
+
+	imx_iomux_v3_setup_multiple_pads(usb_hc1_pads,
+					 ARRAY_SIZE(usb_hc1_pads));
+}
+
+int board_ehci_hcd_init(int port)
+{
+	u32 *usbnc_usb_ctrl;
+
+	if (port > 1)
+		return -EINVAL;
+
+	usbnc_usb_ctrl = (u32 *)(USB_BASE_ADDR + USB_OTHERREGS_OFFSET +
+				 port * 4);
+
+	setbits_le32(usbnc_usb_ctrl, UCTRL_PWR_POL);
+
+	return 0;
+}
+
+int board_ehci_power(int port, int on)
+{
+	switch (port) {
+	case 0:
+		break;
+	case 1:
+		if (on)
+			gpio_direction_output(IMX_GPIO_NR(1, 29), 1);
+		else
+			gpio_direction_output(IMX_GPIO_NR(1, 29), 0);
+		break;
+	default:
+		printf("MXC USB port %d not yet supported\n", port);
+		return -EINVAL;
+	}
+
+	return 0;
+}
+#endif
+
+int board_early_init_f(void)
+{
+#if defined(CONFIG_TARGET_MX6WISE710A1_1G)
+	setup_iomux_gpio();
+#endif
+	setup_iomux_uart();
+#if defined(CONFIG_VIDEO_IPUV3)
+	setup_display();
+#endif
+
+#ifdef CONFIG_ADVANTECH
+	enable_AXI_cache();
+#endif
+#ifdef CONFIG_SYS_USE_SPINOR
+        setup_spinor();
+#endif
+
+#ifdef CONFIG_CMD_SATA
+        setup_sata();
+#endif
+
+	return 0;
+}
+
+#if defined (CONFIG_ADVANTECH) && defined(CONFIG_SUPPORT_LVDS)
+void setup_lvds_init(void)
+{
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	imx_iomux_v3_setup_pad(IOMUX_LCD_BKLT_PWM | MUX_PAD_CTRL(NO_PAD_CTRL)); /* LCD_BKLT_PWM */
+	imx_iomux_v3_setup_pad(IOMUX_LCD_BKLT_EN | MUX_PAD_CTRL(NO_PAD_CTRL)); /* LCD_BKLT_EN */
+	imx_iomux_v3_setup_pad(IOMUX_LCD_VDD_EN | MUX_PAD_CTRL(NO_PAD_CTRL)); /* LCD_VDD_EN */
+#else
+	imx_iomux_v3_setup_pad(IOMUX_LCD_BKLT_PWM); /* LCD_BKLT_PWM */
+	imx_iomux_v3_setup_pad(IOMUX_LCD_BKLT_EN); /* LCD_BKLT_EN */
+	imx_iomux_v3_setup_pad(IOMUX_LCD_VDD_EN); /* LCD_VDD_EN */
+#endif
+
+	/* LCD_BKLT_PWM - disable pwm */
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	gpio_direction_output(LCD_BKLT_PWM, 1);
+#else
+	gpio_direction_output(LCD_BKLT_PWM, 0);
+#endif
+
+	/* LCD_BKLT_EN - disable backlight */
+#ifdef LCD_BKLT_EN_VALUE
+	gpio_direction_output(LCD_BKLT_EN, LCD_BKLT_EN_VALUE);
+#else
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	gpio_direction_output(LCD_BKLT_EN, 1);
+#else
+	gpio_direction_output(LCD_BKLT_EN, 0);
+#endif
+#endif
+
+	/* LCD_VDD_EN - disable VDD */
+#ifdef LCD_VDD_EN_VALUE
+	gpio_direction_output(LCD_VDD_EN, LCD_VDD_EN_VALUE);
+#else
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	gpio_direction_output(LCD_VDD_EN, 1);
+#else
+	gpio_direction_output(LCD_VDD_EN, 0);
+#endif
+#endif
+}
+
+#endif
+int board_init(void)
+{
+	/* address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+#if defined (CONFIG_ADVANTECH) && defined(CONFIG_SUPPORT_LVDS)
+    setup_lvds_init();
+#endif
+#ifdef CONFIG_MXC_SPI
+	setup_spi();
+#endif
+	setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info1);
+
+#ifdef CONFIG_USB_EHCI_MX6
+	setup_usb();
+#endif
+
+#if defined(CONFIG_MX6DL) && defined(CONFIG_MXC_EPDC)
+	setup_epdc();
+#endif
+
+
+#ifdef CONFIG_FEC_MXC
+	setup_fec();
+#endif
+
+#ifdef CONFIG_ADVANTECH
+#ifndef CONFIG_MX6QP
+	writel(0x514201F0, 0x021B0400);
+	writel(0x514201F0, 0x021B4400);
+#endif
+#endif
+
+	return 0;
+}
+#ifndef CONFIG_ADVANTECH
+int power_init_board(void)
+{
+	struct pmic *pfuze;
+	unsigned int reg;
+	int ret;
+
+	pfuze = pfuze_common_init(I2C_PMIC);
+	if (!pfuze)
+		return -ENODEV;
+
+	if (is_mx6dqp())
+		ret = pfuze_mode_init(pfuze, APS_APS);
+	else
+		ret = pfuze_mode_init(pfuze, APS_PFM);
+
+	if (ret < 0)
+		return ret;
+	/* VGEN3 and VGEN5 corrected on i.mx6qp board */
+	if (!is_mx6dqp()) {
+	/* Increase VGEN3 from 2.5 to 2.8V */
+	pmic_reg_read(pfuze, PFUZE100_VGEN3VOL, &reg);
+	reg &= ~LDO_VOL_MASK;
+	reg |= LDOB_2_80V;
+	pmic_reg_write(pfuze, PFUZE100_VGEN3VOL, reg);
+
+	/* Increase VGEN5 from 2.8 to 3V */
+	pmic_reg_read(pfuze, PFUZE100_VGEN5VOL, &reg);
+	reg &= ~LDO_VOL_MASK;
+	reg |= LDOB_3_00V;
+	pmic_reg_write(pfuze, PFUZE100_VGEN5VOL, reg);
+	}
+
+	if (is_mx6dqp()) {
+		/* set SW1C staby volatage 1.075V*/
+		pmic_reg_read(pfuze, PFUZE100_SW1CSTBY, &reg);
+		reg &= ~0x3f;
+		reg |= 0x1f;
+		pmic_reg_write(pfuze, PFUZE100_SW1CSTBY, reg);
+
+		/* set SW1C/VDDSOC step ramp up time to from 16us to 4us/25mV */
+		pmic_reg_read(pfuze, PFUZE100_SW1CCONF, &reg);
+		reg &= ~0xc0;
+		reg |= 0x40;
+		pmic_reg_write(pfuze, PFUZE100_SW1CCONF, reg);
+
+		/* set SW2/VDDARM staby volatage 0.975V*/
+		pmic_reg_read(pfuze, PFUZE100_SW2STBY, &reg);
+		reg &= ~0x3f;
+		reg |= 0x17;
+		pmic_reg_write(pfuze, PFUZE100_SW2STBY, reg);
+
+		/* set SW2/VDDARM step ramp up time to from 16us to 4us/25mV */
+		pmic_reg_read(pfuze, PFUZE100_SW2CONF, &reg);
+		reg &= ~0xc0;
+		reg |= 0x40;
+		pmic_reg_write(pfuze, PFUZE100_SW2CONF, reg);
+	} else {
+		/* set SW1AB staby volatage 0.975V*/
+		pmic_reg_read(pfuze, PFUZE100_SW1ABSTBY, &reg);
+		reg &= ~0x3f;
+		reg |= 0x1b;
+		pmic_reg_write(pfuze, PFUZE100_SW1ABSTBY, reg);
+
+		/* set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
+		pmic_reg_read(pfuze, PFUZE100_SW1ABCONF, &reg);
+		reg &= ~0xc0;
+		reg |= 0x40;
+		pmic_reg_write(pfuze, PFUZE100_SW1ABCONF, reg);
+
+		/* set SW1C staby volatage 0.975V*/
+		pmic_reg_read(pfuze, PFUZE100_SW1CSTBY, &reg);
+		reg &= ~0x3f;
+		reg |= 0x1b;
+		pmic_reg_write(pfuze, PFUZE100_SW1CSTBY, reg);
+
+		/* set SW1C/VDDSOC step ramp up time to from 16us to 4us/25mV */
+		pmic_reg_read(pfuze, PFUZE100_SW1CCONF, &reg);
+		reg &= ~0xc0;
+		reg |= 0x40;
+		pmic_reg_write(pfuze, PFUZE100_SW1CCONF, reg);
+	}
+
+	return 0;
+}
+#endif
+#ifdef CONFIG_LDO_BYPASS_CHECK
+void ldo_mode_set(int ldo_bypass)
+{
+	unsigned int value;
+	int is_400M;
+	unsigned char vddarm;
+	struct pmic *p = pmic_get("PFUZE100");
+
+	if (!p) {
+		printf("No PMIC found!\n");
+		return;
+	}
+
+	/* increase VDDARM/VDDSOC to support 1.2G chip */
+	if (check_1_2G()) {
+		ldo_bypass = 0;	/* ldo_enable on 1.2G chip */
+		printf("1.2G chip, increase VDDARM_IN/VDDSOC_IN\n");
+		if (is_mx6dqp()) {
+			/* increase VDDARM to 1.425V */
+			pmic_reg_read(p, PFUZE100_SW2VOL, &value);
+			value &= ~0x3f;
+			value |= 0x29;
+			pmic_reg_write(p, PFUZE100_SW2VOL, value);
+		} else {
+			/* increase VDDARM to 1.425V */
+			pmic_reg_read(p, PFUZE100_SW1ABVOL, &value);
+			value &= ~0x3f;
+			value |= 0x2d;
+			pmic_reg_write(p, PFUZE100_SW1ABVOL, value);
+		}
+		/* increase VDDSOC to 1.425V */
+		pmic_reg_read(p, PFUZE100_SW1CVOL, &value);
+		value &= ~0x3f;
+		value |= 0x2d;
+		pmic_reg_write(p, PFUZE100_SW1CVOL, value);
+	}
+	/* switch to ldo_bypass mode , boot on 800Mhz */
+	if (ldo_bypass) {
+		prep_anatop_bypass();
+		if (is_mx6dqp()) {
+			/* decrease VDDARM for 400Mhz DQP:1.1V*/
+			pmic_reg_read(p, PFUZE100_SW2VOL, &value);
+			value &= ~0x3f;
+			value |= 0x1c;
+			pmic_reg_write(p, PFUZE100_SW2VOL, value);
+		} else {
+			/* decrease VDDARM for 400Mhz DQ:1.1V, DL:1.275V */
+			pmic_reg_read(p, PFUZE100_SW1ABVOL, &value);
+			value &= ~0x3f;
+			if (is_cpu_type(MXC_CPU_MX6DL))
+			value |= 0x27;
+			else
+			value |= 0x20;
+
+			pmic_reg_write(p, PFUZE100_SW1ABVOL, value);
+		}
+		/* increase VDDSOC to 1.3V */
+		pmic_reg_read(p, PFUZE100_SW1CVOL, &value);
+		value &= ~0x3f;
+		value |= 0x28;
+		pmic_reg_write(p, PFUZE100_SW1CVOL, value);
+
+		/*
+		 * MX6Q/DQP:
+		 * VDDARM:1.15V@800M; VDDSOC:1.175V@800M
+		 * VDDARM:0.975V@400M; VDDSOC:1.175V@400M
+		 * MX6DL:
+		 * VDDARM:1.175V@800M; VDDSOC:1.175V@800M
+		 * VDDARM:1.075V@400M; VDDSOC:1.175V@400M
+		 */
+		is_400M = set_anatop_bypass(2);
+		if (is_mx6dqp()) {
+			pmic_reg_read(p, PFUZE100_SW2VOL, &value);
+			value &= ~0x3f;
+			if (is_400M)
+				value |= 0x17;
+			else
+				value |= 0x1e;
+			pmic_reg_write(p, PFUZE100_SW2VOL, value);
+		}
+
+		if (is_400M) {
+			if (is_cpu_type(MXC_CPU_MX6DL))
+			vddarm = 0x1f;
+		else
+				vddarm = 0x1b;
+		} else {
+			if (is_cpu_type(MXC_CPU_MX6DL))
+			vddarm = 0x23;
+			else
+			vddarm = 0x22;
+		}
+		pmic_reg_read(p, PFUZE100_SW1ABVOL, &value);
+		value &= ~0x3f;
+		value |= vddarm;
+		pmic_reg_write(p, PFUZE100_SW1ABVOL, value);
+
+		/* decrease VDDSOC to 1.175V */
+		pmic_reg_read(p, PFUZE100_SW1CVOL, &value);
+		value &= ~0x3f;
+		value |= 0x23;
+		pmic_reg_write(p, PFUZE100_SW1CVOL, value);
+
+		finish_anatop_bypass();
+		printf("switch to ldo_bypass mode!\n");
+	}
+}
+#endif
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd2",	 MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{"sd3",	 MAKE_CFGVAL(0x40, 0x30, 0x00, 0x00)},
+	/* 8 bit bus width */
+	{"emmc", MAKE_CFGVAL(0x40, 0x38, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	unsigned int size = DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8);
+	unsigned char * pData;
+	unsigned int start, count;
+	int i, bmpReady = 0;
+	int mmc_dev = CONFIG_EMMC_DEV_NUM;
+
+	struct mmc *mmc = find_mmc_device(mmc_dev);
+
+	printf("mmc_dev:%d; CONFIG_EMMC_DEV_NUM:%d\n", mmc_dev, CONFIG_EMMC_DEV_NUM);
+	printf("CONFIG_FB_BASE:%x\n", CONFIG_FB_BASE);
+
+	pData = (unsigned char *)CONFIG_FB_BASE;
+
+	if (mmc) {
+		if (mmc_init(mmc) == 0) {
+			start = ALIGN(UBOOT_LOGO_BMP_ADDR, mmc->read_bl_len) / mmc->read_bl_len;
+			count = ALIGN(size, mmc->read_bl_len) / mmc->read_bl_len;
+			mmc->block_dev.block_read(&mmc->block_dev, start, count, pData);
+			bmpReady = 1;
+		}
+	}
+
+	if (bmpReady == 0) {
+		// Fill RGB frame buffer
+		// Red
+		for (i = 0; i < (DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8) / 3); i += (DISPLAY_BPP / 8)) {
+#if (DISPLAY_BPP == 16)
+			pData[i + 0] = 0x00;
+			pData[i + 1] = 0xF8;
+#else
+			pData[i + 0] = 0x00;
+			pData[i + 1] = 0x00;
+			pData[i + 2] = 0xFF;
+#endif
+		}
+
+		// Green
+		for (; i < (DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8) / 3) * 2; i += (DISPLAY_BPP / 8)) {
+#if (DISPLAY_BPP == 16)
+			pData[i + 0] = 0xE0;
+			pData[i + 1] = 0x07;
+#else
+			pData[i + 0] = 0x00;
+			pData[i + 1] = 0xFF;
+			pData[i + 2] = 0x00;
+#endif
+		}
+
+		// Blue
+		for (; i < DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8); i += (DISPLAY_BPP / 8)) {
+#if (DISPLAY_BPP == 16)
+			pData[i + 0] = 0x1F;
+			pData[i + 1] = 0x00;
+#else
+			pData[i + 0] = 0xFF;
+			pData[i + 1] = 0x00;
+			pData[i + 2] = 0x00;
+#endif
+		}
+	}
+
+#ifndef CONFIG_SYS_DCACHE_OFF
+	flush_dcache_range((u32)pData, (u32)(pData + DISPLAY_WIDTH * DISPLAY_HEIGHT * (DISPLAY_BPP / 8)));
+#endif
+
+#ifdef IPU_OUTPUT_MODE_LVDS
+#ifndef CONFIG_ADVANTECH
+	setup_lvds_iomux();
+#endif
+#endif
+
+	ipu_display_setup();
+#endif //CONFIG_UBOOT_LOGO_ENABLE
+
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	setenv("board_name", "SABRESD");
+
+	if (is_mx6dqp())
+		setenv("board_rev", "MX6QP");
+	else if (is_cpu_type(MXC_CPU_MX6Q) || is_cpu_type(MXC_CPU_MX6D))
+		setenv("board_rev", "MX6Q");
+	else if (is_cpu_type(MXC_CPU_MX6DL) || is_cpu_type(MXC_CPU_MX6SOLO))
+		setenv("board_rev", "MX6DL");
+#endif
+
+#ifdef CONFIG_ENV_IS_IN_MMC
+	board_late_mmc_env_init();
+#endif
+
+#ifdef CONFIG_SWITCH_DEBUG_PORT_TO_UART1
+	if (uart1_funtion == 0)
+		setenv("console", "NULL");
+#endif
+
+	return 0;
+}
+
+int checkboard(void)
+{
+	puts("Board: MX6-SabreSD\n");
+	return 0;
+}
+
+#ifdef CONFIG_FSL_FASTBOOT
+
+void board_fastboot_setup(void)
+{
+#ifdef CONFIG_ADV_OTA_SUPPORT
+	int bootdev = (*(int *)0x22200000);
+	char mmc_num[32];
+#ifdef CONFIG_TARGET_MX6WISE710A1_1G
+	unsigned int com1_sel0 = 0, com1_sel1 = 0;
+#endif
+
+        switch (bootdev) {
+#ifdef CONFIG_SD_DEV_NUM
+               case 1:	//SD
+			sprintf(mmc_num, "mmc%d", CONFIG_SD_DEV_NUM);
+			if (!getenv("fastboot_dev"))
+				setenv("fastboot_dev", mmc_num);
+			break;
+#endif /*CONFIG_SD_DEV_NUM*/
+#if defined(CONFIG_FASTBOOT_STORAGE_SATA)
+		case 2:
+			if (!getenv("fastboot_dev"))
+				setenv("fastboot_dev", "sata");
+			break;
+#endif /*CONFIG_FASTBOOT_STORAGE_SATA*/
+                case 3: //EMMC
+			sprintf(mmc_num, "mmc%d", CONFIG_EMMC_DEV_NUM);
+			if (!getenv("fastboot_dev"))
+				setenv("fastboot_dev", mmc_num);
+			break;
+#ifdef CONFIG_SPI_BOOT
+                case 4:
+                        /* booting from SPI*/
+                        printf("Not support recovery for booting from SPI\n");
+                        break;
+#endif
+#ifdef CONFIG_CARRIERSD_DEV_NUM
+                case 5: //Carrier SD
+			sprintf(mmc_num, "mmc%d", CONFIG_CARRIERSD_DEV_NUM);
+			if (!getenv("fastboot_dev"))
+				setenv("fastboot_dev", mmc_num);
+			break;
+#endif
+#ifdef CONFIG_USB_BOOT
+		case 6:
+			if (!getenv("fastboot_dev"))
+				setenv("fastboot_dev", "usb");
+			break;
+#endif/*CONFIG_USB_BOOT*/
+                default:
+			printf("unsupported boot devices\n");
+			break;
+        }
+
+#else
+	switch (get_boot_device()) {
+#if defined(CONFIG_FASTBOOT_STORAGE_SATA)
+	case SATA_BOOT:
+		if (!getenv("fastboot_dev"))
+			setenv("fastboot_dev", "sata");
+		if (!getenv("bootcmd"))
+			setenv("bootcmd", "boota sata");
+		break;
+#endif /*CONFIG_FASTBOOT_STORAGE_SATA*/
+#if defined(CONFIG_FASTBOOT_STORAGE_MMC)
+	case SD2_BOOT:
+	case MMC2_BOOT:
+	    if (!getenv("fastboot_dev"))
+			setenv("fastboot_dev", "mmc0");
+	    if (!getenv("bootcmd"))
+			setenv("bootcmd", "boota mmc0");
+	    break;
+	case SD3_BOOT:
+	case MMC3_BOOT:
+	    if (!getenv("fastboot_dev"))
+			setenv("fastboot_dev", "mmc1");
+	    if (!getenv("bootcmd"))
+			setenv("bootcmd", "boota mmc1");
+	    break;
+	case MMC4_BOOT:
+	    if (!getenv("fastboot_dev"))
+			setenv("fastboot_dev", "mmc2");
+	    if (!getenv("bootcmd"))
+			setenv("bootcmd", "boota mmc2");
+	    break;
+#endif /*CONFIG_FASTBOOT_STORAGE_MMC*/
+	default:
+		printf("unsupported boot devices\n");
+		break;
+	}
+#endif /*CONFIG_ADV_OTA_SUPPORT*/
+
+#ifdef CONFIG_TARGET_MX6WISE710A1_1G
+	// gpio5 0 gpio6 1 => COM1 rs232
+	// gpio5 1 gpio6 0 => COM1 rs485
+	gpio_free(IMX_GPIO_NR(1, 5));
+    imx_iomux_v3_setup_pad(MX6_PAD_GPIO_5__GPIO1_IO05    | MUX_PAD_CTRL(NO_PAD_CTRL));
+	if (gpio_request(IMX_GPIO_NR(1, 5), "COM1_SEL0") != -1) {
+		if (gpio_direction_input(IMX_GPIO_NR(1, 5)) != -1) {
+			com1_sel0 = gpio_get_value(IMX_GPIO_NR(1, 5));
+		} else {
+			printf("[%s]set com1_sel0 input error \n", __func__);
+		}
+		gpio_free(IMX_GPIO_NR(1, 5));
+	} else {
+		printf("[%s]request com1_sel0 error \n", __func__);
+	}
+
+    imx_iomux_v3_setup_pad(MX6_PAD_GPIO_6__GPIO1_IO06    | MUX_PAD_CTRL(NO_PAD_CTRL));
+	if (gpio_request(IMX_GPIO_NR(1, 6), "COM1_SEL1") != -1) {
+		if (gpio_direction_input(IMX_GPIO_NR(1, 6)) != -1) {
+			com1_sel1 = gpio_get_value(IMX_GPIO_NR(1, 6));
+		} else {
+			printf("[%s]set com1_sel1 input error \n", __func__);
+		}
+		gpio_free(IMX_GPIO_NR(1, 6));
+	} else {
+		printf("[%s]request com1_sel1 error \n", __func__);
+	}
+
+	if (com1_sel0 == 1 && com1_sel1 == 0) {
+		//printf("[%s]com1mode: com1-232 \n", __func__);
+		setenv("com1mode", "com1-232");
+	} else if (com1_sel0 == 0 && com1_sel1 == 1) {
+		//printf("[%s]com1mode: com1-485 \n", __func__);
+		setenv("com1mode", "com1-485 wise710login=ttymxc0");
+		setenv("console", "NULL");
+	} else {
+		printf("Wrong mode detect, set com1mode=com1-debug by default \n");
+		setenv("com1mode", "com1-232");
+	}
+#endif
+	if (run_command("advramboot mmc 0:1 0x524288000 ramdisk.gz", 0)) {
+		run_command("advramboot mmc 1:3 0x524288000 ramdisk.gz", 0);
+	}
+}
+
+#ifdef CONFIG_ANDROID_RECOVERY
+
+#define GPIO_VOL_DN_KEY IMX_GPIO_NR(1, 5)
+iomux_v3_cfg_t const recovery_key_pads[] = {
+	(MX6_PAD_GPIO_5__GPIO1_IO05 | MUX_PAD_CTRL(NO_PAD_CTRL)),
+};
+
+int check_recovery_cmd_file(void)
+{
+    int button_pressed = 0;
+    int recovery_mode = 0;
+
+    recovery_mode = recovery_check_and_clean_flag();
+
+    /* Check Recovery Combo Button press or not. */
+	imx_iomux_v3_setup_multiple_pads(recovery_key_pads,
+			ARRAY_SIZE(recovery_key_pads));
+
+    gpio_direction_input(GPIO_VOL_DN_KEY);
+
+    if (gpio_get_value(GPIO_VOL_DN_KEY) == 0) { /* VOL_DN key is low assert */
+		button_pressed = 1;
+		printf("Recovery key pressed\n");
+    }
+
+	gpio_free(GPIO_VOL_DN_KEY);
+
+    return recovery_mode || button_pressed;
+}
+
+void board_recovery_setup(void)
+{
+#ifdef CONFIG_ANDROID_SUPPORT
+	int bootdev = (*(int *)0x22200000);
+
+	switch (bootdev) {
+	case 1:
+	default:
+		/* booting from SD*/
+		printf("booting from SD\n");
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery",
+				"boota mmc0 recovery");
+		break;
+	case 2:
+		/* booting from SATA*/
+		printf("booting from SATA\n");
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery",
+				"boota sata recovery");
+		break;
+	case 3:
+		/* booting from iNAND*/
+		printf("booting from iNAND\n");
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery",
+				"boota mmc1 recovery");
+		break;
+#ifdef CONFIG_SPI_BOOT
+	case 4:
+		/* booting from SPI*/
+		printf("Not support recovery for booting from SPI\n");
+		break;
+#endif
+	}
+#elif defined(CONFIG_ADV_OTA_SUPPORT)
+	int bootdev = (*(int *)0x22200000);
+	char bootcmd_recovery[32];
+        switch (bootdev) {
+#ifdef CONFIG_SD_DEV_NUM
+		case 1:
+			/* booting from SD*/
+			sprintf(bootcmd_recovery, "boota mmc%d recovery", CONFIG_SD_DEV_NUM);
+			printf("booting from SD\n");
+			if (!getenv("bootcmd_recovery"))
+				setenv("bootcmd_recovery",bootcmd_recovery);
+			break;
+#endif /*CONFIG_SD_DEV_NUM*/
+		case 2:
+			/* booting from SATA*/
+			printf("booting from SATA\n");
+			if (!getenv("bootcmd_recovery"))
+				setenv("bootcmd_recovery",
+					"boota sata recovery");
+			break;
+		case 3:
+			/* booting from iNAND*/
+			sprintf(bootcmd_recovery, "boota mmc%d recovery", CONFIG_EMMC_DEV_NUM);
+			printf("booting from iNAND\n");
+			if (!getenv("bootcmd_recovery"))
+				setenv("bootcmd_recovery",bootcmd_recovery);
+			break;
+#ifdef CONFIG_SPI_BOOT
+		case 4:
+			/* booting from SPI*/
+			printf("Not support recovery for booting from SPI\n");
+			break;
+#endif
+#ifdef CONFIG_CARRIERSD_DEV_NUM
+                case 5: 
+			/* booting from Carrier SD*/
+			sprintf(bootcmd_recovery, "boota mmc%d recovery", CONFIG_CARRIERSD_DEV_NUM);
+			if (!getenv("bootcmd_recovery"))
+				setenv("bootcmd_recovery",bootcmd_recovery);
+                        break;
+#endif
+		default:
+			printf("unsupported boot devices\n");
+			break;
+
+        }
+
+#else
+	int bootdev = get_boot_device();
+
+	switch (bootdev) {
+#if defined(CONFIG_FASTBOOT_STORAGE_SATA)
+	case SATA_BOOT:
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery",
+				"boota sata recovery");
+		break;
+#endif /*CONFIG_FASTBOOT_STORAGE_SATA*/
+#if defined(CONFIG_FASTBOOT_STORAGE_MMC)
+	case SD2_BOOT:
+	case MMC2_BOOT:
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery",
+				"boota mmc0 recovery");
+		break;
+	case SD3_BOOT:
+	case MMC3_BOOT:
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery",
+				"boota mmc1 recovery");
+		break;
+	case MMC4_BOOT:
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery",
+				"boota mmc2 recovery");
+		break;
+#endif /*CONFIG_FASTBOOT_STORAGE_MMC*/
+	default:
+		printf("Unsupported bootup device for recovery: dev: %d\n",
+			bootdev);
+		return;
+	}
+#endif /*CONFIG_ANDROID_SUPPORT*/
+	printf("setup env for recovery..\n");
+#ifdef CONFIG_ADV_OTA_SUPPORT
+	setenv("bootcmd", "run bootcmd_recovery");
+#else
+	setenv("bootcmd", "run bootcmd_android_recovery");
+#endif
+}
+
+#endif /*CONFIG_ANDROID_RECOVERY*/
+#endif /*CONFIG_FSL_FASTBOOT*/
+
+
+#ifdef CONFIG_SPL_BUILD
+#include <spl.h>
+#include <libfdt.h>
+
+const struct mx6dq_iomux_ddr_regs mx6_ddr_ioregs = {
+	.dram_sdclk_0 =  0x00020030,
+	.dram_sdclk_1 =  0x00020030,
+	.dram_cas =  0x00020030,
+	.dram_ras =  0x00020030,
+	.dram_reset =  0x00020030,
+	.dram_sdcke0 =  0x00003000,
+	.dram_sdcke1 =  0x00003000,
+	.dram_sdba2 =  0x00000000,
+	.dram_sdodt0 =  0x00003030,
+	.dram_sdodt1 =  0x00003030,
+	.dram_sdqs0 =  0x00000030,
+	.dram_sdqs1 =  0x00000030,
+	.dram_sdqs2 =  0x00000030,
+	.dram_sdqs3 =  0x00000030,
+	.dram_sdqs4 =  0x00000030,
+	.dram_sdqs5 =  0x00000030,
+	.dram_sdqs6 =  0x00000030,
+	.dram_sdqs7 =  0x00000030,
+	.dram_dqm0 =  0x00020030,
+	.dram_dqm1 =  0x00020030,
+	.dram_dqm2 =  0x00020030,
+	.dram_dqm3 =  0x00020030,
+	.dram_dqm4 =  0x00020030,
+	.dram_dqm5 =  0x00020030,
+	.dram_dqm6 =  0x00020030,
+	.dram_dqm7 =  0x00020030,
+};
+
+/* configure MX6SOLO/DUALLITE mmdc DDR io registers */
+const struct mx6sdl_iomux_ddr_regs mx6sdl_ddr_ioregs = {
+        /* SDCLK[0:1], CAS, RAS, Reset: Differential input, 40ohm */
+        .dram_sdclk_0 = 0x00020030,
+        .dram_sdclk_1 = 0x00020030,
+        .dram_cas = 0x00020030,
+        .dram_ras = 0x00020030,
+        .dram_reset = 0x00020030,
+        /* SDCKE[0:1]: 100k pull-up */
+        .dram_sdcke0 = 0x00003000,
+        .dram_sdcke1 = 0x00003000,
+        /* SDBA2: pull-up disabled */
+        .dram_sdba2 = 0x00000000,
+        /* SDODT[0:1]: 100k pull-up, 40 ohm */
+        .dram_sdodt0 = 0x00003030,
+        .dram_sdodt1 = 0x00003030,
+        /* SDQS[0:7]: Differential input, 40 ohm */
+        .dram_sdqs0 = 0x00000030,
+        .dram_sdqs1 = 0x00000030,
+        .dram_sdqs2 = 0x00000030,
+        .dram_sdqs3 = 0x00000030,
+        .dram_sdqs4 = 0x00000030,
+        .dram_sdqs5 = 0x00000030,
+        .dram_sdqs6 = 0x00000030,
+        .dram_sdqs7 = 0x00000030,
+
+        /* DQM[0:7]: Differential input, 40 ohm */
+        .dram_dqm0 = 0x00020030,
+        .dram_dqm1 = 0x00020030,
+        .dram_dqm2 = 0x00020030,
+        .dram_dqm3 = 0x00020030,
+        .dram_dqm4 = 0x00020030,
+        .dram_dqm5 = 0x00020030,
+        .dram_dqm6 = 0x00020030,
+        .dram_dqm7 = 0x00020030,
+};
+
+const struct mx6sdl_iomux_grp_regs mx6sdl_grp_ioregs = {
+        /* DDR3 */
+        .grp_ddr_type = 0x000c0000,
+        /* SDQS[0:7]: Differential input, 40 ohm */
+        .grp_ddrmode_ctl = 0x00020000,
+        /* disable DDR pullups */
+        .grp_ddrpke = 0x00000000,
+        /* ADDR[00:16], SDBA[0:1]: 40 ohm */
+        .grp_addds = 0x00000030,
+        /* CS0/CS1/SDBA2/CKE0/CKE1/SDWE: 40 ohm */
+        .grp_ctlds = 0x00000030,
+        /* DATA[00:63]: Differential input, 40 ohm */
+        .grp_ddrmode = 0x00020000,
+        .grp_b0ds = 0x00000030,
+        .grp_b1ds = 0x00000030,
+        .grp_b2ds = 0x00000030,
+        .grp_b3ds = 0x00000030,
+        .grp_b4ds = 0x00000030,
+        .grp_b5ds = 0x00000030,
+        .grp_b6ds = 0x00000030,
+        .grp_b7ds = 0x00000030,
+};
+const struct mx6dq_iomux_ddr_regs mx6dqp_ddr_ioregs = {
+	.dram_sdclk_0 =  0x00000030,
+	.dram_sdclk_1 =  0x00000030,
+	.dram_cas =  0x00000030,
+	.dram_ras =  0x00000030,
+	.dram_reset =  0x00000030,
+	.dram_sdcke0 =  0x00003000,
+	.dram_sdcke1 =  0x00003000,
+	.dram_sdba2 =  0x00000000,
+	.dram_sdodt0 =  0x00003030,
+	.dram_sdodt1 =  0x00003030,
+	.dram_sdqs0 =  0x00000030,
+	.dram_sdqs1 =  0x00000030,
+	.dram_sdqs2 =  0x00000030,
+	.dram_sdqs3 =  0x00000030,
+	.dram_sdqs4 =  0x00000030,
+	.dram_sdqs5 =  0x00000030,
+	.dram_sdqs6 =  0x00000030,
+	.dram_sdqs7 =  0x00000030,
+	.dram_dqm0 =  0x00000030,
+	.dram_dqm1 =  0x00000030,
+	.dram_dqm2 =  0x00000030,
+	.dram_dqm3 =  0x00000030,
+	.dram_dqm4 =  0x00000030,
+	.dram_dqm5 =  0x00000030,
+	.dram_dqm6 =  0x00000030,
+	.dram_dqm7 =  0x00000030,
+};
+
+const struct mx6dq_iomux_grp_regs mx6_grp_ioregs = {
+	.grp_ddr_type =  0x000C0000,
+	.grp_ddrmode_ctl =  0x00020000,
+	.grp_ddrpke =  0x00000000,
+	.grp_addds =  0x00000030,
+	.grp_ctlds =  0x00000030,
+	.grp_ddrmode =  0x00020000,
+	.grp_b0ds =  0x00000030,
+	.grp_b1ds =  0x00000030,
+	.grp_b2ds =  0x00000030,
+	.grp_b3ds =  0x00000030,
+	.grp_b4ds =  0x00000030,
+	.grp_b5ds =  0x00000030,
+	.grp_b6ds =  0x00000030,
+	.grp_b7ds =  0x00000030,
+};
+
+const struct mx6_mmdc_calibration mx6_mmcd_calib = {
+	.p0_mpwldectrl0 =  0x001F001F,
+	.p0_mpwldectrl1 =  0x001F001F,
+	.p1_mpwldectrl0 =  0x00440044,
+	.p1_mpwldectrl1 =  0x00440044,
+	.p0_mpdgctrl0 =  0x434B0350,
+	.p0_mpdgctrl1 =  0x034C0359,
+	.p1_mpdgctrl0 =  0x434B0350,
+	.p1_mpdgctrl1 =  0x03650348,
+	.p0_mprddlctl =  0x4436383B,
+	.p1_mprddlctl =  0x39393341,
+	.p0_mpwrdlctl =  0x35373933,
+	.p1_mpwrdlctl =  0x48254A36,
+};
+
+const struct mx6_mmdc_calibration mx6dqp_mmcd_calib = {
+	.p0_mpwldectrl0 =  0x001B001E,
+	.p0_mpwldectrl1 =  0x002E0029,
+	.p1_mpwldectrl0 =  0x001B002A,
+	.p1_mpwldectrl1 =  0x0019002C,
+	.p0_mpdgctrl0 =  0x43240334,
+	.p0_mpdgctrl1 =  0x0324031A,
+	.p1_mpdgctrl0 =  0x43340344,
+	.p1_mpdgctrl1 =  0x03280276,
+	.p0_mprddlctl =  0x44383A3E,
+	.p1_mprddlctl =  0x3C3C3846,
+	.p0_mpwrdlctl =  0x2E303230,
+	.p1_mpwrdlctl =  0x38283E34,
+};
+
+/* MT41K128M16JT-125 */
+static struct mx6_ddr3_cfg mem_ddr = {
+	.mem_speed = 1600,
+	.density = 2,
+	.width = 16,
+	.banks = 8,
+	.rowaddr = 14,
+	.coladdr = 10,
+	.pagesz = 2,
+	.trcd = 1375,
+	.trcmin = 4875,
+	.trasmin = 3500,
+};
+
+static void ccgr_init(void)
+{
+	struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
+
+	writel(0x00C03F3F, &ccm->CCGR0);
+	writel(0x0030FC03, &ccm->CCGR1);
+	writel(0x0FFFC000, &ccm->CCGR2);
+	writel(0x3FF00000, &ccm->CCGR3);
+	writel(0x00FFF300, &ccm->CCGR4);
+	writel(0x0F0000C3, &ccm->CCGR5);
+	writel(0x000003FF, &ccm->CCGR6);
+}
+
+static void gpr_init(void)
+{
+	struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
+
+	/* enable AXI cache for VDOA/VPU/IPU */
+	writel(0xF00000CF, &iomux->gpr[4]);
+	if (is_mx6dqp()) {
+		/* set IPU AXI-id1 Qos=0x1 AXI-id0/2/3 Qos=0x7 */
+		writel(0x007F007F, &iomux->gpr[6]);
+		writel(0x007F007F, &iomux->gpr[7]);
+	} else {
+	/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+	writel(0x007F007F, &iomux->gpr[6]);
+	writel(0x007F007F, &iomux->gpr[7]);
+}
+}
+
+/*
+ * This section requires the differentiation between iMX6 Sabre boards, but
+ * for now, it will configure only for the mx6q variant.
+ */
+static void spl_dram_init(void)
+{
+	struct mx6_ddr_sysinfo sysinfo = {
+		/* width of data bus:0=16,1=32,2=64 */
+		.dsize = 2,
+		/* config for full 4GB range so that get_mem_size() works */
+		.cs_density = 32, /* 32Gb per CS */
+		/* single chip select */
+		.ncs = 1,
+		.cs1_mirror = 0,
+		.rtt_wr = 1 /*DDR3_RTT_60_OHM*/,	/* RTT_Wr = RZQ/4 */
+		.rtt_nom = 1 /*DDR3_RTT_60_OHM*/,	/* RTT_Nom = RZQ/4 */
+		.walat = 1,	/* Write additional latency */
+		.ralat = 5,	/* Read additional latency */
+		.mif3_mode = 3,	/* Command prediction working mode */
+		.bi_on = 1,	/* Bank interleaving enabled */
+		.sde_to_rst = 0x10,	/* 14 cycles, 200us (JEDEC default) */
+		.rst_to_cke = 0x23,	/* 33 cycles, 500us (JEDEC default) */
+		.ddr_type = DDR_TYPE_DDR3,
+	};
+
+	if (is_mx6dqp()) {
+		mx6dq_dram_iocfg(64, &mx6dqp_ddr_ioregs, &mx6_grp_ioregs);
+		mx6_dram_cfg(&sysinfo, &mx6dqp_mmcd_calib, &mem_ddr);
+	} else {
+#ifdef CONFIG_MX6Q
+		mx6dq_dram_iocfg(64, &mx6_ddr_ioregs, &mx6_grp_ioregs);
+#elif defined(CONFIG_MX6DL) 
+		mx6sdl_dram_iocfg(32, &mx6sdl_ddr_ioregs, &mx6sdl_grp_ioregs);
+#endif
+		mx6_dram_cfg(&sysinfo, &mx6_mmcd_calib, &mem_ddr);
+	}
+}
+
+void board_init_f(ulong dummy)
+{
+	/* setup AIPS and disable watchdog */
+	arch_cpu_init();
+
+	ccgr_init();
+	gpr_init();
+
+	/* iomux and setup of i2c */
+	board_early_init_f();
+
+	/* setup GP timer */
+	timer_init();
+
+	/* UART clocks enabled and gd valid - init serial console */
+	preloader_console_init();
+
+	/* DDR initialization */
+#if defined (CONFIG_ADVANTECH)	
+	//spl_dram_init();
+#else
+	spl_dram_init();
+#endif
+
+	/* Clear the BSS. */
+	memset(__bss_start, 0, __bss_end - __bss_start);
+
+	/* load/boot image from boot device */
+	board_init_r(NULL, 0);
+}
+
+void reset_cpu(ulong addr)
+{
+}
+#endif
+#ifdef CONFIG_IMX_ECSPI
+s32 spi_get_cfg(struct imx_spi_dev_t *dev)
+{
+        switch (dev->slave.cs) {
+        case 0:
+                /* SPI-NOR */
+#ifdef CONFIG_SPI_BOOT
+                if(dev->slave.bus ==0) dev->base = ECSPI1_BASE_ADDR;
+                else if(dev->slave.bus ==4) dev->base = ECSPI5_BASE_ADDR;
+#else
+                dev->base = ECSPI1_BASE_ADDR;
+#endif
+                dev->freq = 25000000;
+                dev->ss_pol = IMX_SPI_ACTIVE_LOW;
+                dev->ss = 0;
+                dev->fifo_sz = 64 * 4;
+                dev->us_delay = 0;
+                break;
+        case 1:
+                /* SPI-NOR */
+#ifdef CONFIG_SPI_BOOT
+                if(dev->slave.bus ==0) dev->base = ECSPI1_BASE_ADDR;
+                else if(dev->slave.bus ==4) dev->base = ECSPI5_BASE_ADDR;
+#else
+                dev->base = ECSPI1_BASE_ADDR;
+#endif
+                dev->freq = 25000000;
+                dev->ss_pol = IMX_SPI_ACTIVE_LOW;
+                dev->ss = 1;
+                dev->fifo_sz = 64 * 4;
+                dev->us_delay = 0;
+                break;
+        default:
+                printf("Invalid Bus ID!\n");
+        }
+
+        return 0;
+}
+
+void spi_io_init(struct imx_spi_dev_t *dev)
+{
+        unsigned int reg;
+        struct mxc_ccm_reg *ccm_regs = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
+
+        switch (dev->base) {
+        case ECSPI1_BASE_ADDR:
+                /* Enable clock */
+                reg = readl(&ccm_regs->CCGR1);
+                reg |= 0x3;
+                writel(reg, &ccm_regs->CCGR1);
+#if defined (CONFIG_ADVANTECH)
+                imx_iomux_v3_setup_pad(IOMUX_SPI_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL));
+                imx_iomux_v3_setup_pad(IOMUX_SPI_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL));
+                imx_iomux_v3_setup_pad(IOMUX_SPI_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL));
+                imx_iomux_v3_setup_pad(IOMUX_SPI_CS0  | MUX_PAD_CTRL(NO_PAD_CTRL));
+#ifdef IOMUX_SPI_CS1
+                imx_iomux_v3_setup_pad(IOMUX_SPI_CS1  | MUX_PAD_CTRL(NO_PAD_CTRL));
+#endif
+#else
+                /* SCLK */
+                imx_iomux_v3_setup_pad(MX6_PAD_KEY_COL0__ECSPI1_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL));
+
+                /* MISO */
+                imx_iomux_v3_setup_pad(MX6_PAD_KEY_COL1__ECSPI1_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL));
+
+                /* MOSI */
+                imx_iomux_v3_setup_pad(MX6_PAD_KEY_ROW0__ECSPI1_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL));
+
+                imx_iomux_v3_setup_pad(MX6_PAD_KEY_ROW1__GPIO4_IO09    | MUX_PAD_CTRL(NO_PAD_CTRL));
+#endif
+                break;
+        case ECSPI2_BASE_ADDR:
+        case ECSPI3_BASE_ADDR:
+                /* ecspi2-3 fall through */
+                break;
+#ifdef CONFIG_ADVANTECH
+#ifdef CONFIG_MX6Q
+#ifdef CONFIG_SPI_BOOT
+        case ECSPI5_BASE_ADDR:
+                reg = readl(&ccm_regs->CCGR1);
+                reg |= 0x300;
+                writel(reg, &ccm_regs->CCGR1);
+                imx_iomux_v3_setup_pad(IOMUX_SPI5_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL));
+                imx_iomux_v3_setup_pad(IOMUX_SPI5_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL));
+                imx_iomux_v3_setup_pad(IOMUX_SPI5_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL));
+                imx_iomux_v3_setup_pad(IOMUX_SPI5_CS0  | MUX_PAD_CTRL(NO_PAD_CTRL));
+#ifdef IOMUX_SPI5_CS1
+                imx_iomux_v3_setup_pad(IOMUX_SPI5_CS1  | MUX_PAD_CTRL(NO_PAD_CTRL));
+#endif
+#ifdef IOMUX_SPI5_CS2
+                imx_iomux_v3_setup_pad(IOMUX_SPI5_CS2  | MUX_PAD_CTRL(NO_PAD_CTRL));
+#endif
+                break;
+#endif //CONFIG_SPI_BOOT
+#endif //CONFIG_MX6Q
+#endif //CONFIG_ADVANTECH
+        default:
+                break;
+        }
+}
+
+#endif
+
diff --git a/board/freescale/mx6advantech/mx6dlebcrs03a1_4x_MT41K128M16JT-125_1410022609-01_20171124.inc b/board/freescale/mx6advantech/mx6dlebcrs03a1_4x_MT41K128M16JT-125_1410022609-01_20171124.inc
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6dlrom5420b1_4x_IM4G16D3FABG-125_1410025137-01.cfg b/board/freescale/mx6advantech/mx6dlrom5420b1_4x_IM4G16D3FABG-125_1410025137-01.cfg
deleted file mode 100644
index a8b8483..0000000
--- a/board/freescale/mx6advantech/mx6dlrom5420b1_4x_IM4G16D3FABG-125_1410025137-01.cfg
+++ /dev/null
@@ -1,228 +0,0 @@
-/*
- * Copyright (C) 2014 Freescale Semiconductor, Inc.
- * Jason Liu <r64343@freescale.com>
- *
- * SPDX-License-Identifier:	GPL-2.0+
- *
- * Refer docs/README.imxmage for more details about how-to configure
- * and create imximage boot image
- *
- * The syntax is taken as close as possible with the kwbimage
- */
-
-#define __ASSEMBLY__
-#include <config.h>
-
-/* image version */
-IMAGE_VERSION 2
-
-/*
- * Boot Device : one of spi, sd, sata
- * the board has no nand and eimnor
- * spinor: flash_offset: 0x0400
- * sata:   flash_offset: 0x0400
- * sd/mmc: flash_offset: 0x0400
- */
-
-/* the same flash_offset as sd */
-BOOT_FROM      sd
-
-#ifdef CONFIG_USE_PLUGIN
-/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
-PLUGIN board/freescale/mx6sabresd/plugin.bin 0x00907000
-#else
-
-#ifdef CONFIG_SECURE_BOOT
-CSF CONFIG_CSF_SIZE
-#endif
-
-/*
- * Device Configuration Data (DCD)
- *
- * Each entry must have the format:
- * Addr-type           Address        Value
- *
- * where:
- *      Addr-type register length (1,2 or 4 bytes)
- *      Address   absolute address of the register
- *      value     value to be stored in the register
- */
-//DDR IO TYPE:
-DATA 4, 0x020e0774, 0x000C0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
-DATA 4, 0x020e0754, 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE
-
-//CLOCK:
-DATA 4, 0x020e04ac, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
-DATA 4, 0x020e04b0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1
-
-//ADDRESS:
-DATA 4, 0x020e0464, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
-DATA 4, 0x020e0490, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
-DATA 4, 0x020e074c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_ADDDS
-
-//CONTROL:
-DATA 4, 0x020e0494, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
-
-DATA 4, 0x020e04a0, 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
-
-DATA 4, 0x020e04b4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
-DATA 4, 0x020e04b8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
-DATA 4, 0x020e076c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_CTLDS
-
-//DATA STROBE:
-DATA 4, 0x020e0750, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
-
-DATA 4, 0x020e04bc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0
-DATA 4, 0x020e04c0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1
-DATA 4, 0x020e04c4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2
-DATA 4, 0x020e04c8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3
-DATA 4, 0x020e04cc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4
-DATA 4, 0x020e04d0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5
-DATA 4, 0x020e04d4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6
-DATA 4, 0x020e04d8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7
-
-//DATA:
-DATA 4, 0x020e0760, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE
-
-DATA 4, 0x020e0764, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B0DS
-DATA 4, 0x020e0770, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B1DS
-DATA 4, 0x020e0778, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B2DS
-DATA 4, 0x020e077c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B3DS
-DATA 4, 0x020e0780, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B4DS
-DATA 4, 0x020e0784, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B5DS
-DATA 4, 0x020e078c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B6DS
-DATA 4, 0x020e0748, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B7DS
-
-DATA 4, 0x020e0470, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
-DATA 4, 0x020e0474, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
-DATA 4, 0x020e0478, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
-DATA 4, 0x020e047c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
-DATA 4, 0x020e0480, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
-DATA 4, 0x020e0484, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
-DATA 4, 0x020e0488, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
-DATA 4, 0x020e048c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
-
-//=============================================================================			
-// DDR Controller Registers			
-//=============================================================================			
-// Manufacturer:	Micron		
-// Device Part Number:	MT41J128M16HA-15E		
-// Clock Freq.: 	400MHz		
-// Density per CS in Gb: 	8		
-// Chip Selects used:	1		
-// Number of Banks:	8		
-// Row address:    	14		
-// Column address: 	10		
-// Data bus width	64		
-//=============================================================================
-DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
-
-// write leveling, based on Freescale board layout and T topology			
-// For target board, may need to run write leveling calibration 			
-// to fine tune these settings			
-// If target board does not use T topology, then these registers			
-// should either be cleared or write leveling calibration can be run
-DATA 4, 0x021b080c, 0x001F001F
-DATA 4, 0x021b0810, 0x001F001F
-DATA 4, 0x021b480c, 0x001F001F
-DATA 4, 0x021b4810, 0x001F001F
-
-//######################################################			
-//calibration values based on calibration compare of 0x00ffff00:			
-//Note, these calibration values are based on Freescale's board			
-//May need to run calibration on target board to fine tune these 			
-//######################################################
-
-//Read DQS Gating calibration
-DATA 4, 0x021b083c, 0x4250024C // MPDGCTRL0 PHY0
-DATA 4, 0x021b0840, 0x023C024C // MPDGCTRL1 PHY0
-DATA 4, 0x021b483c, 0x422C0228 // MPDGCTRL0 PHY1
-DATA 4, 0x021b4840, 0x021C0220 // MPDGCTRL1 PHY1
-
-//Read calibration
-DATA 4, 0x021b0848, 0x46444C48 // MPRDDLCTL PHY0
-DATA 4, 0x021b4848, 0x42444840 // MPRDDLCTL PHY1
-
-//Write calibration	
-DATA 4, 0x021b0850, 0x3A38343A // MPWRDLCTL PHY0
-DATA 4, 0x021b4850, 0x38363432 // MPWRDLCTL PHY1
-
-//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):
-DATA 4, 0x021b081c, 0x33333333 // DDR_PHY_P0_MPREDQBY0DL3
-DATA 4, 0x021b0820, 0x33333333 // DDR_PHY_P0_MPREDQBY1DL3
-DATA 4, 0x021b0824, 0x33333333 // DDR_PHY_P0_MPREDQBY2DL3
-DATA 4, 0x021b0828, 0x33333333 // DDR_PHY_P0_MPREDQBY3DL3
-DATA 4, 0x021b481c, 0x33333333 // DDR_PHY_P1_MPREDQBY0DL3
-DATA 4, 0x021b4820, 0x33333333 // DDR_PHY_P1_MPREDQBY1DL3
-DATA 4, 0x021b4824, 0x33333333 // DDR_PHY_P1_MPREDQBY2DL3
-DATA 4, 0x021b4828, 0x33333333 // DDR_PHY_P1_MPREDQBY3DL3
-
-//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
-//DATA 4, 0x021b08c0, 0x24911492 // fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
-//DATA 4, 0x021b48c0, 0x24911492
-
-// Complete calibration by forced measurement:			
-DATA 4, 0x021b08b8,0x00000800 	// DDR_PHY_P0_MPMUR0, frc_msr
-DATA 4, 0x021b48b8,0x00000800 	// DDR_PHY_P0_MPMUR0, frc_msr
-
-//MMDC init:
-DATA 4, 0x021b0004, 0x0002002D // MMDC0_MDPDC
-DATA 4, 0x021b0008, 0x00333040 // MMDC0_MDOTC
-DATA 4, 0x021b000c, 0x676B5333 // MMDC0_MDCFG0
-DATA 4, 0x021b0010, 0xB66E8B63 // MMDC0_MDCFG1
-DATA 4, 0x021b0014, 0x01FF00DB // MMDC0_MDCFG2
-DATA 4, 0x021b0018, 0x00001740 // MMDC0_MDMISC
-//NOTE about MDMISC RALAT:			
-//MDMISC: RALAT kept to the high level of 5 to ensure stable operation at 528MHz. 			
-//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
-//a. better operation at low frequency			
-//b. Small performence improvment		
-
-DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR, set the Configuration request bit during MMDC set up
-DATA 4, 0x021b002c, 0x000026d2 // MMDC0_MDRWD; recommend to maintain the default values
-DATA 4, 0x021b0030, 0x006B1023 // MMDC0_MDOR
-DATA 4, 0x021b0040, 0x00000047 // CS0_END
-
-DATA 4, 0x021b0000, 0x841A0000 // MMDC0_MDCTL
-
-// Mode register writes
-DATA 4, 0x021b001c, 0x04008032 // MMDC0_MDSCR, MR2 write, CS0
-DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR, MR3 write, CS0
-DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR, MR1 write, CS0
-DATA 4, 0x021b001c, 0x05208030 // MMDC0_MDSCR, MR0 write, CS0
-DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR, ZQ calibration command sent to device on CS0
-
-//setmem /32	0x021b001c =	0x0400803A	// MMDC0_MDSCR, MR2 write, CS1
-//setmem /32	0x021b001c =	0x0000803B	// MMDC0_MDSCR, MR3 write, CS1
-//setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
-//setmem /32	0x021b001c =	0x05208038	// MMDC0_MDSCR, MR0 write, CS1
-//setmem /32	0x021b001c =	0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
-
-DATA 4, 0x021b0020, 0x00005800 // MMDC0_MDREF
-
-// It is recommended for new board designs and for customer boards			
-// to program these registers to a value of "0x00011117" 			
-// The DRAM ODT remains enabled and it is required to leave the DRAM ODT enabled
-DATA 4, 0x021b0818, 0x00011117 // DDR_PHY_P0_MPODTCTRL
-DATA 4, 0x021b4818, 0x00011117 // DDR_PHY_P1_MPODTCTRL
-
-DATA 4, 0x021b0004, 0x0002556D // MMDC0_MDPDC with PWDT bits set
-DATA 4, 0x021b0404, 0x00011006 // MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
-
-DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
-
-/* set the default clock gate to save power */
-DATA 4, 0x020c4068, 0x00C03F3F
-DATA 4, 0x020c406c, 0x0030FC03
-DATA 4, 0x020c4070, 0x0FFFC000
-DATA 4, 0x020c4074, 0x3FF00000
-DATA 4, 0x020c4078, 0x00FFF300
-DATA 4, 0x020c407c, 0x0F0000C3
-DATA 4, 0x020c4080, 0x000003FF
-
-/* enable AXI cache for VDOA/VPU/IPU */
-DATA 4, 0x020e0010, 0xF00000CF
-/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
-DATA 4, 0x020e0018, 0x007F007F
-DATA 4, 0x020e001c, 0x007F007F
-#endif
diff --git a/board/freescale/mx6advantech/mx6dlrsb4411a1_4x_IM4G16D3FABG-125_1410025137-01.cfg b/board/freescale/mx6advantech/mx6dlrsb4411a1_4x_IM4G16D3FABG-125_1410025137-01.cfg
deleted file mode 100644
index 8a83b72..0000000
--- a/board/freescale/mx6advantech/mx6dlrsb4411a1_4x_IM4G16D3FABG-125_1410025137-01.cfg
+++ /dev/null
@@ -1,253 +0,0 @@
-/*
- * Copyright (C) 2011-2013 Freescale Semiconductor, Inc.
- * Jason Liu <r64343@freescale.com>
- *
- * See file CREDITS for list of people who contributed to this
- * project.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not write to the Free Software
- * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
- * MA 02110-1301 USA
- *
- * Refer docs/README.imxmage for more details about how-to configure
- * and create imximage boot image
- *
- * The syntax is taken as close as possible with the kwbimage
- */
-
-#define __ASSEMBLY__
-#include <config.h>
-
-/* image version */
-
-IMAGE_VERSION 2
-
-/*
- * Boot Device : one of spi, sd, sata
- * the board has no nand and eimnor
- * spinor: flash_offset: 0x0400
- * sata:   flash_offset: 0x0400
- * sd/mmc: flash_offset: 0x0400
- */
-
-/* the same flash_offset as sd */
-BOOT_FROM      sd
-
-#ifdef CONFIG_USE_PLUGIN
-/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
-PLUGIN	board/freescale/mx6qsabresd/plugin.bin 0x00907000
-#else
-
-#ifdef CONFIG_SECURE_BOOT
-SECURE_BOOT
-#endif
-
-/*
- * Device Configuration Data (DCD)
- *
- * Each entry must have the format:
- * Addr-type           Address        Value
- *
- * where:
- *      Addr-type register length (1,2 or 4 bytes)
- *      Address   absolute address of the register
- *      value     value to be stored in the register
- */
-//DDR IO TYPE:
-DATA 4, 0x020e0798, 0x000c0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE - DDR_SEL=11 
-DATA 4, 0x020e0758, 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE - PKE=0 , Pull disabled for all, except DQS.,
-
-//CLOCK:
-DATA 4, 0x020e0588, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0 - DSE=101, DDR_INPUT=0, HYS=0,
-DATA 4, 0x020e0594, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1 - DSE=101, DDR_INPUT=0, HYS=0,
-
-//ADDRESS:
-DATA 4, 0x020e056c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0578, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e074c, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_ADDDS - DSE=110
-
-//CONTROL:
-DATA 4, 0x020e057c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET - DSE=110, DDR_INPUT=1, HYS=0, DDR_SEL=00
-
-DATA 4, 0x020e058c, 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
-DATA 4, 0x020e059c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
-DATA 4, 0x020e05a0, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
-DATA 4, 0x020e078c, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_CTLDS - DSE=110
-
-//DATA STROBE:
-DATA 4, 0x020e0750, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL - DDR_INPUT=0, CMOS,,
-//in case of DDR timing issue on your board you can try DDR_MODE:  [= 0x00020000]
-
-DATA 4, 0x020e05a8, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 - DSE=110
-DATA 4, 0x020e05b0, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 - DSE=110
-DATA 4, 0x020e0524, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 - DSE=110
-DATA 4, 0x020e051c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3 - DSE=110
-DATA 4, 0x020e0518, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 - DSE=110
-DATA 4, 0x020e050c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5 - DSE=110
-DATA 4, 0x020e05b8, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 - DSE=110
-DATA 4, 0x020e05c0, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7 - DSE=110
-
-//DATA:
-DATA 4, 0x020e0774, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE- DDR_INPUT 0,CMOS,,
-//in case of DDR timing issue on your board you can try DDR_MODE:  [= 0x00020000]
-
-DATA 4, 0x020e0784, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B0DS - DSE=110
-DATA 4, 0x020e0788, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B1DS - DSE=110
-DATA 4, 0x020e0794, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B2DS - DSE=110
-DATA 4, 0x020e079c, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B3DS - DSE=110
-DATA 4, 0x020e07a0, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B4DS - DSE=110
-DATA 4, 0x020e07a4, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B5DS - DSE=110
-DATA 4, 0x020e07a8, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B6DS - DSE=110
-DATA 4, 0x020e0748, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B7DS - DSE=110
-
-DATA 4, 0x020e05ac, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e05b4, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0528, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0520, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0514, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0510, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e05bc, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e05c4, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7 - DSE=110, DDR_INPUT=1, HYS=0,
-
-//######################################################
-//Calibrations:
-//######################################################
-// ZQ:
-DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.,,
-
-// write leveling
-DATA 4, 0x021b080c, 0x001F001F
-DATA 4, 0x021b0810, 0x001F001F
-
-DATA 4, 0x021b480c, 0x001F001F
-DATA 4, 0x021b4810, 0x001F001F
-
-//DQS gating, write delay calibration values based on calibration compare of 0x00ffff00:,,
-// It is highly recommended for the user to run calibration code on her/his specific board 
-//and replace following delay values accordingly: 
-
-//Read DQS Gating calibration
-DATA 4, 0x021b083c, 0x035C0374
-DATA 4, 0x021b0840, 0x0354035C
-DATA 4, 0x021b483c, 0x03580364
-DATA 4, 0x021b4840, 0x03580330
-
-//Read calibration
-DATA 4, 0x021b0848, 0x463A3644
-DATA 4, 0x021b4848, 0x3A3C3442
-
-//Write calibration
-DATA 4, 0x021b0850, 0x40444E44
-DATA 4, 0x021b4850, 0x48384A42
-
-//read data bit delay: (3 is the reccommended default value,:
-DATA 4, 0x021b081c, 0x33333333 // DDR_PHY_P0_MPREDQBY0DL3
-DATA 4, 0x021b0820, 0x33333333 // DDR_PHY_P0_MPREDQBY1DL3
-DATA 4, 0x021b0824, 0x33333333 // DDR_PHY_P0_MPREDQBY2DL3
-DATA 4, 0x021b0828, 0x33333333 // DDR_PHY_P0_MPREDQBY3DL3
-DATA 4, 0x021b481c, 0x33333333 // DDR_PHY_P1_MPREDQBY0DL3
-DATA 4, 0x021b4820, 0x33333333 // DDR_PHY_P1_MPREDQBY1DL3
-DATA 4, 0x021b4824, 0x33333333 // DDR_PHY_P1_MPREDQBY2DL3
-DATA 4, 0x021b4828, 0x33333333 // DDR_PHY_P1_MPREDQBY3DL3
-
-//######################################################
-// Complete calibration by forced measurment:
-//######################################################
-DATA 4, 0x021b08b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr,,
-DATA 4, 0x021b48b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr,,
-
-//######################################################
-//MMDC init:
-
-//528MHz
-//in DDR3, only MMDC0 is initiated:,,
-DATA 4, 0x021b0004, 0x00020036	// MMDC0_MDPDC see spread sheet for timings. tCKE=3CLK; tCKSRX=5CLK; tCKSRE=5CLK"
-DATA 4, 0x021b0008, 0x09444040	// MMDC0_MDOTC see spread sheet for timings. tAOFPD=2CLK; tAONPD=2CLK; tANPD=5CLK; tAXPD=5CLK; tODTLon=6CLK;"
-
-DATA 4, 0x021b000c, 0x898E7953 // MMDC0_MDCFG0 see spread sheet for timings. tRFC=139CLK; tXS=144CLK; tXP=4CLK; tXPDLL=13CLK; tFAW=27CLK; CL=7
-DATA 4, 0x021b0010, 0xB68E8F64 // MMDC0_MDCFG1 see spread sheet for timings. tCL=7CLK; tRCD=7CLK; tRP=7CLK; tRC=27CLK; tRAS=20CLK; tWR=8CLK; tMRD=12CLK; tCWL=6CLK
-DATA 4, 0x021b0014, 0x01FF00DB // MMDC0_MDCFG2. tDLLK=512CLK; tRTP=6CLK; tWTR=6CLK; tRRD=6CLK
-
-DATA 4, 0x021b0018, 0x00011740 // MMDC0_MDMISC, RALAT=0x5,,
-//MDMISC: RALAT kept to the high level of 5. 
-//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 
-//a. better operation at low frequency
-//b. Small performence improvment
-
-DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR
-
-DATA 4, 0x021b002c, 0x000026D2 // MMDC0_MDRWD
-DATA 4, 0x021b0030, 0x008E1023 // MMDC0_MDOR - tXPR - 139CLK; SDE_to_RST - 14CLK; RST_to_CKE - 33CLK
-DATA 4, 0x021b0040, 0x00000047 // CS0_END - 0x4fffffff 
-
-//IPU error and should remove
-//DATA 4, 0x021b0400, 0x11420000 //MMDC0_MAARCR ADOPT optimized priorities. Dyn jump disabled
-//DATA 4, 0x021b4400, 0x11420000
-
-DATA 4, 0x021b0000, 0x841A0000 // MMDC0_MDCTL - row - 15bits; col= 10bits; burst length 8; 64-bit data bus
-
-//######################################################
-// Initialize 2GB DDR3 - Micron MT41J128M 
-//MR2:
-DATA 4, 0x021b001c, 0x02088032 // MMDC0_MDSCR
-DATA 4, 0x021b001c, 0x0408803A // MMDC0_MDSCR
-//MR3:
-DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR
-DATA 4, 0x021b001c, 0x0000803B // MMDC0_MDSCR
-
-DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR
-DATA 4, 0x021b001c, 0x00048039 // MMDC0_MDSCR
-//MR0:
-DATA 4, 0x021b001c, 0x19208030 // MMDC0_MDSCR
-DATA 4, 0x021b001c, 0x09408038 // MMDC0_MDSCR
-
-//DDR device ZQ calibration:
-DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR
-DATA 4, 0x021b001c, 0x04008048 // MMDC0_MDSCR
-//######################################################
-//final DDR setup
-
-DATA 4, 0x021b0020, 0x00007800 // MMDC0_MDREF, enable auto refresh, set refresh rate.,
-
-//Following ODT setup (0x11117, : i.mx_ODT=DDR_device_ODT=120OHm.,,
-//User might to also interested in trying the value of 0x00000007, DDR_device_ODT=120Ohm.,,
-//0x00000007 saves more power, running with no ODT has it's implications ,,
-// of signal integrity and should be carefully simulated during board design.
-
-DATA 4, 0x021b0818, 0x00022227 // DDR_PHY_P0_MPODTCTRL, ODT enable,,
-DATA 4, 0x021b4818, 0x00022227 // DDR_PHY_P1_MPODTCTRL
-
-DATA 4, 0x021b0004, 0x00025576 // MMDC0_MDPDC see spread sheet for timings, SDCTL power down enabled,,
-
-DATA 4, 0x021b0404, 0x00011006 //MMDC0_MAPSR ADOPT power down enabled
-
-DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR
-
-
-
-/* set the default clock gate to save power */
-DATA 4, 0x020c4068, 0x00C03F3F
-DATA 4, 0x020c406c, 0x0030FC03
-DATA 4, 0x020c4070, 0x0FFFC000
-DATA 4, 0x020c4074, 0x3FF00000
-DATA 4, 0x020c4078, 0x00FFF300
-DATA 4, 0x020c407c, 0x0F0000F3
-DATA 4, 0x020c4080, 0x000003FF
-
-/* enable AXI cache for VDOA/VPU/IPU */
-DATA 4, 0x020e0010, 0xF00000CF
-/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
-DATA 4, 0x020e0018, 0x007F007F
-DATA 4, 0x020e001c, 0x007F007F
-#endif
diff --git a/board/freescale/mx6advantech/mx6dlubc220a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg b/board/freescale/mx6advantech/mx6dlubc220a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg
old mode 100644
new mode 100755
diff --git a/board/freescale/mx6advantech/mx6dlubc220a1_4x_MT41K128M16JT-125_1410022609-01.cfg b/board/freescale/mx6advantech/mx6dlubc220a1_4x_MT41K128M16JT-125_1410022609-01.cfg
old mode 100644
new mode 100755
diff --git a/board/freescale/mx6advantech/mx6dlwise710a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg b/board/freescale/mx6advantech/mx6dlwise710a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg
new file mode 100755
index 0000000..943ce04
--- /dev/null
+++ b/board/freescale/mx6advantech/mx6dlwise710a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg
@@ -0,0 +1,226 @@
+/*
+ * Copyright (C) 2014-2015 Freescale Semiconductor, Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi, sd (the board has no nand neither onenand)
+ */
+
+BOOT_FROM	sd
+#ifdef CONFIG_USE_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+/*PLUGIN board/freescale/mx6sabresd/plugin.bin 0x00907000*/
+
+/*test*/
+PLUGIN board/freescale/mx6advantech/plugin.bin 0x00907000
+
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+//DDR IO TYPE:
+DATA 4, 0x020e0774, 0x000C0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
+DATA 4, 0x020e0754, 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE
+
+//CLOCK:
+DATA 4, 0x020e04ac, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
+DATA 4, 0x020e04b0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1
+
+//ADDRESS:
+DATA 4, 0x020e0464, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
+DATA 4, 0x020e0490, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
+DATA 4, 0x020e074c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_ADDDS
+
+//CONTROL:
+DATA 4, 0x020e0494, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
+
+DATA 4, 0x020e04a0, 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
+
+DATA 4, 0x020e04b4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
+DATA 4, 0x020e04b8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
+DATA 4, 0x020e076c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_CTLDS
+
+//DATA STROBE:
+DATA 4, 0x020e0750, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
+
+DATA 4, 0x020e04bc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0
+DATA 4, 0x020e04c0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1
+DATA 4, 0x020e04c4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2
+DATA 4, 0x020e04c8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3
+DATA 4, 0x020e04cc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4
+DATA 4, 0x020e04d0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5
+DATA 4, 0x020e04d4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6
+DATA 4, 0x020e04d8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7
+
+//DATA:
+DATA 4, 0x020e0760, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE
+
+DATA 4, 0x020e0764, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B0DS
+DATA 4, 0x020e0770, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B1DS
+DATA 4, 0x020e0778, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B2DS
+DATA 4, 0x020e077c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B3DS
+DATA 4, 0x020e0780, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B4DS
+DATA 4, 0x020e0784, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B5DS
+DATA 4, 0x020e078c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B6DS
+DATA 4, 0x020e0748, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B7DS
+
+DATA 4, 0x020e0470, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
+DATA 4, 0x020e0474, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
+DATA 4, 0x020e0478, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
+DATA 4, 0x020e047c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
+DATA 4, 0x020e0480, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
+DATA 4, 0x020e0484, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
+DATA 4, 0x020e0488, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
+DATA 4, 0x020e048c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
+
+//=============================================================================			
+// DDR Controller Registers			
+//=============================================================================			
+// Manufacturer:	Micron		
+// Device Part Number:	MT41J128M16HA-15E		
+// Clock Freq.: 	400MHz		
+// Density per CS in Gb: 	8		
+// Chip Selects used:	1		
+// Number of Banks:	8		
+// Row address:    	14		
+// Column address: 	10		
+// Data bus width	64		
+//=============================================================================
+DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
+
+// write leveling, based on Freescale board layout and T topology			
+// For target board, may need to run write leveling calibration 			
+// to fine tune these settings			
+// If target board does not use T topology, then these registers			
+// should either be cleared or write leveling calibration can be run
+DATA 4, 0x021b080c, 0x001F001F
+DATA 4, 0x021b0810, 0x001F001F
+DATA 4, 0x021b480c, 0x001F001F
+DATA 4, 0x021b4810, 0x001F001F
+
+//######################################################			
+//calibration values based on calibration compare of 0x00ffff00:			
+//Note, these calibration values are based on Freescale's board			
+//May need to run calibration on target board to fine tune these 			
+//######################################################
+
+//Read DQS Gating calibration
+DATA 4, 0x021b083c, 0x425C025C // MPDGCTRL0 PHY0
+DATA 4, 0x021b0840, 0x0240024C // MPDGCTRL1 PHY0
+DATA 4, 0x021b483c, 0x42380238 // MPDGCTRL0 PHY1
+DATA 4, 0x021b4840, 0x02240230 // MPDGCTRL1 PHY1
+
+//Read calibration
+DATA 4, 0x021b0848, 0x42484644 // MPRDDLCTL PHY0
+DATA 4, 0x021b4848, 0x48464640 // MPRDDLCTL PHY1
+
+//Write calibration	
+DATA 4, 0x021b0850, 0x32363032 // MPWRDLCTL PHY0
+DATA 4, 0x021b4850, 0x36383832 // MPWRDLCTL PHY1
+
+//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):
+DATA 4, 0x021b081c, 0x33333333 // DDR_PHY_P0_MPREDQBY0DL3
+DATA 4, 0x021b0820, 0x33333333 // DDR_PHY_P0_MPREDQBY1DL3
+DATA 4, 0x021b0824, 0x33333333 // DDR_PHY_P0_MPREDQBY2DL3
+DATA 4, 0x021b0828, 0x33333333 // DDR_PHY_P0_MPREDQBY3DL3
+DATA 4, 0x021b481c, 0x33333333 // DDR_PHY_P1_MPREDQBY0DL3
+DATA 4, 0x021b4820, 0x33333333 // DDR_PHY_P1_MPREDQBY1DL3
+DATA 4, 0x021b4824, 0x33333333 // DDR_PHY_P1_MPREDQBY2DL3
+DATA 4, 0x021b4828, 0x33333333 // DDR_PHY_P1_MPREDQBY3DL3
+
+//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
+//setmem /32	0x021b08c0 =	0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
+//setmem /32	0x021b48c0 =	0x24911492
+
+// Complete calibration by forced measurement:
+DATA 4, 0x021b08b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
+DATA 4, 0x021b48b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
+
+//MMDC init:
+DATA 4, 0x021b0004, 0x0002002D // MMDC0_MDPDC
+DATA 4, 0x021b0008, 0x00333030 // MMDC0_MDOTC
+DATA 4, 0x021b000c, 0x3F435313 // MMDC0_MDCFG0
+DATA 4, 0x021b0010, 0xB66E8B63 // MMDC0_MDCFG1
+DATA 4, 0x021b0014, 0x01FF00DB // MMDC0_MDCFG2
+DATA 4, 0x021b0018, 0x00001740 // MMDC0_MDMISC
+//NOTE about MDMISC RALAT:			
+//MDMISC: RALAT kept to the high level of 5 to ensure stable operation at 528MHz. 			
+//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
+//a. better operation at low frequency			
+//b. Small performence improvment		
+
+DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR, set the Configuration request bit during MMDC set up
+DATA 4, 0x021b002c, 0x000026d2 // MMDC0_MDRWD; recommend to maintain the default values
+DATA 4, 0x021b0030, 0x00431023 // MMDC0_MDOR
+DATA 4, 0x021b0040, 0x00000027 // CS0_END
+
+DATA 4, 0x021b0000, 0x831A0000 // MMDC0_MDCTL
+
+// Mode register writes
+DATA 4, 0x021b001c, 0x04008032 // MMDC0_MDSCR, MR2 write, CS0
+DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR, MR3 write, CS0
+DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR, MR1 write, CS0
+DATA 4, 0x021b001c, 0x05208030 // MMDC0_MDSCR, MR0 write, CS0
+DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR, ZQ calibration command sent to device on CS0
+
+//setmem /32	0x021b001c =	0x0400803A	// MMDC0_MDSCR, MR2 write, CS1
+//setmem /32	0x021b001c =	0x0000803B	// MMDC0_MDSCR, MR3 write, CS1
+//setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
+//setmem /32	0x021b001c =	0x05208038	// MMDC0_MDSCR, MR0 write, CS1
+//setmem /32	0x021b001c =	0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
+
+DATA 4, 0x021b0020, 0x00005800 // MMDC0_MDREF
+
+// It is recommended for new board designs and for customer boards			
+// to program these registers to a value of "0x00011117" 			
+// The DRAM ODT remains enabled and it is required to leave the DRAM ODT enabled
+DATA 4, 0x021b0818, 0x00033337 // DDR_PHY_P0_MPODTCTRL
+DATA 4, 0x021b4818, 0x00033337 // DDR_PHY_P1_MPODTCTRL
+
+DATA 4, 0x021b0004, 0x0002556D // MMDC0_MDPDC with PWDT bits set
+DATA 4, 0x021b0404, 0x00011006 // MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
+
+DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00C03F3F
+DATA 4, 0x020c406c, 0x0030FC03
+DATA 4, 0x020c4070, 0x0FFFC000
+DATA 4, 0x020c4074, 0x3FF00000
+DATA 4, 0x020c4078, 0x00FFF300
+DATA 4, 0x020c407c, 0x0F0000F3
+DATA 4, 0x020c4080, 0x000003FF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4, 0x020e0018, 0x007F007F
+DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/freescale/mx6advantech/mx6dlwise710a1_4x_MT41K128M16JT-125_1410022609-01.cfg b/board/freescale/mx6advantech/mx6dlwise710a1_4x_MT41K128M16JT-125_1410022609-01.cfg
new file mode 100644
index 0000000..678fede
--- /dev/null
+++ b/board/freescale/mx6advantech/mx6dlwise710a1_4x_MT41K128M16JT-125_1410022609-01.cfg
@@ -0,0 +1,222 @@
+/*
+ * Copyright (C) 2014-2015 Freescale Semiconductor, Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi, sd (the board has no nand neither onenand)
+ */
+
+BOOT_FROM	sd
+#ifdef CONFIG_USE_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN board/freescale/mx6sabresd/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+//DDR IO TYPE:
+DATA 4, 0x020e0774, 0x000C0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
+DATA 4, 0x020e0754, 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE
+
+//CLOCK:
+DATA 4, 0x020e04ac, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
+DATA 4, 0x020e04b0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1
+
+//ADDRESS:
+DATA 4, 0x020e0464, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
+DATA 4, 0x020e0490, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
+DATA 4, 0x020e074c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_ADDDS
+
+//CONTROL:
+DATA 4, 0x020e0494, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
+
+DATA 4, 0x020e04a0, 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
+
+DATA 4, 0x020e04b4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
+DATA 4, 0x020e04b8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
+DATA 4, 0x020e076c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_CTLDS
+
+//DATA STROBE:
+DATA 4, 0x020e0750, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
+
+DATA 4, 0x020e04bc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0
+DATA 4, 0x020e04c0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1
+DATA 4, 0x020e04c4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2
+DATA 4, 0x020e04c8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3
+DATA 4, 0x020e04cc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4
+DATA 4, 0x020e04d0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5
+DATA 4, 0x020e04d4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6
+DATA 4, 0x020e04d8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7
+
+//DATA:
+DATA 4, 0x020e0760, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE
+
+DATA 4, 0x020e0764, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B0DS
+DATA 4, 0x020e0770, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B1DS
+DATA 4, 0x020e0778, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B2DS
+DATA 4, 0x020e077c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B3DS
+DATA 4, 0x020e0780, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B4DS
+DATA 4, 0x020e0784, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B5DS
+DATA 4, 0x020e078c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B6DS
+DATA 4, 0x020e0748, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B7DS
+
+DATA 4, 0x020e0470, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
+DATA 4, 0x020e0474, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
+DATA 4, 0x020e0478, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
+DATA 4, 0x020e047c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
+DATA 4, 0x020e0480, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
+DATA 4, 0x020e0484, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
+DATA 4, 0x020e0488, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
+DATA 4, 0x020e048c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
+
+//=============================================================================			
+// DDR Controller Registers			
+//=============================================================================			
+// Manufacturer:	Micron		
+// Device Part Number:	MT41J128M16HA-15E		
+// Clock Freq.: 	400MHz		
+// Density per CS in Gb: 	8		
+// Chip Selects used:	1		
+// Number of Banks:	8		
+// Row address:    	14		
+// Column address: 	10		
+// Data bus width	64		
+//=============================================================================
+DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
+
+// write leveling, based on Freescale board layout and T topology			
+// For target board, may need to run write leveling calibration 			
+// to fine tune these settings			
+// If target board does not use T topology, then these registers			
+// should either be cleared or write leveling calibration can be run
+DATA 4, 0x021b080c, 0x001F001F
+DATA 4, 0x021b0810, 0x001F001F
+DATA 4, 0x021b480c, 0x001F001F
+DATA 4, 0x021b4810, 0x001F001F
+
+//######################################################			
+//calibration values based on calibration compare of 0x00ffff00:			
+//Note, these calibration values are based on Freescale's board			
+//May need to run calibration on target board to fine tune these 			
+//######################################################
+
+//Read DQS Gating calibration
+DATA 4, 0x021b083c, 0x425C0258 // MPDGCTRL0 PHY0
+DATA 4, 0x021b0840, 0x02400248 // MPDGCTRL1 PHY0
+DATA 4, 0x021b483c, 0x42400240 // MPDGCTRL0 PHY1
+DATA 4, 0x021b4840, 0x022C0240 // MPDGCTRL1 PHY1
+
+//Read calibration
+DATA 4, 0x021b0848, 0x46484846 // MPRDDLCTL PHY0
+DATA 4, 0x021b4848, 0x44444640 // MPRDDLCTL PHY1
+
+//Write calibration	
+DATA 4, 0x021b0850, 0x34363038 // MPWRDLCTL PHY0
+DATA 4, 0x021b4850, 0x3836322E // MPWRDLCTL PHY1
+
+//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):
+DATA 4, 0x021b081c, 0x33333333 // DDR_PHY_P0_MPREDQBY0DL3
+DATA 4, 0x021b0820, 0x33333333 // DDR_PHY_P0_MPREDQBY1DL3
+DATA 4, 0x021b0824, 0x33333333 // DDR_PHY_P0_MPREDQBY2DL3
+DATA 4, 0x021b0828, 0x33333333 // DDR_PHY_P0_MPREDQBY3DL3
+DATA 4, 0x021b481c, 0x33333333 // DDR_PHY_P1_MPREDQBY0DL3
+DATA 4, 0x021b4820, 0x33333333 // DDR_PHY_P1_MPREDQBY1DL3
+DATA 4, 0x021b4824, 0x33333333 // DDR_PHY_P1_MPREDQBY2DL3
+DATA 4, 0x021b4828, 0x33333333 // DDR_PHY_P1_MPREDQBY3DL3
+
+//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
+//setmem /32	0x021b08c0 =	0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
+//setmem /32	0x021b48c0 =	0x24911492
+
+// Complete calibration by forced measurement:
+DATA 4, 0x021b08b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
+DATA 4, 0x021b48b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
+
+//MMDC init:
+DATA 4, 0x021b0004, 0x0002002D // MMDC0_MDPDC
+DATA 4, 0x021b0008, 0x00333030 // MMDC0_MDOTC
+DATA 4, 0x021b000c, 0x3F435313 // MMDC0_MDCFG0
+DATA 4, 0x021b0010, 0xB66E8B63 // MMDC0_MDCFG1
+DATA 4, 0x021b0014, 0x01FF00DB // MMDC0_MDCFG2
+DATA 4, 0x021b0018, 0x00001740 // MMDC0_MDMISC
+//NOTE about MDMISC RALAT:			
+//MDMISC: RALAT kept to the high level of 5 to ensure stable operation at 528MHz. 			
+//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
+//a. better operation at low frequency			
+//b. Small performence improvment		
+
+DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR, set the Configuration request bit during MMDC set up
+DATA 4, 0x021b002c, 0x000026d2 // MMDC0_MDRWD; recommend to maintain the default values
+DATA 4, 0x021b0030, 0x00431023 // MMDC0_MDOR
+DATA 4, 0x021b0040, 0x00000027 // CS0_END
+
+DATA 4, 0x021b0000, 0x831A0000 // MMDC0_MDCTL
+
+// Mode register writes
+DATA 4, 0x021b001c, 0x04008032 // MMDC0_MDSCR, MR2 write, CS0
+DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR, MR3 write, CS0
+DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR, MR1 write, CS0
+DATA 4, 0x021b001c, 0x05208030 // MMDC0_MDSCR, MR0 write, CS0
+DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR, ZQ calibration command sent to device on CS0
+
+//setmem /32	0x021b001c =	0x0400803A	// MMDC0_MDSCR, MR2 write, CS1
+//setmem /32	0x021b001c =	0x0000803B	// MMDC0_MDSCR, MR3 write, CS1
+//setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
+//setmem /32	0x021b001c =	0x05208038	// MMDC0_MDSCR, MR0 write, CS1
+//setmem /32	0x021b001c =	0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
+
+DATA 4, 0x021b0020, 0x00005800 // MMDC0_MDREF
+
+// It is recommended for new board designs and for customer boards			
+// to program these registers to a value of "0x00011117" 			
+// The DRAM ODT remains enabled and it is required to leave the DRAM ODT enabled
+DATA 4, 0x021b0818, 0x00011117 // DDR_PHY_P0_MPODTCTRL
+DATA 4, 0x021b4818, 0x00011117 // DDR_PHY_P1_MPODTCTRL
+
+DATA 4, 0x021b0004, 0x0002556D // MMDC0_MDPDC with PWDT bits set
+DATA 4, 0x021b0404, 0x00011006 // MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
+
+DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00C03F3F
+DATA 4, 0x020c406c, 0x0030FC03
+DATA 4, 0x020c4070, 0x0FFFC000
+DATA 4, 0x020c4074, 0x3FF00000
+DATA 4, 0x020c4078, 0x00FFF300
+DATA 4, 0x020c407c, 0x0F0000F3
+DATA 4, 0x020c4080, 0x000003FF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4, 0x020e0018, 0x007F007F
+DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/freescale/mx6advantech/mx6qebcjf02a1_4x_MT41K128M16JT-125_1410022609-01.cfg b/board/freescale/mx6advantech/mx6qebcjf02a1_4x_MT41K128M16JT-125_1410022609-01.cfg
deleted file mode 100644
index 676a25b..0000000
--- a/board/freescale/mx6advantech/mx6qebcjf02a1_4x_MT41K128M16JT-125_1410022609-01.cfg
+++ /dev/null
@@ -1,236 +0,0 @@
-/*
- * Copyright (C) 2011-2014 Freescale Semiconductor, Inc.
- * Jason Liu <r64343@freescale.com>
- *
- * SPDX-License-Identifier:	GPL-2.0+
- *
- * Refer doc/README.imximage for more details about how-to configure
- * and create imximage boot image
- *
- * The syntax is taken as close as possible with the kwbimage
- */
-
-#define __ASSEMBLY__
-#include <config.h>
-/* image version */
-IMAGE_VERSION 2
-
-/*
- * Boot Device : one of spi, sd, sata
- * the board has no nand and eimnor
- * spinor: flash_offset: 0x0400
- * sata:   flash_offset: 0x0400
- * sd/mmc: flash_offset: 0x0400
- */
-
-/* the same flash_offset as sd */
-BOOT_FROM      sd
-
-#ifdef CONFIG_USE_PLUGIN
-/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
-PLUGIN	board/freescale/mx6sabresd/plugin.bin 0x00907000
-#else
-
-#ifdef CONFIG_SECURE_BOOT
-CSF CONFIG_CSF_SIZE
-#endif
-
-/*
- * Device Configuration Data (DCD)
- *
- * Each entry must have the format:
- * Addr-type           Address        Value
- *
- * where:
- *      Addr-type register length (1,2 or 4 bytes)
- *      Address   absolute address of the register
- *      value     value to be stored in the register
- */
-DATA 4, 0x020e0798, 0x000C0000
-DATA 4, 0x020e0758, 0x00000000
-//CLOCK:			
-DATA 4, 0x020e0588, 0x00000028
-DATA 4, 0x020e0594, 0x00000028
-//ADDRESS:			
-DATA 4, 0x020e056c, 0x00000028
-DATA 4, 0x020e0578, 0x00000028
-DATA 4, 0x020e074c, 0x00000028
-//CONTROL:			
-DATA 4, 0x020e057c, 0x00000028
-DATA 4, 0x020e058c, 0x00000000
-DATA 4, 0x020e059c, 0x00000030
-DATA 4, 0x020e05a0, 0x00000030
-DATA 4, 0x020e078c, 0x00000030
-//DATA STROBE:			
-DATA 4, 0x020e0750, 0x00020000
-DATA 4, 0x020e05a8, 0x00000028
-DATA 4, 0x020e05b0, 0x00000028
-DATA 4, 0x020e0524, 0x00000028
-DATA 4, 0x020e051c, 0x00000028
-DATA 4, 0x020e0518, 0x00000028
-DATA 4, 0x020e050c, 0x00000028
-DATA 4, 0x020e05b8, 0x00000028
-DATA 4, 0x020e05c0, 0x00000028
-//DATA:			
-DATA 4, 0x020e0774, 0x00020000
-DATA 4, 0x020e0784, 0x00000028
-DATA 4, 0x020e0788, 0x00000028
-DATA 4, 0x020e0794, 0x00000028
-DATA 4, 0x020e079c, 0x00000028
-DATA 4, 0x020e07a0, 0x00000028
-DATA 4, 0x020e07a4, 0x00000028
-DATA 4, 0x020e07a8, 0x00000028
-DATA 4, 0x020e0748, 0x00000028
-DATA 4, 0x020e05ac, 0x00000028
-DATA 4, 0x020e05b4, 0x00000028
-DATA 4, 0x020e0528, 0x00000028
-DATA 4, 0x020e0520, 0x00000028
-DATA 4, 0x020e0514, 0x00000028
-DATA 4, 0x020e0510, 0x00000028
-DATA 4, 0x020e05bc, 0x00000028
-DATA 4, 0x020e05c4, 0x00000028
-			
-//=============================================================================			
-// DDR Controller Registers			
-//=============================================================================			
-// Manufacturer:	Micron		
-// Device Part Number:	MT41J128M16HA-15E		
-// Clock Freq.: 	533MHz		
-// Density per CS in Gb: 	8		
-// Chip Selects used:	1		
-// Number of Banks:	8		
-// Row address:    	14		
-// Column address: 	10		
-// Data bus width	64		
-//=============================================================================			
-DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
-// write leveling, based on Freescale board layout and T topology			
-// For target board, may need to run write leveling calibration 			
-// to fine tune these settings			
-// If target board does not use T topology, then these registers			
-// should either be cleared or write leveling calibration can be run			
-DATA 4, 0x021b080c, 0x001F001F
-DATA 4, 0x021b0810, 0x001F001F
-DATA 4, 0x021b480c, 0x001F001F
-DATA 4, 0x021b4810, 0x001F001F
-			
-//######################################################			
-//calibration values based on calibration compare of 0x00ffff00:			
-//Note, these calibration values are based on Freescale's board			
-//May need to run calibration on target board to fine tune these 			
-//######################################################			
-			
-//Read DQS Gating calibration			
-DATA 4, 0x021b083c, 0x4370037c
-DATA 4, 0x021b0840, 0x03680370
-DATA 4, 0x021b483c, 0x4368036c
-DATA 4, 0x021b4840, 0x0368033c
-			
-//Read calibration			
-DATA 4, 0x021b0848, 0x3e343a3c
-DATA 4, 0x021b4848, 0x3a362e3c
-			
-//Write calibration			
-DATA 4, 0x021b0850, 0x3a3c423e
-DATA 4, 0x021b4850, 0x4232443e
-			
-//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):			
-DATA 4, 0x021b081c, 0x33333333
-DATA 4, 0x021b0820, 0x33333333
-DATA 4, 0x021b0824, 0x33333333
-DATA 4, 0x021b0828, 0x33333333
-DATA 4, 0x021b481c, 0x33333333
-DATA 4, 0x021b4820, 0x33333333
-DATA 4, 0x021b4824, 0x33333333
-DATA 4, 0x021b4828, 0x33333333
-			
-//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
-//setmem /32	0x021b08c0 =	0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
-//setmem /32	0x021b48c0 =	0x24911492	
-			
-// Complete calibration by forced measurement:			
-DATA 4, 0x021b08b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
-DATA 4, 0x021b48b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
-			
-//MMDC init:			
-DATA 4, 0x021b0004, 0x00020036 // MMDC0_MDPDC
-DATA 4, 0x021b0008, 0x09444040 // MMDC0_MDOTC
-DATA 4, 0x021b000c, 0x555A79A4 // MMDC0_MDCFG0
-DATA 4, 0x021b0010, 0xDB538E64 // MMDC0_MDCFG1
-DATA 4, 0x021b0014, 0x01ff00dd // MMDC0_MDCFG2
-DATA 4, 0x021b0018, 0x00001740 // MMDC0_MDMISC
-//NOTE about MDMISC RALAT:			
-//MDMISC: RALAT kept to the high level of 5 to ensure stable operation at 528MHz. 			
-//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
-//a. better operation at low frequency			
-//b. Small performence improvment			
-DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR, set the Configuration request bit during MMDC set up
-DATA 4, 0x021b002c, 0x000026d2 // MMDC0_MDRWD; recommend to maintain the default values
-DATA 4, 0x021b0030, 0x005A1023 // MMDC0_MDOR
-DATA 4, 0x021b0040, 0x00000027 // CS0_END
-
-//IPU error and should remove	
-//DATA 4, 0x021b0400, 0x11420000      //MMDC0_MAARCR ADOPT optimized priorities. Dyn jump disabled
-//DATA 4, 0x021b4400, 0x11420000   
-	
-DATA 4, 0x021b0000, 0x831A0000 // MMDC0_MDCTL
-			
-// Mode register writes			
-DATA 4, 0x021b001c, 0x04088032 // MMDC0_MDSCR, MR2 write, CS0
-DATA 4, 0x021b001c, 0x0408803A // MMDC0_MDSCR, MR2 write, CS0
-DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR, MR3 write, CS0
-DATA 4, 0x021b001c, 0x0000803B // MMDC0_MDSCR, MR3 write, CS0
-DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR, MR1 write, CS0
-DATA 4, 0x021b001c, 0x00048039 // MMDC0_MDSCR, MR1 write, CS0
-DATA 4, 0x021b001c, 0x09308030 // MMDC0_MDSCR, MR0 write, CS0
-DATA 4, 0x021b001c, 0x09308038 // MMDC0_MDSCR, MR0 write, CS0
-DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR, ZQ calibration command sent to device on CS0
-DATA 4, 0x021b001c, 0x04008048 // MMDC0_MDSCR, ZQ calibration command sent to device on CS0
-			
-//setmem /32	0x021b001c =	0x0408803A	// MMDC0_MDSCR, MR2 write, CS1
-//setmem /32	0x021b001c =	0x0000803B	// MMDC0_MDSCR, MR3 write, CS1
-//setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
-//setmem /32	0x021b001c =	0x09408038	// MMDC0_MDSCR, MR0 write, CS1
-//setmem /32	0x021b001c =	0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
-			
-			
-DATA 4, 0x021b0020, 0x00005800 // MMDC0_MDREF
-			
-// It is recommended for new board designs and for customer boards			
-// to program these registers to a value of "0x00011117" 			
-// The DRAM ODT remains enabled and it is required to leave the DRAM ODT enabled			
-DATA 4, 0x021b0818, 0x00011117 // DDR_PHY_P0_MPODTCTRL
-DATA 4, 0x021b4818, 0x00011117 // DDR_PHY_P1_MPODTCTRL
-			
-			
-DATA 4, 0x021b0004, 0x00025576 // MMDC0_MDPDC with PWDT bits set
-DATA 4, 0x021b0404, 0x00011006 // MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
-			
-DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
-
-/* set the default clock gate to save power */
-DATA 4, 0x020c4068, 0x00C03F3F
-DATA 4, 0x020c406c, 0x0030FC03
-DATA 4, 0x020c4070, 0x0FFFC000
-DATA 4, 0x020c4074, 0x3FF00000
-DATA 4, 0x020c4078, 0x00FFF300
-DATA 4, 0x020c407c, 0x0F0000F3
-DATA 4, 0x020c4080, 0x000003FF
-
-/* enable AXI cache for VDOA/VPU/IPU */
-DATA 4, 0x020e0010, 0xF00000CF
-/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
-DATA 4, 0x020e0018, 0x007F007F
-DATA 4, 0x020e001c, 0x007F007F
-
-/*
- * Setup CCM_CCOSR register as follows:
- *
- * cko1_en  = 1	   --> CKO1 enabled
- * cko1_div = 111  --> divide by 8
- * cko1_sel = 1011 --> ahb_clk_root
- *
- * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
- */
-DATA 4, 0x020c4060, 0x000000fb
-#endif
diff --git a/board/freescale/mx6advantech/mx6qebcjf02a1_4x_MT41K128M16JT-125_1410022609-01_20180821.inc b/board/freescale/mx6advantech/mx6qebcjf02a1_4x_MT41K128M16JT-125_1410022609-01_20180821.inc
deleted file mode 100755
index 92b7908..0000000
--- a/board/freescale/mx6advantech/mx6qebcjf02a1_4x_MT41K128M16JT-125_1410022609-01_20180821.inc
+++ /dev/null
@@ -1,273 +0,0 @@
-//*================================================================================================
-//* Copyright (C) 2011, Freescale Semiconductor, Inc. All Rights Reserved
-//* THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
-//* BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
-//* Freescale Semiconductor, Inc.
-//*================================================================================================
-
-
-// DDR init script, written in ARM RVDS syntax
-// Target the CPUDDR3 board
-// Timing optimized to 528MHz. 64-bit data bus 
-
-
-// Initialization script for i.MX6q CPU Board (DDR3)
-// Version 1.0 (07-06-11)
-// v 1.01 (June 16, 2011)
-// - based on Boaz's orignal script
-// - changed write leveling to 0x44
-// - updated DDR calibration (DQS gating, read/write) per latest gathered from stress test code
-//
-// v 1.02 (July 20, 2011)
-// - DDR_INPUT bit cleared for: DQM, RAS, CAS, SDCLK, RESET (All output only...)
-
-
-// v 1.03 (July 20, 2011)
-//   - ADOPT, DDRCTL power down timer activated by configuring MMDC0_MAPSR & MMDC0_MDPDC 
-
-//  v 1.04 (Oct 20, 2011)
-//  - More order in file
-//  - One-time HW ZQ calibration added.
-//  - power down timers enable moved to end of config
-// 
-//  v 1.05 (Mar 25, 2012)
-//  - IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET setup corrected to set DDR_SEL='11' (DDR3). This corrects ZQ calibration operation. 
-//    Improvment of DDR signals levels is expected.  
-//  - DQS drive strength reduced 6->7,device Rtt_nom 120->60, show better overclocking with new DDR_SEL 
-//  - tMRD value increased by 1 to match JEDEC
-
-//  v 1.06 (june 12, 2012)
-// - SDCLK duty cycle fine tunning changed from default to low.
-// - Previous step of setting DRAM_RESET/DDR_SEL='11' is reversed back to '00'
-//   , after finding the later to have a better DDR signals integrity. IO design are still investigating this.
-// -  i.mx ODT configs changed : 60 -> 120Ohm, to save power. See more in comment bellow.
-// - IOMUX configs: Remove redundant (input only...) pull setup from output signals: SDCKE, ODT
-
-//  v 1.07 
-// - Silicon version v1.2 (MX6Q/DxxxxxxxC) compatible. SDCLK duty cycle fine tute is back to default (2).
-// - MAARCR registers modified to reflect the best simulated ADOPT performence
-
-//================================================================================================
-
-
-
-wait = on
-
-//*================================================================================================
-// Disable WDOG
-//*================================================================================================
-setmem /16 0x020bc000 = 0x30
-
-
-//*================================================================================================
-// Enable all clocks (they are disabled by ROM code)
-//*================================================================================================
-setmem /32 0x020c4068 = 0xffffffff
-setmem /32 0x020c406c = 0xffffffff
-setmem /32 0x020c4070 = 0xffffffff
-setmem /32 0x020c4074 = 0xffffffff
-setmem /32 0x020c4078 = 0xffffffff
-setmem /32 0x020c407c = 0xffffffff
-setmem /32 0x020c4080 = 0xffffffff
-setmem /32 0x020c4084 = 0xffffffff
-
-
-//*================================================================================================
-// Initialize 64-bit DDR3 
-//*================================================================================================
-
-//######################################################
-// IOMUX 
-//######################################################
-
-//DDR IO TYPE:
-setmem /32 0x020e0798 = 0x000c0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE - DDR_SEL=11 
-setmem /32 0x020e0758 = 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE - PKE=0 , Pull disabled for all, except DQS.
-
-//CLOCK:
-setmem /32 0x020e0588 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0 - DSE=101, DDR_INPUT=0, HYS=0
-setmem /32 0x020e0594 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1 - DSE=101, DDR_INPUT=0, HYS=0
-
-//ADDRESS:
-setmem /32 0x020e056c = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS - DSE=110, DDR_INPUT=1, HYS=0
-setmem /32 0x020e0578 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS - DSE=110, DDR_INPUT=1, HYS=0
-setmem /32 0x020e074c = 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_ADDDS - DSE=110
-
-//CONTROL:
-setmem /32 0x020e057c = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET - DSE=110, DDR_INPUT=1, HYS=0, DDR_SEL=00
-
-setmem /32 0x020e058c = 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
-setmem /32 0x020e059c = 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
-setmem /32 0x020e05a0 = 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
-setmem /32 0x020e078c = 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_CTLDS - DSE=110
-
-
-//DATA STROBE:
-setmem /32 0x020e0750 = 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL - DDR_INPUT=1
-
-setmem /32 0x020e05a8 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 - DSE=110
-setmem /32 0x020e05b0 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 - DSE=110
-setmem /32 0x020e0524 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 - DSE=110
-setmem /32 0x020e051c = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3 - DSE=110
-setmem /32 0x020e0518 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 - DSE=110
-setmem /32 0x020e050c = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5 - DSE=110
-setmem /32 0x020e05b8 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 - DSE=110
-setmem /32 0x020e05c0 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7 - DSE=110
-
-//DATA:
-setmem /32 0x020e0774 = 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE- DDR_INPUT 1,diff
-
-setmem /32 0x020e0784 = 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B0DS - DSE=110
-setmem /32 0x020e0788 = 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B1DS - DSE=110
-setmem /32 0x020e0794 = 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B2DS - DSE=110
-setmem /32 0x020e079c = 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B3DS - DSE=110
-setmem /32 0x020e07a0 = 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B4DS - DSE=110
-setmem /32 0x020e07a4 = 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B5DS - DSE=110
-setmem /32 0x020e07a8 = 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B6DS - DSE=110
-setmem /32 0x020e0748 = 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B7DS - DSE=110
-
-setmem /32 0x020e05ac = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 - DSE=110, DDR_INPUT=1, HYS=0
-setmem /32 0x020e05b4 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 - DSE=110, DDR_INPUT=1, HYS=0
-setmem /32 0x020e0528 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2 - DSE=110, DDR_INPUT=1, HYS=0
-setmem /32 0x020e0520 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3 - DSE=110, DDR_INPUT=1, HYS=0
-setmem /32 0x020e0514 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4 - DSE=110, DDR_INPUT=1, HYS=0
-setmem /32 0x020e0510 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5 - DSE=110, DDR_INPUT=1, HYS=0
-setmem /32 0x020e05bc = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6 - DSE=110, DDR_INPUT=1, HYS=0
-setmem /32 0x020e05c4 = 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7 - DSE=110, DDR_INPUT=1, HYS=0
-
-
-
-//######################################################
-//Calibrations:
-//######################################################
-// ZQ:
-setmem /32 0x021b0800 = 0xa1390003      // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
-
-// write leveling
-setmem /32 0x021b080c = 0x001F001F
-setmem /32 0x021b0810 = 0x001F001F
-
-setmem /32 0x021b480c = 0x001F001F
-setmem /32 0x021b4810 = 0x001F001F
-
-//DQS gating, read delay, write delay calibration values based on calibration compare of 0x00ffff00:
-// It is highly recommended for the user to run calibration code on her/his specific board 
-//and replace following delay values accordingly: 
-
-
-
-//Read DQS Gating calibration
-setmem /32 0x021b083c = 0x4370037c
-setmem /32 0x021b0840 = 0x03680370
-setmem /32 0x021b483c = 0x4368036c
-setmem /32 0x021b4840 = 0x0368033c
-
-//Read calibration
-setmem /32 0x021b0848 = 0x3e343a3c
-setmem /32 0x021b4848 = 0x3a362e3c
-
-//Write calibration
-setmem /32 0x021b0850 = 0x3a3c423e
-setmem /32 0x021b4850 = 0x4232443e
-
-
-
-//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):
-setmem /32 0x021b081c = 0x33333333      // DDR_PHY_P0_MPREDQBY0DL3
-setmem /32 0x021b0820 = 0x33333333      // DDR_PHY_P0_MPREDQBY1DL3
-setmem /32 0x021b0824 = 0x33333333      // DDR_PHY_P0_MPREDQBY2DL3
-setmem /32 0x021b0828 = 0x33333333      // DDR_PHY_P0_MPREDQBY3DL3
-setmem /32 0x021b481c = 0x33333333      // DDR_PHY_P1_MPREDQBY0DL3
-setmem /32 0x021b4820 = 0x33333333      // DDR_PHY_P1_MPREDQBY1DL3
-setmem /32 0x021b4824 = 0x33333333      // DDR_PHY_P1_MPREDQBY2DL3
-setmem /32 0x021b4828 = 0x33333333      // DDR_PHY_P1_MPREDQBY3DL3
-
-
-//setmem /32	0x021b082c =	0xf3333333 	// wr bit delay, byte 0
-//setmem /32	0x021b0830 =	0xf3333333 	// wr bit delay, byte 1
-//setmem /32	0x021b0834 =	0xf3333333 	// wr bit delay, byte 2
-//setmem /32	0x021b0838 =	0xf3333333 	// wr bit delay, byte 3
-//setmem /32	0x021b482c =	0xf3333333 	// wr bit delay, byte 4
-//setmem /32	0x021b4830 =	0xf3333333 	// wr bit delay, byte 5
-//setmem /32	0x021b4834 =	0xf3333333 	// wr bit delay, byte 6
-//setmem /32	0x021b4838 =	0xf3333333 	// wr bit delay, byte 7
-
-
-//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented
-//setmem /32	0x021b08c0 =	0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
-//setmem /32	0x021b48c0 =	0x24911492	
-
-//######################################################
-// Complete calibration by forced measurment:
-//######################################################
-setmem /32 0x021b08b8 = 0x00000800      // DDR_PHY_P0_MPMUR0, frc_msr
-setmem /32 0x021b48b8 = 0x00000800      // DDR_PHY_P0_MPMUR0, frc_msr
-
-//######################################################
-//MMDC init:
-
-
-//528MHz
-//in DDR3, 64-bit mode, only MMDC0 is initiated:
-setmem /32 0x021b0004 = 0x00020036		// MMDC0_MDPDC see spread sheet for timings
-setmem /32 0x021b0008 = 0x09444040		// MMDC0_MDOTC see spread sheet for timings
-setmem /32 0x021b000c = 0x555A79A4		// MMDC0_MDCFG0 see spread sheet for timings. CL=7
-setmem /32 0x021b0010 = 0xDB538F64		// MMDC0_MDCFG1 see spread sheet for timings
-setmem /32 0x021b0014 = 0x01ff00db      // MMDC0_MDCFG2 - tRRD - 4ck; tWTR - 4ck; tRTP - 4ck; tDLLK - 512ck
-setmem /32 0x021b0018 = 0x00001740      // MMDC0_MDMISC, RALAT=0x5
-//MDMISC: RALAT kept to the high level of 5. 
-//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 
-//a. better operation at low frequency
-//b. Small performence improvment
-
-setmem /32 0x021b001c = 0x00008000      // MMDC0_MDSCR
-
-setmem /32 0x021b002c = 0x000026d2      // MMDC0_MDRWD
-setmem /32 0x021b0030 = 0x005a1023      // MMDC0_MDOR - tXPR - 91ck; SDE_to_RST - 13ck; RST_to_CKE - 32ck                                //jimmy
-setmem /32 0x021b0040 = 0x00000027      // CS0_END - 0x4fffffff 
-
-
-setmem /32 0x021b0000 = 0x831a0000      // MMDC0_MDCTL - row - 14bits; col = 10bits; burst length 8; 64-bit data bus
-
-
-
-//######################################################
-// Initialize 2GB DDR3 - Micron MT41J128M , but fit wide range of other DDR3 devices
-//MR2:
-setmem /32 0x021b001c = 0x04088032      // MMDC0_MDSCR
-setmem /32 0x021b001c = 0x0408803a      // MMDC0_MDSCR
-
-
-//MR3:
-setmem /32 0x021b001c = 0x00008033      // MMDC0_MDSCR
-setmem /32 0x021b001c = 0x0000803b      // MMDC0_MDSCR
-//MR1:
-setmem /32 0x021b001c = 0x00048031      // MMDC0_MDSCR
-setmem /32 0x021b001c = 0x00048039      // MMDC0_MDSCR
-//MR0:
-
-setmem /32 0x021b001c = 0x09308030      // MMDC0_MDSCR, 
-setmem /32 0x021b001c = 0x09308038      // MMDC0_MDSCR, 
-
-//DDR device ZQ calibration:
-setmem /32 0x021b001c = 0x04008040      // MMDC0_MDSCR, 
-setmem /32 0x021b001c = 0x04008048      // MMDC0_MDSCR
-//######################################################
-//final DDR setup, before operation start:
-
-setmem /32 0x021b0020 = 0x00005800      // MMDC0_MDREF, enable auto refresh, set refresh rate.
-
-//Following ODT setup (0x11117) represents(along with obove DDR device configs) : i.mx_ODT=DDR_device_ODT=120OHm.
-//User might to also interested in trying the value of 0x00000007,which represents: i.mx_ODT disabled, DDR_device_ODT=120Ohm.
-//0x00000007 saves more power, and seen to run very well with Freescale RDKs. Still, running with no ODT has it's implications 
-// of signal integrity and should be carefully simulated during board design.
-
-setmem /32 0x021b0818 = 0x00011117      // DDR_PHY_P0_MPODTCTRL, ODT enable
-setmem /32 0x021b4818 = 0x00011117      // DDR_PHY_P1_MPODTCTRL
-
-setmem /32 0x021b0004 = 0x00025576		// MMDC0_MDPDC see spread sheet for timings, SDCTL power down enabled
-
-setmem /32 0x021b0404 = 0x00011006      //MMDC0_MAPSR ADOPT power down enabled
-
-setmem /32 0x021b001c = 0x00000000      // MMDC0_MDSCR
-
diff --git a/board/freescale/mx6advantech/mx6qrom7420_4x_IM4G16D3FABG-125_1410025137-01_20140424.inc b/board/freescale/mx6advantech/mx6qrom7420_4x_IM4G16D3FABG-125_1410025137-01_20140424.inc
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6qrom7421a1_4x_IM4G16D3FABG-125_1410025137-01.cfg b/board/freescale/mx6advantech/mx6qrom7421a1_4x_IM4G16D3FABG-125_1410025137-01.cfg
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6qrom7421a1_4x_IM4G16D3FABG-125_1410025137-01_20171114.inc b/board/freescale/mx6advantech/mx6qrom7421a1_4x_IM4G16D3FABG-125_1410025137-01_20171114.inc
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6qrom7421a1_4x_MT41K128M16JT-125_1410022609-01.cfg b/board/freescale/mx6advantech/mx6qrom7421a1_4x_MT41K128M16JT-125_1410022609-01.cfg
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6qrom7421a1_4x_MT41K128M16JT-125_1410022609-01_20171113.inc b/board/freescale/mx6advantech/mx6qrom7421a1_4x_MT41K128M16JT-125_1410022609-01_20171113.inc
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01.cfg b/board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01.cfg
deleted file mode 100644
index 39a7dbc..0000000
--- a/board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01.cfg
+++ /dev/null
@@ -1,253 +0,0 @@
-/*
- * Copyright (C) 2011-2014 Freescale Semiconductor, Inc.
- * Jason Liu <r64343@freescale.com>
- *
- * SPDX-License-Identifier:	GPL-2.0+
- *
- * Refer doc/README.imximage for more details about how-to configure
- * and create imximage boot image
- *
- * The syntax is taken as close as possible with the kwbimage
- */
-
-#define __ASSEMBLY__
-#include <config.h>
-/* image version */
-IMAGE_VERSION 2
-
-/*
- * Boot Device : one of spi, sd, sata
- * the board has no nand and eimnor
- * spinor: flash_offset: 0x0400
- * sata:   flash_offset: 0x0400
- * sd/mmc: flash_offset: 0x0400
- */
-
-/* the same flash_offset as sd */
-BOOT_FROM      sd
-
-#ifdef CONFIG_USE_PLUGIN
-/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
-PLUGIN	board/freescale/mx6sabresd/plugin.bin 0x00907000
-#else
-
-#ifdef CONFIG_SECURE_BOOT
-CSF CONFIG_CSF_SIZE
-#endif
-
-/*
- * Device Configuration Data (DCD)
- *
- * Each entry must have the format:
- * Addr-type           Address        Value
- *
- * where:
- *      Addr-type register length (1,2 or 4 bytes)
- *      Address   absolute address of the register
- *      value     value to be stored in the register
- */
-//######################################################
-// IOMUX
-//######################################################
-
-//DDR IO TYPE:
-DATA 4, 0x020e0798, 0x000C0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE - DDR_SEL=11
-DATA 4, 0x020e0758, 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE - PKE=0 , Pull disabled for all, except DQS.,
-
-//CLOCK:
-DATA 4, 0x020e0588, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0 - DSE=101, DDR_INPUT=0, HYS=0,
-DATA 4, 0x020e0594, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1 - DSE=101, DDR_INPUT=0, HYS=0,
-
-//ADDRESS:
-DATA 4, 0x020e056c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0578, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e074c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_ADDDS - DSE=110
-
-//CONTROL:
-DATA 4, 0x020e057c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET - DSE=110, DDR_INPUT=1, HYS=0, DDR_SEL=00
-
-DATA 4, 0x020e058c, 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
-DATA 4, 0x020e059c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
-DATA 4, 0x020e05a0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
-DATA 4, 0x020e078c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_CTLDS - DSE=110
-
-
-//DATA STROBE:
-DATA 4, 0x020e0750, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL - DDR_INPUT=1
-
-DATA 4, 0x020e05a8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 - DSE=110
-DATA 4, 0x020e05b0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 - DSE=110
-DATA 4, 0x020e0524, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 - DSE=110
-DATA 4, 0x020e051c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3 - DSE=110
-DATA 4, 0x020e0518, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 - DSE=110
-DATA 4, 0x020e050c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5 - DSE=110
-DATA 4, 0x020e05b8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 - DSE=110
-DATA 4, 0x020e05c0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7 - DSE=110
-
-//DATA:
-DATA 4, 0x020e0774, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE- DDR_INPUT 1,diff
-
-DATA 4, 0x020e0784, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B0DS - DSE=110
-DATA 4, 0x020e0788, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B1DS - DSE=110
-DATA 4, 0x020e0794, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B2DS - DSE=110
-DATA 4, 0x020e079c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B3DS - DSE=110
-DATA 4, 0x020e07a0, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B4DS - DSE=110
-DATA 4, 0x020e07a4, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B5DS - DSE=110
-DATA 4, 0x020e07a8, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B6DS - DSE=110
-DATA 4, 0x020e0748, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B7DS - DSE=110
-
-DATA 4, 0x020e05ac, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e05b4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0528, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0520, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0514, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e0510, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e05bc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6 - DSE=110, DDR_INPUT=1, HYS=0,
-DATA 4, 0x020e05c4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7 - DSE=110, DDR_INPUT=1, HYS=0,
-
-
-
-//######################################################
-//Calibrations:
-//######################################################
-// ZQ:
-DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
-
-// write leveling
-DATA 4, 0x021b080c, 0x001F001F
-DATA 4, 0x021b0810, 0x001F001F
-
-DATA 4, 0x021b480c, 0x001F001F
-DATA 4, 0x021b4810, 0x001F001F
-
-//DQS gating, write delay calibration values based on calibration compare of 0x00ffff00:
-// It is highly recommended for the user to run calibration code on her/his specific board
-//and replace following delay values accordingly:
-
-
-
-//Read DQS Gating calibration
-DATA 4, 0x021b083c, 0x45440550
-DATA 4, 0x021b0840, 0x05400540
-DATA 4, 0x021b483c, 0x45500558
-DATA 4, 0x021b4840, 0x05480524
-
-//Read calibration
-DATA 4, 0x021b0848, 0x3A34323A
-DATA 4, 0x021b4848, 0x36362E40
-
-//Write calibration
-DATA 4, 0x021b0850, 0x3638403A
-DATA 4, 0x021b4850, 0x42324442
-
-
-
-//read data bit delay: (3 is the reccommended default value
-DATA 4, 0x021b081c, 0x33333333 // DDR_PHY_P0_MPREDQBY0DL3
-DATA 4, 0x021b0820, 0x33333333 // DDR_PHY_P0_MPREDQBY1DL3
-DATA 4, 0x021b0824, 0x33333333 // DDR_PHY_P0_MPREDQBY2DL3
-DATA 4, 0x021b0828, 0x33333333 // DDR_PHY_P0_MPREDQBY3DL3
-DATA 4, 0x021b481c, 0x33333333 // DDR_PHY_P1_MPREDQBY0DL3
-DATA 4, 0x021b4820, 0x33333333 // DDR_PHY_P1_MPREDQBY1DL3
-DATA 4, 0x021b4824, 0x33333333 // DDR_PHY_P1_MPREDQBY2DL3
-DATA 4, 0x021b4828, 0x33333333 // DDR_PHY_P1_MPREDQBY3DL3
-
-//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented
-//setmem /32	0x021b08c0 =	0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
-//setmem /32	0x021b48c0 =	0x24911492
-
-//######################################################
-// Complete calibration by forced measurment:
-//######################################################
-DATA 4, 0x021b08b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
-DATA 4, 0x021b48b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
-
-//######################################################
-//MMDC init:
-
-
-//528MHz
-//in DDR3, only MMDC0 is initiated:
-DATA 4, 0x021b0004, 0x00020036 // MMDC0_MDPDC see spread sheet for timings
-DATA 4, 0x021b0008, 0x24446040 // MMDC0_MDOTC see spread sheet for timings
-DATA 4, 0x021b000c, 0x555B79A4 // MMDC0_MDCFG0 see spread sheet for timings. CL=8
-DATA 4, 0x021b0010, 0xDB538F64 // MMDC0_MDCFG1 see spread sheet for timings
-DATA 4, 0x021b0014, 0x01FF00DB // MMDC0_MDCFG2 - tRRD - 4ck; tWTR - 4ck; tRTP - 4ck; tDLLK - 512ck
-DATA 4, 0x021b0018, 0x00081740 // MMDC0_MDMISC, RALAT=0x5
-//MDMISC: RALAT kept to the high level of 5.
-//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits:
-//a. better operation at low frequency
-//b. Small performence improvment
-
-DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR, set the Configuration request bit during MMDC set up
-DATA 4, 0x021b002c, 0x000026d2 // MMDC0_MDRWD; recommend to maintain the default values
-DATA 4, 0x021b0030, 0x005B1023 // MMDC0_MDOR - tXPR - 91ck; SDE_to_RST - 13ck; RST_to_CKE - 32ck
-DATA 4, 0x021b0040, 0x00000027 // CS0_END - 0x4fffffff
-
-//IPU error and should remove
-//DATA 4, 0x021b0400, 0x11420000 //MMDC0_MAARCR ADOPT optimized priorities. Dyn jump disabled
-//DATA 4, 0x021b4400, 0x11420000
-
-
-DATA 4, 0x021b0000, 0x831A0000 // MMDC0_MDCTL - row - 14bits; col = 10bits; burst length 8; 64-bit data bus
-
-
-// Mode register writes
-DATA 4, 0x021b001c, 0x04088032 // MMDC0_MDSCR, MR2 write, CS0
-DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR, MR3 write, CS0
-DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR, MR1 write, CS0
-DATA 4, 0x021b001c, 0x09408030 // MMDC0_MDSCR, MR0 write, CS0
-DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR, ZQ calibration command sent to device on CS0
-
-//DATA 4, 0x021b001c =	0x0408803A // MMDC0_MDSCR, MR2 write, CS1
-//DATA 4, 0x021b001c =	0x0000803B // MMDC0_MDSCR, MR3 write, CS1
-//DATA 4, 0x021b001c =	0x00048039 // MMDC0_MDSCR, MR1 write, CS1
-//DATA 4, 0x021b001c =	0x09408038 // MMDC0_MDSCR, MR0 write, CS1
-//DATA 4, 0x021b001c =	0x04008048 // MMDC0_MDSCR, ZQ calibration command sent to device on CS1
-
-//######################################################
-//final DDR setup
-
-DATA 4, 0x021b0020, 0x00005800 // MMDC0_MDREF, enable auto refresh, set refresh rate.,
-
-// It is recommended for new board designs and for customer boards
-// to program these registers to a value of "0x00011117"
-// The DRAM ODT remains enabled and it is required to leave the DRAM ODT enabled
-//Following ODT setup (0x11117) represents(along with obove DDR device configs) : i.mx_ODT=DDR_device_ODT=120OHm.
-//User might to also interested in trying the value of 0x00000007, DDR_device_ODT=120Ohm.
-//0x00000007 saves more power, running with no ODT has it's implications
-// of signal integrity and should be carefully simulated during board design.
-DATA 4, 0x021b0818, 0x00011117 // DDR_PHY_P0_MPODTCTRL, ODT enable
-DATA 4, 0x021b4818, 0x00011117 // DDR_PHY_P1_MPODTCTRL
-
-DATA 4, 0x021b0004, 0x00025576 // MMDC0_MDPDC see spread sheet for timings, SDCTL power down enabled
-DATA 4, 0x021b0404, 0x00011006 // MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
-
-DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
-
-
-/* set the default clock gate to save power */
-DATA 4, 0x020c4068, 0x00C03F3F
-DATA 4, 0x020c406c, 0x0030FC03
-DATA 4, 0x020c4070, 0x0FFFC000
-DATA 4, 0x020c4074, 0x3FF00000
-DATA 4, 0x020c4078, 0x00FFF300
-DATA 4, 0x020c407c, 0x0F0000F3
-DATA 4, 0x020c4080, 0x000003FF
-
-/* enable AXI cache for VDOA/VPU/IPU */
-DATA 4, 0x020e0010, 0xF00000CF
-/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
-DATA 4, 0x020e0018, 0x007F007F
-DATA 4, 0x020e001c, 0x007F007F
-/*
- * Setup CCM_CCOSR register as follows:
- *
- * cko1_en  = 1	   --> CKO1 enabled
- * cko1_div = 111  --> divide by 8
- * cko1_sel = 1011 --> ahb_clk_root
- *
- * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
- */
-DATA 4, 0x020c4060, 0x000000fb
-#endif
diff --git a/board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01_20190314.inc b/board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01_20190314.inc
deleted file mode 100755
index d1a2cec..0000000
--- a/board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01_20190314.inc
+++ /dev/null
@@ -1,220 +0,0 @@
-//=============================================================================			
-//init script for i.MX6Q DDR3			
-//=============================================================================			
-// Revision History			
-// v01			
-//=============================================================================			
-			
-wait = on			
-//=============================================================================			
-// Disable	WDOG		
-//=============================================================================			
-//setmem /16	0x020bc000 =	0x30	
-			
-//=============================================================================			
-// Enable all clocks (they are disabled by ROM code)			
-//=============================================================================			
-setmem /32	0x020c4068 =	0xffffffff	
-setmem /32	0x020c406c =	0xffffffff	
-setmem /32	0x020c4070 =	0xffffffff	
-setmem /32	0x020c4074 =	0xffffffff	
-setmem /32	0x020c4078 =	0xffffffff	
-setmem /32	0x020c407c =	0xffffffff	
-setmem /32	0x020c4080 =	0xffffffff	
-setmem /32	0x020c4084 =	0xffffffff	
-			
-//=============================================================================			
-// IOMUX			
-//=============================================================================			
-//DDR IO TYPE:			
-setmem /32	0x020e0798 =	0x000C0000	// IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE 
-setmem /32	0x020e0758 =	0x00000000	// IOMUXC_SW_PAD_CTL_GRP_DDRPKE 
-			
-//CLOCK:			
-setmem /32	0x020e0588 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
-setmem /32	0x020e0594 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1
-			
-//ADDRESS:			
-setmem /32	0x020e056c =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
-setmem /32	0x020e0578 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
-setmem /32	0x020e074c =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_ADDDS 
-			
-//CONTROL:			
-setmem /32	0x020e057c =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
-			
-setmem /32	0x020e058c =	0x00000000	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
-setmem /32	0x020e059c =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
-setmem /32	0x020e05a0 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
-setmem /32	0x020e078c =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_CTLDS 
-			
-//DATA STROBE:			
-setmem /32	0x020e0750 =	0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL 
-			
-setmem /32	0x020e05a8 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 
-setmem /32	0x020e05b0 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 
-setmem /32	0x020e0524 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 
-setmem /32	0x020e051c =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3 
-setmem /32	0x020e0518 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 
-setmem /32	0x020e050c =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5 
-setmem /32	0x020e05b8 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 
-setmem /32	0x020e05c0 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7 
-			
-//DATA:			
-setmem /32	0x020e0774 =	0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE
-			
-setmem /32	0x020e0784 =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B0DS 
-setmem /32	0x020e0788 =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B1DS 
-setmem /32	0x020e0794 =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B2DS 
-setmem /32	0x020e079c =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B3DS 
-setmem /32	0x020e07a0 =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B4DS 
-setmem /32	0x020e07a4 =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B5DS 
-setmem /32	0x020e07a8 =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B6DS 
-setmem /32	0x020e0748 =	0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B7DS 
-			
-setmem /32	0x020e05ac =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
-setmem /32	0x020e05b4 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
-setmem /32	0x020e0528 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
-setmem /32	0x020e0520 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
-setmem /32	0x020e0514 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
-setmem /32	0x020e0510 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
-setmem /32	0x020e05bc =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
-setmem /32	0x020e05c4 =	0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
-			
-//=============================================================================			
-// DDR Controller Registers			
-//=============================================================================			
-// Manufacturer:	Micron		
-// Device Part Number:	MT41J128M16HA-15E		
-// Clock Freq.: 	533MHz		
-// Density per CS in Gb: 	8		
-// Chip Selects used:	1		
-// Number of Banks:	8		
-// Row address:    	14		
-// Column address: 	10		
-// Data bus width	64		
-//=============================================================================
-//=============================================================================			
-// DDR Controller Registers			
-//=============================================================================			
-// Manufacturer:	Samsung		
-// Device Part Number:	K4B2G1646Q-BCK0		
-// Clock Freq.: 	400MHz		
-// Density per CS in Gb: 	8		
-// Chip Selects used:	1		
-// Number of Banks:	8		
-// Row address:    	14		
-// Column address: 	10		
-// Data bus width	64		
-//=============================================================================							
-setmem /32	0x021b0800 =	0xa1390003 	// DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
-			
-// write leveling, based on Freescale board layout and T topology			
-// For target board, may need to run write leveling calibration 			
-// to fine tune these settings			
-// If target board does not use T topology, then these registers			
-// should either be cleared or write leveling calibration can be run			
-setmem /32	0x021b080c = 	0x001F001F	
-setmem /32	0x021b0810 = 	0x001F001F	
-setmem /32	0x021b480c = 	0x001F001F	
-setmem /32	0x021b4810 = 	0x001F001F	
-			
-//######################################################			
-//calibration values based on calibration compare of 0x00ffff00:			
-//Note, these calibration values are based on Freescale's board			
-//May need to run calibration on target board to fine tune these 			
-//######################################################			
-			
-//Read DQS Gating calibration			
-setmem /32	0x021b083c =	0x45440550	// MPDGCTRL0 PHY0
-setmem /32	0x021b0840 =	0x05400540	// MPDGCTRL1 PHY0
-setmem /32	0x021b483c =	0x45500558	// MPDGCTRL0 PHY1
-setmem /32	0x021b4840 =	0x05480524	// MPDGCTRL1 PHY1
-			
-//Read calibration			
-setmem /32	0x021b0848 =	0x3A34323A	// MPRDDLCTL PHY0
-setmem /32	0x021b4848 =	0x36362E40	// MPRDDLCTL PHY1
-			
-//Write calibration			
-setmem /32	0x021b0850 =	0x3638403A	// MPWRDLCTL PHY0
-setmem /32	0x021b4850 =	0x42324442	// MPWRDLCTL PHY1
-			
-//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):			
-setmem /32	0x021b081c =	0x33333333	// DDR_PHY_P0_MPREDQBY0DL3
-setmem /32	0x021b0820 =	0x33333333	// DDR_PHY_P0_MPREDQBY1DL3
-setmem /32	0x021b0824 =	0x33333333	// DDR_PHY_P0_MPREDQBY2DL3
-setmem /32	0x021b0828 =	0x33333333	// DDR_PHY_P0_MPREDQBY3DL3
-setmem /32	0x021b481c =	0x33333333	// DDR_PHY_P1_MPREDQBY0DL3
-setmem /32	0x021b4820 =	0x33333333	// DDR_PHY_P1_MPREDQBY1DL3
-setmem /32	0x021b4824 =	0x33333333	// DDR_PHY_P1_MPREDQBY2DL3
-setmem /32	0x021b4828 =	0x33333333	// DDR_PHY_P1_MPREDQBY3DL3
-			
-//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
-//setmem /32	0x021b08c0 =	0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
-//setmem /32	0x021b48c0 =	0x24911492	
-			
-// Complete calibration by forced measurement:			
-setmem /32	0x021b08b8 =	0x00000800 	// DDR_PHY_P0_MPMUR0, frc_msr
-setmem /32	0x021b48b8 =	0x00000800 	// DDR_PHY_P0_MPMUR0, frc_msr
-			
-//MMDC init:			
-//setmem /32	0x021b0004 =	0x00020036	// MMDC0_MDPDC 
-//setmem /32	0x021b0008 =	0x09444040	// MMDC0_MDOTC
-//setmem /32	0x021b000c =	0x555A7975	// MMDC0_MDCFG0
-//setmem /32	0x021b0010 =	0xFF538F64	// MMDC0_MDCFG1
-//setmem /32	0x021b0014 =	0x01FF00DB	// MMDC0_MDCFG2
-//setmem /32	0x021b0018 =	0x00001740	// MMDC0_MDMISC
-
-//MMDC init SAMRC:
-setmem /32  0x021b0004 =  0x00020036  // MMDC0_MDPDC see spread sheet for timings. tCKE=3CLK; tCKSRX=6CLK; tCKSRE=6CLK
-setmem /32  0x021b0008 =  0x24446040  // MMDC0_MDOTC see spread sheet for timings. tAOFPD=5CLK; tAONPD=5CLK; tANPD=5CLK; tAXPD=5CLK; tODTLon=6CLK;
-setmem /32  0x021b000c =  0x555B79A4  // MMDC0_MDCFG0 see spread sheet for timings. tRFC=86CLK; tXS=92CLK; tXP=4CLK; tXPDLL=13CLK; tFAW=27CLK; CL=7
-setmem /32  0x021b0010 =  0xDB538F64  // MMDC0_MDCFG1 see spread sheet for timings. tRCD=7CLK; tRP=7CLK; tRC=27CLK; tRAS=20CLK; tWR=8CLK; tMRD=4CLK; tMOD=12CLK; tCWL=6CLK
-setmem /32  0x021b0014 =  0x01FF00DB  // MMDC0_MDCFG2. tDLLK=512CLK; tRTP=4CLK; tWTR=4CLK; tRRD=4CLK
-setmem /32  0x021b0018 =  0x00081740  // MMDC0_MDMISC, RALAT=0x5, interleaved on
-
-//NOTE about MDMISC RALAT:			
-//MDMISC: RALAT kept to the high level of 5 to ensure stable operation at 528MHz. 			
-//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
-//a. better operation at low frequency			
-//b. Small performence improvment			
-			
-setmem /32	0x021b001c =	0x00008000	// MMDC0_MDSCR, set the Configuration request bit during MMDC set up
-setmem /32	0x021b002c =	0x000026d2	// MMDC0_MDRWD; recommend to maintain the default values
-//setmem /32	0x021b0030 =	0x005A1023	// MMDC0_MDOR
-//setmem /32	0x021b0040 =	0x00000027	// CS0_END 
-			
-//setmem /32	0x021b0000 =	0x831A0000	// MMDC0_MDCTL
-
-setmem /32  0x021b0030 =  0x005B1023  // MMDC0_MDOR SMARC, tXPR=92CLK; SDE_to_RST - 14ck; RST_to_CKE - 33ck
-
-setmem /32	0x021b0040 =	0x00000027	// CS0_END SMARC, 1024M
-			
-setmem /32	0x021b0000 =	0x831A0000	// MMDC0_MDCTL SMARC, CS0 EN, 14bits ROW, 10bits COL, BL=8, 64bit
-			
-// Mode register writes			
-setmem /32	0x021b001c =	0x04088032	// MMDC0_MDSCR, MR2 write, CS0
-setmem /32	0x021b001c =	0x00008033	// MMDC0_MDSCR, MR3 write, CS0
-setmem /32	0x021b001c =	0x00048031	// MMDC0_MDSCR, MR1 write, CS0
-setmem /32	0x021b001c =	0x09408030	// MMDC0_MDSCR, MR0 write, CS0
-setmem /32	0x021b001c =	0x04008040	// MMDC0_MDSCR, ZQ calibration command sent to device on CS0
-			
-//setmem /32	0x021b001c =	0x0408803A	// MMDC0_MDSCR, MR2 write, CS1
-//setmem /32	0x021b001c =	0x0000803B	// MMDC0_MDSCR, MR3 write, CS1
-//setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
-//setmem /32	0x021b001c =	0x09408038	// MMDC0_MDSCR, MR0 write, CS1
-//setmem /32	0x021b001c =	0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
-			
-			
-setmem /32	0x021b0020 =	0x00005800	// MMDC0_MDREF
-			
-// It is recommended for new board designs and for customer boards			
-// to program these registers to a value of "0x00011117" 			
-// The DRAM ODT remains enabled and it is required to leave the DRAM ODT enabled			
-setmem /32	0x021b0818 =	0x00011117	// DDR_PHY_P0_MPODTCTRL
-setmem /32	0x021b4818 =	0x00011117	// DDR_PHY_P1_MPODTCTRL
-			
-			
-setmem /32	0x021b0004 =	0x00025576	// MMDC0_MDPDC with PWDT bits set
-setmem /32	0x021b0404 = 	0x00011006	// MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
-			
-setmem /32	0x021b001c =	0x00000000	// MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
diff --git a/board/freescale/mx6advantech/mx6qrsb6410_4x_IM4G16D3FABG-125_1410025137-01.cfg b/board/freescale/mx6advantech/mx6qrsb6410_4x_IM4G16D3FABG-125_1410025137-01.cfg
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6qrsb6410_4x_IM5ZK77D9PTK-125_1410025137-01.cfg b/board/freescale/mx6advantech/mx6qrsb6410_4x_IM5ZK77D9PTK-125_1410025137-01.cfg
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6soloebcgf06a1_2x_MT41K128M16JT-125_1410022609-01.cfg b/board/freescale/mx6advantech/mx6soloebcgf06a1_2x_MT41K128M16JT-125_1410022609-01.cfg
deleted file mode 100755
index 1902611..0000000
--- a/board/freescale/mx6advantech/mx6soloebcgf06a1_2x_MT41K128M16JT-125_1410022609-01.cfg
+++ /dev/null
@@ -1,211 +0,0 @@
-/*
- * Copyright (C) 2014-2016 Freescale Semiconductor, Inc.
- * Jason Liu <r64343@freescale.com>
- *
- * SPDX-License-Identifier:	GPL-2.0+
- *
- * Refer docs/README.imxmage for more details about how-to configure
- * and create imximage boot image
- *
- * The syntax is taken as close as possible with the kwbimage
- */
-
-#define __ASSEMBLY__
-#include <config.h>
-
-/* image version */
-IMAGE_VERSION 2
-
-/*
- * Boot Device : one of spi, sd, sata
- * the board has no nand and eimnor
- * spinor: flash_offset: 0x0400
- * sata:   flash_offset: 0x0400
- * sd/mmc: flash_offset: 0x0400
- */
-
-/* the same flash_offset as sd */
-BOOT_FROM      sd
-
-#ifdef CONFIG_USE_PLUGIN
-/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
-PLUGIN board/freescale/mx6sabresd/plugin.bin 0x00907000
-#else
-
-#ifdef CONFIG_SECURE_BOOT
-CSF CONFIG_CSF_SIZE
-#endif
-
-/*
- * Device Configuration Data (DCD)
- *
- * Each entry must have the format:
- * Addr-type           Address        Value
- *
- * where:
- *      Addr-type register length (1,2 or 4 bytes)
- *      Address   absolute address of the register
- *      value     value to be stored in the register
- */
-			
-//=============================================================================			
-// IOMUX			
-//=============================================================================			
-//DDR IO TYPE:			
-DATA 4, 0x020e0774, 0x000C0000	// IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE 
-DATA 4, 0x020e0754, 0x00000000	// IOMUXC_SW_PAD_CTL_GRP_DDRPKE 
-			
-//CLOCK:			
-DATA 4, 0x020e04ac, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
-DATA 4, 0x020e04b0, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1
-			
-//ADDRESS:			
-DATA 4, 0x020e0464, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
-DATA 4, 0x020e0490, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
-DATA 4, 0x020e074c, 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_ADDDS
-			
-//CONTROL:			
-DATA 4, 0x020e0494, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
-			
-DATA 4, 0x020e04a0, 0x00000000	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
-DATA 4, 0x020e04b4, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
-DATA 4, 0x020e04b8, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
-DATA 4, 0x020e076c, 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_CTLDS
-			
-//DATA STROBE:			
-DATA 4, 0x020e0750, 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL 
-			
-DATA 4, 0x020e04bc, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0
-DATA 4, 0x020e04c0, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1
-DATA 4, 0x020e04c4, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2
-DATA 4, 0x020e04c8, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3
-//setmem /32	0x020e04cc =	0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 , not used for 32-bit bus
-//setmem /32	0x020e04d0 =	0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5 , not used for 32-bit bus
-//setmem /32	0x020e04d4 =	0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 , not used for 32-bit bus
-//setmem /32	0x020e04d8 =	0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7 , not used for 32-bit bus
-			
-//DATA:			
-DATA 4, 0x020e0760, 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE
-			
-DATA 4, 0x020e0764, 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B0DS
-DATA 4, 0x020e0770, 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B1DS
-DATA 4, 0x020e0778, 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B2DS
-DATA 4, 0x020e077c, 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B3DS
-//setmem /32	0x020e0780 =	0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B4DS , not used for 32-bit bus
-//setmem /32	0x020e0784 =	0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B5DS , not used for 32-bit bus
-//setmem /32	0x020e078c =	0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B6DS , not used for 32-bit bus
-//setmem /32	0x020e0748 =	0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B7DS , not used for 32-bit bus
-			
-DATA 4, 0x020e0470, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
-DATA 4, 0x020e0474, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
-DATA 4, 0x020e0478, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
-DATA 4, 0x020e047c, 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
-//setmem /32	0x020e0480 =	0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4, not used for 32-bit bus
-//setmem /32	0x020e0484 =	0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5, not used for 32-bit bus
-//setmem /32	0x020e0488 =	0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6, not used for 32-bit bus
-//setmem /32	0x020e048c =	0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7, not used for 32-bit bus
-			
-//=============================================================================			
-// DDR Controller Registers			
-//=============================================================================			
-// Manufacturer:	Samsung		
-// Device Part Number:	MT41K128M16JT-125:K		
-// Clock Freq.: 	400MHz		
-// Density per CS in Gb: 	8		
-// Chip Selects used:	1		
-// Number of Banks:	8		
-// Row address:    	14		
-// Column address: 	10		
-// Data bus width	32		
-//=============================================================================			
-DATA 4, 0x021b001c, 0x00008000 	// 	MMDC0_MDSCR, set the Configuration request bit during MMDC set up
-//=============================================================================			
-// Calibration setup.			
-//=============================================================================				
-DATA 4, 0x021b0800, 0xA1390003	
-
-			
-// For target board, may need to run write leveling calibration to fine tune these settings.			
-DATA 4, 0x021b080c, 0x00000000			
-DATA 4, 0x021b0810, 0x00000000	
-
-			
-//Read DQS Gating calibration			
-DATA 4, 0x021b083c, 0x0258025C	// MPDGCTRL0 PHY0
-DATA 4, 0x021b0840, 0x0244024C	// MPDGCTRL1 PHY0
-			
-//Read calibration			
-DATA 4, 0x021b0848, 0x464C504A	// MPRDDLCTL PHY0
-			
-//Write calibration			
-DATA 4, 0x021b0850, 0x36323032	// MPWRDLCTL PHY0
-			
-//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):			
-DATA 4, 0x021b081c, 0x33333333	// DDR_PHY_P0_MPREDQBY0DL3
-DATA 4, 0x021b0820, 0x33333333	// DDR_PHY_P0_MPREDQBY1DL3
-DATA 4, 0x021b0824, 0x33333333	// DDR_PHY_P0_MPREDQBY2DL3
-DATA 4, 0x021b0828, 0x33333333	// DDR_PHY_P0_MPREDQBY3DL3
-//setmem /32	0x021b481c =	0x33333333	// DDR_PHY_P1_MPREDQBY0DL3, not used for 32-bit bus
-//setmem /32	0x021b4820 =	0x33333333	// DDR_PHY_P1_MPREDQBY1DL3, not used for 32-bit bus
-//setmem /32	0x021b4824 =	0x33333333	// DDR_PHY_P1_MPREDQBY2DL3, not used for 32-bit bus
-//setmem /32	0x021b4828 =	0x33333333	// DDR_PHY_P1_MPREDQBY3DL3, not used for 32-bit bus
-			
-//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
-
-// Complete calibration by forced measurement:			
-DATA 4, 0x021b08b8, 0x00000800 	// DDR_PHY_P0_MPMUR0, frc_msr
-//setmem /32	0x021b48b8 =	0x00000800 	// DDR_PHY_P0_MPMUR0, frc_msr
-			
-//MMDC init:			
-DATA 4, 0x021b0004, 0x0002002D	// MMDC0_MDPDC 
-DATA 4, 0x021b0008, 0x00333040	// MMDC0_MDOTC
-DATA 4, 0x021b000c, 0x3F4352F3	// MMDC0_MDCFG0
-DATA 4, 0x021b0010, 0xB66D8B63	// MMDC0_MDCFG1
-DATA 4, 0x021b0014, 0x01FF00DB	// MMDC0_MDCFG2
-
-//NOTE about MDMISC RALAT:			
-//MDMISC: RALAT kept to the high level of 5. 			
-//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
-//a. better operation at low frequency, for LPDDR2 freq < 100MHz, change RALAT to 3			
-//b. Small performence improvment 						
-DATA 4, 0x021b0018, 0x00011740	// MMDC0_MDMISC
-DATA 4, 0x021b001c, 0x00008000	// MMDC0_MDSCR, set the Configuration request bit during MMDC set up
-DATA 4, 0x021b002c, 0x000026D2	// MMDC0_MDRWD
-DATA 4, 0x021b0030, 0x00431023	// MMDC0_MDOR
-DATA 4, 0x021b0040, 0x00000027	// Chan0 CS0_END 
-			
-DATA 4, 0x021b0000, 0x83190000	// MMDC0_MDCTL
-			
-// Mode register writes			
-DATA 4, 0x021b001c, 0x02008032	// MMDC0_MDSCR, MR2 write, CS0
-DATA 4, 0x021b001c, 0x00008033	// MMDC0_MDSCR, MR3 write, CS0
-DATA 4, 0x021b001c, 0x00048031	// MMDC0_MDSCR, MR1 write, CS0
-DATA 4, 0x021b001c, 0x15208030	// MMDC0_MDSCR, MR0 write, CS0
-DATA 4, 0x021b001c, 0x04008040	// MMDC0_MDSCR, ZQ calibration command sent to device on CS0
-			
-			
-DATA 4,	0x021b0020, 0x00007800	// MMDC0_MDREF
-			
-DATA 4,	0x021b0818, 0x00022227	// DDR_PHY_P0_MPODTCTRL
-			
-DATA 4,	0x021b0004, 0x0002556D	// MMDC0_MDPDC now SDCTL power down enabled
-			
-DATA 4,	0x021b0404, 0x00011006	// MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
-			
-DATA 4, 0x021b001c, 0x00000000	// MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
-
-/* set the default clock gate to save power */
-DATA 4, 0x020c4068, 0x00C03F3F
-DATA 4, 0x020c406c, 0x0030FC03
-DATA 4, 0x020c4070, 0x0FFFC000
-DATA 4, 0x020c4074, 0x3FF00000
-DATA 4, 0x020c4078, 0x00FFF300
-DATA 4, 0x020c407c, 0x0F0000C3
-DATA 4, 0x020c4080, 0x000003FF
-
-/* enable AXI cache for VDOA/VPU/IPU */
-DATA 4, 0x020e0010, 0xF00000CF
-/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
-DATA 4, 0x020e0018, 0x007F007F
-DATA 4, 0x020e001c, 0x007F007F
-#endif
diff --git a/board/freescale/mx6advantech/mx6solorom5420b1_2x_IM4G16D3FABG-125_1410025137-01.cfg b/board/freescale/mx6advantech/mx6solorom5420b1_2x_IM4G16D3FABG-125_1410025137-01.cfg
deleted file mode 100644
index 3867cf7..0000000
--- a/board/freescale/mx6advantech/mx6solorom5420b1_2x_IM4G16D3FABG-125_1410025137-01.cfg
+++ /dev/null
@@ -1,220 +0,0 @@
-/*
- * Copyright (C) 2014 Freescale Semiconductor, Inc.
- * Jason Liu <r64343@freescale.com>
- *
- * SPDX-License-Identifier:	GPL-2.0+
- *
- * Refer docs/README.imxmage for more details about how-to configure
- * and create imximage boot image
- *
- * The syntax is taken as close as possible with the kwbimage
- */
-
-#define __ASSEMBLY__
-#include <config.h>
-
-/* image version */
-IMAGE_VERSION 2
-
-/*
- * Boot Device : one of spi, sd, sata
- * the board has no nand and eimnor
- * spinor: flash_offset: 0x0400
- * sata:   flash_offset: 0x0400
- * sd/mmc: flash_offset: 0x0400
- */
-
-/* the same flash_offset as sd */
-BOOT_FROM      sd
-
-#ifdef CONFIG_USE_PLUGIN
-/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
-PLUGIN board/freescale/mx6sabresd/plugin.bin 0x00907000
-#else
-
-#ifdef CONFIG_SECURE_BOOT
-CSF CONFIG_CSF_SIZE
-#endif
-
-/*
- * Device Configuration Data (DCD)
- *
- * Each entry must have the format:
- * Addr-type           Address        Value
- *
- * where:
- *      Addr-type register length (1,2 or 4 bytes)
- *      Address   absolute address of the register
- *      value     value to be stored in the register
- */
-//DDR IO TYPE:
-DATA 4, 0x020e0774, 0x000C0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
-DATA 4, 0x020e0754, 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE
-
-//CLOCK:
-DATA 4, 0x020e04ac, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
-DATA 4, 0x020e04b0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1
-
-//ADDRESS:
-DATA 4, 0x020e0464, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
-DATA 4, 0x020e0490, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
-DATA 4, 0x020e074c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_ADDDS
-
-//CONTROL:
-DATA 4, 0x020e0494, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
-
-DATA 4, 0x020e04a0, 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
-
-DATA 4, 0x020e04b4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
-DATA 4, 0x020e04b8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
-DATA 4, 0x020e076c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_CTLDS
-
-//DATA STROBE:
-DATA 4, 0x020e0750, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
-
-DATA 4, 0x020e04bc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0
-DATA 4, 0x020e04c0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1
-DATA 4, 0x020e04c4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2
-DATA 4, 0x020e04c8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3
-//DATA 4, 0x020e04cc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4
-//DATA 4, 0x020e04d0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5
-//DATA 4, 0x020e04d4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6
-//DATA 4, 0x020e04d8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7
-
-//DATA:
-DATA 4, 0x020e0760, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE
-
-DATA 4, 0x020e0764, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B0DS
-DATA 4, 0x020e0770, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B1DS
-DATA 4, 0x020e0778, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B2DS
-DATA 4, 0x020e077c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B3DS
-//DATA 4, 0x020e0780, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B4DS
-//DATA 4, 0x020e0784, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B5DS
-//DATA 4, 0x020e078c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B6DS
-//DATA 4, 0x020e0748, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B7DS
-
-DATA 4, 0x020e0470, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
-DATA 4, 0x020e0474, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
-DATA 4, 0x020e0478, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
-DATA 4, 0x020e047c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
-//DATA 4, 0x020e0480, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
-//DATA 4, 0x020e0484, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
-//DATA 4, 0x020e0488, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
-//DATA 4, 0x020e048c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
-
-//=============================================================================			
-// DDR Controller Registers			
-//=============================================================================			
-// Manufacturer:	Micron		
-// Device Part Number:	MT41J128M16HA-15E		
-// Clock Freq.: 	400MHz		
-// Density per CS in Gb: 	8		
-// Chip Selects used:	1		
-// Number of Banks:	8		
-// Row address:    	14		
-// Column address: 	10		
-// Data bus width	64		
-//=============================================================================
-DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
-
-// write leveling, based on Freescale board layout and T topology			
-// For target board, may need to run write leveling calibration 			
-// to fine tune these settings			
-// If target board does not use T topology, then these registers			
-// should either be cleared or write leveling calibration can be run
-DATA 4, 0x021b080c, 0x001F001F
-DATA 4, 0x021b0810, 0x001F001F
-
-//######################################################			
-//calibration values based on calibration compare of 0x00ffff00:			
-//Note, these calibration values are based on Freescale's board			
-//May need to run calibration on target board to fine tune these 			
-//######################################################
-
-//Read DQS Gating calibration
-DATA 4, 0x021b083c, 0x42580260 // MPDGCTRL0 PHY0
-DATA 4, 0x021b0840, 0x023C0244 // MPDGCTRL1 PHY0
-
-//Read calibration
-DATA 4, 0x021b0848, 0x46484A48 // MPRDDLCTL PHY0
-
-//Write calibration	
-DATA 4, 0x021b0850, 0x383A3434 // MPWRDLCTL PHY0
-
-//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):
-DATA 4, 0x021b081c, 0x33333333 // DDR_PHY_P0_MPREDQBY0DL3
-DATA 4, 0x021b0820, 0x33333333 // DDR_PHY_P0_MPREDQBY1DL3
-DATA 4, 0x021b0824, 0x33333333 // DDR_PHY_P0_MPREDQBY2DL3
-DATA 4, 0x021b0828, 0x33333333 // DDR_PHY_P0_MPREDQBY3DL3
-//DATA 4, 0x021b481c, 0x33333333 // DDR_PHY_P1_MPREDQBY0DL3
-//DATA 4, 0x021b4820, 0x33333333 // DDR_PHY_P1_MPREDQBY1DL3
-//DATA 4, 0x021b4824, 0x33333333 // DDR_PHY_P1_MPREDQBY2DL3
-//DATA 4, 0x021b4828, 0x33333333 // DDR_PHY_P1_MPREDQBY3DL3
-
-//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
-//setmem /32	0x021b08c0 =	0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
-//setmem /32	0x021b48c0 =	0x24911492
-
-// Complete calibration by forced measurement:
-DATA 4, 0x021b08b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
-
-//MMDC init:
-DATA 4, 0x021b0004, 0x0002002D // MMDC0_MDPDC
-DATA 4, 0x021b0008, 0x00333030 // MMDC0_MDOTC
-DATA 4, 0x021b000c, 0x676B5333 // MMDC0_MDCFG0
-DATA 4, 0x021b0010, 0xB68E8B63 // MMDC0_MDCFG1
-DATA 4, 0x021b0014, 0x01FF00DB // MMDC0_MDCFG2
-DATA 4, 0x021b0018, 0x00001740 // MMDC0_MDMISC
-//NOTE about MDMISC RALAT:			
-//MDMISC: RALAT kept to the high level of 5 to ensure stable operation at 528MHz. 			
-//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
-//a. better operation at low frequency			
-//b. Small performence improvment		
-
-DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR, set the Configuration request bit during MMDC set up
-DATA 4, 0x021b002c, 0x000026d2 // MMDC0_MDRWD; recommend to maintain the default values
-DATA 4, 0x021b0030, 0x006B1023 // MMDC0_MDOR
-DATA 4, 0x021b0040, 0x00000027 // CS0_END
-
-DATA 4, 0x021b0000, 0x84190000 // MMDC0_MDCTL
-
-// Mode register writes
-DATA 4, 0x021b001c, 0x04008032 // MMDC0_MDSCR, MR2 write, CS0
-DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR, MR3 write, CS0
-DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR, MR1 write, CS0
-DATA 4, 0x021b001c, 0x05208030 // MMDC0_MDSCR, MR0 write, CS0
-DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR, ZQ calibration command sent to device on CS0
-
-//setmem /32	0x021b001c =	0x0400803A	// MMDC0_MDSCR, MR2 write, CS1
-//setmem /32	0x021b001c =	0x0000803B	// MMDC0_MDSCR, MR3 write, CS1
-//setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
-//setmem /32	0x021b001c =	0x05208038	// MMDC0_MDSCR, MR0 write, CS1
-//setmem /32	0x021b001c =	0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
-
-DATA 4, 0x021b0020, 0x00005800 // MMDC0_MDREF
-
-// It is recommended for new board designs and for customer boards			
-// to program these registers to a value of "0x00011117" 			
-// The DRAM ODT remains enabled and it is required to leave the DRAM ODT enabled
-DATA 4, 0x021b0818, 0x00011117 // DDR_PHY_P0_MPODTCTRL
-
-DATA 4, 0x021b0004, 0x0002556D // MMDC0_MDPDC with PWDT bits set
-DATA 4, 0x021b0404, 0x00011006 // MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
-
-DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
-
-/* set the default clock gate to save power */
-DATA 4, 0x020c4068, 0x00C03F3F
-DATA 4, 0x020c406c, 0x0030FC03
-DATA 4, 0x020c4070, 0x0FFFC000
-DATA 4, 0x020c4074, 0x3FF00000
-DATA 4, 0x020c4078, 0x00FFF300
-DATA 4, 0x020c407c, 0x0F0000C3
-DATA 4, 0x020c4080, 0x000003FF
-
-/* enable AXI cache for VDOA/VPU/IPU */
-DATA 4, 0x020e0010, 0xF00000CF
-/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
-DATA 4, 0x020e0018, 0x007F007F
-DATA 4, 0x020e001c, 0x007F007F
-#endif
diff --git a/board/freescale/mx6advantech/mx6solorom5420b1_4x_MT41K128M16JT-125_1410022609-01_20151130.inc b/board/freescale/mx6advantech/mx6solorom5420b1_4x_MT41K128M16JT-125_1410022609-01_20151130.inc
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6solorom7421a1_2x_MT41K128M16JT-125_1410022609-01.cfg b/board/freescale/mx6advantech/mx6solorom7421a1_2x_MT41K128M16JT-125_1410022609-01.cfg
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6solorom7421a1_2x_MT41K128M16JT-125_1410022609-01_20171114.inc b/board/freescale/mx6advantech/mx6solorom7421a1_2x_MT41K128M16JT-125_1410022609-01_20171114.inc
old mode 100755
new mode 100644
diff --git a/board/freescale/mx6advantech/mx6tpc71wn10pa_4x_K4B2G1646Q-BCK0_1410024420-01.cfg b/board/freescale/mx6advantech/mx6tpc71wn10pa_4x_K4B2G1646Q-BCK0_1410024420-01.cfg
new file mode 100755
index 0000000..6b09211
--- /dev/null
+++ b/board/freescale/mx6advantech/mx6tpc71wn10pa_4x_K4B2G1646Q-BCK0_1410024420-01.cfg
@@ -0,0 +1,222 @@
+/*
+ * Copyright (C) 2014-2015 Freescale Semiconductor, Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi, sd (the board has no nand neither onenand)
+ */
+
+BOOT_FROM	sd
+#ifdef CONFIG_USE_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN board/freescale/mx6sabresd/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+//DDR IO TYPE:
+DATA 4, 0x020e0774, 0x000C0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
+DATA 4, 0x020e0754, 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE
+
+//CLOCK:
+DATA 4, 0x020e04ac, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
+DATA 4, 0x020e04b0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1
+
+//ADDRESS:
+DATA 4, 0x020e0464, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
+DATA 4, 0x020e0490, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
+DATA 4, 0x020e074c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_ADDDS
+
+//CONTROL:
+DATA 4, 0x020e0494, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
+
+DATA 4, 0x020e04a0, 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
+
+DATA 4, 0x020e04b4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
+DATA 4, 0x020e04b8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
+DATA 4, 0x020e076c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_CTLDS
+
+//DATA STROBE:
+DATA 4, 0x020e0750, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
+
+DATA 4, 0x020e04bc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0
+DATA 4, 0x020e04c0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1
+DATA 4, 0x020e04c4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2
+DATA 4, 0x020e04c8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3
+DATA 4, 0x020e04cc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4
+DATA 4, 0x020e04d0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5
+DATA 4, 0x020e04d4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6
+DATA 4, 0x020e04d8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7
+
+//DATA:
+DATA 4, 0x020e0760, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE
+
+DATA 4, 0x020e0764, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B0DS
+DATA 4, 0x020e0770, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B1DS
+DATA 4, 0x020e0778, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B2DS
+DATA 4, 0x020e077c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B3DS
+DATA 4, 0x020e0780, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B4DS
+DATA 4, 0x020e0784, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B5DS
+DATA 4, 0x020e078c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B6DS
+DATA 4, 0x020e0748, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B7DS
+
+DATA 4, 0x020e0470, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
+DATA 4, 0x020e0474, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
+DATA 4, 0x020e0478, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
+DATA 4, 0x020e047c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
+DATA 4, 0x020e0480, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
+DATA 4, 0x020e0484, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
+DATA 4, 0x020e0488, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
+DATA 4, 0x020e048c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
+
+//=============================================================================			
+// DDR Controller Registers			
+//=============================================================================			
+// Manufacturer:	Micron		
+// Device Part Number:	MT41J128M16HA-15E		
+// Clock Freq.: 	400MHz		
+// Density per CS in Gb: 	8		
+// Chip Selects used:	1		
+// Number of Banks:	8		
+// Row address:    	14		
+// Column address: 	10		
+// Data bus width	64		
+//=============================================================================
+DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
+
+// write leveling, based on Freescale board layout and T topology			
+// For target board, may need to run write leveling calibration 			
+// to fine tune these settings			
+// If target board does not use T topology, then these registers			
+// should either be cleared or write leveling calibration can be run
+DATA 4, 0x021b080c, 0x001F001F
+DATA 4, 0x021b0810, 0x001F001F
+DATA 4, 0x021b480c, 0x001F001F
+DATA 4, 0x021b4810, 0x001F001F
+
+//######################################################			
+//calibration values based on calibration compare of 0x00ffff00:			
+//Note, these calibration values are based on Freescale's board			
+//May need to run calibration on target board to fine tune these 			
+//######################################################
+
+//Read DQS Gating calibration
+DATA 4, 0x021b083c, 0x425C025C // MPDGCTRL0 PHY0
+DATA 4, 0x021b0840, 0x0240024C // MPDGCTRL1 PHY0
+DATA 4, 0x021b483c, 0x42380238 // MPDGCTRL0 PHY1
+DATA 4, 0x021b4840, 0x02240230 // MPDGCTRL1 PHY1
+
+//Read calibration
+DATA 4, 0x021b0848, 0x42484644 // MPRDDLCTL PHY0
+DATA 4, 0x021b4848, 0x48464640 // MPRDDLCTL PHY1
+
+//Write calibration	
+DATA 4, 0x021b0850, 0x32363032 // MPWRDLCTL PHY0
+DATA 4, 0x021b4850, 0x36383832 // MPWRDLCTL PHY1
+
+//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):
+DATA 4, 0x021b081c, 0x33333333 // DDR_PHY_P0_MPREDQBY0DL3
+DATA 4, 0x021b0820, 0x33333333 // DDR_PHY_P0_MPREDQBY1DL3
+DATA 4, 0x021b0824, 0x33333333 // DDR_PHY_P0_MPREDQBY2DL3
+DATA 4, 0x021b0828, 0x33333333 // DDR_PHY_P0_MPREDQBY3DL3
+DATA 4, 0x021b481c, 0x33333333 // DDR_PHY_P1_MPREDQBY0DL3
+DATA 4, 0x021b4820, 0x33333333 // DDR_PHY_P1_MPREDQBY1DL3
+DATA 4, 0x021b4824, 0x33333333 // DDR_PHY_P1_MPREDQBY2DL3
+DATA 4, 0x021b4828, 0x33333333 // DDR_PHY_P1_MPREDQBY3DL3
+
+//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
+//setmem /32	0x021b08c0 =	0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
+//setmem /32	0x021b48c0 =	0x24911492
+
+// Complete calibration by forced measurement:
+DATA 4, 0x021b08b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
+DATA 4, 0x021b48b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
+
+//MMDC init:
+DATA 4, 0x021b0004, 0x0002002D // MMDC0_MDPDC
+DATA 4, 0x021b0008, 0x00333030 // MMDC0_MDOTC
+DATA 4, 0x021b000c, 0x3F435313 // MMDC0_MDCFG0
+DATA 4, 0x021b0010, 0xB66E8B63 // MMDC0_MDCFG1
+DATA 4, 0x021b0014, 0x01FF00DB // MMDC0_MDCFG2
+DATA 4, 0x021b0018, 0x00001740 // MMDC0_MDMISC
+//NOTE about MDMISC RALAT:			
+//MDMISC: RALAT kept to the high level of 5 to ensure stable operation at 528MHz. 			
+//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
+//a. better operation at low frequency			
+//b. Small performence improvment		
+
+DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR, set the Configuration request bit during MMDC set up
+DATA 4, 0x021b002c, 0x000026d2 // MMDC0_MDRWD; recommend to maintain the default values
+DATA 4, 0x021b0030, 0x00431023 // MMDC0_MDOR
+DATA 4, 0x021b0040, 0x00000027 // CS0_END
+
+DATA 4, 0x021b0000, 0x831A0000 // MMDC0_MDCTL
+
+// Mode register writes
+DATA 4, 0x021b001c, 0x04008032 // MMDC0_MDSCR, MR2 write, CS0
+DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR, MR3 write, CS0
+DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR, MR1 write, CS0
+DATA 4, 0x021b001c, 0x05208030 // MMDC0_MDSCR, MR0 write, CS0
+DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR, ZQ calibration command sent to device on CS0
+
+//setmem /32	0x021b001c =	0x0400803A	// MMDC0_MDSCR, MR2 write, CS1
+//setmem /32	0x021b001c =	0x0000803B	// MMDC0_MDSCR, MR3 write, CS1
+//setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
+//setmem /32	0x021b001c =	0x05208038	// MMDC0_MDSCR, MR0 write, CS1
+//setmem /32	0x021b001c =	0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
+
+DATA 4, 0x021b0020, 0x00005800 // MMDC0_MDREF
+
+// It is recommended for new board designs and for customer boards			
+// to program these registers to a value of "0x00011117" 			
+// The DRAM ODT remains enabled and it is required to leave the DRAM ODT enabled
+DATA 4, 0x021b0818, 0x00033337 // DDR_PHY_P0_MPODTCTRL
+DATA 4, 0x021b4818, 0x00033337 // DDR_PHY_P1_MPODTCTRL
+
+DATA 4, 0x021b0004, 0x0002556D // MMDC0_MDPDC with PWDT bits set
+DATA 4, 0x021b0404, 0x00011006 // MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
+
+DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00C03F3F
+DATA 4, 0x020c406c, 0x0030FC03
+DATA 4, 0x020c4070, 0x0FFFC000
+DATA 4, 0x020c4074, 0x3FF00000
+DATA 4, 0x020c4078, 0x00FFF300
+DATA 4, 0x020c407c, 0x0F0000F3
+DATA 4, 0x020c4080, 0x000003FF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4, 0x020e0018, 0x007F007F
+DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/freescale/mx6advantech/mx6tpc71wn10pa_4x_MT41K128M16JT-125_1410022609-01.cfg b/board/freescale/mx6advantech/mx6tpc71wn10pa_4x_MT41K128M16JT-125_1410022609-01.cfg
new file mode 100755
index 0000000..678fede
--- /dev/null
+++ b/board/freescale/mx6advantech/mx6tpc71wn10pa_4x_MT41K128M16JT-125_1410022609-01.cfg
@@ -0,0 +1,222 @@
+/*
+ * Copyright (C) 2014-2015 Freescale Semiconductor, Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi, sd (the board has no nand neither onenand)
+ */
+
+BOOT_FROM	sd
+#ifdef CONFIG_USE_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN board/freescale/mx6sabresd/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+//DDR IO TYPE:
+DATA 4, 0x020e0774, 0x000C0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
+DATA 4, 0x020e0754, 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE
+
+//CLOCK:
+DATA 4, 0x020e04ac, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
+DATA 4, 0x020e04b0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1
+
+//ADDRESS:
+DATA 4, 0x020e0464, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
+DATA 4, 0x020e0490, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
+DATA 4, 0x020e074c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_ADDDS
+
+//CONTROL:
+DATA 4, 0x020e0494, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
+
+DATA 4, 0x020e04a0, 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
+
+DATA 4, 0x020e04b4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
+DATA 4, 0x020e04b8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
+DATA 4, 0x020e076c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_CTLDS
+
+//DATA STROBE:
+DATA 4, 0x020e0750, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
+
+DATA 4, 0x020e04bc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0
+DATA 4, 0x020e04c0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1
+DATA 4, 0x020e04c4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2
+DATA 4, 0x020e04c8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3
+DATA 4, 0x020e04cc, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4
+DATA 4, 0x020e04d0, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5
+DATA 4, 0x020e04d4, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6
+DATA 4, 0x020e04d8, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7
+
+//DATA:
+DATA 4, 0x020e0760, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE
+
+DATA 4, 0x020e0764, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B0DS
+DATA 4, 0x020e0770, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B1DS
+DATA 4, 0x020e0778, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B2DS
+DATA 4, 0x020e077c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B3DS
+DATA 4, 0x020e0780, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B4DS
+DATA 4, 0x020e0784, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B5DS
+DATA 4, 0x020e078c, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B6DS
+DATA 4, 0x020e0748, 0x00000030 // IOMUXC_SW_PAD_CTL_GRP_B7DS
+
+DATA 4, 0x020e0470, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
+DATA 4, 0x020e0474, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
+DATA 4, 0x020e0478, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
+DATA 4, 0x020e047c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
+DATA 4, 0x020e0480, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
+DATA 4, 0x020e0484, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
+DATA 4, 0x020e0488, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
+DATA 4, 0x020e048c, 0x00000030 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
+
+//=============================================================================			
+// DDR Controller Registers			
+//=============================================================================			
+// Manufacturer:	Micron		
+// Device Part Number:	MT41J128M16HA-15E		
+// Clock Freq.: 	400MHz		
+// Density per CS in Gb: 	8		
+// Chip Selects used:	1		
+// Number of Banks:	8		
+// Row address:    	14		
+// Column address: 	10		
+// Data bus width	64		
+//=============================================================================
+DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
+
+// write leveling, based on Freescale board layout and T topology			
+// For target board, may need to run write leveling calibration 			
+// to fine tune these settings			
+// If target board does not use T topology, then these registers			
+// should either be cleared or write leveling calibration can be run
+DATA 4, 0x021b080c, 0x001F001F
+DATA 4, 0x021b0810, 0x001F001F
+DATA 4, 0x021b480c, 0x001F001F
+DATA 4, 0x021b4810, 0x001F001F
+
+//######################################################			
+//calibration values based on calibration compare of 0x00ffff00:			
+//Note, these calibration values are based on Freescale's board			
+//May need to run calibration on target board to fine tune these 			
+//######################################################
+
+//Read DQS Gating calibration
+DATA 4, 0x021b083c, 0x425C0258 // MPDGCTRL0 PHY0
+DATA 4, 0x021b0840, 0x02400248 // MPDGCTRL1 PHY0
+DATA 4, 0x021b483c, 0x42400240 // MPDGCTRL0 PHY1
+DATA 4, 0x021b4840, 0x022C0240 // MPDGCTRL1 PHY1
+
+//Read calibration
+DATA 4, 0x021b0848, 0x46484846 // MPRDDLCTL PHY0
+DATA 4, 0x021b4848, 0x44444640 // MPRDDLCTL PHY1
+
+//Write calibration	
+DATA 4, 0x021b0850, 0x34363038 // MPWRDLCTL PHY0
+DATA 4, 0x021b4850, 0x3836322E // MPWRDLCTL PHY1
+
+//read data bit delay: (3 is the reccommended default value, although out of reset value is 0):
+DATA 4, 0x021b081c, 0x33333333 // DDR_PHY_P0_MPREDQBY0DL3
+DATA 4, 0x021b0820, 0x33333333 // DDR_PHY_P0_MPREDQBY1DL3
+DATA 4, 0x021b0824, 0x33333333 // DDR_PHY_P0_MPREDQBY2DL3
+DATA 4, 0x021b0828, 0x33333333 // DDR_PHY_P0_MPREDQBY3DL3
+DATA 4, 0x021b481c, 0x33333333 // DDR_PHY_P1_MPREDQBY0DL3
+DATA 4, 0x021b4820, 0x33333333 // DDR_PHY_P1_MPREDQBY1DL3
+DATA 4, 0x021b4824, 0x33333333 // DDR_PHY_P1_MPREDQBY2DL3
+DATA 4, 0x021b4828, 0x33333333 // DDR_PHY_P1_MPREDQBY3DL3
+
+//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
+//setmem /32	0x021b08c0 =	0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
+//setmem /32	0x021b48c0 =	0x24911492
+
+// Complete calibration by forced measurement:
+DATA 4, 0x021b08b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
+DATA 4, 0x021b48b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr
+
+//MMDC init:
+DATA 4, 0x021b0004, 0x0002002D // MMDC0_MDPDC
+DATA 4, 0x021b0008, 0x00333030 // MMDC0_MDOTC
+DATA 4, 0x021b000c, 0x3F435313 // MMDC0_MDCFG0
+DATA 4, 0x021b0010, 0xB66E8B63 // MMDC0_MDCFG1
+DATA 4, 0x021b0014, 0x01FF00DB // MMDC0_MDCFG2
+DATA 4, 0x021b0018, 0x00001740 // MMDC0_MDMISC
+//NOTE about MDMISC RALAT:			
+//MDMISC: RALAT kept to the high level of 5 to ensure stable operation at 528MHz. 			
+//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
+//a. better operation at low frequency			
+//b. Small performence improvment		
+
+DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR, set the Configuration request bit during MMDC set up
+DATA 4, 0x021b002c, 0x000026d2 // MMDC0_MDRWD; recommend to maintain the default values
+DATA 4, 0x021b0030, 0x00431023 // MMDC0_MDOR
+DATA 4, 0x021b0040, 0x00000027 // CS0_END
+
+DATA 4, 0x021b0000, 0x831A0000 // MMDC0_MDCTL
+
+// Mode register writes
+DATA 4, 0x021b001c, 0x04008032 // MMDC0_MDSCR, MR2 write, CS0
+DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR, MR3 write, CS0
+DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR, MR1 write, CS0
+DATA 4, 0x021b001c, 0x05208030 // MMDC0_MDSCR, MR0 write, CS0
+DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR, ZQ calibration command sent to device on CS0
+
+//setmem /32	0x021b001c =	0x0400803A	// MMDC0_MDSCR, MR2 write, CS1
+//setmem /32	0x021b001c =	0x0000803B	// MMDC0_MDSCR, MR3 write, CS1
+//setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
+//setmem /32	0x021b001c =	0x05208038	// MMDC0_MDSCR, MR0 write, CS1
+//setmem /32	0x021b001c =	0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
+
+DATA 4, 0x021b0020, 0x00005800 // MMDC0_MDREF
+
+// It is recommended for new board designs and for customer boards			
+// to program these registers to a value of "0x00011117" 			
+// The DRAM ODT remains enabled and it is required to leave the DRAM ODT enabled
+DATA 4, 0x021b0818, 0x00011117 // DDR_PHY_P0_MPODTCTRL
+DATA 4, 0x021b4818, 0x00011117 // DDR_PHY_P1_MPODTCTRL
+
+DATA 4, 0x021b0004, 0x0002556D // MMDC0_MDPDC with PWDT bits set
+DATA 4, 0x021b0404, 0x00011006 // MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
+
+DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00C03F3F
+DATA 4, 0x020c406c, 0x0030FC03
+DATA 4, 0x020c4070, 0x0FFFC000
+DATA 4, 0x020c4074, 0x3FF00000
+DATA 4, 0x020c4078, 0x00FFF300
+DATA 4, 0x020c407c, 0x0F0000F3
+DATA 4, 0x020c4080, 0x000003FF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4, 0x020e0018, 0x007F007F
+DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/freescale/mx6advantech/mx6tpc71wn21pa_4x_IM4G16D3FABG-125_1410025137-01.cfg b/board/freescale/mx6advantech/mx6tpc71wn21pa_4x_IM4G16D3FABG-125_1410025137-01.cfg
new file mode 100755
index 0000000..8a83b72
--- /dev/null
+++ b/board/freescale/mx6advantech/mx6tpc71wn21pa_4x_IM4G16D3FABG-125_1410025137-01.cfg
@@ -0,0 +1,253 @@
+/*
+ * Copyright (C) 2011-2013 Freescale Semiconductor, Inc.
+ * Jason Liu <r64343@freescale.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not write to the Free Software
+ * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
+ * MA 02110-1301 USA
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of spi, sd, sata
+ * the board has no nand and eimnor
+ * spinor: flash_offset: 0x0400
+ * sata:   flash_offset: 0x0400
+ * sd/mmc: flash_offset: 0x0400
+ */
+
+/* the same flash_offset as sd */
+BOOT_FROM      sd
+
+#ifdef CONFIG_USE_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6qsabresd/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+SECURE_BOOT
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *      Addr-type register length (1,2 or 4 bytes)
+ *      Address   absolute address of the register
+ *      value     value to be stored in the register
+ */
+//DDR IO TYPE:
+DATA 4, 0x020e0798, 0x000c0000 // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE - DDR_SEL=11 
+DATA 4, 0x020e0758, 0x00000000 // IOMUXC_SW_PAD_CTL_GRP_DDRPKE - PKE=0 , Pull disabled for all, except DQS.,
+
+//CLOCK:
+DATA 4, 0x020e0588, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0 - DSE=101, DDR_INPUT=0, HYS=0,
+DATA 4, 0x020e0594, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1 - DSE=101, DDR_INPUT=0, HYS=0,
+
+//ADDRESS:
+DATA 4, 0x020e056c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS - DSE=110, DDR_INPUT=1, HYS=0,
+DATA 4, 0x020e0578, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS - DSE=110, DDR_INPUT=1, HYS=0,
+DATA 4, 0x020e074c, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_ADDDS - DSE=110
+
+//CONTROL:
+DATA 4, 0x020e057c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET - DSE=110, DDR_INPUT=1, HYS=0, DDR_SEL=00
+
+DATA 4, 0x020e058c, 0x00000000 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
+DATA 4, 0x020e059c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
+DATA 4, 0x020e05a0, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
+DATA 4, 0x020e078c, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_CTLDS - DSE=110
+
+//DATA STROBE:
+DATA 4, 0x020e0750, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL - DDR_INPUT=0, CMOS,,
+//in case of DDR timing issue on your board you can try DDR_MODE:  [= 0x00020000]
+
+DATA 4, 0x020e05a8, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 - DSE=110
+DATA 4, 0x020e05b0, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 - DSE=110
+DATA 4, 0x020e0524, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 - DSE=110
+DATA 4, 0x020e051c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3 - DSE=110
+DATA 4, 0x020e0518, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 - DSE=110
+DATA 4, 0x020e050c, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5 - DSE=110
+DATA 4, 0x020e05b8, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 - DSE=110
+DATA 4, 0x020e05c0, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7 - DSE=110
+
+//DATA:
+DATA 4, 0x020e0774, 0x00020000 // IOMUXC_SW_PAD_CTL_GRP_DDRMODE- DDR_INPUT 0,CMOS,,
+//in case of DDR timing issue on your board you can try DDR_MODE:  [= 0x00020000]
+
+DATA 4, 0x020e0784, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B0DS - DSE=110
+DATA 4, 0x020e0788, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B1DS - DSE=110
+DATA 4, 0x020e0794, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B2DS - DSE=110
+DATA 4, 0x020e079c, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B3DS - DSE=110
+DATA 4, 0x020e07a0, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B4DS - DSE=110
+DATA 4, 0x020e07a4, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B5DS - DSE=110
+DATA 4, 0x020e07a8, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B6DS - DSE=110
+DATA 4, 0x020e0748, 0x00000028 // IOMUXC_SW_PAD_CTL_GRP_B7DS - DSE=110
+
+DATA 4, 0x020e05ac, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 - DSE=110, DDR_INPUT=1, HYS=0,
+DATA 4, 0x020e05b4, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 - DSE=110, DDR_INPUT=1, HYS=0,
+DATA 4, 0x020e0528, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2 - DSE=110, DDR_INPUT=1, HYS=0,
+DATA 4, 0x020e0520, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3 - DSE=110, DDR_INPUT=1, HYS=0,
+DATA 4, 0x020e0514, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4 - DSE=110, DDR_INPUT=1, HYS=0,
+DATA 4, 0x020e0510, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5 - DSE=110, DDR_INPUT=1, HYS=0,
+DATA 4, 0x020e05bc, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6 - DSE=110, DDR_INPUT=1, HYS=0,
+DATA 4, 0x020e05c4, 0x00000028 // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7 - DSE=110, DDR_INPUT=1, HYS=0,
+
+//######################################################
+//Calibrations:
+//######################################################
+// ZQ:
+DATA 4, 0x021b0800, 0xa1390003 // DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.,,
+
+// write leveling
+DATA 4, 0x021b080c, 0x001F001F
+DATA 4, 0x021b0810, 0x001F001F
+
+DATA 4, 0x021b480c, 0x001F001F
+DATA 4, 0x021b4810, 0x001F001F
+
+//DQS gating, write delay calibration values based on calibration compare of 0x00ffff00:,,
+// It is highly recommended for the user to run calibration code on her/his specific board 
+//and replace following delay values accordingly: 
+
+//Read DQS Gating calibration
+DATA 4, 0x021b083c, 0x035C0374
+DATA 4, 0x021b0840, 0x0354035C
+DATA 4, 0x021b483c, 0x03580364
+DATA 4, 0x021b4840, 0x03580330
+
+//Read calibration
+DATA 4, 0x021b0848, 0x463A3644
+DATA 4, 0x021b4848, 0x3A3C3442
+
+//Write calibration
+DATA 4, 0x021b0850, 0x40444E44
+DATA 4, 0x021b4850, 0x48384A42
+
+//read data bit delay: (3 is the reccommended default value,:
+DATA 4, 0x021b081c, 0x33333333 // DDR_PHY_P0_MPREDQBY0DL3
+DATA 4, 0x021b0820, 0x33333333 // DDR_PHY_P0_MPREDQBY1DL3
+DATA 4, 0x021b0824, 0x33333333 // DDR_PHY_P0_MPREDQBY2DL3
+DATA 4, 0x021b0828, 0x33333333 // DDR_PHY_P0_MPREDQBY3DL3
+DATA 4, 0x021b481c, 0x33333333 // DDR_PHY_P1_MPREDQBY0DL3
+DATA 4, 0x021b4820, 0x33333333 // DDR_PHY_P1_MPREDQBY1DL3
+DATA 4, 0x021b4824, 0x33333333 // DDR_PHY_P1_MPREDQBY2DL3
+DATA 4, 0x021b4828, 0x33333333 // DDR_PHY_P1_MPREDQBY3DL3
+
+//######################################################
+// Complete calibration by forced measurment:
+//######################################################
+DATA 4, 0x021b08b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr,,
+DATA 4, 0x021b48b8, 0x00000800 // DDR_PHY_P0_MPMUR0, frc_msr,,
+
+//######################################################
+//MMDC init:
+
+//528MHz
+//in DDR3, only MMDC0 is initiated:,,
+DATA 4, 0x021b0004, 0x00020036	// MMDC0_MDPDC see spread sheet for timings. tCKE=3CLK; tCKSRX=5CLK; tCKSRE=5CLK"
+DATA 4, 0x021b0008, 0x09444040	// MMDC0_MDOTC see spread sheet for timings. tAOFPD=2CLK; tAONPD=2CLK; tANPD=5CLK; tAXPD=5CLK; tODTLon=6CLK;"
+
+DATA 4, 0x021b000c, 0x898E7953 // MMDC0_MDCFG0 see spread sheet for timings. tRFC=139CLK; tXS=144CLK; tXP=4CLK; tXPDLL=13CLK; tFAW=27CLK; CL=7
+DATA 4, 0x021b0010, 0xB68E8F64 // MMDC0_MDCFG1 see spread sheet for timings. tCL=7CLK; tRCD=7CLK; tRP=7CLK; tRC=27CLK; tRAS=20CLK; tWR=8CLK; tMRD=12CLK; tCWL=6CLK
+DATA 4, 0x021b0014, 0x01FF00DB // MMDC0_MDCFG2. tDLLK=512CLK; tRTP=6CLK; tWTR=6CLK; tRRD=6CLK
+
+DATA 4, 0x021b0018, 0x00011740 // MMDC0_MDMISC, RALAT=0x5,,
+//MDMISC: RALAT kept to the high level of 5. 
+//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 
+//a. better operation at low frequency
+//b. Small performence improvment
+
+DATA 4, 0x021b001c, 0x00008000 // MMDC0_MDSCR
+
+DATA 4, 0x021b002c, 0x000026D2 // MMDC0_MDRWD
+DATA 4, 0x021b0030, 0x008E1023 // MMDC0_MDOR - tXPR - 139CLK; SDE_to_RST - 14CLK; RST_to_CKE - 33CLK
+DATA 4, 0x021b0040, 0x00000047 // CS0_END - 0x4fffffff 
+
+//IPU error and should remove
+//DATA 4, 0x021b0400, 0x11420000 //MMDC0_MAARCR ADOPT optimized priorities. Dyn jump disabled
+//DATA 4, 0x021b4400, 0x11420000
+
+DATA 4, 0x021b0000, 0x841A0000 // MMDC0_MDCTL - row - 15bits; col= 10bits; burst length 8; 64-bit data bus
+
+//######################################################
+// Initialize 2GB DDR3 - Micron MT41J128M 
+//MR2:
+DATA 4, 0x021b001c, 0x02088032 // MMDC0_MDSCR
+DATA 4, 0x021b001c, 0x0408803A // MMDC0_MDSCR
+//MR3:
+DATA 4, 0x021b001c, 0x00008033 // MMDC0_MDSCR
+DATA 4, 0x021b001c, 0x0000803B // MMDC0_MDSCR
+
+DATA 4, 0x021b001c, 0x00048031 // MMDC0_MDSCR
+DATA 4, 0x021b001c, 0x00048039 // MMDC0_MDSCR
+//MR0:
+DATA 4, 0x021b001c, 0x19208030 // MMDC0_MDSCR
+DATA 4, 0x021b001c, 0x09408038 // MMDC0_MDSCR
+
+//DDR device ZQ calibration:
+DATA 4, 0x021b001c, 0x04008040 // MMDC0_MDSCR
+DATA 4, 0x021b001c, 0x04008048 // MMDC0_MDSCR
+//######################################################
+//final DDR setup
+
+DATA 4, 0x021b0020, 0x00007800 // MMDC0_MDREF, enable auto refresh, set refresh rate.,
+
+//Following ODT setup (0x11117, : i.mx_ODT=DDR_device_ODT=120OHm.,,
+//User might to also interested in trying the value of 0x00000007, DDR_device_ODT=120Ohm.,,
+//0x00000007 saves more power, running with no ODT has it's implications ,,
+// of signal integrity and should be carefully simulated during board design.
+
+DATA 4, 0x021b0818, 0x00022227 // DDR_PHY_P0_MPODTCTRL, ODT enable,,
+DATA 4, 0x021b4818, 0x00022227 // DDR_PHY_P1_MPODTCTRL
+
+DATA 4, 0x021b0004, 0x00025576 // MMDC0_MDPDC see spread sheet for timings, SDCTL power down enabled,,
+
+DATA 4, 0x021b0404, 0x00011006 //MMDC0_MAPSR ADOPT power down enabled
+
+DATA 4, 0x021b001c, 0x00000000 // MMDC0_MDSCR
+
+
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00C03F3F
+DATA 4, 0x020c406c, 0x0030FC03
+DATA 4, 0x020c4070, 0x0FFFC000
+DATA 4, 0x020c4074, 0x3FF00000
+DATA 4, 0x020c4078, 0x00FFF300
+DATA 4, 0x020c407c, 0x0F0000F3
+DATA 4, 0x020c4080, 0x000003FF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4, 0x020e0018, 0x007F007F
+DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/freescale/mx6advantech/plugin.S b/board/freescale/mx6advantech/plugin.S
old mode 100755
new mode 100644
index a45487f..ccc6b4f
--- a/board/freescale/mx6advantech/plugin.S
+++ b/board/freescale/mx6advantech/plugin.S
@@ -663,6 +663,225 @@
 #endif
 .endm
 
+#ifdef CONFIG_PLUGIN_ADD
+#ifdef CONFIG_PLL2_520
+.macro imx6_pll2_520     
+    /*johnli change pll2 to 520Mhz*/
+    ldr r0, =CCM_BASE_ADDR
+    ldr r1, [r0,#0x18]
+	ldr r3, [r0,#0x18]
+
+	 /* set periph_clik2_sel to select OSC_CLK */
+	 and r1, r1, #0xffffcfff
+     orr r1, r1, #0x00001000
+	 str r1, [r0,#0x18]
+
+	 /* set periph_clk_set to switch to OSC_CLK */
+	 ldr r1, [r0,#0x14]
+	 ldr r2, [r0,#0x14]
+	 orr r1, r1, #0x02000000    
+	 str r1, [r0,#0x14]
+
+	 /* Switch to pll2 bypass clock*/
+	 ldr r0, =ANATOP_BASE_ADDR
+	 ldr r1, =0x10000
+	 str r1, [r0,#0x34]
+
+	 /*528=24*(20+20/12)*/
+
+	 /*set pll2 div_select=20*/
+	 ldr r1, =0x1
+     str r1, [r0,#0x38]
+
+	 /*set pll2 num=20*/
+	 ldr r1, [r0,#0x50]
+	 orr r1, r1, #0x14
+	 str r1, [r0,#0x50]
+
+	 /*set pll2 denom=12*/
+	 ldr r1, [r0,#0x60]
+	 bic r1, r1,#0x3FFFFFFF
+	 orr r1, r1, #0xC
+	 str r1, [r0,#0x60]
+					         
+	 /* Delay 300ns at least */
+	 ldr r4, =0x0
+	 pu_delay:
+	 add r4, r4, #0x1
+	 cmp r4, #0x200000
+	 bne pu_delay 
+									     
+	 /* Switch to pll2 main clock*/ 
+	 ldr r1, =0x10000
+	 str r1, [r0,#0x38]	
+
+	 /* recovery the previous PLL source setting */
+	 ldr r0, =CCM_BASE_ADDR
+	 str r2, [r0,#0x14]
+	 str r3, [r0,#0x18]
+	 .endm
+     #endif
+
+     #ifdef CONFIG_PLL2_6M_SSC
+	 .macro imx6_pll2_6m_ssc
+	 /*johnli set pll2 to 6Mhz SSC*/
+	 ldr r0, =CCM_BASE_ADDR
+	 ldr r1, [r0,#0x18]
+	 ldr r3, [r0,#0x18]
+											          
+	/* set periph_clik2_sel to select OSC_CLK */
+	 and r1, r1, #0xffffcfff
+	 orr r1, r1, #0x00001000
+	 str r1, [r0,#0x18]
+
+    /* set periph_clk_set  to switch to OSC_CLK */
+    ldr r1, [r0,#0x14]
+    ldr r2, [r0,#0x14]
+    orr r1, r1, #0x02000000    
+    str r1, [r0,#0x14]
+
+	/* Switch to pll2 bypass clock*/
+    ldr r0, =ANATOP_BASE_ADDR
+    ldr r1, =0x10000
+    str r1, [r0,#0x34]
+
+	#ifdef   CONFIG_PLL2_520_6M_SSC     
+    /*528=24*(20+8000/4800)*/
+
+    /*set pll2 div_select=20*/
+    ldr r1, =0x1
+    str r1, [r0,#0x38]
+
+    /*set pll2 num=8000*/
+    ldr r1, [r0,#0x50]
+    orr r1, r1, #0x1F40
+    str r1, [r0,#0x50]
+    #endif
+
+    /*set pll2 ssc stop=1200/step=6 enable=1*/
+	ldr r1,=0x4B08006
+	str r1, [r0,#0x40]
+						           
+	/*set pll2 denom=4800*/
+    ldr r1, [r0,#0x60]
+	bic r1, r1, #0x3FFFFFFF
+	orr r1, r1, #0x12C0
+	str r1, [r0,#0x60]
+
+	/* Delay 300ns at least */
+	ldr r4, =0x0
+	pu_delay:
+	add r4, r4, #0x1
+	cmp r4, #0x200000
+	bne pu_delay 
+					    
+	/* Switch to pll2 main clock*/ 
+	ldr r1, =0x10000
+	str r1, [r0,#0x38]	
+
+	/* recovery the previous PLL source setting */
+	ldr r0, =CCM_BASE_ADDR
+	str r2, [r0,#0x14]
+	str r3, [r0,#0x18]	
+	.endm
+    #endif
+
+    #ifdef CONFIG_PLL2_24M_SSC
+	.macro imx6_pll2_24m_ssc
+	/*johnli set pll2 to 24Mhz SSC*/
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, [r0,#0x18]
+	ldr r3, [r0,#0x18]
+						        
+	/* set periph_clik2_sel to select OSC_CLK */
+	and r1, r1, #0xffffcfff
+	orr r1, r1, #0x00001000
+	str r1, [r0,#0x18]
+											         
+	/* set periph_clk_set  to switch to OSC_CLK */
+	ldr r1, [r0,#0x14]
+	ldr r2, [r0,#0x14]
+	orr r1, r1, #0x02000000    
+	str r1, [r0,#0x14]
+
+	/* Switch to pll2 bypass clock*/
+    ldr r0, =ANATOP_BASE_ADDR
+ 	ldr r1, =0x10000
+	str r1, [r0,#0x34]
+
+	#ifdef CONFIG_PLL2_520_24M_SSC     
+	/*528=24*(20+2000/1200)*/
+
+	/*set pll2 div_select=20*/
+	ldr r1, =0x1
+	str r1, [r0,#0x38]
+
+	/*set pll2 num=2000*/
+	ldr r1, [r0,#0x50]
+	orr r1, r1, #0x7D0
+	str r1, [r0,#0x50]
+	#endif
+
+	/*set pll2 ssc stop=1200/step=6 enable=1*/
+	ldr r1,=0x4B08006
+	str r1, [r0,#0x40]
+					        
+	/*set pll2 denom=1200*/
+	ldr r1, [r0,#0x60]
+	bic r1, r1, #0x3FFFFFFF
+	orr r1, r1, #0x4B0
+	str r1, [r0,#0x60]
+													        
+	/* Delay 300ns at least */
+	ldr r4, =0x0
+	pu_delay:
+	add r4, r4, #0x1
+	cmp r4, #0x200000
+	bne pu_delay 
+
+	/* Switch to pll2 main clock*/ 
+	ldr r1, =0x10000
+	str r1, [r0,#0x38]	
+
+	/* recovery the previous PLL source setting */
+	ldr r0, =CCM_BASE_ADDR
+	str r2, [r0,#0x14]
+	str r3, [r0,#0x18]	
+	.endm
+    #endif
+
+	#ifdef CONFIG_PLL2_CLKO1
+	.macro imx6_pll2_clko1
+	/*johnli add iomux pll2*/
+	/*iomux gpio0 to ccm_clko1*/
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x0
+	str r1, [r0, #0x220]
+	/*clko1 enable, source pll2/2, drivers clko1 divider=8, (528/2)=264Mhz */
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0x81
+	str r1, [r0, #0x060]
+	/*end*/
+	.endm
+
+	#endif
+
+
+	.macro imx6_plugin_add
+	#if defined(CONFIG_PLL2_520)
+	    imx6_pll2_520
+	#elif defined(CONFIG_PLL2_6M_SSC)
+		imx6_pll2_6m_ssc
+	#elif defined(CONFIG_PLL2_24M_SSC)
+		imx6_pll2_24m_ssc
+	#endif
+
+	#ifdef CONFIG_PLL2_CLKO1
+		imx6_pll2_clko1
+	#endif
+	.endm
+	#endif
+
 .macro imx6_ddr_setting
 #if defined (CONFIG_MX6SOLO)
 	imx6solosabresd_ddr_setting
diff --git a/board/freescale/mx6advantech/plugin.bin b/board/freescale/mx6advantech/plugin.bin
new file mode 100644
index 0000000000000000000000000000000000000000..2322fb749bd3ba1d25343dc3d04d9bc8d0c0ca34
GIT binary patch
literal 1060
zcmb7?&r1|x7{{NP-OR(1qb@n<)=spPVT<Dr$iUb^3C*+yGU!mSkVFRy2@f7DXUc<+
z;6h$wC+gTiNWw$GMjku}Nq7+IkUPF$HzAM0_L*(}ffhb|p7%S?`^>vDlXkMdomf$s
zMnRc&LB(3Xgj%Z~nue#6WJ#-_^rRmqS*PgJ%pmNg){G$R!!A8fPx+xsEzL#c;5=EZ
zQ7d03&quivgqky7*6YT@qe`VUni1{Y(2LCXxbMGOm}xb6YK7dVj`l`%tR)DiTbM&O
zj&1xt$u*dO0*sO`<ESUVQO_z~gGsLG+|#Y?{X|xRb=ZJS*n(}?fv7iM>z%+;FaxvT
z!8|O&Fig=u4Kpwc9?Zi6EW)8yREKAZO4>bjfD_n&{l=*FseSc}yr1kRcJNMh?W^tT
z+E-h6n0&KpUu|HQ^?KF5D&Z7s3o_6SDdt*`fp*Y4f^dy|je42>IM2O+>+vE^;00{p
zc^ti$d)Xi~v3?;4Q+SH}BA&!HK5qq~gY&Ef-^EeiotnpMc55E3`6Oqt=yO<`oXO-&
zebmvJdLw6ekIar{y_2HK@T?y4Em(LGr|=Xu@ib228EoKLoWLHQW^bI@pcWi`(<vBg
zSSk;tm&#W=m&(I-5Q_6kHQ|_y@2=ay+mao8s3+^Kbnd2|&--yVtM*;~qwA@?s(rOu
z^>d|35XRltd#C9YC!vd%(CfUFxX1}zq)m^><u_?bi#Tn1TDJzCX~*@1t_?iV9%y4X
z#zwBWH%Gdz^yfM*^>z2~%Ze_x-6PGn26OjcKK}SaD%$sRB4>?35ovwV?Mb}H6Y28e
zVtdvxhjmM%CXa6GQfFwA%atT{WQ&w44I&3Q`BRavA`O+8$TxyHnUhRCqyFRf7l*j6
AfdBvi

literal 0
HcmV?d00001

diff --git a/board/freescale/mx6sabresd/plugin.S b/board/freescale/mx6sabresd/plugin.S
index a45487f..01787bc 100644
--- a/board/freescale/mx6sabresd/plugin.S
+++ b/board/freescale/mx6sabresd/plugin.S
@@ -663,6 +663,223 @@
 #endif
 .endm
 
+#ifdef CONFIG_PLUGIN_ADD
+#ifdef CONFIG_PLL2_520
+.macro imx6_pll2_520     
+/*johnli change pll2 to 520Mhz*/
+ldr r0, =CCM_BASE_ADDR
+ldr r1, [r0,#0x18]
+ldr r3, [r0,#0x18]
+
+/* set periph_clik2_sel to select OSC_CLK */
+and r1, r1, #0xffffcfff
+orr r1, r1, #0x00001000
+str r1, [r0,#0x18]
+
+/* set periph_clk_set to switch to OSC_CLK */
+ldr r1, [r0,#0x14]
+ldr r2, [r0,#0x14]
+orr r1, r1, #0x02000000    
+str r1, [r0,#0x14]
+
+/* Switch to pll2 bypass clock*/
+ldr r0, =ANATOP_BASE_ADDR
+ldr r1, =0x10000
+str r1, [r0,#0x34]
+
+/*528=24*(20+20/12)*/
+
+/*set pll2 div_select=20*/
+ldr r1, =0x1
+str r1, [r0,#0x38]
+
+/*set pll2 num=20*/
+ldr r1, [r0,#0x50]
+orr r1, r1, #0x14
+str r1, [r0,#0x50]
+
+/*set pll2 denom=12*/
+ldr r1, [r0,#0x60]
+bic r1, r1, #0x3FFFFFFF
+orr r1, r1, #0xC
+str r1, [r0,#0x60]
+																						 					         
+// Delay 300ns at least
+ldr r4, =0x0
+pu_delay:
+add r4, r4, #0x1
+cmp r4, #0x200000
+bne pu_delay 
+																											 									     
+/* Switch to pll2 main clock*/ 
+ldr r1, =0x10000
+str r1, [r0,#0x38]	
+
+/* recovery the previous PLL source setting */
+ldr r0, =CCM_BASE_ADDR
+str r2, [r0,#0x14]
+str r3, [r0,#0x18]
+.endm
+#endif
+
+#ifdef CONFIG_PLL2_6M_SSC
+.macro imx6_pll2_6m_ssc
+/*johnli set pll2 to 6Mhz SSC*/
+ldr r0, =CCM_BASE_ADDR
+ldr r1, [r0,#0x18]
+ldr r3,	[r0,#0x18]																																				 											          
+/* set periph_clik2_sel to select OSC_CLK */
+andn r1, r1, #0xffffcfff
+orr r1, r1, #0x00001000
+str r1, [r0,#0x18]
+
+/* set periph_clk_set to switch to OSC_CLK */
+ldr r1, [r0,#0x14]
+ldr r2, [r0,#0x14]
+orr r1, r1, #0x02000000    
+str r1, [r0,#0x14]
+/* Switch to pll2 bypass clock*/
+ldr r0, =ANATOP_BASE_ADDR
+ldr r1, =0x10000
+str r1, [r0,#0x34]
+
+#ifdef CONFIG_PLL2_520_6M_SSC     
+/*528=24*(20+8000/4800)*/
+
+/*set pll2 div_select=20*/
+ldr r1, =0x1
+ str r1, [r0,#0x38]
+
+/*set pll2 num=8000*/
+ldr r1, [r0,#0x50]
+orr r1, r1, #0x1F40
+str r1, [r0,#0x50]
+#endif
+
+/*set pll2 ssc stop=1200/step=6	 enable=1*/
+ldr r1, =0x4B08006
+str r1, [r0,#0x40]	
+/*set pll2 denom=4800*/
+ldr r1, [r0,#0x60]
+bic r1, r1, #0x3FFFFFFF
+orr r1, r1, #0x12C0
+str r1, [r0,#0x60]
+
+// Delay 300ns at least
+ldr r4, =0x0
+pu_delay:
+add r4, r4, #0x1
+cmp r4, #0x200000
+bne	pu_delay 
+
+/* Switch to  pll2 main clock */
+ldr r1, =0x10000
+str r1, [r0,#0x38]	
+
+/* recovery the previous PLL source setting */
+ldr r0, =CCM_BASE_ADDR
+str r2, [r0,#0x14]
+str r3, [r0,#0x18]	
+.endm
+#endif
+
+#ifdef CONFIG_PLL2_24M_SSC
+.macro imx6_pll2_24m_ssc
+/*johnli set pll2 to 24Mhz SSC*/
+ldr r0, =CCM_BASE_ADDR
+ldr r1, [r0,#0x18]
+ldr r3, [r0,#0x18]
+					        
+/* set periph_clik2_sel to select OSC_CLK */
+and r1, r1, #0xffffcfff
+orr r1, r1, #0x00001000
+str r1, [r0,#0x18]
+										         
+/* set periph_clk_set  to switch to OSC_CLK */
+ldr r1, [r0,#0x14]
+ldr r2, [r0,#0x14]
+orr r1, r1, #0x02000000    
+str r1, [r0,#0x14]
+
+/* Switch to pll2 bypass clock*/
+ldr r0, =ANATOP_BASE_ADDR
+ldr r1, =0x10000
+str r1, [r0,#0x34]
+
+#ifdef CONFIG_PLL2_520_24M_SSC     
+/*528=24*(20+2000/1200)*/
+
+/*set pll2 div_select=20*/
+ldr r1, =0x1
+str r1, [r0,#0x38]
+
+/*set pll2 num=2000*/
+ldr r1, [r0,#0x50]
+orr r1, r1, #0x7D0
+str r1, [r0,#0x50]
+#endif
+
+/*set pll2 ssc stop=1200/step=6 enable=1*/
+ldr r1,=0x4B08006
+str r1, [r0,#0x40]
+				        
+/*set pll2 denom=1200*/
+ldr r1, [r0,#0x60]
+bic r1, r1, #0x3FFFFFFF
+orr r1, r1, #0x4B0
+str r1, [r0,#0x60]
+												        
+// Delay 300ns at least
+ldr r4, =0x0
+pu_delay:
+add r4, r4, #0x1
+cmp r4, #0x200000
+bne pu_delay 
+
+/* Switch to pll2 main clock*/ 
+ldr r1, =0x10000
+str r1, [r0,#0x38]	
+
+/* recovery the previous PLL source setting */
+ldr r0, =CCM_BASE_ADDR
+str r2, [r0,#0x14]
+str r3, [r0,#0x18]	
+.endm
+#endif
+
+#ifdef CONFIG_PLL2_CLKO1
+.macro imx6_pll2_clko1
+/*johnli add iomux pll2*/
+/*iomux gpio0 to ccm_clko1*/
+ldr r0, =IOMUXC_BASE_ADDR
+ldr r1, =0x0
+str r1, [r0, #0x220]
+/*clko1 enable, source pll2/2, drivers clko1 divider=8, (528/2)=264Mhz */
+ldr r0, =CCM_BASE_ADDR
+ldr r1, =0x81
+str r1, [r0, #0x060]
+/*end*/
+.endm
+
+#endif
+
+
+.macro imx6_plugin_add
+#if defined(CONFIG_PLL2_520)
+    imx6_pll2_520
+#elif defined(CONFIG_PLL2_6M_SSC)
+	imx6_pll2_6m_ssc
+#elif defined(CONFIG_PLL2_24M_SSC)
+	imx6_pll2_24m_ssc
+#endif
+
+#ifdef CONFIG_PLL2_CLKO1
+	imx6_pll2_clko1
+#endif
+	.endm
+#endif
+
+
 .macro imx6_ddr_setting
 #if defined (CONFIG_MX6SOLO)
 	imx6solosabresd_ddr_setting
diff --git a/board/freescale/mx7dadvantech/EBC-RM01_DDR3L_2GB_2rank_IM4G16D3FABG-125I_20180919_v1_2.cfg b/board/freescale/mx7dadvantech/EBC-RM01_DDR3L_2GB_2rank_IM4G16D3FABG-125I_20180919_v1_2.cfg
deleted file mode 100644
index 9bb2c44..0000000
--- a/board/freescale/mx7dadvantech/EBC-RM01_DDR3L_2GB_2rank_IM4G16D3FABG-125I_20180919_v1_2.cfg
+++ /dev/null
@@ -1,108 +0,0 @@
-/*
- * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- *
- * Refer docs/README.imxmage for more details about how-to configure
- * and create imximage boot image
- *
- * The syntax is taken as close as possible with the kwbimage
- */
-
-#define __ASSEMBLY__
-#include <config.h>
-
-/* image version */
-
-IMAGE_VERSION 2
-
-/*
- * Boot Device : one of
- * spi/sd/nand/onenand, qspi/nor
- */
-
-#ifdef CONFIG_SYS_BOOT_QSPI
-BOOT_FROM	qspi
-#elif defined(CONFIG_SYS_BOOT_EIMNOR)
-BOOT_FROM	nor
-#else
-BOOT_FROM	sd
-#endif
-
-#ifdef CONFIG_USE_PLUGIN
-/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
-PLUGIN	board/freescale/mx7dsabresd/plugin.bin 0x00910000
-#else
-
-#ifdef CONFIG_SECURE_BOOT
-CSF CONFIG_CSF_SIZE
-#endif
-
-/*
- * Device Configuration Data (DCD)
- *
- * Each entry must have the format:
- * Addr-type           Address        Value
- *
- * where:
- *	Addr-type register length (1,2 or 4 bytes)
- *	Address	  absolute address of the register
- *	value	  value to be stored in the register
- */
-
-DATA 4 0x30391000 0x00000002	# deassert presetn													
-DATA 4 0x307A0000 0x03040001	# DDRC_MSTR													
-DATA 4 0x307A0064 0x00400046	# DDRC_RFSHTMG													
-DATA 4 0x307a0490 0x00000001	# DDRC_PCTRL_0													
-DATA 4 0x307A00D4 0x00690000	# DDRC_INIT1 (if using LPDDR3/LPDDR2, this line is automatically commented out)													
-DATA 4 0x307A00D0 0x00020083	# DDRC_INIT0													
-DATA 4 0x307A00DC 0x09300004	# DDRC_INIT3													
-DATA 4 0x307A00E0 0x04080000	# DDRC_INIT4													
-DATA 4 0x307A00E4 0x00100004	# DDRC_INIT5													
-DATA 4 0x307A00F4 0x0000033F	# DDRC_RANKCTL													
-DATA 4 0x307A0100 0x09081109	# DDRC_DRAMTMG0													
-DATA 4 0x307A0104 0x0007020D	# DDRC_DRAMTMG1													
-DATA 4 0x307A0108 0x03040407	# DDRC_DRAMTMG2													
-DATA 4 0x307A010C 0x00002006	# DDRC_DRAMTMG3													
-DATA 4 0x307A0110 0x04020205	# DDRC_DRAMTMG4													
-DATA 4 0x307A0114 0x03030202	# DDRC_DRAMTMG5													
-DATA 4 0x307A0120 0x00000803	# DDRC_DRAMTMG8													
-DATA 4 0x307A0180 0x00800020	# DDRC_ZQCTL0													
-DATA 4 0x307A0190 0x02098204	# DDRC_DFITMG0													
-DATA 4 0x307A0194 0x00030303	# DDRC_DFITMG1													
-DATA 4 0x307A01A0 0x80400003	# DDRC_DFIUPD0													
-DATA 4 0x307A01A4 0x00100020	# DDRC_DFIUPD1													
-DATA 4 0x307A01A8 0x80100004	# DDRC_DFIUPD2													
-DATA 4 0x307A0200 0x00000016	# DDRC_ADDRMAP0													
-DATA 4 0x307A0204 0x00080808	# DDRC_ADDRMAP1													
-DATA 4 0x307A020C 0x00000000	# DDRC_ADDRMAP3													
-DATA 4 0x307A0210 0x00000F0F	# DDRC_ADDRMAP4													
-DATA 4 0x307A0214 0x07070707	# DDRC_ADDRMAP5													
-DATA 4 0x307A0218 0x0F070707	# DDRC_ADDRMAP6													
-DATA 4 0x307A0240 0x06000604	# DDRC_ODTCFG													
-DATA 4 0x307A0244 0x00000101	# DDRC_ODTMAP													
-														
-														
-DATA 4 0x30391000 0x00000000	# deassert presetn													
-DATA 4 0x30790000 0x17420F40	# DDR_PHY_PHY_CON0													
-DATA 4 0x30790004 0x10210100	# DDR_PHY_PHY_CON1													
-DATA 4 0x30790010 0x00060807	# DDR_PHY_PHY_CON4													
-DATA 4 0x307900B0 0x1010007E	# DDR_PHY_MDLL_CON0 													
-DATA 4 0x3079009C 0x00000D6E	# DDR_PHY_DRVDS_CON0													
- 														
-DATA 4 0x30790030 0x04040404	# DDR_PHY_OFFSET_WR_CON0													
-DATA 4 0x30790020 0x0C0C0C0C	# DDR_PHY_OFFSET_RD_CON0													
-DATA 4 0x30790050 0x01000010	# DDR_PHY_OFFSETD_CON0													
-DATA 4 0x30790050 0x00000010	# DDR_PHY_OFFSETD_CON0													
-DATA 4 0x30790018 0x0000000F	# DDR_PHY_LP_CON0													
-DATA 4 0x307900C0 0x0E407304	# DDR_PHY_ZQ_CON0 - Start Manual ZQ													
-DATA 4 0x307900C0 0x0E447304														
-DATA 4 0x307900C0 0x0E447306														
-DATA 4 0x307900C0 0x0E447304														
-DATA 4 0x307900C0 0x0E407304	# DDR_PHY_ZQ_CON0 - End Manual ZQ													
-														
-														
-DATA 4 0x30384130 0x00000000	#Disable Clock													
-DATA 4 0x30340020 0x00000178	# IOMUX_GRP_GRP8 - Start input to PHY													
-DATA 4 0x30384130 0x00000002	#Enable Clock													
-#endif
diff --git a/board/freescale/mx7dadvantech/Kconfig b/board/freescale/mx7dadvantech/Kconfig
deleted file mode 100644
index d4a66b3..0000000
--- a/board/freescale/mx7dadvantech/Kconfig
+++ /dev/null
@@ -1,13 +0,0 @@
-config SYS_BOARD
-	default "mx7dadvantech"
-
-config SYS_VENDOR
-	default "freescale"
-
-if TARGET_MX7DEBCRM01A1_2G
-
-config SYS_CONFIG_NAME
-	default "mx7debcrm01"
-
-endif
-
diff --git a/board/freescale/mx7dadvantech/MAINTAINERS b/board/freescale/mx7dadvantech/MAINTAINERS
deleted file mode 100644
index 3e6f3e1..0000000
--- a/board/freescale/mx7dadvantech/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-MX7DEBCRM01A1_2G BOARD
-M:	Alex
-S:	Maintained
-F:	board/freescale/mx7dadvantech
-F:	include/configs/mx7debcrm01.h
-F:	configs/mx7debcrm01a1_2G_IM_defconfig
diff --git a/board/freescale/mx7dadvantech/Makefile b/board/freescale/mx7dadvantech/Makefile
deleted file mode 100644
index fada4f5..0000000
--- a/board/freescale/mx7dadvantech/Makefile
+++ /dev/null
@@ -1,10 +0,0 @@
-# (C) Copyright 2015-2016 Freescale Semiconductor, Inc.
-#
-# SPDX-License-Identifier:	GPL-2.0+
-#
-
-obj-y  := mx7dadvantech.o
-
-extra-$(CONFIG_USE_PLUGIN) :=  plugin.bin
-$(obj)/plugin.bin: $(obj)/plugin.o
-	$(OBJCOPY) -O binary --gap-fill 0xff $< $@
diff --git a/board/freescale/mx7dadvantech/imximage_im.cfg b/board/freescale/mx7dadvantech/imximage_im.cfg
deleted file mode 100644
index 291cf6d..0000000
--- a/board/freescale/mx7dadvantech/imximage_im.cfg
+++ /dev/null
@@ -1,118 +0,0 @@
-/*
- * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- *
- * Refer docs/README.imxmage for more details about how-to configure
- * and create imximage boot image
- *
- * The syntax is taken as close as possible with the kwbimage
- */
-
-#define __ASSEMBLY__
-#include <config.h>
-
-/* image version */
-
-IMAGE_VERSION 2
-
-/*
- * Boot Device : one of
- * spi/sd/nand/onenand, qspi/nor
- */
-
-#ifdef CONFIG_SYS_BOOT_QSPI
-BOOT_FROM	qspi
-#elif defined(CONFIG_SYS_BOOT_EIMNOR)
-BOOT_FROM	nor
-#else
-BOOT_FROM	sd
-#endif
-
-#ifdef CONFIG_USE_PLUGIN
-/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
-PLUGIN	board/freescale/mx7dsabresd/plugin.bin 0x00910000
-#else
-
-#ifdef CONFIG_SECURE_BOOT
-CSF CONFIG_CSF_SIZE
-#endif
-
-/*
- * Device Configuration Data (DCD)
- *
- * Each entry must have the format:
- * Addr-type           Address        Value
- *
- * where:
- *	Addr-type register length (1,2 or 4 bytes)
- *	Address	  absolute address of the register
- *	value	  value to be stored in the register
- */
-
-DATA 4 0x30340004 0x4F400005
-/* Clear then set bit30 to ensure exit from DDR retention */
-DATA 4 0x30360388 0x40000000
-DATA 4 0x30360384 0x40000000
-
-DATA 4 0x30391000 0x00000002
-DATA 4 0x307a0000 0x01040001
-/* DATA 4 0x307a0000 0x03040001 */
-DATA 4 0x307a01a0 0x80400003
-DATA 4 0x307a01a4 0x00100020
-DATA 4 0x307a01a8 0x80100004
-DATA 4 0x307a0064 0x00400046
-DATA 4 0x307a0490 0x00000001
-DATA 4 0x307a00d0 0x00020083
-DATA 4 0x307a00d4 0x00690000
-DATA 4 0x307a00dc 0x09300004
-DATA 4 0x307a00e0 0x04080000
-DATA 4 0x307a00e4 0x00100004
-DATA 4 0x307a00f4 0x0000033f
-DATA 4 0x307a0100 0x09081109
-DATA 4 0x307a0104 0x0007020d
-DATA 4 0x307a0108 0x03040407
-DATA 4 0x307a010c 0x00002006
-DATA 4 0x307a0110 0x04020205
-DATA 4 0x307a0114 0x03030202
-DATA 4 0x307a0120 0x00000803
-DATA 4 0x307a0180 0x00800020
-DATA 4 0x307a0184 0x02000100
-DATA 4 0x307a0190 0x02098204
-DATA 4 0x307a0194 0x00030303
-DATA 4 0x307a0200 0x00000016
-DATA 4 0x307a0204 0x00171717
-DATA 4 0x307a0214 0x04040404
-DATA 4 0x307a0218 0x0f040404
-DATA 4 0x307a0240 0x06000604
-DATA 4 0x307a0244 0x00000001
-/* DATA 4 0x307a0244 0x00001323 */
-DATA 4 0x30391000 0x00000000
-DATA 4 0x30790000 0x17420f40
-DATA 4 0x30790004 0x10210100
-DATA 4 0x30790010 0x00060807
-DATA 4 0x307900b0 0x1010007e
-DATA 4 0x3079009c 0x00000d6e
-DATA 4 0x30790020 0x08080808
-DATA 4 0x30790030 0x08080808
-DATA 4 0x30790050 0x01000010
-DATA 4 0x30790050 0x00000010
-
-DATA 4 0x307900c0 0x0e407304
-DATA 4 0x307900c0 0x0e447304
-DATA 4 0x307900c0 0x0e447306
-
-CHECK_BITS_SET 4 0x307900c4 0x1
-
-DATA 4 0x307900c0 0x0e447304
-DATA 4 0x307900c0 0x0e407304
-
-
-DATA 4 0x30384130 0x00000000
-DATA 4 0x30340020 0x00000178
-DATA 4 0x30384130 0x00000002
-DATA 4 0x30790018 0x0000000f
-
-CHECK_BITS_SET 4 0x307a0004 0x1
-
-#endif
diff --git a/board/freescale/mx7dadvantech/imximage_mt.cfg b/board/freescale/mx7dadvantech/imximage_mt.cfg
deleted file mode 100644
index 291cf6d..0000000
--- a/board/freescale/mx7dadvantech/imximage_mt.cfg
+++ /dev/null
@@ -1,118 +0,0 @@
-/*
- * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- *
- * Refer docs/README.imxmage for more details about how-to configure
- * and create imximage boot image
- *
- * The syntax is taken as close as possible with the kwbimage
- */
-
-#define __ASSEMBLY__
-#include <config.h>
-
-/* image version */
-
-IMAGE_VERSION 2
-
-/*
- * Boot Device : one of
- * spi/sd/nand/onenand, qspi/nor
- */
-
-#ifdef CONFIG_SYS_BOOT_QSPI
-BOOT_FROM	qspi
-#elif defined(CONFIG_SYS_BOOT_EIMNOR)
-BOOT_FROM	nor
-#else
-BOOT_FROM	sd
-#endif
-
-#ifdef CONFIG_USE_PLUGIN
-/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
-PLUGIN	board/freescale/mx7dsabresd/plugin.bin 0x00910000
-#else
-
-#ifdef CONFIG_SECURE_BOOT
-CSF CONFIG_CSF_SIZE
-#endif
-
-/*
- * Device Configuration Data (DCD)
- *
- * Each entry must have the format:
- * Addr-type           Address        Value
- *
- * where:
- *	Addr-type register length (1,2 or 4 bytes)
- *	Address	  absolute address of the register
- *	value	  value to be stored in the register
- */
-
-DATA 4 0x30340004 0x4F400005
-/* Clear then set bit30 to ensure exit from DDR retention */
-DATA 4 0x30360388 0x40000000
-DATA 4 0x30360384 0x40000000
-
-DATA 4 0x30391000 0x00000002
-DATA 4 0x307a0000 0x01040001
-/* DATA 4 0x307a0000 0x03040001 */
-DATA 4 0x307a01a0 0x80400003
-DATA 4 0x307a01a4 0x00100020
-DATA 4 0x307a01a8 0x80100004
-DATA 4 0x307a0064 0x00400046
-DATA 4 0x307a0490 0x00000001
-DATA 4 0x307a00d0 0x00020083
-DATA 4 0x307a00d4 0x00690000
-DATA 4 0x307a00dc 0x09300004
-DATA 4 0x307a00e0 0x04080000
-DATA 4 0x307a00e4 0x00100004
-DATA 4 0x307a00f4 0x0000033f
-DATA 4 0x307a0100 0x09081109
-DATA 4 0x307a0104 0x0007020d
-DATA 4 0x307a0108 0x03040407
-DATA 4 0x307a010c 0x00002006
-DATA 4 0x307a0110 0x04020205
-DATA 4 0x307a0114 0x03030202
-DATA 4 0x307a0120 0x00000803
-DATA 4 0x307a0180 0x00800020
-DATA 4 0x307a0184 0x02000100
-DATA 4 0x307a0190 0x02098204
-DATA 4 0x307a0194 0x00030303
-DATA 4 0x307a0200 0x00000016
-DATA 4 0x307a0204 0x00171717
-DATA 4 0x307a0214 0x04040404
-DATA 4 0x307a0218 0x0f040404
-DATA 4 0x307a0240 0x06000604
-DATA 4 0x307a0244 0x00000001
-/* DATA 4 0x307a0244 0x00001323 */
-DATA 4 0x30391000 0x00000000
-DATA 4 0x30790000 0x17420f40
-DATA 4 0x30790004 0x10210100
-DATA 4 0x30790010 0x00060807
-DATA 4 0x307900b0 0x1010007e
-DATA 4 0x3079009c 0x00000d6e
-DATA 4 0x30790020 0x08080808
-DATA 4 0x30790030 0x08080808
-DATA 4 0x30790050 0x01000010
-DATA 4 0x30790050 0x00000010
-
-DATA 4 0x307900c0 0x0e407304
-DATA 4 0x307900c0 0x0e447304
-DATA 4 0x307900c0 0x0e447306
-
-CHECK_BITS_SET 4 0x307900c4 0x1
-
-DATA 4 0x307900c0 0x0e447304
-DATA 4 0x307900c0 0x0e407304
-
-
-DATA 4 0x30384130 0x00000000
-DATA 4 0x30340020 0x00000178
-DATA 4 0x30384130 0x00000002
-DATA 4 0x30790018 0x0000000f
-
-CHECK_BITS_SET 4 0x307a0004 0x1
-
-#endif
diff --git a/board/freescale/mx7dadvantech/mx7dadvantech.c b/board/freescale/mx7dadvantech/mx7dadvantech.c
deleted file mode 100644
index 3b42847..0000000
--- a/board/freescale/mx7dadvantech/mx7dadvantech.c
+++ /dev/null
@@ -1,1204 +0,0 @@
-/*
- * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#include <asm/arch/clock.h>
-#include <asm/arch/imx-regs.h>
-#include <asm/arch/mx7-pins.h>
-#include <asm/arch/sys_proto.h>
-#include <asm/gpio.h>
-#include <asm/imx-common/iomux-v3.h>
-#include <asm/imx-common/boot_mode.h>
-#include <asm/io.h>
-#include <linux/sizes.h>
-#include <common.h>
-#include <fsl_esdhc.h>
-#include <mmc.h>
-#include <miiphy.h>
-#include <netdev.h>
-#include <power/pmic.h>
-#include <power/pfuze3000_pmic.h>
-#include "../common/pfuze.h"
-#include <i2c.h>
-#include <asm/imx-common/mxc_i2c.h>
-#include <asm/arch/crm_regs.h>
-#include <usb.h>
-#include <usb/ehci-fsl.h>
-#if defined(CONFIG_MXC_EPDC)
-#include <lcd.h>
-#include <mxc_epdc_fb.h>
-#endif
-#include <asm/imx-common/video.h>
-
-#ifdef CONFIG_FSL_FASTBOOT
-#include <fsl_fastboot.h>
-#ifdef CONFIG_ANDROID_RECOVERY
-#include <recovery.h>
-#endif
-#endif /*CONFIG_FSL_FASTBOOT*/
-
-DECLARE_GLOBAL_DATA_PTR;
-
-#define UART_PAD_CTRL  (PAD_CTL_DSE_3P3V_49OHM | \
-	PAD_CTL_PUS_PU100KOHM | PAD_CTL_HYS)
-
-#define USDHC_PAD_CTRL (PAD_CTL_DSE_3P3V_32OHM | PAD_CTL_SRE_SLOW | \
-	PAD_CTL_HYS | PAD_CTL_PUE | PAD_CTL_PUS_PU47KOHM)
-
-#define ENET_PAD_CTRL  (PAD_CTL_PUS_PU100KOHM | PAD_CTL_DSE_3P3V_49OHM)
-#define ENET_PAD_CTRL_MII  (PAD_CTL_DSE_3P3V_32OHM)
-
-#define ENET_RX_PAD_CTRL  (PAD_CTL_PUS_PU100KOHM | PAD_CTL_DSE_3P3V_49OHM)
-
-#define I2C_PAD_CTRL    (PAD_CTL_DSE_3P3V_32OHM | PAD_CTL_SRE_SLOW | \
-	PAD_CTL_HYS | PAD_CTL_PUE | PAD_CTL_PUS_PU100KOHM)
-
-#define LCD_PAD_CTRL    (PAD_CTL_HYS | PAD_CTL_PUS_PU100KOHM | \
-	PAD_CTL_DSE_3P3V_49OHM)
-
-#define QSPI_PAD_CTRL	\
-	(PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_PUE | PAD_CTL_PUS_PU47KOHM)
-
-#define SPI_PAD_CTRL (PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
-
-#define BUTTON_PAD_CTRL    (PAD_CTL_PUS_PU5KOHM | PAD_CTL_DSE_3P3V_98OHM)
-
-#define NAND_PAD_CTRL (PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
-
-#define NAND_PAD_READY0_CTRL (PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_PUS_PU5KOHM)
-
-#define EPDC_PAD_CTRL	0x0
-
-#ifdef CONFIG_SYS_I2C_MXC
-#define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
-/* I2C1 for PMIC */
-static struct i2c_pads_info i2c_pad_info1 = {
-	.scl = {
-		.i2c_mode = MX7D_PAD_I2C1_SCL__I2C1_SCL | PC,
-		.gpio_mode = MX7D_PAD_I2C1_SCL__GPIO4_IO8 | PC,
-		.gp = IMX_GPIO_NR(4, 8),
-	},
-	.sda = {
-		.i2c_mode = MX7D_PAD_I2C1_SDA__I2C1_SDA | PC,
-		.gpio_mode = MX7D_PAD_I2C1_SDA__GPIO4_IO9 | PC,
-		.gp = IMX_GPIO_NR(4, 9),
-	},
-};
-
-/* I2C3 */
-static struct i2c_pads_info i2c_pad_info3 = {
-	.scl = {
-		.i2c_mode = MX7D_PAD_I2C3_SCL__I2C3_SCL | PC,
-		.gpio_mode = MX7D_PAD_I2C3_SCL__GPIO4_IO12 | PC,
-		.gp = IMX_GPIO_NR(4, 12),
-	},
-	.sda = {
-		.i2c_mode = MX7D_PAD_I2C3_SDA__I2C3_SDA | PC,
-		.gpio_mode = MX7D_PAD_I2C3_SDA__GPIO4_IO13 | PC,
-		.gp = IMX_GPIO_NR(4, 13),
-	},
-};
-#endif
-
-int dram_init(void)
-{
-	gd->ram_size = PHYS_SDRAM_SIZE;
-
-	return 0;
-}
-
-static iomux_v3_cfg_t const wdog_pads[] = {
-	MX7D_PAD_GPIO1_IO00__WDOG1_WDOG_B | MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-
-static iomux_v3_cfg_t const uart1_pads[] = {
-	MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
-	MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
-};
-
-static iomux_v3_cfg_t const usdhc1_pads[] = {
-	MX7D_PAD_SD1_CLK__SD1_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD1_CMD__SD1_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD1_DATA0__SD1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD1_DATA1__SD1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD1_DATA2__SD1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD1_DATA3__SD1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD1_CD_B__GPIO5_IO0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD1_RESET_B__GPIO5_IO2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-#ifdef CONFIG_ADVANTECH_MX7
-	MX7D_PAD_SD1_WP__GPIO5_IO1 | MUX_PAD_CTRL(NO_PAD_CTRL),
-#endif
-};
-
-static iomux_v3_cfg_t const usdhc3_emmc_pads[] = {
-	MX7D_PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_DATA0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_DATA1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_DATA2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_DATA3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_DATA4__SD3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_DATA5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_DATA6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_DATA7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-	MX7D_PAD_SD3_STROBE__SD3_STROBE	 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-
-	MX7D_PAD_SD3_RESET_B__GPIO6_IO11 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
-};
-
-#ifdef CONFIG_ADVANTECH_MX7
-static iomux_v3_cfg_t const reset_cb_pads[] = {
-	MX7D_PAD_GPIO1_IO09__GPIO1_IO9	| MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-#else
-#ifdef CONFIG_MXC_EPDC
-#define IOX_SDI IMX_GPIO_NR(1, 9)
-#define IOX_STCP IMX_GPIO_NR(1, 12)
-#define IOX_SHCP IMX_GPIO_NR(1, 13)
-
-static iomux_v3_cfg_t const iox_pads[] = {
-	/* IOX_SDI */
-	MX7D_PAD_GPIO1_IO09__GPIO1_IO9	| MUX_PAD_CTRL(NO_PAD_CTRL),
-	/* IOX_STCP */
-	MX7D_PAD_GPIO1_IO12__GPIO1_IO12	| MUX_PAD_CTRL(NO_PAD_CTRL),
-	/* IOX_SHCP */
-	MX7D_PAD_GPIO1_IO13__GPIO1_IO13	| MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-#endif
-#endif /* CONFIG_ADVANTECH_MX7 */
-
-/*
- * PCIE_DIS_B --> Q0
- * PCIE_RST_B --> Q1
- * HDMI_RST_B --> Q2
- * PERI_RST_B --> Q3
- * SENSOR_RST_B --> Q4
- * ENET_RST_B --> Q5
- * PERI_3V3_EN --> Q6
- * LCD_PWR_EN --> Q7
- */
-enum qn {
-	PCIE_DIS_B,
-	PCIE_RST_B,
-	HDMI_RST_B,
-	PERI_RST_B,
-	SENSOR_RST_B,
-	ENET_RST_B,
-	PERI_3V3_EN,
-	LCD_PWR_EN,
-};
-
-enum qn_func {
-	qn_reset,
-	qn_enable,
-	qn_disable,
-};
-
-enum qn_level {
-	qn_low = 0,
-	qn_high = 1,
-};
-
-static enum qn_level seq[3][2] = {
-	{0, 1}, {1, 1}, {0, 0}
-};
-
-static enum qn_func qn_output[8] = {
-	qn_disable, qn_reset, qn_reset, qn_reset, qn_reset, qn_reset, qn_enable,
-	qn_disable
-};
-
-#ifdef CONFIG_IOX74LV
-static void iox74lv_init(void)
-{
-	int i;
-
-	for (i = 7; i >= 0; i--) {
-		gpio_direction_output(IOX_SHCP, 0);
-		gpio_direction_output(IOX_SDI, seq[qn_output[i]][0]);
-		udelay(500);
-		gpio_direction_output(IOX_SHCP, 1);
-		udelay(500);
-	}
-
-	gpio_direction_output(IOX_STCP, 0);
-	udelay(500);
-	/*
-	  * shift register will be output to pins
-	  */
-	gpio_direction_output(IOX_STCP, 1);
-
-	for (i = 7; i >= 0; i--) {
-		gpio_direction_output(IOX_SHCP, 0);
-		gpio_direction_output(IOX_SDI, seq[qn_output[i]][1]);
-		udelay(500);
-		gpio_direction_output(IOX_SHCP, 1);
-		udelay(500);
-	}
-	gpio_direction_output(IOX_STCP, 0);
-	udelay(500);
-	/*
-	  * shift register will be output to pins
-	  */
-	gpio_direction_output(IOX_STCP, 1);
-};
-
-void iox74lv_set(int index)
-{
-	int i;
-	for (i = 7; i >= 0; i--) {
-		gpio_direction_output(IOX_SHCP, 0);
-
-		if (i == index)
-			gpio_direction_output(IOX_SDI, seq[qn_output[i]][0]);
-		else
-			gpio_direction_output(IOX_SDI, seq[qn_output[i]][1]);
-		udelay(500);
-		gpio_direction_output(IOX_SHCP, 1);
-		udelay(500);
-	}
-
-	gpio_direction_output(IOX_STCP, 0);
-	udelay(500);
-	/*
-	  * shift register will be output to pins
-	  */
-	gpio_direction_output(IOX_STCP, 1);
-
-	for (i = 7; i >= 0; i--) {
-		gpio_direction_output(IOX_SHCP, 0);
-		gpio_direction_output(IOX_SDI, seq[qn_output[i]][1]);
-		udelay(500);
-		gpio_direction_output(IOX_SHCP, 1);
-		udelay(500);
-	}
-
-	gpio_direction_output(IOX_STCP, 0);
-	udelay(500);
-	/*
-	  * shift register will be output to pins
-	  */
-	gpio_direction_output(IOX_STCP, 1);
-};
-#endif /* #ifdef CONFIG_IOX74LV */
-
-#define BOARD_REV_C  0x300
-#define BOARD_REV_B  0x200
-#define BOARD_REV_A  0x100
-
-static int mx7sabre_rev(void)
-{
-	/*
-	 * Get Board ID information from OCOTP_GP1[15:8]
-	 * i.MX7D SDB RevA: 0x41
-	 * i.MX7D SDB RevB: 0x42
-	 */
-	struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
-	struct fuse_bank *bank = &ocotp->bank[14];
-	int reg = readl(&bank->fuse_regs[0]);
-	int ret;
-
-	if (reg != 0) {
-		switch (reg >> 8 & 0x0F) {
-		case 0x3:
-			ret = BOARD_REV_C;
-			break;
-		case 0x02:
-			ret = BOARD_REV_B;
-			break;
-		case 0x01:
-		default:
-			ret = BOARD_REV_A;
-			break;
-		}
-	} else {
-		/* If the gp1 fuse is not burn, we have to use TO rev for the board rev */
-		if (is_soc_rev(CHIP_REV_1_0))
-			ret = BOARD_REV_A;
-		else if (is_soc_rev(CHIP_REV_1_1))
-			ret = BOARD_REV_B;
-		else
-			ret = BOARD_REV_C;
-	}
-
-	return ret;
-}
-
-u32 get_board_rev(void)
-{
-	int rev = mx7sabre_rev();
-
-	return (get_cpu_rev() & ~(0xF << 8)) | rev;
-}
-
-#ifdef CONFIG_NAND_MXS
-static iomux_v3_cfg_t const gpmi_pads[] = {
-	MX7D_PAD_SD3_DATA0__NAND_DATA00 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_DATA1__NAND_DATA01 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_DATA2__NAND_DATA02 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_DATA3__NAND_DATA03 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_DATA4__NAND_DATA04 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_DATA5__NAND_DATA05 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_DATA6__NAND_DATA06 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_DATA7__NAND_DATA07 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_CLK__NAND_CLE	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_CMD__NAND_ALE	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_STROBE__NAND_RE_B	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SD3_RESET_B__NAND_WE_B	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SAI1_MCLK__NAND_WP_B	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SAI1_RX_BCLK__NAND_CE3_B	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SAI1_RX_SYNC__NAND_CE2_B	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SAI1_RX_DATA__NAND_CE1_B	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SAI1_TX_BCLK__NAND_CE0_B	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SAI1_TX_SYNC__NAND_DQS	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	MX7D_PAD_SAI1_TX_DATA__NAND_READY_B	| MUX_PAD_CTRL(NAND_PAD_READY0_CTRL),
-};
-
-static void setup_gpmi_nand(void)
-{
-	imx_iomux_v3_setup_multiple_pads(gpmi_pads, ARRAY_SIZE(gpmi_pads));
-
-	/* NAND_USDHC_BUS_CLK is set in rom */
-	set_clk_nand();
-}
-#endif
-
-#ifdef CONFIG_VIDEO_MXS
-static iomux_v3_cfg_t const lcd_pads[] = {
-	MX7D_PAD_LCD_CLK__LCD_CLK | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_ENABLE__LCD_ENABLE | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_HSYNC__LCD_HSYNC | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_VSYNC__LCD_VSYNC | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA00__LCD_DATA0 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA01__LCD_DATA1 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA02__LCD_DATA2 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA03__LCD_DATA3 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA04__LCD_DATA4 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA05__LCD_DATA5 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA06__LCD_DATA6 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA07__LCD_DATA7 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA08__LCD_DATA8 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA09__LCD_DATA9 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA10__LCD_DATA10 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA11__LCD_DATA11 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA12__LCD_DATA12 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA13__LCD_DATA13 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA14__LCD_DATA14 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA15__LCD_DATA15 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA16__LCD_DATA16 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA17__LCD_DATA17 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA18__LCD_DATA18 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA19__LCD_DATA19 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA20__LCD_DATA20 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA21__LCD_DATA21 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA22__LCD_DATA22 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-	MX7D_PAD_LCD_DATA23__LCD_DATA23 | MUX_PAD_CTRL(LCD_PAD_CTRL),
-
-	MX7D_PAD_LCD_RESET__GPIO3_IO4	| MUX_PAD_CTRL(LCD_PAD_CTRL),
-};
-
-static iomux_v3_cfg_t const pwm_pads[] = {
-	/* Use GPIO for Brightness adjustment, duty cycle = period */
-	MX7D_PAD_GPIO1_IO01__GPIO1_IO1 | MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-
-void do_enable_parallel_lcd(struct display_info_t const *dev)
-{
-	imx_iomux_v3_setup_multiple_pads(lcd_pads, ARRAY_SIZE(lcd_pads));
-
-	imx_iomux_v3_setup_multiple_pads(pwm_pads, ARRAY_SIZE(pwm_pads));
-
-	/* Reset LCD */
-	gpio_direction_output(IMX_GPIO_NR(3, 4) , 0);
-	udelay(500);
-	gpio_direction_output(IMX_GPIO_NR(3, 4) , 1);
-
-	/* Set Brightness to high */
-	gpio_direction_output(IMX_GPIO_NR(1, 1) , 1);
-}
-
-struct display_info_t const displays[] = {{
-	.bus = ELCDIF1_IPS_BASE_ADDR,
-	.addr = 0,
-	.pixfmt = 24,
-	.detect = NULL,
-	.enable	= do_enable_parallel_lcd,
-	.mode	= {
-		.name			= "TFT43AB",
-		.xres           = 480,
-		.yres           = 272,
-		.pixclock       = 108695,
-		.left_margin    = 8,
-		.right_margin   = 4,
-		.upper_margin   = 2,
-		.lower_margin   = 4,
-		.hsync_len      = 41,
-		.vsync_len      = 10,
-		.sync           = 0,
-		.vmode          = FB_VMODE_NONINTERLACED
-} } };
-size_t display_count = ARRAY_SIZE(displays);
-#endif
-
-static void setup_iomux_uart(void)
-{
-	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
-}
-
-#ifdef CONFIG_FSL_ESDHC
-
-static struct fsl_esdhc_cfg usdhc_cfg[3] = {
-	{USDHC1_BASE_ADDR, 0, 4},
-	{USDHC3_BASE_ADDR},
-};
-
-int board_mmc_get_env_dev(int devno)
-{
-	if (devno == 2)
-		devno--;
-
-	return devno;
-}
-
-int mmc_map_to_kernel_blk(int dev_no)
-{
-	if (dev_no == 1)
-		dev_no++;
-
-	return dev_no;
-}
-
-int board_mmc_getcd(struct mmc *mmc)
-{
-	struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
-	int ret = 0;
-
-	switch (cfg->esdhc_base) {
-	case USDHC1_BASE_ADDR:
-		ret = !gpio_get_value(USDHC1_CD_GPIO);
-		break;
-	case USDHC3_BASE_ADDR:
-		ret = 1; /* Assume uSDHC3 emmc is always present */
-		break;
-	}
-
-	return ret;
-}
-
-int board_mmc_init(bd_t *bis)
-{
-	int i, ret;
-	/*
-	 * According to the board_mmc_init() the following map is done:
-	 * (U-Boot device node)    (Physical Port)
-	 * mmc0                    USDHC1
-	 * mmc2                    USDHC3 (eMMC)
-	 */
-	for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
-		switch (i) {
-		case 0:
-			imx_iomux_v3_setup_multiple_pads(
-				usdhc1_pads, ARRAY_SIZE(usdhc1_pads));
-			gpio_request(USDHC1_CD_GPIO, "usdhc1_cd");
-			gpio_direction_input(USDHC1_CD_GPIO);
-#ifdef CONFIG_ADVANTECH
-			gpio_request(USDHC1_WP_GPIO, "usdhc1_wp");
-			gpio_direction_input(USDHC1_WP_GPIO);
-			
-#endif
-			gpio_request(USDHC1_PWR_GPIO, "usdhc1_pwr");
-			gpio_direction_output(USDHC1_PWR_GPIO, 0);
-			udelay(500);
-			gpio_direction_output(USDHC1_PWR_GPIO, 1);
-			usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
-			break;
-		case 1:
-			imx_iomux_v3_setup_multiple_pads(
-				usdhc3_emmc_pads, ARRAY_SIZE(usdhc3_emmc_pads));
-			gpio_request(USDHC3_PWR_GPIO, "usdhc3_pwr");
-			gpio_direction_output(USDHC3_PWR_GPIO, 0);
-			udelay(500);
-			gpio_direction_output(USDHC3_PWR_GPIO, 1);
-			usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
-			break;
-		default:
-			printf("Warning: you configured more USDHC controllers"
-				"(%d) than supported by the board\n", i + 1);
-			return -EINVAL;
-			}
-
-			ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
-			if (ret)
-				return ret;
-	}
-
-	return 0;
-}
-#endif
-
-iomux_v3_cfg_t const fec2_en_pads[] = {
-	MX7D_PAD_GPIO1_IO04__GPIO1_IO4 | MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-#ifdef CONFIG_FEC_MXC
-static iomux_v3_cfg_t const fec1_pads[] = {
-	MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_GPIO1_IO10__ENET1_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL_MII),
-	MX7D_PAD_GPIO1_IO11__ENET1_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL_MII),
-};
-
-static iomux_v3_cfg_t const fec2_pads[] = {
-	MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1  | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2  | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
-	MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3  | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC  | MUX_PAD_CTRL(ENET_PAD_CTRL),
-	MX7D_PAD_GPIO1_IO10__ENET1_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL_MII),
-	MX7D_PAD_GPIO1_IO11__ENET1_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL_MII),
-};
-
-static void setup_iomux_fec(void)
-{
-	if (0 == CONFIG_FEC_ENET_DEV) {
-		imx_iomux_v3_setup_multiple_pads(fec1_pads, ARRAY_SIZE(fec1_pads));
-	} else {
-		if (mx7sabre_rev() >= BOARD_REV_B) {
-			/*  On RevB, GPIO1_IO04 is used for ENET2 EN,
-			*  so set its output to low to enable ENET2 signals
-			*/
-			imx_iomux_v3_setup_multiple_pads(fec2_en_pads,
-				ARRAY_SIZE(fec2_en_pads));
-			gpio_direction_output(IMX_GPIO_NR(1, 4), 0);
-		}
-		imx_iomux_v3_setup_multiple_pads(fec2_pads, ARRAY_SIZE(fec2_pads));
-	}
-}
-
-int board_eth_init(bd_t *bis)
-{
-	int ret;
-
-	setup_iomux_fec();
-
-	ret = fecmxc_initialize_multi(bis, CONFIG_FEC_ENET_DEV,
-		CONFIG_FEC_MXC_PHYADDR, IMX_FEC_BASE);
-	if (ret)
-		printf("FEC1 MXC: %s:failed\n", __func__);
-
-	return ret;
-}
-
-static int setup_fec(int fec_id)
-{
-	struct iomuxc_gpr_base_regs *const iomuxc_gpr_regs
-		= (struct iomuxc_gpr_base_regs *) IOMUXC_GPR_BASE_ADDR;
-
-	if (0 == fec_id) {
-		/* Use 125M anatop REF_CLK1 for ENET1, clear gpr1[13], gpr1[17]*/
-		clrsetbits_le32(&iomuxc_gpr_regs->gpr[1],
-			(IOMUXC_GPR_GPR1_GPR_ENET1_TX_CLK_SEL_MASK |
-			 IOMUXC_GPR_GPR1_GPR_ENET1_CLK_DIR_MASK), 0);
-	} else {
-		/* Use 125M anatop REF_CLK2 for ENET2, clear gpr1[14], gpr1[18]*/
-		clrsetbits_le32(&iomuxc_gpr_regs->gpr[1],
-			(IOMUXC_GPR_GPR1_GPR_ENET2_TX_CLK_SEL_MASK |
-			 IOMUXC_GPR_GPR1_GPR_ENET2_CLK_DIR_MASK), 0);
-	}
-
-	return set_clk_enet(ENET_125MHz);
-
-}
-
-
-int board_phy_config(struct phy_device *phydev)
-{
-	/* enable rgmii rxc skew and phy mode select to RGMII copper */
-	phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x21);
-	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x7ea8);
-	phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x2f);
-	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x71b7);
-
-	if (phydev->drv->config)
-		phydev->drv->config(phydev);
-	return 0;
-}
-#endif
-
-#ifdef CONFIG_FSL_QSPI
-static iomux_v3_cfg_t const quadspi_pads[] = {
-	MX7D_PAD_EPDC_DATA00__QSPI_A_DATA0 | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA01__QSPI_A_DATA1 | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA02__QSPI_A_DATA2 | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA03__QSPI_A_DATA3 | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA05__QSPI_A_SCLK  | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA06__QSPI_A_SS0_B | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-};
-
-int board_qspi_init(void)
-{
-	/* Set the iomux */
-	imx_iomux_v3_setup_multiple_pads(quadspi_pads,
-					 ARRAY_SIZE(quadspi_pads));
-
-	/* Set the clock */
-	set_clk_qspi();
-
-	return 0;
-}
-#endif
-
-#ifdef CONFIG_MXC_EPDC
-static iomux_v3_cfg_t const epdc_enable_pads[] = {
-	MX7D_PAD_EPDC_DATA00__EPDC_DATA0	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA01__EPDC_DATA1	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA02__EPDC_DATA2	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA03__EPDC_DATA3	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA04__EPDC_DATA4	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA05__EPDC_DATA5	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA06__EPDC_DATA6	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_DATA07__EPDC_DATA7	| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_SDCLK__EPDC_SDCLK		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_SDLE__EPDC_SDLE		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_SDOE__EPDC_SDOE		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_SDSHR__EPDC_SDSHR		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_SDCE0__EPDC_SDCE0		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_SDCE1__EPDC_SDCE1		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_GDCLK__EPDC_GDCLK		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_GDOE__EPDC_GDOE		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_GDRL__EPDC_GDRL		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_GDSP__EPDC_GDSP		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_BDR0__EPDC_BDR0		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-	MX7D_PAD_EPDC_BDR1__EPDC_BDR1		| MUX_PAD_CTRL(EPDC_PAD_CTRL),
-};
-
-static iomux_v3_cfg_t const epdc_disable_pads[] = {
-	MX7D_PAD_EPDC_DATA00__GPIO2_IO0,
-	MX7D_PAD_EPDC_DATA01__GPIO2_IO1,
-	MX7D_PAD_EPDC_DATA02__GPIO2_IO2,
-	MX7D_PAD_EPDC_DATA03__GPIO2_IO3,
-	MX7D_PAD_EPDC_DATA04__GPIO2_IO4,
-	MX7D_PAD_EPDC_DATA05__GPIO2_IO5,
-	MX7D_PAD_EPDC_DATA06__GPIO2_IO6,
-	MX7D_PAD_EPDC_DATA07__GPIO2_IO7,
-	MX7D_PAD_EPDC_SDCLK__GPIO2_IO16,
-	MX7D_PAD_EPDC_SDLE__GPIO2_IO17,
-	MX7D_PAD_EPDC_SDOE__GPIO2_IO18,
-	MX7D_PAD_EPDC_SDSHR__GPIO2_IO19,
-	MX7D_PAD_EPDC_SDCE0__GPIO2_IO20,
-	MX7D_PAD_EPDC_SDCE1__GPIO2_IO21,
-	MX7D_PAD_EPDC_GDCLK__GPIO2_IO24,
-	MX7D_PAD_EPDC_GDOE__GPIO2_IO25,
-	MX7D_PAD_EPDC_GDRL__GPIO2_IO26,
-	MX7D_PAD_EPDC_GDSP__GPIO2_IO27,
-	MX7D_PAD_EPDC_BDR0__GPIO2_IO28,
-	MX7D_PAD_EPDC_BDR1__GPIO2_IO29,
-};
-
-vidinfo_t panel_info = {
-	.vl_refresh = 85,
-	.vl_col = 1024,
-	.vl_row = 758,
-	.vl_pixclock = 40000000,
-	.vl_left_margin = 12,
-	.vl_right_margin = 76,
-	.vl_upper_margin = 4,
-	.vl_lower_margin = 5,
-	.vl_hsync = 12,
-	.vl_vsync = 2,
-	.vl_sync = 0,
-	.vl_mode = 0,
-	.vl_flag = 0,
-	.vl_bpix = 3,
-	.cmap = 0,
-};
-
-struct epdc_timing_params panel_timings = {
-	.vscan_holdoff = 4,
-	.sdoed_width = 10,
-	.sdoed_delay = 20,
-	.sdoez_width = 10,
-	.sdoez_delay = 20,
-	.gdclk_hp_offs = 524,
-	.gdsp_offs = 327,
-	.gdoe_offs = 0,
-	.gdclk_offs = 19,
-	.num_ce = 1,
-};
-
-static void setup_epdc_power(void)
-{
-	/* IOMUX_GPR1: bit30: Disable On-chip RAM EPDC Function */
-	struct iomuxc_gpr_base_regs *const iomuxc_gpr_regs
-		= (struct iomuxc_gpr_base_regs *) IOMUXC_GPR_BASE_ADDR;
-
-	clrsetbits_le32(&iomuxc_gpr_regs->gpr[1],
-		IOMUXC_GPR_GPR1_GPR_ENABLE_OCRAM_EPDC_MASK, 0);
-
-	/* Setup epdc voltage */
-
-	/* EPDC_PWRSTAT - GPIO2[31] for PWR_GOOD status */
-	imx_iomux_v3_setup_pad(MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31 |
-				MUX_PAD_CTRL(EPDC_PAD_CTRL));
-	gpio_direction_input(IMX_GPIO_NR(2, 31));
-
-	/* EPDC_VCOM0 - GPIO4[14] for VCOM control */
-	imx_iomux_v3_setup_pad(MX7D_PAD_I2C4_SCL__GPIO4_IO14 |
-				MUX_PAD_CTRL(EPDC_PAD_CTRL));
-
-	/* Set as output */
-	gpio_direction_output(IMX_GPIO_NR(4, 14), 1);
-
-	/* EPDC_PWRWAKEUP - GPIO2[23] for EPD PMIC WAKEUP */
-	imx_iomux_v3_setup_pad(MX7D_PAD_EPDC_SDCE3__GPIO2_IO23 |
-				MUX_PAD_CTRL(EPDC_PAD_CTRL));
-	/* Set as output */
-	gpio_direction_output(IMX_GPIO_NR(2, 23), 1);
-
-	/* EPDC_PWRCTRL0 - GPIO2[30] for EPD PWR CTL0 */
-	imx_iomux_v3_setup_pad(MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30 |
-				MUX_PAD_CTRL(EPDC_PAD_CTRL));
-	/* Set as output */
-	gpio_direction_output(IMX_GPIO_NR(2, 30), 1);
-}
-
-static void epdc_enable_pins(void)
-{
-	/* epdc iomux settings */
-	imx_iomux_v3_setup_multiple_pads(epdc_enable_pads,
-				ARRAY_SIZE(epdc_enable_pads));
-}
-
-static void epdc_disable_pins(void)
-{
-	/* Configure MUX settings for EPDC pins to GPIO  and drive to 0 */
-	imx_iomux_v3_setup_multiple_pads(epdc_disable_pads,
-				ARRAY_SIZE(epdc_disable_pads));
-}
-
-static void setup_epdc(void)
-{
-	/*** epdc Maxim PMIC settings ***/
-
-	/* EPDC_PWRSTAT - GPIO2[31] for PWR_GOOD status */
-	imx_iomux_v3_setup_pad(MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31 |
-				MUX_PAD_CTRL(EPDC_PAD_CTRL));
-
-	/* EPDC_VCOM0 - GPIO4[14] for VCOM control */
-	imx_iomux_v3_setup_pad(MX7D_PAD_I2C4_SCL__GPIO4_IO14 |
-				MUX_PAD_CTRL(EPDC_PAD_CTRL));
-
-	/* EPDC_PWRWAKEUP - GPIO4[23] for EPD PMIC WAKEUP */
-	imx_iomux_v3_setup_pad(MX7D_PAD_EPDC_SDCE3__GPIO2_IO23 |
-				MUX_PAD_CTRL(EPDC_PAD_CTRL));
-
-	/* EPDC_PWRCTRL0 - GPIO4[20] for EPD PWR CTL0 */
-	imx_iomux_v3_setup_pad(MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30 |
-				MUX_PAD_CTRL(EPDC_PAD_CTRL));
-
-	/* Set pixel clock rates for EPDC in clock.c */
-
-	panel_info.epdc_data.wv_modes.mode_init = 0;
-	panel_info.epdc_data.wv_modes.mode_du = 1;
-	panel_info.epdc_data.wv_modes.mode_gc4 = 3;
-	panel_info.epdc_data.wv_modes.mode_gc8 = 2;
-	panel_info.epdc_data.wv_modes.mode_gc16 = 2;
-	panel_info.epdc_data.wv_modes.mode_gc32 = 2;
-
-	panel_info.epdc_data.epdc_timings = panel_timings;
-
-	setup_epdc_power();
-}
-
-void epdc_power_on(void)
-{
-	unsigned int reg;
-	struct gpio_regs *gpio_regs = (struct gpio_regs *)GPIO2_BASE_ADDR;
-
-	/* Set EPD_PWR_CTL0 to high - enable EINK_VDD (3.15) */
-	gpio_set_value(IMX_GPIO_NR(2, 30), 1);
-	udelay(1000);
-
-	/* Enable epdc signal pin */
-	epdc_enable_pins();
-
-	/* Set PMIC Wakeup to high - enable Display power */
-	gpio_set_value(IMX_GPIO_NR(2, 23), 1);
-
-	/* Wait for PWRGOOD == 1 */
-	while (1) {
-		reg = readl(&gpio_regs->gpio_psr);
-		if (!(reg & (1 << 31)))
-			break;
-
-		udelay(100);
-	}
-
-	/* Enable VCOM */
-	gpio_set_value(IMX_GPIO_NR(4, 14), 1);
-
-	udelay(500);
-}
-
-void epdc_power_off(void)
-{
-	/* Set PMIC Wakeup to low - disable Display power */
-	gpio_set_value(IMX_GPIO_NR(2, 23), 0);
-
-	/* Disable VCOM */
-	gpio_set_value(IMX_GPIO_NR(4, 14), 0);
-
-	epdc_disable_pins();
-
-	/* Set EPD_PWR_CTL0 to low - disable EINK_VDD (3.15) */
-	gpio_set_value(IMX_GPIO_NR(2, 30), 0);
-}
-#endif
-
-#ifdef CONFIG_USB_EHCI_MX7
-static iomux_v3_cfg_t const usb_otg1_pads[] = {
-	MX7D_PAD_GPIO1_IO05__USB_OTG1_PWR | MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-
-static iomux_v3_cfg_t const usb_otg2_pads[] = {
-	MX7D_PAD_UART3_CTS_B__USB_OTG2_PWR | MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-
-/* On RevB board, the GPIO_IO07 is muxed for OTG2 PWR */
-iomux_v3_cfg_t const usb_otg2_revB_pads[] = {
-	MX7D_PAD_GPIO1_IO07__USB_OTG2_PWR | MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-
-static void setup_usb(void)
-{
-	imx_iomux_v3_setup_multiple_pads(usb_otg1_pads,
-						 ARRAY_SIZE(usb_otg1_pads));
-
-	if (mx7sabre_rev() >= BOARD_REV_B)
-		imx_iomux_v3_setup_multiple_pads(usb_otg2_revB_pads,
-						 ARRAY_SIZE(usb_otg2_revB_pads));
-	else
-		imx_iomux_v3_setup_multiple_pads(usb_otg2_pads,
-						 ARRAY_SIZE(usb_otg2_pads));
-}
-
-int board_usb_phy_mode(int port)
-{
-	if (port == 0)
-		return usb_phy_mode(port);
-	else
-		return USB_INIT_HOST;
-}
-#endif
-
-int board_early_init_f(void)
-{
-	setup_iomux_uart();
-
-#ifdef CONFIG_SYS_I2C_MXC
-	setup_i2c(0, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info1);
-	setup_i2c(2, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info3);
-#endif
-
-#ifdef CONFIG_USB_EHCI_MX7
-	setup_usb();
-#endif
-
-	return 0;
-}
-
-#ifdef CONFIG_PCIE_RESET
-void setup_iomux_pcie()
-{
-	imx_iomux_v3_setup_pad(IOMUX_PCIE_RESET| MUX_PAD_CTRL(NO_PAD_CTRL));
-        gpio_direction_output(PCIE_RESET,0);
-/*
-	udelay(500);
-	gpio_direction_output(PCIE_RESET,1);
-*/
-}
-#endif
-
-#ifdef CONFIG_ADVANTECH_MX7
-static iomux_v3_cfg_t const bootselect_pads[] = {
-	MX7D_PAD_LCD_DATA11__GPIO3_IO16	| MUX_PAD_CTRL(NO_PAD_CTRL),
-	MX7D_PAD_LCD_DATA12__GPIO3_IO17 | MUX_PAD_CTRL(NO_PAD_CTRL),
-	MX7D_PAD_LCD_DATA13__GPIO3_IO18 | MUX_PAD_CTRL(NO_PAD_CTRL),
-	MX7D_PAD_LCD_DATA14__GPIO3_IO19 | MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-
-int boot_select_init(void)
-{
-	/* Set the iomux */
-	imx_iomux_v3_setup_multiple_pads(bootselect_pads, ARRAY_SIZE(bootselect_pads));
-
-	gpio_request(SABRESD_NANDF_CS1, "Board_CS1");
-	gpio_direction_input(SABRESD_NANDF_CS1);
-
-	gpio_request(SABRESD_NANDF_CS2, "Board_CS2");
-	gpio_direction_input(SABRESD_NANDF_CS2);
-
-	gpio_request(SABRESD_NANDF_CS3, "Board_CS3");
-	gpio_direction_input(SABRESD_NANDF_CS3);
-
-	gpio_request(SABRESD_NANDF_CS4, "Board_CS4");
-	gpio_direction_input(SABRESD_NANDF_CS4);
-
-	return 0;
-}
-#endif
-
-int board_init(void)
-{
-	/* address of boot parameters */
-	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
-
-#ifdef CONFIG_ADVANTECH_MX7
-	/* set reset_cb output high */
-	imx_iomux_v3_setup_multiple_pads(reset_cb_pads, ARRAY_SIZE(reset_cb_pads));
-	gpio_direction_output(RESET_CB_GPIO, 1);
-
-	boot_select_init();
-#else
-#ifdef CONFIG_MXC_EPDC
-	imx_iomux_v3_setup_multiple_pads(iox_pads, ARRAY_SIZE(iox_pads));
-	iox74lv_init();
-#endif
-
-#endif /* CONFIG_ADVANTECH_MX7 */
-
-#if defined (CONFIG_ADVANTECH_MX7) && defined(CONFIG_PCIE_RESET)
-	setup_iomux_pcie();
-#endif
-
-#ifdef CONFIG_FEC_MXC
-	setup_fec(CONFIG_FEC_ENET_DEV);
-#endif
-
-#ifdef CONFIG_NAND_MXS
-	setup_gpmi_nand();
-#endif
-
-#ifdef CONFIG_FSL_QSPI
-	board_qspi_init();
-#endif
-
-#ifdef CONFIG_MXC_EPDC
-	if (mx7sabre_rev() >= BOARD_REV_B) {
-		/*  On RevB, GPIO1_IO04 is used for ENET2 EN,
-		*  so set its output to high to isolate the ENET2 signals for EPDC
-		*/
-		imx_iomux_v3_setup_multiple_pads(fec2_en_pads,
-			ARRAY_SIZE(fec2_en_pads));
-		gpio_direction_output(IMX_GPIO_NR(1, 4), 1);
-	} else {
-		qn_output[5] = qn_disable;
-		iox74lv_set(5);
-	}
-	setup_epdc();
-#endif
-
-	return 0;
-}
-
-#ifdef CONFIG_CMD_BMODE
-static const struct boot_mode board_boot_modes[] = {
-	/* 4 bit bus width */
-	{"sd1", MAKE_CFGVAL(0x10, 0x10, 0x00, 0x00)},
-	{"emmc", MAKE_CFGVAL(0x10, 0x2a, 0x00, 0x00)},
-	/* TODO: Nand */
-	{"qspi", MAKE_CFGVAL(0x00, 0x40, 0x00, 0x00)},
-	{NULL,   0},
-};
-#endif
-
-#ifdef CONFIG_POWER
-#define I2C_PMIC	0
-int power_init_board(void)
-{
-	struct pmic *p;
-	int ret;
-	unsigned int reg, rev_id;
-
-	ret = power_pfuze3000_init(I2C_PMIC);
-	if (ret)
-		return ret;
-
-	p = pmic_get("PFUZE3000");
-	ret = pmic_probe(p);
-	if (ret)
-		return ret;
-
-	pmic_reg_read(p, PFUZE3000_DEVICEID, &reg);
-	pmic_reg_read(p, PFUZE3000_REVID, &rev_id);
-	printf("PMIC: PFUZE3000 DEV_ID=0x%x REV_ID=0x%x\n", reg, rev_id);
-
-	/* disable Low Power Mode during standby mode */
-	pmic_reg_read(p, PFUZE3000_LDOGCTL, &reg);
-	reg |= 0x1;
-	pmic_reg_write(p, PFUZE3000_LDOGCTL, reg);
-
-	/* SW1A/1B mode set to APS/APS */
-	reg = 0x8;
-	pmic_reg_write(p, PFUZE3000_SW1AMODE, reg);
-	pmic_reg_write(p, PFUZE3000_SW1BMODE, reg);
-
-	/* SW1A/1B standby voltage set to 0.975V */
-	reg = 0xb;
-	pmic_reg_write(p, PFUZE3000_SW1ASTBY, reg);
-	pmic_reg_write(p, PFUZE3000_SW1BSTBY, reg);
-
-	/* decrease SW1B normal voltage to 0.975V */
-	pmic_reg_read(p, PFUZE3000_SW1BVOLT, &reg);
-	reg &= ~0x1f;
-	reg |= PFUZE3000_SW1AB_SETP(975);
-	pmic_reg_write(p, PFUZE3000_SW1BVOLT, reg);
-
-	return 0;
-}
-#endif
-
-int board_late_init(void)
-{
-	struct wdog_regs *wdog = (struct wdog_regs *)WDOG1_BASE_ADDR;
-#ifdef CONFIG_CMD_BMODE
-	add_board_boot_modes(board_boot_modes);
-#endif
-
-#ifdef CONFIG_ENV_IS_IN_MMC
-	board_late_mmc_env_init();
-#endif
-
-	imx_iomux_v3_setup_multiple_pads(wdog_pads, ARRAY_SIZE(wdog_pads));
-
-	set_wdog_reset(wdog);
-
-	return 0;
-}
-
-int checkboard(void)
-{
-	int rev = mx7sabre_rev();
-	char *revname;
-
-	switch (rev) {
-	case BOARD_REV_C:
-		revname = "C";
-		break;
-	case BOARD_REV_B:
-		revname = "B";
-		break;
-	case BOARD_REV_A:
-	default:
-		revname = "A";
-		break;
-	}
-
-	printf("Board: i.MX7D SABRESD Rev%s\n", revname);
-
-	return 0;
-}
-
-#ifdef CONFIG_FSL_FASTBOOT
-void board_fastboot_setup(void)
-{
-	switch (get_boot_device()) {
-#if defined(CONFIG_FASTBOOT_STORAGE_MMC)
-	case SD1_BOOT:
-	case MMC1_BOOT:
-		if (!getenv("fastboot_dev"))
-			setenv("fastboot_dev", "mmc0");
-		if (!getenv("bootcmd"))
-			setenv("bootcmd", "boota mmc0");
-		break;
-	case SD3_BOOT:
-	case MMC3_BOOT:
-		if (!getenv("fastboot_dev"))
-			setenv("fastboot_dev", "mmc1");
-		if (!getenv("bootcmd"))
-			setenv("bootcmd", "boota mmc1");
-		break;
-#endif /*CONFIG_FASTBOOT_STORAGE_MMC*/
-	default:
-		printf("unsupported boot devices\n");
-		break;
-	}
-}
-
-#ifdef CONFIG_ANDROID_RECOVERY
-
-/* Use S3 button for recovery key */
-#define GPIO_VOL_DN_KEY IMX_GPIO_NR(5, 10)
-iomux_v3_cfg_t const recovery_key_pads[] = {
-	(MX7D_PAD_SD2_WP__GPIO5_IO10 | MUX_PAD_CTRL(BUTTON_PAD_CTRL)),
-};
-
-int check_recovery_cmd_file(void)
-{
-	int button_pressed = 0;
-	int recovery_mode = 0;
-
-	recovery_mode = recovery_check_and_clean_flag();
-
-	/* Check Recovery Combo Button press or not. */
-	imx_iomux_v3_setup_multiple_pads(recovery_key_pads,
-		ARRAY_SIZE(recovery_key_pads));
-
-	gpio_direction_input(GPIO_VOL_DN_KEY);
-
-	if (gpio_get_value(GPIO_VOL_DN_KEY) == 0) { /* VOL_DN key is low assert */
-		button_pressed = 1;
-		printf("Recovery key pressed\n");
-	}
-
-	return recovery_mode || button_pressed;
-}
-
-void board_recovery_setup(void)
-{
-	int bootdev = get_boot_device();
-
-	switch (bootdev) {
-#if defined(CONFIG_FASTBOOT_STORAGE_MMC)
-	case SD1_BOOT:
-	case MMC1_BOOT:
-		if (!getenv("bootcmd_android_recovery"))
-			setenv("bootcmd_android_recovery", "boota mmc0 recovery");
-		break;
-	case SD3_BOOT:
-	case MMC3_BOOT:
-		if (!getenv("bootcmd_android_recovery"))
-			setenv("bootcmd_android_recovery", "boota mmc1 recovery");
-		break;
-#endif /*CONFIG_FASTBOOT_STORAGE_MMC*/
-	default:
-		printf("Unsupported bootup device for recovery: dev: %d\n",
-			bootdev);
-		return;
-	}
-
-	printf("setup env for recovery..\n");
-	setenv("bootcmd", "run bootcmd_android_recovery");
-}
-#endif /*CONFIG_ANDROID_RECOVERY*/
-
-#endif /*CONFIG_FSL_FASTBOOT*/
-
diff --git a/board/freescale/mx7dadvantech/plugin.S b/board/freescale/mx7dadvantech/plugin.S
deleted file mode 100644
index 2dce883..0000000
--- a/board/freescale/mx7dadvantech/plugin.S
+++ /dev/null
@@ -1,227 +0,0 @@
-/*
- * Copyright (C) 2014-2016 Freescale Semiconductor, Inc.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#include <config.h>
-
-/* DDR script */
-.macro imx7d_ddrphy_latency_setting
-	ldr r2, =ANATOP_BASE_ADDR
-	ldr r3, [r2, #0x800]
-	and r3, r3, #0xFF
-	cmp r3, #0x11
-	bne NO_DELAY
-
-	/*TO 1.1*/
-	ldr r1, =0x00000dee
-	str r1, [r0, #0x9c]
-	ldr r1, =0x18181818
-	str r1, [r0, #0x7c]
-	ldr r1, =0x18181818
-	str r1, [r0, #0x80]
-	ldr r1, =0x40401818
-	str r1, [r0, #0x84]
-	ldr r1, =0x00000040
-	str r1, [r0, #0x88]
-	ldr r1, =0x40404040
-	str r1, [r0, #0x6c]
-	b TUNE_END
-
-NO_DELAY:
-	/*TO 1.0*/
-	ldr r1, =0x00000d6e
-	str r1, [r0, #0x9c]
-
-TUNE_END:
-.endm
-
-.macro imx7d_ddr_freq_setting
-	ldr r2, =ANATOP_BASE_ADDR
-	ldr r3, [r2, #0x800]
-	and r3, r3, #0xFF
-	cmp r3, #0x11
-	bne FREQ_DEFAULT_533
-
-	/* Change to 400Mhz for TO1.1 */
-	ldr r0, =ANATOP_BASE_ADDR
-	ldr r1, =0x70
-	ldr r2, =0x00703021
-	str r2, [r0, r1]
-	ldr r1, =0x90
-	ldr r2, =0x0
-	str r2, [r0, r1]
-	ldr r1, =0x70
-	ldr r2, =0x00603021
-	str r2, [r0, r1]
-
-	ldr r3, =0x80000000
-wait_lock:
-	ldr r2, [r0, r1]
-	and r2, r3
-	cmp r2, r3
-	bne wait_lock
-
-	ldr r0, =CCM_BASE_ADDR
-	ldr r1, =0x9880
-	ldr r2, =0x1
-	str r2, [r0, r1]
-
-FREQ_DEFAULT_533:
-.endm
-
-.macro imx7d_sabresd_ddr_setting
-	imx7d_ddr_freq_setting
-
-	/* Configure ocram_epdc */
-	ldr r0, =IOMUXC_GPR_BASE_ADDR
-	ldr r1, =0x4f400005
-	str r1, [r0, #0x4]
-
-	/* clear/set bit30 of SNVS_MISC_CTRL to ensure exit from ddr retention */
-	ldr r0, =ANATOP_BASE_ADDR
-	ldr r1, =(0x1 << 30)
-	str r1, [r0, #0x388]
-	str r1, [r0, #0x384]
-
-	ldr r0, =SRC_BASE_ADDR
-	ldr r1, =0x2
-	ldr r2, =0x1000
-	str r1, [r0, r2]
-
-	ldr r0, =DDRC_IPS_BASE_ADDR
-	ldr r1, =0x01040001
-	str r1, [r0]
-	ldr r1, =0x80400003
-	str r1, [r0, #0x1a0]
-	ldr r1, =0x00100020
-	str r1, [r0, #0x1a4]
-	ldr r1, =0x80100004
-	str r1, [r0, #0x1a8]
-	ldr r1, =0x00400046
-	str r1, [r0, #0x64]
-	ldr r1, =0x1
-	str r1, [r0, #0x490]
-	ldr r1, =0x00020001
-	str r1, [r0, #0xd0]
-	ldr r1, =0x00690000
-	str r1, [r0, #0xd4]
-	ldr r1, =0x09300004
-	str r1, [r0, #0xdc]
-	ldr r1, =0x04080000
-	str r1, [r0, #0xe0]
-	ldr r1, =0x00100004
-	str r1, [r0, #0xe4]
-	ldr r1, =0x33f
-	str r1, [r0, #0xf4]
-	ldr r1, =0x09081109
-	str r1, [r0, #0x100]
-	ldr r1, =0x0007020d
-	str r1, [r0, #0x104]
-	ldr r1, =0x03040407
-	str r1, [r0, #0x108]
-	ldr r1, =0x00002006
-	str r1, [r0, #0x10c]
-	ldr r1, =0x04020205
-	str r1, [r0, #0x110]
-	ldr r1, =0x03030202
-	str r1, [r0, #0x114]
-	ldr r1, =0x00000803
-	str r1, [r0, #0x120]
-	ldr r1, =0x00800020
-	str r1, [r0, #0x180]
-	ldr r1, =0x02000100
-	str r1, [r0, #0x184]
-	ldr r1, =0x02098204
-	str r1, [r0, #0x190]
-	ldr r1, =0x00030303
-	str r1, [r0, #0x194]
-
-	ldr r1, =0x00000016
-	str r1, [r0, #0x200]
-	ldr r1, =0x00171717
-	str r1, [r0, #0x204]
-	ldr r1, =0x04040404
-	str r1, [r0, #0x214]
-	ldr r1, =0x0f040404
-	str r1, [r0, #0x218]
-
-	ldr r1, =0x06000604
-	str r1, [r0, #0x240]
-	ldr r1, =0x00000001
-	str r1, [r0, #0x244]
-
-	ldr r0, =SRC_BASE_ADDR
-	mov r1, #0x0
-	ldr r2, =0x1000
-	str r1, [r0, r2]
-
-	ldr r0, =DDRPHY_IPS_BASE_ADDR
-	ldr r1, =0x17420f40
-	str r1, [r0]
-	ldr r1, =0x10210100
-	str r1, [r0, #0x4]
-	ldr r1, =0x00060807
-	str r1, [r0, #0x10]
-	ldr r1, =0x1010007e
-	str r1, [r0, #0xb0]
-	imx7d_ddrphy_latency_setting
-	ldr r1, =0x08080808
-	str r1, [r0, #0x20]
-	ldr r1, =0x08080808
-	str r1, [r0, #0x30]
-	ldr r1, =0x01000010
-	str r1, [r0, #0x50]
-
-	ldr r1, =0x0e407304
-	str r1, [r0, #0xc0]
-	ldr r1, =0x0e447304
-	str r1, [r0, #0xc0]
-	ldr r1, =0x0e447306
-	str r1, [r0, #0xc0]
-
-wait_zq:
-	ldr r1, [r0, #0xc4]
-	tst r1, #0x1
-	beq wait_zq
-
-	ldr r1, =0x0e447304
-	str r1, [r0, #0xc0]
-	ldr r1, =0x0e407304
-	str r1, [r0, #0xc0]
-
-	ldr r0, =CCM_BASE_ADDR
-	mov r1, #0x0
-	ldr r2, =0x4130
-	str r1, [r0, r2]
-	ldr r0, =IOMUXC_GPR_BASE_ADDR
-	mov r1, #0x178
-	str r1, [r0, #0x20]
-	ldr r0, =CCM_BASE_ADDR
-	mov r1, #0x2
-	ldr r2, =0x4130
-	str r1, [r0, r2]
-	ldr r0, =DDRPHY_IPS_BASE_ADDR
-	ldr r1, =0x0000000f
-	str r1, [r0, #0x18]
-
-	ldr r0, =DDRC_IPS_BASE_ADDR
-wait_stat:
-	ldr r1, [r0, #0x4]
-	tst r1, #0x1
-	beq wait_stat
-.endm
-
-.macro imx7_clock_gating
-.endm
-
-.macro imx7_qos_setting
-.endm
-
-.macro imx7_ddr_setting
-	imx7d_sabresd_ddr_setting
-.endm
-
-/* include the common plugin code here */
-#include <asm/arch/mx7_plugin.S>
diff --git a/cmd/Makefile b/cmd/Makefile
index 67143fd..dfbe93d 100644
--- a/cmd/Makefile
+++ b/cmd/Makefile
@@ -51,6 +51,7 @@ obj-$(CONFIG_SYS_HUSH_PARSER) += exit.o
 obj-$(CONFIG_CMD_EXT4) += ext4.o
 obj-$(CONFIG_CMD_EXT2) += ext2.o
 obj-$(CONFIG_CMD_FAT) += fat.o
+obj-$(CONFIG_CMD_ADVRAMBOOT) += advramboot.o
 obj-$(CONFIG_CMD_FDC) += fdc.o
 obj-$(CONFIG_OF_LIBFDT) += fdt.o
 obj-$(CONFIG_CMD_FITUPD) += fitupd.o
diff --git a/cmd/advramboot.c b/cmd/advramboot.c
new file mode 100644
index 0000000..3413d69
--- /dev/null
+++ b/cmd/advramboot.c
@@ -0,0 +1,85 @@
+/*
+ * (C) Copyright 2018
+ * ji.xu, ji.xu@advantech.com.cn
+ *
+ * License:	GPL-2.0+
+ */
+
+/*
+ * Boot support
+ */
+#include <common.h>
+#include <command.h>
+#include <config.h>
+#include <console.h>
+#include <s_record.h>
+#include <malloc.h>
+#include <mapmem.h>
+#include <net.h>
+#include <ata.h>
+#include <asm/io.h>
+#include <asm/byteorder.h>
+#include <linux/ctype.h>
+#include <linux/stat.h>
+#include <part.h>
+#include <fat.h>
+#include <fs.h>
+#include <ext4fs.h>
+#include <exports.h>
+#include <image.h>
+
+#if defined(CONFIG_CMD_USB) && defined(CONFIG_USB_STORAGE)
+#include <usb.h>
+#endif
+
+int adv_do_ramdisk_boot(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
+{
+	int ret = 0;
+	int expr = 0;
+	char cmd[96] = {0};
+
+	if (argc < 4) {
+		printf("usage:  <interface> <dev[:part]> <addr> <filename>\n");
+		return 0;
+	}
+
+	if (file_exists(argv[1], argv[2], "advupdate.txt", FS_TYPE_ANY)) {
+		if (argv[2][2] == '1') {
+			printf("** Recovery from SD card **\n");
+			if (ret = do_load(cmdtp, flag, argc, argv, FS_TYPE_FAT)) {
+				printf("** Unable to fatload %s %s %s %s **\n", 
+						argv[1], argv[2], argv[3], argv[4]);
+				return ret;
+			}
+		} else if (argv[2][2] == '3') {
+			printf("** Recovery from eMMC **\n");
+			if (ret = do_load(cmdtp, flag, argc, argv, FS_TYPE_EXT)) {
+				printf("** Unable to ext4load %s %s %s %s **\n", 
+						argv[1], argv[2], argv[3], argv[4]);
+				return ret;
+			}
+		}
+	} else {
+		printf("The advupdate.txt was not exist! \n");
+		return -1;
+	}
+
+	strncat(cmd, "/dev/ram0 rw init=/init initrd=", 31);
+	strcat(cmd, argv[3]);
+	strncat(cmd, ",16M rootfstype=ext2 rootwait", 29);
+
+	return setenv("mmcroot", cmd);
+}
+
+
+U_BOOT_CMD(
+	advramboot,	7,	0,	adv_do_ramdisk_boot,
+	"load ramdisk.gz and boot in recovery mode.",
+	"<interface> <dev[:part]> <addr> <filename>\n"
+	"      for example:\n"
+	"      advramboot mmc 0:1 0x524288000 ramdisk.gz\n"
+	"      advramboot mmc 1:3 0x524288000 ramdisk.gz\n"
+);
+
+
+
diff --git a/cmd/test.c b/cmd/test.c
index 7285f75..bd2eaac 100644
--- a/cmd/test.c
+++ b/cmd/test.c
@@ -178,6 +178,7 @@ static int do_test(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
 	expr = !expr;
 
 	debug (": returns %d\n", expr);
+	printf (": returns %d\n", expr);
 
 	return expr;
 }
diff --git a/common/autoboot.c b/common/autoboot.c
index 0e4336c..06b544d 100644
--- a/common/autoboot.c
+++ b/common/autoboot.c
@@ -306,28 +306,13 @@ static void process_fdt_options(const void *blob)
 #endif /* CONFIG_OF_CONTROL && CONFIG_SYS_TEXT_BASE */
 }
 
-#if defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)
-static int is_normal_mode_boot()
-{
-	int dev = (*(int *)0x22200000); /* normal boot mode */
-	unsigned int ddr_bit = *(unsigned int *)0x22500000;
-
-	if((dev > 0) && (dev <= 6)) {
-		/* reference spl_board_init() */
-		if((ddr_bit == 32) || (ddr_bit == 64))
-			return 1; /* normal mode booting */
-		else
-			return 0; /* recovery mode booting */
-	} else {
-		return 0; /* recovery mode booting */
-	}
-}
-#endif
-
 const char *bootdelay_process(void)
 {
 	char *s;
 	int bootdelay;
+#if defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)
+	int dev = (*(int *)0x22200000);
+#endif
 
 #ifdef CONFIG_BOOTCOUNT_LIMIT
 	unsigned long bootcount = 0;
@@ -347,18 +332,23 @@ const char *bootdelay_process(void)
 
 #ifdef is_boot_from_usb
 #if defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)
-	if(!is_normal_mode_boot() && is_boot_from_usb()) {
-#else
-	if (is_boot_from_usb()) {
-#endif
-		disconnect_from_pc();
-		printf("Boot from USB for mfgtools\n");
-		bootdelay = 0;
-		set_default_env("Use default environment for \
-				 mfgtools\n");
+	/* [1]dev=6 --> USB boot. [2]dev > 6 --> OTG port: upgrade image by mfg tool */
+	if (dev > 6) {
+#endif /*defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)*/
+		if (is_boot_from_usb()) {
+			disconnect_from_pc();
+			printf("Boot from USB for mfgtools\n");
+			bootdelay = 0;
+			set_default_env("Use default environment for \
+					 mfgtools\n");
+		} else {
+			printf("Normal Boot\n");
+		}
+#if defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)
 	} else {
 		printf("Normal Boot\n");
 	}
+#endif /*defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)*/
 #endif /*is_boot_from_usb*/
 
 #ifdef CONFIG_OF_CONTROL
@@ -389,13 +379,16 @@ const char *bootdelay_process(void)
 
 #ifdef is_boot_from_usb
 #if defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)
-	if(!is_normal_mode_boot() && is_boot_from_usb()) {
-#else
-	if (is_boot_from_usb()) {
-#endif
-		s = getenv("bootcmd_mfg");
-		printf("Run bootcmd_mfg: %s\n", s);
+	/* [1]dev=6 --> USB boot. [2]dev > 6 --> OTG port: upgrade image by mfg tool*/
+	if (dev > 6) {
+#endif /*defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)*/
+		if (is_boot_from_usb()) {
+			s = getenv("bootcmd_mfg");
+			printf("Run bootcmd_mfg: %s\n", s);
+		}
+#if defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)
 	}
+#endif /*defined(CONFIG_ADVANTECH) && defined(CONFIG_USB_BOOT)*/
 #endif /*is_boot_from_usb*/
 
 	process_fdt_options(gd->fdt_blob);
diff --git a/common/board_r.c b/common/board_r.c
index 6e1f2c3..d60abbe 100644
--- a/common/board_r.c
+++ b/common/board_r.c
@@ -600,12 +600,9 @@ static int initr_ethaddr(void)
 	return 0;
 }
 
-#if defined(CONFIG_ADVANTECH) || defined(CONFIG_ADVANTECH_MX7)
+#ifdef CONFIG_ADVANTECH
 #define XMK_STR(x)	#x
 #define MK_STR(x)	XMK_STR(x)
-#endif
-
-#ifdef CONFIG_ADVANTECH
 int boardcfg_get_mac(void)
 {
 	int rc = 0;
@@ -886,6 +883,9 @@ int board_set_boot_device(void)
 	// check emmc exists or not
 	emmc_exist = check_emmc_exist();
 
+	/*test*/
+	printf("emmc_exist = %d\n", emmc_exist);
+
 	switch(dev)
 	{
 #ifdef CONFIG_ANDROID_SUPPORT
@@ -1019,48 +1019,6 @@ int board_set_boot_device(void)
 }
 #endif /* CONFIG_ADVANTECH */
 
-#ifdef CONFIG_ADVANTECH_MX7
-int board_set_boot_device_mx7(void)
-{
-	int board_cs1, board_cs2, board_cs3, board_cs4;
-	char buf[256];
-
-	board_cs1 = gpio_get_value(SABRESD_NANDF_CS1);
-	board_cs2 = gpio_get_value(SABRESD_NANDF_CS2);
-	board_cs3 = gpio_get_value(SABRESD_NANDF_CS3);
-	board_cs4 = gpio_get_value(SABRESD_NANDF_CS4);
-
-	printf("Boot_Switch: cs1=%d,cs2=%d,cs3=%d,cs4=%d\n",board_cs1,board_cs2,board_cs3,board_cs4);
-	//--------------------------------------------------------------------------------------------
-
-	if((!board_cs1)&&(!board_cs2)&&(board_cs3)&&(!board_cs4))	//Carrier SD Card//
-	{
-		printf("booting from Carrier SD Card\n");
-		
-	}
-	else if((!board_cs1)&&(board_cs2)&&(!board_cs3)&&(board_cs4))	//eMMC Flash//
-	{
-		printf("booting from eMMC\n");
-		setenv("mmcdev", MK_STR(CONFIG_EMMC_DEV_NUM));
-		sprintf(buf, "/dev/mmcblk0p2 rootwait rw");
-		setenv("mmcroot",buf);
-	}
-	else if((board_cs1)&&(!board_cs2)&&(!board_cs3)&&(!board_cs4))	// QSPI//
-	{
-		printf("booting from QSPI -> kernel boot form EMMC\n");
-		setenv("mmcdev", MK_STR(CONFIG_EMMC_DEV_NUM));
-		sprintf(buf, "/dev/mmcblk0p2 rootwait rw");
-		setenv("mmcroot",buf);
-	}
-	else
-	{
-		printf("booting not support\n");
-	}
-
-	return 0;
-}
-#endif /* CONFIG_ADVANTECH_MX7 */
-
 static int run_main_loop(void)
 {
 #ifdef CONFIG_SANDBOX
@@ -1244,9 +1202,6 @@ init_fnc_t init_sequence_r[] = {
 #ifdef CONFIG_ADVANTECH
 	board_set_boot_device,
 #endif
-#ifdef CONFIG_ADVANTECH_MX7
-	board_set_boot_device_mx7,
-#endif
 #ifdef CONFIG_FSL_FASTBOOT
 	initr_fastboot_setup,
 #endif
diff --git a/common/spl/spl_advantech.c b/common/spl/spl_advantech.c
index 2fb524b..8a7871b 100755
--- a/common/spl/spl_advantech.c
+++ b/common/spl/spl_advantech.c
@@ -159,10 +159,6 @@ void board_init_r(gd_t *dummy1, ulong dummy2)
 	u32 boot_device;
 	debug(">>spl:board_init_r()\n");
 
-#ifdef CONFIG_RESET_OUT
-	reset_init();
-#endif
-
 #if defined(CONFIG_SYS_SPL_MALLOC_START)
 	mem_malloc_init(CONFIG_SYS_SPL_MALLOC_START,
 			CONFIG_SYS_SPL_MALLOC_SIZE);
diff --git a/configs/mx6dlrom5420b1_2G_defconfig b/configs/mx6dlrom5420b1_2G_defconfig
deleted file mode 100755
index 50b5e72..0000000
--- a/configs/mx6dlrom5420b1_2G_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6dlrom5420b1_4x_IM4G16D3FABG-125_1410025137-01.cfg,SPL,MX6DL,SYS_USE_SPINOR"
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6ROM5420B1_2G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6dlrsb3430a1_1G_defconfig b/configs/mx6dlrsb3430a1_1G_defconfig
deleted file mode 100755
index 763eb0b..0000000
--- a/configs/mx6dlrsb3430a1_1G_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01.cfg,SPL,MX6DL,SYS_USE_SPINOR"
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6RSB3430A1_1G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6dlrsb4411a1_2G_defconfig b/configs/mx6dlrsb4411a1_2G_defconfig
deleted file mode 100755
index b24d215..0000000
--- a/configs/mx6dlrsb4411a1_2G_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6dlrsb4411a1_4x_IM4G16D3FABG-125_1410025137-01.cfg,SPL,MX6DL,SYS_USE_SPINOR"
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6RSB4411A1_2G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6dltpc71wn10pa_1G_defconfig b/configs/mx6dltpc71wn10pa_1G_defconfig
new file mode 100644
index 0000000..bdcbbec
--- /dev/null
+++ b/configs/mx6dltpc71wn10pa_1G_defconfig
@@ -0,0 +1,6 @@
+CONFIG_SPL=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6tpc71wn10pa_4x_K4B2G1646Q-BCK0_1410024420-01.cfg,SPL,MX6DL,SYS_USE_SPINOR"
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_TARGET_MX6TPC71WN10PA_1G=y
+CONFIG_CMD_GPIO=y
diff --git a/configs/mx6dlwise710a1_1G_defconfig b/configs/mx6dlwise710a1_1G_defconfig
new file mode 100644
index 0000000..7ec1446
--- /dev/null
+++ b/configs/mx6dlwise710a1_1G_defconfig
@@ -0,0 +1,6 @@
+CONFIG_SPL=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6dlwise710a1_4x_K4B2G1646Q-BCK0_1410024420-01.cfg,SPL,MX6DL,SYS_USE_SPINOR"
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_TARGET_MX6WISE710A1_1G=y
+CONFIG_CMD_GPIO=y
diff --git a/configs/mx6qebcgf66a1_2G_defconfig b/configs/mx6qebcgf66a1_2G_defconfig
deleted file mode 100755
index 933aa4c..0000000
--- a/configs/mx6qebcgf66a1_2G_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6qrsb6410_4x_IM4G16D3FABG-125_1410025137-01.cfg,SPL,MX6Q,SYS_USE_SPINOR"
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6EBCGF66A1_2G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6qebcjf02a1_1G_defconfig b/configs/mx6qebcjf02a1_1G_defconfig
deleted file mode 100755
index 70f13d5..0000000
--- a/configs/mx6qebcjf02a1_1G_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6qebcjf02a1_4x_MT41K128M16JT-125_1410022609-01.cfg,SPL,MX6Q,SYS_USE_SPINOR"
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6EBCJF02A1_1G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6qepcrs200a1_1G_defconfig b/configs/mx6qepcrs200a1_1G_defconfig
deleted file mode 100755
index a4501f2..0000000
--- a/configs/mx6qepcrs200a1_1G_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6qrsb4411a1_4x_MT41K128M16JT-125_1410022609-01.cfg,SPL,MX6Q,SYS_USE_SPINOR"
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6EPCRS200A1_1G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6qepcrs200a1android_1G_defconfig b/configs/mx6qepcrs200a1android_1G_defconfig
deleted file mode 100755
index ce38f82..0000000
--- a/configs/mx6qepcrs200a1android_1G_defconfig
+++ /dev/null
@@ -1,5 +0,0 @@
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6qrsb4411a1_4x_MT41K128M16JT-125_1410022609-01.cfg,MX6Q,SYS_USE_SPINOR,ANDROID_SUPPORT"
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6EPCRS200A1_1G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6qrom5420b1android_1G_defconfig b/configs/mx6qrom5420b1android_1G_defconfig
deleted file mode 100755
index e4632a5..0000000
--- a/configs/mx6qrom5420b1android_1G_defconfig
+++ /dev/null
@@ -1,5 +0,0 @@
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6qrom5420b1_4x_MT41K128M16JT-125_1410022609-01.cfg,MX6Q,SYS_USE_SPINOR,ANDROID_SUPPORT"
-CONFIG_ARM=y
-CONFIG_TARGET_MX6ROM5420B1_1G=y
-CONFIG_DM=y
-CONFIG_DM_THERMAL=y
diff --git a/configs/mx6qrsb3430a1_1G_defconfig b/configs/mx6qrsb3430a1_1G_defconfig
deleted file mode 100755
index 5d32350..0000000
--- a/configs/mx6qrsb3430a1_1G_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6qrsb3430a1_4x_MT41K128M16JT-125_1410022609-01.cfg,SPL,MX6Q,SYS_USE_SPINOR"
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6RSB3430A1_1G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6qtpc71wn21pa_2G_defconfig b/configs/mx6qtpc71wn21pa_2G_defconfig
new file mode 100644
index 0000000..20bca03
--- /dev/null
+++ b/configs/mx6qtpc71wn21pa_2G_defconfig
@@ -0,0 +1,6 @@
+CONFIG_SPL=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6tpc71wn21pa_4x_IM4G16D3FABG-125_1410025137-01.cfg,SPL,MX6Q,SYS_USE_SPINOR"
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_TARGET_MX6TPC71WN21PA_2G=y
+CONFIG_CMD_GPIO=y
diff --git a/configs/mx6qubc220a1_1G_defconfig b/configs/mx6qubc220a1_1G_defconfig
deleted file mode 100755
index 24b5cfc..0000000
--- a/configs/mx6qubc220a1_1G_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6qubc220a1_4x_MT41K128M16JT-125_1410022609-01.cfg,SPL,MX6Q,SYS_USE_SPINOR"
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6UBC220A1_1G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6soloebcgf06a1_512M_defconfig b/configs/mx6soloebcgf06a1_512M_defconfig
deleted file mode 100755
index e3a24a3..0000000
--- a/configs/mx6soloebcgf06a1_512M_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6soloebcgf06a1_2x_MT41K128M16JT-125_1410022609-01.cfg,SPL,MX6SOLO,SYS_USE_SPINOR,SYS_NOSMP=\"nosmp\""
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6EBCGF06A1_512M=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx6solorom5420b1_1G_defconfig b/configs/mx6solorom5420b1_1G_defconfig
deleted file mode 100755
index f6d6f89..0000000
--- a/configs/mx6solorom5420b1_1G_defconfig
+++ /dev/null
@@ -1,6 +0,0 @@
-CONFIG_SPL=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6advantech/mx6solorom5420b1_2x_IM4G16D3FABG-125_1410025137-01.cfg,SPL,MX6SOLO,SYS_USE_SPINOR,SYS_NOSMP=\"nosmp\""
-CONFIG_ARM=y
-CONFIG_ARCH_MX6=y
-CONFIG_TARGET_MX6ROM5420B1_1G=y
-CONFIG_CMD_GPIO=y
diff --git a/configs/mx7debcrm01a1_2G_IM_defconfig b/configs/mx7debcrm01a1_2G_IM_defconfig
deleted file mode 100644
index 9e36b04..0000000
--- a/configs/mx7debcrm01a1_2G_IM_defconfig
+++ /dev/null
@@ -1,9 +0,0 @@
-CONFIG_ARM=y
-CONFIG_ARCH_MX7=y
-CONFIG_TARGET_MX7DEBCRM01A1_2G=y
-CONFIG_IMX_RDC=y
-CONFIG_IMX_BOOTAUX=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx7dadvantech/EBC-RM01_DDR3L_2GB_2rank_IM4G16D3FABG-125I_20180919_v1_2.cfg,SYS_BOOT_QSPI"
-CONFIG_CMD_GPIO=y
-CONFIG_CMD_DHCP=y
-CONFIG_CMD_PING=y
diff --git a/configs/mx7debcrm01a1_2G_MT_defconfig b/configs/mx7debcrm01a1_2G_MT_defconfig
deleted file mode 100644
index 233750e..0000000
--- a/configs/mx7debcrm01a1_2G_MT_defconfig
+++ /dev/null
@@ -1,9 +0,0 @@
-CONFIG_ARM=y
-CONFIG_ARCH_MX7=y
-CONFIG_TARGET_MX7DEBCRM01A1_2G=y
-CONFIG_IMX_RDC=y
-CONFIG_IMX_BOOTAUX=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx7dadvantech/imximage_mt.cfg"
-CONFIG_CMD_GPIO=y
-CONFIG_CMD_DHCP=y
-CONFIG_CMD_PING=y
diff --git a/drivers/misc/Makefile b/drivers/misc/Makefile
index f2b08ab..9a7b7ef 100644
--- a/drivers/misc/Makefile
+++ b/drivers/misc/Makefile
@@ -43,3 +43,4 @@ obj-$(CONFIG_PCA9551_LED) += pca9551_led.o
 obj-$(CONFIG_RESET) += reset-uclass.o
 obj-$(CONFIG_FSL_DEVICE_DISABLE) += fsl_devdis.o
 obj-$(CONFIG_WINBOND_W83627) += winbond_w83627.o
+obj-$(CONFIG_IMX_PWM) += imx_pwm.o
diff --git a/drivers/misc/imx_pwm.c b/drivers/misc/imx_pwm.c
new file mode 100644
index 0000000..7ca8458
--- /dev/null
+++ b/drivers/misc/imx_pwm.c
@@ -0,0 +1,121 @@
+/*
+ * Porting to u-boot:
+ * Linux IMX PWM driver
+ *
+ * Copyright (C) 2011 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <linux/types.h>
+#include <asm/io.h>
+#include <common.h>
+#include <div64.h>
+#include <asm/imx-common/imx_pwm.h>
+#include <asm/arch/clock.h>
+
+#define MX_PWMCR                 0x00    /* PWM Control Register */
+#define MX_PWMSAR                0x0C    /* PWM Sample Register */
+#define MX_PWMPR                 0x10    /* PWM Period Register */
+#define MX_PWMCR_PRESCALER(x)    (((x - 1) & 0xFFF) << 4)
+#define MX_PWMCR_CLKSRC_IPG_HIGH (2 << 16)
+#define MX_PWMCR_CLKSRC_IPG      (1 << 16)
+#define MX_PWMCR_EN              (1 << 0)
+
+#define MX_PWMCR_STOPEN		(1 << 25)
+#define MX_PWMCR_DOZEEN		(1 << 24)
+#define MX_PWMCR_WAITEN		(1 << 23)
+#define MX_PWMCR_DBGEN		(1 << 22)
+#define MX_PWMCR_CLKSRC_IPG	(1 << 16)
+#define MX_PWMCR_CLKSRC_IPG_32k	(3 << 16)
+
+int imx_pwm_config(struct pwm_device pwm, int duty_ns, int period_ns)
+{
+	unsigned long long c;
+	unsigned long period_cycles, duty_cycles, prescale;
+	u32 cr;
+
+	if (period_ns == 0 || duty_ns > period_ns)
+		return -1;
+
+	pwm.mmio_base = pwm.pwm_id ? (unsigned long)IMX_PWM2_BASE:
+				(unsigned long)IMX_PWM1_BASE;
+
+	if (pwm.pwmo_invert)
+		duty_ns = period_ns - duty_ns;
+
+	c = mxc_get_clock(MXC_IPG_PERCLK);
+	c = c * period_ns;
+	do_div(c, 1000000000);
+	period_cycles = c;
+
+	prescale = period_cycles / 0x10000 + 1;
+
+	period_cycles /= prescale;
+	c = (unsigned long long)period_cycles * duty_ns;
+	do_div(c, period_ns);
+	duty_cycles = c;
+
+	writel(duty_cycles, pwm.mmio_base + MX_PWMSAR);
+	writel(period_cycles, pwm.mmio_base + MX_PWMPR);
+
+	cr = MX_PWMCR_PRESCALER(prescale) |
+		MX_PWMCR_STOPEN | MX_PWMCR_DOZEEN |
+		MX_PWMCR_WAITEN | MX_PWMCR_DBGEN;
+
+	cr |= MX_PWMCR_CLKSRC_IPG_HIGH;
+
+	writel(cr, pwm.mmio_base + MX_PWMCR);
+
+	return 0;
+}
+
+int imx_pwm_enable(struct pwm_device pwm)
+{
+	unsigned long reg;
+	int rc = 0;
+
+	if (pwm.enable_pwm_clk)
+		pwm.enable_pwm_clk();
+
+	pwm.mmio_base = pwm.pwm_id ? (unsigned long)IMX_PWM2_BASE:
+				(unsigned long)IMX_PWM1_BASE;
+
+	reg = readl(pwm.mmio_base + MX_PWMCR);
+	reg |= MX_PWMCR_EN;
+	writel(reg, pwm.mmio_base + MX_PWMCR);
+
+	if (pwm.enable_pwm_pad)
+		pwm.enable_pwm_pad();
+
+	return rc;
+}
+
+int imx_pwm_disable(struct pwm_device pwm)
+{
+	if (pwm.disable_pwm_pad)
+		pwm.disable_pwm_pad();
+
+	pwm.mmio_base = pwm.pwm_id ? (unsigned long)IMX_PWM2_BASE:
+				(unsigned long)IMX_PWM1_BASE;
+
+	writel(0, pwm.mmio_base + MX_PWMCR);
+
+	if (pwm.disable_pwm_clk)
+		pwm.disable_pwm_clk();
+
+	return 0;
+}
diff --git a/drivers/mmc/mmc.c b/drivers/mmc/mmc.c
index ede5d6e..9a7b715 100644
--- a/drivers/mmc/mmc.c
+++ b/drivers/mmc/mmc.c
@@ -179,9 +179,25 @@ struct mmc *find_mmc_device(int dev_num)
 	struct mmc *m;
 	struct list_head *entry;
 
+	/*test*/
+	char *mmc_type;
+
 	list_for_each(entry, &mmc_devices) {
 		m = list_entry(entry, struct mmc, link);
+		
+		/*test*/
+		if (m->has_init)
+			mmc_type = IS_SD(m) ? "SD" : "eMMC";
+		else
+			mmc_type = NULL;
 
+		printf("%s: %d", m->cfg->name, m->block_dev.dev);
+		if (mmc_type)
+			printf(" (%s)", mmc_type);
+		if (entry->next != &mmc_devices) {
+			printf("\n");
+													}
+		
 		if (m->block_dev.dev == dev_num)
 			return m;
 	}
diff --git a/drivers/mtd/spi/imx_spi_nor_m25pxx.c b/drivers/mtd/spi/imx_spi_nor_m25pxx.c
index 726a0db..1a9e5e6 100644
--- a/drivers/mtd/spi/imx_spi_nor_m25pxx.c
+++ b/drivers/mtd/spi/imx_spi_nor_m25pxx.c
@@ -40,6 +40,10 @@ static u8 g_rx_buf[256];
 
 struct imx_spi_flash_params {
 	u32		idcode1;
+#ifdef CONFIG_ADVANTECH
+	u32		idcode2;
+	u32		idcode3;
+#endif
 	u32		block_size;
 	u32		block_count;
 	u32		device_size;
@@ -61,6 +65,10 @@ to_imx_spi_flash(struct spi_flash *flash)
 static const struct imx_spi_flash_params imx_spi_flash_table[] = {
 	{
 		.idcode1		= 0x20,
+#ifdef CONFIG_ADVANTECH
+		.idcode2		= 0x16,
+		.idcode3		= 0xEF,
+#endif
 		.block_size		= SZ_64K,
 		.block_count		= 64,
 		.device_size		= SZ_64K * 64,
@@ -494,7 +502,10 @@ struct spi_flash *spi_flash_probe(unsigned int bus, unsigned int cs, unsigned in
 
 	for (i = 0; i < ARRAY_SIZE(imx_spi_flash_table); ++i) {
 		params = &imx_spi_flash_table[i];
-#ifndef CONFIG_ADVANTECH
+#if defined CONFIG_ADVANTECH
+		if ( params->idcode2 == idcode[2])
+                        if (params->idcode1 == idcode[0] || params->idcode3 == idcode[0])
+#else
 		if (params->idcode1 == idcode[1])
 #endif
 			break;
diff --git a/drivers/mtd/spi/sf_params.c b/drivers/mtd/spi/sf_params.c
index 2ad4c70..4f37e33 100644
--- a/drivers/mtd/spi/sf_params.c
+++ b/drivers/mtd/spi/sf_params.c
@@ -51,10 +51,6 @@ const struct spi_flash_params spi_flash_params_table[] = {
 	{"MX25L25635F",	   0xc22019, 0x0,	64 * 1024,   512, RD_FULL,		     WR_QPP},
 	{"MX25L51235F",	   0xc2201a, 0x0,	64 * 1024,  1024, RD_FULL,		     WR_QPP},
 	{"MX25L12855E",	   0xc22618, 0x0,	64 * 1024,   256, RD_FULL,		     WR_QPP},
-#ifdef CONFIG_ADVANTECH_MX7
-	{"MX66L1G45G",	   0xc2201b, 0x0,	64 * 1024,  2048, RD_FULL,		     WR_QPP},
-	{"MT25QL01GBBB",   0x20ba21, 0x0,	64 * 1024,  2048, RD_FULL,		     WR_QPP},
-#endif
 #endif
 #ifdef CONFIG_SPI_FLASH_SPANSION	/* SPANSION */
 	{"S25FL008A",	   0x010213, 0x0,	64 * 1024,    16, RD_NORM,			  0},
diff --git a/include/configs/mx6_common.h b/include/configs/mx6_common.h
index aa02617..fa058e8 100644
--- a/include/configs/mx6_common.h
+++ b/include/configs/mx6_common.h
@@ -95,6 +95,7 @@ defined(CONFIG_MX6DL)) && !defined(CONFIG_MX6SOLO)
 #define CONFIG_CMD_EXT4
 #define CONFIG_CMD_EXT4_WRITE
 #define CONFIG_CMD_FAT
+#define CONFIG_CMD_ADVRAMBOOT
 
 /* Miscellaneous configurable options */
 #undef CONFIG_CMD_IMLS
diff --git a/include/configs/mx6advantech_common.h b/include/configs/mx6advantech_common.h
index 6d070e4..0cec8d3 100644
--- a/include/configs/mx6advantech_common.h
+++ b/include/configs/mx6advantech_common.h
@@ -16,6 +16,24 @@
 /* uncomment for PLUGIN mode support */
 /* #define CONFIG_USE_PLUGIN */
 
+/* #define CONFIG_USE_PLUGIN */
+/*johnli*/
+#ifdef CONFIG_USE_PLUGIN
+#define CONFIG_PLUGIN_ADD
+ #ifdef CONFIG_PLUGIN_ADD
+    #define  CONFIG_PLL2_CLKO1 /*iomux pll2 to probe*/
+   /* #define CONFIG_PLL2_520 */
+ 	#define CONFIG_PLL2_6M_SSC
+	#ifdef CONFIG_PLL2_6M_SSC
+	   #define CONFIG_PLL2_520_6M_SSC 
+	#endif
+	/*#define CONFIG_PLL2_24M_SSC*/
+     #ifdef CONFIG_PLL2_24M_SSC
+	   #define CONFIG_PLL2_520_24M_SSC 
+	#endif
+   #endif
+ #endif 
+
 #define CONFIG_IMX_THERMAL
 
 /* Size of malloc() pool */
@@ -135,6 +153,8 @@
 	"boot_fdt=try\0" \
 	"ip_dyn=yes\0" \
 	"console=" CONFIG_CONSOLE_DEV "\0" \
+	"com1mode=com1-dbg\0" \
+	"thermaltest=maxcpus=1\0" \
 	"dfuspi=dfu 0 sf 0:0:10000000:0\0" \
 	"dfu_alt_info_spl=spl raw 0x400\0" \
 	"dfu_alt_info_img=u-boot raw 0x10000\0" \
@@ -161,7 +181,7 @@
 	EMMC_ENV	  \
 	"smp=" CONFIG_SYS_NOSMP "\0"\
 	"mmcargs=setenv bootargs console=${console},${baudrate} ${smp} " \
-		"root=${mmcroot} ${bootargs}\0" \
+		"root=${mmcroot} ${com1mode} ${bootargs}\0" \
 	"loadbootscript=" \
 		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
 	"bootscript=echo Running bootscript from mmc ...; " \
diff --git a/include/configs/mx6ebcgf06.h b/include/configs/mx6ebcgf06.h
deleted file mode 100755
index c3875ae..0000000
--- a/include/configs/mx6ebcgf06.h
+++ /dev/null
@@ -1,139 +0,0 @@
-/*
- * Copyright (C) 2012-2016 Freescale Semiconductor, Inc.
- *
- * Configuration settings for the Freescale i.MX6Q SabreSD board.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#ifndef __MX6EBCGF06_CONFIG_H
-#define __MX6EBCGF06_CONFIG_H
-#ifdef CONFIG_SPL
-/*#define CONFIG_SATA_BOOT*/
-#define CONFIG_SPL_LIBCOMMON_SUPPORT
-#define CONFIG_SPL_LIBGENERIC_SUPPORT
-#define CONFIG_SPL_LIBDISK_SUPPORT
-#define CONFIG_SPL_MMC_SUPPORT
-#include "imx6_spl_advantech.h"
-#endif
-
-#define CONFIG_MACH_TYPE	3980
-#define CONFIG_MXC_UART_BASE	UART1_BASE
-#define CONFIG_CONSOLE_DEV		"ttymxc0"
-#define CONFIG_MMCROOT			"/dev/mmcblk0p2"  /* SDHC3 */
-
-#if defined(CONFIG_TARGET_MX6EBCGF06A1_512M)
-#define PHYS_SDRAM_SIZE         (512u * 1024 * 1024)
-#elif defined(CONFIG_TARGET_MX6EBCGF06A1_1G) 
-#define PHYS_SDRAM_SIZE         (1u * 1024 * 1024 * 1024)
-#elif defined(CONFIG_TARGET_MX6EBCGF06A1_2G) 
-#define PHYS_SDRAM_SIZE         (2u * 1024 * 1024 * 1024)
-#endif
-
-#if defined(CONFIG_MX6QP)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6qp-ebcgf06-a1.dtb"
-#elif defined(CONFIG_MX6Q)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6q-ebcgf06-a1.dtb"
-#elif defined(CONFIG_MX6DL)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-ebcgf06-a1.dtb"
-#elif defined(CONFIG_MX6SOLO)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-ebcgf06-a1.dtb"
-#endif
-
-#include "mx6advantech_common.h"
-/* don't use pmic */
-#undef CONFIG_LDO_BYPASS_CHECK
-
-#define CONFIG_SYS_FSL_USDHC_NUM	3
-#define CONFIG_SYS_MMC_ENV_DEV		1	/* SDHC3 */
-#define CONFIG_SYS_MMC_ENV_PART                0       /* user partition */
-
-#ifdef CONFIG_SYS_USE_SPINOR
-#define CONFIG_SF_DEFAULT_CS   1
-#endif
-
-#ifdef CONFIG_CMD_SF
-#ifdef CONFIG_SPI_FLASH_CS
-#undef CONFIG_SPI_FLASH_CS
-#define CONFIG_SPI_FLASH_CS	1
-#endif
-#endif
-
-/* USB Configs */
-#define CONFIG_CMD_USB
-#ifdef CONFIG_CMD_USB
-#define CONFIG_USB_EHCI
-#define CONFIG_USB_EHCI_MX6
-#define CONFIG_USB_STORAGE
-#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
-#define CONFIG_USB_HOST_ETHER
-#define CONFIG_USB_ETHER_ASIX
-#define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
-#define CONFIG_MXC_USB_FLAGS		0
-#define CONFIG_USB_MAX_CONTROLLER_COUNT	1 /* Enabled USB controller number */
-#endif
-
-/*#define CONFIG_SPLASH_SCREEN*/
-/*#define CONFIG_MXC_EPDC*/
-
-/*
- * SPLASH SCREEN Configs
- */
-#ifndef CONFIG_ADVANTECH
-#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
-	/*
-	 * Framebuffer and LCD
-	 */
-	#define CONFIG_CMD_BMP
-	#define CONFIG_LCD
-	#define CONFIG_SYS_CONSOLE_IS_IN_ENV
-	#undef LCD_TEST_PATTERN
-	/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
-	#define LCD_BPP					LCD_MONOCHROME
-	/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
-
-	#define CONFIG_WAVEFORM_BUF_SIZE		0x200000
-#endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
-#endif
-
-/* uncomment for SECURE mode support */
-/* #define CONFIG_SECURE_BOOT */
-
-#ifdef CONFIG_SECURE_BOOT
-#ifndef CONFIG_CSF_SIZE
-#define CONFIG_CSF_SIZE 0x4000
-#endif
-#endif
-
-/* #define CONFIG_MFG_IGNORE_CHECK_SECURE_BOOT */
-
-#define CONFIG_SUPPORT_LVDS
-#ifdef CONFIG_SUPPORT_LVDS
-#define IOMUX_LCD_BKLT_PWM 	MX6_PAD_SD1_DAT3__GPIO1_IO21
-#define IOMUX_LCD_BKLT_EN	MX6_PAD_NANDF_WP_B__GPIO6_IO09
-#define IOMUX_LCD_VDD_EN	MX6_PAD_NANDF_CLE__GPIO6_IO07
-#define LCD_BKLT_PWM 		IMX_GPIO_NR(1, 21)
-#define LCD_BKLT_EN 		IMX_GPIO_NR(6, 9)
-#define LCD_VDD_EN			IMX_GPIO_NR(6, 7)	
-#endif
-
-#define SPI1_CS0                IMX_GPIO_NR(3,19)
-#define IOMUX_SPI_SCLK          MX6_PAD_EIM_D16__ECSPI1_SCLK
-#define IOMUX_SPI_MISO          MX6_PAD_EIM_D17__ECSPI1_MISO
-#define IOMUX_SPI_MOSI          MX6_PAD_EIM_D18__ECSPI1_MOSI
-#define IOMUX_SPI_CS0           MX6_PAD_EIM_D19__ECSPI1_SS1
-
-#define USDHC2_CD_GPIO		IMX_GPIO_NR(2, 2)
-/* #define USDHC3_CD_GPIO		IMX_GPIO_NR(2, 1) */
-/* #define USDHC3_PWREN_GPIO	IMX_GPIO_NR(2, 2) */
-#undef	CONFIG_EMMC_DEV_NUM 
-#define	CONFIG_EMMC_DEV_NUM		1	/* USDHC4 */
-/* #define	CONFIG_CARRIERSD_DEV_NUM	1*/ 	/* USDHC3 */
-
-#define CONFIG_SUPPORT_C8051_SEQUENCE
-
-#undef CONFIG_BOOTDELAY
-#define CONFIG_BOOTDELAY		0
-#define CONFIG_ZERO_BOOTDELAY_CHECK
-
-#endif                         /* __MX6EBCGF06_CONFIG_H */
diff --git a/include/configs/mx6ebcgf66.h b/include/configs/mx6ebcgf66.h
deleted file mode 100755
index 1a8289a..0000000
--- a/include/configs/mx6ebcgf66.h
+++ /dev/null
@@ -1,154 +0,0 @@
-/*
- * Copyright (C) 2012-2016 Freescale Semiconductor, Inc.
- *
- * Configuration settings for the Freescale i.MX6Q SabreSD board.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#ifndef __MX6QSABRESD_CONFIG_H
-#define __MX6QSABRESD_CONFIG_H
-
-#include <asm/arch/imx-regs.h>
-#include <asm/imx-common/gpio.h>
-
-#ifdef CONFIG_SPL
-#define CONFIG_SATA_BOOT
-#define CONFIG_SPL_LIBCOMMON_SUPPORT
-#define CONFIG_SPL_LIBGENERIC_SUPPORT
-#define CONFIG_SPL_LIBDISK_SUPPORT
-#define CONFIG_SPL_MMC_SUPPORT
-#include "imx6_spl_advantech.h"
-#endif
-
-#define CONFIG_MACH_TYPE	3980
-#define CONFIG_MXC_UART_BASE	UART1_BASE
-#define CONFIG_CONSOLE_DEV		"ttymxc0"
-#define CONFIG_MMCROOT			"/dev/mmcblk0p2"  /* SDHC3 */
-
-/* support SATA boot */
-#define CONFIG_SATA_BOOT
-#define CONFIG_SATA_GEN2        0x05919452
-
-#if defined(CONFIG_TARGET_MX6EBCGF66A1_2G)
-#define PHYS_SDRAM_SIZE         (2u * 1024 * 1024 * 1024)
-#endif
-
-#if defined(CONFIG_TARGET_MX6EBCGF66A1_2G)
-#if defined(CONFIG_MX6Q)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6q-ebcgf66-a1.dtb"
-#endif
-#endif
-
-#include "mx6advantech_common.h"
-/* don't use pmic */
-#undef CONFIG_LDO_BYPASS_CHECK
-
-#define CONFIG_SYS_FSL_USDHC_NUM	3
-#define CONFIG_SYS_MMC_ENV_DEV		1	/* SDHC3 */
-#define CONFIG_SYS_MMC_ENV_PART                0       /* user partition */
-
-#ifdef CONFIG_SYS_USE_SPINOR
-#define CONFIG_SF_DEFAULT_CS   1
-#endif
-
-#ifdef CONFIG_CMD_SF
-#ifdef CONFIG_SPI_FLASH_CS
-#undef CONFIG_SPI_FLASH_CS
-#define CONFIG_SPI_FLASH_CS	1
-#endif
-#endif
-
-#undef CONFIG_FEC_MXC_PHYADDR
-#define CONFIG_FEC_MXC_PHYADDR 0
-/*
- * imx6 q/dl/solo pcie would be failed to work properly in kernel, if
- * the pcie module is iniialized/enumerated both in uboot and linux
- * kernel.
- * rootcause:imx6 q/dl/solo pcie don't have the reset mechanism.
- * it is only be RESET by the POR. So, the pcie module only be
- * initialized/enumerated once in one POR.
- * Set to use pcie in kernel defaultly, mask the pcie config here.
- * Remove the mask freely, if the uboot pcie functions, rather than
- * the kernel's, are required.
- */
-/* #define CONFIG_CMD_PCI */
-#ifdef CONFIG_CMD_PCI
-#define CONFIG_PCI
-#define CONFIG_PCI_PNP
-#define CONFIG_PCI_SCAN_SHOW
-#define CONFIG_PCIE_IMX
-#define CONFIG_PCIE_IMX_PERST_GPIO	IMX_GPIO_NR(7, 12)
-#define CONFIG_PCIE_IMX_POWER_GPIO	IMX_GPIO_NR(3, 19)
-#endif
-
-/* USB Configs */
-#define CONFIG_CMD_USB
-#ifdef CONFIG_CMD_USB
-#define CONFIG_USB_EHCI
-#define CONFIG_USB_EHCI_MX6
-#define CONFIG_USB_STORAGE
-#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
-#define CONFIG_USB_HOST_ETHER
-#define CONFIG_USB_ETHER_ASIX
-#define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
-#define CONFIG_MXC_USB_FLAGS		0
-#define CONFIG_USB_MAX_CONTROLLER_COUNT	1 /* Enabled USB controller number */
-#endif
-
-/*#define CONFIG_SPLASH_SCREEN*/
-/*#define CONFIG_MXC_EPDC*/
-
-/*
- * SPLASH SCREEN Configs
- */
-#ifndef CONFIG_ADVANTECH
-#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
-	/*
-	 * Framebuffer and LCD
-	 */
-	#define CONFIG_CMD_BMP
-	#define CONFIG_LCD
-	#define CONFIG_SYS_CONSOLE_IS_IN_ENV
-	#undef LCD_TEST_PATTERN
-	/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
-	#define LCD_BPP					LCD_MONOCHROME
-	/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
-
-	#define CONFIG_WAVEFORM_BUF_SIZE		0x200000
-#endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
-#endif
-
-/* uncomment for SECURE mode support */
-/* #define CONFIG_SECURE_BOOT */
-
-#ifdef CONFIG_SECURE_BOOT
-#ifndef CONFIG_CSF_SIZE
-#define CONFIG_CSF_SIZE 0x4000
-#endif
-#endif
-
-/* #define CONFIG_MFG_IGNORE_CHECK_SECURE_BOOT */
-
-#define CONFIG_SUPPORT_LVDS
-#ifdef CONFIG_SUPPORT_LVDS
-#define IOMUX_LCD_BKLT_PWM 	MX6_PAD_GPIO_9__PWM1_OUT
-#define IOMUX_LCD_BKLT_EN	MX6_PAD_NANDF_WP_B__GPIO6_IO09
-#define IOMUX_LCD_VDD_EN	MX6_PAD_NANDF_CLE__GPIO6_IO07
-#define LCD_BKLT_PWM 		IMX_GPIO_NR(0, 9)
-#define LCD_BKLT_EN 		IMX_GPIO_NR(6, 9)
-#define LCD_VDD_EN 		IMX_GPIO_NR(6, 7)	
-#define LCD_BKLT_EN_INVERT
-#define LCD_VDD_EN_INVERT
-#endif
-
-
-
-#define SPI1_CS0                IMX_GPIO_NR(3,19)
-#define IOMUX_SPI_SCLK          MX6_PAD_EIM_D16__ECSPI1_SCLK
-#define IOMUX_SPI_MISO          MX6_PAD_EIM_D17__ECSPI1_MISO
-#define IOMUX_SPI_MOSI          MX6_PAD_EIM_D18__ECSPI1_MOSI
-#define IOMUX_SPI_CS0           MX6_PAD_EIM_D19__ECSPI1_SS1
-
-#define USDHC2_CD_GPIO          IMX_GPIO_NR(2, 2)
-#endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6ebcjf02.h b/include/configs/mx6ebcjf02.h
deleted file mode 100644
index f166d00..0000000
--- a/include/configs/mx6ebcjf02.h
+++ /dev/null
@@ -1,136 +0,0 @@
-/*
- * Copyright (C) 2012-2016 Freescale Semiconductor, Inc.
- *
- * Configuration settings for the Freescale i.MX6Q SabreSD board.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#ifndef __MX6QSABRESD_CONFIG_H
-#define __MX6QSABRESD_CONFIG_H
-
-#ifdef CONFIG_SPL
-#define CONFIG_SPL_LIBCOMMON_SUPPORT
-#define CONFIG_SPL_MMC_SUPPORT
-#include "imx6_spl_advantech.h"
-#endif
-
-#define CONFIG_MACH_TYPE	3980
-#define CONFIG_MXC_UART_BASE	UART1_BASE
-#define CONFIG_CONSOLE_DEV		"ttymxc0"
-#define CONFIG_MMCROOT			"/dev/mmcblk0p2"  /* SDHC3 */
-
-#if defined(CONFIG_TARGET_MX6EBCJF02A1_512M) 
-#define PHYS_SDRAM_SIZE         (512u * 1024 * 1024)
-#elif defined(CONFIG_TARGET_MX6EBCJF02A1_1G) 
-#define PHYS_SDRAM_SIZE         (1u * 1024 * 1024 * 1024)
-#elif defined(CONFIG_TARGET_MX6EBCJF02A1_2G) 
-#define PHYS_SDRAM_SIZE         (2u * 1024 * 1024 * 1024)
-#endif
-
-#if defined(CONFIG_TARGET_MX6EBCJF02A1_1G)
-#if defined(CONFIG_MX6QP)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6qp-ebcjf02-a1.dtb"
-#elif defined(CONFIG_MX6Q)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6q-ebcjf02-a1.dtb"
-#elif defined(CONFIG_MX6DL)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-ebcjf02-a1.dtb"
-#elif defined(CONFIG_MX6SOLO)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-ebcjf02-a1.dtb"
-#endif
-#endif
-
-#include "mx6advantech_common.h"
-/* don't use pmic */
-#undef CONFIG_LDO_BYPASS_CHECK
-
-#define CONFIG_SYS_FSL_USDHC_NUM	3
-#define CONFIG_SYS_MMC_ENV_DEV		1	/* SDHC3 */
-#define CONFIG_SYS_MMC_ENV_PART                0       /* user partition */
-
-#ifdef CONFIG_SYS_USE_SPINOR
-#define CONFIG_SF_DEFAULT_CS   0
-#endif
-
-/*
- * imx6 q/dl/solo pcie would be failed to work properly in kernel, if
- * the pcie module is iniialized/enumerated both in uboot and linux
- * kernel.
- * rootcause:imx6 q/dl/solo pcie don't have the reset mechanism.
- * it is only be RESET by the POR. So, the pcie module only be
- * initialized/enumerated once in one POR.
- * Set to use pcie in kernel defaultly, mask the pcie config here.
- * Remove the mask freely, if the uboot pcie functions, rather than
- * the kernel's, are required.
- */
-/* #define CONFIG_CMD_PCI */
-#ifdef CONFIG_CMD_PCI
-#define CONFIG_PCI
-#define CONFIG_PCI_PNP
-#define CONFIG_PCI_SCAN_SHOW
-#define CONFIG_PCIE_IMX
-#define CONFIG_PCIE_IMX_PERST_GPIO	IMX_GPIO_NR(7, 12)
-#define CONFIG_PCIE_IMX_POWER_GPIO	IMX_GPIO_NR(3, 19)
-#endif
-
-/* USB Configs */
-#define CONFIG_CMD_USB
-#ifdef CONFIG_CMD_USB
-#define CONFIG_USB_EHCI
-#define CONFIG_USB_EHCI_MX6
-#define CONFIG_USB_STORAGE
-#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
-#define CONFIG_USB_HOST_ETHER
-#define CONFIG_USB_ETHER_ASIX
-#define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
-#define CONFIG_MXC_USB_FLAGS		0
-#define CONFIG_USB_MAX_CONTROLLER_COUNT	1 /* Enabled USB controller number */
-#endif
-
-/*#define CONFIG_SPLASH_SCREEN*/
-/*#define CONFIG_MXC_EPDC*/
-
-/*
- * SPLASH SCREEN Configs
- */
-#ifndef CONFIG_ADVANTECH
-#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
-	/*
-	 * Framebuffer and LCD
-	 */
-	#define CONFIG_CMD_BMP
-	#define CONFIG_LCD
-	#define CONFIG_SYS_CONSOLE_IS_IN_ENV
-	#undef LCD_TEST_PATTERN
-	/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
-	#define LCD_BPP					LCD_MONOCHROME
-	/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
-
-	#define CONFIG_WAVEFORM_BUF_SIZE		0x200000
-#endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
-#endif
-
-/* uncomment for SECURE mode support */
-/* #define CONFIG_SECURE_BOOT */
-
-#ifdef CONFIG_SECURE_BOOT
-#ifndef CONFIG_CSF_SIZE
-#define CONFIG_CSF_SIZE 0x4000
-#endif
-#endif
-
-/* #define CONFIG_MFG_IGNORE_CHECK_SECURE_BOOT */
-
-#define SPI1_CS0                IMX_GPIO_NR(2,30)
-#define IOMUX_SPI_SCLK          MX6_PAD_EIM_D16__ECSPI1_SCLK
-#define IOMUX_SPI_MISO          MX6_PAD_EIM_D17__ECSPI1_MISO
-#define IOMUX_SPI_MOSI          MX6_PAD_EIM_D18__ECSPI1_MOSI
-#define IOMUX_SPI_CS0           MX6_PAD_EIM_EB2__ECSPI1_SS0
-
-#define USDHC2_CD_GPIO          IMX_GPIO_NR(2, 2)
-
-#define CONFIG_M2_SLOT
-#define IOMUX_M2E_SW_RESET	MX6_PAD_SD1_DAT0__GPIO1_IO16    //LTE_SW_RESET
-#define M2E_SW_RESET		IMX_GPIO_NR(1, 16)
-
-#endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6ebcrs03.h b/include/configs/mx6ebcrs03.h
index 81c9639..05e4f8a 100644
--- a/include/configs/mx6ebcrs03.h
+++ b/include/configs/mx6ebcrs03.h
@@ -127,26 +127,4 @@
 #define IOMUX_SPI_CS0           MX6_PAD_EIM_EB2__ECSPI1_SS0
 
 #define USDHC2_CD_GPIO		IMX_GPIO_NR(1, 4)
-
-#define	DIGITAL_OUTPUT
-#define	IOMUX_DO_1		MX6_PAD_DISP0_DAT0__GPIO4_IO21
-#define	IOMUX_DO_2		MX6_PAD_DISP0_DAT1__GPIO4_IO22
-#define	IOMUX_DO_3		MX6_PAD_DISP0_DAT2__GPIO4_IO23
-#define	IOMUX_DO_POWER_OFF	MX6_PAD_DISP0_DAT5__GPIO4_IO26
-#define	DO_1           		IMX_GPIO_NR(4,21)
-#define	DO_2           		IMX_GPIO_NR(4,22)
-#define	DO_3           		IMX_GPIO_NR(4,23)
-#define	DO_POWER_OFF    	IMX_GPIO_NR(4,26)
-
-#define CONFIG_PCIE_RESET
-#define IOMUX_PCIE_RESET        MX6_PAD_NANDF_CS2__GPIO6_IO15   //M2_RST
-#define PCIE_RESET              IMX_GPIO_NR(6,15)
-
-#define CONFIG_M2_SLOT
-#define IOMUX_M2_WLAN_OFF       MX6_PAD_SD1_CMD__GPIO1_IO18	//M2_W_DIS2
-#define IOMUX_M2_BT_OFF         MX6_PAD_SD1_CLK__GPIO1_IO20	//M2_W_DIS1
-#define M2_WLAN_OFF             IMX_GPIO_NR(1, 20)
-#define M2_BT_OFF               IMX_GPIO_NR(1, 18)
-
-
 #endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6epcrs200.h b/include/configs/mx6epcrs200.h
deleted file mode 100755
index 2dff0cb..0000000
--- a/include/configs/mx6epcrs200.h
+++ /dev/null
@@ -1,169 +0,0 @@
-/*
- * Copyright (C) 2012-2016 Freescale Semiconductor, Inc.
- *
- * Configuration settings for the Freescale i.MX6Q SabreSD board.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#ifndef __MX6QSABRESD_CONFIG_H
-#define __MX6QSABRESD_CONFIG_H
-
-#ifdef CONFIG_SPL
-#define CONFIG_SATA_BOOT
-#define CONFIG_SPL_LIBCOMMON_SUPPORT
-#define CONFIG_SPL_LIBGENERIC_SUPPORT
-#define CONFIG_SPL_LIBDISK_SUPPORT
-#define CONFIG_SPL_MMC_SUPPORT
-#include "imx6_spl_advantech.h"
-#endif
-
-#define CONFIG_MACH_TYPE	3980
-#define CONFIG_MXC_UART_BASE	UART1_BASE
-#define CONFIG_CONSOLE_DEV		"ttymxc0"
-#define CONFIG_MMCROOT			"/dev/mmcblk0p2"  /* SDHC3 */
-
-#if defined(CONFIG_TARGET_MX6EPCRS200A1_512M) || defined(CONFIG_TARGET_MX6EPCRS200A2_512M)
-#define PHYS_SDRAM_SIZE         (512u * 1024 * 1024)
-#elif defined(CONFIG_TARGET_MX6EPCRS200A1_1G) || defined(CONFIG_TARGET_MX6EPCRS200A2_1G)
-#define PHYS_SDRAM_SIZE         (1u * 1024 * 1024 * 1024)
-#elif defined(CONFIG_TARGET_MX6EPCRS200A1_2G) || defined(CONFIG_TARGET_MX6EPCRS200A2_2G)
-#define PHYS_SDRAM_SIZE         (2u * 1024 * 1024 * 1024)
-#endif
-
-#if defined(CONFIG_TARGET_MX6EPCRS200A1_1G) || defined(CONFIG_TARGET_MX6EPCRS200A1_2G)
-#if defined(CONFIG_MX6QP)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6qp-epcrs200-a1.dtb"
-#elif defined(CONFIG_MX6Q)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6q-epcrs200-a1.dtb"
-#elif defined(CONFIG_MX6DL)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-epcrs200-a1.dtb"
-#elif defined(CONFIG_MX6SOLO)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-epcrs200-a1.dtb"
-#endif
-#elif defined(CONFIG_TARGET_MX6EPCRS200A2_1G)
-#if defined(CONFIG_MX6QP)
-#define CONFIG_DEFAULT_FDT_FILE "imx6qp-epcrs200-a2.dtb"
-#elif defined(CONFIG_MX6Q)
-#define CONFIG_DEFAULT_FDT_FILE "imx6q-epcrs200-a2.dtb"
-#elif defined(CONFIG_MX6DL)
-#define CONFIG_DEFAULT_FDT_FILE "imx6dl-epcrs200-a2.dtb"
-#elif defined(CONFIG_MX6SOLO)
-#define CONFIG_DEFAULT_FDT_FILE "imx6dl-epcrs200-a2.dtb"
-#endif
-#endif
-
-#include "mx6advantech_common.h"
-/* don't use pmic */
-#undef CONFIG_LDO_BYPASS_CHECK
-
-#define CONFIG_SYS_FSL_USDHC_NUM	3
-#define CONFIG_SYS_MMC_ENV_DEV		1	/* SDHC3 */
-#define CONFIG_SYS_MMC_ENV_PART                0       /* user partition */
-
-#ifdef CONFIG_SYS_USE_SPINOR
-#define CONFIG_SF_DEFAULT_CS   0
-#endif
-
-#undef CONFIG_FEC_MXC_PHYADDR
-#define CONFIG_FEC_MXC_PHYADDR  0
-
-
-/*
- * imx6 q/dl/solo pcie would be failed to work properly in kernel, if
- * the pcie module is iniialized/enumerated both in uboot and linux
- * kernel.
- * rootcause:imx6 q/dl/solo pcie don't have the reset mechanism.
- * it is only be RESET by the POR. So, the pcie module only be
- * initialized/enumerated once in one POR.
- * Set to use pcie in kernel defaultly, mask the pcie config here.
- * Remove the mask freely, if the uboot pcie functions, rather than
- * the kernel's, are required.
- */
-/* #define CONFIG_CMD_PCI */
-#ifdef CONFIG_CMD_PCI
-#define CONFIG_PCI
-#define CONFIG_PCI_PNP
-#define CONFIG_PCI_SCAN_SHOW
-#define CONFIG_PCIE_IMX
-#define CONFIG_PCIE_IMX_PERST_GPIO	IMX_GPIO_NR(7, 12)
-#define CONFIG_PCIE_IMX_POWER_GPIO	IMX_GPIO_NR(3, 19)
-#endif
-
-/* USB Configs */
-#define CONFIG_CMD_USB
-#ifdef CONFIG_CMD_USB
-#define CONFIG_USB_EHCI
-#define CONFIG_USB_EHCI_MX6
-#define CONFIG_USB_STORAGE
-#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
-#define CONFIG_USB_HOST_ETHER
-#define CONFIG_USB_ETHER_ASIX
-#define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
-#define CONFIG_MXC_USB_FLAGS		0
-#define CONFIG_USB_MAX_CONTROLLER_COUNT	1 /* Enabled USB controller number */
-#endif
-
-/*#define CONFIG_SPLASH_SCREEN*/
-/*#define CONFIG_MXC_EPDC*/
-
-/*
- * SPLASH SCREEN Configs
- */
-#ifndef CONFIG_ADVANTECH
-#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
-	/*
-	 * Framebuffer and LCD
-	 */
-	#define CONFIG_CMD_BMP
-	#define CONFIG_LCD
-	#define CONFIG_SYS_CONSOLE_IS_IN_ENV
-	#undef LCD_TEST_PATTERN
-	/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
-	#define LCD_BPP					LCD_MONOCHROME
-	/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
-
-	#define CONFIG_WAVEFORM_BUF_SIZE		0x200000
-#endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
-#endif
-
-/* uncomment for SECURE mode support */
-/* #define CONFIG_SECURE_BOOT */
-
-#ifdef CONFIG_SECURE_BOOT
-#ifndef CONFIG_CSF_SIZE
-#define CONFIG_CSF_SIZE 0x4000
-#endif
-#endif
-
-/* #define CONFIG_MFG_IGNORE_CHECK_SECURE_BOOT */
-
-#define CONFIG_SUPPORT_LVDS
-#ifdef CONFIG_SUPPORT_LVDS
-#define IOMUX_LCD_BKLT_PWM 	MX6_PAD_GPIO_1__GPIO1_IO01
-#define IOMUX_LCD_BKLT_EN	MX6_PAD_KEY_COL0__GPIO4_IO06
-#define IOMUX_LCD_VDD_EN	MX6_PAD_KEY_ROW0__GPIO4_IO07
-#define LCD_BKLT_PWM 		IMX_GPIO_NR(1, 1)
-#define LCD_BKLT_EN 		IMX_GPIO_NR(4, 6)
-#define LCD_VDD_EN 		IMX_GPIO_NR(4, 7)	
-#endif
-
-#define SPI1_CS0                IMX_GPIO_NR(2,30)
-#define IOMUX_SPI_SCLK          MX6_PAD_EIM_D16__ECSPI1_SCLK
-#define IOMUX_SPI_MISO          MX6_PAD_EIM_D17__ECSPI1_MISO
-#define IOMUX_SPI_MOSI          MX6_PAD_EIM_D18__ECSPI1_MOSI
-#define IOMUX_SPI_CS0           MX6_PAD_EIM_EB2__ECSPI1_SS0
-
-#define USDHC3_CD_GPIO          IMX_GPIO_NR(7, 1)
-
-#define CONFIG_PCIE_RESET
-#define IOMUX_PCIE_RESET	MX6_PAD_CSI0_DAT4__GPIO5_IO22	//CPU_WIFI_RESET
-#define PCIE_RESET              IMX_GPIO_NR(5,22)
-
-#define CONFIG_M2_SLOT
-#define IOMUX_M2_WLAN_OFF	MX6_PAD_NANDF_D7__GPIO2_IO07	//M.2_WLAN_OFF
-#define IOMUX_M2_BT_OFF		MX6_PAD_NANDF_D1__GPIO2_IO01	//M.2_BT_OFF
-#define	M2_WLAN_OFF		IMX_GPIO_NR(2, 7)
-#define	M2_BT_OFF		IMX_GPIO_NR(2, 1)
-
-#endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6rom3420.h b/include/configs/mx6rom3420.h
index c277468..8458df0 100644
--- a/include/configs/mx6rom3420.h
+++ b/include/configs/mx6rom3420.h
@@ -165,15 +165,4 @@
 #define IOMUX_SPI_CS1           MX6_PAD_KEY_COL2__ENET_RX_DATA2
 
 #define USDHC2_CD_GPIO          IMX_GPIO_NR(2, 2)
-
-#define CONFIG_PCIE_RESET
-#define IOMUX_PCIE_RESET        MX6_PAD_CSI0_PIXCLK__GPIO5_IO18    //PCIE_A_RST
-#define PCIE_RESET              IMX_GPIO_NR(5,18)
-
-
-#define CONFIG_RESET_OUT
-#ifdef CONFIG_RESET_OUT
-#define SABRESD_NANDF_D7	IMX_GPIO_NR(2, 7) /* GPIO2_7 */
-#endif
-
 #endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6rom5420.h b/include/configs/mx6rom5420.h
index c5d11cc..652ea11 100644
--- a/include/configs/mx6rom5420.h
+++ b/include/configs/mx6rom5420.h
@@ -171,10 +171,4 @@
 #define IOMUX_SPI_CS0           MX6_PAD_EIM_EB2__ECSPI1_SS0
 
 #define USDHC2_CD_GPIO          IMX_GPIO_NR(2, 2)
-
-#define CONFIG_PCIE_RESET
-#define IOMUX_PCIE_RESET        MX6_PAD_KEY_ROW1__GPIO4_IO09	//PCIE_A_RST
-#define PCIE_RESET              IMX_GPIO_NR(4,9)
-
-
 #endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6rom7420.h b/include/configs/mx6rom7420.h
index 736b904..62d7e3c 100644
--- a/include/configs/mx6rom7420.h
+++ b/include/configs/mx6rom7420.h
@@ -149,9 +149,4 @@
 #define IOMUX_SPI_CS0           MX6_PAD_EIM_D19__ECSPI1_SS1
 
 #define USDHC2_CD_GPIO          IMX_GPIO_NR(2, 2)
-
-#define CONFIG_PCIE_RESET
-#define IOMUX_PCIE_RESET        MX6_PAD_GPIO_17__GPIO7_IO12    //PCIE_RST_B
-#define PCIE_RESET              IMX_GPIO_NR(7,12)
-
 #endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6rsb3430.h b/include/configs/mx6rsb3430.h
deleted file mode 100644
index bcd432f..0000000
--- a/include/configs/mx6rsb3430.h
+++ /dev/null
@@ -1,144 +0,0 @@
-/*
- * Copyright (C) 2012-2016 Freescale Semiconductor, Inc.
- *
- * Configuration settings for the Freescale i.MX6Q SabreSD board.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#ifndef __MX6QSABRESD_CONFIG_H
-#define __MX6QSABRESD_CONFIG_H
-
-#ifdef CONFIG_SPL
-#define CONFIG_SPL_LIBCOMMON_SUPPORT
-#define CONFIG_SPL_MMC_SUPPORT
-#include "imx6_spl_advantech.h"
-#endif
-
-#define CONFIG_MACH_TYPE	3980
-#define CONFIG_MXC_UART_BASE	UART2_BASE
-#define CONFIG_CONSOLE_DEV		"ttymxc1"
-#define CONFIG_MMCROOT			"/dev/mmcblk0p2"  /* SDHC2 */
-#define ADV_ENABLE_UART2
-
-#if defined(CONFIG_TARGET_MX6RSB3430A1_512M)
-#define PHYS_SDRAM_SIZE         (512u * 1024 * 1024)
-#elif defined(CONFIG_TARGET_MX6RSB3430A1_1G)
-#define PHYS_SDRAM_SIZE         (1u * 1024 * 1024 * 1024)
-#elif defined(CONFIG_TARGET_MX6RSB3430A1_2G)
-#define PHYS_SDRAM_SIZE         (2u * 1024 * 1024 * 1024)
-#endif
-
-#if defined(CONFIG_MX6QP)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6qp-rsb3430-a1.dtb"
-#elif defined(CONFIG_MX6Q)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6q-rsb3430-a1.dtb"
-#elif defined(CONFIG_MX6DL)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-rsb3430-a1.dtb"
-#elif defined(CONFIG_MX6SOLO)
-#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-rsb3430-a1.dtb"
-#endif
-#define CONFIG_MMC_CLOCK_DOWNGRADE
-#include "mx6advantech_common.h"
-/* don't use pmic */
-#undef CONFIG_LDO_BYPASS_CHECK
-
-#define CONFIG_SYS_FSL_USDHC_NUM	3
-#define CONFIG_SYS_MMC_ENV_DEV		0	/* SDHC2 */
-#define CONFIG_SYS_MMC_ENV_PART		0       /* user partition */
-
-#ifdef CONFIG_SYS_USE_SPINOR
-#define CONFIG_SF_DEFAULT_CS   0
-#endif
-
-/*
- * imx6 q/dl/solo pcie would be failed to work properly in kernel, if
- * the pcie module is iniialized/enumerated both in uboot and linux
- * kernel.
- * rootcause:imx6 q/dl/solo pcie don't have the reset mechanism.
- * it is only be RESET by the POR. So, the pcie module only be
- * initialized/enumerated once in one POR.
- * Set to use pcie in kernel defaultly, mask the pcie config here.
- * Remove the mask freely, if the uboot pcie functions, rather than
- * the kernel's, are required.
- */
-/* #define CONFIG_CMD_PCI */
-#ifdef CONFIG_CMD_PCI
-#define CONFIG_PCI
-#define CONFIG_PCI_PNP
-#define CONFIG_PCI_SCAN_SHOW
-#define CONFIG_PCIE_IMX
-#define CONFIG_PCIE_IMX_PERST_GPIO	IMX_GPIO_NR(6, 15)
-//#define CONFIG_PCIE_IMX_POWER_GPIO	IMX_GPIO_NR(3, 19)
-#endif
-
-/* USB Configs */
-#define CONFIG_CMD_USB
-#ifdef CONFIG_CMD_USB
-#define CONFIG_USB_EHCI
-#define CONFIG_USB_EHCI_MX6
-#define CONFIG_USB_STORAGE
-#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
-#define CONFIG_USB_HOST_ETHER
-#define CONFIG_USB_ETHER_ASIX
-#define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
-#define CONFIG_MXC_USB_FLAGS		0
-#define CONFIG_USB_MAX_CONTROLLER_COUNT	1 /* Enabled USB controller number */
-#endif
-
-/*#define CONFIG_SPLASH_SCREEN*/
-/*#define CONFIG_MXC_EPDC*/
-
-/*
- * SPLASH SCREEN Configs
- */
-#ifndef CONFIG_ADVANTECH
-#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
-	/*
-	 * Framebuffer and LCD
-	 */
-	#define CONFIG_CMD_BMP
-	#define CONFIG_LCD
-	#define CONFIG_SYS_CONSOLE_IS_IN_ENV
-	#undef LCD_TEST_PATTERN
-	/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
-	#define LCD_BPP					LCD_MONOCHROME
-	/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
-
-	#define CONFIG_WAVEFORM_BUF_SIZE		0x200000
-#endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
-#endif
-
-/* uncomment for SECURE mode support */
-/* #define CONFIG_SECURE_BOOT */
-
-#ifdef CONFIG_SECURE_BOOT
-#ifndef CONFIG_CSF_SIZE
-#define CONFIG_CSF_SIZE 0x4000
-#endif
-#endif
-
-/* #define CONFIG_MFG_IGNORE_CHECK_SECURE_BOOT */
-
-#define CONFIG_SUPPORT_LVDS
-#ifdef CONFIG_SUPPORT_LVDS
-#define IOMUX_LCD_BKLT_PWM 	MX6_PAD_SD1_CMD__GPIO1_IO18
-#define IOMUX_LCD_BKLT_EN	MX6_PAD_SD1_CLK__GPIO1_IO20
-#define IOMUX_LCD_VDD_EN	MX6_PAD_KEY_ROW0__GPIO4_IO07
-#define IOMUX_VDD_BKLT_EN	MX6_PAD_KEY_COL0__GPIO4_IO06
-#define LCD_BKLT_PWM 		IMX_GPIO_NR(1, 18)
-#define LCD_BKLT_EN 		IMX_GPIO_NR(1, 20)
-#define LCD_VDD_EN 		IMX_GPIO_NR(4, 7)
-#define LCD_VDD_EN_INVERT
-#define VDD_BKLT_EN		IMX_GPIO_NR(4, 6)
-#define VDD_BKLT_EN_INVERT
-#endif
-
-#define SPI1_CS0                IMX_GPIO_NR(2,30)
-#define IOMUX_SPI_SCLK          MX6_PAD_EIM_D16__ECSPI1_SCLK
-#define IOMUX_SPI_MISO          MX6_PAD_EIM_D17__ECSPI1_MISO
-#define IOMUX_SPI_MOSI          MX6_PAD_EIM_D18__ECSPI1_MOSI
-#define IOMUX_SPI_CS0           MX6_PAD_EIM_EB2__ECSPI1_SS0
-
-#define USDHC2_CD_GPIO		IMX_GPIO_NR(1, 4)
-#endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6rsb4411.h b/include/configs/mx6rsb4411.h
index 57cd5a7..81b34d3 100755
--- a/include/configs/mx6rsb4411.h
+++ b/include/configs/mx6rsb4411.h
@@ -155,15 +155,4 @@
 #define IOMUX_SPI_CS0           MX6_PAD_EIM_EB2__ECSPI1_SS0
 
 #define USDHC3_CD_GPIO          IMX_GPIO_NR(7, 1)
-
-#define CONFIG_PCIE_RESET
-#define IOMUX_PCIE_RESET	MX6_PAD_CSI0_DAT4__GPIO5_IO22	//CPU_WIFI_RESET
-#define PCIE_RESET              IMX_GPIO_NR(5,22)
-
-#define CONFIG_M2_SLOT
-#define IOMUX_M2_WLAN_OFF	MX6_PAD_NANDF_D7__GPIO2_IO07	//M.2_WLAN_OFF
-#define IOMUX_M2_BT_OFF		MX6_PAD_NANDF_D1__GPIO2_IO01	//M.2_BT_OFF
-#define	M2_WLAN_OFF		IMX_GPIO_NR(2, 7)
-#define	M2_BT_OFF		IMX_GPIO_NR(2, 1)
-
 #endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6rsb6410.h b/include/configs/mx6rsb6410.h
index 0a9a040..906dcec 100644
--- a/include/configs/mx6rsb6410.h
+++ b/include/configs/mx6rsb6410.h
@@ -81,9 +81,6 @@
 #define CONFIG_SPI_FLASH_CS	1
 #endif
 #endif
-
-#undef CONFIG_FEC_MXC_PHYADDR
-#define CONFIG_FEC_MXC_PHYADDR 0
 /*
  * imx6 q/dl/solo pcie would be failed to work properly in kernel, if
  * the pcie module is iniialized/enumerated both in uboot and linux
@@ -161,8 +158,8 @@
 #define LCD_BKLT_PWM 		IMX_GPIO_NR(0, 9)
 #define LCD_BKLT_EN 		IMX_GPIO_NR(6, 9)
 #define LCD_VDD_EN 		IMX_GPIO_NR(6, 7)	
-#define LCD_BKLT_EN_INVERT
-#define LCD_VDD_EN_INVERT
+#define LCD_BKLT_EN_VALUE 1
+#define LCD_VDD_EN_VALUE 1
 #endif
 
 
diff --git a/include/configs/mx6sabre_common.h b/include/configs/mx6sabre_common.h
index 839ca96..5d0bb87 100644
--- a/include/configs/mx6sabre_common.h
+++ b/include/configs/mx6sabre_common.h
@@ -17,6 +17,26 @@
 /* uncomment for SECURE mode support */
 /* #define CONFIG_SECURE_BOOT */
 
+/*#define CONFIG_USE_PLUGIN //johnli*/
+#ifdef CONFIG_USE_PLUGIN
+#define CONFIG_PLUGIN_ADD
+ #ifdef CONFIG_PLUGIN_ADD
+    #define  CONFIG_PLL2_CLKO1 //iomux pll2 to probe
+    #define CONFIG_PLL2_520
+  /*  #define CONFIG_PLL2_6M_SSC //if test this item, close CONFIG_PLL2_520 and
+   *  CONFIG_PLL2_24M_SSC*/
+	#ifdef CONFIG_PLL2_6M_SSC
+	   #define CONFIG_PLL2_520_6M_SSC /*add to support 520Mhz*/
+	#endif
+  /*  #define CONFIG_PLL2_24M_SSC //if test this item, close CONFIG_PLL2_520 and
+   *  CONFIG_PLL2_6M_SSC*/
+       #ifdef CONFIG_PLL2_24M_SSC
+	   #define CONFIG_PLL2_520_24M_SSC  /*add to support 520Mhz*/
+	#endif
+ #endif
+#endif
+
+
 #ifdef CONFIG_SECURE_BOOT
 #ifndef CONFIG_CSF_SIZE
 #define CONFIG_CSF_SIZE 0x4000
diff --git a/include/configs/mx6tpc71wn10pa.h b/include/configs/mx6tpc71wn10pa.h
new file mode 100644
index 0000000..d99d2f7
--- /dev/null
+++ b/include/configs/mx6tpc71wn10pa.h
@@ -0,0 +1,226 @@
+/*
+ * Copyright (C) 2012-2016 Freescale Semiconductor, Inc.
+ *
+ * Configuration settings for the Freescale i.MX6Q SabreSD board.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#ifndef __MX6QSABRESD_CONFIG_H
+#define __MX6QSABRESD_CONFIG_H
+
+#ifdef CONFIG_SPL
+#define CONFIG_SPL_LIBCOMMON_SUPPORT
+#define CONFIG_SPL_MMC_SUPPORT
+#include "imx6_spl_advantech.h"
+#endif
+
+#define CONFIG_MACH_TYPE	3980
+#define CONFIG_MXC_UART_BASE	UART1_BASE
+#define CONFIG_CONSOLE_DEV		"ttymxc0"
+#define CONFIG_MMCROOT			"/dev/mmcblk0p2"  /* SDHC3 */
+
+#if defined(CONFIG_TARGET_MX6TPC71WN10PA_1G)
+#define PHYS_SDRAM_SIZE         (1u * 1024 * 1024 * 1024)
+#endif
+
+#if defined(CONFIG_MX6QP)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6qp-tpc71w-n10pa.dtb"
+#elif defined(CONFIG_MX6Q)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6q-tpc71w-n10pa.dtb"
+#elif defined(CONFIG_MX6DL)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-tpc71w-n10pa.dtb"
+#elif defined(CONFIG_MX6SOLO)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-tpc71w-n10pa.dtb"
+#endif
+#define CONFIG_MMC_CLOCK_DOWNGRADE
+#include "mx6advantech_common.h"
+/* don't use pmic */
+#undef CONFIG_LDO_BYPASS_CHECK
+
+#define CONFIG_SYS_FSL_USDHC_NUM	3
+#define CONFIG_SYS_MMC_ENV_DEV		1	/* SDHC3 */
+#define CONFIG_SYS_MMC_ENV_PART                0       /* user partition */
+
+#ifdef CONFIG_SYS_USE_SPINOR
+#define CONFIG_SF_DEFAULT_CS   0
+#endif
+#undef CONFIG_FEC_MXC_PHYADDR
+#define CONFIG_FEC_MXC_PHYADDR	1
+#undef CONFIG_PHY_ATHEROS
+#define CONFIG_PHY_REALTEK
+
+/*
+ * imx6 q/dl/solo pcie would be failed to work properly in kernel, if
+ * the pcie module is iniialized/enumerated both in uboot and linux
+ * kernel.
+ * rootcause:imx6 q/dl/solo pcie don't have the reset mechanism.
+ * it is only be RESET by the POR. So, the pcie module only be
+ * initialized/enumerated once in one POR.
+ * Set to use pcie in kernel defaultly, mask the pcie config here.
+ * Remove the mask freely, if the uboot pcie functions, rather than
+ * the kernel's, are required.
+ */
+/* #define CONFIG_CMD_PCI */
+#ifdef CONFIG_CMD_PCI
+#define CONFIG_PCI
+#define CONFIG_PCI_PNP
+#define CONFIG_PCI_SCAN_SHOW
+#define CONFIG_PCIE_IMX
+#define CONFIG_PCIE_IMX_PERST_GPIO	IMX_GPIO_NR(7, 12)
+#define CONFIG_PCIE_IMX_POWER_GPIO	IMX_GPIO_NR(3, 19)
+#endif
+
+/* USB Configs */
+#define CONFIG_CMD_USB
+#ifdef CONFIG_CMD_USB
+#define CONFIG_USB_EHCI
+#define CONFIG_USB_EHCI_MX6
+#define CONFIG_USB_STORAGE
+#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
+#define CONFIG_USB_HOST_ETHER
+#define CONFIG_USB_ETHER_ASIX
+#define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
+#define CONFIG_MXC_USB_FLAGS		0
+#define CONFIG_USB_MAX_CONTROLLER_COUNT	1 /* Enabled USB controller number */
+#endif
+
+/*#define CONFIG_SPLASH_SCREEN*/
+/*#define CONFIG_MXC_EPDC*/
+
+/*
+ * SPLASH SCREEN Configs
+ */
+#ifndef CONFIG_ADVANTECH
+#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
+	/*
+	 * Framebuffer and LCD
+	 */
+	#define CONFIG_CMD_BMP
+	#define CONFIG_LCD
+	#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+	#undef LCD_TEST_PATTERN
+	/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
+	#define LCD_BPP					LCD_MONOCHROME
+	/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
+
+	#define CONFIG_WAVEFORM_BUF_SIZE		0x200000
+#endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
+#endif
+
+#define CONFIG_UBOOT_LOGO_ENABLE
+
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	/* Select one of the output mode */
+	#define IPU_OUTPUT_MODE_LVDS
+
+	#define CONFIG_FB_BASE	(CONFIG_SYS_TEXT_BASE + 0x1000000)
+	#define UBOOT_LOGO_BMP_ADDR 0x00100000
+
+	#define CONFIG_IMX_PWM
+	#define IMX_PWM1_BASE	 PWM1_BASE_ADDR
+	#define IMX_PWM2_BASE	 PWM2_BASE_ADDR
+
+#ifdef CONFIG_MX6DL
+	#define CONFIG_IPUV3_CLK 270000000
+#else
+	#define CONFIG_IPUV3_CLK 264000000
+#endif
+
+#ifdef IPU_OUTPUT_MODE_LVDS
+
+#ifdef CONFIG_ADVANTECH
+#if 1
+	#define DISPLAY_WIDTH	1024
+	#define DISPLAY_HEIGHT	600
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	24  /* RGB888 interface */
+
+	#define DISPLAY_HSYNC_START	0
+	#define DISPLAY_HSYNC_END	35
+	#define DISPLAY_HSYNC_WIDTH	72
+
+	#define DISPLAY_VSYNC_START	0
+	#define DISPLAY_VSYNC_END	320
+	#define DISPLAY_VSYNC_WIDTH	7
+
+	#define DISPLAY_PIX_CLOCK	29500000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz)*/
+#else
+	#define DISPLAY_WIDTH	800
+	#define DISPLAY_HEIGHT	480
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	24  /* RGB888 interface */
+
+	#define DISPLAY_HSYNC_START	127
+	#define DISPLAY_HSYNC_END	127
+	#define DISPLAY_HSYNC_WIDTH	2
+
+	#define DISPLAY_VSYNC_START	13
+	#define DISPLAY_VSYNC_END	13
+	#define DISPLAY_VSYNC_WIDTH	2
+
+	#define DISPLAY_PIX_CLOCK	33000000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz)*/
+	/*	#define DISPLAY_PIX_CLOCK	24864000 */
+#endif
+#else   /* Demo board */
+	/* For LVDS, 1024*768 resolution */
+	#define DISPLAY_WIDTH	1024
+	#define DISPLAY_HEIGHT	768
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	18  /* RGB666 interface */
+
+	#define DISPLAY_HSYNC_START	220
+	#define DISPLAY_HSYNC_END	40
+	#define DISPLAY_HSYNC_WIDTH	60
+
+	#define DISPLAY_VSYNC_START	21
+	#define DISPLAY_VSYNC_END	7
+	#define DISPLAY_VSYNC_WIDTH	10
+
+	#define DISPLAY_PIX_CLOCK	64000000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz) */
+
+#endif
+	#define DISPLAY_VSYNC_POLARITY			0
+	#define DISPLAY_HSYNC_POLARITY			0
+	#define DISPLAY_CLOCK_POLARITY			0
+	#define DISPLAY_DATA_POLARITY			0
+	#define DISPLAY_DATA_ENABLE_POLARITY		1
+	#define IPU_NUM			1 /* 1 for IPU1, 2 for IPU2. */
+	#define DI_NUM			0 /* 0 for DI0, 1 for DI1. */
+	#define LVDS_PORT		0  /* 0 for LVDS0, 1 for LVDS1. Note: LVDS and DI should be same number. */
+	#define DI_CLOCK_EXTERNAL_MODE  /* When clock external mode was defined, the DI clock root will be PLL3 PFD1, without this macro, the DI root clock is IPU internal clock. */
+	/*#define LVDS_CLOCK_SRC_PLL5*/
+#endif /* IPU_OUTPUT_MODE_LVDS */
+
+#endif  /* CONFIG_UBOOT_LOGO_ENABLE */
+
+
+/* uncomment for SECURE mode support */
+/* #define CONFIG_SECURE_BOOT */
+
+#ifdef CONFIG_SECURE_BOOT
+#ifndef CONFIG_CSF_SIZE
+#define CONFIG_CSF_SIZE 0x4000
+#endif
+#endif
+
+/* #define CONFIG_MFG_IGNORE_CHECK_SECURE_BOOT */
+
+#define CONFIG_SUPPORT_LVDS
+#ifdef CONFIG_SUPPORT_LVDS
+#define IOMUX_LCD_BKLT_PWM 	MX6_PAD_SD1_CMD__GPIO1_IO18
+#define IOMUX_LCD_BKLT_EN	MX6_PAD_KEY_COL0__GPIO4_IO06
+#define IOMUX_LCD_VDD_EN	MX6_PAD_KEY_ROW0__GPIO4_IO07
+#define LCD_BKLT_PWM 		IMX_GPIO_NR(1, 18)
+#define LCD_BKLT_EN 		IMX_GPIO_NR(4, 6)
+#define LCD_VDD_EN 		IMX_GPIO_NR(4, 7)	
+#endif
+
+#define SPI1_CS0                IMX_GPIO_NR(2,30)
+#define IOMUX_SPI_SCLK          MX6_PAD_EIM_D16__ECSPI1_SCLK
+#define IOMUX_SPI_MISO          MX6_PAD_EIM_D17__ECSPI1_MISO
+#define IOMUX_SPI_MOSI          MX6_PAD_EIM_D18__ECSPI1_MOSI
+#define IOMUX_SPI_CS0           MX6_PAD_EIM_EB2__ECSPI1_SS0
+
+#define USDHC2_CD_GPIO		IMX_GPIO_NR(1, 4)
+#endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6tpc71wn21pa.h b/include/configs/mx6tpc71wn21pa.h
new file mode 100644
index 0000000..54a16fc
--- /dev/null
+++ b/include/configs/mx6tpc71wn21pa.h
@@ -0,0 +1,226 @@
+/*
+ * Copyright (C) 2012-2016 Freescale Semiconductor, Inc.
+ *
+ * Configuration settings for the Freescale i.MX6Q SabreSD board.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#ifndef __MX6QSABRESD_CONFIG_H
+#define __MX6QSABRESD_CONFIG_H
+
+#ifdef CONFIG_SPL
+#define CONFIG_SPL_LIBCOMMON_SUPPORT
+#define CONFIG_SPL_MMC_SUPPORT
+#include "imx6_spl_advantech.h"
+#endif
+
+#define CONFIG_MACH_TYPE	3980
+#define CONFIG_MXC_UART_BASE	UART1_BASE
+#define CONFIG_CONSOLE_DEV		"ttymxc0"
+#define CONFIG_MMCROOT			"/dev/mmcblk0p2"  /* SDHC3 */
+
+#if defined(CONFIG_TARGET_MX6TPC71WN21PA_2G)
+#define PHYS_SDRAM_SIZE         (2u * 1024 * 1024 * 1024)
+#endif
+
+#if defined(CONFIG_MX6QP)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6qp-tpc71w-n21pa.dtb"
+#elif defined(CONFIG_MX6Q)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6q-tpc71w-n21pa.dtb"
+#elif defined(CONFIG_MX6DL)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-tpc71w-n21pa.dtb"
+#elif defined(CONFIG_MX6SOLO)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-tpc71w-n21pa.dtb"
+#endif
+#define CONFIG_MMC_CLOCK_DOWNGRADE
+#include "mx6advantech_common.h"
+/* don't use pmic */
+#undef CONFIG_LDO_BYPASS_CHECK
+
+#define CONFIG_SYS_FSL_USDHC_NUM	3
+#define CONFIG_SYS_MMC_ENV_DEV		1	/* SDHC3 */
+#define CONFIG_SYS_MMC_ENV_PART                0       /* user partition */
+
+#ifdef CONFIG_SYS_USE_SPINOR
+#define CONFIG_SF_DEFAULT_CS   0
+#endif
+#undef CONFIG_FEC_MXC_PHYADDR
+#define CONFIG_FEC_MXC_PHYADDR	7
+#undef CONFIG_PHY_ATHEROS
+#define CONFIG_PHY_REALTEK
+
+/*
+ * imx6 q/dl/solo pcie would be failed to work properly in kernel, if
+ * the pcie module is iniialized/enumerated both in uboot and linux
+ * kernel.
+ * rootcause:imx6 q/dl/solo pcie don't have the reset mechanism.
+ * it is only be RESET by the POR. So, the pcie module only be
+ * initialized/enumerated once in one POR.
+ * Set to use pcie in kernel defaultly, mask the pcie config here.
+ * Remove the mask freely, if the uboot pcie functions, rather than
+ * the kernel's, are required.
+ */
+/* #define CONFIG_CMD_PCI */
+#ifdef CONFIG_CMD_PCI
+#define CONFIG_PCI
+#define CONFIG_PCI_PNP
+#define CONFIG_PCI_SCAN_SHOW
+#define CONFIG_PCIE_IMX
+#define CONFIG_PCIE_IMX_PERST_GPIO	IMX_GPIO_NR(7, 12)
+#define CONFIG_PCIE_IMX_POWER_GPIO	IMX_GPIO_NR(3, 19)
+#endif
+
+/* USB Configs */
+#define CONFIG_CMD_USB
+#ifdef CONFIG_CMD_USB
+#define CONFIG_USB_EHCI
+#define CONFIG_USB_EHCI_MX6
+#define CONFIG_USB_STORAGE
+#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
+#define CONFIG_USB_HOST_ETHER
+#define CONFIG_USB_ETHER_ASIX
+#define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
+#define CONFIG_MXC_USB_FLAGS		0
+#define CONFIG_USB_MAX_CONTROLLER_COUNT	1 /* Enabled USB controller number */
+#endif
+
+/*#define CONFIG_SPLASH_SCREEN*/
+/*#define CONFIG_MXC_EPDC*/
+
+/*
+ * SPLASH SCREEN Configs
+ */
+#ifndef CONFIG_ADVANTECH
+#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
+	/*
+	 * Framebuffer and LCD
+	 */
+	#define CONFIG_CMD_BMP
+	#define CONFIG_LCD
+	#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+	#undef LCD_TEST_PATTERN
+	/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
+	#define LCD_BPP					LCD_MONOCHROME
+	/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
+
+	#define CONFIG_WAVEFORM_BUF_SIZE		0x200000
+#endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
+#endif
+
+#define CONFIG_UBOOT_LOGO_ENABLE
+
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	/* Select one of the output mode */
+	#define IPU_OUTPUT_MODE_LVDS
+
+	#define CONFIG_FB_BASE	(CONFIG_SYS_TEXT_BASE + 0x1000000)
+	#define UBOOT_LOGO_BMP_ADDR 0x00100000
+
+	#define CONFIG_IMX_PWM
+	#define IMX_PWM1_BASE	 PWM1_BASE_ADDR
+	#define IMX_PWM2_BASE	 PWM2_BASE_ADDR
+
+#ifdef CONFIG_MX6DL
+	#define CONFIG_IPUV3_CLK 270000000
+#else
+	#define CONFIG_IPUV3_CLK 264000000
+#endif
+
+#ifdef IPU_OUTPUT_MODE_LVDS
+
+#ifdef CONFIG_ADVANTECH
+#if 1
+	#define DISPLAY_WIDTH	1024
+	#define DISPLAY_HEIGHT	600
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	24  /* RGB888 interface */
+
+	#define DISPLAY_HSYNC_START	0
+	#define DISPLAY_HSYNC_END	35
+	#define DISPLAY_HSYNC_WIDTH	72
+
+	#define DISPLAY_VSYNC_START	0
+	#define DISPLAY_VSYNC_END	320
+	#define DISPLAY_VSYNC_WIDTH	7
+
+	#define DISPLAY_PIX_CLOCK	29500000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz)*/
+#else
+	#define DISPLAY_WIDTH	800
+	#define DISPLAY_HEIGHT	480
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	24  /* RGB888 interface */
+
+	#define DISPLAY_HSYNC_START	127
+	#define DISPLAY_HSYNC_END	127
+	#define DISPLAY_HSYNC_WIDTH	2
+
+	#define DISPLAY_VSYNC_START	13
+	#define DISPLAY_VSYNC_END	13
+	#define DISPLAY_VSYNC_WIDTH	2
+
+	#define DISPLAY_PIX_CLOCK	33000000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz)*/
+	/*	#define DISPLAY_PIX_CLOCK	24864000 */
+#endif
+#else   /* Demo board */
+	/* For LVDS, 1024*768 resolution */
+	#define DISPLAY_WIDTH	1024
+	#define DISPLAY_HEIGHT	768
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	18  /* RGB666 interface */
+
+	#define DISPLAY_HSYNC_START	220
+	#define DISPLAY_HSYNC_END	40
+	#define DISPLAY_HSYNC_WIDTH	60
+
+	#define DISPLAY_VSYNC_START	21
+	#define DISPLAY_VSYNC_END	7
+	#define DISPLAY_VSYNC_WIDTH	10
+
+	#define DISPLAY_PIX_CLOCK	64000000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz) */
+
+#endif
+	#define DISPLAY_VSYNC_POLARITY			0
+	#define DISPLAY_HSYNC_POLARITY			0
+	#define DISPLAY_CLOCK_POLARITY			0
+	#define DISPLAY_DATA_POLARITY			0
+	#define DISPLAY_DATA_ENABLE_POLARITY		1
+	#define IPU_NUM			1 /* 1 for IPU1, 2 for IPU2. */
+	#define DI_NUM			0 /* 0 for DI0, 1 for DI1. */
+	#define LVDS_PORT		0  /* 0 for LVDS0, 1 for LVDS1. Note: LVDS and DI should be same number. */
+	#define DI_CLOCK_EXTERNAL_MODE  /* When clock external mode was defined, the DI clock root will be PLL3 PFD1, without this macro, the DI root clock is IPU internal clock. */
+	/*#define LVDS_CLOCK_SRC_PLL5*/
+#endif /* IPU_OUTPUT_MODE_LVDS */
+
+#endif  /* CONFIG_UBOOT_LOGO_ENABLE */
+
+
+/* uncomment for SECURE mode support */
+/* #define CONFIG_SECURE_BOOT */
+
+#ifdef CONFIG_SECURE_BOOT
+#ifndef CONFIG_CSF_SIZE
+#define CONFIG_CSF_SIZE 0x4000
+#endif
+#endif
+
+/* #define CONFIG_MFG_IGNORE_CHECK_SECURE_BOOT */
+
+#define CONFIG_SUPPORT_LVDS
+#ifdef CONFIG_SUPPORT_LVDS
+#define IOMUX_LCD_BKLT_PWM 	MX6_PAD_SD1_CMD__GPIO1_IO18
+#define IOMUX_LCD_BKLT_EN	MX6_PAD_KEY_COL0__GPIO4_IO06
+#define IOMUX_LCD_VDD_EN	MX6_PAD_KEY_ROW0__GPIO4_IO07
+#define LCD_BKLT_PWM 		IMX_GPIO_NR(1, 18)
+#define LCD_BKLT_EN 		IMX_GPIO_NR(4, 6)
+#define LCD_VDD_EN 		IMX_GPIO_NR(4, 7)	
+#endif
+
+#define SPI1_CS0                IMX_GPIO_NR(2,30)
+#define IOMUX_SPI_SCLK          MX6_PAD_EIM_D16__ECSPI1_SCLK
+#define IOMUX_SPI_MISO          MX6_PAD_EIM_D17__ECSPI1_MISO
+#define IOMUX_SPI_MOSI          MX6_PAD_EIM_D18__ECSPI1_MOSI
+#define IOMUX_SPI_CS0           MX6_PAD_EIM_EB2__ECSPI1_SS0
+
+#define USDHC2_CD_GPIO		IMX_GPIO_NR(1, 4)
+#endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx6ubc220.h b/include/configs/mx6ubc220.h
index bb31bb4..88ecb90 100644
--- a/include/configs/mx6ubc220.h
+++ b/include/configs/mx6ubc220.h
@@ -112,6 +112,76 @@
 #endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
 #endif
 
+#define CONFIG_UBOOT_LOGO_ENABLE
+
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	/* Select one of the output mode */
+	#define IPU_OUTPUT_MODE_LVDS
+
+	#define CONFIG_FB_BASE	(CONFIG_SYS_TEXT_BASE + 0x1000000)
+	#define UBOOT_LOGO_BMP_ADDR 0x00100000
+
+	#define CONFIG_IMX_PWM
+	#define IMX_PWM1_BASE	 PWM1_BASE_ADDR
+	#define IMX_PWM2_BASE	 PWM2_BASE_ADDR
+
+#ifdef CONFIG_MX6DL
+	#define CONFIG_IPUV3_CLK 270000000
+#else
+	#define CONFIG_IPUV3_CLK 264000000
+#endif
+
+#ifdef IPU_OUTPUT_MODE_LVDS
+
+#ifdef CONFIG_ADVANTECH
+	#define DISPLAY_WIDTH	800
+	#define DISPLAY_HEIGHT	480
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	24  /* RGB888 interface */
+
+	#define DISPLAY_HSYNC_START	127
+	#define DISPLAY_HSYNC_END	127
+	#define DISPLAY_HSYNC_WIDTH	2
+
+	#define DISPLAY_VSYNC_START	13
+	#define DISPLAY_VSYNC_END	13
+	#define DISPLAY_VSYNC_WIDTH	2
+
+	#define DISPLAY_PIX_CLOCK	33000000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz)*/
+	/*	#define DISPLAY_PIX_CLOCK	24864000 */
+#else   /* Demo board */
+	/* For LVDS, 1024*768 resolution */
+	#define DISPLAY_WIDTH	1024
+	#define DISPLAY_HEIGHT	768
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	18  /* RGB666 interface */
+
+	#define DISPLAY_HSYNC_START	220
+	#define DISPLAY_HSYNC_END	40
+	#define DISPLAY_HSYNC_WIDTH	60
+
+	#define DISPLAY_VSYNC_START	21
+	#define DISPLAY_VSYNC_END	7
+	#define DISPLAY_VSYNC_WIDTH	10
+
+	#define DISPLAY_PIX_CLOCK	64000000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz) */
+
+#endif
+	#define DISPLAY_VSYNC_POLARITY			0
+	#define DISPLAY_HSYNC_POLARITY			0
+	#define DISPLAY_CLOCK_POLARITY			0
+	#define DISPLAY_DATA_POLARITY			0
+	#define DISPLAY_DATA_ENABLE_POLARITY		1
+	#define IPU_NUM			1 /* 1 for IPU1, 2 for IPU2. */
+	#define DI_NUM			0 /* 0 for DI0, 1 for DI1. */
+	#define LVDS_PORT		0  /* 0 for LVDS0, 1 for LVDS1. Note: LVDS and DI should be same number. */
+	#define DI_CLOCK_EXTERNAL_MODE  /* When clock external mode was defined, the DI clock root will be PLL3 PFD1, without this macro, the DI root clock is IPU internal clock. */
+	/*#define LVDS_CLOCK_SRC_PLL5*/
+#endif /* IPU_OUTPUT_MODE_LVDS */
+
+#endif  /* CONFIG_UBOOT_LOGO_ENABLE */
+
+
 /* uncomment for SECURE mode support */
 /* #define CONFIG_SECURE_BOOT */
 
diff --git a/include/configs/mx6wise710.h b/include/configs/mx6wise710.h
new file mode 100644
index 0000000..5bf8d7c
--- /dev/null
+++ b/include/configs/mx6wise710.h
@@ -0,0 +1,213 @@
+/*
+ * Copyright (C) 2012-2016 Freescale Semiconductor, Inc.
+ *
+ * Configuration settings for the Freescale i.MX6Q SabreSD board.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#ifndef __MX6QSABRESD_CONFIG_H
+#define __MX6QSABRESD_CONFIG_H
+
+#ifdef CONFIG_SPL
+#define CONFIG_SPL_LIBCOMMON_SUPPORT
+#define CONFIG_SPL_MMC_SUPPORT
+#include "imx6_spl_advantech.h"
+#endif
+
+#define CONFIG_MACH_TYPE	3980
+#define CONFIG_MXC_UART_BASE	UART1_BASE
+#define CONFIG_CONSOLE_DEV		"ttymxc0"
+#define CONFIG_MMCROOT			"/dev/mmcblk0p2"  /* SDHC3 */
+
+#if defined(CONFIG_TARGET_MX6WISE710A1_512M)
+#define PHYS_SDRAM_SIZE         (512u * 1024 * 1024)
+#elif defined(CONFIG_TARGET_MX6WISE710A1_1G)
+#define PHYS_SDRAM_SIZE         (1u * 1024 * 1024 * 1024)
+#elif defined(CONFIG_TARGET_MX6WISE710A1_2G)
+#define PHYS_SDRAM_SIZE         (2u * 1024 * 1024 * 1024)
+#endif
+
+#if defined(CONFIG_MX6QP)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6qp-wise710-a1.dtb"
+#elif defined(CONFIG_MX6Q)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6q-wise710-a1.dtb"
+#elif defined(CONFIG_MX6DL)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-wise710-a1.dtb"
+#elif defined(CONFIG_MX6SOLO)
+#define CONFIG_DEFAULT_FDT_FILE	"imx6dl-wise710-a1.dtb"
+#endif
+#define CONFIG_MMC_CLOCK_DOWNGRADE
+#include "mx6advantech_common.h"
+/* don't use pmic */
+#undef CONFIG_LDO_BYPASS_CHECK
+
+#define CONFIG_SYS_FSL_USDHC_NUM	3
+#define CONFIG_SYS_MMC_ENV_DEV		1	/* SDHC3 */
+#define CONFIG_SYS_MMC_ENV_PART                0       /* user partition */
+
+#ifdef CONFIG_SYS_USE_SPINOR
+#define CONFIG_SF_DEFAULT_CS   0
+#endif
+#undef CONFIG_FEC_MXC_PHYADDR
+#define CONFIG_FEC_MXC_PHYADDR	0
+#undef CONFIG_PHY_ATHEROS
+#define CONFIG_PHY_REALTEK
+
+/*
+ * imx6 q/dl/solo pcie would be failed to work properly in kernel, if
+ * the pcie module is iniialized/enumerated both in uboot and linux
+ * kernel.
+ * rootcause:imx6 q/dl/solo pcie don't have the reset mechanism.
+ * it is only be RESET by the POR. So, the pcie module only be
+ * initialized/enumerated once in one POR.
+ * Set to use pcie in kernel defaultly, mask the pcie config here.
+ * Remove the mask freely, if the uboot pcie functions, rather than
+ * the kernel's, are required.
+ */
+/* #define CONFIG_CMD_PCI */
+#ifdef CONFIG_CMD_PCI
+#define CONFIG_PCI
+#define CONFIG_PCI_PNP
+#define CONFIG_PCI_SCAN_SHOW
+#define CONFIG_PCIE_IMX
+#define CONFIG_PCIE_IMX_PERST_GPIO	IMX_GPIO_NR(7, 12)
+#define CONFIG_PCIE_IMX_POWER_GPIO	IMX_GPIO_NR(3, 19)
+#endif
+
+/* USB Configs */
+#define CONFIG_CMD_USB
+#ifdef CONFIG_CMD_USB
+#define CONFIG_USB_EHCI
+#define CONFIG_USB_EHCI_MX6
+#define CONFIG_USB_STORAGE
+#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
+#define CONFIG_USB_HOST_ETHER
+#define CONFIG_USB_ETHER_ASIX
+#define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
+#define CONFIG_MXC_USB_FLAGS		0
+#define CONFIG_USB_MAX_CONTROLLER_COUNT	1 /* Enabled USB controller number */
+#endif
+
+/*#define CONFIG_SPLASH_SCREEN*/
+/*#define CONFIG_MXC_EPDC*/
+
+/*
+ * SPLASH SCREEN Configs
+ */
+#ifndef CONFIG_ADVANTECH
+#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
+	/*
+	 * Framebuffer and LCD
+	 */
+	#define CONFIG_CMD_BMP
+	#define CONFIG_LCD
+	#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+	#undef LCD_TEST_PATTERN
+	/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
+	#define LCD_BPP					LCD_MONOCHROME
+	/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
+
+	#define CONFIG_WAVEFORM_BUF_SIZE		0x200000
+#endif /* CONFIG_SPLASH_SCREEN && CONFIG_MXC_EPDC */
+#endif
+
+#define CONFIG_UBOOT_LOGO_ENABLE
+
+#ifdef CONFIG_UBOOT_LOGO_ENABLE
+	/* Select one of the output mode */
+	#define IPU_OUTPUT_MODE_LVDS
+
+	#define CONFIG_FB_BASE	(CONFIG_SYS_TEXT_BASE + 0x1000000)
+	#define UBOOT_LOGO_BMP_ADDR 0x00100000
+
+	#define CONFIG_IMX_PWM
+	#define IMX_PWM1_BASE	 PWM1_BASE_ADDR
+	#define IMX_PWM2_BASE	 PWM2_BASE_ADDR
+
+#ifdef CONFIG_MX6DL
+	#define CONFIG_IPUV3_CLK 270000000
+#else
+	#define CONFIG_IPUV3_CLK 264000000
+#endif
+
+#ifdef IPU_OUTPUT_MODE_LVDS
+
+#ifdef CONFIG_ADVANTECH
+	#define DISPLAY_WIDTH	800
+	#define DISPLAY_HEIGHT	480
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	24  /* RGB888 interface */
+
+	#define DISPLAY_HSYNC_START	127
+	#define DISPLAY_HSYNC_END	127
+	#define DISPLAY_HSYNC_WIDTH	2
+
+	#define DISPLAY_VSYNC_START	13
+	#define DISPLAY_VSYNC_END	13
+	#define DISPLAY_VSYNC_WIDTH	2
+
+	#define DISPLAY_PIX_CLOCK	33000000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz)*/
+	/*	#define DISPLAY_PIX_CLOCK	24864000 */
+#else   /* Demo board */
+	/* For LVDS, 1024*768 resolution */
+	#define DISPLAY_WIDTH	1024
+	#define DISPLAY_HEIGHT	768
+	#define DISPLAY_BPP	32
+	#define DISPLAY_IF_BPP	18  /* RGB666 interface */
+
+	#define DISPLAY_HSYNC_START	220
+	#define DISPLAY_HSYNC_END	40
+	#define DISPLAY_HSYNC_WIDTH	60
+
+	#define DISPLAY_VSYNC_START	21
+	#define DISPLAY_VSYNC_END	7
+	#define DISPLAY_VSYNC_WIDTH	10
+
+	#define DISPLAY_PIX_CLOCK	64000000  /*(DISPLAY_HSYNC_START + DISPLAY_HSYNC_END + DISPLAY_HSYNC_WIDTH + DISPLAY_WIDTH) * (DISPLAY_VSYNC_START + DISPLAY_VSYNC_END + DISPLAY_VSYNC_WIDTH + DISPLAY_HEIGHT) * refresh rate (60Hz) */
+
+#endif
+	#define DISPLAY_VSYNC_POLARITY			0
+	#define DISPLAY_HSYNC_POLARITY			0
+	#define DISPLAY_CLOCK_POLARITY			0
+	#define DISPLAY_DATA_POLARITY			0
+	#define DISPLAY_DATA_ENABLE_POLARITY		1
+	#define IPU_NUM			1 /* 1 for IPU1, 2 for IPU2. */
+	#define DI_NUM			0 /* 0 for DI0, 1 for DI1. */
+	#define LVDS_PORT		0  /* 0 for LVDS0, 1 for LVDS1. Note: LVDS and DI should be same number. */
+	#define DI_CLOCK_EXTERNAL_MODE  /* When clock external mode was defined, the DI clock root will be PLL3 PFD1, without this macro, the DI root clock is IPU internal clock. */
+	/*#define LVDS_CLOCK_SRC_PLL5*/
+#endif /* IPU_OUTPUT_MODE_LVDS */
+
+#endif  /* CONFIG_UBOOT_LOGO_ENABLE */
+
+
+/* uncomment for SECURE mode support */
+/* #define CONFIG_SECURE_BOOT */
+
+#ifdef CONFIG_SECURE_BOOT
+#ifndef CONFIG_CSF_SIZE
+#define CONFIG_CSF_SIZE 0x4000
+#endif
+#endif
+
+/* #define CONFIG_MFG_IGNORE_CHECK_SECURE_BOOT */
+
+#define CONFIG_SUPPORT_LVDS
+#ifdef CONFIG_SUPPORT_LVDS
+#define IOMUX_LCD_BKLT_PWM 	MX6_PAD_SD1_CMD__GPIO1_IO18
+#define IOMUX_LCD_BKLT_EN	MX6_PAD_KEY_COL0__GPIO4_IO06
+#define IOMUX_LCD_VDD_EN	MX6_PAD_KEY_ROW0__GPIO4_IO07
+#define LCD_BKLT_PWM 		IMX_GPIO_NR(1, 18)
+#define LCD_BKLT_EN 		IMX_GPIO_NR(4, 6)
+#define LCD_VDD_EN 		IMX_GPIO_NR(4, 7)	
+#endif
+
+#define SPI1_CS0                IMX_GPIO_NR(2,30)
+#define IOMUX_SPI_SCLK          MX6_PAD_EIM_D16__ECSPI1_SCLK
+#define IOMUX_SPI_MISO          MX6_PAD_EIM_D17__ECSPI1_MISO
+#define IOMUX_SPI_MOSI          MX6_PAD_EIM_D18__ECSPI1_MOSI
+#define IOMUX_SPI_CS0           MX6_PAD_EIM_EB2__ECSPI1_SS0
+
+#define USDHC2_CD_GPIO		IMX_GPIO_NR(1, 4)
+#endif                         /* __MX6QSABRESD_CONFIG_H */
diff --git a/include/configs/mx7advantech_common.h b/include/configs/mx7advantech_common.h
deleted file mode 100644
index c049dad..0000000
--- a/include/configs/mx7advantech_common.h
+++ /dev/null
@@ -1,30 +0,0 @@
-/*
- * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
- *
- * Configuration settings for the Freescale i.MX7.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-/*
-#ifndef __MX7_COMMON_H
-#define __MX7_COMMON_H
-*/
-
-#ifndef __MX7D_SABRESD_COMMON_CONFIG_H
-#define __MX7D_SABRESD_COMMON_CONFIG_H
-
-#include "mx7_common.h"
-
-/* #define CONFIG_ADVANTECH */
-#define CONFIG_ADVANTECH_MX7
-
-#define CONFIG_PHYLIB
-#define CONFIG_PHY_ATHEROS
-
-
-/* boot device dev number */
-#define	CONFIG_EMMC_DEV_NUM	1
-#define	CONFIG_SD_DEV_NUM	0
-
-#endif
diff --git a/include/configs/mx7debcrm01.h b/include/configs/mx7debcrm01.h
deleted file mode 100644
index 484182a..0000000
--- a/include/configs/mx7debcrm01.h
+++ /dev/null
@@ -1,428 +0,0 @@
-/*
- * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
- *
- * Configuration settings for the Freescale i.MX7D SABRESD board.
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#ifndef __MX7D_SABRESD_CONFIG_H
-#define __MX7D_SABRESD_CONFIG_H
-
-#include "mx7advantech_common.h"
-/* #include "mx7_common.h" */
-
-#define CONFIG_DBG_MONITOR
-#define PHYS_SDRAM_SIZE			SZ_2G
-
-/* #define PHYS_SDRAM_SIZE			SZ_1G*/
-
-/* uncomment for PLUGIN mode support */
-/* #define CONFIG_USE_PLUGIN */
-
-/* Uncomment to enable secure boot support */
-/* #define CONFIG_SECURE_BOOT */
-
-#ifdef CONFIG_SECURE_BOOT
-#ifndef CONFIG_CSF_SIZE
-#define CONFIG_CSF_SIZE 0x4000
-#endif
-#endif
-
-/* Network */
-#define CONFIG_CMD_MII
-#define CONFIG_FEC_MXC
-#define CONFIG_MII
-#define CONFIG_FEC_XCV_TYPE             RGMII
-#define CONFIG_ETHPRIME                 "FEC"
-
-#define CONFIG_FEC_ENET_DEV 0
-
-#if (CONFIG_FEC_ENET_DEV == 0)
-#define IMX_FEC_BASE			ENET_IPS_BASE_ADDR
-#define CONFIG_FEC_MXC_PHYADDR          0x0
-#elif (CONFIG_FEC_ENET_DEV == 1)
-#define IMX_FEC_BASE			ENET2_IPS_BASE_ADDR
-#define CONFIG_FEC_MXC_PHYADDR          0x1
-#endif
-
-#define CONFIG_FEC_MXC_MDIO_BASE	ENET_IPS_BASE_ADDR
-
-/* PMIC */
-#define CONFIG_POWER
-#define CONFIG_POWER_I2C
-#define CONFIG_POWER_PFUZE3000
-#define CONFIG_POWER_PFUZE3000_I2C_ADDR	0x08
-
-#undef CONFIG_BOOTM_NETBSD
-#undef CONFIG_BOOTM_PLAN9
-#undef CONFIG_BOOTM_RTEMS
-
-#undef CONFIG_CMD_EXPORTENV
-#undef CONFIG_CMD_IMPORTENV
-
-/* I2C configs */
-#define CONFIG_CMD_I2C
-#define CONFIG_SYS_I2C
-#define CONFIG_SYS_I2C_MXC
-#define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
-#define CONFIG_SYS_I2C_SPEED		100000
-
-#ifdef CONFIG_SYS_BOOT_QSPI
-#define CONFIG_SYS_USE_QSPI
-#define CONFIG_ENV_IS_IN_SPI_FLASH
-#elif defined CONFIG_SYS_BOOT_NAND
-#define CONFIG_SYS_USE_NAND
-#define CONFIG_ENV_IS_IN_NAND
-#else
-#define CONFIG_ENV_IS_IN_MMC
-#endif
-
-#define CONFIG_SUPPORT_EMMC_BOOT	/* eMMC specific */
-#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
-
-#ifdef CONFIG_IMX_BOOTAUX
-/* Set to QSPI1 A flash at default */
-#ifdef CONFIG_SYS_USE_QSPI
-#define CONFIG_SYS_AUXCORE_BOOTDATA 0x60100000 /* Set to QSPI1 A flash, offset 1M */
-#else
-#define CONFIG_SYS_AUXCORE_BOOTDATA 0x7F8000 /* Set to TCML address */
-#endif
-
-#ifdef CONFIG_SYS_USE_QSPI
-#define UPDATE_M4_ENV \
-	"m4image=m4_qspi.bin\0" \
-	"loadm4image=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${m4image}\0" \
-	"update_m4_from_sd=" \
-		"if sf probe 0:0; then " \
-			"if run loadm4image; then " \
-				"setexpr fw_sz ${filesize} + 0xffff; " \
-				"setexpr fw_sz ${fw_sz} / 0x10000; "	\
-				"setexpr fw_sz ${fw_sz} * 0x10000; "	\
-				"sf erase 0x100000 ${fw_sz}; " \
-				"sf write ${loadaddr} 0x100000 ${filesize}; " \
-			"fi; " \
-		"fi\0" \
-	"m4boot=sf probe 0:0; bootaux "__stringify(CONFIG_SYS_AUXCORE_BOOTDATA)"\0"
-#else
-#define UPDATE_M4_ENV \
-	"m4image=m4_qspi.bin\0" \
-	"loadm4image=fatload mmc ${mmcdev}:${mmcpart} "__stringify(CONFIG_SYS_AUXCORE_BOOTDATA)" ${m4image}\0" \
-	"m4boot=run loadm4image; bootaux "__stringify(CONFIG_SYS_AUXCORE_BOOTDATA)"\0"
-#endif
-#else
-#define UPDATE_M4_ENV ""
-#endif
-
-#ifdef CONFIG_SYS_BOOT_NAND
-#define CONFIG_MFG_NAND_PARTITION "mtdparts=gpmi-nand:64m(boot),16m(kernel),16m(dtb),-(rootfs) "
-#else
-#define CONFIG_MFG_NAND_PARTITION ""
-#endif
-
-#define CONFIG_MFG_ENV_SETTINGS \
-	"mfgtool_args=setenv bootargs console=${console},${baudrate} " \
-		"rdinit=/linuxrc " \
-		"g_mass_storage.stall=0 g_mass_storage.removable=1 " \
-		"g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\
-		"g_mass_storage.iSerialNumber=\"\" "\
-		CONFIG_MFG_NAND_PARTITION \
-		"clk_ignore_unused "\
-		"\0" \
-	"initrd_addr=0x83800000\0" \
-	"initrd_high=0xffffffff\0" \
-	"bootcmd_mfg=run mfgtool_args;bootz ${loadaddr} ${initrd_addr} ${fdt_addr};\0" \
-
-#define CONFIG_DFU_ENV_SETTINGS \
-	"dfu_alt_info=image raw 0 0x800000;"\
-		"u-boot raw 0 0x4000;"\
-		"bootimg part 0 1;"\
-		"rootfs part 0 2\0" \
-
-#if defined(CONFIG_SYS_BOOT_NAND)
-#define CONFIG_EXTRA_ENV_SETTINGS \
-	CONFIG_MFG_ENV_SETTINGS \
-	"panel=TFT43AB\0" \
-	"fdt_addr=0x83000000\0" \
-	"fdt_high=0xffffffff\0"	  \
-	"console=ttymxc0\0" \
-	"bootargs=console=ttymxc0,115200 ubi.mtd=3 "  \
-		"root=ubi0:rootfs rootfstype=ubifs "		     \
-		"mtdparts=gpmi-nand:64m(boot),16m(kernel),16m(dtb),-(rootfs)\0"\
-	"bootcmd=nand read ${loadaddr} 0x4000000 0x800000;"\
-		"nand read ${fdt_addr} 0x5000000 0x100000;"\
-		"bootz ${loadaddr} - ${fdt_addr}\0"
-
-#else
-#define CONFIG_EXTRA_ENV_SETTINGS \
-	UPDATE_M4_ENV \
-	CONFIG_MFG_ENV_SETTINGS \
-	CONFIG_DFU_ENV_SETTINGS \
-	"script=boot.scr\0" \
-	"image=zImage\0" \
-	"console=ttymxc0\0" \
-	"fdt_high=0xffffffff\0" \
-	"initrd_high=0xffffffff\0" \
-	"fdt_file=imx7d-ebcrm01-a1.dtb\0" \
-	"fdt_addr=0x83000000\0" \
-	"boot_fdt=try\0" \
-	"ip_dyn=yes\0" \
-	"panel=TFT43AB\0" \
-	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
-	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
-	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
-	"mmcautodetect=yes\0" \
-	"mmcargs=setenv bootargs console=${console},${baudrate} " \
-		"root=${mmcroot}\0" \
-	"loadbootscript=" \
-		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
-	"bootscript=echo Running bootscript from mmc ...; " \
-		"source\0" \
-	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
-	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
-	"mmcboot=echo Booting from mmc ...; " \
-		"run mmcargs; " \
-		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
-			"if run loadfdt; then " \
-				"bootz ${loadaddr} - ${fdt_addr}; " \
-			"else " \
-				"if test ${boot_fdt} = try; then " \
-					"bootz; " \
-				"else " \
-					"echo WARN: Cannot load the DT; " \
-				"fi; " \
-			"fi; " \
-		"else " \
-			"bootz; " \
-		"fi;\0" \
-	"netargs=setenv bootargs console=${console},${baudrate} " \
-		"root=/dev/nfs " \
-	"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
-		"netboot=echo Booting from net ...; " \
-		"run netargs; " \
-		"if test ${ip_dyn} = yes; then " \
-			"setenv get_cmd dhcp; " \
-		"else " \
-			"setenv get_cmd tftp; " \
-		"fi; " \
-		"${get_cmd} ${image}; " \
-		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
-			"if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
-				"bootz ${loadaddr} - ${fdt_addr}; " \
-			"else " \
-				"if test ${boot_fdt} = try; then " \
-					"bootz; " \
-				"else " \
-					"echo WARN: Cannot load the DT; " \
-				"fi; " \
-			"fi; " \
-		"else " \
-			"bootz; " \
-		"fi;\0"
-
-#define CONFIG_BOOTCOMMAND \
-	   "mmc dev ${mmcdev};" \
-	   "mmc dev ${mmcdev}; if mmc rescan; then " \
-		   "if run loadbootscript; then " \
-			   "run bootscript; " \
-		   "else " \
-			   "if run loadimage; then " \
-				   "run mmcboot; " \
-			   "else run netboot; " \
-			   "fi; " \
-		   "fi; " \
-	   "else run netboot; fi"
-#endif
-
-#define CONFIG_CMD_MEMTEST
-#define CONFIG_SYS_MEMTEST_START	0x80000000
-#define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START + 0x20000000)
-
-#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
-#define CONFIG_SYS_HZ			1000
-
-#define CONFIG_STACKSIZE		SZ_128K
-
-/* Physical Memory Map */
-#define CONFIG_NR_DRAM_BANKS		1
-#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
-
-#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
-#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
-#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
-
-#define CONFIG_SYS_INIT_SP_OFFSET \
-	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
-#define CONFIG_SYS_INIT_SP_ADDR \
-	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
-
-/* FLASH and environment organization */
-#define CONFIG_SYS_NO_FLASH
-#define CONFIG_ENV_SIZE			SZ_8K
-
-/*
- * If want to use nand, define CONFIG_NAND_MXS and rework board
- * to support nand, since emmc has pin conflicts with nand
- */
-#ifdef CONFIG_SYS_USE_NAND
-#define CONFIG_CMD_NAND
-#define CONFIG_CMD_NAND_TRIMFFS
-
-/* NAND stuff */
-#define CONFIG_NAND_MXS
-#define CONFIG_SYS_MAX_NAND_DEVICE	1
-#define CONFIG_SYS_NAND_BASE		0x40000000
-#define CONFIG_SYS_NAND_5_ADDR_CYCLE
-#define CONFIG_SYS_NAND_ONFI_DETECTION
-
-/* DMA stuff, needed for GPMI/MXS NAND support */
-#define CONFIG_APBH_DMA
-#define CONFIG_APBH_DMA_BURST
-#define CONFIG_APBH_DMA_BURST8
-#endif
-
-#ifdef CONFIG_SYS_USE_QSPI
-#define CONFIG_FSL_QSPI
-#define CONFIG_CMD_SF
-#define CONFIG_SPI_FLASH
-#define CONFIG_SPI_FLASH_MACRONIX
-#define CONFIG_SPI_FLASH_BAR
-#define CONFIG_SF_DEFAULT_BUS		0
-#define CONFIG_SF_DEFAULT_CS		0
-#define CONFIG_SF_DEFAULT_SPEED		40000000
-#define CONFIG_SF_DEFAULT_MODE		SPI_MODE_0
-#define CONFIG_QSPI_BASE		QSPI1_IPS_BASE_ADDR
-#define CONFIG_QSPI_MEMMAP_BASE		QSPI0_ARB_BASE_ADDR
-#endif
-
-#if defined(CONFIG_ENV_IS_IN_MMC)
-#define CONFIG_ENV_OFFSET		(12 * SZ_64K)
-#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
-#define CONFIG_ENV_OFFSET		(768 * 1024)
-#define CONFIG_ENV_SECT_SIZE		(64 * 1024)
-#define CONFIG_ENV_SPI_BUS		CONFIG_SF_DEFAULT_BUS
-#define CONFIG_ENV_SPI_CS		CONFIG_SF_DEFAULT_CS
-#define CONFIG_ENV_SPI_MODE		CONFIG_SF_DEFAULT_MODE
-#define CONFIG_ENV_SPI_MAX_HZ		CONFIG_SF_DEFAULT_SPEED
-#elif defined(CONFIG_ENV_IS_IN_NAND)
-#undef CONFIG_ENV_SIZE
-#define CONFIG_ENV_OFFSET		(60 << 20)
-#define CONFIG_ENV_SECT_SIZE		(128 << 10)
-#define CONFIG_ENV_SIZE			CONFIG_ENV_SECT_SIZE
-#endif
-
-#ifdef CONFIG_SYS_USE_NAND
-#define CONFIG_SYS_FSL_USDHC_NUM	1
-#else
-#define CONFIG_SYS_FSL_USDHC_NUM	2
-#endif
-
-/* MMC Config*/
-#define CONFIG_SYS_FSL_ESDHC_ADDR       0
-#define CONFIG_SYS_MMC_ENV_DEV		0   /* USDHC1 */
-#define CONFIG_SYS_MMC_ENV_PART		0	/* user area */
-#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC1 */
-
-/* USB Configs */
-#define CONFIG_CMD_USB
-#define CONFIG_USB_EHCI
-#define CONFIG_USB_EHCI_MX7
-#define CONFIG_USB_STORAGE
-#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
-#define CONFIG_USB_HOST_ETHER
-#define CONFIG_USB_ETHER_ASIX
-#define CONFIG_MXC_USB_PORTSC  (PORT_PTS_UTMI | PORT_PTS_PTW)
-#define CONFIG_MXC_USB_FLAGS   0
-#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
-
-#define CONFIG_IMX_THERMAL
-
-#define CONFIG_CMD_BMODE
-
-/* #define CONFIG_VIDEO */
-#ifdef CONFIG_VIDEO
-#define CONFIG_CFB_CONSOLE
-#define CONFIG_VIDEO_MXS
-#define CONFIG_VIDEO_LOGO
-#define CONFIG_VIDEO_SW_CURSOR
-#define CONFIG_VGA_AS_SINGLE_DEVICE
-#define CONFIG_SYS_CONSOLE_IS_IN_ENV
-#define CONFIG_SPLASH_SCREEN
-#define CONFIG_SPLASH_SCREEN_ALIGN
-#define CONFIG_CMD_BMP
-#define CONFIG_BMP_16BPP
-#define CONFIG_VIDEO_BMP_RLE8
-#define CONFIG_VIDEO_BMP_LOGO
-#define CONFIG_IMX_VIDEO_SKIP
-#endif
-
-/* #define CONFIG_SPLASH_SCREEN*/
-/* #define CONFIG_MXC_EPDC*/
-
-/*
- * SPLASH SCREEN Configs
- */
-#if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
-/*
- * Framebuffer and LCD
- */
-#define	CONFIG_CFB_CONSOLE
-#define CONFIG_CMD_BMP
-#define CONFIG_LCD
-#define CONFIG_SYS_CONSOLE_IS_IN_ENV
-
-#undef LCD_TEST_PATTERN
-/* #define CONFIG_SPLASH_IS_IN_MMC			1 */
-#define LCD_BPP					LCD_MONOCHROME
-/* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
-
-#define CONFIG_WAVEFORM_BUF_SIZE		0x400000
-#endif
-
-#if defined(CONFIG_MXC_EPDC) && defined(CONFIG_SYS_USE_QSPI)
-#error "EPDC Pins conflicts QSPI, Either EPDC or QSPI can be enabled!"
-#endif
-
-#if defined(CONFIG_ANDROID_SUPPORT)
-#include "mx7dsabresdandroid.h"
-#else
-#define CONFIG_CI_UDC
-#define CONFIG_USBD_HS
-#define CONFIG_USB_GADGET_DUALSPEED
-
-#define CONFIG_USB_GADGET
-#define CONFIG_CMD_USB_MASS_STORAGE
-#define CONFIG_USB_FUNCTION_MASS_STORAGE
-#define CONFIG_USB_GADGET_DOWNLOAD
-#define CONFIG_USB_GADGET_VBUS_DRAW	2
-
-#define CONFIG_G_DNL_VENDOR_NUM		0x0525
-#define CONFIG_G_DNL_PRODUCT_NUM	0xa4a5
-#define CONFIG_G_DNL_MANUFACTURER	"FSL"
-
-/* USB Device Firmware Update support */
-#define CONFIG_CMD_DFU
-#define CONFIG_USB_FUNCTION_DFU
-#define CONFIG_DFU_MMC
-#define CONFIG_DFU_RAM
-#endif
-
-#define USDHC1_CD_GPIO	IMX_GPIO_NR(5, 0)
-#define USDHC1_WP_GPIO	IMX_GPIO_NR(5, 1)
-#define USDHC1_PWR_GPIO	IMX_GPIO_NR(5, 2)
-#define USDHC3_PWR_GPIO IMX_GPIO_NR(6, 11)
-
-#define RESET_CB_GPIO	IMX_GPIO_NR(1, 9)
-
-#define CONFIG_PCIE_RESET
-#define IOMUX_PCIE_RESET	MX7D_PAD_ENET1_COL__GPIO7_IO15	/* PCIE_RST */
-#define PCIE_RESET              IMX_GPIO_NR(7,15)
-
-/* Boot Select */
-#define SABRESD_NANDF_CS1	IMX_GPIO_NR(3, 19) //BOOT_CFG14 - BOOT_SEL2#
-#define SABRESD_NANDF_CS2	IMX_GPIO_NR(3, 18) //BOOT_CFG13 - BOOT_SEL1#
-#define SABRESD_NANDF_CS3	IMX_GPIO_NR(3, 17) //BOOT_CFG12 - BOOT_SEL0#
-#define SABRESD_NANDF_CS4	IMX_GPIO_NR(3, 16) //BOOT_CFG11 - BOOT_SEL3#
-
-#endif	/* __CONFIG_H */
-
diff --git a/tools/imximage.c b/tools/imximage.c
index c9cd687..a08fa0e 100644
--- a/tools/imximage.c
+++ b/tools/imximage.c
@@ -550,6 +550,10 @@ static void copy_plugin_code(struct imx_header *imxhdr, char *plugin_file)
 	char *plugin_buf = imxhdr->header.hdr_v2.data.plugin_code;
 	char *ptr;
 
+
+	/*test*/
+	printf("define CONFIG_USE_PLUGIN and stat file in %s\n", plugin_file);
+
 	ifd = open(plugin_file, O_RDONLY|O_BINARY);
 	if (fstat(ifd, &sbuf) < 0) {
 		fprintf(stderr, "Can't stat %s: %s\n",
@@ -824,7 +828,10 @@ static void imximage_set_header(void *ptr, struct stat *sbuf, int ifd,
 	 * by adding VERSION command into it, here need
 	 * set up function ptr group to V1 by default.
 	 */
-	imximage_version = IMXIMAGE_V1;
+
+	/*imximage_version = IMXIMAGE_V1;*/
+	imximage_version = IMXIMAGE_V2;
+
 	/* Be able to detect if the cfg file has no BOOT_FROM tag */
 	imximage_ivt_offset = FLASH_OFFSET_UNDEFINED;
 	imximage_csf_size = 0;
@@ -899,7 +906,10 @@ static int imximage_generate(struct image_tool_params *params,
 	 * by adding VERSION command into it, here need
 	 * set up function ptr group to V1 by default.
 	 */
-	imximage_version = IMXIMAGE_V1;
+
+	/* imximage_version = IMXIMAGE_V1; */
+
+	imximage_version = IMXIMAGE_V2;
 	/* Be able to detect if the cfg file has no BOOT_FROM tag */
 	imximage_ivt_offset = FLASH_OFFSET_UNDEFINED;
 	imximage_csf_size = 0;
diff --git a/tools/mkimage.c b/tools/mkimage.c
index facebcd..589d82d 100644
--- a/tools/mkimage.c
+++ b/tools/mkimage.c
@@ -69,6 +69,7 @@ static void show_image_types(void)
 
 int main(int argc, char **argv)
 {
+	printf("make image\n");
 	int ifd = -1;
 	struct stat sbuf;
 	char *ptr;
-- 
2.7.4

