// Seed: 490241022
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10#(.id_10(id_1 & id_7)) = -id_4;
  assign id_3 = 1;
  id_15 :
  assert  property  (  @  (  posedge  1  or  posedge  1  or  posedge  !  id_3  or  posedge  1 'd0 or  posedge  id_10  or  id_10  )  id_4  )
    $display;
  assign id_3 = id_15;
  id_16(
      1'b0, 1 + 1, 1
  );
  wire id_17;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6,
    output tri1 id_7,
    output wor id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    inout tri id_16,
    input tri id_17
    , id_19
);
  wire id_20;
  assign id_15 = id_14;
  module_0(
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_19,
      id_19
  );
endmodule
