Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: repair_wire1.def
Notice 0: Design: long_wire
Notice 0:     Created 2 pins.
Notice 0:     Created 3 components and 12 component-terminals.
Notice 0:     Created 2 special nets and 6 connections.
Notice 0:     Created 4 nets and 6 connections.
Notice 0: Finished DEF file: repair_wire1.def
Found 1 long wires.
Inserted 2 buffers in 1 nets.
CLOCK
Driver    length delay
Startpoint: in1 (clock source 'in1')
Endpoint: out1 (output port)
Path Group: (none)
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
   1.28    0.00    0.00    0.00 ^ in1 (in)
           0.00    0.00    0.00 ^ u1/A (BUF_X1)
   1.00    0.01    0.02    0.02 ^ u1/Z (BUF_X1)
           0.01    0.00    0.02 ^ u2/A (BUF_X1)
   3.71    0.01    0.03    0.04 ^ u2/Z (BUF_X1)
           0.01    0.00    0.04 ^ repeater2/A (BUF_X4)
   3.71    0.01    0.02    0.06 ^ repeater2/Z (BUF_X4)
           0.01    0.00    0.06 ^ repeater1/A (BUF_X4)
   1.28    0.00    0.02    0.08 ^ repeater1/Z (BUF_X4)
           0.00    0.00    0.08 ^ u3/A (BUF_X1)
   0.31    0.00    0.02    0.09 ^ u3/Z (BUF_X1)
           0.00    0.00    0.09 ^ out1 (out)
                           0.09   data arrival time
-----------------------------------------------------------------------
(Path is unconstrained)


