Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/yehia/Desktop/experiment/first try to collect all/smiu_isim_beh.exe -prj C:/Users/yehia/Desktop/experiment/first try to collect all/smiu_beh.prj work.smiu work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/sd.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/clk3.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/clk2.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/clk1.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/c.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/ll.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/I2s.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/Dec.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/Debouncing.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/ClockDivider2.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/digital_loc.v" into library work
Analyzing Verilog file "C:/Users/yehia/Desktop/experiment/first try to collect all/smiu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ClockDivider
Compiling module ClockDivider2
Compiling module D_flipflop
Compiling module Debouncing
Compiling module Rising_Edge_Detector
Compiling module clk1
Compiling module clk2
Compiling module clk3
Compiling module I2s
Compiling module UpCounter_SyncReset
Compiling module dec
Compiling module digital_loc
Compiling module smiu
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable C:/Users/yehia/Desktop/experiment/first try to collect all/smiu_isim_beh.exe
Fuse Memory Usage: 27628 KB
Fuse CPU Usage: 405 ms
