From c258c68ce6210599450c9c369dc09c31a13ad55d Mon Sep 17 00:00:00 2001
From: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Date: Thu, 12 Nov 2020 15:06:02 +0800
Subject: [PATCH] phy: rockchip: naneng-combphy: Add sata configs for CON0~3
 regs

Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: Id91eb780cbe43cf58862c20a1d8c51b7dc4b39f7
---
 .../rockchip/phy-rockchip-naneng-combphy.c    | 29 ++++++++++++-------
 1 file changed, 19 insertions(+), 10 deletions(-)

diff --git a/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c b/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
index 0888484272b6..2cd6b0202952 100644
--- a/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
+++ b/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
@@ -31,7 +31,6 @@ struct combphy_reg {
 struct rockchip_combphy_grfcfg {
 	struct combphy_reg pcie_mode_set;
 	struct combphy_reg usb_mode_set;
-	struct combphy_reg sata_mode_set;
 	struct combphy_reg qsgmii_mode_set;
 	struct combphy_reg pipe_rxterm_sel;
 	struct combphy_reg pipe_rxterm_set;
@@ -40,12 +39,16 @@ struct rockchip_combphy_grfcfg {
 	struct combphy_reg pipe_txelec_sel;
 	struct combphy_reg pipe_txelec_set;
 	struct combphy_reg pipe_sel_usb;
-	struct combphy_reg pipe_sel_sata;
 	struct combphy_reg pipe_sel_qsgmii;
 	struct combphy_reg con0_for_pcie;
 	struct combphy_reg con1_for_pcie;
 	struct combphy_reg con2_for_pcie;
 	struct combphy_reg con3_for_pcie;
+	struct combphy_reg con0_for_sata;
+	struct combphy_reg con1_for_sata;
+	struct combphy_reg con2_for_sata;
+	struct combphy_reg con3_for_sata;
+	struct combphy_reg pipe_con0_for_sata;
 };
 
 struct rockchip_combphy_priv {
@@ -104,8 +107,11 @@ static int rockchip_combphy_set_mode(struct rockchip_combphy_priv *priv)
 		param_write(priv->phy_grf, &cfg->usb_mode_set, true);
 		break;
 	case PHY_TYPE_SATA:
-		param_write(priv->phy_grf, &cfg->pipe_sel_sata, true);
-		param_write(priv->phy_grf, &cfg->sata_mode_set, true);
+		param_write(priv->phy_grf, &cfg->con0_for_sata, true);
+		param_write(priv->phy_grf, &cfg->con1_for_sata, true);
+		param_write(priv->phy_grf, &cfg->con2_for_sata, true);
+		param_write(priv->phy_grf, &cfg->con3_for_sata, true);
+		param_write(priv->pipe_grf, &cfg->pipe_con0_for_sata, true);
 		break;
 	default:
 		dev_err(priv->dev, "incompatible PHY type\n");
@@ -216,7 +222,6 @@ static int rockchip_combphy_probe(struct platform_device *pdev)
 static const struct rockchip_combphy_grfcfg rk3568_combphy_cfgs = {
 	.pcie_mode_set		= { 0x0000, 5, 0, 0x00, 0x11 },
 	.usb_mode_set		= { 0x0000, 5, 0, 0x00, 0x04 },
-	.sata_mode_set		= { 0x0000, 5, 0, 0x00, 0x19 },
 	.qsgmii_mode_set	= { 0x0000, 5, 0, 0x00, 0x0d },
 	.pipe_rxterm_sel	= { 0x0008, 8, 8, 0x00, 0x01 },
 	.pipe_rxterm_set	= { 0x0000, 12, 12, 0x00, 0x01 },
@@ -225,12 +230,16 @@ static const struct rockchip_combphy_grfcfg rk3568_combphy_cfgs = {
 	.pipe_txelec_sel	= { 0x0008, 12, 12, 0x00, 0x01 },
 	.pipe_txelec_set	= { 0x0004, 1, 1, 0x00, 0x01 },
 	.pipe_sel_usb		= { 0x000c, 14, 13, 0x00, 0x01 },
-	.pipe_sel_sata		= { 0x000c, 14, 13, 0x00, 0x02 },
 	.pipe_sel_qsgmii	= { 0x000c, 14, 13, 0x00, 0x03 },
-	.con0_for_pcie		= { 0x0000, 15, 0, 0x00, 0x1000},
-	.con1_for_pcie		= { 0x0004, 15, 0, 0x00, 0x0000},
-	.con2_for_pcie		= { 0x0008, 15, 0, 0x00, 0x0101},
-	.con3_for_pcie		= { 0x000c, 15, 0, 0x00, 0x0200},
+	.con0_for_pcie		= { 0x0000, 15, 0, 0x00, 0x1000 },
+	.con1_for_pcie		= { 0x0004, 15, 0, 0x00, 0x0000 },
+	.con2_for_pcie		= { 0x0008, 15, 0, 0x00, 0x0101 },
+	.con3_for_pcie		= { 0x000c, 15, 0, 0x00, 0x0200 },
+	.con0_for_sata		= { 0x0000, 15, 0, 0x00, 0x0119 },
+	.con1_for_sata		= { 0x0004, 15, 0, 0x00, 0x0000 },
+	.con2_for_sata		= { 0x0008, 15, 0, 0x00, 0x80c3 },
+	.con3_for_sata		= { 0x000c, 15, 0, 0x00, 0x4402 },
+	.pipe_con0_for_sata	= { 0x0000, 15, 0, 0x00, 0x2220 },
 };
 
 static const struct of_device_id rockchip_combphy_of_match[] = {
-- 
2.35.3

