{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 00:35:13 2012 " "Info: Processing started: Wed Dec 12 00:35:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "on-board_oscillator " "Info: Assuming node \"on-board_oscillator\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -16 152 864 "on-board_oscillator" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "on-board_oscillator" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst21\|clockTmp\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "on-board_oscillator memory lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] register program_counter:inst\|a_out\[0\] 13.11 MHz 76.3 ns Internal " "Info: Clock \"on-board_oscillator\" has Internal fmax of 13.11 MHz between source memory \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]\" and destination register \"program_counter:inst\|a_out\[0\]\" (period= 76.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "73.100 ns + Longest memory register " "Info: + Longest memory to register delay is 73.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] 1 MEM EC2_C 6 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = EC2_C; Fanout = 6; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(2.400 ns) 8.700 ns mux_3bit:inst10\|mux2_out\[1\]~3 2 COMB LC8_B24 16 " "Info: 2: + IC(5.700 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC8_B24; Fanout = 16; COMB Node = 'mux_3bit:inst10\|mux2_out\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] mux_3bit:inst10|mux2_out[1]~3 } "NODE_NAME" } } { "mux_3_bit.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux_3_bit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 11.900 ns eightbit_register_file:inst9\|regfile~39 3 COMB LC5_B24 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC5_B24; Fanout = 1; COMB Node = 'eightbit_register_file:inst9\|regfile~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mux_3bit:inst10|mux2_out[1]~3 eightbit_register_file:inst9|regfile~39 } "NODE_NAME" } } { "eightbit_register_file.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/eightbit_register_file.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.800 ns eightbit_register_file:inst9\|regfile~40 4 COMB LC2_B24 3 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 14.800 ns; Loc. = LC2_B24; Fanout = 3; COMB Node = 'eightbit_register_file:inst9\|regfile~40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { eightbit_register_file:inst9|regfile~39 eightbit_register_file:inst9|regfile~40 } "NODE_NAME" } } { "eightbit_register_file.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/eightbit_register_file.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 20.000 ns mux:inst14\|mux1_out\[5\]~10 5 COMB LC2_B20 7 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 20.000 ns; Loc. = LC2_B20; Fanout = 7; COMB Node = 'mux:inst14\|mux1_out\[5\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { eightbit_register_file:inst9|regfile~40 mux:inst14|mux1_out[5]~10 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 22.500 ns alu:inst12\|ShiftLeft0~81 6 COMB LC7_B20 1 " "Info: 6: + IC(0.500 ns) + CELL(2.000 ns) = 22.500 ns; Loc. = LC7_B20; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~81'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { mux:inst14|mux1_out[5]~10 alu:inst12|ShiftLeft0~81 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 24.500 ns alu:inst12\|ShiftLeft0~42 7 COMB LC8_B20 1 " "Info: 7: + IC(0.000 ns) + CELL(2.000 ns) = 24.500 ns; Loc. = LC8_B20; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|ShiftLeft0~81 alu:inst12|ShiftLeft0~42 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 27.700 ns alu:inst12\|ShiftLeft0~1 8 COMB LC6_B20 3 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 27.700 ns; Loc. = LC6_B20; Fanout = 3; COMB Node = 'alu:inst12\|ShiftLeft0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|ShiftLeft0~42 alu:inst12|ShiftLeft0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 30.900 ns alu:inst12\|ShiftLeft0~2 9 COMB LC3_B20 9 " "Info: 9: + IC(0.500 ns) + CELL(2.700 ns) = 30.900 ns; Loc. = LC3_B20; Fanout = 9; COMB Node = 'alu:inst12\|ShiftLeft0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 36.200 ns alu:inst12\|ShiftLeft0~4 10 COMB LC7_B17 1 " "Info: 10: + IC(2.900 ns) + CELL(2.400 ns) = 36.200 ns; Loc. = LC7_B17; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { alu:inst12|ShiftLeft0~2 alu:inst12|ShiftLeft0~4 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 39.400 ns alu:inst12\|Mux6~1 11 COMB LC1_B17 1 " "Info: 11: + IC(0.500 ns) + CELL(2.700 ns) = 39.400 ns; Loc. = LC1_B17; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|ShiftLeft0~4 alu:inst12|Mux6~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 44.600 ns alu:inst12\|Mux6~2 12 COMB LC2_B18 1 " "Info: 12: + IC(2.800 ns) + CELL(2.400 ns) = 44.600 ns; Loc. = LC2_B18; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst12|Mux6~1 alu:inst12|Mux6~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 47.500 ns alu:inst12\|Mux6~5 13 COMB LC1_B18 1 " "Info: 13: + IC(0.500 ns) + CELL(2.400 ns) = 47.500 ns; Loc. = LC1_B18; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux6~2 alu:inst12|Mux6~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 52.700 ns alu:inst12\|Mux6~8 14 COMB LC1_B19 1 " "Info: 14: + IC(2.800 ns) + CELL(2.400 ns) = 52.700 ns; Loc. = LC1_B19; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst12|Mux6~5 alu:inst12|Mux6~8 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 55.600 ns alu:inst12\|Mux6~12 15 COMB LC2_B19 19 " "Info: 15: + IC(0.500 ns) + CELL(2.400 ns) = 55.600 ns; Loc. = LC2_B19; Fanout = 19; COMB Node = 'alu:inst12\|Mux6~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux6~8 alu:inst12|Mux6~12 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.000 ns) 60.600 ns alu:inst12\|Equal0~9 16 COMB LC3_B26 1 " "Info: 16: + IC(3.000 ns) + CELL(2.000 ns) = 60.600 ns; Loc. = LC3_B26; Fanout = 1; COMB Node = 'alu:inst12\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { alu:inst12|Mux6~12 alu:inst12|Equal0~9 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 62.600 ns alu:inst12\|Equal0~6 17 COMB LC4_B26 1 " "Info: 17: + IC(0.000 ns) + CELL(2.000 ns) = 62.600 ns; Loc. = LC4_B26; Fanout = 1; COMB Node = 'alu:inst12\|Equal0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|Equal0~9 alu:inst12|Equal0~6 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 65.800 ns inst20~0 18 COMB LC8_B26 17 " "Info: 18: + IC(0.500 ns) + CELL(2.700 ns) = 65.800 ns; Loc. = LC8_B26; Fanout = 17; COMB Node = 'inst20~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|Equal0~6 inst20~0 } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 496 968 1032 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 68.700 ns program_counter:inst\|a_out\[0\]~3 19 COMB LC7_B26 1 " "Info: 19: + IC(0.500 ns) + CELL(2.400 ns) = 68.700 ns; Loc. = LC7_B26; Fanout = 1; COMB Node = 'program_counter:inst\|a_out\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst20~0 program_counter:inst|a_out[0]~3 } "NODE_NAME" } } { "program_counter.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/program_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.700 ns) 73.100 ns program_counter:inst\|a_out\[0\] 20 REG LC1_B27 22 " "Info: 20: + IC(2.700 ns) + CELL(1.700 ns) = 73.100 ns; Loc. = LC1_B27; Fanout = 22; REG Node = 'program_counter:inst\|a_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { program_counter:inst|a_out[0]~3 program_counter:inst|a_out[0] } "NODE_NAME" } } { "program_counter.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/program_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "45.400 ns ( 62.11 % ) " "Info: Total cell delay = 45.400 ns ( 62.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "27.700 ns ( 37.89 % ) " "Info: Total interconnect delay = 27.700 ns ( 37.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "73.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] mux_3bit:inst10|mux2_out[1]~3 eightbit_register_file:inst9|regfile~39 eightbit_register_file:inst9|regfile~40 mux:inst14|mux1_out[5]~10 alu:inst12|ShiftLeft0~81 alu:inst12|ShiftLeft0~42 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~2 alu:inst12|ShiftLeft0~4 alu:inst12|Mux6~1 alu:inst12|Mux6~2 alu:inst12|Mux6~5 alu:inst12|Mux6~8 alu:inst12|Mux6~12 alu:inst12|Equal0~9 alu:inst12|Equal0~6 inst20~0 program_counter:inst|a_out[0]~3 program_counter:inst|a_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "73.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} mux_3bit:inst10|mux2_out[1]~3 {} eightbit_register_file:inst9|regfile~39 {} eightbit_register_file:inst9|regfile~40 {} mux:inst14|mux1_out[5]~10 {} alu:inst12|ShiftLeft0~81 {} alu:inst12|ShiftLeft0~42 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~2 {} alu:inst12|ShiftLeft0~4 {} alu:inst12|Mux6~1 {} alu:inst12|Mux6~2 {} alu:inst12|Mux6~5 {} alu:inst12|Mux6~8 {} alu:inst12|Mux6~12 {} alu:inst12|Equal0~9 {} alu:inst12|Equal0~6 {} inst20~0 {} program_counter:inst|a_out[0]~3 {} program_counter:inst|a_out[0] {} } { 0.000ns 5.700ns 0.500ns 0.500ns 2.800ns 0.500ns 0.000ns 0.500ns 0.500ns 2.900ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 3.000ns 0.000ns 0.500ns 0.500ns 2.700ns } { 0.600ns 2.400ns 2.700ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 15.700 ns + Shortest register " "Info: + Shortest clock path from clock \"on-board_oscillator\" to destination register is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -16 152 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clockTmp 2 REG LC1_D13 350 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D13; Fanout = 350; REG Node = 'Clock1Hz:inst21\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(0.000 ns) 15.700 ns program_counter:inst\|a_out\[0\] 3 REG LC1_B27 22 " "Info: 3: + IC(7.300 ns) + CELL(0.000 ns) = 15.700 ns; Loc. = LC1_B27; Fanout = 22; REG Node = 'program_counter:inst\|a_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { Clock1Hz:inst21|clockTmp program_counter:inst|a_out[0] } "NODE_NAME" } } { "program_counter.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/program_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.39 % ) " "Info: Total cell delay = 4.300 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 72.61 % ) " "Info: Total interconnect delay = 11.400 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp program_counter:inst|a_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} program_counter:inst|a_out[0] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 15.700 ns - Longest memory " "Info: - Longest clock path from clock \"on-board_oscillator\" to source memory is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -16 152 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clockTmp 2 REG LC1_D13 350 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D13; Fanout = 350; REG Node = 'Clock1Hz:inst21\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(0.000 ns) 15.700 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] 3 MEM EC2_C 6 " "Info: 3: + IC(7.300 ns) + CELL(0.000 ns) = 15.700 ns; Loc. = EC2_C; Fanout = 6; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.39 % ) " "Info: Total cell delay = 4.300 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 72.61 % ) " "Info: Total interconnect delay = 11.400 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp program_counter:inst|a_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} program_counter:inst|a_out[0] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "program_counter.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/program_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "73.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] mux_3bit:inst10|mux2_out[1]~3 eightbit_register_file:inst9|regfile~39 eightbit_register_file:inst9|regfile~40 mux:inst14|mux1_out[5]~10 alu:inst12|ShiftLeft0~81 alu:inst12|ShiftLeft0~42 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~2 alu:inst12|ShiftLeft0~4 alu:inst12|Mux6~1 alu:inst12|Mux6~2 alu:inst12|Mux6~5 alu:inst12|Mux6~8 alu:inst12|Mux6~12 alu:inst12|Equal0~9 alu:inst12|Equal0~6 inst20~0 program_counter:inst|a_out[0]~3 program_counter:inst|a_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "73.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} mux_3bit:inst10|mux2_out[1]~3 {} eightbit_register_file:inst9|regfile~39 {} eightbit_register_file:inst9|regfile~40 {} mux:inst14|mux1_out[5]~10 {} alu:inst12|ShiftLeft0~81 {} alu:inst12|ShiftLeft0~42 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~2 {} alu:inst12|ShiftLeft0~4 {} alu:inst12|Mux6~1 {} alu:inst12|Mux6~2 {} alu:inst12|Mux6~5 {} alu:inst12|Mux6~8 {} alu:inst12|Mux6~12 {} alu:inst12|Equal0~9 {} alu:inst12|Equal0~6 {} inst20~0 {} program_counter:inst|a_out[0]~3 {} program_counter:inst|a_out[0] {} } { 0.000ns 5.700ns 0.500ns 0.500ns 2.800ns 0.500ns 0.000ns 0.500ns 0.500ns 2.900ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 3.000ns 0.000ns 0.500ns 0.500ns 2.700ns } { 0.600ns 2.400ns 2.700ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp program_counter:inst|a_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} program_counter:inst|a_out[0] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "on-board_oscillator mux_output\[4\] lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] 98.600 ns memory " "Info: tco from clock \"on-board_oscillator\" to destination pin \"mux_output\[4\]\" through memory \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]\" is 98.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 15.700 ns + Longest memory " "Info: + Longest clock path from clock \"on-board_oscillator\" to source memory is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -16 152 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clockTmp 2 REG LC1_D13 350 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D13; Fanout = 350; REG Node = 'Clock1Hz:inst21\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(0.000 ns) 15.700 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] 3 MEM EC2_C 6 " "Info: 3: + IC(7.300 ns) + CELL(0.000 ns) = 15.700 ns; Loc. = EC2_C; Fanout = 6; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.39 % ) " "Info: Total cell delay = 4.300 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 72.61 % ) " "Info: Total interconnect delay = 11.400 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "82.300 ns + Longest memory pin " "Info: + Longest memory to pin delay is 82.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] 1 MEM EC2_C 6 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = EC2_C; Fanout = 6; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(2.400 ns) 8.700 ns mux_3bit:inst10\|mux2_out\[1\]~3 2 COMB LC8_B24 16 " "Info: 2: + IC(5.700 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC8_B24; Fanout = 16; COMB Node = 'mux_3bit:inst10\|mux2_out\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] mux_3bit:inst10|mux2_out[1]~3 } "NODE_NAME" } } { "mux_3_bit.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux_3_bit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 11.900 ns eightbit_register_file:inst9\|regfile~39 3 COMB LC5_B24 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC5_B24; Fanout = 1; COMB Node = 'eightbit_register_file:inst9\|regfile~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mux_3bit:inst10|mux2_out[1]~3 eightbit_register_file:inst9|regfile~39 } "NODE_NAME" } } { "eightbit_register_file.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/eightbit_register_file.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.800 ns eightbit_register_file:inst9\|regfile~40 4 COMB LC2_B24 3 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 14.800 ns; Loc. = LC2_B24; Fanout = 3; COMB Node = 'eightbit_register_file:inst9\|regfile~40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { eightbit_register_file:inst9|regfile~39 eightbit_register_file:inst9|regfile~40 } "NODE_NAME" } } { "eightbit_register_file.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/eightbit_register_file.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 20.000 ns mux:inst14\|mux1_out\[5\]~10 5 COMB LC2_B20 7 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 20.000 ns; Loc. = LC2_B20; Fanout = 7; COMB Node = 'mux:inst14\|mux1_out\[5\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { eightbit_register_file:inst9|regfile~40 mux:inst14|mux1_out[5]~10 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 22.500 ns alu:inst12\|ShiftLeft0~81 6 COMB LC7_B20 1 " "Info: 6: + IC(0.500 ns) + CELL(2.000 ns) = 22.500 ns; Loc. = LC7_B20; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~81'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { mux:inst14|mux1_out[5]~10 alu:inst12|ShiftLeft0~81 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 24.500 ns alu:inst12\|ShiftLeft0~42 7 COMB LC8_B20 1 " "Info: 7: + IC(0.000 ns) + CELL(2.000 ns) = 24.500 ns; Loc. = LC8_B20; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|ShiftLeft0~81 alu:inst12|ShiftLeft0~42 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 27.700 ns alu:inst12\|ShiftLeft0~1 8 COMB LC6_B20 3 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 27.700 ns; Loc. = LC6_B20; Fanout = 3; COMB Node = 'alu:inst12\|ShiftLeft0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|ShiftLeft0~42 alu:inst12|ShiftLeft0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 30.900 ns alu:inst12\|ShiftLeft0~2 9 COMB LC3_B20 9 " "Info: 9: + IC(0.500 ns) + CELL(2.700 ns) = 30.900 ns; Loc. = LC3_B20; Fanout = 9; COMB Node = 'alu:inst12\|ShiftLeft0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 36.200 ns alu:inst12\|ShiftLeft0~4 10 COMB LC7_B17 1 " "Info: 10: + IC(2.900 ns) + CELL(2.400 ns) = 36.200 ns; Loc. = LC7_B17; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { alu:inst12|ShiftLeft0~2 alu:inst12|ShiftLeft0~4 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 39.400 ns alu:inst12\|Mux6~1 11 COMB LC1_B17 1 " "Info: 11: + IC(0.500 ns) + CELL(2.700 ns) = 39.400 ns; Loc. = LC1_B17; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|ShiftLeft0~4 alu:inst12|Mux6~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 44.600 ns alu:inst12\|Mux6~2 12 COMB LC2_B18 1 " "Info: 12: + IC(2.800 ns) + CELL(2.400 ns) = 44.600 ns; Loc. = LC2_B18; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst12|Mux6~1 alu:inst12|Mux6~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 47.500 ns alu:inst12\|Mux6~5 13 COMB LC1_B18 1 " "Info: 13: + IC(0.500 ns) + CELL(2.400 ns) = 47.500 ns; Loc. = LC1_B18; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux6~2 alu:inst12|Mux6~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 52.700 ns alu:inst12\|Mux6~8 14 COMB LC1_B19 1 " "Info: 14: + IC(2.800 ns) + CELL(2.400 ns) = 52.700 ns; Loc. = LC1_B19; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst12|Mux6~5 alu:inst12|Mux6~8 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 55.600 ns alu:inst12\|Mux6~12 15 COMB LC2_B19 19 " "Info: 15: + IC(0.500 ns) + CELL(2.400 ns) = 55.600 ns; Loc. = LC2_B19; Fanout = 19; COMB Node = 'alu:inst12\|Mux6~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux6~8 alu:inst12|Mux6~12 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.000 ns) 60.600 ns alu:inst12\|Equal0~9 16 COMB LC3_B26 1 " "Info: 16: + IC(3.000 ns) + CELL(2.000 ns) = 60.600 ns; Loc. = LC3_B26; Fanout = 1; COMB Node = 'alu:inst12\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { alu:inst12|Mux6~12 alu:inst12|Equal0~9 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 62.600 ns alu:inst12\|Equal0~6 17 COMB LC4_B26 1 " "Info: 17: + IC(0.000 ns) + CELL(2.000 ns) = 62.600 ns; Loc. = LC4_B26; Fanout = 1; COMB Node = 'alu:inst12\|Equal0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|Equal0~9 alu:inst12|Equal0~6 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 65.800 ns inst20~0 18 COMB LC8_B26 17 " "Info: 18: + IC(0.500 ns) + CELL(2.700 ns) = 65.800 ns; Loc. = LC8_B26; Fanout = 17; COMB Node = 'inst20~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|Equal0~6 inst20~0 } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 496 968 1032 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.700 ns) 72.100 ns mux:inst5\|mux1_out\[4\]~15 19 COMB LC8_B35 1 " "Info: 19: + IC(3.600 ns) + CELL(2.700 ns) = 72.100 ns; Loc. = LC8_B35; Fanout = 1; COMB Node = 'mux:inst5\|mux1_out\[4\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { inst20~0 mux:inst5|mux1_out[4]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(5.000 ns) 82.300 ns mux_output\[4\] 20 PIN PIN_41 0 " "Info: 20: + IC(5.200 ns) + CELL(5.000 ns) = 82.300 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'mux_output\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { mux:inst5|mux1_out[4]~15 mux_output[4] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 408 1448 1624 424 "mux_output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "49.000 ns ( 59.54 % ) " "Info: Total cell delay = 49.000 ns ( 59.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "33.300 ns ( 40.46 % ) " "Info: Total interconnect delay = 33.300 ns ( 40.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "82.300 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] mux_3bit:inst10|mux2_out[1]~3 eightbit_register_file:inst9|regfile~39 eightbit_register_file:inst9|regfile~40 mux:inst14|mux1_out[5]~10 alu:inst12|ShiftLeft0~81 alu:inst12|ShiftLeft0~42 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~2 alu:inst12|ShiftLeft0~4 alu:inst12|Mux6~1 alu:inst12|Mux6~2 alu:inst12|Mux6~5 alu:inst12|Mux6~8 alu:inst12|Mux6~12 alu:inst12|Equal0~9 alu:inst12|Equal0~6 inst20~0 mux:inst5|mux1_out[4]~15 mux_output[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "82.300 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} mux_3bit:inst10|mux2_out[1]~3 {} eightbit_register_file:inst9|regfile~39 {} eightbit_register_file:inst9|regfile~40 {} mux:inst14|mux1_out[5]~10 {} alu:inst12|ShiftLeft0~81 {} alu:inst12|ShiftLeft0~42 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~2 {} alu:inst12|ShiftLeft0~4 {} alu:inst12|Mux6~1 {} alu:inst12|Mux6~2 {} alu:inst12|Mux6~5 {} alu:inst12|Mux6~8 {} alu:inst12|Mux6~12 {} alu:inst12|Equal0~9 {} alu:inst12|Equal0~6 {} inst20~0 {} mux:inst5|mux1_out[4]~15 {} mux_output[4] {} } { 0.000ns 5.700ns 0.500ns 0.500ns 2.800ns 0.500ns 0.000ns 0.500ns 0.500ns 2.900ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 3.000ns 0.000ns 0.500ns 3.600ns 5.200ns } { 0.600ns 2.400ns 2.700ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "82.300 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] mux_3bit:inst10|mux2_out[1]~3 eightbit_register_file:inst9|regfile~39 eightbit_register_file:inst9|regfile~40 mux:inst14|mux1_out[5]~10 alu:inst12|ShiftLeft0~81 alu:inst12|ShiftLeft0~42 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~2 alu:inst12|ShiftLeft0~4 alu:inst12|Mux6~1 alu:inst12|Mux6~2 alu:inst12|Mux6~5 alu:inst12|Mux6~8 alu:inst12|Mux6~12 alu:inst12|Equal0~9 alu:inst12|Equal0~6 inst20~0 mux:inst5|mux1_out[4]~15 mux_output[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "82.300 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} mux_3bit:inst10|mux2_out[1]~3 {} eightbit_register_file:inst9|regfile~39 {} eightbit_register_file:inst9|regfile~40 {} mux:inst14|mux1_out[5]~10 {} alu:inst12|ShiftLeft0~81 {} alu:inst12|ShiftLeft0~42 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~2 {} alu:inst12|ShiftLeft0~4 {} alu:inst12|Mux6~1 {} alu:inst12|Mux6~2 {} alu:inst12|Mux6~5 {} alu:inst12|Mux6~8 {} alu:inst12|Mux6~12 {} alu:inst12|Equal0~9 {} alu:inst12|Equal0~6 {} inst20~0 {} mux:inst5|mux1_out[4]~15 {} mux_output[4] {} } { 0.000ns 5.700ns 0.500ns 0.500ns 2.800ns 0.500ns 0.000ns 0.500ns 0.500ns 2.900ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 3.000ns 0.000ns 0.500ns 3.600ns 5.200ns } { 0.600ns 2.400ns 2.700ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 00:35:13 2012 " "Info: Processing ended: Wed Dec 12 00:35:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
