# ğŸ”¢n-bit Full Adder ì„¤ê³„ ìë™í™”
1-bit ê°€ì‚°ê¸° ëª¨ë“ˆì¸ `adder.v` ë¥¼ bit width ë§Œí¼ ì¸ìŠ¤í„´ìŠ¤í•˜ì—¬ n-bit full adderë¥¼ ìë™ìœ¼ë¡œ ì„¤ê³„í•©ë‹ˆë‹¤.
ì´ë¥¼ ìœ„í•´, 1-bit ê°€ì‚°ê¸° ëª¨ë“ˆì¸ `adder.v`ê°€ ì •ì˜ë˜ì–´ ìˆì–´ì•¼í•©ë‹ˆë‹¤.


## ğŸš€ì£¼ìš” ê¸°ëŠ¥
- Pythonì„ í™œìš©í•˜ì—¬ Verilog ê¸°ë°˜ì˜ n-bit Full Adder ëª¨ë“ˆê³¼ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ìë™ ìƒì„±í•¨.
- ì‚¬ìš©ìê°€ ì›í•˜ëŠ” ë¹„íŠ¸ ìˆ˜ì— ë§ì¶° Full Adder ì„¤ê³„ë¥¼ ìë™í™”.
- ìƒì„±ëœ Verilog íŒŒì¼ì„ ì´ìš©í•´ í•˜ë“œì›¨ì–´ ì„¤ê³„ ë° ê²€ì¦ ê°€ëŠ¥.

## ğŸ› êµ¬ì„± ìš”ì†Œ
### 1ï¸âƒ£ Verilog ëª¨ë“ˆ ìƒì„± (generate_vfile.py)
- **adder_n ëª¨ë“ˆ**: ì…ë ¥ `a`, `b`, `cin`ì„ ë°›ì•„ `sum`ê³¼ `cout`ì„ ì¶œë ¥í•˜ëŠ” n-bit Full Adder.
- **êµ¬ì„± ë°©ì‹**:
  - `adder`ë¼ëŠ” ê¸°ë³¸ ë‹¨ìœ„ì—ì„œ Full Adderë¥¼ ì¡°í•©í•˜ì—¬ n-bit ì—°ì‚°ì„ ìˆ˜í–‰.
  - `carry` ì‹ í˜¸ë¥¼ ì´ìš©í•´ ê° ë¹„íŠ¸ ì—°ì‚°ì„ ì—°ê²°í•¨.
- **ì½”ë“œ ìš”ì•½**:
  ```verilog
  module adder_n (input [N-1:0] a, input [N-1:0] b, input cin, output [N-1:0] sum, output cout);
      wire [N-1:0] carry;
      adder FA0 (a[0], b[0], cin, sum[0], carry[0]);
      ...
      adder FA(N-1) (a[N-1], b[N-1], carry[N-2], sum[N-1], cout);
  endmodule
  ```

### 2ï¸âƒ£ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ìƒì„± (generate_tb.py)
- **adder_tb ëª¨ë“ˆ**: `adder_n` ëª¨ë“ˆì„ í…ŒìŠ¤íŠ¸í•˜ëŠ” ë²¤ì¹˜ë§ˆí¬ ì½”ë“œ ìë™ ìƒì„±.
- **íŒŒì¼ ì…ì¶œë ¥ ê¸°ë°˜ í…ŒìŠ¤íŠ¸**:
  - `input.txt`ì—ì„œ í…ŒìŠ¤íŠ¸ ë°ì´í„°ë¥¼ ì½ì–´ `adder_n` ëª¨ë“ˆ ì‹¤í–‰.
  - `verilog_output.txt`ì— ê²°ê³¼ë¥¼ ì €ì¥í•˜ì—¬ ê²€ì¦ ê°€ëŠ¥.
- **ì½”ë“œ ìš”ì•½**:
  ```verilog
  module adder_tb;
      reg [N-1:0] a, b;
      reg cin;
      wire [N-1:0] sum;
      wire cout;
      adder_n uut ( .a(a), .b(b), .cin(cin), .sum(sum), .cout(cout) );
      ...
  endmodule
  ```

## ì‚¬ìš© ë°©ë²•
1. `number.txt` íŒŒì¼ì— ì›í•˜ëŠ” ë¹„íŠ¸ ìˆ˜ë¥¼ ì…ë ¥.
2. `generate_vfile.py` ì‹¤í–‰ â†’ `adder_n.v` íŒŒì¼ ìƒì„±.
3. `generate_tb.py` ì‹¤í–‰ â†’ `adder_tb.v` íŒŒì¼ ìƒì„±.
4. `adder_tb.v`ë¥¼ ì‹¤í–‰í•˜ì—¬ ê²°ê³¼ í™•ì¸.
