User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_capacity/WriteDynamicEnergy/RRAM/4096KB/4096KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write energy ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 10755 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Write Energy
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 512 x 16 x 2
 - Row Activation   : 1 / 512 x 1
 - Column Activation: 16 / 16 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 256
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 3.46324mm x 1.54199mm = 5.37366mm^2
 |--- Mat Area      = 6.76414um x 96.3746um = 651.891um^2   (1.21644%)
 |--- Subarray Area = 3.38207um x 46.97um = 158.856um^2   (1.24796%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 1.20888%
Timing:
 -  Read Latency = 4.67301ns
 |--- TSV Latency    = 0.0114108ps
 |--- H-Tree Latency = 2.45178ns
 |--- Mat Latency    = 2.22122ns
    |--- Predecoder Latency = 66.1495ps
    |--- Subarray Latency   = 2.15508ns
       |--- Row Decoder Latency = 152.673ps
       |--- Bitline Latency     = 0.000136593ps,0ps,0ps
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 548.414ps
       |--- Precharge Latency   = 10.617ps
       |--- Read Pulse   = 0ps
 - Write Latency = 21.4448ns
 |--- TSV Latency    = 0.00570541ps
 |--- H-Tree Latency = 1.22589ns
 |--- Mat Latency    = 20.2189ns
    |--- Predecoder Latency = 66.1495ps
    |--- Subarray Latency   = 20.1528ns
       |--- Row Decoder Latency = 152.673ps
       |--- Charge Latency      = 1.52774ps
 - Read Bandwidth  = 7.94826GB/s
 - Write Bandwidth = 793.936MB/s
Power:
 -  Read Dynamic Energy = 142.375pJ
 |--- TSV Dynamic Energy    = 14.8025pJ
 |--- H-Tree Dynamic Energy = 88.3765pJ
 |--- Mat Dynamic Energy    = 2.44977pJ per mat
    |--- Predecoder Dynamic Energy = 0.00185087pJ
    |--- Subarray Dynamic Energy   = 0.611979pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0445197pJ
       |--- Mux Decoder Dynamic Energy = 0.0681955pJ
       |--- Bitline & Cell Read Energy = 0.000930552pJ
       |--- Senseamp Dynamic Energy    = 0.300727pJ
       |--- Mux Dynamic Energy         = 0.0116951pJ
       |--- Precharge Dynamic Energy   = 0.185908pJ
 - Write Dynamic Energy = 496.664pJ
 |--- TSV Dynamic Energy    = 14.8025pJ
 |--- H-Tree Dynamic Energy = 88.3765pJ
 |--- Mat Dynamic Energy    = 24.5928pJ per mat
    |--- Predecoder Dynamic Energy = 0.00185087pJ
    |--- Subarray Dynamic Energy   = 6.14773pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0445197pJ
       |--- Mux Decoder Dynamic Energy = 0.0681955pJ
       |--- Mux Dynamic Energy         = 0.0116951pJ
 - Leakage Power = 27.4462mW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 1.67518uW per mat

Finished!
