rtg:0.0364093514248
register:0.019369809601
dag:0.018243270372
dsps:0.0171938895547
dsp:0.0133216361155
dags:0.011316015108
instruction:0.0110774518506
m5:0.00893612417071
datapath:0.00838737871608
schedule:0.00818652139897
dismanteling:0.00743047988261
allocation:0.00682662942793
snf:0.00604555159206
tms320c25:0.00600333195331
sacl:0.00594438390609
optschedule:0.00594438390609
lac:0.00594438390609
aho:0.0057076748181
instructions:0.00559816415138
acyclic:0.00554177151118
dismantle:0.00537382363738
trees:0.00525877402111
mpy:0.00503981927027
architectures:0.00500356639807
isa:0.00487538934992
edges:0.00460741992071
registers:0.00455795582537
rtgs:0.00445828792957
spill:0.00423756383468
olive:0.00403036772804
operands:0.00399307349861
sc:0.00385625409789
tree:0.0037831732633
m7:0.0037798644527
araujo:0.0037015194641
breaking:0.00369042948402
sethi:0.00361625015064
subtrees:0.00355847088804
expression:0.00352025856069
spac:0.00335863977337
deadlock:0.0030582559923
reconvergent:0.00303421580378
subtree:0.00302393835258
dspstone:0.00300166597665
schedules:0.00296937299329
johnson:0.0029360368036
edge:0.00293446659872
spills:0.00282490577275
generation:0.00280928236595
pseudo:0.0028049313006
m0:0.00274165162884
pac:0.0027038113399
tms320:0.00268691181869
leaf:0.00268631109038
malik:0.00266810837423
code:0.00264259857519
m2:0.0025453042101
scheduled:0.00247967177574
processors:0.00244995984724
heterogeneous:0.00242193622911
memory:0.00233091061536
m3:0.00225317611658
raw:0.00223958451446
1976:0.00223243082493
architecture:0.00220505827255
m6:0.00217035389319
m4:0.00211515397949
apac:0.00201518386402
fanout:0.00195634828336
biquad:0.00188993222635
wess:0.00188993222635
heuristic:0.0018828489222
operand:0.00183495359538
selection:0.00182628131076
yunheung:0.00180099958599
paek:0.00180099958599
benchmark:0.00178877154034
allocated:0.00177883499614
marwedel:0.00173196765269
instruments:0.00169502553387
broken:0.00169392410798
optimality:0.00167041407955
homogeneous:0.00165885012892
kernel:0.00160989438631
sharad:0.00158636548461
iir:0.00154982149313
assembly:0.00154548498032
disconnected:0.00153724763954
scheduler:0.00151477729816
subexpressions:0.00151239880176
transfer:0.00151189145818
dismantles:0.00148609597652
tjiang:0.00148609597652
c2x:0.00148609597652
zivojnovic:0.00148609597652
goosens:0.00148609597652
campinas:0.00148609597652
tms320c1x:0.00148609597652
1977a:0.00148609597652
guido:0.00146043738773
lt:0.00146043738773
1990:0.00144451587323
disconnect:0.00143553021254
chip:0.00139584605602
motorola:0.00135190566995
accumulator:0.00135190566995
jeonghun:0.00134345590935
unicamp:0.00134345590935
c5x:0.00134345590935
processor:0.0013370738334
spilling:0.00133405418711
ir:0.00131579630577
optimally:0.00131022981341
princeton:0.0013011124592
architectural:0.00128392816733
loop:0.00125875919273
fig:0.00124475862391
notice:0.00122688060771
ullman:0.00121884733748
nodes:0.00121044048852
embedded:0.00120477327441
expressions:0.00120201289057
mul:0.00119553985397
signal:0.00118101729927
compiling:0.00116296398613
binate:0.00115464510179
scheduling:0.0011498675241
cycles:0.00114365670987
adpcm:0.00111701552134
deadlocks:0.00111621541247
files:0.00110485267676
const:0.00109908422997
matching:0.00109296942505
store:0.00108988687828
trellis:0.0010851769466
lee:0.00107326292421
heuristics:0.00106625278473
bring:0.00103077174006
covering:0.00101811193919
lms:0.00101140526793
spam:0.00101140526793
texas:0.0010098515321
target:0.00100576174377
self:0.00100201365611
whalley:0.000991662154896
1993:0.000984902859184
paths:0.00097363840372
fraser:0.00097362492515
garey:0.00097362492515
fug:0.00097362492515
digital:0.000964909320781
node:0.000957911130178
1995:0.000957822405154
outgoing:0.000948330605104
programmable:0.00094781229989
devices:0.000937595760198
grammar:0.000937396538807
delta:0.000926191113915
brazil:0.00091388387628
locations:0.000894820937375
dot:0.000889617722009
cyclic:0.000883882141409
floating:0.000865097812425
quality:0.000851859784981
ti:0.000847512766936
compiled:0.000846962053992
file:0.00084613729866
temporary:0.000835999438423
storage:0.000832785437438
lemmas:0.000832515783894
cho:0.000820779300739
np:0.000816482568567
1975:0.000812564891654
sibling:0.000812564891654
permissions:0.000812564891654
location:0.000797449785595
1988:0.000792848954305
blocks:0.000786691977207
pass:0.000784727557258
live:0.000782828641609
rooted:0.000782828641609
routing:0.000779985603818
compromising:0.00076896729133
arithmetic:0.000757879982446
go:0.000754285493107
1989:0.000751296412705
marked:0.000748108901732
goes:0.000743266402966
c54x:0.000743047988261
pegatoquet:0.000743047988261
prabhala:0.000743047988261
lapsley:0.000743047988261
lanner:0.000743047988261
mpyk:0.000743047988261
minwook:0.000743047988261
bianco:0.000743047988261
1x3:0.000743047988261
1977b:0.000743047988261
twig:0.000743047988261
multireg:0.000743047988261
the rtg:0.0228036040376
natural edges:0.019545946318
expression tree:0.0188158212855
code generation:0.0174792562392
instruction selection:0.0135297480698
generation for:0.0130429587056
component trees:0.0114018020188
register allocation:0.0109774260472
pseudo natural:0.00981969631096
optimal code:0.00981549225538
point dsps:0.00973232135457
expression trees:0.00945063251962
the dag:0.00919916777431
register architectures:0.0084346785073
through memory:0.00819054818367
expression dag:0.00817436807727
allocation deadlock:0.00814414429915
dsps delta:0.00814414429915
leaf dags:0.00732972986924
acyclic rtg:0.00651531543932
rtg is:0.00651531543932
rtg of:0.00651531543932
natural edge:0.00651531543932
fixed point:0.00645044336161
the datapath:0.00589066074026
sc schedule:0.00570090100941
dsp architectures:0.00567037951177
heterogeneous register:0.00561125503483
the tms320c25:0.00561125503483
an expression:0.00521332516909
dag into:0.00520187059463
self loop:0.00516660269554
partial register:0.00488648657949
memory register:0.00488648657949
memory position:0.00488648657949
dsp kernel:0.00488648657949
architecture rtg:0.00488648657949
u v:0.00468436163948
of figure:0.00454653223972
the instruction:0.00449988135175
sc schedules:0.00407207214958
a sacl:0.00407207214958
purpose architectures:0.00407207214958
m5 a:0.00407207214958
johnson 1976:0.00407207214958
spac a:0.00407207214958
for fixed:0.00404717666421
three address:0.00403078203393
a a:0.0039836430235
dsp processors:0.00397282899954
homogeneous register:0.00389292854183
is acyclic:0.00373776915418
edge u:0.00373776915418
araujo and:0.00371562185331
multiple fanout:0.00371562185331
dsps are:0.00371562185331
m2 a:0.00371562185331
and johnson:0.00365801388036
register transfer:0.00361662188688
architectures which:0.00360236944328
dag of:0.00352949949646
nodes u:0.00350491160781
r i:0.00339715417351
basic blocks:0.00337161574227
single register:0.00335139103838
node r:0.00335139103838
for dsp:0.00330179810565
notice that:0.0032875308035
full dags:0.00325765771966
tms320 family:0.00325765771966
have acyclic:0.00325765771966
t m5:0.00325765771966
left first:0.00325765771966
m5 m5:0.00325765771966
snf schedule:0.00325765771966
m5 p:0.00325765771966
spill free:0.00325765771966
mpy m5:0.00325765771966
acyclic rtgs:0.00325765771966
algorithm optschedule:0.00325765771966
sacl m5:0.00325765771966
for expression:0.00325586549551
aho and:0.00324410711819
the code:0.00319132861234
r 1:0.00315450030398
operands from:0.00315021083987
an acyclic:0.00313364818249
and register:0.00311311308611
digital signal:0.00303624115298
register a:0.00303452770919
go through:0.00301279740636
no self:0.00300197453607
a p:0.00297756361721
optimal instruction:0.00297249748265
reconvergent paths:0.00297249748265
tms320c25 processor:0.00297249748265
instruction corresponding:0.00297249748265
t 2:0.00292019609625
operation v:0.00288690948688
register r:0.00283773499967
aho et:0.00283773499967
m 5:0.00282519616191
consider for:0.00281665180714
position m:0.00280562751742
and sethi:0.00280562751742
dags and:0.00280562751742
from r:0.00272409342706
same register:0.00271322124625
its operands:0.00271322124625
t 1:0.00268575969906
general purpose:0.00268259618801
a memory:0.00266462632521
w v:0.00263458225133
a spill:0.00259528569455
and instruction:0.00257194612033
p t:0.00257110033706
associated to:0.00256479349349
register files:0.00252877309099
an allocation:0.00252877309099
to r:0.0024968452242
free of:0.00248822407781
the tree:0.00246007559226
texas instruments:0.00245663501484
the dsp:0.00245663501484
edges are:0.00245332949134
dag edge:0.00244324328975
lac m:0.00244324328975
subtrees p:0.00244324328975
add m2:0.00244324328975
t m0:0.00244324328975
breaking edge:0.00244324328975
the tms320:0.00244324328975
trees leaf:0.00244324328975
pac a:0.00244324328975
instruments 1990:0.00244324328975
raw edge:0.00244324328975
delta guido:0.00244324328975
allocation deadlocks:0.00244324328975
dismanteling the:0.00244324328975
generation task:0.00244324328975
an rtg:0.00244324328975
a mpy:0.00244324328975
component tree:0.00244324328975
fanout nodes:0.00244324328975
a spac:0.00244324328975
mpy m0:0.00244324328975
one biquad:0.00244324328975
architectural information:0.00244324328975
kernel benchmark:0.00244324328975
and sharad:0.00244324328975
rtg then:0.00244324328975
ir patterns:0.00244324328975
m0 p:0.00244324328975
iir one:0.00244324328975
the architecture:0.00244042878009
the instructions:0.00242596898195
the expression:0.00241712094692
quality code:0.00240157962885
target architecture:0.00239279629896
on chip:0.0023913255015
for heterogeneous:0.00235433013493
r j:0.0023534225042
arithmetic expressions:0.0023529996643
has to:0.00231246306998
first followed:0.0023095275895
processors has:0.00227018799974
these edges:0.00225340773419
edge e:0.00224151610561
common subexpressions:0.00223426069225
the dspstone:0.00222937311198
phase section:0.00222937311198
m3 a:0.00222937311198
of dsps:0.00222937311198
tree scheduler:0.00222937311198
memory positions:0.00222937311198
algorithm aho:0.00222937311198
expression dags:0.00222937311198
point dsp:0.00222937311198
memory spills:0.00222937311198
aho johnson:0.00222937311198
register file:0.00222365220437
any expression:0.0022011987371
memory operation:0.002170576997
is broken:0.00214328843361
hand written:0.002142058451
into memory:0.002142058451
register machine:0.00210422063806
add m:0.00210422063806
free schedule:0.00210422063806
the target:0.00209006267595
embedded processors:0.00206664107822
for expressions:0.00206664107822
code for:0.00206604080919
r 2:0.00204026721743
registers a:0.00202301847279
yunheung paek:0.00201539101697
6 observe:0.00201539101697
guido araujo:0.00201539101697
a pac:0.00201539101697
processor instruction:0.00201539101697
code generation for:0.0182090380724
pseudo natural edges:0.0102743408966
in the rtg:0.0102743408966
an expression tree:0.00999040410928
fixed point dsps:0.00897825239388
point dsps delta:0.00856195074715
for fixed point:0.00828761759435
generation for fixed:0.00817520845643
the rtg of:0.00684956059772
go through memory:0.005993365523
the expression dag:0.005993365523
the rtg is:0.00513717044829
rtg is acyclic:0.00513717044829
a natural edge:0.00513717044829
dag of figure:0.00513717044829
an acyclic rtg:0.00513717044829
partial register allocation:0.00513717044829
rtg of figure:0.00513717044829
optimal code generation:0.00428160176112
no self loop:0.00428097537357
an allocation deadlock:0.00428097537357
and johnson 1976:0.00428097537357
general purpose architectures:0.00428097537357
aho and johnson:0.00428097537357
in the datapath:0.00385344419979
edge u v:0.00376524756241
instruction selection and:0.00371600384383
selection and register:0.00371600384383
a a a:0.00358394806105
for expression trees:0.0035680014676
homogeneous register architectures:0.0035680014676
and register allocation:0.00355321682263
m5 p t:0.00342478029886
the component trees:0.00342478029886
expression dag of:0.00342478029886
m5 m5 a:0.00342478029886
any expression tree:0.00342478029886
mpy m5 p:0.00342478029886
optimal code for:0.00342478029886
sacl m5 m5:0.00342478029886
have acyclic rtgs:0.00342478029886
has an acyclic:0.00342478029886
a sacl m5:0.00342478029886
leaf dags and:0.00342478029886
heterogeneous register architectures:0.00342478029886
p t m5:0.00342478029886
the instruction corresponding:0.00342478029886
the architecture rtg:0.00342478029886
for an expression:0.00335933035418
consider for example:0.00314094498747
of optimal code:0.00313964045553
its operands from:0.00313964045553
node r i:0.00313964045553
expressions with common:0.00313964045553
optimal instruction selection:0.00313964045553
instruction corresponding to:0.00313964045553
the tms320c25 processor:0.00313964045553
allocation and instruction:0.00313964045553
aho et al:0.00304713439554
a self loop:0.00304713439554
the instruction selection:0.00297280307507
with common subexpressions:0.00297280307507
for the tms320c25:0.00297280307507
through the datapath:0.00297280307507
the same register:0.00292279549913
not go through:0.00285440117408
in the architecture:0.0027931129863
is free of:0.0027931129863
of figure 6:0.00271673316147
a memory operation:0.00268746428334
and t 2:0.00262397409242
of code generation:0.00262397395516
be an expression:0.00262397395516
in the dag:0.00256896279986
does not go:0.00256896279986
memory position m:0.00256858522414
iir one biquad:0.00256858522414
and pseudo natural:0.00256858522414
spill free schedule:0.00256858522414
mpy m0 p:0.00256858522414
pass through memory:0.00256858522414
phase section 5:0.00256858522414
m0 p t:0.00256858522414
generation for dsp:0.00256858522414
produce optimal code:0.00256858522414
the dsp kernel:0.00256858522414
that the rtg:0.00256858522414
memory register architectures:0.00256858522414
breaking edge e:0.00256858522414
natural and pseudo:0.00256858522414
delta guido araujo:0.00256858522414
its component trees:0.00256858522414
architectures which have:0.00256858522414
expression tree with:0.00256858522414
are natural edges:0.00256858522414
the tms320 family:0.00256858522414
texas instruments 1990:0.00256858522414
and sharad malik:0.00256858522414
2 the rtg:0.00256858522414
multiple fanout nodes:0.00256858522414
algorithm aho and:0.00256858522414
code generation task:0.00256858522414
if the rtg:0.00256858522414
p t m0:0.00256858522414
araujo and sharad:0.00256858522414
a spill free:0.00256858522414
architecture has an:0.00256858522414
m2 a a:0.00256858522414
trees leaf dags:0.00256858522414
pac a p:0.00256858522414
a spac a:0.00256858522414
figure 6 observe:0.00256858522414
add m2 a:0.00256858522414
spac a a:0.00256858522414
generation of optimal:0.00256858522414
of allocation deadlocks:0.00256858522414
dag into its:0.00256858522414
free of allocation:0.00256858522414
guido araujo and:0.00256858522414
a a sacl:0.00256858522414
natural edges are:0.00256858522414
goes through memory:0.00256858522414
dsp kernel benchmark:0.00256858522414
notice that the:0.00250023807986
for register allocation:0.0024770011691
first followed by:0.0024770011691
the code generation:0.0024770011691
t 1 and:0.00243819589727
loop in the:0.00239304229426
fixed point dsp:0.00235473034165
the dag into:0.00235473034165
an expression dag:0.00235473034165
can also benefit:0.00235473034165
for heterogeneous register:0.00235473034165
the tree scheduler:0.00235473034165
from the dag:0.00235473034165
result of operation:0.00235473034165
has no self:0.00235473034165
result of m:0.00235473034165
nodes u and:0.00230976502423
register allocation and:0.00230976502423
t be an:0.00230976502423
a and p:0.00230976502423
u v is:0.00230730768466
of figure 9:0.00228312537181
the result of:0.00225338581077
into its component:0.0022296023063
subtrees t 1:0.0022296023063
code generation using:0.0022296023063
registers a and:0.0022296023063
the expression tree:0.0022296023063
generation for expression:0.0022296023063
code generation is:0.0022296023063
for any expression:0.0022296023063
has to go:0.0022296023063
for the case:0.00222639668524
number of cycles:0.00220493496893
is a natural:0.00215185954872
instruction selection using:0.00214080088056
data through the:0.00214080088056
a a p:0.00214080088056
self loop in:0.00214080088056
p a 1:0.00214080088056
edge e 1:0.00214080088056
the target architecture:0.00213319042082
is acyclic then:0.00207190439859
for dsp processors:0.00207190439859
programs running on:0.00207190439859
instructions in the:0.00205179820991
1 to r:0.00201559821251
in code generation:0.00196798046637
register allocation is:0.00196798046637
and instruction scheduling:0.00196798046637
r 1 to:0.00196798046637
u v and:0.00195933503049
t 2 be:0.0019267220999
also benefit from:0.0019267220999
the final code:0.0019267220999
of the target:0.0019173595616
from r i:0.00189032082144
generation for embedded:0.00189032082144
heuristics for the:0.00189032082144
only one path:0.00189032082144
a 1 a:0.00187060482389
edges have been:0.00185775087683
r i has:0.00185775087683
to r 1:0.00185775087683
is associated to:0.00182828063733
digital signal processors:0.00182828063733
to r 2:0.00182828063733
and r 2:0.00181115544098
et al 1994:0.00180291151954
path from r:0.00180136989536
of figure 12:0.00180136989536
of figure 3:0.00178689197903
the target processor:0.00177660841132
from a to:0.00177145834155
1 and t:0.00173517331353
breaking natural edges:0.00171239014943
a mpy m5:0.00171239014943
