
---------- Begin Simulation Statistics ----------
final_tick                                18547430000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    507                       # Simulator instruction rate (inst/s)
host_mem_usage                                9683848                       # Number of bytes of host memory used
host_op_rate                                      520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27890.07                       # Real time elapsed on the host
host_tick_rate                                 422217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14140165                       # Number of instructions simulated
sim_ops                                      14496070                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011776                       # Number of seconds simulated
sim_ticks                                 11775670625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.718874                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  416044                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434652                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                712                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8244                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            443772                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6378                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              878                       # Number of indirect misses.
system.cpu.branchPred.lookups                  504453                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21623                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          898                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3031389                       # Number of instructions committed
system.cpu.committedOps                       3090140                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.998122                       # CPI: cycles per instruction
system.cpu.discardedOps                         21717                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1725819                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            157084                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           773284                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2812310                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.333542                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      604                       # number of quiesce instructions executed
system.cpu.numCycles                          9088475                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       604                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2130396     68.94%     68.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2702      0.09%     69.03% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::MemRead                 159695      5.17%     74.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite                797347     25.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3090140                       # Class of committed instruction
system.cpu.quiesceCycles                      9752598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6276165                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1011                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        701615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257628                       # Transaction distribution
system.membus.trans_dist::ReadResp             260080                       # Transaction distribution
system.membus.trans_dist::WriteReq              96760                       # Transaction distribution
system.membus.trans_dist::WriteResp             96760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          576                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1979                       # Transaction distribution
system.membus.trans_dist::ReadExReq               283                       # Transaction distribution
system.membus.trans_dist::ReadExResp              283                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1844                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           608                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       348160                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        348160                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       698938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       711458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       696320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       696320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1413132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       118016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       118016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        93056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       112712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22512968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1053582                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000971                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031145                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1052559     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                    1023      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1053582                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1664996541                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12770000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             5120937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2439500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11934605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1518589580                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            9970750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       519068                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       519068                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1392640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1392640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1402680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22295528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2434702250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1994225096                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1065884000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91136                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406917                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406917    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406917                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    852670125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1376256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5832704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36241408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33751040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       182272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7784448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       514048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4839424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2582333097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    495318202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3077651299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1469258486                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1396908637                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2866167123                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4051591584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1892226839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5943818423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       118016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       119552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       118016                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       118016                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1844                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1868                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10022019                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       130438                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10152458                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10022019                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10022019                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10022019                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       130438                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10152458                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16505024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5832704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5870272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              257891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          587                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        91136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1396908637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4712088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1401620725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3190307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    495318202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498508509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3190307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1892226839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4712088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1900129234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    347833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000549154000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           98                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           98                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              463376                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257891                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91723                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257891                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    328                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5730                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8298752205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1287815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15059780955                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32220.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58470.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240141                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85133                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257891                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  227493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    269                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.633696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.403441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.927844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          737      3.07%      3.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          642      2.67%      5.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          499      2.08%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          306      1.27%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          342      1.42%     10.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          340      1.42%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          406      1.69%     13.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          377      1.57%     15.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20372     84.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24021                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           98                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2628.530612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1816.684185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     18.37%     32.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      3.06%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11     11.22%     46.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      5.10%     52.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           22     22.45%     74.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            5      5.10%     79.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      3.06%     82.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            3      3.06%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            98                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           98                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     936.061224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    708.744948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    293.540380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      9.18%      9.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      5.10%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           84     85.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            98                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16484032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5870976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16505024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5870272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1399.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       498.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1401.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11775620625                       # Total gap between requests
system.mem_ctrls.avgGap                      33681.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16428608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5831744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1395131413.163146257401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4706653.384337505326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3331614.924479088746                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 495236677.868611812592                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          587                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        91136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15023825310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35955645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34962806250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 195627308000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58453.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41471.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59561850.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2146542.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6564679640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    636930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4575384360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1208                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           604                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10092081.953642                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2062593.704731                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          604    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5721125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11964250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             604                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12451812500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6095617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1445296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1445296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1445296                       # number of overall hits
system.cpu.icache.overall_hits::total         1445296                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1844                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1844                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1844                       # number of overall misses
system.cpu.icache.overall_misses::total          1844                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81670625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81670625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81670625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81670625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1447140                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1447140                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1447140                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1447140                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001274                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001274                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001274                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001274                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44289.926790                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44289.926790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44289.926790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44289.926790                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1844                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1844                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1844                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1844                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     78836250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78836250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     78836250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78836250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001274                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001274                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001274                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001274                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42752.847072                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42752.847072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42752.847072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42752.847072                       # average overall mshr miss latency
system.cpu.icache.replacements                   1666                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1445296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1445296                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1844                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1844                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81670625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81670625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1447140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1447140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44289.926790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44289.926790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     78836250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78836250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42752.847072                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42752.847072                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.822160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              333783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            200.349940                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.822160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.802387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.802387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2896124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2896124                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       256315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           256315                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       256315                       # number of overall hits
system.cpu.dcache.overall_hits::total          256315                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1167                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1167                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1167                       # number of overall misses
system.cpu.dcache.overall_misses::total          1167                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     87550875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     87550875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     87550875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     87550875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       257482                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       257482                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       257482                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       257482                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004532                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75022.172237                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75022.172237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75022.172237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75022.172237                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          576                       # number of writebacks
system.cpu.dcache.writebacks::total               576                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          891                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          891                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6228                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6228                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65146500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65146500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13187750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13187750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003460                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003460                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003460                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003460                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73116.161616                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73116.161616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73116.161616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73116.161616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.493577                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.493577                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    889                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       161954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     45570000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45570000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       162562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       162562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74950.657895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74950.657895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          604                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          604                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44644500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44644500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13187750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13187750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73428.453947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73428.453947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21834.023179                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21834.023179                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41980875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41980875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75099.955277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75099.955277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5624                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5624                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72445.229682                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72445.229682                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       348160                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       348160                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3616591125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3616591125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10387.727266                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10387.727266                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        94746                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        94746                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       253414                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       253414                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3516871291                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3516871291                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13877.967638                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13877.967638                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.036460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23978                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.642222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.036460                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3816099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3816099                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18547430000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18547598750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    507                       # Simulator instruction rate (inst/s)
host_mem_usage                                9683848                       # Number of bytes of host memory used
host_op_rate                                      520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27890.16                       # Real time elapsed on the host
host_tick_rate                                 422222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14140174                       # Number of instructions simulated
sim_ops                                      14496085                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011776                       # Number of seconds simulated
sim_ticks                                 11775839375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.717563                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  416045                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434659                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                713                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8246                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            443772                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6378                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              878                       # Number of indirect misses.
system.cpu.branchPred.lookups                  504461                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21624                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          898                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3031398                       # Number of instructions committed
system.cpu.committedOps                       3090155                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.998202                       # CPI: cycles per instruction
system.cpu.discardedOps                         21724                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1725839                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            157084                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           773285                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2812530                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.333533                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      604                       # number of quiesce instructions executed
system.cpu.numCycles                          9088745                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       604                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2130404     68.94%     68.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2702      0.09%     69.03% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.03% # Class of committed instruction
system.cpu.op_class_0::MemRead                 159701      5.17%     74.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite                797347     25.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3090155                       # Class of committed instruction
system.cpu.quiesceCycles                      9752598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6276215                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1011                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        701621                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257628                       # Transaction distribution
system.membus.trans_dist::ReadResp             260083                       # Transaction distribution
system.membus.trans_dist::WriteReq              96760                       # Transaction distribution
system.membus.trans_dist::WriteResp             96760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          577                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1981                       # Transaction distribution
system.membus.trans_dist::ReadExReq               283                       # Transaction distribution
system.membus.trans_dist::ReadExResp              283                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           609                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       348160                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        348160                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       698941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       711461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       696320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       696320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1413141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       118144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       118144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        93184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       112840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22513224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1053585                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000971                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031145                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1052562     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                    1023      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1053585                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1665003916                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12770000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             5126562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2439500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11940355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1518589580                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            9980750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       519068                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       519068                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1392640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1392640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1402680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22295528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2434702250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1994225096                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1065884000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91136                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406917                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406917    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406917                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    852670125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1376256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5832704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36241408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33751040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       182272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7784448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       514048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4839424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2582296092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    495311104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3077607196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1469237432                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1396888619                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2866126051                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4051533524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1892199723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5943733247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       118144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       119680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       118144                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       118144                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1846                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1870                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10032746                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       130437                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10163182                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10032746                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10032746                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10032746                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       130437                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10163182                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16505088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5832704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5870336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              257892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          588                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        91136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91724                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1396888619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4717456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1401606074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3195696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    495311104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498506800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3195696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1892199723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4717456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1900112874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    347833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000549154000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           98                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           98                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              463379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257892                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91724                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    328                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5730                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8298752205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1287820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15059807205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32220.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58470.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240142                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85133                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257892                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  227493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    269                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.633696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.403441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.927844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          737      3.07%      3.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          642      2.67%      5.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          499      2.08%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          306      1.27%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          342      1.42%     10.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          340      1.42%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          406      1.69%     13.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          377      1.57%     15.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20372     84.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24021                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           98                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2628.530612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1816.684185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     18.37%     32.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      3.06%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11     11.22%     46.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      5.10%     52.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           22     22.45%     74.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            5      5.10%     79.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      3.06%     82.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            3      3.06%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            98                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           98                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     936.061224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    708.744948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    293.540380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      9.18%      9.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      5.10%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           84     85.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            98                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16484096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5870976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16505088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5870336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1399.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       498.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1401.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11775921875                       # Total gap between requests
system.mem_ctrls.avgGap                      33682.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16428608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5831744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1395111420.666775226593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4712020.793846808374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3331567.181808643043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 495229581.033581316471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          588                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        91136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15023825310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35981895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34962806250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 195627308000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58453.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41453.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59460554.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2146542.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6564679640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    636930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4575553110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1208                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           604                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10092081.953642                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2062593.704731                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          604    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5721125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11964250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             604                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12451981250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6095617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1445305                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1445305                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1445305                       # number of overall hits
system.cpu.icache.overall_hits::total         1445305                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1846                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1846                       # number of overall misses
system.cpu.icache.overall_misses::total          1846                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81756250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81756250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81756250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81756250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1447151                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1447151                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1447151                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1447151                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44288.326111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44288.326111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44288.326111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44288.326111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1846                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1846                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1846                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1846                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     78919125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78919125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     78919125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78919125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001276                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001276                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42751.421993                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42751.421993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42751.421993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42751.421993                       # average overall mshr miss latency
system.cpu.icache.replacements                   1668                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1445305                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1445305                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1846                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1846                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81756250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81756250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1447151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1447151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44288.326111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44288.326111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     78919125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78919125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42751.421993                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42751.421993                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.822191                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4390112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2081                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2109.616531                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.822191                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.802387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.802387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2896148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2896148                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       256319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           256319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       256319                       # number of overall hits
system.cpu.dcache.overall_hits::total          256319                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1168                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1168                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1168                       # number of overall misses
system.cpu.dcache.overall_misses::total          1168                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     87611500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     87611500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     87611500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     87611500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       257487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       257487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       257487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       257487                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004536                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004536                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004536                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004536                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75009.845890                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75009.845890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75009.845890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75009.845890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          577                       # number of writebacks
system.cpu.dcache.writebacks::total               577                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6228                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6228                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65205625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65205625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65205625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65205625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13187750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13187750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003464                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003464                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003464                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73100.476457                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73100.476457                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73100.476457                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73100.476457                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.493577                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.493577                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    890                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       161958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     45630625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45630625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       162567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       162567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74927.134647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74927.134647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          604                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          604                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44703625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44703625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13187750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13187750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73404.967159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73404.967159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21834.023179                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21834.023179                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41980875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41980875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75099.955277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75099.955277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5624                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5624                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72445.229682                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72445.229682                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       348160                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       348160                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3616591125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3616591125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10387.727266                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10387.727266                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        94746                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        94746                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       253414                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       253414                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3516871291                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3516871291                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13877.967638                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13877.967638                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.036345                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              261000                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1404                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            185.897436                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.036345                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3816120                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3816120                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18547598750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
