// Seed: 1476912446
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_7 = 0;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    output wire id_3,
    inout tri1 id_4,
    input uwire id_5
    , id_12,
    output supply1 id_6,
    input wor id_7,
    output supply1 id_8,
    input tri0 id_9,
    output wor id_10
);
  assign id_8 = id_7;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
