/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_11z | celloutsig_0_4z[4]);
  assign celloutsig_1_0z = ~(in_data[134] | in_data[139]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[167]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z | celloutsig_1_5z);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[0] | celloutsig_1_1z);
  assign celloutsig_0_7z = celloutsig_0_4z[1] | ~(celloutsig_0_4z[4]);
  assign celloutsig_0_3z = in_data[37] ^ celloutsig_0_2z;
  assign celloutsig_1_18z = celloutsig_1_12z ^ celloutsig_1_11z[3];
  assign celloutsig_0_5z = celloutsig_0_4z[0] ^ celloutsig_0_4z[3];
  assign celloutsig_0_8z = celloutsig_0_2z ^ celloutsig_0_5z;
  assign celloutsig_0_10z = celloutsig_0_6z[3] ^ celloutsig_0_6z[6];
  assign celloutsig_0_18z = celloutsig_0_14z ^ celloutsig_0_16z;
  assign celloutsig_1_3z = celloutsig_1_0z ^ in_data[161];
  assign celloutsig_1_4z = celloutsig_1_3z ^ celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_0z;
  assign celloutsig_1_8z = { celloutsig_1_7z[0], celloutsig_1_3z, celloutsig_1_0z } & { in_data[191:190], celloutsig_1_5z };
  assign celloutsig_1_11z = { in_data[122], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z } & celloutsig_1_7z[6:2];
  assign celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_12z } / { 1'h1, celloutsig_0_4z[1:0], celloutsig_0_5z, in_data[0] };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z } / { 1'h1, in_data[162:161], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z } || { celloutsig_0_6z[4:2], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_6z[6:5], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z } || celloutsig_0_4z[7:2];
  assign celloutsig_0_16z = { celloutsig_0_4z[2:0], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z } || { celloutsig_0_0z[3], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[79:67], celloutsig_0_0z } || { in_data[31:20], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[25] & ~(celloutsig_0_0z[1]);
  assign celloutsig_1_12z = celloutsig_1_2z & ~(celloutsig_1_5z);
  assign celloutsig_1_19z = ~^ { in_data[138:129], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_2z = ~^ { in_data[106:103], celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[74:68], celloutsig_0_2z, celloutsig_0_5z } ~^ { celloutsig_0_4z[7:0], celloutsig_0_2z };
  assign celloutsig_0_12z = ~((celloutsig_0_0z[4] & in_data[34]) | celloutsig_0_0z[0]);
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_9z) | celloutsig_1_0z);
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[19:15];
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_4z = { in_data[18:14], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
