// Seed: 187236383
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wand id_3,
    output wor id_4
);
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_1 = 32'd61,
    parameter id_7 = 32'd83
) (
    output supply1 _id_0,
    output tri0 _id_1,
    input tri0 id_2,
    output supply0 id_3,
    output wor id_4,
    output wor id_5,
    input wire id_6,
    output tri1 _id_7,
    output wand id_8,
    output uwire id_9
);
  assign id_1 = id_6;
  logic [id_7 : id_1] id_11;
  logic [id_0 : 1] id_12[1 : -1] = id_12 == id_11;
  always id_11 <= #id_11 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_6,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
