GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\src\basic.v'
Analyzing Verilog file 'C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\src\tm1638.v'
Compiling module 'top'("C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\src\basic.v":1)
Compiling module 'tm1638'("C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\src\tm1638.v":1)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\src\tm1638.v":73)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\src\tm1638.v":82)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 20("C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\src\basic.v":229)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\impl\gwsynthesis\tm1638-verilog.vg" completed
[100%] Generate report file "C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\impl\gwsynthesis\tm1638-verilog_syn.rpt.html" completed
GowinSynthesis finish
