
module mux(
input a,b,s,
  output reg y

);
  
  always @(a or b or s)
    begin 
      assign y = (~s&a) | (s&b);
    end
endmodule


module dlatch_mux(
input d,clk,
  inout q,
);
  mux mux1(.a(q),.b(d),.s(clk),.y(q)) ;
      
  
  
endmodule
