#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000244cd62bd20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v00000244cd6a2f70_0 .net "PC", 31 0, v00000244cd663250_0;  1 drivers
v00000244cd6a3010_0 .var "clk", 0 0;
v00000244cd6a3b50_0 .net "clkout", 0 0, L_00000244cd66db10;  1 drivers
v00000244cd6a3290_0 .net "cycles_consumed", 31 0, v00000244cd6a31f0_0;  1 drivers
v00000244cd6a3330_0 .var "rst", 0 0;
S_00000244cd62c040 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_00000244cd62bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000244cd63e7e0 .param/l "RType" 0 4 2, C4<000000>;
P_00000244cd63e818 .param/l "add" 0 4 5, C4<100000>;
P_00000244cd63e850 .param/l "addi" 0 4 8, C4<001000>;
P_00000244cd63e888 .param/l "addu" 0 4 5, C4<100001>;
P_00000244cd63e8c0 .param/l "and_" 0 4 5, C4<100100>;
P_00000244cd63e8f8 .param/l "andi" 0 4 8, C4<001100>;
P_00000244cd63e930 .param/l "beq" 0 4 10, C4<000100>;
P_00000244cd63e968 .param/l "bne" 0 4 10, C4<000101>;
P_00000244cd63e9a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000244cd63e9d8 .param/l "j" 0 4 12, C4<000010>;
P_00000244cd63ea10 .param/l "jal" 0 4 12, C4<000011>;
P_00000244cd63ea48 .param/l "jr" 0 4 6, C4<001000>;
P_00000244cd63ea80 .param/l "lw" 0 4 8, C4<100011>;
P_00000244cd63eab8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000244cd63eaf0 .param/l "or_" 0 4 5, C4<100101>;
P_00000244cd63eb28 .param/l "ori" 0 4 8, C4<001101>;
P_00000244cd63eb60 .param/l "sgt" 0 4 6, C4<101011>;
P_00000244cd63eb98 .param/l "sll" 0 4 6, C4<000000>;
P_00000244cd63ebd0 .param/l "slt" 0 4 5, C4<101010>;
P_00000244cd63ec08 .param/l "slti" 0 4 8, C4<101010>;
P_00000244cd63ec40 .param/l "srl" 0 4 6, C4<000010>;
P_00000244cd63ec78 .param/l "sub" 0 4 5, C4<100010>;
P_00000244cd63ecb0 .param/l "subu" 0 4 5, C4<100011>;
P_00000244cd63ece8 .param/l "sw" 0 4 8, C4<101011>;
P_00000244cd63ed20 .param/l "xor_" 0 4 5, C4<100110>;
P_00000244cd63ed58 .param/l "xori" 0 4 8, C4<001110>;
L_00000244cd66da30 .functor NOT 1, v00000244cd6a3330_0, C4<0>, C4<0>, C4<0>;
L_00000244cd66d640 .functor NOT 1, v00000244cd6a3330_0, C4<0>, C4<0>, C4<0>;
L_00000244cd66de90 .functor NOT 1, v00000244cd6a3330_0, C4<0>, C4<0>, C4<0>;
L_00000244cd66d5d0 .functor NOT 1, v00000244cd6a3330_0, C4<0>, C4<0>, C4<0>;
L_00000244cd66d9c0 .functor NOT 1, v00000244cd6a3330_0, C4<0>, C4<0>, C4<0>;
L_00000244cd66e2f0 .functor NOT 1, v00000244cd6a3330_0, C4<0>, C4<0>, C4<0>;
L_00000244cd66e210 .functor NOT 1, v00000244cd6a3330_0, C4<0>, C4<0>, C4<0>;
L_00000244cd66d560 .functor NOT 1, v00000244cd6a3330_0, C4<0>, C4<0>, C4<0>;
L_00000244cd66db10 .functor OR 1, v00000244cd6a3010_0, v00000244cd633080_0, C4<0>, C4<0>;
L_00000244cd66d8e0 .functor OR 1, L_00000244cd6f1a30, L_00000244cd6f12b0, C4<0>, C4<0>;
L_00000244cd66e1a0 .functor AND 1, L_00000244cd6f2390, L_00000244cd6f2430, C4<1>, C4<1>;
L_00000244cd66d720 .functor NOT 1, v00000244cd6a3330_0, C4<0>, C4<0>, C4<0>;
L_00000244cd66d480 .functor OR 1, L_00000244cd6f15d0, L_00000244cd6f1990, C4<0>, C4<0>;
L_00000244cd66e050 .functor OR 1, L_00000244cd66d480, L_00000244cd6f1d50, C4<0>, C4<0>;
L_00000244cd66daa0 .functor OR 1, L_00000244cd6f29d0, L_00000244cd704090, C4<0>, C4<0>;
L_00000244cd66dbf0 .functor AND 1, L_00000244cd6f2890, L_00000244cd66daa0, C4<1>, C4<1>;
L_00000244cd66e280 .functor OR 1, L_00000244cd703af0, L_00000244cd703f50, C4<0>, C4<0>;
L_00000244cd66df00 .functor AND 1, L_00000244cd7039b0, L_00000244cd66e280, C4<1>, C4<1>;
L_00000244cd66d4f0 .functor NOT 1, L_00000244cd66db10, C4<0>, C4<0>, C4<0>;
v00000244cd661bd0_0 .net "ALUOp", 3 0, v00000244cd633120_0;  1 drivers
v00000244cd661c70_0 .net "ALUResult", 31 0, v00000244cd662c10_0;  1 drivers
v00000244cd661d10_0 .net "ALUSrc", 0 0, v00000244cd632ae0_0;  1 drivers
v00000244cd664900_0 .net "ALUin2", 31 0, L_00000244cd704db0;  1 drivers
v00000244cd664d60_0 .net "MemReadEn", 0 0, v00000244cd6342a0_0;  1 drivers
v00000244cd663780_0 .net "MemWriteEn", 0 0, v00000244cd633260_0;  1 drivers
v00000244cd664ea0_0 .net "MemtoReg", 0 0, v00000244cd632c20_0;  1 drivers
v00000244cd664040_0 .net "PC", 31 0, v00000244cd663250_0;  alias, 1 drivers
v00000244cd663a00_0 .net "PCPlus1", 31 0, L_00000244cd6f13f0;  1 drivers
v00000244cd664c20_0 .net "PCsrc", 0 0, v00000244cd662e90_0;  1 drivers
v00000244cd664720_0 .net "RegDst", 0 0, v00000244cd634480_0;  1 drivers
v00000244cd6638c0_0 .net "RegWriteEn", 0 0, v00000244cd632ea0_0;  1 drivers
v00000244cd663b40_0 .net "WriteRegister", 4 0, L_00000244cd6f1210;  1 drivers
v00000244cd663be0_0 .net *"_ivl_0", 0 0, L_00000244cd66da30;  1 drivers
L_00000244cd6a4ed0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244cd663460_0 .net/2u *"_ivl_10", 4 0, L_00000244cd6a4ed0;  1 drivers
L_00000244cd6a52c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd663dc0_0 .net *"_ivl_101", 15 0, L_00000244cd6a52c0;  1 drivers
v00000244cd664220_0 .net *"_ivl_102", 31 0, L_00000244cd6f10d0;  1 drivers
L_00000244cd6a5308 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd665300_0 .net *"_ivl_105", 25 0, L_00000244cd6a5308;  1 drivers
L_00000244cd6a5350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd663500_0 .net/2u *"_ivl_106", 31 0, L_00000244cd6a5350;  1 drivers
v00000244cd663e60_0 .net *"_ivl_108", 0 0, L_00000244cd6f2390;  1 drivers
L_00000244cd6a5398 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000244cd664f40_0 .net/2u *"_ivl_110", 5 0, L_00000244cd6a5398;  1 drivers
v00000244cd6651c0_0 .net *"_ivl_112", 0 0, L_00000244cd6f2430;  1 drivers
v00000244cd665120_0 .net *"_ivl_115", 0 0, L_00000244cd66e1a0;  1 drivers
v00000244cd663fa0_0 .net *"_ivl_116", 47 0, L_00000244cd6f1530;  1 drivers
L_00000244cd6a53e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6649a0_0 .net *"_ivl_119", 15 0, L_00000244cd6a53e0;  1 drivers
L_00000244cd6a4f18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000244cd664e00_0 .net/2u *"_ivl_12", 5 0, L_00000244cd6a4f18;  1 drivers
v00000244cd664fe0_0 .net *"_ivl_120", 47 0, L_00000244cd6f27f0;  1 drivers
L_00000244cd6a5428 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6635a0_0 .net *"_ivl_123", 15 0, L_00000244cd6a5428;  1 drivers
v00000244cd663f00_0 .net *"_ivl_125", 0 0, L_00000244cd6f2930;  1 drivers
v00000244cd6647c0_0 .net *"_ivl_126", 31 0, L_00000244cd6f1670;  1 drivers
v00000244cd6636e0_0 .net *"_ivl_128", 47 0, L_00000244cd6f2110;  1 drivers
v00000244cd664860_0 .net *"_ivl_130", 47 0, L_00000244cd6f1b70;  1 drivers
v00000244cd664680_0 .net *"_ivl_132", 47 0, L_00000244cd6f2570;  1 drivers
v00000244cd6644a0_0 .net *"_ivl_134", 47 0, L_00000244cd6f0ef0;  1 drivers
v00000244cd664400_0 .net *"_ivl_14", 0 0, L_00000244cd6a3470;  1 drivers
v00000244cd664cc0_0 .net *"_ivl_140", 0 0, L_00000244cd66d720;  1 drivers
L_00000244cd6a54b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd664a40_0 .net/2u *"_ivl_142", 31 0, L_00000244cd6a54b8;  1 drivers
L_00000244cd6a5590 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000244cd663820_0 .net/2u *"_ivl_146", 5 0, L_00000244cd6a5590;  1 drivers
v00000244cd663960_0 .net *"_ivl_148", 0 0, L_00000244cd6f15d0;  1 drivers
L_00000244cd6a55d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000244cd664ae0_0 .net/2u *"_ivl_150", 5 0, L_00000244cd6a55d8;  1 drivers
v00000244cd664540_0 .net *"_ivl_152", 0 0, L_00000244cd6f1990;  1 drivers
v00000244cd664b80_0 .net *"_ivl_155", 0 0, L_00000244cd66d480;  1 drivers
L_00000244cd6a5620 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000244cd665080_0 .net/2u *"_ivl_156", 5 0, L_00000244cd6a5620;  1 drivers
v00000244cd663aa0_0 .net *"_ivl_158", 0 0, L_00000244cd6f1d50;  1 drivers
L_00000244cd6a4f60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000244cd663640_0 .net/2u *"_ivl_16", 4 0, L_00000244cd6a4f60;  1 drivers
v00000244cd665260_0 .net *"_ivl_161", 0 0, L_00000244cd66e050;  1 drivers
L_00000244cd6a5668 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd663c80_0 .net/2u *"_ivl_162", 15 0, L_00000244cd6a5668;  1 drivers
v00000244cd663d20_0 .net *"_ivl_164", 31 0, L_00000244cd6f1e90;  1 drivers
v00000244cd6640e0_0 .net *"_ivl_167", 0 0, L_00000244cd6f1fd0;  1 drivers
v00000244cd664180_0 .net *"_ivl_168", 15 0, L_00000244cd6f24d0;  1 drivers
v00000244cd6642c0_0 .net *"_ivl_170", 31 0, L_00000244cd6f2610;  1 drivers
v00000244cd664360_0 .net *"_ivl_174", 31 0, L_00000244cd6f2750;  1 drivers
L_00000244cd6a56b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6645e0_0 .net *"_ivl_177", 25 0, L_00000244cd6a56b0;  1 drivers
L_00000244cd6a56f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a2400_0 .net/2u *"_ivl_178", 31 0, L_00000244cd6a56f8;  1 drivers
v00000244cd6a1320_0 .net *"_ivl_180", 0 0, L_00000244cd6f2890;  1 drivers
L_00000244cd6a5740 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a0a60_0 .net/2u *"_ivl_182", 5 0, L_00000244cd6a5740;  1 drivers
v00000244cd6a2540_0 .net *"_ivl_184", 0 0, L_00000244cd6f29d0;  1 drivers
L_00000244cd6a5788 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000244cd6a2220_0 .net/2u *"_ivl_186", 5 0, L_00000244cd6a5788;  1 drivers
v00000244cd6a1e60_0 .net *"_ivl_188", 0 0, L_00000244cd704090;  1 drivers
v00000244cd6a11e0_0 .net *"_ivl_19", 4 0, L_00000244cd6a3650;  1 drivers
v00000244cd6a0920_0 .net *"_ivl_191", 0 0, L_00000244cd66daa0;  1 drivers
v00000244cd6a1780_0 .net *"_ivl_193", 0 0, L_00000244cd66dbf0;  1 drivers
L_00000244cd6a57d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000244cd6a15a0_0 .net/2u *"_ivl_194", 5 0, L_00000244cd6a57d0;  1 drivers
v00000244cd6a1a00_0 .net *"_ivl_196", 0 0, L_00000244cd703410;  1 drivers
L_00000244cd6a5818 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000244cd6a0ce0_0 .net/2u *"_ivl_198", 31 0, L_00000244cd6a5818;  1 drivers
L_00000244cd6a4e88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a0f60_0 .net/2u *"_ivl_2", 5 0, L_00000244cd6a4e88;  1 drivers
v00000244cd6a1f00_0 .net *"_ivl_20", 4 0, L_00000244cd6a3a10;  1 drivers
v00000244cd6a13c0_0 .net *"_ivl_200", 31 0, L_00000244cd7032d0;  1 drivers
v00000244cd6a06a0_0 .net *"_ivl_204", 31 0, L_00000244cd7030f0;  1 drivers
L_00000244cd6a5860 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a0ba0_0 .net *"_ivl_207", 25 0, L_00000244cd6a5860;  1 drivers
L_00000244cd6a58a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a1500_0 .net/2u *"_ivl_208", 31 0, L_00000244cd6a58a8;  1 drivers
v00000244cd6a0ec0_0 .net *"_ivl_210", 0 0, L_00000244cd7039b0;  1 drivers
L_00000244cd6a58f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a16e0_0 .net/2u *"_ivl_212", 5 0, L_00000244cd6a58f0;  1 drivers
v00000244cd6a0b00_0 .net *"_ivl_214", 0 0, L_00000244cd703af0;  1 drivers
L_00000244cd6a5938 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000244cd6a1be0_0 .net/2u *"_ivl_216", 5 0, L_00000244cd6a5938;  1 drivers
v00000244cd6a1280_0 .net *"_ivl_218", 0 0, L_00000244cd703f50;  1 drivers
v00000244cd6a1aa0_0 .net *"_ivl_221", 0 0, L_00000244cd66e280;  1 drivers
v00000244cd6a0c40_0 .net *"_ivl_223", 0 0, L_00000244cd66df00;  1 drivers
L_00000244cd6a5980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000244cd6a1000_0 .net/2u *"_ivl_224", 5 0, L_00000244cd6a5980;  1 drivers
v00000244cd6a0d80_0 .net *"_ivl_226", 0 0, L_00000244cd704950;  1 drivers
v00000244cd6a1460_0 .net *"_ivl_228", 31 0, L_00000244cd703690;  1 drivers
v00000244cd6a0740_0 .net *"_ivl_24", 0 0, L_00000244cd66de90;  1 drivers
L_00000244cd6a4fa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a0e20_0 .net/2u *"_ivl_26", 4 0, L_00000244cd6a4fa8;  1 drivers
v00000244cd6a1b40_0 .net *"_ivl_29", 4 0, L_00000244cd6a3790;  1 drivers
v00000244cd6a10a0_0 .net *"_ivl_32", 0 0, L_00000244cd66d5d0;  1 drivers
L_00000244cd6a4ff0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a1c80_0 .net/2u *"_ivl_34", 4 0, L_00000244cd6a4ff0;  1 drivers
v00000244cd6a1640_0 .net *"_ivl_37", 4 0, L_00000244cd6a3f10;  1 drivers
v00000244cd6a1140_0 .net *"_ivl_40", 0 0, L_00000244cd66d9c0;  1 drivers
L_00000244cd6a5038 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a22c0_0 .net/2u *"_ivl_42", 15 0, L_00000244cd6a5038;  1 drivers
v00000244cd6a2360_0 .net *"_ivl_45", 15 0, L_00000244cd6f18f0;  1 drivers
v00000244cd6a1820_0 .net *"_ivl_48", 0 0, L_00000244cd66e2f0;  1 drivers
v00000244cd6a1d20_0 .net *"_ivl_5", 5 0, L_00000244cd6a33d0;  1 drivers
L_00000244cd6a5080 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a18c0_0 .net/2u *"_ivl_50", 36 0, L_00000244cd6a5080;  1 drivers
L_00000244cd6a50c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a1dc0_0 .net/2u *"_ivl_52", 31 0, L_00000244cd6a50c8;  1 drivers
v00000244cd6a1960_0 .net *"_ivl_55", 4 0, L_00000244cd6f1490;  1 drivers
v00000244cd6a1fa0_0 .net *"_ivl_56", 36 0, L_00000244cd6f22f0;  1 drivers
v00000244cd6a2040_0 .net *"_ivl_58", 36 0, L_00000244cd6f1cb0;  1 drivers
v00000244cd6a20e0_0 .net *"_ivl_62", 0 0, L_00000244cd66e210;  1 drivers
L_00000244cd6a5110 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a2180_0 .net/2u *"_ivl_64", 5 0, L_00000244cd6a5110;  1 drivers
v00000244cd6a24a0_0 .net *"_ivl_67", 5 0, L_00000244cd6f1ad0;  1 drivers
v00000244cd6a07e0_0 .net *"_ivl_70", 0 0, L_00000244cd66d560;  1 drivers
L_00000244cd6a5158 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a0880_0 .net/2u *"_ivl_72", 57 0, L_00000244cd6a5158;  1 drivers
L_00000244cd6a51a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd6a09c0_0 .net/2u *"_ivl_74", 31 0, L_00000244cd6a51a0;  1 drivers
v00000244cd6a3d30_0 .net *"_ivl_77", 25 0, L_00000244cd6f2250;  1 drivers
v00000244cd6a30b0_0 .net *"_ivl_78", 57 0, L_00000244cd6f0f90;  1 drivers
v00000244cd6a26b0_0 .net *"_ivl_8", 0 0, L_00000244cd66d640;  1 drivers
v00000244cd6a4050_0 .net *"_ivl_80", 57 0, L_00000244cd6f1f30;  1 drivers
L_00000244cd6a51e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000244cd6a4370_0 .net/2u *"_ivl_84", 31 0, L_00000244cd6a51e8;  1 drivers
L_00000244cd6a5230 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000244cd6a2750_0 .net/2u *"_ivl_88", 5 0, L_00000244cd6a5230;  1 drivers
v00000244cd6a2cf0_0 .net *"_ivl_90", 0 0, L_00000244cd6f1a30;  1 drivers
L_00000244cd6a5278 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000244cd6a4550_0 .net/2u *"_ivl_92", 5 0, L_00000244cd6a5278;  1 drivers
v00000244cd6a4410_0 .net *"_ivl_94", 0 0, L_00000244cd6f12b0;  1 drivers
v00000244cd6a40f0_0 .net *"_ivl_97", 0 0, L_00000244cd66d8e0;  1 drivers
v00000244cd6a44b0_0 .net *"_ivl_98", 47 0, L_00000244cd6f1df0;  1 drivers
v00000244cd6a2a70_0 .net "adderResult", 31 0, L_00000244cd6f2d90;  1 drivers
v00000244cd6a4190_0 .net "address", 31 0, L_00000244cd6f1350;  1 drivers
v00000244cd6a2c50_0 .net "clk", 0 0, L_00000244cd66db10;  alias, 1 drivers
v00000244cd6a31f0_0 .var "cycles_consumed", 31 0;
v00000244cd6a4230_0 .net "extImm", 31 0, L_00000244cd6f26b0;  1 drivers
v00000244cd6a42d0_0 .net "funct", 5 0, L_00000244cd6f2cf0;  1 drivers
v00000244cd6a29d0_0 .net "hlt", 0 0, v00000244cd633080_0;  1 drivers
v00000244cd6a35b0_0 .net "imm", 15 0, L_00000244cd6f2bb0;  1 drivers
v00000244cd6a27f0_0 .net "immediate", 31 0, L_00000244cd703370;  1 drivers
v00000244cd6a3830_0 .net "input_clk", 0 0, v00000244cd6a3010_0;  1 drivers
v00000244cd6a2930_0 .net "instruction", 31 0, L_00000244cd6f21b0;  1 drivers
v00000244cd6a3dd0_0 .net "memoryReadData", 31 0, v00000244cd661ef0_0;  1 drivers
v00000244cd6a3970_0 .net "nextPC", 31 0, L_00000244cd6f1030;  1 drivers
v00000244cd6a36f0_0 .net "opcode", 5 0, L_00000244cd6a3e70;  1 drivers
v00000244cd6a3ab0_0 .net "rd", 4 0, L_00000244cd6a3bf0;  1 drivers
v00000244cd6a2890_0 .net "readData1", 31 0, L_00000244cd66dcd0;  1 drivers
v00000244cd6a2b10_0 .net "readData1_w", 31 0, L_00000244cd703e10;  1 drivers
v00000244cd6a2bb0_0 .net "readData2", 31 0, L_00000244cd66d950;  1 drivers
v00000244cd6a2d90_0 .net "rs", 4 0, L_00000244cd6a3c90;  1 drivers
v00000244cd6a38d0_0 .net "rst", 0 0, v00000244cd6a3330_0;  1 drivers
v00000244cd6a3150_0 .net "rt", 4 0, L_00000244cd6f1710;  1 drivers
v00000244cd6a3510_0 .net "shamt", 31 0, L_00000244cd6f2c50;  1 drivers
v00000244cd6a3fb0_0 .net "wire_instruction", 31 0, L_00000244cd66e360;  1 drivers
v00000244cd6a2e30_0 .net "writeData", 31 0, L_00000244cd703910;  1 drivers
v00000244cd6a2ed0_0 .net "zero", 0 0, L_00000244cd7034b0;  1 drivers
L_00000244cd6a33d0 .part L_00000244cd6f21b0, 26, 6;
L_00000244cd6a3e70 .functor MUXZ 6, L_00000244cd6a33d0, L_00000244cd6a4e88, L_00000244cd66da30, C4<>;
L_00000244cd6a3470 .cmp/eq 6, L_00000244cd6a3e70, L_00000244cd6a4f18;
L_00000244cd6a3650 .part L_00000244cd6f21b0, 11, 5;
L_00000244cd6a3a10 .functor MUXZ 5, L_00000244cd6a3650, L_00000244cd6a4f60, L_00000244cd6a3470, C4<>;
L_00000244cd6a3bf0 .functor MUXZ 5, L_00000244cd6a3a10, L_00000244cd6a4ed0, L_00000244cd66d640, C4<>;
L_00000244cd6a3790 .part L_00000244cd6f21b0, 21, 5;
L_00000244cd6a3c90 .functor MUXZ 5, L_00000244cd6a3790, L_00000244cd6a4fa8, L_00000244cd66de90, C4<>;
L_00000244cd6a3f10 .part L_00000244cd6f21b0, 16, 5;
L_00000244cd6f1710 .functor MUXZ 5, L_00000244cd6a3f10, L_00000244cd6a4ff0, L_00000244cd66d5d0, C4<>;
L_00000244cd6f18f0 .part L_00000244cd6f21b0, 0, 16;
L_00000244cd6f2bb0 .functor MUXZ 16, L_00000244cd6f18f0, L_00000244cd6a5038, L_00000244cd66d9c0, C4<>;
L_00000244cd6f1490 .part L_00000244cd6f21b0, 6, 5;
L_00000244cd6f22f0 .concat [ 5 32 0 0], L_00000244cd6f1490, L_00000244cd6a50c8;
L_00000244cd6f1cb0 .functor MUXZ 37, L_00000244cd6f22f0, L_00000244cd6a5080, L_00000244cd66e2f0, C4<>;
L_00000244cd6f2c50 .part L_00000244cd6f1cb0, 0, 32;
L_00000244cd6f1ad0 .part L_00000244cd6f21b0, 0, 6;
L_00000244cd6f2cf0 .functor MUXZ 6, L_00000244cd6f1ad0, L_00000244cd6a5110, L_00000244cd66e210, C4<>;
L_00000244cd6f2250 .part L_00000244cd6f21b0, 0, 26;
L_00000244cd6f0f90 .concat [ 26 32 0 0], L_00000244cd6f2250, L_00000244cd6a51a0;
L_00000244cd6f1f30 .functor MUXZ 58, L_00000244cd6f0f90, L_00000244cd6a5158, L_00000244cd66d560, C4<>;
L_00000244cd6f1350 .part L_00000244cd6f1f30, 0, 32;
L_00000244cd6f13f0 .arith/sum 32, v00000244cd663250_0, L_00000244cd6a51e8;
L_00000244cd6f1a30 .cmp/eq 6, L_00000244cd6a3e70, L_00000244cd6a5230;
L_00000244cd6f12b0 .cmp/eq 6, L_00000244cd6a3e70, L_00000244cd6a5278;
L_00000244cd6f1df0 .concat [ 32 16 0 0], L_00000244cd6f1350, L_00000244cd6a52c0;
L_00000244cd6f10d0 .concat [ 6 26 0 0], L_00000244cd6a3e70, L_00000244cd6a5308;
L_00000244cd6f2390 .cmp/eq 32, L_00000244cd6f10d0, L_00000244cd6a5350;
L_00000244cd6f2430 .cmp/eq 6, L_00000244cd6f2cf0, L_00000244cd6a5398;
L_00000244cd6f1530 .concat [ 32 16 0 0], L_00000244cd66dcd0, L_00000244cd6a53e0;
L_00000244cd6f27f0 .concat [ 32 16 0 0], v00000244cd663250_0, L_00000244cd6a5428;
L_00000244cd6f2930 .part L_00000244cd6f2bb0, 15, 1;
LS_00000244cd6f1670_0_0 .concat [ 1 1 1 1], L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930;
LS_00000244cd6f1670_0_4 .concat [ 1 1 1 1], L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930;
LS_00000244cd6f1670_0_8 .concat [ 1 1 1 1], L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930;
LS_00000244cd6f1670_0_12 .concat [ 1 1 1 1], L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930;
LS_00000244cd6f1670_0_16 .concat [ 1 1 1 1], L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930;
LS_00000244cd6f1670_0_20 .concat [ 1 1 1 1], L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930;
LS_00000244cd6f1670_0_24 .concat [ 1 1 1 1], L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930;
LS_00000244cd6f1670_0_28 .concat [ 1 1 1 1], L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930, L_00000244cd6f2930;
LS_00000244cd6f1670_1_0 .concat [ 4 4 4 4], LS_00000244cd6f1670_0_0, LS_00000244cd6f1670_0_4, LS_00000244cd6f1670_0_8, LS_00000244cd6f1670_0_12;
LS_00000244cd6f1670_1_4 .concat [ 4 4 4 4], LS_00000244cd6f1670_0_16, LS_00000244cd6f1670_0_20, LS_00000244cd6f1670_0_24, LS_00000244cd6f1670_0_28;
L_00000244cd6f1670 .concat [ 16 16 0 0], LS_00000244cd6f1670_1_0, LS_00000244cd6f1670_1_4;
L_00000244cd6f2110 .concat [ 16 32 0 0], L_00000244cd6f2bb0, L_00000244cd6f1670;
L_00000244cd6f1b70 .arith/sum 48, L_00000244cd6f27f0, L_00000244cd6f2110;
L_00000244cd6f2570 .functor MUXZ 48, L_00000244cd6f1b70, L_00000244cd6f1530, L_00000244cd66e1a0, C4<>;
L_00000244cd6f0ef0 .functor MUXZ 48, L_00000244cd6f2570, L_00000244cd6f1df0, L_00000244cd66d8e0, C4<>;
L_00000244cd6f2d90 .part L_00000244cd6f0ef0, 0, 32;
L_00000244cd6f1030 .functor MUXZ 32, L_00000244cd6f13f0, L_00000244cd6f2d90, v00000244cd662e90_0, C4<>;
L_00000244cd6f21b0 .functor MUXZ 32, L_00000244cd66e360, L_00000244cd6a54b8, L_00000244cd66d720, C4<>;
L_00000244cd6f15d0 .cmp/eq 6, L_00000244cd6a3e70, L_00000244cd6a5590;
L_00000244cd6f1990 .cmp/eq 6, L_00000244cd6a3e70, L_00000244cd6a55d8;
L_00000244cd6f1d50 .cmp/eq 6, L_00000244cd6a3e70, L_00000244cd6a5620;
L_00000244cd6f1e90 .concat [ 16 16 0 0], L_00000244cd6f2bb0, L_00000244cd6a5668;
L_00000244cd6f1fd0 .part L_00000244cd6f2bb0, 15, 1;
LS_00000244cd6f24d0_0_0 .concat [ 1 1 1 1], L_00000244cd6f1fd0, L_00000244cd6f1fd0, L_00000244cd6f1fd0, L_00000244cd6f1fd0;
LS_00000244cd6f24d0_0_4 .concat [ 1 1 1 1], L_00000244cd6f1fd0, L_00000244cd6f1fd0, L_00000244cd6f1fd0, L_00000244cd6f1fd0;
LS_00000244cd6f24d0_0_8 .concat [ 1 1 1 1], L_00000244cd6f1fd0, L_00000244cd6f1fd0, L_00000244cd6f1fd0, L_00000244cd6f1fd0;
LS_00000244cd6f24d0_0_12 .concat [ 1 1 1 1], L_00000244cd6f1fd0, L_00000244cd6f1fd0, L_00000244cd6f1fd0, L_00000244cd6f1fd0;
L_00000244cd6f24d0 .concat [ 4 4 4 4], LS_00000244cd6f24d0_0_0, LS_00000244cd6f24d0_0_4, LS_00000244cd6f24d0_0_8, LS_00000244cd6f24d0_0_12;
L_00000244cd6f2610 .concat [ 16 16 0 0], L_00000244cd6f2bb0, L_00000244cd6f24d0;
L_00000244cd6f26b0 .functor MUXZ 32, L_00000244cd6f2610, L_00000244cd6f1e90, L_00000244cd66e050, C4<>;
L_00000244cd6f2750 .concat [ 6 26 0 0], L_00000244cd6a3e70, L_00000244cd6a56b0;
L_00000244cd6f2890 .cmp/eq 32, L_00000244cd6f2750, L_00000244cd6a56f8;
L_00000244cd6f29d0 .cmp/eq 6, L_00000244cd6f2cf0, L_00000244cd6a5740;
L_00000244cd704090 .cmp/eq 6, L_00000244cd6f2cf0, L_00000244cd6a5788;
L_00000244cd703410 .cmp/eq 6, L_00000244cd6a3e70, L_00000244cd6a57d0;
L_00000244cd7032d0 .functor MUXZ 32, L_00000244cd6f26b0, L_00000244cd6a5818, L_00000244cd703410, C4<>;
L_00000244cd703370 .functor MUXZ 32, L_00000244cd7032d0, L_00000244cd6f2c50, L_00000244cd66dbf0, C4<>;
L_00000244cd7030f0 .concat [ 6 26 0 0], L_00000244cd6a3e70, L_00000244cd6a5860;
L_00000244cd7039b0 .cmp/eq 32, L_00000244cd7030f0, L_00000244cd6a58a8;
L_00000244cd703af0 .cmp/eq 6, L_00000244cd6f2cf0, L_00000244cd6a58f0;
L_00000244cd703f50 .cmp/eq 6, L_00000244cd6f2cf0, L_00000244cd6a5938;
L_00000244cd704950 .cmp/eq 6, L_00000244cd6a3e70, L_00000244cd6a5980;
L_00000244cd703690 .functor MUXZ 32, L_00000244cd66dcd0, v00000244cd663250_0, L_00000244cd704950, C4<>;
L_00000244cd703e10 .functor MUXZ 32, L_00000244cd703690, L_00000244cd66d950, L_00000244cd66df00, C4<>;
S_00000244cd62c1d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000244cd62b560 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000244cd66de20 .functor NOT 1, v00000244cd632ae0_0, C4<0>, C4<0>, C4<0>;
v00000244cd633d00_0 .net *"_ivl_0", 0 0, L_00000244cd66de20;  1 drivers
v00000244cd632d60_0 .net "in1", 31 0, L_00000244cd66d950;  alias, 1 drivers
v00000244cd633da0_0 .net "in2", 31 0, L_00000244cd703370;  alias, 1 drivers
v00000244cd6334e0_0 .net "out", 31 0, L_00000244cd704db0;  alias, 1 drivers
v00000244cd6343e0_0 .net "s", 0 0, v00000244cd632ae0_0;  alias, 1 drivers
L_00000244cd704db0 .functor MUXZ 32, L_00000244cd703370, L_00000244cd66d950, L_00000244cd66de20, C4<>;
S_00000244cd5829c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000244cd65ee30 .param/l "RType" 0 4 2, C4<000000>;
P_00000244cd65ee68 .param/l "add" 0 4 5, C4<100000>;
P_00000244cd65eea0 .param/l "addi" 0 4 8, C4<001000>;
P_00000244cd65eed8 .param/l "addu" 0 4 5, C4<100001>;
P_00000244cd65ef10 .param/l "and_" 0 4 5, C4<100100>;
P_00000244cd65ef48 .param/l "andi" 0 4 8, C4<001100>;
P_00000244cd65ef80 .param/l "beq" 0 4 10, C4<000100>;
P_00000244cd65efb8 .param/l "bne" 0 4 10, C4<000101>;
P_00000244cd65eff0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000244cd65f028 .param/l "j" 0 4 12, C4<000010>;
P_00000244cd65f060 .param/l "jal" 0 4 12, C4<000011>;
P_00000244cd65f098 .param/l "jr" 0 4 6, C4<001000>;
P_00000244cd65f0d0 .param/l "lw" 0 4 8, C4<100011>;
P_00000244cd65f108 .param/l "nor_" 0 4 5, C4<100111>;
P_00000244cd65f140 .param/l "or_" 0 4 5, C4<100101>;
P_00000244cd65f178 .param/l "ori" 0 4 8, C4<001101>;
P_00000244cd65f1b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000244cd65f1e8 .param/l "sll" 0 4 6, C4<000000>;
P_00000244cd65f220 .param/l "slt" 0 4 5, C4<101010>;
P_00000244cd65f258 .param/l "slti" 0 4 8, C4<101010>;
P_00000244cd65f290 .param/l "srl" 0 4 6, C4<000010>;
P_00000244cd65f2c8 .param/l "sub" 0 4 5, C4<100010>;
P_00000244cd65f300 .param/l "subu" 0 4 5, C4<100011>;
P_00000244cd65f338 .param/l "sw" 0 4 8, C4<101011>;
P_00000244cd65f370 .param/l "xor_" 0 4 5, C4<100110>;
P_00000244cd65f3a8 .param/l "xori" 0 4 8, C4<001110>;
v00000244cd633120_0 .var "ALUOp", 3 0;
v00000244cd632ae0_0 .var "ALUSrc", 0 0;
v00000244cd6342a0_0 .var "MemReadEn", 0 0;
v00000244cd633260_0 .var "MemWriteEn", 0 0;
v00000244cd632c20_0 .var "MemtoReg", 0 0;
v00000244cd634480_0 .var "RegDst", 0 0;
v00000244cd632ea0_0 .var "RegWriteEn", 0 0;
v00000244cd634520_0 .net "funct", 5 0, L_00000244cd6f2cf0;  alias, 1 drivers
v00000244cd633080_0 .var "hlt", 0 0;
v00000244cd633760_0 .net "opcode", 5 0, L_00000244cd6a3e70;  alias, 1 drivers
v00000244cd6345c0_0 .net "rst", 0 0, v00000244cd6a3330_0;  alias, 1 drivers
E_00000244cd62b5e0 .event anyedge, v00000244cd6345c0_0, v00000244cd633760_0, v00000244cd634520_0;
S_00000244cd582c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000244cd62a9e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000244cd66e360 .functor BUFZ 32, L_00000244cd6f17b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244cd633940_0 .net "Data_Out", 31 0, L_00000244cd66e360;  alias, 1 drivers
v00000244cd634660 .array "InstMem", 2047 0, 31 0;
v00000244cd634700_0 .net *"_ivl_0", 31 0, L_00000244cd6f17b0;  1 drivers
v00000244cd6347a0_0 .net *"_ivl_3", 10 0, L_00000244cd6f2a70;  1 drivers
v00000244cd6339e0_0 .net *"_ivl_4", 12 0, L_00000244cd6f1170;  1 drivers
L_00000244cd6a5470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244cd6348e0_0 .net *"_ivl_7", 1 0, L_00000244cd6a5470;  1 drivers
v00000244cd633300_0 .net "addr", 31 0, v00000244cd663250_0;  alias, 1 drivers
v00000244cd6333a0_0 .var/i "i", 31 0;
L_00000244cd6f17b0 .array/port v00000244cd634660, L_00000244cd6f1170;
L_00000244cd6f2a70 .part v00000244cd663250_0, 0, 11;
L_00000244cd6f1170 .concat [ 11 2 0 0], L_00000244cd6f2a70, L_00000244cd6a5470;
S_00000244cd5d17a0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000244cd66dcd0 .functor BUFZ 32, L_00000244cd6f2b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244cd66d950 .functor BUFZ 32, L_00000244cd6f1850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244cd633800_0 .net *"_ivl_0", 31 0, L_00000244cd6f2b10;  1 drivers
v00000244cd6338a0_0 .net *"_ivl_10", 6 0, L_00000244cd6f2070;  1 drivers
L_00000244cd6a5548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244cd614090_0 .net *"_ivl_13", 1 0, L_00000244cd6a5548;  1 drivers
v00000244cd612b50_0 .net *"_ivl_2", 6 0, L_00000244cd6f1c10;  1 drivers
L_00000244cd6a5500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244cd662350_0 .net *"_ivl_5", 1 0, L_00000244cd6a5500;  1 drivers
v00000244cd662210_0 .net *"_ivl_8", 31 0, L_00000244cd6f1850;  1 drivers
v00000244cd663070_0 .net "clk", 0 0, L_00000244cd66db10;  alias, 1 drivers
v00000244cd662530_0 .var/i "i", 31 0;
v00000244cd661630_0 .net "readData1", 31 0, L_00000244cd66dcd0;  alias, 1 drivers
v00000244cd661770_0 .net "readData2", 31 0, L_00000244cd66d950;  alias, 1 drivers
v00000244cd661450_0 .net "readRegister1", 4 0, L_00000244cd6a3c90;  alias, 1 drivers
v00000244cd6614f0_0 .net "readRegister2", 4 0, L_00000244cd6f1710;  alias, 1 drivers
v00000244cd662850 .array "registers", 31 0, 31 0;
v00000244cd6632f0_0 .net "rst", 0 0, v00000244cd6a3330_0;  alias, 1 drivers
v00000244cd6623f0_0 .net "we", 0 0, v00000244cd632ea0_0;  alias, 1 drivers
v00000244cd661590_0 .net "writeData", 31 0, L_00000244cd703910;  alias, 1 drivers
v00000244cd6616d0_0 .net "writeRegister", 4 0, L_00000244cd6f1210;  alias, 1 drivers
E_00000244cd62aca0/0 .event negedge, v00000244cd6345c0_0;
E_00000244cd62aca0/1 .event posedge, v00000244cd663070_0;
E_00000244cd62aca0 .event/or E_00000244cd62aca0/0, E_00000244cd62aca0/1;
L_00000244cd6f2b10 .array/port v00000244cd662850, L_00000244cd6f1c10;
L_00000244cd6f1c10 .concat [ 5 2 0 0], L_00000244cd6a3c90, L_00000244cd6a5500;
L_00000244cd6f1850 .array/port v00000244cd662850, L_00000244cd6f2070;
L_00000244cd6f2070 .concat [ 5 2 0 0], L_00000244cd6f1710, L_00000244cd6a5548;
S_00000244cd5d1930 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000244cd5d17a0;
 .timescale 0 0;
v00000244cd633620_0 .var/i "i", 31 0;
S_00000244cd5bb7e0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000244cd62b0a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000244cd66db80 .functor NOT 1, v00000244cd634480_0, C4<0>, C4<0>, C4<0>;
v00000244cd661db0_0 .net *"_ivl_0", 0 0, L_00000244cd66db80;  1 drivers
v00000244cd662990_0 .net "in1", 4 0, L_00000244cd6f1710;  alias, 1 drivers
v00000244cd6625d0_0 .net "in2", 4 0, L_00000244cd6a3bf0;  alias, 1 drivers
v00000244cd662030_0 .net "out", 4 0, L_00000244cd6f1210;  alias, 1 drivers
v00000244cd662670_0 .net "s", 0 0, v00000244cd634480_0;  alias, 1 drivers
L_00000244cd6f1210 .functor MUXZ 5, L_00000244cd6a3bf0, L_00000244cd6f1710, L_00000244cd66db80, C4<>;
S_00000244cd5bb970 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000244cd62b160 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000244cd66dc60 .functor NOT 1, v00000244cd632c20_0, C4<0>, C4<0>, C4<0>;
v00000244cd662b70_0 .net *"_ivl_0", 0 0, L_00000244cd66dc60;  1 drivers
v00000244cd661a90_0 .net "in1", 31 0, v00000244cd662c10_0;  alias, 1 drivers
v00000244cd662710_0 .net "in2", 31 0, v00000244cd661ef0_0;  alias, 1 drivers
v00000244cd6627b0_0 .net "out", 31 0, L_00000244cd703910;  alias, 1 drivers
v00000244cd661810_0 .net "s", 0 0, v00000244cd632c20_0;  alias, 1 drivers
L_00000244cd703910 .functor MUXZ 32, v00000244cd661ef0_0, v00000244cd662c10_0, L_00000244cd66dc60, C4<>;
S_00000244cd5fede0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000244cd5fef70 .param/l "ADD" 0 9 12, C4<0000>;
P_00000244cd5fefa8 .param/l "AND" 0 9 12, C4<0010>;
P_00000244cd5fefe0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000244cd5ff018 .param/l "OR" 0 9 12, C4<0011>;
P_00000244cd5ff050 .param/l "SGT" 0 9 12, C4<0111>;
P_00000244cd5ff088 .param/l "SLL" 0 9 12, C4<1000>;
P_00000244cd5ff0c0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000244cd5ff0f8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000244cd5ff130 .param/l "SUB" 0 9 12, C4<0001>;
P_00000244cd5ff168 .param/l "XOR" 0 9 12, C4<0100>;
P_00000244cd5ff1a0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000244cd5ff1d8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000244cd6a59c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244cd662490_0 .net/2u *"_ivl_0", 31 0, L_00000244cd6a59c8;  1 drivers
v00000244cd6628f0_0 .net "opSel", 3 0, v00000244cd633120_0;  alias, 1 drivers
v00000244cd662a30_0 .net "operand1", 31 0, L_00000244cd703e10;  alias, 1 drivers
v00000244cd662ad0_0 .net "operand2", 31 0, L_00000244cd704db0;  alias, 1 drivers
v00000244cd662c10_0 .var "result", 31 0;
v00000244cd6618b0_0 .net "zero", 0 0, L_00000244cd7034b0;  alias, 1 drivers
E_00000244cd62b660 .event anyedge, v00000244cd633120_0, v00000244cd662a30_0, v00000244cd6334e0_0;
L_00000244cd7034b0 .cmp/eq 32, v00000244cd662c10_0, L_00000244cd6a59c8;
S_00000244cd5e9c70 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000244cd6a0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000244cd6a00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000244cd6a0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000244cd6a0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000244cd6a0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000244cd6a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000244cd6a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000244cd6a0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000244cd6a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000244cd6a0288 .param/l "j" 0 4 12, C4<000010>;
P_00000244cd6a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000244cd6a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000244cd6a0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000244cd6a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000244cd6a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000244cd6a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000244cd6a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000244cd6a0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000244cd6a0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000244cd6a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000244cd6a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000244cd6a0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000244cd6a0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000244cd6a0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000244cd6a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000244cd6a0608 .param/l "xori" 0 4 8, C4<001110>;
v00000244cd662e90_0 .var "PCsrc", 0 0;
v00000244cd661e50_0 .net "funct", 5 0, L_00000244cd6f2cf0;  alias, 1 drivers
v00000244cd662cb0_0 .net "opcode", 5 0, L_00000244cd6a3e70;  alias, 1 drivers
v00000244cd663110_0 .net "operand1", 31 0, L_00000244cd66dcd0;  alias, 1 drivers
v00000244cd661950_0 .net "operand2", 31 0, L_00000244cd704db0;  alias, 1 drivers
v00000244cd662d50_0 .net "rst", 0 0, v00000244cd6a3330_0;  alias, 1 drivers
E_00000244cd627e60/0 .event anyedge, v00000244cd6345c0_0, v00000244cd633760_0, v00000244cd661630_0, v00000244cd6334e0_0;
E_00000244cd627e60/1 .event anyedge, v00000244cd634520_0;
E_00000244cd627e60 .event/or E_00000244cd627e60/0, E_00000244cd627e60/1;
S_00000244cd5e9e00 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000244cd662df0 .array "DataMem", 2047 0, 31 0;
v00000244cd6619f0_0 .net "address", 31 0, v00000244cd662c10_0;  alias, 1 drivers
v00000244cd662f30_0 .net "clock", 0 0, L_00000244cd66d4f0;  1 drivers
v00000244cd6622b0_0 .net "data", 31 0, L_00000244cd66d950;  alias, 1 drivers
v00000244cd662170_0 .var/i "i", 31 0;
v00000244cd661ef0_0 .var "q", 31 0;
v00000244cd661f90_0 .net "rden", 0 0, v00000244cd6342a0_0;  alias, 1 drivers
v00000244cd662fd0_0 .net "wren", 0 0, v00000244cd633260_0;  alias, 1 drivers
E_00000244cd628420 .event posedge, v00000244cd662f30_0;
S_00000244cd5b6ac0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000244cd62c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000244cd628160 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000244cd6631b0_0 .net "PCin", 31 0, L_00000244cd6f1030;  alias, 1 drivers
v00000244cd663250_0 .var "PCout", 31 0;
v00000244cd6620d0_0 .net "clk", 0 0, L_00000244cd66db10;  alias, 1 drivers
v00000244cd661b30_0 .net "rst", 0 0, v00000244cd6a3330_0;  alias, 1 drivers
    .scope S_00000244cd5e9c70;
T_0 ;
    %wait E_00000244cd627e60;
    %load/vec4 v00000244cd662d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cd662e90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000244cd662cb0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000244cd663110_0;
    %load/vec4 v00000244cd661950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000244cd662cb0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000244cd663110_0;
    %load/vec4 v00000244cd661950_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000244cd662cb0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000244cd662cb0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000244cd662cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000244cd661e50_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000244cd662e90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000244cd5b6ac0;
T_1 ;
    %wait E_00000244cd62aca0;
    %load/vec4 v00000244cd661b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000244cd663250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000244cd6631b0_0;
    %assign/vec4 v00000244cd663250_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000244cd582c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cd6333a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000244cd6333a0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244cd6333a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %load/vec4 v00000244cd6333a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cd6333a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd634660, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000244cd5829c0;
T_3 ;
    %wait E_00000244cd62b5e0;
    %load/vec4 v00000244cd6345c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000244cd633080_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cd632ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cd633260_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cd632c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244cd6342a0_0, 0;
    %assign/vec4 v00000244cd634480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000244cd633080_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000244cd633120_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000244cd632ae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000244cd632ea0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000244cd633260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000244cd632c20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000244cd6342a0_0, 0, 1;
    %store/vec4 v00000244cd634480_0, 0, 1;
    %load/vec4 v00000244cd633760_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd633080_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd634480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ea0_0, 0;
    %load/vec4 v00000244cd634520_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd634480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244cd634480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd6342a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632c20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd633260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244cd632ae0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244cd633120_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000244cd5d17a0;
T_4 ;
    %wait E_00000244cd62aca0;
    %fork t_1, S_00000244cd5d1930;
    %jmp t_0;
    .scope S_00000244cd5d1930;
t_1 ;
    %load/vec4 v00000244cd6632f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cd633620_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000244cd633620_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244cd633620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd662850, 0, 4;
    %load/vec4 v00000244cd633620_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cd633620_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000244cd6623f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000244cd661590_0;
    %load/vec4 v00000244cd6616d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd662850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd662850, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000244cd5d17a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000244cd5d17a0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cd662530_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000244cd662530_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000244cd662530_0;
    %ix/getv/s 4, v00000244cd662530_0;
    %load/vec4a v00000244cd662850, 4;
    %ix/getv/s 4, v00000244cd662530_0;
    %load/vec4a v00000244cd662850, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000244cd662530_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cd662530_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000244cd5fede0;
T_6 ;
    %wait E_00000244cd62b660;
    %load/vec4 v00000244cd6628f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000244cd662a30_0;
    %load/vec4 v00000244cd662ad0_0;
    %add;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000244cd662a30_0;
    %load/vec4 v00000244cd662ad0_0;
    %sub;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000244cd662a30_0;
    %load/vec4 v00000244cd662ad0_0;
    %and;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000244cd662a30_0;
    %load/vec4 v00000244cd662ad0_0;
    %or;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000244cd662a30_0;
    %load/vec4 v00000244cd662ad0_0;
    %xor;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000244cd662a30_0;
    %load/vec4 v00000244cd662ad0_0;
    %or;
    %inv;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000244cd662a30_0;
    %load/vec4 v00000244cd662ad0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000244cd662ad0_0;
    %load/vec4 v00000244cd662a30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000244cd662a30_0;
    %ix/getv 4, v00000244cd662ad0_0;
    %shiftl 4;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000244cd662a30_0;
    %ix/getv 4, v00000244cd662ad0_0;
    %shiftr 4;
    %assign/vec4 v00000244cd662c10_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000244cd5e9e00;
T_7 ;
    %wait E_00000244cd628420;
    %load/vec4 v00000244cd661f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000244cd6619f0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000244cd662df0, 4;
    %assign/vec4 v00000244cd661ef0_0, 0;
T_7.0 ;
    %load/vec4 v00000244cd662fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000244cd6622b0_0;
    %ix/getv 3, v00000244cd6619f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd662df0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000244cd5e9e00;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cd662170_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000244cd662170_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244cd662170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244cd662df0, 0, 4;
    %load/vec4 v00000244cd662170_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cd662170_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000244cd5e9e00;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244cd662170_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000244cd662170_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000244cd662170_0;
    %load/vec4a v00000244cd662df0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000244cd662170_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000244cd662170_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244cd662170_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000244cd62c040;
T_10 ;
    %wait E_00000244cd62aca0;
    %load/vec4 v00000244cd6a38d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244cd6a31f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000244cd6a31f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000244cd6a31f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000244cd62bd20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244cd6a3010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244cd6a3330_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000244cd62bd20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000244cd6a3010_0;
    %inv;
    %assign/vec4 v00000244cd6a3010_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000244cd62bd20;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244cd6a3330_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244cd6a3330_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v00000244cd6a3290_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
