{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510969417530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510969417549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 17:43:37 2017 " "Processing started: Fri Nov 17 17:43:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510969417549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510969417549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510969417550 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1510969418120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scproc-controller.v 1 1 " "Found 1 design units, including 1 entities, in source file scproc-controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510969418323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_in1_sel Project2.v(95) " "Verilog HDL Implicit Net warning at Project2.v(95): created implicit net for \"alu_in1_sel\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969418323 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(133) " "Verilog HDL Instantiation warning at Project2.v(133): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 133 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1510969418323 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(134) " "Verilog HDL Instantiation warning at Project2.v(134): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 134 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1510969418323 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(135) " "Verilog HDL Instantiation warning at Project2.v(135): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 135 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1510969418323 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(136) " "Verilog HDL Instantiation warning at Project2.v(136): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 136 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1510969418323 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(137) " "Verilog HDL Instantiation warning at Project2.v(137): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 137 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1510969418323 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(138) " "Verilog HDL Instantiation warning at Project2.v(138): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1510969418323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510969418386 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ioOut Project2.v(55) " "Verilog HDL warning at Project2.v(55): object ioOut used but never assigned" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1510969418386 "|Project2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regfile_dataIn Project2.v(88) " "Verilog HDL or VHDL warning at Project2.v(88): object \"regfile_dataIn\" assigned a value but never read" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510969418386 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] Project2.v(10) " "Output port \"LEDR\[9..2\]\" at Project2.v(10) has no driver" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510969418433 "|Project2"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418495 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510969418495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:slow_clock_counter " "Elaborating entity \"counter\" for hierarchy \"counter:slow_clock_counter\"" {  } { { "Project2.v" "slow_clock_counter" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510969418495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(19) " "Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510969418542 "|Project2|counter:slow_clock_counter"}
{ "Warning" "WSGN_SEARCH_FILE" "pcapparatus.v 1 1 " "Using design file pcapparatus.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PcApparatus " "Found entity 1: PcApparatus" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510969418573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510969418573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcApparatus PcApparatus:pcApparatus " "Elaborating entity \"PcApparatus\" for hierarchy \"PcApparatus:pcApparatus\"" {  } { { "Project2.v" "pcApparatus" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510969418573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register PcApparatus:pcApparatus\|Register:pc " "Elaborating entity \"Register\" for hierarchy \"PcApparatus:pcApparatus\|Register:pc\"" {  } { { "pcapparatus.v" "pc" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510969418573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project2.v" "instMem" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510969418589 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Quartus II" 0 -1 1510969418605 "|Project2|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "Project2.v" "decoder" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510969418605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SCProc-Controller.v(33) " "Verilog HDL assignment warning at SCProc-Controller.v(33): truncated value with size 32 to match size of target (6)" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510969418636 "|Project2|Decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decoder:decoder\|SignExtension:immSext " "Elaborating entity \"SignExtension\" for hierarchy \"Decoder:decoder\|SignExtension:immSext\"" {  } { { "SCProc-Controller.v" "immSext" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510969418652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:regfile " "Elaborating entity \"Regfile\" for hierarchy \"Regfile:regfile\"" {  } { { "Project2.v" "regfile" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510969418667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:comb_198 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:comb_198\"" {  } { { "Project2.v" "comb_198" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510969418667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "Project2.v" "alu" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510969418683 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[31\] " "Net \"regfileOut1\[31\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[31\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[30\] " "Net \"regfileOut1\[30\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[30\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[29\] " "Net \"regfileOut1\[29\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[29\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[28\] " "Net \"regfileOut1\[28\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[28\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[27\] " "Net \"regfileOut1\[27\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[27\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[26\] " "Net \"regfileOut1\[26\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[26\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[25\] " "Net \"regfileOut1\[25\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[25\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[24\] " "Net \"regfileOut1\[24\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[24\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[23\] " "Net \"regfileOut1\[23\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[23\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[22\] " "Net \"regfileOut1\[22\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[22\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[21\] " "Net \"regfileOut1\[21\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[21\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[20\] " "Net \"regfileOut1\[20\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[20\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[19\] " "Net \"regfileOut1\[19\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[19\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[18\] " "Net \"regfileOut1\[18\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[18\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[17\] " "Net \"regfileOut1\[17\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[17\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[16\] " "Net \"regfileOut1\[16\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[16\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[15\] " "Net \"regfileOut1\[15\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[15\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[14\] " "Net \"regfileOut1\[14\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[14\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[13\] " "Net \"regfileOut1\[13\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[13\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[12\] " "Net \"regfileOut1\[12\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[12\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[11\] " "Net \"regfileOut1\[11\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[11\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[10\] " "Net \"regfileOut1\[10\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[10\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[9\] " "Net \"regfileOut1\[9\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[9\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[8\] " "Net \"regfileOut1\[8\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[8\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[7\] " "Net \"regfileOut1\[7\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[7\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[6\] " "Net \"regfileOut1\[6\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[6\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[5\] " "Net \"regfileOut1\[5\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[5\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[4\] " "Net \"regfileOut1\[4\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[4\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[3\] " "Net \"regfileOut1\[3\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[3\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[2\] " "Net \"regfileOut1\[2\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[2\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[1\] " "Net \"regfileOut1\[1\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[1\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[0\] " "Net \"regfileOut1\[0\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[0\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[31\] " "Net \"regfileOut1\[31\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[31\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[30\] " "Net \"regfileOut1\[30\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[30\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[29\] " "Net \"regfileOut1\[29\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[29\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[28\] " "Net \"regfileOut1\[28\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[28\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[27\] " "Net \"regfileOut1\[27\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[27\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[26\] " "Net \"regfileOut1\[26\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[26\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[25\] " "Net \"regfileOut1\[25\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[25\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[24\] " "Net \"regfileOut1\[24\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[24\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[23\] " "Net \"regfileOut1\[23\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[23\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[22\] " "Net \"regfileOut1\[22\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[22\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[21\] " "Net \"regfileOut1\[21\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[21\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[20\] " "Net \"regfileOut1\[20\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[20\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[19\] " "Net \"regfileOut1\[19\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[19\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[18\] " "Net \"regfileOut1\[18\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[18\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[17\] " "Net \"regfileOut1\[17\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[17\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[16\] " "Net \"regfileOut1\[16\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[16\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[15\] " "Net \"regfileOut1\[15\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[15\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[14\] " "Net \"regfileOut1\[14\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[14\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[13\] " "Net \"regfileOut1\[13\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[13\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[12\] " "Net \"regfileOut1\[12\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[12\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[11\] " "Net \"regfileOut1\[11\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[11\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[10\] " "Net \"regfileOut1\[10\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[10\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[9\] " "Net \"regfileOut1\[9\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[9\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[8\] " "Net \"regfileOut1\[8\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[8\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[7\] " "Net \"regfileOut1\[7\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[7\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[6\] " "Net \"regfileOut1\[6\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[6\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[5\] " "Net \"regfileOut1\[5\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[5\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[4\] " "Net \"regfileOut1\[4\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[4\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[3\] " "Net \"regfileOut1\[3\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[3\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[2\] " "Net \"regfileOut1\[2\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[2\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[1\] " "Net \"regfileOut1\[1\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[1\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[0\] " "Net \"regfileOut1\[0\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[0\]" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510969418823 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "9 2048 0 3 3 " "9 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 3 " "Addresses ranging from 1 to 3 are not initialized" {  } { { "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/produce7.mif" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/produce7.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1510969419542 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 7 " "Addresses ranging from 5 to 7 are not initialized" {  } { { "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/produce7.mif" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/produce7.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1510969419542 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 11 " "Addresses ranging from 9 to 11 are not initialized" {  } { { "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/produce7.mif" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/produce7.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1510969419542 ""}  } { { "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/produce7.mif" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/produce7.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1510969419542 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[11\] " "Converted tri-state buffer \"aluIn2\[11\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[10\] " "Converted tri-state buffer \"aluIn2\[10\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[9\] " "Converted tri-state buffer \"aluIn2\[9\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[8\] " "Converted tri-state buffer \"aluIn2\[8\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[7\] " "Converted tri-state buffer \"aluIn2\[7\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[6\] " "Converted tri-state buffer \"aluIn2\[6\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[5\] " "Converted tri-state buffer \"aluIn2\[5\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[4\] " "Converted tri-state buffer \"aluIn2\[4\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[3\] " "Converted tri-state buffer \"aluIn2\[3\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[2\] " "Converted tri-state buffer \"aluIn2\[2\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[1\] " "Converted tri-state buffer \"aluIn2\[1\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[0\] " "Converted tri-state buffer \"aluIn2\[0\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[31\] " "Converted tri-state buffer \"aluIn1\[31\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[30\] " "Converted tri-state buffer \"aluIn1\[30\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[29\] " "Converted tri-state buffer \"aluIn1\[29\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[28\] " "Converted tri-state buffer \"aluIn1\[28\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[27\] " "Converted tri-state buffer \"aluIn1\[27\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[26\] " "Converted tri-state buffer \"aluIn1\[26\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[25\] " "Converted tri-state buffer \"aluIn1\[25\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[24\] " "Converted tri-state buffer \"aluIn1\[24\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[23\] " "Converted tri-state buffer \"aluIn1\[23\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[22\] " "Converted tri-state buffer \"aluIn1\[22\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[21\] " "Converted tri-state buffer \"aluIn1\[21\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[20\] " "Converted tri-state buffer \"aluIn1\[20\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[19\] " "Converted tri-state buffer \"aluIn1\[19\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[18\] " "Converted tri-state buffer \"aluIn1\[18\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[17\] " "Converted tri-state buffer \"aluIn1\[17\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[16\] " "Converted tri-state buffer \"aluIn1\[16\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[15\] " "Converted tri-state buffer \"aluIn1\[15\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[14\] " "Converted tri-state buffer \"aluIn1\[14\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[13\] " "Converted tri-state buffer \"aluIn1\[13\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[12\] " "Converted tri-state buffer \"aluIn1\[12\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[11\] " "Converted tri-state buffer \"aluIn1\[11\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[10\] " "Converted tri-state buffer \"aluIn1\[10\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[9\] " "Converted tri-state buffer \"aluIn1\[9\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[8\] " "Converted tri-state buffer \"aluIn1\[8\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[7\] " "Converted tri-state buffer \"aluIn1\[7\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[6\] " "Converted tri-state buffer \"aluIn1\[6\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[5\] " "Converted tri-state buffer \"aluIn1\[5\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[4\] " "Converted tri-state buffer \"aluIn1\[4\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[3\] " "Converted tri-state buffer \"aluIn1\[3\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[2\] " "Converted tri-state buffer \"aluIn1\[2\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[1\] " "Converted tri-state buffer \"aluIn1\[1\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn1\[0\] " "Converted tri-state buffer \"aluIn1\[0\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 146 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[12\] " "Converted tri-state buffer \"aluIn2\[12\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[13\] " "Converted tri-state buffer \"aluIn2\[13\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[14\] " "Converted tri-state buffer \"aluIn2\[14\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[15\] " "Converted tri-state buffer \"aluIn2\[15\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[16\] " "Converted tri-state buffer \"aluIn2\[16\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[17\] " "Converted tri-state buffer \"aluIn2\[17\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[18\] " "Converted tri-state buffer \"aluIn2\[18\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[19\] " "Converted tri-state buffer \"aluIn2\[19\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[20\] " "Converted tri-state buffer \"aluIn2\[20\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[21\] " "Converted tri-state buffer \"aluIn2\[21\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[22\] " "Converted tri-state buffer \"aluIn2\[22\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[23\] " "Converted tri-state buffer \"aluIn2\[23\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[24\] " "Converted tri-state buffer \"aluIn2\[24\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[25\] " "Converted tri-state buffer \"aluIn2\[25\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[26\] " "Converted tri-state buffer \"aluIn2\[26\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[27\] " "Converted tri-state buffer \"aluIn2\[27\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[28\] " "Converted tri-state buffer \"aluIn2\[28\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[29\] " "Converted tri-state buffer \"aluIn2\[29\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[30\] " "Converted tri-state buffer \"aluIn2\[30\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aluIn2\[31\] " "Converted tri-state buffer \"aluIn2\[31\]\" feeding internal logic into a wire" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 143 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[3\] " "Converted tri-state buffer \"Alu:alu\|out\[3\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[2\] " "Converted tri-state buffer \"Alu:alu\|out\[2\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[1\] " "Converted tri-state buffer \"Alu:alu\|out\[1\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Alu:alu\|out\[0\] " "Converted tri-state buffer \"Alu:alu\|out\[0\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Alu.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[4\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[4\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[3\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[3\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[2\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[2\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[1\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[1\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_func\[0\] " "Converted tri-state buffer \"Decoder:decoder\|alu_func\[0\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_in1_mux " "Converted tri-state buffer \"Decoder:decoder\|alu_in1_mux\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|pc_mux\[0\] " "Converted tri-state buffer \"Decoder:decoder\|pc_mux\[0\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|pc_mux\[1\] " "Converted tri-state buffer \"Decoder:decoder\|pc_mux\[1\]\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decoder:decoder\|alu_in2_mux " "Converted tri-state buffer \"Decoder:decoder\|alu_in2_mux\" feeding internal logic into a wire" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/SCProc-Controller.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[0\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[0\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[1\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[1\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[2\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[2\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[3\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[3\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[4\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[4\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[5\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[5\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[6\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[6\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[7\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[7\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[8\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[8\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[9\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[9\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[10\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[10\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[11\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[11\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[12\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[12\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[13\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[13\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[14\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[14\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[15\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[15\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[16\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[16\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[17\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[17\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[18\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[18\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[19\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[19\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[20\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[20\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[21\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[21\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[22\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[22\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[23\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[23\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[24\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[24\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[25\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[25\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[26\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[26\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[27\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[27\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[28\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[28\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[29\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[29\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[30\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[30\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PcApparatus:pcApparatus\|pcIn\[31\] " "Converted tri-state buffer \"PcApparatus:pcApparatus\|pcIn\[31\]\" feeding internal logic into a wire" {  } { { "pcapparatus.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/pcapparatus.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510969419604 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1510969419604 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1510969420292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510969420542 "|Project2|HEX4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510969420542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1510969420901 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1510969421182 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1510969421417 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1510969426230 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1510969426230 "|Project2|SW[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1510969426245 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1510969426245 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1510969426245 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510969426245 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510969426245 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      Clock10 " " 100.000      Clock10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510969426245 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510969426245 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510969426261 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510969426354 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510969426370 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510969426449 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510969426465 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510969426511 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1510969426511 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL " "Ignored assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969426698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969426698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969426698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969426698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969426698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969426698 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1510969426698 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_0002 " "Ignored assignments for entity \"PLL_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_0002 -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_0002 -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969426698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_0002 -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_0002 -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969426698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_0002 -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_0002 -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1510969426698 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1510969426698 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.map.smsg " "Generated suppressed messages file C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510969426808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510969427105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427105 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Project2.v" "" { Text "C:/Users/MurphyBrianP/dev/proc-design/proc-design-p2/Project2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510969427261 "|Project2|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1510969427261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510969427261 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510969427261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510969427261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510969427261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 233 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 233 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510969427339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 17:43:47 2017 " "Processing ended: Fri Nov 17 17:43:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510969427339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510969427339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510969427339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510969427339 ""}
