{
  "module_name": "fjes_regs.h",
  "hash_id": "888dcc2e48988206e2526872dc775befaf1af9797885a775dccef60989a0405c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/fjes/fjes_regs.h",
  "human_readable_source": " \n \n\n#ifndef FJES_REGS_H_\n#define FJES_REGS_H_\n\n#include <linux/bitops.h>\n\n#define XSCT_DEVICE_REGISTER_SIZE 0x1000\n\n \n \n#define XSCT_OWNER_EPID     0x0000   \n#define XSCT_MAX_EP         0x0004   \n\n \n#define XSCT_DCTL           0x0010   \n\n \n#define XSCT_CR             0x0020   \n#define XSCT_CS             0x0024   \n#define XSCT_SHSTSAL        0x0028   \n#define XSCT_SHSTSAH        0x002C   \n\n#define XSCT_REQBL          0x0034   \n#define XSCT_REQBAL         0x0038   \n#define XSCT_REQBAH         0x003C   \n\n#define XSCT_RESPBL         0x0044   \n#define XSCT_RESPBAL        0x0048   \n#define XSCT_RESPBAH        0x004C   \n\n \n#define XSCT_IS             0x0080   \n#define XSCT_IMS            0x0084   \n#define XSCT_IMC            0x0088   \n#define XSCT_IG             0x008C   \n#define XSCT_ICTL           0x0090   \n\n \n \nunion REG_OWNER_EPID {\n\tstruct {\n\t\t__le32 epid:16;\n\t\t__le32:16;\n\t} bits;\n\t__le32 reg;\n};\n\nunion REG_MAX_EP {\n\tstruct {\n\t\t__le32 maxep:16;\n\t\t__le32:16;\n\t} bits;\n\t__le32 reg;\n};\n\n \nunion REG_DCTL {\n\tstruct {\n\t\t__le32 reset:1;\n\t\t__le32 rsv0:15;\n\t\t__le32 rsv1:16;\n\t} bits;\n\t__le32 reg;\n};\n\n \nunion REG_CR {\n\tstruct {\n\t\t__le32 req_code:16;\n\t\t__le32 err_info:14;\n\t\t__le32 error:1;\n\t\t__le32 req_start:1;\n\t} bits;\n\t__le32 reg;\n};\n\nunion REG_CS {\n\tstruct {\n\t\t__le32 req_code:16;\n\t\t__le32 rsv0:14;\n\t\t__le32 busy:1;\n\t\t__le32 complete:1;\n\t} bits;\n\t__le32 reg;\n};\n\n \nunion REG_ICTL {\n\tstruct {\n\t\t__le32 automak:1;\n\t\t__le32 rsv0:31;\n\t} bits;\n\t__le32 reg;\n};\n\nenum REG_ICTL_MASK {\n\tREG_ICTL_MASK_INFO_UPDATE     = 1 << 20,\n\tREG_ICTL_MASK_DEV_STOP_REQ    = 1 << 19,\n\tREG_ICTL_MASK_TXRX_STOP_REQ   = 1 << 18,\n\tREG_ICTL_MASK_TXRX_STOP_DONE  = 1 << 17,\n\tREG_ICTL_MASK_RX_DATA         = 1 << 16,\n\tREG_ICTL_MASK_ALL             = GENMASK(20, 16),\n};\n\nenum REG_IS_MASK {\n\tREG_IS_MASK_IS_ASSERT\t= 1 << 31,\n\tREG_IS_MASK_EPID\t= GENMASK(15, 0),\n};\n\nstruct fjes_hw;\n\nu32 fjes_hw_rd32(struct fjes_hw *hw, u32 reg);\n\n#define wr32(reg, val) \\\ndo { \\\n\tu8 *base = hw->base; \\\n\twritel((val), &base[(reg)]); \\\n} while (0)\n\n#define rd32(reg) (fjes_hw_rd32(hw, reg))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}