#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002184fb12510 .scope module, "fsm_mascota" "fsm_mascota" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C";
    .port_info 5 /INPUT 2 "color";
    .port_info 6 /INPUT 2 "time_control";
    .port_info 7 /OUTPUT 8 "output1";
    .port_info 8 /OUTPUT 4 "output2";
P_000002184fb126a0 .param/l "BASE_INTERVAL" 0 2 26, C4<1111>;
P_000002184fb126d8 .param/l "S0" 0 2 13, +C4<00000000000000000000000000000000>;
P_000002184fb12710 .param/l "S1" 0 2 14, +C4<00000000000000000000000000000001>;
P_000002184fb12748 .param/l "S2" 0 2 15, +C4<00000000000000000000000000000010>;
P_000002184fb12780 .param/l "S3" 0 2 16, +C4<00000000000000000000000000000011>;
P_000002184fb127b8 .param/l "S4" 0 2 17, +C4<00000000000000000000000000000100>;
P_000002184fb127f0 .param/l "S5" 0 2 18, +C4<00000000000000000000000000000101>;
o000002184fb66a38 .functor BUFZ 1, C4<z>; HiZ drive
v000002184fb12830_0 .net "A", 0 0, o000002184fb66a38;  0 drivers
o000002184fb66a68 .functor BUFZ 1, C4<z>; HiZ drive
v000002184fbb0f10_0 .net "B", 0 0, o000002184fb66a68;  0 drivers
o000002184fb66a98 .functor BUFZ 1, C4<z>; HiZ drive
v000002184fbb18c0_0 .net "C", 0 0, o000002184fb66a98;  0 drivers
v000002184fbb1460_0 .net *"_ivl_0", 31 0, L_000002184fbb33e0;  1 drivers
v000002184fbb1960_0 .net *"_ivl_10", 31 0, L_000002184fbb3d40;  1 drivers
L_000002184fbb4388 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002184fbb10a0_0 .net *"_ivl_13", 28 0, L_000002184fbb4388;  1 drivers
v000002184fbb1640_0 .net *"_ivl_14", 31 0, L_000002184fbb32a0;  1 drivers
v000002184fbb1f00_0 .net *"_ivl_16", 31 0, L_000002184fbb3340;  1 drivers
L_000002184fbb43d0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002184fbb1320_0 .net *"_ivl_19", 28 0, L_000002184fbb43d0;  1 drivers
v000002184fbb1b40_0 .net *"_ivl_20", 31 0, L_000002184fbb2da0;  1 drivers
v000002184fbb1820_0 .net *"_ivl_22", 31 0, L_000002184fbb2800;  1 drivers
L_000002184fbb4418 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002184fbb1e60_0 .net *"_ivl_25", 28 0, L_000002184fbb4418;  1 drivers
v000002184fbb15a0_0 .net *"_ivl_26", 31 0, L_000002184fbb37a0;  1 drivers
L_000002184fbb4460 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000002184fbb1a00_0 .net/2u *"_ivl_28", 31 0, L_000002184fbb4460;  1 drivers
L_000002184fbb42f8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002184fbb1aa0_0 .net *"_ivl_3", 28 0, L_000002184fbb42f8;  1 drivers
v000002184fbb1d20_0 .net *"_ivl_30", 31 0, L_000002184fbb3160;  1 drivers
v000002184fbb1c80_0 .net *"_ivl_4", 31 0, L_000002184fbb3700;  1 drivers
L_000002184fbb4340 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002184fbb1be0_0 .net *"_ivl_7", 28 0, L_000002184fbb4340;  1 drivers
v000002184fbb1000_0 .net *"_ivl_8", 31 0, L_000002184fbb3520;  1 drivers
v000002184fbb1dc0_0 .net "average", 3 0, L_000002184fbb2bc0;  1 drivers
o000002184fb66df8 .functor BUFZ 1, C4<z>; HiZ drive
v000002184fbb1140_0 .net "clk", 0 0, o000002184fb66df8;  0 drivers
o000002184fb66e28 .functor BUFZ 2, C4<zz>; HiZ drive
v000002184fbb13c0_0 .net "color", 1 0, o000002184fb66e28;  0 drivers
v000002184fbb16e0_0 .var "comida_color", 1 0;
v000002184fbb1500_0 .var "current_state", 2 0;
v000002184fbb11e0_0 .var "decrement_amount_S0", 3 0;
v000002184fbb1280_0 .var "decrement_amount_S1", 3 0;
v000002184fbb1780_0 .var "decrement_amount_S2", 3 0;
v000002184fbb2a80_0 .var "decrement_amount_S3", 3 0;
v000002184fbb21c0_0 .var "decrement_amount_S4", 3 0;
v000002184fbb2260_0 .var "decrement_interval", 31 0;
v000002184fbb2f80_0 .var "next_state", 2 0;
v000002184fbb2c60_0 .var "output1", 7 0;
v000002184fbb2300_0 .var "output2", 3 0;
o000002184fb67068 .functor BUFZ 1, C4<z>; HiZ drive
v000002184fbb2d00_0 .net "reset", 0 0, o000002184fb67068;  0 drivers
o000002184fb67098 .functor BUFZ 2, C4<zz>; HiZ drive
v000002184fbb2760_0 .net "time_control", 1 0, o000002184fb67098;  0 drivers
v000002184fbb3200_0 .var "timer", 31 0;
v000002184fbb3ca0_0 .var "var_S0", 2 0;
v000002184fbb3840_0 .var "var_S1", 2 0;
v000002184fbb3c00_0 .var "var_S2", 2 0;
v000002184fbb3660_0 .var "var_S3", 2 0;
v000002184fbb28a0_0 .var "var_S4", 2 0;
E_000002184fb64000/0 .event anyedge, v000002184fbb1500_0, v000002184fbb3ca0_0, v000002184fbb3840_0, v000002184fbb3c00_0;
E_000002184fb64000/1 .event anyedge, v000002184fbb3660_0, v000002184fbb28a0_0;
E_000002184fb64000 .event/or E_000002184fb64000/0, E_000002184fb64000/1;
E_000002184fb63900 .event posedge, v000002184fbb2d00_0, v000002184fbb1140_0;
E_000002184fb63a80 .event posedge, v000002184fbb1140_0;
E_000002184fb63600 .event anyedge, v000002184fbb2760_0;
L_000002184fbb33e0 .concat [ 3 29 0 0], v000002184fbb3ca0_0, L_000002184fbb42f8;
L_000002184fbb3700 .concat [ 3 29 0 0], v000002184fbb3840_0, L_000002184fbb4340;
L_000002184fbb3520 .arith/sum 32, L_000002184fbb33e0, L_000002184fbb3700;
L_000002184fbb3d40 .concat [ 3 29 0 0], v000002184fbb3c00_0, L_000002184fbb4388;
L_000002184fbb32a0 .arith/sum 32, L_000002184fbb3520, L_000002184fbb3d40;
L_000002184fbb3340 .concat [ 3 29 0 0], v000002184fbb3660_0, L_000002184fbb43d0;
L_000002184fbb2da0 .arith/sum 32, L_000002184fbb32a0, L_000002184fbb3340;
L_000002184fbb2800 .concat [ 3 29 0 0], v000002184fbb28a0_0, L_000002184fbb4418;
L_000002184fbb37a0 .arith/sum 32, L_000002184fbb2da0, L_000002184fbb2800;
L_000002184fbb3160 .arith/div 32, L_000002184fbb37a0, L_000002184fbb4460;
L_000002184fbb2bc0 .part L_000002184fbb3160, 0, 4;
    .scope S_000002184fb12510;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002184fbb3200_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002184fbb16e0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002184fbb11e0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002184fbb1280_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002184fbb1780_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002184fbb2a80_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002184fbb21c0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000002184fb12510;
T_1 ;
    %wait E_000002184fb63600;
    %load/vec4 v000002184fbb2760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002184fbb2260_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000002184fbb2260_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002184fbb2260_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002184fbb2260_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002184fb12510;
T_2 ;
    %wait E_000002184fb63900;
    %load/vec4 v000002184fbb2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002184fbb1500_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002184fbb2f80_0;
    %assign/vec4 v000002184fbb1500_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002184fb12510;
T_3 ;
    %wait E_000002184fb63a80;
    %load/vec4 v000002184fbb1500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002184fbb2f80_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v000002184fbb1dc0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v000002184fb12830_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.10, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.11, 9;
T_3.10 ; End of true expr.
    %load/vec4 v000002184fbb18c0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.12, 10;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 10;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.13, 10;
 ; End of false expr.
    %blend;
T_3.13;
    %jmp/0 T_3.11, 9;
 ; End of false expr.
    %blend;
T_3.11;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v000002184fbb2f80_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v000002184fbb1dc0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v000002184fb12830_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.16, 9;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.17, 9;
T_3.16 ; End of true expr.
    %load/vec4 v000002184fbb18c0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.18, 10;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.19, 10;
T_3.18 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.19, 10;
 ; End of false expr.
    %blend;
T_3.19;
    %jmp/0 T_3.17, 9;
 ; End of false expr.
    %blend;
T_3.17;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v000002184fbb2f80_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v000002184fbb1dc0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v000002184fb12830_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.22, 9;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.23, 9;
T_3.22 ; End of true expr.
    %load/vec4 v000002184fbb18c0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.24, 10;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.25, 10;
T_3.24 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.25, 10;
 ; End of false expr.
    %blend;
T_3.25;
    %jmp/0 T_3.23, 9;
 ; End of false expr.
    %blend;
T_3.23;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %pad/s 3;
    %store/vec4 v000002184fbb2f80_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v000002184fbb1dc0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.26, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.27, 8;
T_3.26 ; End of true expr.
    %load/vec4 v000002184fb12830_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.28, 9;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.29, 9;
T_3.28 ; End of true expr.
    %load/vec4 v000002184fbb18c0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.30, 10;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.31, 10;
T_3.30 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.31, 10;
 ; End of false expr.
    %blend;
T_3.31;
    %jmp/0 T_3.29, 9;
 ; End of false expr.
    %blend;
T_3.29;
    %jmp/0 T_3.27, 8;
 ; End of false expr.
    %blend;
T_3.27;
    %pad/s 3;
    %store/vec4 v000002184fbb2f80_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v000002184fbb1dc0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.32, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v000002184fb12830_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.34, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.35, 9;
T_3.34 ; End of true expr.
    %load/vec4 v000002184fbb18c0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.36, 10;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.37, 10;
T_3.36 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.37, 10;
 ; End of false expr.
    %blend;
T_3.37;
    %jmp/0 T_3.35, 9;
 ; End of false expr.
    %blend;
T_3.35;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/s 3;
    %store/vec4 v000002184fbb2f80_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v000002184fbb2d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.38, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.39, 8;
T_3.38 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.39, 8;
 ; End of false expr.
    %blend;
T_3.39;
    %pad/s 3;
    %store/vec4 v000002184fbb2f80_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002184fb12510;
T_4 ;
    %wait E_000002184fb63900;
    %load/vec4 v000002184fbb2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002184fbb3ca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002184fbb3840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002184fbb3c00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002184fbb3660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002184fbb28a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002184fbb3200_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002184fbb3200_0;
    %load/vec4 v000002184fbb2260_0;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v000002184fbb3200_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002184fbb3200_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002184fbb3200_0, 0;
    %load/vec4 v000002184fbb3ca0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v000002184fbb3ca0_0;
    %pad/u 4;
    %load/vec4 v000002184fbb11e0_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v000002184fbb3ca0_0, 0;
T_4.4 ;
    %load/vec4 v000002184fbb3840_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.6, 5;
    %load/vec4 v000002184fbb3840_0;
    %pad/u 4;
    %load/vec4 v000002184fbb11e0_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v000002184fbb3840_0, 0;
T_4.6 ;
    %load/vec4 v000002184fbb3c00_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v000002184fbb3c00_0;
    %pad/u 4;
    %load/vec4 v000002184fbb11e0_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v000002184fbb3c00_0, 0;
T_4.8 ;
    %load/vec4 v000002184fbb3660_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.10, 5;
    %load/vec4 v000002184fbb3660_0;
    %pad/u 4;
    %load/vec4 v000002184fbb11e0_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v000002184fbb3660_0, 0;
T_4.10 ;
    %load/vec4 v000002184fbb28a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v000002184fbb28a0_0;
    %pad/u 4;
    %load/vec4 v000002184fbb11e0_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v000002184fbb28a0_0, 0;
T_4.12 ;
T_4.3 ;
    %load/vec4 v000002184fbb0f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v000002184fbb1500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.16 ;
    %load/vec4 v000002184fbb3ca0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002184fbb3ca0_0, 0;
    %jmp T_4.21;
T_4.17 ;
    %load/vec4 v000002184fbb16e0_0;
    %load/vec4 v000002184fbb13c0_0;
    %cmp/e;
    %jmp/0xz  T_4.22, 4;
    %load/vec4 v000002184fbb3840_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002184fbb3840_0, 0;
T_4.22 ;
    %jmp T_4.21;
T_4.18 ;
    %load/vec4 v000002184fbb3c00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002184fbb3c00_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v000002184fbb3660_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002184fbb3660_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v000002184fbb28a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002184fbb28a0_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
T_4.14 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002184fb12510;
T_5 ;
    %wait E_000002184fb64000;
    %load/vec4 v000002184fbb1500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000002184fbb3ca0_0;
    %pad/u 8;
    %store/vec4 v000002184fbb2c60_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002184fbb2300_0, 0, 4;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000002184fbb3840_0;
    %pad/u 8;
    %store/vec4 v000002184fbb2c60_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002184fbb2300_0, 0, 4;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000002184fbb3c00_0;
    %pad/u 8;
    %store/vec4 v000002184fbb2c60_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002184fbb2300_0, 0, 4;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000002184fbb3660_0;
    %pad/u 8;
    %store/vec4 v000002184fbb2c60_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002184fbb2300_0, 0, 4;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000002184fbb28a0_0;
    %pad/u 8;
    %store/vec4 v000002184fbb2c60_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002184fbb2300_0, 0, 4;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002184fbb2c60_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002184fbb2300_0, 0, 4;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fsm_mascota.v";
