<stg><name>ecal_cosmic_hls</name>


<trans_list>

<trans id="995" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:2 %row_threshold_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %row_threshold

]]></Node>
<StgValue><ssdm name="row_threshold_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:3 %hit_width_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %hit_width

]]></Node>
<StgValue><ssdm name="hit_width_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
entry_ifconv:12 %s_fadc_hits_vxs_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %s_fadc_hits_vxs

]]></Node>
<StgValue><ssdm name="s_fadc_hits_vxs_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="160">
<![CDATA[
entry_ifconv:13 %fadc_hits_e = trunc i160 %s_fadc_hits_vxs_read

]]></Node>
<StgValue><ssdm name="fadc_hits_e"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:14 %fadc_hits_t = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="fadc_hits_t"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:15 %fadc_hits_e_1 = partselect i13 @_ssdm_op_PartSelect.i13.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 16, i32 28

]]></Node>
<StgValue><ssdm name="fadc_hits_e_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:16 %fadc_hits_t_10 = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="fadc_hits_t_10"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:17 %fadc_hits_e_2 = partselect i13 @_ssdm_op_PartSelect.i13.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 32, i32 44

]]></Node>
<StgValue><ssdm name="fadc_hits_e_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:18 %fadc_hits_t_11 = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 45, i32 47

]]></Node>
<StgValue><ssdm name="fadc_hits_t_11"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %fadc_hits_e_3 = partselect i13 @_ssdm_op_PartSelect.i13.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 48, i32 60

]]></Node>
<StgValue><ssdm name="fadc_hits_e_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:20 %fadc_hits_t_12 = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 61, i32 63

]]></Node>
<StgValue><ssdm name="fadc_hits_t_12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:21 %fadc_hits_e_4 = partselect i13 @_ssdm_op_PartSelect.i13.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 64, i32 76

]]></Node>
<StgValue><ssdm name="fadc_hits_e_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:22 %fadc_hits_t_13 = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 77, i32 79

]]></Node>
<StgValue><ssdm name="fadc_hits_t_13"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:23 %fadc_hits_e_5 = partselect i13 @_ssdm_op_PartSelect.i13.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 80, i32 92

]]></Node>
<StgValue><ssdm name="fadc_hits_e_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %fadc_hits_t_14 = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 93, i32 95

]]></Node>
<StgValue><ssdm name="fadc_hits_t_14"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:25 %fadc_hits_e_6 = partselect i13 @_ssdm_op_PartSelect.i13.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 96, i32 108

]]></Node>
<StgValue><ssdm name="fadc_hits_e_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:26 %fadc_hits_t_15 = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 109, i32 111

]]></Node>
<StgValue><ssdm name="fadc_hits_t_15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:27 %fadc_hits_e_7 = partselect i13 @_ssdm_op_PartSelect.i13.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 112, i32 124

]]></Node>
<StgValue><ssdm name="fadc_hits_e_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:28 %fadc_hits_t_16 = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 125, i32 127

]]></Node>
<StgValue><ssdm name="fadc_hits_t_16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:29 %fadc_hits_e_8 = partselect i13 @_ssdm_op_PartSelect.i13.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 128, i32 140

]]></Node>
<StgValue><ssdm name="fadc_hits_e_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:30 %fadc_hits_t_17 = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 141, i32 143

]]></Node>
<StgValue><ssdm name="fadc_hits_t_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:31 %fadc_hits_e_9 = partselect i13 @_ssdm_op_PartSelect.i13.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 144, i32 156

]]></Node>
<StgValue><ssdm name="fadc_hits_e_9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:32 %fadc_hits_t_18 = partselect i3 @_ssdm_op_PartSelect.i3.i160.i32.i32, i160 %s_fadc_hits_vxs_read, i32 157, i32 159

]]></Node>
<StgValue><ssdm name="fadc_hits_t_18"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:33 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_9_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_9

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_9_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:34 %zext_ln58 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_9_load

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:35 %bit_select_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58, i3 %fadc_hits_t

]]></Node>
<StgValue><ssdm name="bit_select_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:36 %cmp_i_i72 = icmp_ne  i13 %fadc_hits_e, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:37 %xor_ln60 = xor i1 %cmp_i_i72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:38 %or_ln60 = or i1 %bit_select_i, i1 %xor_ln60

]]></Node>
<StgValue><ssdm name="or_ln60"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:39 %zext_ln61 = zext i3 %fadc_hits_t

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:40 %zext_ln61_1 = zext i3 %fadc_hits_t

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:41 %tmp = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58, i32 %zext_ln61, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:42 %select_ln60 = select i1 %or_ln60, i16 %zext_ln58, i16 %tmp

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:43 %icmp_ln60 = icmp_ne  i3 %hit_width_read, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:44 %and_ln60 = and i1 %cmp_i_i72, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:45 %xor_ln60_1 = xor i1 %and_ln60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:46 %or_ln60_1 = or i1 %bit_select_i, i1 %xor_ln60_1

]]></Node>
<StgValue><ssdm name="or_ln60_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:47 %add_ln61 = add i4 %zext_ln61_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:48 %zext_ln61_2 = zext i4 %add_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:49 %tmp_1 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60, i32 %zext_ln61_2, i1 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:50 %select_ln60_1 = select i1 %or_ln60_1, i16 %select_ln60, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln60_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:51 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %hit_width_read, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:52 %icmp_ln60_1 = icmp_ne  i2 %tmp_2, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln60_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %and_ln60_1 = and i1 %cmp_i_i72, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:54 %xor_ln60_2 = xor i1 %and_ln60_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %or_ln60_2 = or i1 %bit_select_i, i1 %xor_ln60_2

]]></Node>
<StgValue><ssdm name="or_ln60_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:56 %add_ln61_1 = add i4 %zext_ln61_1, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:57 %zext_ln61_3 = zext i4 %add_ln61_1

]]></Node>
<StgValue><ssdm name="zext_ln61_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:58 %tmp_3 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_1, i32 %zext_ln61_3, i1 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:59 %select_ln60_2 = select i1 %or_ln60_2, i16 %select_ln60_1, i16 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln60_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:60 %icmp_ln60_2 = icmp_ugt  i3 %hit_width_read, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln60_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %and_ln60_2 = and i1 %cmp_i_i72, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %xor_ln60_3 = xor i1 %and_ln60_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %or_ln60_3 = or i1 %bit_select_i, i1 %xor_ln60_3

]]></Node>
<StgValue><ssdm name="or_ln60_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:64 %add_ln61_2 = add i4 %zext_ln61_1, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:65 %zext_ln61_4 = zext i4 %add_ln61_2

]]></Node>
<StgValue><ssdm name="zext_ln61_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:66 %tmp_4 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_2, i32 %zext_ln61_4, i1 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:67 %select_ln60_3 = select i1 %or_ln60_3, i16 %select_ln60_2, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln60_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:68 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %hit_width_read, i32 2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:69 %and_ln60_3 = and i1 %cmp_i_i72, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:70 %xor_ln60_4 = xor i1 %and_ln60_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:71 %or_ln60_4 = or i1 %bit_select_i, i1 %xor_ln60_4

]]></Node>
<StgValue><ssdm name="or_ln60_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:72 %add_ln61_3 = add i4 %zext_ln61_1, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:73 %zext_ln61_5 = zext i4 %add_ln61_3

]]></Node>
<StgValue><ssdm name="zext_ln61_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:74 %tmp_6 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_3, i32 %zext_ln61_5, i1 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:75 %select_ln60_4 = select i1 %or_ln60_4, i16 %select_ln60_3, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln60_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:76 %icmp_ln60_3 = icmp_ugt  i3 %hit_width_read, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln60_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %and_ln60_4 = and i1 %cmp_i_i72, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:78 %xor_ln60_5 = xor i1 %and_ln60_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:79 %or_ln60_5 = or i1 %bit_select_i, i1 %xor_ln60_5

]]></Node>
<StgValue><ssdm name="or_ln60_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:80 %add_ln61_4 = add i4 %zext_ln61_1, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:81 %zext_ln61_6 = zext i4 %add_ln61_4

]]></Node>
<StgValue><ssdm name="zext_ln61_6"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:82 %tmp_7 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_4, i32 %zext_ln61_6, i1 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:83 %select_ln60_5 = select i1 %or_ln60_5, i16 %select_ln60_4, i16 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln60_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:84 %icmp_ln60_4 = icmp_ugt  i3 %hit_width_read, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln60_4"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %and_ln60_5 = and i1 %cmp_i_i72, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %xor_ln60_6 = xor i1 %and_ln60_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_6"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %or_ln60_6 = or i1 %bit_select_i, i1 %xor_ln60_6

]]></Node>
<StgValue><ssdm name="or_ln60_6"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:88 %add_ln61_5 = add i4 %zext_ln61_1, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_5"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:89 %zext_ln61_7 = zext i4 %add_ln61_5

]]></Node>
<StgValue><ssdm name="zext_ln61_7"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:90 %tmp_8 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_5, i32 %zext_ln61_7, i1 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:91 %select_ln60_6 = select i1 %or_ln60_6, i16 %select_ln60_5, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln60_6"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:92 %icmp_ln60_5 = icmp_eq  i3 %hit_width_read, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln60_5"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:93 %and_ln60_6 = and i1 %cmp_i_i72, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_6"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %xor_ln60_7 = xor i1 %and_ln60_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:95 %or_ln60_7 = or i1 %bit_select_i, i1 %xor_ln60_7

]]></Node>
<StgValue><ssdm name="or_ln60_7"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:96 %add_ln61_6 = add i4 %zext_ln61_1, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_6"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:97 %zext_ln61_9 = zext i4 %add_ln61_6

]]></Node>
<StgValue><ssdm name="zext_ln61_9"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:98 %tmp_9 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_6, i32 %zext_ln61_9, i1 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:99 %select_ln60_7 = select i1 %or_ln60_7, i16 %select_ln60_6, i16 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln60_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:100 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_8_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_8

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_8_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:101 %zext_ln58_1 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_8_load

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:102 %bit_select_i_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58_1, i3 %fadc_hits_t_10

]]></Node>
<StgValue><ssdm name="bit_select_i_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:103 %cmp_i_i72_1 = icmp_ne  i13 %fadc_hits_e_1, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:104 %xor_ln60_8 = xor i1 %cmp_i_i72_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_8"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:105 %or_ln60_8 = or i1 %bit_select_i_1, i1 %xor_ln60_8

]]></Node>
<StgValue><ssdm name="or_ln60_8"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:106 %zext_ln61_8 = zext i3 %fadc_hits_t_10

]]></Node>
<StgValue><ssdm name="zext_ln61_8"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:107 %zext_ln61_10 = zext i3 %fadc_hits_t_10

]]></Node>
<StgValue><ssdm name="zext_ln61_10"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:108 %tmp_10 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58_1, i32 %zext_ln61_8, i1 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:109 %select_ln60_8 = select i1 %or_ln60_8, i16 %zext_ln58_1, i16 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln60_8"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:110 %and_ln60_7 = and i1 %cmp_i_i72_1, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_7"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:111 %xor_ln60_9 = xor i1 %and_ln60_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_9"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:112 %or_ln60_9 = or i1 %bit_select_i_1, i1 %xor_ln60_9

]]></Node>
<StgValue><ssdm name="or_ln60_9"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:113 %add_ln61_7 = add i4 %zext_ln61_10, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61_7"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:114 %zext_ln61_11 = zext i4 %add_ln61_7

]]></Node>
<StgValue><ssdm name="zext_ln61_11"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:115 %tmp_11 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_8, i32 %zext_ln61_11, i1 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:116 %select_ln60_9 = select i1 %or_ln60_9, i16 %select_ln60_8, i16 %tmp_11

]]></Node>
<StgValue><ssdm name="select_ln60_9"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %and_ln60_8 = and i1 %cmp_i_i72_1, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_8"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:118 %xor_ln60_10 = xor i1 %and_ln60_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_10"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:119 %or_ln60_10 = or i1 %bit_select_i_1, i1 %xor_ln60_10

]]></Node>
<StgValue><ssdm name="or_ln60_10"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:120 %add_ln61_8 = add i4 %zext_ln61_10, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_8"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:121 %zext_ln61_12 = zext i4 %add_ln61_8

]]></Node>
<StgValue><ssdm name="zext_ln61_12"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:122 %tmp_12 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_9, i32 %zext_ln61_12, i1 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:123 %select_ln60_10 = select i1 %or_ln60_10, i16 %select_ln60_9, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="select_ln60_10"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:124 %and_ln60_9 = and i1 %cmp_i_i72_1, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_9"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %xor_ln60_11 = xor i1 %and_ln60_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_11"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %or_ln60_11 = or i1 %bit_select_i_1, i1 %xor_ln60_11

]]></Node>
<StgValue><ssdm name="or_ln60_11"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:127 %add_ln61_9 = add i4 %zext_ln61_10, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_9"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:128 %zext_ln61_13 = zext i4 %add_ln61_9

]]></Node>
<StgValue><ssdm name="zext_ln61_13"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:129 %tmp_13 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_10, i32 %zext_ln61_13, i1 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:130 %select_ln60_11 = select i1 %or_ln60_11, i16 %select_ln60_10, i16 %tmp_13

]]></Node>
<StgValue><ssdm name="select_ln60_11"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %and_ln60_10 = and i1 %cmp_i_i72_1, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_10"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %xor_ln60_12 = xor i1 %and_ln60_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_12"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:133 %or_ln60_12 = or i1 %bit_select_i_1, i1 %xor_ln60_12

]]></Node>
<StgValue><ssdm name="or_ln60_12"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:134 %add_ln61_10 = add i4 %zext_ln61_10, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_10"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:135 %zext_ln61_14 = zext i4 %add_ln61_10

]]></Node>
<StgValue><ssdm name="zext_ln61_14"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:136 %tmp_14 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_11, i32 %zext_ln61_14, i1 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:137 %select_ln60_12 = select i1 %or_ln60_12, i16 %select_ln60_11, i16 %tmp_14

]]></Node>
<StgValue><ssdm name="select_ln60_12"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %and_ln60_11 = and i1 %cmp_i_i72_1, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_11"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %xor_ln60_13 = xor i1 %and_ln60_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_13"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %or_ln60_13 = or i1 %bit_select_i_1, i1 %xor_ln60_13

]]></Node>
<StgValue><ssdm name="or_ln60_13"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:141 %add_ln61_11 = add i4 %zext_ln61_10, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_11"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:142 %zext_ln61_15 = zext i4 %add_ln61_11

]]></Node>
<StgValue><ssdm name="zext_ln61_15"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:143 %tmp_15 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_12, i32 %zext_ln61_15, i1 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:144 %select_ln60_13 = select i1 %or_ln60_13, i16 %select_ln60_12, i16 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln60_13"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %and_ln60_12 = and i1 %cmp_i_i72_1, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_12"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %xor_ln60_14 = xor i1 %and_ln60_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_14"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:147 %or_ln60_14 = or i1 %bit_select_i_1, i1 %xor_ln60_14

]]></Node>
<StgValue><ssdm name="or_ln60_14"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:148 %add_ln61_12 = add i4 %zext_ln61_10, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_12"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:149 %zext_ln61_17 = zext i4 %add_ln61_12

]]></Node>
<StgValue><ssdm name="zext_ln61_17"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:150 %tmp_16 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_13, i32 %zext_ln61_17, i1 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:151 %select_ln60_14 = select i1 %or_ln60_14, i16 %select_ln60_13, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln60_14"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:152 %and_ln60_13 = and i1 %cmp_i_i72_1, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_13"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:153 %xor_ln60_15 = xor i1 %and_ln60_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_15"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:154 %or_ln60_15 = or i1 %bit_select_i_1, i1 %xor_ln60_15

]]></Node>
<StgValue><ssdm name="or_ln60_15"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:155 %add_ln61_13 = add i4 %zext_ln61_10, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_13"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:156 %zext_ln61_18 = zext i4 %add_ln61_13

]]></Node>
<StgValue><ssdm name="zext_ln61_18"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:157 %tmp_17 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_14, i32 %zext_ln61_18, i1 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:158 %select_ln60_15 = select i1 %or_ln60_15, i16 %select_ln60_14, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln60_15"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:159 %trunc_ln57 = trunc i16 %select_ln60_15

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:160 %trunc_ln57_1 = trunc i16 %select_ln60_15

]]></Node>
<StgValue><ssdm name="trunc_ln57_1"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:161 %trunc_ln57_2 = trunc i16 %select_ln60_15

]]></Node>
<StgValue><ssdm name="trunc_ln57_2"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="16">
<![CDATA[
entry_ifconv:162 %trunc_ln57_3 = trunc i16 %select_ln60_15

]]></Node>
<StgValue><ssdm name="trunc_ln57_3"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:163 %trunc_ln57_4 = trunc i16 %select_ln60_15

]]></Node>
<StgValue><ssdm name="trunc_ln57_4"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:164 %trunc_ln57_5 = trunc i16 %select_ln60_15

]]></Node>
<StgValue><ssdm name="trunc_ln57_5"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:165 %trunc_ln57_6 = trunc i16 %select_ln60_15

]]></Node>
<StgValue><ssdm name="trunc_ln57_6"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:166 %trunc_ln57_7 = trunc i16 %select_ln60_15

]]></Node>
<StgValue><ssdm name="trunc_ln57_7"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:167 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_7_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_7

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_7_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:168 %zext_ln58_2 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_7_load

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:169 %bit_select_i_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58_2, i3 %fadc_hits_t_11

]]></Node>
<StgValue><ssdm name="bit_select_i_2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:170 %cmp_i_i72_2 = icmp_ne  i13 %fadc_hits_e_2, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72_2"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:171 %xor_ln60_16 = xor i1 %cmp_i_i72_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_16"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:172 %or_ln60_16 = or i1 %bit_select_i_2, i1 %xor_ln60_16

]]></Node>
<StgValue><ssdm name="or_ln60_16"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:173 %zext_ln61_16 = zext i3 %fadc_hits_t_11

]]></Node>
<StgValue><ssdm name="zext_ln61_16"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:174 %zext_ln61_19 = zext i3 %fadc_hits_t_11

]]></Node>
<StgValue><ssdm name="zext_ln61_19"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:175 %tmp_18 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58_2, i32 %zext_ln61_16, i1 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:176 %select_ln60_16 = select i1 %or_ln60_16, i16 %zext_ln58_2, i16 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln60_16"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %and_ln60_14 = and i1 %cmp_i_i72_2, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_14"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %xor_ln60_17 = xor i1 %and_ln60_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_17"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %or_ln60_17 = or i1 %bit_select_i_2, i1 %xor_ln60_17

]]></Node>
<StgValue><ssdm name="or_ln60_17"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:180 %add_ln61_14 = add i4 %zext_ln61_19, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61_14"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:181 %zext_ln61_20 = zext i4 %add_ln61_14

]]></Node>
<StgValue><ssdm name="zext_ln61_20"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:182 %tmp_19 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_16, i32 %zext_ln61_20, i1 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:183 %select_ln60_17 = select i1 %or_ln60_17, i16 %select_ln60_16, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln60_17"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %and_ln60_15 = and i1 %cmp_i_i72_2, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_15"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %xor_ln60_18 = xor i1 %and_ln60_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_18"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:186 %or_ln60_18 = or i1 %bit_select_i_2, i1 %xor_ln60_18

]]></Node>
<StgValue><ssdm name="or_ln60_18"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:187 %add_ln61_15 = add i4 %zext_ln61_19, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_15"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:188 %zext_ln61_21 = zext i4 %add_ln61_15

]]></Node>
<StgValue><ssdm name="zext_ln61_21"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:189 %tmp_20 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_17, i32 %zext_ln61_21, i1 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:190 %select_ln60_18 = select i1 %or_ln60_18, i16 %select_ln60_17, i16 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln60_18"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:191 %and_ln60_16 = and i1 %cmp_i_i72_2, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_16"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:192 %xor_ln60_19 = xor i1 %and_ln60_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_19"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:193 %or_ln60_19 = or i1 %bit_select_i_2, i1 %xor_ln60_19

]]></Node>
<StgValue><ssdm name="or_ln60_19"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:194 %add_ln61_16 = add i4 %zext_ln61_19, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_16"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:195 %zext_ln61_22 = zext i4 %add_ln61_16

]]></Node>
<StgValue><ssdm name="zext_ln61_22"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:196 %tmp_21 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_18, i32 %zext_ln61_22, i1 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:197 %select_ln60_19 = select i1 %or_ln60_19, i16 %select_ln60_18, i16 %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln60_19"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:198 %and_ln60_17 = and i1 %cmp_i_i72_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_17"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %xor_ln60_20 = xor i1 %and_ln60_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_20"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:200 %or_ln60_20 = or i1 %bit_select_i_2, i1 %xor_ln60_20

]]></Node>
<StgValue><ssdm name="or_ln60_20"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:201 %add_ln61_17 = add i4 %zext_ln61_19, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_17"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:202 %zext_ln61_23 = zext i4 %add_ln61_17

]]></Node>
<StgValue><ssdm name="zext_ln61_23"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:203 %tmp_22 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_19, i32 %zext_ln61_23, i1 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:204 %select_ln60_20 = select i1 %or_ln60_20, i16 %select_ln60_19, i16 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln60_20"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:205 %and_ln60_18 = and i1 %cmp_i_i72_2, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_18"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:206 %xor_ln60_21 = xor i1 %and_ln60_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_21"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:207 %or_ln60_21 = or i1 %bit_select_i_2, i1 %xor_ln60_21

]]></Node>
<StgValue><ssdm name="or_ln60_21"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:208 %add_ln61_18 = add i4 %zext_ln61_19, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_18"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:209 %zext_ln61_25 = zext i4 %add_ln61_18

]]></Node>
<StgValue><ssdm name="zext_ln61_25"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:210 %tmp_23 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_20, i32 %zext_ln61_25, i1 1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:211 %select_ln60_21 = select i1 %or_ln60_21, i16 %select_ln60_20, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="select_ln60_21"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:212 %and_ln60_19 = and i1 %cmp_i_i72_2, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_19"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:213 %xor_ln60_22 = xor i1 %and_ln60_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_22"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:214 %or_ln60_22 = or i1 %bit_select_i_2, i1 %xor_ln60_22

]]></Node>
<StgValue><ssdm name="or_ln60_22"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:215 %add_ln61_19 = add i4 %zext_ln61_19, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_19"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:216 %zext_ln61_26 = zext i4 %add_ln61_19

]]></Node>
<StgValue><ssdm name="zext_ln61_26"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:217 %tmp_24 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_21, i32 %zext_ln61_26, i1 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:218 %select_ln60_22 = select i1 %or_ln60_22, i16 %select_ln60_21, i16 %tmp_24

]]></Node>
<StgValue><ssdm name="select_ln60_22"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:219 %and_ln60_20 = and i1 %cmp_i_i72_2, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_20"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:220 %xor_ln60_23 = xor i1 %and_ln60_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_23"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:221 %or_ln60_23 = or i1 %bit_select_i_2, i1 %xor_ln60_23

]]></Node>
<StgValue><ssdm name="or_ln60_23"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:222 %add_ln61_20 = add i4 %zext_ln61_19, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_20"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:223 %zext_ln61_27 = zext i4 %add_ln61_20

]]></Node>
<StgValue><ssdm name="zext_ln61_27"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:224 %tmp_25 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_22, i32 %zext_ln61_27, i1 1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:225 %select_ln60_23 = select i1 %or_ln60_23, i16 %select_ln60_22, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln60_23"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:226 %trunc_ln57_8 = trunc i16 %select_ln60_23

]]></Node>
<StgValue><ssdm name="trunc_ln57_8"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:227 %trunc_ln57_9 = trunc i16 %select_ln60_23

]]></Node>
<StgValue><ssdm name="trunc_ln57_9"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:228 %trunc_ln57_10 = trunc i16 %select_ln60_23

]]></Node>
<StgValue><ssdm name="trunc_ln57_10"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="16">
<![CDATA[
entry_ifconv:229 %trunc_ln57_11 = trunc i16 %select_ln60_23

]]></Node>
<StgValue><ssdm name="trunc_ln57_11"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:230 %trunc_ln57_12 = trunc i16 %select_ln60_23

]]></Node>
<StgValue><ssdm name="trunc_ln57_12"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:231 %trunc_ln57_13 = trunc i16 %select_ln60_23

]]></Node>
<StgValue><ssdm name="trunc_ln57_13"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:232 %trunc_ln57_14 = trunc i16 %select_ln60_23

]]></Node>
<StgValue><ssdm name="trunc_ln57_14"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:233 %trunc_ln57_15 = trunc i16 %select_ln60_23

]]></Node>
<StgValue><ssdm name="trunc_ln57_15"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:234 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_6_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_6

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_6_load"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:235 %zext_ln58_3 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_6_load

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:236 %bit_select_i_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58_3, i3 %fadc_hits_t_12

]]></Node>
<StgValue><ssdm name="bit_select_i_3"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:237 %cmp_i_i72_3 = icmp_ne  i13 %fadc_hits_e_3, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72_3"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:238 %xor_ln60_24 = xor i1 %cmp_i_i72_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_24"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:239 %or_ln60_24 = or i1 %bit_select_i_3, i1 %xor_ln60_24

]]></Node>
<StgValue><ssdm name="or_ln60_24"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:240 %zext_ln61_24 = zext i3 %fadc_hits_t_12

]]></Node>
<StgValue><ssdm name="zext_ln61_24"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:241 %zext_ln61_28 = zext i3 %fadc_hits_t_12

]]></Node>
<StgValue><ssdm name="zext_ln61_28"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:242 %tmp_26 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58_3, i32 %zext_ln61_24, i1 1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:243 %select_ln60_24 = select i1 %or_ln60_24, i16 %zext_ln58_3, i16 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln60_24"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:244 %and_ln60_21 = and i1 %cmp_i_i72_3, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_21"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:245 %xor_ln60_25 = xor i1 %and_ln60_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_25"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:246 %or_ln60_25 = or i1 %bit_select_i_3, i1 %xor_ln60_25

]]></Node>
<StgValue><ssdm name="or_ln60_25"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:247 %add_ln61_21 = add i4 %zext_ln61_28, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61_21"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:248 %zext_ln61_29 = zext i4 %add_ln61_21

]]></Node>
<StgValue><ssdm name="zext_ln61_29"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:249 %tmp_27 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_24, i32 %zext_ln61_29, i1 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:250 %select_ln60_25 = select i1 %or_ln60_25, i16 %select_ln60_24, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="select_ln60_25"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:251 %and_ln60_22 = and i1 %cmp_i_i72_3, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_22"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:252 %xor_ln60_26 = xor i1 %and_ln60_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_26"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:253 %or_ln60_26 = or i1 %bit_select_i_3, i1 %xor_ln60_26

]]></Node>
<StgValue><ssdm name="or_ln60_26"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:254 %add_ln61_22 = add i4 %zext_ln61_28, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_22"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:255 %zext_ln61_30 = zext i4 %add_ln61_22

]]></Node>
<StgValue><ssdm name="zext_ln61_30"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:256 %tmp_28 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_25, i32 %zext_ln61_30, i1 1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:257 %select_ln60_26 = select i1 %or_ln60_26, i16 %select_ln60_25, i16 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln60_26"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:258 %and_ln60_23 = and i1 %cmp_i_i72_3, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_23"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:259 %xor_ln60_27 = xor i1 %and_ln60_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_27"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:260 %or_ln60_27 = or i1 %bit_select_i_3, i1 %xor_ln60_27

]]></Node>
<StgValue><ssdm name="or_ln60_27"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:261 %add_ln61_23 = add i4 %zext_ln61_28, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_23"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:262 %zext_ln61_31 = zext i4 %add_ln61_23

]]></Node>
<StgValue><ssdm name="zext_ln61_31"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:263 %tmp_29 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_26, i32 %zext_ln61_31, i1 1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:264 %select_ln60_27 = select i1 %or_ln60_27, i16 %select_ln60_26, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="select_ln60_27"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:265 %and_ln60_24 = and i1 %cmp_i_i72_3, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_24"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:266 %xor_ln60_28 = xor i1 %and_ln60_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_28"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:267 %or_ln60_28 = or i1 %bit_select_i_3, i1 %xor_ln60_28

]]></Node>
<StgValue><ssdm name="or_ln60_28"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:268 %add_ln61_24 = add i4 %zext_ln61_28, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_24"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:269 %zext_ln61_33 = zext i4 %add_ln61_24

]]></Node>
<StgValue><ssdm name="zext_ln61_33"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:270 %tmp_30 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_27, i32 %zext_ln61_33, i1 1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:271 %select_ln60_28 = select i1 %or_ln60_28, i16 %select_ln60_27, i16 %tmp_30

]]></Node>
<StgValue><ssdm name="select_ln60_28"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:272 %and_ln60_25 = and i1 %cmp_i_i72_3, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_25"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:273 %xor_ln60_29 = xor i1 %and_ln60_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_29"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:274 %or_ln60_29 = or i1 %bit_select_i_3, i1 %xor_ln60_29

]]></Node>
<StgValue><ssdm name="or_ln60_29"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:275 %add_ln61_25 = add i4 %zext_ln61_28, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_25"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:276 %zext_ln61_34 = zext i4 %add_ln61_25

]]></Node>
<StgValue><ssdm name="zext_ln61_34"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:277 %tmp_31 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_28, i32 %zext_ln61_34, i1 1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:278 %select_ln60_29 = select i1 %or_ln60_29, i16 %select_ln60_28, i16 %tmp_31

]]></Node>
<StgValue><ssdm name="select_ln60_29"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:279 %and_ln60_26 = and i1 %cmp_i_i72_3, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_26"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:280 %xor_ln60_30 = xor i1 %and_ln60_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_30"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:281 %or_ln60_30 = or i1 %bit_select_i_3, i1 %xor_ln60_30

]]></Node>
<StgValue><ssdm name="or_ln60_30"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:282 %add_ln61_26 = add i4 %zext_ln61_28, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_26"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:283 %zext_ln61_35 = zext i4 %add_ln61_26

]]></Node>
<StgValue><ssdm name="zext_ln61_35"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:284 %tmp_32 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_29, i32 %zext_ln61_35, i1 1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:285 %select_ln60_30 = select i1 %or_ln60_30, i16 %select_ln60_29, i16 %tmp_32

]]></Node>
<StgValue><ssdm name="select_ln60_30"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:286 %and_ln60_27 = and i1 %cmp_i_i72_3, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_27"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:287 %xor_ln60_31 = xor i1 %and_ln60_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_31"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:288 %or_ln60_31 = or i1 %bit_select_i_3, i1 %xor_ln60_31

]]></Node>
<StgValue><ssdm name="or_ln60_31"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:289 %add_ln61_27 = add i4 %zext_ln61_28, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_27"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:290 %zext_ln61_36 = zext i4 %add_ln61_27

]]></Node>
<StgValue><ssdm name="zext_ln61_36"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:291 %tmp_33 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_30, i32 %zext_ln61_36, i1 1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:292 %select_ln60_31 = select i1 %or_ln60_31, i16 %select_ln60_30, i16 %tmp_33

]]></Node>
<StgValue><ssdm name="select_ln60_31"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:293 %trunc_ln57_16 = trunc i16 %select_ln60_31

]]></Node>
<StgValue><ssdm name="trunc_ln57_16"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:294 %trunc_ln57_17 = trunc i16 %select_ln60_31

]]></Node>
<StgValue><ssdm name="trunc_ln57_17"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:295 %trunc_ln57_18 = trunc i16 %select_ln60_31

]]></Node>
<StgValue><ssdm name="trunc_ln57_18"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="16">
<![CDATA[
entry_ifconv:296 %trunc_ln57_19 = trunc i16 %select_ln60_31

]]></Node>
<StgValue><ssdm name="trunc_ln57_19"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:297 %trunc_ln57_20 = trunc i16 %select_ln60_31

]]></Node>
<StgValue><ssdm name="trunc_ln57_20"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:298 %trunc_ln57_21 = trunc i16 %select_ln60_31

]]></Node>
<StgValue><ssdm name="trunc_ln57_21"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:299 %trunc_ln57_22 = trunc i16 %select_ln60_31

]]></Node>
<StgValue><ssdm name="trunc_ln57_22"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:300 %trunc_ln57_23 = trunc i16 %select_ln60_31

]]></Node>
<StgValue><ssdm name="trunc_ln57_23"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:301 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_5_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_5

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_5_load"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:302 %zext_ln58_4 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_5_load

]]></Node>
<StgValue><ssdm name="zext_ln58_4"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:303 %bit_select_i_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58_4, i3 %fadc_hits_t_13

]]></Node>
<StgValue><ssdm name="bit_select_i_4"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:304 %cmp_i_i72_4 = icmp_ne  i13 %fadc_hits_e_4, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72_4"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:305 %xor_ln60_32 = xor i1 %cmp_i_i72_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_32"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:306 %or_ln60_32 = or i1 %bit_select_i_4, i1 %xor_ln60_32

]]></Node>
<StgValue><ssdm name="or_ln60_32"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:307 %zext_ln61_32 = zext i3 %fadc_hits_t_13

]]></Node>
<StgValue><ssdm name="zext_ln61_32"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:308 %zext_ln61_37 = zext i3 %fadc_hits_t_13

]]></Node>
<StgValue><ssdm name="zext_ln61_37"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:309 %tmp_34 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58_4, i32 %zext_ln61_32, i1 1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:310 %select_ln60_32 = select i1 %or_ln60_32, i16 %zext_ln58_4, i16 %tmp_34

]]></Node>
<StgValue><ssdm name="select_ln60_32"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:311 %and_ln60_28 = and i1 %cmp_i_i72_4, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_28"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:312 %xor_ln60_33 = xor i1 %and_ln60_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_33"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:313 %or_ln60_33 = or i1 %bit_select_i_4, i1 %xor_ln60_33

]]></Node>
<StgValue><ssdm name="or_ln60_33"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:314 %add_ln61_28 = add i4 %zext_ln61_37, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61_28"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:315 %zext_ln61_38 = zext i4 %add_ln61_28

]]></Node>
<StgValue><ssdm name="zext_ln61_38"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:316 %tmp_35 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_32, i32 %zext_ln61_38, i1 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:317 %select_ln60_33 = select i1 %or_ln60_33, i16 %select_ln60_32, i16 %tmp_35

]]></Node>
<StgValue><ssdm name="select_ln60_33"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:318 %and_ln60_29 = and i1 %cmp_i_i72_4, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_29"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:319 %xor_ln60_34 = xor i1 %and_ln60_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_34"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:320 %or_ln60_34 = or i1 %bit_select_i_4, i1 %xor_ln60_34

]]></Node>
<StgValue><ssdm name="or_ln60_34"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:321 %add_ln61_29 = add i4 %zext_ln61_37, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_29"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:322 %zext_ln61_39 = zext i4 %add_ln61_29

]]></Node>
<StgValue><ssdm name="zext_ln61_39"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:323 %tmp_36 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_33, i32 %zext_ln61_39, i1 1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:324 %select_ln60_34 = select i1 %or_ln60_34, i16 %select_ln60_33, i16 %tmp_36

]]></Node>
<StgValue><ssdm name="select_ln60_34"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:325 %and_ln60_30 = and i1 %cmp_i_i72_4, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_30"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:326 %xor_ln60_35 = xor i1 %and_ln60_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_35"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:327 %or_ln60_35 = or i1 %bit_select_i_4, i1 %xor_ln60_35

]]></Node>
<StgValue><ssdm name="or_ln60_35"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:328 %add_ln61_30 = add i4 %zext_ln61_37, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_30"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:329 %zext_ln61_41 = zext i4 %add_ln61_30

]]></Node>
<StgValue><ssdm name="zext_ln61_41"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:330 %tmp_37 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_34, i32 %zext_ln61_41, i1 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:331 %select_ln60_35 = select i1 %or_ln60_35, i16 %select_ln60_34, i16 %tmp_37

]]></Node>
<StgValue><ssdm name="select_ln60_35"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:332 %and_ln60_31 = and i1 %cmp_i_i72_4, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_31"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:333 %xor_ln60_36 = xor i1 %and_ln60_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_36"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %or_ln60_36 = or i1 %bit_select_i_4, i1 %xor_ln60_36

]]></Node>
<StgValue><ssdm name="or_ln60_36"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:335 %add_ln61_31 = add i4 %zext_ln61_37, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_31"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:336 %zext_ln61_42 = zext i4 %add_ln61_31

]]></Node>
<StgValue><ssdm name="zext_ln61_42"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:337 %tmp_38 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_35, i32 %zext_ln61_42, i1 1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:338 %select_ln60_36 = select i1 %or_ln60_36, i16 %select_ln60_35, i16 %tmp_38

]]></Node>
<StgValue><ssdm name="select_ln60_36"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:339 %and_ln60_32 = and i1 %cmp_i_i72_4, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_32"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:340 %xor_ln60_37 = xor i1 %and_ln60_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_37"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:341 %or_ln60_37 = or i1 %bit_select_i_4, i1 %xor_ln60_37

]]></Node>
<StgValue><ssdm name="or_ln60_37"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:342 %add_ln61_32 = add i4 %zext_ln61_37, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_32"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:343 %zext_ln61_43 = zext i4 %add_ln61_32

]]></Node>
<StgValue><ssdm name="zext_ln61_43"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:344 %tmp_39 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_36, i32 %zext_ln61_43, i1 1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:345 %select_ln60_37 = select i1 %or_ln60_37, i16 %select_ln60_36, i16 %tmp_39

]]></Node>
<StgValue><ssdm name="select_ln60_37"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:346 %and_ln60_33 = and i1 %cmp_i_i72_4, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_33"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:347 %xor_ln60_38 = xor i1 %and_ln60_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_38"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:348 %or_ln60_38 = or i1 %bit_select_i_4, i1 %xor_ln60_38

]]></Node>
<StgValue><ssdm name="or_ln60_38"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:349 %add_ln61_33 = add i4 %zext_ln61_37, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_33"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:350 %zext_ln61_44 = zext i4 %add_ln61_33

]]></Node>
<StgValue><ssdm name="zext_ln61_44"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:351 %tmp_40 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_37, i32 %zext_ln61_44, i1 1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:352 %select_ln60_38 = select i1 %or_ln60_38, i16 %select_ln60_37, i16 %tmp_40

]]></Node>
<StgValue><ssdm name="select_ln60_38"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:353 %and_ln60_34 = and i1 %cmp_i_i72_4, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_34"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:354 %xor_ln60_39 = xor i1 %and_ln60_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_39"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:355 %or_ln60_39 = or i1 %bit_select_i_4, i1 %xor_ln60_39

]]></Node>
<StgValue><ssdm name="or_ln60_39"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:356 %add_ln61_34 = add i4 %zext_ln61_37, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_34"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:357 %zext_ln61_45 = zext i4 %add_ln61_34

]]></Node>
<StgValue><ssdm name="zext_ln61_45"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:358 %tmp_41 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_38, i32 %zext_ln61_45, i1 1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:359 %select_ln60_39 = select i1 %or_ln60_39, i16 %select_ln60_38, i16 %tmp_41

]]></Node>
<StgValue><ssdm name="select_ln60_39"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:360 %trunc_ln57_24 = trunc i16 %select_ln60_39

]]></Node>
<StgValue><ssdm name="trunc_ln57_24"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:361 %trunc_ln57_25 = trunc i16 %select_ln60_39

]]></Node>
<StgValue><ssdm name="trunc_ln57_25"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:362 %trunc_ln57_26 = trunc i16 %select_ln60_39

]]></Node>
<StgValue><ssdm name="trunc_ln57_26"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="16">
<![CDATA[
entry_ifconv:363 %trunc_ln57_27 = trunc i16 %select_ln60_39

]]></Node>
<StgValue><ssdm name="trunc_ln57_27"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:364 %trunc_ln57_28 = trunc i16 %select_ln60_39

]]></Node>
<StgValue><ssdm name="trunc_ln57_28"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:365 %trunc_ln57_29 = trunc i16 %select_ln60_39

]]></Node>
<StgValue><ssdm name="trunc_ln57_29"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:366 %trunc_ln57_30 = trunc i16 %select_ln60_39

]]></Node>
<StgValue><ssdm name="trunc_ln57_30"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:367 %trunc_ln57_31 = trunc i16 %select_ln60_39

]]></Node>
<StgValue><ssdm name="trunc_ln57_31"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:368 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_4_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_4

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_4_load"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:369 %zext_ln58_5 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_4_load

]]></Node>
<StgValue><ssdm name="zext_ln58_5"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:370 %bit_select_i_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58_5, i3 %fadc_hits_t_14

]]></Node>
<StgValue><ssdm name="bit_select_i_5"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:371 %cmp_i_i72_5 = icmp_ne  i13 %fadc_hits_e_5, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72_5"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:372 %xor_ln60_40 = xor i1 %cmp_i_i72_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_40"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:373 %or_ln60_40 = or i1 %bit_select_i_5, i1 %xor_ln60_40

]]></Node>
<StgValue><ssdm name="or_ln60_40"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:374 %zext_ln61_40 = zext i3 %fadc_hits_t_14

]]></Node>
<StgValue><ssdm name="zext_ln61_40"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:375 %zext_ln61_46 = zext i3 %fadc_hits_t_14

]]></Node>
<StgValue><ssdm name="zext_ln61_46"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:376 %tmp_42 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58_5, i32 %zext_ln61_40, i1 1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:377 %select_ln60_40 = select i1 %or_ln60_40, i16 %zext_ln58_5, i16 %tmp_42

]]></Node>
<StgValue><ssdm name="select_ln60_40"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:378 %and_ln60_35 = and i1 %cmp_i_i72_5, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_35"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:379 %xor_ln60_41 = xor i1 %and_ln60_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_41"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:380 %or_ln60_41 = or i1 %bit_select_i_5, i1 %xor_ln60_41

]]></Node>
<StgValue><ssdm name="or_ln60_41"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:381 %add_ln61_35 = add i4 %zext_ln61_46, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61_35"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:382 %zext_ln61_47 = zext i4 %add_ln61_35

]]></Node>
<StgValue><ssdm name="zext_ln61_47"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:383 %tmp_43 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_40, i32 %zext_ln61_47, i1 1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:384 %select_ln60_41 = select i1 %or_ln60_41, i16 %select_ln60_40, i16 %tmp_43

]]></Node>
<StgValue><ssdm name="select_ln60_41"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:385 %and_ln60_36 = and i1 %cmp_i_i72_5, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_36"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:386 %xor_ln60_42 = xor i1 %and_ln60_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_42"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:387 %or_ln60_42 = or i1 %bit_select_i_5, i1 %xor_ln60_42

]]></Node>
<StgValue><ssdm name="or_ln60_42"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:388 %add_ln61_36 = add i4 %zext_ln61_46, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_36"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:389 %zext_ln61_49 = zext i4 %add_ln61_36

]]></Node>
<StgValue><ssdm name="zext_ln61_49"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:390 %tmp_44 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_41, i32 %zext_ln61_49, i1 1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:391 %select_ln60_42 = select i1 %or_ln60_42, i16 %select_ln60_41, i16 %tmp_44

]]></Node>
<StgValue><ssdm name="select_ln60_42"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:392 %and_ln60_37 = and i1 %cmp_i_i72_5, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_37"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:393 %xor_ln60_43 = xor i1 %and_ln60_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_43"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:394 %or_ln60_43 = or i1 %bit_select_i_5, i1 %xor_ln60_43

]]></Node>
<StgValue><ssdm name="or_ln60_43"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:395 %add_ln61_37 = add i4 %zext_ln61_46, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_37"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:396 %zext_ln61_50 = zext i4 %add_ln61_37

]]></Node>
<StgValue><ssdm name="zext_ln61_50"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:397 %tmp_45 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_42, i32 %zext_ln61_50, i1 1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:398 %select_ln60_43 = select i1 %or_ln60_43, i16 %select_ln60_42, i16 %tmp_45

]]></Node>
<StgValue><ssdm name="select_ln60_43"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:399 %and_ln60_38 = and i1 %cmp_i_i72_5, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_38"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:400 %xor_ln60_44 = xor i1 %and_ln60_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_44"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:401 %or_ln60_44 = or i1 %bit_select_i_5, i1 %xor_ln60_44

]]></Node>
<StgValue><ssdm name="or_ln60_44"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:402 %add_ln61_38 = add i4 %zext_ln61_46, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_38"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:403 %zext_ln61_51 = zext i4 %add_ln61_38

]]></Node>
<StgValue><ssdm name="zext_ln61_51"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:404 %tmp_46 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_43, i32 %zext_ln61_51, i1 1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:405 %select_ln60_44 = select i1 %or_ln60_44, i16 %select_ln60_43, i16 %tmp_46

]]></Node>
<StgValue><ssdm name="select_ln60_44"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:406 %and_ln60_39 = and i1 %cmp_i_i72_5, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_39"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:407 %xor_ln60_45 = xor i1 %and_ln60_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_45"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:408 %or_ln60_45 = or i1 %bit_select_i_5, i1 %xor_ln60_45

]]></Node>
<StgValue><ssdm name="or_ln60_45"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:409 %add_ln61_39 = add i4 %zext_ln61_46, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_39"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:410 %zext_ln61_52 = zext i4 %add_ln61_39

]]></Node>
<StgValue><ssdm name="zext_ln61_52"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:411 %tmp_47 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_44, i32 %zext_ln61_52, i1 1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:412 %select_ln60_45 = select i1 %or_ln60_45, i16 %select_ln60_44, i16 %tmp_47

]]></Node>
<StgValue><ssdm name="select_ln60_45"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:413 %and_ln60_40 = and i1 %cmp_i_i72_5, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_40"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:414 %xor_ln60_46 = xor i1 %and_ln60_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_46"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:415 %or_ln60_46 = or i1 %bit_select_i_5, i1 %xor_ln60_46

]]></Node>
<StgValue><ssdm name="or_ln60_46"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:416 %add_ln61_40 = add i4 %zext_ln61_46, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_40"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:417 %zext_ln61_53 = zext i4 %add_ln61_40

]]></Node>
<StgValue><ssdm name="zext_ln61_53"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:418 %tmp_48 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_45, i32 %zext_ln61_53, i1 1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:419 %select_ln60_46 = select i1 %or_ln60_46, i16 %select_ln60_45, i16 %tmp_48

]]></Node>
<StgValue><ssdm name="select_ln60_46"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:420 %and_ln60_41 = and i1 %cmp_i_i72_5, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_41"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:421 %xor_ln60_47 = xor i1 %and_ln60_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_47"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:422 %or_ln60_47 = or i1 %bit_select_i_5, i1 %xor_ln60_47

]]></Node>
<StgValue><ssdm name="or_ln60_47"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:423 %add_ln61_41 = add i4 %zext_ln61_46, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_41"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:424 %zext_ln61_54 = zext i4 %add_ln61_41

]]></Node>
<StgValue><ssdm name="zext_ln61_54"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:425 %tmp_49 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_46, i32 %zext_ln61_54, i1 1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:426 %select_ln60_47 = select i1 %or_ln60_47, i16 %select_ln60_46, i16 %tmp_49

]]></Node>
<StgValue><ssdm name="select_ln60_47"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:427 %trunc_ln57_32 = trunc i16 %select_ln60_47

]]></Node>
<StgValue><ssdm name="trunc_ln57_32"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:428 %trunc_ln57_33 = trunc i16 %select_ln60_47

]]></Node>
<StgValue><ssdm name="trunc_ln57_33"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:429 %trunc_ln57_34 = trunc i16 %select_ln60_47

]]></Node>
<StgValue><ssdm name="trunc_ln57_34"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="16">
<![CDATA[
entry_ifconv:430 %trunc_ln57_35 = trunc i16 %select_ln60_47

]]></Node>
<StgValue><ssdm name="trunc_ln57_35"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:431 %trunc_ln57_36 = trunc i16 %select_ln60_47

]]></Node>
<StgValue><ssdm name="trunc_ln57_36"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:432 %trunc_ln57_37 = trunc i16 %select_ln60_47

]]></Node>
<StgValue><ssdm name="trunc_ln57_37"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:433 %trunc_ln57_38 = trunc i16 %select_ln60_47

]]></Node>
<StgValue><ssdm name="trunc_ln57_38"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:434 %trunc_ln57_39 = trunc i16 %select_ln60_47

]]></Node>
<StgValue><ssdm name="trunc_ln57_39"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:435 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_3_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_3

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_3_load"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:436 %zext_ln58_6 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_3_load

]]></Node>
<StgValue><ssdm name="zext_ln58_6"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:437 %bit_select_i_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58_6, i3 %fadc_hits_t_15

]]></Node>
<StgValue><ssdm name="bit_select_i_6"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:438 %cmp_i_i72_6 = icmp_ne  i13 %fadc_hits_e_6, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72_6"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:439 %xor_ln60_48 = xor i1 %cmp_i_i72_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_48"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:440 %or_ln60_48 = or i1 %bit_select_i_6, i1 %xor_ln60_48

]]></Node>
<StgValue><ssdm name="or_ln60_48"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:441 %zext_ln61_48 = zext i3 %fadc_hits_t_15

]]></Node>
<StgValue><ssdm name="zext_ln61_48"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:442 %zext_ln61_55 = zext i3 %fadc_hits_t_15

]]></Node>
<StgValue><ssdm name="zext_ln61_55"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:443 %tmp_50 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58_6, i32 %zext_ln61_48, i1 1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:444 %select_ln60_48 = select i1 %or_ln60_48, i16 %zext_ln58_6, i16 %tmp_50

]]></Node>
<StgValue><ssdm name="select_ln60_48"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:445 %and_ln60_42 = and i1 %cmp_i_i72_6, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_42"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:446 %xor_ln60_49 = xor i1 %and_ln60_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_49"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:447 %or_ln60_49 = or i1 %bit_select_i_6, i1 %xor_ln60_49

]]></Node>
<StgValue><ssdm name="or_ln60_49"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:448 %add_ln61_42 = add i4 %zext_ln61_55, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61_42"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:449 %zext_ln61_57 = zext i4 %add_ln61_42

]]></Node>
<StgValue><ssdm name="zext_ln61_57"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:450 %tmp_51 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_48, i32 %zext_ln61_57, i1 1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:451 %select_ln60_49 = select i1 %or_ln60_49, i16 %select_ln60_48, i16 %tmp_51

]]></Node>
<StgValue><ssdm name="select_ln60_49"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:452 %and_ln60_43 = and i1 %cmp_i_i72_6, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_43"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:453 %xor_ln60_50 = xor i1 %and_ln60_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_50"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:454 %or_ln60_50 = or i1 %bit_select_i_6, i1 %xor_ln60_50

]]></Node>
<StgValue><ssdm name="or_ln60_50"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:455 %add_ln61_43 = add i4 %zext_ln61_55, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_43"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:456 %zext_ln61_58 = zext i4 %add_ln61_43

]]></Node>
<StgValue><ssdm name="zext_ln61_58"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:457 %tmp_52 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_49, i32 %zext_ln61_58, i1 1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:458 %select_ln60_50 = select i1 %or_ln60_50, i16 %select_ln60_49, i16 %tmp_52

]]></Node>
<StgValue><ssdm name="select_ln60_50"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:459 %and_ln60_44 = and i1 %cmp_i_i72_6, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_44"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:460 %xor_ln60_51 = xor i1 %and_ln60_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_51"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:461 %or_ln60_51 = or i1 %bit_select_i_6, i1 %xor_ln60_51

]]></Node>
<StgValue><ssdm name="or_ln60_51"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:462 %add_ln61_44 = add i4 %zext_ln61_55, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_44"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:463 %zext_ln61_59 = zext i4 %add_ln61_44

]]></Node>
<StgValue><ssdm name="zext_ln61_59"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:464 %tmp_53 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_50, i32 %zext_ln61_59, i1 1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:465 %select_ln60_51 = select i1 %or_ln60_51, i16 %select_ln60_50, i16 %tmp_53

]]></Node>
<StgValue><ssdm name="select_ln60_51"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:466 %and_ln60_45 = and i1 %cmp_i_i72_6, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_45"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:467 %xor_ln60_52 = xor i1 %and_ln60_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_52"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:468 %or_ln60_52 = or i1 %bit_select_i_6, i1 %xor_ln60_52

]]></Node>
<StgValue><ssdm name="or_ln60_52"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:469 %add_ln61_45 = add i4 %zext_ln61_55, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_45"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:470 %zext_ln61_60 = zext i4 %add_ln61_45

]]></Node>
<StgValue><ssdm name="zext_ln61_60"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:471 %tmp_54 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_51, i32 %zext_ln61_60, i1 1

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:472 %select_ln60_52 = select i1 %or_ln60_52, i16 %select_ln60_51, i16 %tmp_54

]]></Node>
<StgValue><ssdm name="select_ln60_52"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:473 %and_ln60_46 = and i1 %cmp_i_i72_6, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_46"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:474 %xor_ln60_53 = xor i1 %and_ln60_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_53"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:475 %or_ln60_53 = or i1 %bit_select_i_6, i1 %xor_ln60_53

]]></Node>
<StgValue><ssdm name="or_ln60_53"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:476 %add_ln61_46 = add i4 %zext_ln61_55, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_46"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:477 %zext_ln61_61 = zext i4 %add_ln61_46

]]></Node>
<StgValue><ssdm name="zext_ln61_61"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:478 %tmp_55 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_52, i32 %zext_ln61_61, i1 1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:479 %select_ln60_53 = select i1 %or_ln60_53, i16 %select_ln60_52, i16 %tmp_55

]]></Node>
<StgValue><ssdm name="select_ln60_53"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:480 %and_ln60_47 = and i1 %cmp_i_i72_6, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_47"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:481 %xor_ln60_54 = xor i1 %and_ln60_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_54"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:482 %or_ln60_54 = or i1 %bit_select_i_6, i1 %xor_ln60_54

]]></Node>
<StgValue><ssdm name="or_ln60_54"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:483 %add_ln61_47 = add i4 %zext_ln61_55, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_47"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:484 %zext_ln61_62 = zext i4 %add_ln61_47

]]></Node>
<StgValue><ssdm name="zext_ln61_62"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:485 %tmp_56 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_53, i32 %zext_ln61_62, i1 1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:486 %select_ln60_54 = select i1 %or_ln60_54, i16 %select_ln60_53, i16 %tmp_56

]]></Node>
<StgValue><ssdm name="select_ln60_54"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:487 %and_ln60_48 = and i1 %cmp_i_i72_6, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_48"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:488 %xor_ln60_55 = xor i1 %and_ln60_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_55"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:489 %or_ln60_55 = or i1 %bit_select_i_6, i1 %xor_ln60_55

]]></Node>
<StgValue><ssdm name="or_ln60_55"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:490 %add_ln61_48 = add i4 %zext_ln61_55, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_48"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:491 %zext_ln61_63 = zext i4 %add_ln61_48

]]></Node>
<StgValue><ssdm name="zext_ln61_63"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:492 %tmp_57 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_54, i32 %zext_ln61_63, i1 1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:493 %select_ln60_55 = select i1 %or_ln60_55, i16 %select_ln60_54, i16 %tmp_57

]]></Node>
<StgValue><ssdm name="select_ln60_55"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:494 %trunc_ln57_40 = trunc i16 %select_ln60_55

]]></Node>
<StgValue><ssdm name="trunc_ln57_40"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:495 %trunc_ln57_41 = trunc i16 %select_ln60_55

]]></Node>
<StgValue><ssdm name="trunc_ln57_41"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:496 %trunc_ln57_42 = trunc i16 %select_ln60_55

]]></Node>
<StgValue><ssdm name="trunc_ln57_42"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="16">
<![CDATA[
entry_ifconv:497 %trunc_ln57_43 = trunc i16 %select_ln60_55

]]></Node>
<StgValue><ssdm name="trunc_ln57_43"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:498 %trunc_ln57_44 = trunc i16 %select_ln60_55

]]></Node>
<StgValue><ssdm name="trunc_ln57_44"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:499 %trunc_ln57_45 = trunc i16 %select_ln60_55

]]></Node>
<StgValue><ssdm name="trunc_ln57_45"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:500 %trunc_ln57_46 = trunc i16 %select_ln60_55

]]></Node>
<StgValue><ssdm name="trunc_ln57_46"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:501 %trunc_ln57_47 = trunc i16 %select_ln60_55

]]></Node>
<StgValue><ssdm name="trunc_ln57_47"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:502 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_2_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_2

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_2_load"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:503 %zext_ln58_7 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_2_load

]]></Node>
<StgValue><ssdm name="zext_ln58_7"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:504 %bit_select_i_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58_7, i3 %fadc_hits_t_16

]]></Node>
<StgValue><ssdm name="bit_select_i_7"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:505 %cmp_i_i72_7 = icmp_ne  i13 %fadc_hits_e_7, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72_7"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:506 %xor_ln60_56 = xor i1 %cmp_i_i72_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_56"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:507 %or_ln60_56 = or i1 %bit_select_i_7, i1 %xor_ln60_56

]]></Node>
<StgValue><ssdm name="or_ln60_56"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:508 %zext_ln61_56 = zext i3 %fadc_hits_t_16

]]></Node>
<StgValue><ssdm name="zext_ln61_56"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:509 %zext_ln61_65 = zext i3 %fadc_hits_t_16

]]></Node>
<StgValue><ssdm name="zext_ln61_65"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:510 %tmp_58 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58_7, i32 %zext_ln61_56, i1 1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:511 %select_ln60_56 = select i1 %or_ln60_56, i16 %zext_ln58_7, i16 %tmp_58

]]></Node>
<StgValue><ssdm name="select_ln60_56"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:512 %and_ln60_49 = and i1 %cmp_i_i72_7, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_49"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:513 %xor_ln60_57 = xor i1 %and_ln60_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_57"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:514 %or_ln60_57 = or i1 %bit_select_i_7, i1 %xor_ln60_57

]]></Node>
<StgValue><ssdm name="or_ln60_57"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:515 %add_ln61_49 = add i4 %zext_ln61_65, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61_49"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:516 %zext_ln61_66 = zext i4 %add_ln61_49

]]></Node>
<StgValue><ssdm name="zext_ln61_66"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:517 %tmp_59 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_56, i32 %zext_ln61_66, i1 1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:518 %select_ln60_57 = select i1 %or_ln60_57, i16 %select_ln60_56, i16 %tmp_59

]]></Node>
<StgValue><ssdm name="select_ln60_57"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:519 %and_ln60_50 = and i1 %cmp_i_i72_7, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_50"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:520 %xor_ln60_58 = xor i1 %and_ln60_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_58"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:521 %or_ln60_58 = or i1 %bit_select_i_7, i1 %xor_ln60_58

]]></Node>
<StgValue><ssdm name="or_ln60_58"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:522 %add_ln61_50 = add i4 %zext_ln61_65, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_50"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:523 %zext_ln61_67 = zext i4 %add_ln61_50

]]></Node>
<StgValue><ssdm name="zext_ln61_67"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:524 %tmp_60 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_57, i32 %zext_ln61_67, i1 1

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:525 %select_ln60_58 = select i1 %or_ln60_58, i16 %select_ln60_57, i16 %tmp_60

]]></Node>
<StgValue><ssdm name="select_ln60_58"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:526 %and_ln60_51 = and i1 %cmp_i_i72_7, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_51"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:527 %xor_ln60_59 = xor i1 %and_ln60_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_59"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:528 %or_ln60_59 = or i1 %bit_select_i_7, i1 %xor_ln60_59

]]></Node>
<StgValue><ssdm name="or_ln60_59"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:529 %add_ln61_51 = add i4 %zext_ln61_65, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_51"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:530 %zext_ln61_68 = zext i4 %add_ln61_51

]]></Node>
<StgValue><ssdm name="zext_ln61_68"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:531 %tmp_61 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_58, i32 %zext_ln61_68, i1 1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:532 %select_ln60_59 = select i1 %or_ln60_59, i16 %select_ln60_58, i16 %tmp_61

]]></Node>
<StgValue><ssdm name="select_ln60_59"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:533 %and_ln60_52 = and i1 %cmp_i_i72_7, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_52"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:534 %xor_ln60_60 = xor i1 %and_ln60_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_60"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:535 %or_ln60_60 = or i1 %bit_select_i_7, i1 %xor_ln60_60

]]></Node>
<StgValue><ssdm name="or_ln60_60"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:536 %add_ln61_52 = add i4 %zext_ln61_65, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_52"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:537 %zext_ln61_69 = zext i4 %add_ln61_52

]]></Node>
<StgValue><ssdm name="zext_ln61_69"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:538 %tmp_62 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_59, i32 %zext_ln61_69, i1 1

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:539 %select_ln60_60 = select i1 %or_ln60_60, i16 %select_ln60_59, i16 %tmp_62

]]></Node>
<StgValue><ssdm name="select_ln60_60"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:540 %and_ln60_53 = and i1 %cmp_i_i72_7, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_53"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:541 %xor_ln60_61 = xor i1 %and_ln60_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_61"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:542 %or_ln60_61 = or i1 %bit_select_i_7, i1 %xor_ln60_61

]]></Node>
<StgValue><ssdm name="or_ln60_61"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:543 %add_ln61_53 = add i4 %zext_ln61_65, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_53"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:544 %zext_ln61_70 = zext i4 %add_ln61_53

]]></Node>
<StgValue><ssdm name="zext_ln61_70"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:545 %tmp_63 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_60, i32 %zext_ln61_70, i1 1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:546 %select_ln60_61 = select i1 %or_ln60_61, i16 %select_ln60_60, i16 %tmp_63

]]></Node>
<StgValue><ssdm name="select_ln60_61"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:547 %and_ln60_54 = and i1 %cmp_i_i72_7, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_54"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:548 %xor_ln60_62 = xor i1 %and_ln60_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_62"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:549 %or_ln60_62 = or i1 %bit_select_i_7, i1 %xor_ln60_62

]]></Node>
<StgValue><ssdm name="or_ln60_62"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:550 %add_ln61_54 = add i4 %zext_ln61_65, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_54"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:551 %zext_ln61_71 = zext i4 %add_ln61_54

]]></Node>
<StgValue><ssdm name="zext_ln61_71"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:552 %tmp_64 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_61, i32 %zext_ln61_71, i1 1

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:553 %select_ln60_62 = select i1 %or_ln60_62, i16 %select_ln60_61, i16 %tmp_64

]]></Node>
<StgValue><ssdm name="select_ln60_62"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:554 %and_ln60_55 = and i1 %cmp_i_i72_7, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_55"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:555 %xor_ln60_63 = xor i1 %and_ln60_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_63"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:556 %or_ln60_63 = or i1 %bit_select_i_7, i1 %xor_ln60_63

]]></Node>
<StgValue><ssdm name="or_ln60_63"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:557 %add_ln61_55 = add i4 %zext_ln61_65, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_55"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:558 %zext_ln61_73 = zext i4 %add_ln61_55

]]></Node>
<StgValue><ssdm name="zext_ln61_73"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:559 %tmp_65 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_62, i32 %zext_ln61_73, i1 1

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:560 %select_ln60_63 = select i1 %or_ln60_63, i16 %select_ln60_62, i16 %tmp_65

]]></Node>
<StgValue><ssdm name="select_ln60_63"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:561 %trunc_ln57_48 = trunc i16 %select_ln60_63

]]></Node>
<StgValue><ssdm name="trunc_ln57_48"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:562 %trunc_ln57_49 = trunc i16 %select_ln60_63

]]></Node>
<StgValue><ssdm name="trunc_ln57_49"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:563 %trunc_ln57_50 = trunc i16 %select_ln60_63

]]></Node>
<StgValue><ssdm name="trunc_ln57_50"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="16">
<![CDATA[
entry_ifconv:564 %trunc_ln57_51 = trunc i16 %select_ln60_63

]]></Node>
<StgValue><ssdm name="trunc_ln57_51"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:565 %trunc_ln57_52 = trunc i16 %select_ln60_63

]]></Node>
<StgValue><ssdm name="trunc_ln57_52"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:566 %trunc_ln57_53 = trunc i16 %select_ln60_63

]]></Node>
<StgValue><ssdm name="trunc_ln57_53"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:567 %trunc_ln57_54 = trunc i16 %select_ln60_63

]]></Node>
<StgValue><ssdm name="trunc_ln57_54"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:568 %trunc_ln57_55 = trunc i16 %select_ln60_63

]]></Node>
<StgValue><ssdm name="trunc_ln57_55"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:569 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_1_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_1

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_1_load"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:570 %zext_ln58_8 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_1_load

]]></Node>
<StgValue><ssdm name="zext_ln58_8"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:571 %bit_select_i_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58_8, i3 %fadc_hits_t_17

]]></Node>
<StgValue><ssdm name="bit_select_i_8"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:572 %cmp_i_i72_8 = icmp_ne  i13 %fadc_hits_e_8, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72_8"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:573 %xor_ln60_64 = xor i1 %cmp_i_i72_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_64"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:574 %or_ln60_64 = or i1 %bit_select_i_8, i1 %xor_ln60_64

]]></Node>
<StgValue><ssdm name="or_ln60_64"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:575 %zext_ln61_64 = zext i3 %fadc_hits_t_17

]]></Node>
<StgValue><ssdm name="zext_ln61_64"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:576 %zext_ln61_74 = zext i3 %fadc_hits_t_17

]]></Node>
<StgValue><ssdm name="zext_ln61_74"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:577 %tmp_66 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58_8, i32 %zext_ln61_64, i1 1

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:578 %select_ln60_64 = select i1 %or_ln60_64, i16 %zext_ln58_8, i16 %tmp_66

]]></Node>
<StgValue><ssdm name="select_ln60_64"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:579 %and_ln60_56 = and i1 %cmp_i_i72_8, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_56"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:580 %xor_ln60_65 = xor i1 %and_ln60_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_65"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:581 %or_ln60_65 = or i1 %bit_select_i_8, i1 %xor_ln60_65

]]></Node>
<StgValue><ssdm name="or_ln60_65"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:582 %add_ln61_56 = add i4 %zext_ln61_74, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61_56"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:583 %zext_ln61_75 = zext i4 %add_ln61_56

]]></Node>
<StgValue><ssdm name="zext_ln61_75"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:584 %tmp_67 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_64, i32 %zext_ln61_75, i1 1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:585 %select_ln60_65 = select i1 %or_ln60_65, i16 %select_ln60_64, i16 %tmp_67

]]></Node>
<StgValue><ssdm name="select_ln60_65"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:586 %and_ln60_57 = and i1 %cmp_i_i72_8, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_57"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:587 %xor_ln60_66 = xor i1 %and_ln60_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_66"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:588 %or_ln60_66 = or i1 %bit_select_i_8, i1 %xor_ln60_66

]]></Node>
<StgValue><ssdm name="or_ln60_66"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:589 %add_ln61_57 = add i4 %zext_ln61_74, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_57"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:590 %zext_ln61_76 = zext i4 %add_ln61_57

]]></Node>
<StgValue><ssdm name="zext_ln61_76"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:591 %tmp_68 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_65, i32 %zext_ln61_76, i1 1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:592 %select_ln60_66 = select i1 %or_ln60_66, i16 %select_ln60_65, i16 %tmp_68

]]></Node>
<StgValue><ssdm name="select_ln60_66"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:593 %and_ln60_58 = and i1 %cmp_i_i72_8, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_58"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:594 %xor_ln60_67 = xor i1 %and_ln60_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_67"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:595 %or_ln60_67 = or i1 %bit_select_i_8, i1 %xor_ln60_67

]]></Node>
<StgValue><ssdm name="or_ln60_67"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:596 %add_ln61_58 = add i4 %zext_ln61_74, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_58"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:597 %zext_ln61_77 = zext i4 %add_ln61_58

]]></Node>
<StgValue><ssdm name="zext_ln61_77"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:598 %tmp_69 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_66, i32 %zext_ln61_77, i1 1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:599 %select_ln60_67 = select i1 %or_ln60_67, i16 %select_ln60_66, i16 %tmp_69

]]></Node>
<StgValue><ssdm name="select_ln60_67"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:600 %and_ln60_59 = and i1 %cmp_i_i72_8, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_59"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:601 %xor_ln60_68 = xor i1 %and_ln60_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_68"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:602 %or_ln60_68 = or i1 %bit_select_i_8, i1 %xor_ln60_68

]]></Node>
<StgValue><ssdm name="or_ln60_68"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:603 %add_ln61_59 = add i4 %zext_ln61_74, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_59"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:604 %zext_ln61_78 = zext i4 %add_ln61_59

]]></Node>
<StgValue><ssdm name="zext_ln61_78"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:605 %tmp_70 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_67, i32 %zext_ln61_78, i1 1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:606 %select_ln60_68 = select i1 %or_ln60_68, i16 %select_ln60_67, i16 %tmp_70

]]></Node>
<StgValue><ssdm name="select_ln60_68"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:607 %and_ln60_60 = and i1 %cmp_i_i72_8, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_60"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:608 %xor_ln60_69 = xor i1 %and_ln60_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_69"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:609 %or_ln60_69 = or i1 %bit_select_i_8, i1 %xor_ln60_69

]]></Node>
<StgValue><ssdm name="or_ln60_69"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:610 %add_ln61_60 = add i4 %zext_ln61_74, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_60"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:611 %zext_ln61_79 = zext i4 %add_ln61_60

]]></Node>
<StgValue><ssdm name="zext_ln61_79"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:612 %tmp_71 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_68, i32 %zext_ln61_79, i1 1

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:613 %select_ln60_69 = select i1 %or_ln60_69, i16 %select_ln60_68, i16 %tmp_71

]]></Node>
<StgValue><ssdm name="select_ln60_69"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:614 %and_ln60_61 = and i1 %cmp_i_i72_8, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_61"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:615 %xor_ln60_70 = xor i1 %and_ln60_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_70"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:616 %or_ln60_70 = or i1 %bit_select_i_8, i1 %xor_ln60_70

]]></Node>
<StgValue><ssdm name="or_ln60_70"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:617 %add_ln61_61 = add i4 %zext_ln61_74, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_61"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:618 %zext_ln61_80 = zext i4 %add_ln61_61

]]></Node>
<StgValue><ssdm name="zext_ln61_80"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:619 %tmp_72 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_69, i32 %zext_ln61_80, i1 1

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:620 %select_ln60_70 = select i1 %or_ln60_70, i16 %select_ln60_69, i16 %tmp_72

]]></Node>
<StgValue><ssdm name="select_ln60_70"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:621 %and_ln60_62 = and i1 %cmp_i_i72_8, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_62"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:622 %xor_ln60_71 = xor i1 %and_ln60_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_71"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:623 %or_ln60_71 = or i1 %bit_select_i_8, i1 %xor_ln60_71

]]></Node>
<StgValue><ssdm name="or_ln60_71"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:624 %add_ln61_62 = add i4 %zext_ln61_74, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_62"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:625 %zext_ln61_81 = zext i4 %add_ln61_62

]]></Node>
<StgValue><ssdm name="zext_ln61_81"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:626 %tmp_73 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_70, i32 %zext_ln61_81, i1 1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:627 %select_ln60_71 = select i1 %or_ln60_71, i16 %select_ln60_70, i16 %tmp_73

]]></Node>
<StgValue><ssdm name="select_ln60_71"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:628 %trunc_ln57_56 = trunc i16 %select_ln60_71

]]></Node>
<StgValue><ssdm name="trunc_ln57_56"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:629 %trunc_ln57_57 = trunc i16 %select_ln60_71

]]></Node>
<StgValue><ssdm name="trunc_ln57_57"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:630 %trunc_ln57_58 = trunc i16 %select_ln60_71

]]></Node>
<StgValue><ssdm name="trunc_ln57_58"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="5" op_0_bw="16">
<![CDATA[
entry_ifconv:631 %trunc_ln57_59 = trunc i16 %select_ln60_71

]]></Node>
<StgValue><ssdm name="trunc_ln57_59"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:632 %trunc_ln57_60 = trunc i16 %select_ln60_71

]]></Node>
<StgValue><ssdm name="trunc_ln57_60"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:633 %trunc_ln57_61 = trunc i16 %select_ln60_71

]]></Node>
<StgValue><ssdm name="trunc_ln57_61"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:634 %trunc_ln57_62 = trunc i16 %select_ln60_71

]]></Node>
<StgValue><ssdm name="trunc_ln57_62"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:635 %trunc_ln57_63 = trunc i16 %select_ln60_71

]]></Node>
<StgValue><ssdm name="trunc_ln57_63"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:636 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_load = load i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream

]]></Node>
<StgValue><ssdm name="ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_load"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:637 %zext_ln58_9 = zext i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_load

]]></Node>
<StgValue><ssdm name="zext_ln58_9"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:638 %bit_select_i_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i3, i16 %zext_ln58_9, i3 %fadc_hits_t_18

]]></Node>
<StgValue><ssdm name="bit_select_i_9"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:639 %cmp_i_i72_9 = icmp_ne  i13 %fadc_hits_e_9, i13 0

]]></Node>
<StgValue><ssdm name="cmp_i_i72_9"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:640 %xor_ln60_72 = xor i1 %cmp_i_i72_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_72"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:641 %or_ln60_72 = or i1 %bit_select_i_9, i1 %xor_ln60_72

]]></Node>
<StgValue><ssdm name="or_ln60_72"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:642 %zext_ln61_72 = zext i3 %fadc_hits_t_18

]]></Node>
<StgValue><ssdm name="zext_ln61_72"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:643 %zext_ln61_82 = zext i3 %fadc_hits_t_18

]]></Node>
<StgValue><ssdm name="zext_ln61_82"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:644 %tmp_74 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %zext_ln58_9, i32 %zext_ln61_72, i1 1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:645 %select_ln60_72 = select i1 %or_ln60_72, i16 %zext_ln58_9, i16 %tmp_74

]]></Node>
<StgValue><ssdm name="select_ln60_72"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:646 %and_ln60_63 = and i1 %cmp_i_i72_9, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60_63"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:647 %xor_ln60_73 = xor i1 %and_ln60_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_73"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:648 %or_ln60_73 = or i1 %bit_select_i_9, i1 %xor_ln60_73

]]></Node>
<StgValue><ssdm name="or_ln60_73"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:649 %add_ln61_63 = add i4 %zext_ln61_82, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61_63"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:650 %zext_ln61_83 = zext i4 %add_ln61_63

]]></Node>
<StgValue><ssdm name="zext_ln61_83"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:651 %tmp_75 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_72, i32 %zext_ln61_83, i1 1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:652 %select_ln60_73 = select i1 %or_ln60_73, i16 %select_ln60_72, i16 %tmp_75

]]></Node>
<StgValue><ssdm name="select_ln60_73"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:653 %and_ln60_64 = and i1 %cmp_i_i72_9, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="and_ln60_64"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:654 %xor_ln60_74 = xor i1 %and_ln60_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_74"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:655 %or_ln60_74 = or i1 %bit_select_i_9, i1 %xor_ln60_74

]]></Node>
<StgValue><ssdm name="or_ln60_74"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:656 %add_ln61_64 = add i4 %zext_ln61_82, i4 2

]]></Node>
<StgValue><ssdm name="add_ln61_64"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:657 %zext_ln61_84 = zext i4 %add_ln61_64

]]></Node>
<StgValue><ssdm name="zext_ln61_84"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:658 %tmp_76 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_73, i32 %zext_ln61_84, i1 1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:659 %select_ln60_74 = select i1 %or_ln60_74, i16 %select_ln60_73, i16 %tmp_76

]]></Node>
<StgValue><ssdm name="select_ln60_74"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:660 %and_ln60_65 = and i1 %cmp_i_i72_9, i1 %icmp_ln60_2

]]></Node>
<StgValue><ssdm name="and_ln60_65"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:661 %xor_ln60_75 = xor i1 %and_ln60_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_75"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:662 %or_ln60_75 = or i1 %bit_select_i_9, i1 %xor_ln60_75

]]></Node>
<StgValue><ssdm name="or_ln60_75"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:663 %add_ln61_65 = add i4 %zext_ln61_82, i4 3

]]></Node>
<StgValue><ssdm name="add_ln61_65"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:664 %zext_ln61_85 = zext i4 %add_ln61_65

]]></Node>
<StgValue><ssdm name="zext_ln61_85"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:665 %tmp_77 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_74, i32 %zext_ln61_85, i1 1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:666 %select_ln60_75 = select i1 %or_ln60_75, i16 %select_ln60_74, i16 %tmp_77

]]></Node>
<StgValue><ssdm name="select_ln60_75"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:667 %and_ln60_66 = and i1 %cmp_i_i72_9, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln60_66"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:668 %xor_ln60_76 = xor i1 %and_ln60_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_76"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:669 %or_ln60_76 = or i1 %bit_select_i_9, i1 %xor_ln60_76

]]></Node>
<StgValue><ssdm name="or_ln60_76"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:670 %add_ln61_66 = add i4 %zext_ln61_82, i4 4

]]></Node>
<StgValue><ssdm name="add_ln61_66"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:671 %zext_ln61_86 = zext i4 %add_ln61_66

]]></Node>
<StgValue><ssdm name="zext_ln61_86"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:672 %tmp_78 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_75, i32 %zext_ln61_86, i1 1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:673 %select_ln60_76 = select i1 %or_ln60_76, i16 %select_ln60_75, i16 %tmp_78

]]></Node>
<StgValue><ssdm name="select_ln60_76"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:674 %and_ln60_67 = and i1 %cmp_i_i72_9, i1 %icmp_ln60_3

]]></Node>
<StgValue><ssdm name="and_ln60_67"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:675 %xor_ln60_77 = xor i1 %and_ln60_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_77"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:676 %or_ln60_77 = or i1 %bit_select_i_9, i1 %xor_ln60_77

]]></Node>
<StgValue><ssdm name="or_ln60_77"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:677 %add_ln61_67 = add i4 %zext_ln61_82, i4 5

]]></Node>
<StgValue><ssdm name="add_ln61_67"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:678 %zext_ln61_87 = zext i4 %add_ln61_67

]]></Node>
<StgValue><ssdm name="zext_ln61_87"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:679 %tmp_142 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_76, i32 %zext_ln61_87, i1 1

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:680 %select_ln60_77 = select i1 %or_ln60_77, i16 %select_ln60_76, i16 %tmp_142

]]></Node>
<StgValue><ssdm name="select_ln60_77"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:681 %and_ln60_68 = and i1 %cmp_i_i72_9, i1 %icmp_ln60_4

]]></Node>
<StgValue><ssdm name="and_ln60_68"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:682 %xor_ln60_78 = xor i1 %and_ln60_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_78"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:683 %or_ln60_78 = or i1 %bit_select_i_9, i1 %xor_ln60_78

]]></Node>
<StgValue><ssdm name="or_ln60_78"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:684 %add_ln61_68 = add i4 %zext_ln61_82, i4 6

]]></Node>
<StgValue><ssdm name="add_ln61_68"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:685 %zext_ln61_88 = zext i4 %add_ln61_68

]]></Node>
<StgValue><ssdm name="zext_ln61_88"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:686 %tmp_143 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_77, i32 %zext_ln61_88, i1 1

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:687 %select_ln60_78 = select i1 %or_ln60_78, i16 %select_ln60_77, i16 %tmp_143

]]></Node>
<StgValue><ssdm name="select_ln60_78"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:688 %and_ln60_69 = and i1 %cmp_i_i72_9, i1 %icmp_ln60_5

]]></Node>
<StgValue><ssdm name="and_ln60_69"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:689 %xor_ln60_79 = xor i1 %and_ln60_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln60_79"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:690 %or_ln60_79 = or i1 %bit_select_i_9, i1 %xor_ln60_79

]]></Node>
<StgValue><ssdm name="or_ln60_79"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:691 %add_ln61_69 = add i4 %zext_ln61_82, i4 7

]]></Node>
<StgValue><ssdm name="add_ln61_69"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="4">
<![CDATA[
entry_ifconv:692 %zext_ln61_89 = zext i4 %add_ln61_69

]]></Node>
<StgValue><ssdm name="zext_ln61_89"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:693 %tmp_144 = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %select_ln60_78, i32 %zext_ln61_89, i1 1

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:694 %select_ln60_79 = select i1 %or_ln60_79, i16 %select_ln60_78, i16 %tmp_144

]]></Node>
<StgValue><ssdm name="select_ln60_79"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="16">
<![CDATA[
entry_ifconv:695 %trunc_ln71 = trunc i16 %select_ln60_79

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="7" op_0_bw="16">
<![CDATA[
entry_ifconv:696 %trunc_ln71_1 = trunc i16 %select_ln60_79

]]></Node>
<StgValue><ssdm name="trunc_ln71_1"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:697 %trunc_ln71_2 = trunc i16 %select_ln60_79

]]></Node>
<StgValue><ssdm name="trunc_ln71_2"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="5" op_0_bw="16">
<![CDATA[
entry_ifconv:698 %trunc_ln71_3 = trunc i16 %select_ln60_79

]]></Node>
<StgValue><ssdm name="trunc_ln71_3"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:699 %trunc_ln71_4 = trunc i16 %select_ln60_79

]]></Node>
<StgValue><ssdm name="trunc_ln71_4"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:700 %trunc_ln71_5 = trunc i16 %select_ln60_79

]]></Node>
<StgValue><ssdm name="trunc_ln71_5"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="2" op_0_bw="16">
<![CDATA[
entry_ifconv:701 %trunc_ln71_6 = trunc i16 %select_ln60_79

]]></Node>
<StgValue><ssdm name="trunc_ln71_6"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:702 %trunc_ln71_7 = trunc i16 %select_ln60_79

]]></Node>
<StgValue><ssdm name="trunc_ln71_7"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="16">
<![CDATA[
entry_ifconv:703 %trunc_ln71_8 = trunc i16 %select_ln60_7

]]></Node>
<StgValue><ssdm name="trunc_ln71_8"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:704 %or_ln71 = or i1 %trunc_ln57_55, i1 %trunc_ln57_63

]]></Node>
<StgValue><ssdm name="or_ln71"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:705 %or_ln71_1 = or i1 %trunc_ln57_39, i1 %trunc_ln57_31

]]></Node>
<StgValue><ssdm name="or_ln71_1"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:706 %or_ln71_2 = or i1 %or_ln71_1, i1 %trunc_ln57_47

]]></Node>
<StgValue><ssdm name="or_ln71_2"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:707 %or_ln71_3 = or i1 %or_ln71_2, i1 %or_ln71

]]></Node>
<StgValue><ssdm name="or_ln71_3"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:708 %or_ln71_4 = or i1 %trunc_ln57_7, i1 %trunc_ln71_8

]]></Node>
<StgValue><ssdm name="or_ln71_4"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:709 %or_ln71_5 = or i1 %trunc_ln57_15, i1 %trunc_ln71_7

]]></Node>
<StgValue><ssdm name="or_ln71_5"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:710 %or_ln71_6 = or i1 %or_ln71_5, i1 %trunc_ln57_23

]]></Node>
<StgValue><ssdm name="or_ln71_6"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:711 %or_ln71_7 = or i1 %or_ln71_6, i1 %or_ln71_4

]]></Node>
<StgValue><ssdm name="or_ln71_7"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:712 %tot_hits = or i1 %or_ln71_7, i1 %or_ln71_3

]]></Node>
<StgValue><ssdm name="tot_hits"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:713 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln60_7, i32 1

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:714 %tmp_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_145, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:715 %or_ln71_9 = or i2 %tmp_s, i2 %trunc_ln57_6

]]></Node>
<StgValue><ssdm name="or_ln71_9"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry_ifconv:716 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %or_ln71_9, i32 1

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:717 %tmp_79 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_146, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:718 %or_ln71_10 = or i2 %tmp_79, i2 %trunc_ln57_14

]]></Node>
<StgValue><ssdm name="or_ln71_10"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry_ifconv:719 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %or_ln71_10, i32 1

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:720 %tmp_80 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_147, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:721 %or_ln71_11 = or i2 %tmp_80, i2 %trunc_ln57_22

]]></Node>
<StgValue><ssdm name="or_ln71_11"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry_ifconv:722 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %or_ln71_11, i32 1

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:723 %tmp_81 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_148, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:724 %or_ln71_12 = or i2 %tmp_81, i2 %trunc_ln57_30

]]></Node>
<StgValue><ssdm name="or_ln71_12"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry_ifconv:725 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %or_ln71_12, i32 1

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:726 %tmp_82 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_149, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:727 %or_ln71_13 = or i2 %tmp_82, i2 %trunc_ln57_38

]]></Node>
<StgValue><ssdm name="or_ln71_13"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry_ifconv:728 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %or_ln71_13, i32 1

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:729 %tmp_83 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_150, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:730 %or_ln71_14 = or i2 %tmp_83, i2 %trunc_ln57_46

]]></Node>
<StgValue><ssdm name="or_ln71_14"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry_ifconv:731 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %or_ln71_14, i32 1

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:732 %tmp_84 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_151, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:733 %or_ln71_15 = or i2 %tmp_84, i2 %trunc_ln57_54

]]></Node>
<StgValue><ssdm name="or_ln71_15"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry_ifconv:734 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %or_ln71_15, i32 1

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:735 %tmp_85 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_152, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:736 %or_ln71_16 = or i2 %tmp_85, i2 %trunc_ln57_62

]]></Node>
<StgValue><ssdm name="or_ln71_16"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry_ifconv:737 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %or_ln71_16, i32 1

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:738 %tmp_86 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_153, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:739 %or_ln71_17 = or i2 %tmp_86, i2 %trunc_ln71_6

]]></Node>
<StgValue><ssdm name="or_ln71_17"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry_ifconv:740 %tot_hits_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %or_ln71_17, i32 1

]]></Node>
<StgValue><ssdm name="tot_hits_1"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:741 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln60_7, i32 2

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:742 %tmp_87 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_155, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:743 %or_ln71_18 = or i3 %tmp_87, i3 %trunc_ln57_5

]]></Node>
<StgValue><ssdm name="or_ln71_18"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:744 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln71_18, i32 2

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:745 %tmp_88 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_156, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:746 %or_ln71_19 = or i3 %tmp_88, i3 %trunc_ln57_13

]]></Node>
<StgValue><ssdm name="or_ln71_19"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:747 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln71_19, i32 2

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:748 %tmp_89 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_157, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:749 %or_ln71_20 = or i3 %tmp_89, i3 %trunc_ln57_21

]]></Node>
<StgValue><ssdm name="or_ln71_20"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:750 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln71_20, i32 2

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:751 %tmp_90 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_158, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:752 %or_ln71_21 = or i3 %tmp_90, i3 %trunc_ln57_29

]]></Node>
<StgValue><ssdm name="or_ln71_21"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:753 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln71_21, i32 2

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:754 %tmp_91 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_159, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:755 %or_ln71_22 = or i3 %tmp_91, i3 %trunc_ln57_37

]]></Node>
<StgValue><ssdm name="or_ln71_22"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:756 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln71_22, i32 2

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:757 %tmp_92 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_160, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:758 %or_ln71_23 = or i3 %tmp_92, i3 %trunc_ln57_45

]]></Node>
<StgValue><ssdm name="or_ln71_23"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:759 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln71_23, i32 2

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:760 %tmp_93 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_161, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:761 %or_ln71_24 = or i3 %tmp_93, i3 %trunc_ln57_53

]]></Node>
<StgValue><ssdm name="or_ln71_24"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:762 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln71_24, i32 2

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:763 %tmp_94 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_162, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:764 %or_ln71_25 = or i3 %tmp_94, i3 %trunc_ln57_61

]]></Node>
<StgValue><ssdm name="or_ln71_25"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:765 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln71_25, i32 2

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:766 %tmp_95 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_163, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:767 %or_ln71_26 = or i3 %tmp_95, i3 %trunc_ln71_5

]]></Node>
<StgValue><ssdm name="or_ln71_26"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:768 %tot_hits_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln71_26, i32 2

]]></Node>
<StgValue><ssdm name="tot_hits_2"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:769 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln60_7, i32 3

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:770 %tmp_96 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_165, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:771 %or_ln71_27 = or i4 %tmp_96, i4 %trunc_ln57_4

]]></Node>
<StgValue><ssdm name="or_ln71_27"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry_ifconv:772 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %or_ln71_27, i32 3

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:773 %tmp_97 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_166, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:774 %or_ln71_28 = or i4 %tmp_97, i4 %trunc_ln57_12

]]></Node>
<StgValue><ssdm name="or_ln71_28"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry_ifconv:775 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %or_ln71_28, i32 3

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:776 %tmp_98 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_167, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:777 %or_ln71_29 = or i4 %tmp_98, i4 %trunc_ln57_20

]]></Node>
<StgValue><ssdm name="or_ln71_29"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry_ifconv:778 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %or_ln71_29, i32 3

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:779 %tmp_99 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_168, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:780 %or_ln71_30 = or i4 %tmp_99, i4 %trunc_ln57_28

]]></Node>
<StgValue><ssdm name="or_ln71_30"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry_ifconv:781 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %or_ln71_30, i32 3

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:782 %tmp_100 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_169, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:783 %or_ln71_31 = or i4 %tmp_100, i4 %trunc_ln57_36

]]></Node>
<StgValue><ssdm name="or_ln71_31"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry_ifconv:784 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %or_ln71_31, i32 3

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:785 %tmp_101 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_170, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:786 %or_ln71_32 = or i4 %tmp_101, i4 %trunc_ln57_44

]]></Node>
<StgValue><ssdm name="or_ln71_32"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry_ifconv:787 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %or_ln71_32, i32 3

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:788 %tmp_102 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_171, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:789 %or_ln71_33 = or i4 %tmp_102, i4 %trunc_ln57_52

]]></Node>
<StgValue><ssdm name="or_ln71_33"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry_ifconv:790 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %or_ln71_33, i32 3

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:791 %tmp_103 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_172, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:792 %or_ln71_34 = or i4 %tmp_103, i4 %trunc_ln57_60

]]></Node>
<StgValue><ssdm name="or_ln71_34"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry_ifconv:793 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %or_ln71_34, i32 3

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:794 %tmp_104 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_173, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:795 %or_ln71_35 = or i4 %tmp_104, i4 %trunc_ln71_4

]]></Node>
<StgValue><ssdm name="or_ln71_35"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry_ifconv:796 %tot_hits_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %or_ln71_35, i32 3

]]></Node>
<StgValue><ssdm name="tot_hits_3"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:797 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln60_7, i32 4

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry_ifconv:798 %tmp_105 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_175, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:799 %or_ln71_36 = or i5 %tmp_105, i5 %trunc_ln57_3

]]></Node>
<StgValue><ssdm name="or_ln71_36"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry_ifconv:800 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln71_36, i32 4

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry_ifconv:801 %tmp_106 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_176, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:802 %or_ln71_37 = or i5 %tmp_106, i5 %trunc_ln57_11

]]></Node>
<StgValue><ssdm name="or_ln71_37"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry_ifconv:803 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln71_37, i32 4

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry_ifconv:804 %tmp_107 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_177, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:805 %or_ln71_38 = or i5 %tmp_107, i5 %trunc_ln57_19

]]></Node>
<StgValue><ssdm name="or_ln71_38"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry_ifconv:806 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln71_38, i32 4

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry_ifconv:807 %tmp_108 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_178, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:808 %or_ln71_39 = or i5 %tmp_108, i5 %trunc_ln57_27

]]></Node>
<StgValue><ssdm name="or_ln71_39"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry_ifconv:809 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln71_39, i32 4

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry_ifconv:810 %tmp_109 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_179, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:811 %or_ln71_40 = or i5 %tmp_109, i5 %trunc_ln57_35

]]></Node>
<StgValue><ssdm name="or_ln71_40"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry_ifconv:812 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln71_40, i32 4

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry_ifconv:813 %tmp_110 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_180, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:814 %or_ln71_41 = or i5 %tmp_110, i5 %trunc_ln57_43

]]></Node>
<StgValue><ssdm name="or_ln71_41"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry_ifconv:815 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln71_41, i32 4

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry_ifconv:816 %tmp_111 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_181, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:817 %or_ln71_42 = or i5 %tmp_111, i5 %trunc_ln57_51

]]></Node>
<StgValue><ssdm name="or_ln71_42"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry_ifconv:818 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln71_42, i32 4

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry_ifconv:819 %tmp_112 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_182, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:820 %or_ln71_43 = or i5 %tmp_112, i5 %trunc_ln57_59

]]></Node>
<StgValue><ssdm name="or_ln71_43"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry_ifconv:821 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln71_43, i32 4

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry_ifconv:822 %tmp_113 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_183, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:823 %or_ln71_44 = or i5 %tmp_113, i5 %trunc_ln71_3

]]></Node>
<StgValue><ssdm name="or_ln71_44"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry_ifconv:824 %tot_hits_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln71_44, i32 4

]]></Node>
<StgValue><ssdm name="tot_hits_4"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:825 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln60_7, i32 5

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:826 %tmp_114 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_185, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:827 %or_ln71_45 = or i6 %tmp_114, i6 %trunc_ln57_2

]]></Node>
<StgValue><ssdm name="or_ln71_45"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:828 %tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln71_45, i32 5

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:829 %tmp_115 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_186, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:830 %or_ln71_46 = or i6 %tmp_115, i6 %trunc_ln57_10

]]></Node>
<StgValue><ssdm name="or_ln71_46"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:831 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln71_46, i32 5

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:832 %tmp_116 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_187, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:833 %or_ln71_47 = or i6 %tmp_116, i6 %trunc_ln57_18

]]></Node>
<StgValue><ssdm name="or_ln71_47"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:834 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln71_47, i32 5

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:835 %tmp_117 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_188, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:836 %or_ln71_48 = or i6 %tmp_117, i6 %trunc_ln57_26

]]></Node>
<StgValue><ssdm name="or_ln71_48"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:837 %tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln71_48, i32 5

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:838 %tmp_118 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_189, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:839 %or_ln71_49 = or i6 %tmp_118, i6 %trunc_ln57_34

]]></Node>
<StgValue><ssdm name="or_ln71_49"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:840 %tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln71_49, i32 5

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:841 %tmp_119 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_190, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:842 %or_ln71_50 = or i6 %tmp_119, i6 %trunc_ln57_42

]]></Node>
<StgValue><ssdm name="or_ln71_50"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:843 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln71_50, i32 5

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:844 %tmp_120 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_191, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:845 %or_ln71_51 = or i6 %tmp_120, i6 %trunc_ln57_50

]]></Node>
<StgValue><ssdm name="or_ln71_51"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:846 %tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln71_51, i32 5

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:847 %tmp_121 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_192, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:848 %or_ln71_52 = or i6 %tmp_121, i6 %trunc_ln57_58

]]></Node>
<StgValue><ssdm name="or_ln71_52"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:849 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln71_52, i32 5

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:850 %tmp_122 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_193, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:851 %or_ln71_53 = or i6 %tmp_122, i6 %trunc_ln71_2

]]></Node>
<StgValue><ssdm name="or_ln71_53"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:852 %tot_hits_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln71_53, i32 5

]]></Node>
<StgValue><ssdm name="tot_hits_5"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:853 %tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln60_7, i32 6

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry_ifconv:854 %tmp_123 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_195, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:855 %or_ln71_54 = or i7 %tmp_123, i7 %trunc_ln57_1

]]></Node>
<StgValue><ssdm name="or_ln71_54"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:856 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %or_ln71_54, i32 6

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry_ifconv:857 %tmp_124 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_196, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:858 %or_ln71_55 = or i7 %tmp_124, i7 %trunc_ln57_9

]]></Node>
<StgValue><ssdm name="or_ln71_55"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:859 %tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %or_ln71_55, i32 6

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry_ifconv:860 %tmp_125 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_197, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:861 %or_ln71_56 = or i7 %tmp_125, i7 %trunc_ln57_17

]]></Node>
<StgValue><ssdm name="or_ln71_56"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:862 %tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %or_ln71_56, i32 6

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry_ifconv:863 %tmp_126 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_198, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:864 %or_ln71_57 = or i7 %tmp_126, i7 %trunc_ln57_25

]]></Node>
<StgValue><ssdm name="or_ln71_57"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:865 %tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %or_ln71_57, i32 6

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry_ifconv:866 %tmp_127 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_199, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:867 %or_ln71_58 = or i7 %tmp_127, i7 %trunc_ln57_33

]]></Node>
<StgValue><ssdm name="or_ln71_58"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:868 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %or_ln71_58, i32 6

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry_ifconv:869 %tmp_128 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_200, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:870 %or_ln71_59 = or i7 %tmp_128, i7 %trunc_ln57_41

]]></Node>
<StgValue><ssdm name="or_ln71_59"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:871 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %or_ln71_59, i32 6

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry_ifconv:872 %tmp_129 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_201, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:873 %or_ln71_60 = or i7 %tmp_129, i7 %trunc_ln57_49

]]></Node>
<StgValue><ssdm name="or_ln71_60"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:874 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %or_ln71_60, i32 6

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry_ifconv:875 %tmp_130 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_202, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:876 %or_ln71_61 = or i7 %tmp_130, i7 %trunc_ln57_57

]]></Node>
<StgValue><ssdm name="or_ln71_61"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:877 %tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %or_ln71_61, i32 6

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry_ifconv:878 %tmp_131 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_203, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:879 %or_ln71_62 = or i7 %tmp_131, i7 %trunc_ln71_1

]]></Node>
<StgValue><ssdm name="or_ln71_62"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:880 %tot_hits_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %or_ln71_62, i32 6

]]></Node>
<StgValue><ssdm name="tot_hits_6"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:881 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln60_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:882 %tmp_132 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_205, i1 %tot_hits_6, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:883 %or_ln71_63 = or i8 %tmp_132, i8 %trunc_ln57

]]></Node>
<StgValue><ssdm name="or_ln71_63"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:884 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln71_63, i32 7

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:885 %tmp_133 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_206, i1 %tot_hits_6, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:886 %or_ln71_64 = or i8 %tmp_133, i8 %trunc_ln57_8

]]></Node>
<StgValue><ssdm name="or_ln71_64"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:887 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln71_64, i32 7

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:888 %tmp_134 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_207, i1 %tot_hits_6, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:889 %or_ln71_65 = or i8 %tmp_134, i8 %trunc_ln57_16

]]></Node>
<StgValue><ssdm name="or_ln71_65"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:890 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln71_65, i32 7

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:891 %tmp_135 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_208, i1 %tot_hits_6, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:892 %or_ln71_66 = or i8 %tmp_135, i8 %trunc_ln57_24

]]></Node>
<StgValue><ssdm name="or_ln71_66"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:893 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln71_66, i32 7

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:894 %tmp_136 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_209, i1 %tot_hits_6, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:895 %or_ln71_67 = or i8 %tmp_136, i8 %trunc_ln57_32

]]></Node>
<StgValue><ssdm name="or_ln71_67"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:896 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln71_67, i32 7

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:897 %tmp_137 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_210, i1 %tot_hits_6, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:898 %or_ln71_68 = or i8 %tmp_137, i8 %trunc_ln57_40

]]></Node>
<StgValue><ssdm name="or_ln71_68"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:899 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln71_68, i32 7

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:900 %tmp_138 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_211, i1 %tot_hits_6, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:901 %or_ln71_69 = or i8 %tmp_138, i8 %trunc_ln57_48

]]></Node>
<StgValue><ssdm name="or_ln71_69"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:902 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln71_69, i32 7

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:903 %tmp_139 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_212, i1 %tot_hits_6, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:904 %or_ln71_70 = or i8 %tmp_139, i8 %trunc_ln57_56

]]></Node>
<StgValue><ssdm name="or_ln71_70"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:905 %tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln71_70, i32 7

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:906 %tmp_140 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_213, i1 %tot_hits_6, i1 %tot_hits_5, i1 %tot_hits_4, i1 %tot_hits_3, i1 %tot_hits_2, i1 %tot_hits_1, i1 %tot_hits

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:907 %or_ln71_71 = or i8 %tmp_140, i8 %trunc_ln71

]]></Node>
<StgValue><ssdm name="or_ln71_71"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="4" op_0_bw="1">
<![CDATA[
entry_ifconv:908 %zext_ln121 = zext i1 %tot_hits

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:909 %icmp_ln143 = icmp_ult  i4 %zext_ln121, i4 %row_threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="4" op_0_bw="1">
<![CDATA[
entry_ifconv:911 %zext_ln121_1 = zext i1 %tot_hits_1

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:912 %icmp_ln143_1 = icmp_ult  i4 %zext_ln121_1, i4 %row_threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="4" op_0_bw="1">
<![CDATA[
entry_ifconv:914 %zext_ln121_2 = zext i1 %tot_hits_2

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:915 %icmp_ln143_2 = icmp_ult  i4 %zext_ln121_2, i4 %row_threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln143_2"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="4" op_0_bw="1">
<![CDATA[
entry_ifconv:917 %zext_ln141 = zext i1 %tot_hits_3

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:918 %icmp_ln143_3 = icmp_ult  i4 %zext_ln141, i4 %row_threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln143_3"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="4" op_0_bw="1">
<![CDATA[
entry_ifconv:920 %zext_ln121_3 = zext i1 %tot_hits_4

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:921 %icmp_ln143_4 = icmp_ult  i4 %zext_ln121_3, i4 %row_threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln143_4"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="4" op_0_bw="1">
<![CDATA[
entry_ifconv:923 %zext_ln121_4 = zext i1 %tot_hits_5

]]></Node>
<StgValue><ssdm name="zext_ln121_4"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:924 %icmp_ln143_5 = icmp_ult  i4 %zext_ln121_4, i4 %row_threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln143_5"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="4" op_0_bw="1">
<![CDATA[
entry_ifconv:926 %zext_ln121_5 = zext i1 %tot_hits_6

]]></Node>
<StgValue><ssdm name="zext_ln121_5"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:927 %icmp_ln143_6 = icmp_ult  i4 %zext_ln121_5, i4 %row_threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln143_6"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:929 %tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln71_71, i32 7

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="4" op_0_bw="1">
<![CDATA[
entry_ifconv:930 %zext_ln141_1 = zext i1 %tmp_214

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:931 %icmp_ln143_7 = icmp_ult  i4 %zext_ln141_1, i4 %row_threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln143_7"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:969 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_7, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:970 %trunc_ln112_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_15, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln112_1"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:971 %trunc_ln112_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_23, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln112_2"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:972 %trunc_ln112_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_31, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln112_3"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:973 %trunc_ln112_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_39, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln112_4"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:974 %trunc_ln112_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_47, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln112_5"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:975 %trunc_ln112_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_55, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln112_6"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:976 %trunc_ln112_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_63, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln112_7"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:977 %trunc_ln112_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_71, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln112_8"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:978 %trunc_ln112_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln60_79, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln112_9"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:979 %store_ln112 = store i8 %trunc_ln2, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_9

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:980 %store_ln112 = store i8 %trunc_ln112_1, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_8

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:981 %store_ln112 = store i8 %trunc_ln112_2, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_7

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:982 %store_ln112 = store i8 %trunc_ln112_3, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:983 %store_ln112 = store i8 %trunc_ln112_4, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_5

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:984 %store_ln112 = store i8 %trunc_ln112_5, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_4

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:985 %store_ln112 = store i8 %trunc_ln112_6, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_3

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:986 %store_ln112 = store i8 %trunc_ln112_7, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_2

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:987 %store_ln112 = store i8 %trunc_ln112_8, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry_ifconv:988 %store_ln112 = store i8 %trunc_ln112_9, i8 %ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="938" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="939" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:1 %spectopmodule_ln33 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln33"/></StgValue>
</operation>

<operation id="940" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %hit_width

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="941" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %hit_width, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="942" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry_ifconv:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %row_threshold

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="943" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %row_threshold, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="944" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %s_fadc_hits_vxs, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
entry_ifconv:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %s_fadc_hits_vxs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_trigger_t, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="947" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry_ifconv:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s_trigger_t

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="948" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:910 %xor_ln143 = xor i1 %icmp_ln143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143"/></StgValue>
</operation>

<operation id="949" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:913 %xor_ln143_1 = xor i1 %icmp_ln143_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_1"/></StgValue>
</operation>

<operation id="950" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:916 %xor_ln143_2 = xor i1 %icmp_ln143_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_2"/></StgValue>
</operation>

<operation id="951" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:919 %xor_ln143_3 = xor i1 %icmp_ln143_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_3"/></StgValue>
</operation>

<operation id="952" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:922 %xor_ln143_4 = xor i1 %icmp_ln143_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_4"/></StgValue>
</operation>

<operation id="953" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:925 %xor_ln143_5 = xor i1 %icmp_ln143_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_5"/></StgValue>
</operation>

<operation id="954" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:928 %xor_ln143_6 = xor i1 %icmp_ln143_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_6"/></StgValue>
</operation>

<operation id="955" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:932 %xor_ln143_7 = xor i1 %icmp_ln143_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_7"/></StgValue>
</operation>

<operation id="956" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1">
<![CDATA[
entry_ifconv:933 %lastT_load = load i1 %lastT

]]></Node>
<StgValue><ssdm name="lastT_load"/></StgValue>
</operation>

<operation id="957" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:934 %xor_ln189 = xor i1 %lastT_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189"/></StgValue>
</operation>

<operation id="958" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:935 %and_ln189 = and i1 %xor_ln143, i1 %xor_ln189

]]></Node>
<StgValue><ssdm name="and_ln189"/></StgValue>
</operation>

<operation id="959" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="2" op_0_bw="1">
<![CDATA[
entry_ifconv:936 %zext_ln189 = zext i1 %and_ln189

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="960" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:937 %xor_ln189_1 = xor i1 %xor_ln143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189_1"/></StgValue>
</operation>

<operation id="961" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:938 %and_ln189_1 = and i1 %xor_ln143_1, i1 %xor_ln189_1

]]></Node>
<StgValue><ssdm name="and_ln189_1"/></StgValue>
</operation>

<operation id="962" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:939 %zext_ln189_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %and_ln189

]]></Node>
<StgValue><ssdm name="zext_ln189_1"/></StgValue>
</operation>

<operation id="963" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry_ifconv:940 %select_ln189 = select i1 %and_ln189_1, i2 %zext_ln189_1, i2 %zext_ln189

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="964" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="3" op_0_bw="2">
<![CDATA[
entry_ifconv:941 %zext_ln189_2 = zext i2 %select_ln189

]]></Node>
<StgValue><ssdm name="zext_ln189_2"/></StgValue>
</operation>

<operation id="965" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:942 %xor_ln189_2 = xor i1 %xor_ln143_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189_2"/></StgValue>
</operation>

<operation id="966" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:943 %and_ln189_2 = and i1 %xor_ln143_2, i1 %xor_ln189_2

]]></Node>
<StgValue><ssdm name="and_ln189_2"/></StgValue>
</operation>

<operation id="967" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
entry_ifconv:944 %zext_ln189_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %select_ln189

]]></Node>
<StgValue><ssdm name="zext_ln189_3"/></StgValue>
</operation>

<operation id="968" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:945 %select_ln189_1 = select i1 %and_ln189_2, i3 %zext_ln189_3, i3 %zext_ln189_2

]]></Node>
<StgValue><ssdm name="select_ln189_1"/></StgValue>
</operation>

<operation id="969" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="3">
<![CDATA[
entry_ifconv:946 %zext_ln189_4 = zext i3 %select_ln189_1

]]></Node>
<StgValue><ssdm name="zext_ln189_4"/></StgValue>
</operation>

<operation id="970" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:947 %xor_ln189_3 = xor i1 %xor_ln143_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189_3"/></StgValue>
</operation>

<operation id="971" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:948 %and_ln189_3 = and i1 %xor_ln143_3, i1 %xor_ln189_3

]]></Node>
<StgValue><ssdm name="and_ln189_3"/></StgValue>
</operation>

<operation id="972" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:949 %tmp_215 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %zext_ln189_4, i32 3, i1 1

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="973" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:950 %select_ln189_2 = select i1 %and_ln189_3, i8 %tmp_215, i8 %zext_ln189_4

]]></Node>
<StgValue><ssdm name="select_ln189_2"/></StgValue>
</operation>

<operation id="974" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:951 %xor_ln189_4 = xor i1 %xor_ln143_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189_4"/></StgValue>
</operation>

<operation id="975" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:952 %and_ln189_4 = and i1 %xor_ln143_4, i1 %xor_ln189_4

]]></Node>
<StgValue><ssdm name="and_ln189_4"/></StgValue>
</operation>

<operation id="976" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:953 %tmp_216 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %select_ln189_2, i32 4, i1 1

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="977" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:954 %select_ln189_3 = select i1 %and_ln189_4, i8 %tmp_216, i8 %select_ln189_2

]]></Node>
<StgValue><ssdm name="select_ln189_3"/></StgValue>
</operation>

<operation id="978" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:955 %xor_ln189_5 = xor i1 %xor_ln143_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189_5"/></StgValue>
</operation>

<operation id="979" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:956 %and_ln189_5 = and i1 %xor_ln143_5, i1 %xor_ln189_5

]]></Node>
<StgValue><ssdm name="and_ln189_5"/></StgValue>
</operation>

<operation id="980" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:957 %tmp_217 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %select_ln189_3, i32 5, i1 1

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="981" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:958 %select_ln189_4 = select i1 %and_ln189_5, i8 %tmp_217, i8 %select_ln189_3

]]></Node>
<StgValue><ssdm name="select_ln189_4"/></StgValue>
</operation>

<operation id="982" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:959 %xor_ln189_6 = xor i1 %xor_ln143_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189_6"/></StgValue>
</operation>

<operation id="983" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:960 %and_ln189_6 = and i1 %xor_ln143_6, i1 %xor_ln189_6

]]></Node>
<StgValue><ssdm name="and_ln189_6"/></StgValue>
</operation>

<operation id="984" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:961 %tmp_218 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %select_ln189_4, i32 6, i1 1

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="985" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:962 %select_ln189_5 = select i1 %and_ln189_6, i8 %tmp_218, i8 %select_ln189_4

]]></Node>
<StgValue><ssdm name="select_ln189_5"/></StgValue>
</operation>

<operation id="986" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:963 %xor_ln189_7 = xor i1 %xor_ln143_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189_7"/></StgValue>
</operation>

<operation id="987" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:964 %and_ln189_7 = and i1 %xor_ln143_7, i1 %xor_ln189_7

]]></Node>
<StgValue><ssdm name="and_ln189_7"/></StgValue>
</operation>

<operation id="988" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry_ifconv:965 %tmp_219 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %select_ln189_5, i32 7, i1 1

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="989" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:966 %trig_t = select i1 %and_ln189_7, i8 %tmp_219, i8 %select_ln189_5

]]></Node>
<StgValue><ssdm name="trig_t"/></StgValue>
</operation>

<operation id="990" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:967 %write_ln107 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %s_trigger_t, i8 %trig_t

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="991" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry_ifconv:968 %store_ln109 = store i1 %xor_ln143_7, i1 %lastT

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="992" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0">
<![CDATA[
entry_ifconv:989 %ret_ln115 = ret

]]></Node>
<StgValue><ssdm name="ret_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
