#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri May 27 16:48:35 2022
# Process ID: 3540
# Current directory: D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top.vdi
# Journal file: D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: open_checkpoint D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 298.617 ; gain = 0.000
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1779.691 ; gain = 17.832
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1779.691 ; gain = 17.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1779.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.3 (64-bit) build 2644227
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1779.691 ; gain = 1481.074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1811.801 ; gain = 31.113

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15a40c6f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1885.125 ; gain = 73.324

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : my_math/dbg_hub_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_1_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2093.020 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 74fc5099

Time (s): cpu = 00:00:04 ; elapsed = 00:02:19 . Memory (MB): peak = 2093.020 ; gain = 47.055

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 50 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell my_math/my_mult_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: df40fa7d

Time (s): cpu = 00:00:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2093.020 ; gain = 47.055
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 41 cells
INFO: [Opt 31-1021] In phase Retarget, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: df40fa7d

Time (s): cpu = 00:00:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2093.020 ; gain = 47.055
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: eec3b798

Time (s): cpu = 00:00:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2093.020 ; gain = 47.055
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Sweep, 1555 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: eec3b798

Time (s): cpu = 00:00:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2093.020 ; gain = 47.055
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: eec3b798

Time (s): cpu = 00:00:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2093.020 ; gain = 47.055
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: eec3b798

Time (s): cpu = 00:00:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2093.020 ; gain = 47.055
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              41  |                                            119  |
|  Constant propagation         |               0  |               0  |                                            108  |
|  Sweep                        |               0  |              62  |                                           1555  |
|  BUFG optimization            |               0  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            127  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2093.020 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 88ce5ed2

Time (s): cpu = 00:00:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2093.020 ; gain = 47.055

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 88ce5ed2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 2093.020 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 88ce5ed2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.020 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2093.020 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 88ce5ed2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2093.020 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:02:26 . Memory (MB): peak = 2093.020 ; gain = 313.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2093.020 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2093.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2093.020 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3c48d990

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2093.020 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2093.020 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 188cae488

Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c7ae9d63

Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c7ae9d63

Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 4088.934 ; gain = 1995.914
Phase 1 Placer Initialization | Checksum: 1c7ae9d63

Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1df5db930

Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4088.934 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 19e1f0abb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:56 . Memory (MB): peak = 4088.934 ; gain = 1995.914
Phase 2.2 Global Placement Core | Checksum: 10c8b4220

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 4088.934 ; gain = 1995.914
Phase 2 Global Placement | Checksum: 10c8b4220

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11e6048ae

Time (s): cpu = 00:01:01 ; elapsed = 00:00:57 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17e95b06d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a9189d03

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 14ce69ec9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1b30a27f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1373b9fbd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1a95ff688

Time (s): cpu = 00:01:06 ; elapsed = 00:01:00 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3.8 Place Remaining
Phase 3.8 Place Remaining | Checksum: 20b4fb938

Time (s): cpu = 00:01:06 ; elapsed = 00:01:00 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1e96cb0c1

Time (s): cpu = 00:01:06 ; elapsed = 00:01:00 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1e96cb0c1

Time (s): cpu = 00:01:06 ; elapsed = 00:01:00 . Memory (MB): peak = 4088.934 ; gain = 1995.914
Phase 3 Detail Placement | Checksum: 1e96cb0c1

Time (s): cpu = 00:01:06 ; elapsed = 00:01:00 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 111399bb1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 111399bb1

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 4088.934 ; gain = 1995.914
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.976. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fef64378

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 4088.934 ; gain = 1995.914
Phase 4.1 Post Commit Optimization | Checksum: fef64378

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fef64378

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 4088.934 ; gain = 1995.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 162f5e573

Time (s): cpu = 00:01:17 ; elapsed = 00:01:11 . Memory (MB): peak = 4088.934 ; gain = 1995.914

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4088.934 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 176188dd4

Time (s): cpu = 00:01:17 ; elapsed = 00:01:11 . Memory (MB): peak = 4088.934 ; gain = 1995.914
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 176188dd4

Time (s): cpu = 00:01:17 ; elapsed = 00:01:11 . Memory (MB): peak = 4088.934 ; gain = 1995.914
Ending Placer Task | Checksum: 1515018d3

Time (s): cpu = 00:01:17 ; elapsed = 00:01:11 . Memory (MB): peak = 4088.934 ; gain = 1995.914
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:13 . Memory (MB): peak = 4088.934 ; gain = 1995.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 4088.934 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4e95470e ConstDB: 0 ShapeSum: 9ebb2fca RouteDB: 63ffa1fb

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 251d3f670

Time (s): cpu = 00:01:50 ; elapsed = 00:01:40 . Memory (MB): peak = 4088.934 ; gain = 0.000
Post Restoration Checksum: NetGraph: 94c1685d NumContArr: cde515d9 Constraints: 4c8432b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1676ec161

Time (s): cpu = 00:01:50 ; elapsed = 00:01:40 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1676ec161

Time (s): cpu = 00:01:50 ; elapsed = 00:01:40 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1676ec161

Time (s): cpu = 00:01:50 ; elapsed = 00:01:40 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 19dadf699

Time (s): cpu = 00:01:51 ; elapsed = 00:01:41 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1a62414f8

Time (s): cpu = 00:01:54 ; elapsed = 00:01:43 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.097  | TNS=0.000  | WHS=-0.036 | THS=-0.181 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 16ed6368e

Time (s): cpu = 00:01:56 ; elapsed = 00:01:44 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.097  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1ee93a9f4

Time (s): cpu = 00:01:56 ; elapsed = 00:01:44 . Memory (MB): peak = 4088.934 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1a814f9a1

Time (s): cpu = 00:01:56 ; elapsed = 00:01:44 . Memory (MB): peak = 4088.934 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000151254 %
  Global Horizontal Routing Utilization  = 0.000545173 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3611
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2973
  Number of Partially Routed Nets     = 638
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b27de9f2

Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 474
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.590  | TNS=0.000  | WHS=-0.012 | THS=-0.012 |

Phase 4.1 Global Iteration 0 | Checksum: 12539b81b

Time (s): cpu = 00:02:03 ; elapsed = 00:01:48 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 12aa2e45a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:49 . Memory (MB): peak = 4088.934 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 12aa2e45a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:49 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1de68440d

Time (s): cpu = 00:02:04 ; elapsed = 00:01:49 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.590  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1624688a1

Time (s): cpu = 00:02:04 ; elapsed = 00:01:49 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1624688a1

Time (s): cpu = 00:02:04 ; elapsed = 00:01:49 . Memory (MB): peak = 4088.934 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1624688a1

Time (s): cpu = 00:02:04 ; elapsed = 00:01:49 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1af4168c4

Time (s): cpu = 00:02:05 ; elapsed = 00:01:50 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.590  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20a48dcdd

Time (s): cpu = 00:02:05 ; elapsed = 00:01:50 . Memory (MB): peak = 4088.934 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 20a48dcdd

Time (s): cpu = 00:02:05 ; elapsed = 00:01:50 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 18dce35cc

Time (s): cpu = 00:02:06 ; elapsed = 00:01:50 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0995255 %
  Global Horizontal Routing Utilization  = 0.1493 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 20bef8e23

Time (s): cpu = 00:02:06 ; elapsed = 00:01:51 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20bef8e23

Time (s): cpu = 00:02:06 ; elapsed = 00:01:51 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20bef8e23

Time (s): cpu = 00:02:07 ; elapsed = 00:01:51 . Memory (MB): peak = 4088.934 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.590  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 20bef8e23

Time (s): cpu = 00:02:07 ; elapsed = 00:01:51 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:08 ; elapsed = 00:01:52 . Memory (MB): peak = 4088.934 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:55 . Memory (MB): peak = 4088.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4088.934 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/my_math_mult_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell my_math. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Locking Netlist...
Locking Placement...
WARNING: [Constraints 18-4434] Global Clock Buffer 'clk_0/inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y74'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_BSCAN_WITH_CORE.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X1Y56'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Locking Routing...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 4088.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/impl_1/top_routed_bb.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri May 27 16:55:17 2022...
