// Seed: 1697548747
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4
);
  event id_6, id_7, id_8;
  supply0 id_9 = id_2;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wire id_5,
    input wand id_6,
    input logic id_7,
    input tri id_8,
    input uwire id_9,
    output uwire id_10,
    input wor id_11
);
  assign id_4 = |id_9;
  assign id_0 = 1;
  id_13(
      .id_0(id_0), .id_1(1), .id_2(id_0)
  );
  assign id_4 = 1 | 1;
  wor id_14;
  reg id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_11,
      id_14,
      id_4
  );
  assign modCall_1.id_2 = 0;
  initial id_15 <= id_7;
  supply0 id_16 = 1'b0 ? id_5 : id_14;
endmodule
