-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layer3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    corr2_out_V_valid_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr2_out_V_valid_V_empty_n : IN STD_LOGIC;
    corr2_out_V_valid_V_read : OUT STD_LOGIC;
    corr2_out_V_data_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    corr2_out_V_data_V_empty_n : IN STD_LOGIC;
    corr2_out_V_data_V_read : OUT STD_LOGIC;
    corr2_out_V_keep_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    corr2_out_V_keep_V_empty_n : IN STD_LOGIC;
    corr2_out_V_keep_V_read : OUT STD_LOGIC;
    corr2_out_V_user_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr2_out_V_user_V_empty_n : IN STD_LOGIC;
    corr2_out_V_user_V_read : OUT STD_LOGIC;
    corr2_out_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr2_out_V_last_V_empty_n : IN STD_LOGIC;
    corr2_out_V_last_V_read : OUT STD_LOGIC;
    corr2_out_V_id_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr2_out_V_id_V_empty_n : IN STD_LOGIC;
    corr2_out_V_id_V_read : OUT STD_LOGIC;
    corr2_out_V_dest_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr2_out_V_dest_V_empty_n : IN STD_LOGIC;
    corr2_out_V_dest_V_read : OUT STD_LOGIC;
    corr3_out_V_valid_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_valid_V_full_n : IN STD_LOGIC;
    corr3_out_V_valid_V_write : OUT STD_LOGIC;
    corr3_out_V_data_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    corr3_out_V_data_V_full_n : IN STD_LOGIC;
    corr3_out_V_data_V_write : OUT STD_LOGIC;
    corr3_out_V_keep_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    corr3_out_V_keep_V_full_n : IN STD_LOGIC;
    corr3_out_V_keep_V_write : OUT STD_LOGIC;
    corr3_out_V_user_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_user_V_full_n : IN STD_LOGIC;
    corr3_out_V_user_V_write : OUT STD_LOGIC;
    corr3_out_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_last_V_full_n : IN STD_LOGIC;
    corr3_out_V_last_V_write : OUT STD_LOGIC;
    corr3_out_V_id_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_id_V_full_n : IN STD_LOGIC;
    corr3_out_V_id_V_write : OUT STD_LOGIC;
    corr3_out_V_dest_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_dest_V_full_n : IN STD_LOGIC;
    corr3_out_V_dest_V_write : OUT STD_LOGIC );
end;


architecture behav of layer3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage30 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage31 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage32 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage33 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage34 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage35 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage36 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage37 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage38 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage39 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage40 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage41 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage42 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage43 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage44 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage45 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage46 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage47 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage48 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage49 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage50 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage51 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage52 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage53 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage54 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage55 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage56 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage57 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage58 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage59 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage60 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage61 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage62 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage63 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage64 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage65 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (94 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (94 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (94 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (94 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (94 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (94 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (94 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (94 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (94 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (94 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (94 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000111";
    constant ap_const_lv13_8 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_const_lv13_9 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001001";
    constant ap_const_lv13_A : STD_LOGIC_VECTOR (12 downto 0) := "0000000001010";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv13_C : STD_LOGIC_VECTOR (12 downto 0) := "0000000001100";
    constant ap_const_lv13_D : STD_LOGIC_VECTOR (12 downto 0) := "0000000001101";
    constant ap_const_lv13_E : STD_LOGIC_VECTOR (12 downto 0) := "0000000001110";
    constant ap_const_lv13_F : STD_LOGIC_VECTOR (12 downto 0) := "0000000001111";
    constant ap_const_lv13_10 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_const_lv13_11 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010001";
    constant ap_const_lv13_12 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010010";
    constant ap_const_lv13_13 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010011";
    constant ap_const_lv13_14 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010100";
    constant ap_const_lv13_15 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010101";
    constant ap_const_lv13_16 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010110";
    constant ap_const_lv13_17 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010111";
    constant ap_const_lv13_18 : STD_LOGIC_VECTOR (12 downto 0) := "0000000011000";
    constant ap_const_lv13_19 : STD_LOGIC_VECTOR (12 downto 0) := "0000000011001";
    constant ap_const_lv13_1A : STD_LOGIC_VECTOR (12 downto 0) := "0000000011010";
    constant ap_const_lv13_1B : STD_LOGIC_VECTOR (12 downto 0) := "0000000011011";
    constant ap_const_lv13_1C : STD_LOGIC_VECTOR (12 downto 0) := "0000000011100";
    constant ap_const_lv13_1D : STD_LOGIC_VECTOR (12 downto 0) := "0000000011101";
    constant ap_const_lv13_1E : STD_LOGIC_VECTOR (12 downto 0) := "0000000011110";
    constant ap_const_lv13_1F : STD_LOGIC_VECTOR (12 downto 0) := "0000000011111";
    constant ap_const_lv13_20 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_const_lv13_21 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100001";
    constant ap_const_lv13_22 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100010";
    constant ap_const_lv13_23 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100011";
    constant ap_const_lv13_24 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100100";
    constant ap_const_lv13_25 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100101";
    constant ap_const_lv13_26 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100110";
    constant ap_const_lv13_27 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100111";
    constant ap_const_lv13_28 : STD_LOGIC_VECTOR (12 downto 0) := "0000000101000";
    constant ap_const_lv13_29 : STD_LOGIC_VECTOR (12 downto 0) := "0000000101001";
    constant ap_const_lv13_2A : STD_LOGIC_VECTOR (12 downto 0) := "0000000101010";
    constant ap_const_lv13_2B : STD_LOGIC_VECTOR (12 downto 0) := "0000000101011";
    constant ap_const_lv13_2C : STD_LOGIC_VECTOR (12 downto 0) := "0000000101100";
    constant ap_const_lv13_2D : STD_LOGIC_VECTOR (12 downto 0) := "0000000101101";
    constant ap_const_lv13_2E : STD_LOGIC_VECTOR (12 downto 0) := "0000000101110";
    constant ap_const_lv13_2F : STD_LOGIC_VECTOR (12 downto 0) := "0000000101111";
    constant ap_const_lv13_30 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110000";
    constant ap_const_lv13_31 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110001";
    constant ap_const_lv13_32 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110010";
    constant ap_const_lv13_33 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110011";
    constant ap_const_lv13_34 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110100";
    constant ap_const_lv13_35 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110101";
    constant ap_const_lv13_36 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110110";
    constant ap_const_lv13_37 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110111";
    constant ap_const_lv13_38 : STD_LOGIC_VECTOR (12 downto 0) := "0000000111000";
    constant ap_const_lv13_39 : STD_LOGIC_VECTOR (12 downto 0) := "0000000111001";
    constant ap_const_lv13_3A : STD_LOGIC_VECTOR (12 downto 0) := "0000000111010";
    constant ap_const_lv13_3B : STD_LOGIC_VECTOR (12 downto 0) := "0000000111011";
    constant ap_const_lv13_3C : STD_LOGIC_VECTOR (12 downto 0) := "0000000111100";
    constant ap_const_lv13_3D : STD_LOGIC_VECTOR (12 downto 0) := "0000000111101";
    constant ap_const_lv13_3E : STD_LOGIC_VECTOR (12 downto 0) := "0000000111110";
    constant ap_const_lv13_3F : STD_LOGIC_VECTOR (12 downto 0) := "0000000111111";
    constant ap_const_lv13_40 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_const_lv13_41 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000001";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv12_630 : STD_LOGIC_VECTOR (11 downto 0) := "011000110000";
    constant ap_const_lv12_631 : STD_LOGIC_VECTOR (11 downto 0) := "011000110001";
    constant ap_const_lv12_670 : STD_LOGIC_VECTOR (11 downto 0) := "011001110000";
    constant ap_const_lv12_671 : STD_LOGIC_VECTOR (11 downto 0) := "011001110001";
    constant ap_const_lv11_318 : STD_LOGIC_VECTOR (10 downto 0) := "01100011000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv8_C6 : STD_LOGIC_VECTOR (7 downto 0) := "11000110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_118 : STD_LOGIC_VECTOR (8 downto 0) := "100011000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal biases_layer3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal biases_layer3_V_ce0 : STD_LOGIC;
    signal biases_layer3_V_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weights_layer3_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal weights_layer3_V_ce0 : STD_LOGIC;
    signal weights_layer3_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal corr2_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln458_reg_16467 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal icmp_ln480_fu_10805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal corr2_out_V_data_V_blk_n : STD_LOGIC;
    signal corr2_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr2_out_V_user_V_blk_n : STD_LOGIC;
    signal corr2_out_V_last_V_blk_n : STD_LOGIC;
    signal corr2_out_V_id_V_blk_n : STD_LOGIC;
    signal corr2_out_V_dest_V_blk_n : STD_LOGIC;
    signal corr3_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state99 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state99 : signal is "none";
    signal corr3_out_V_data_V_blk_n : STD_LOGIC;
    signal corr3_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr3_out_V_user_V_blk_n : STD_LOGIC;
    signal corr3_out_V_last_V_blk_n : STD_LOGIC;
    signal corr3_out_V_id_V_blk_n : STD_LOGIC;
    signal corr3_out_V_dest_V_blk_n : STD_LOGIC;
    signal filter_line_0_reg_7953 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_input_element1_reg_7965 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_reg_8043 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_line_0_reg_8054 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_input_element2_21_reg_8065 : STD_LOGIC_VECTOR (6 downto 0);
    signal img_channel_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_8163 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state8_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal icmp_ln444_reg_11595 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage34 : signal is "none";
    signal ap_block_state40_pp0_stage34_iter0 : BOOLEAN;
    signal ap_block_pp0_stage34_11001 : BOOLEAN;
    signal img_channel_keep_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_8168 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_data_V_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_8173 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_8178 : STD_LOGIC_VECTOR (3 downto 0);
    signal row_idx_fu_8189_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal row_idx_reg_11524 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_8201_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_11532 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln435_fu_8215_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln435_reg_11537 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln434_fu_8195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln442_fu_8219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln442_reg_11542 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln455_fu_8225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln455_reg_11546 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln477_fu_8231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln477_reg_11550 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln496_fu_8243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln496_reg_11554 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln321_fu_8279_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln321_reg_11558 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln477_fu_8283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln477_reg_11564 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_8295_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln439_fu_8315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal current_input_channe_10_fu_8321_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_10_reg_11580 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln444_fu_8327_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln444_reg_11585 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_8115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_reg_11591 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_fu_8331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state6_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state72_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal filter_line_fu_8337_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal filter_line_reg_11599 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln321_176_fu_8404_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_176_reg_11606 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state7_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal img_channel_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_220_reg_11814 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_l_reg_11819 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_reg_11824 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_reg_11829 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_reg_11834 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_221_reg_11839 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_l_25_reg_11844 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_25_reg_11849 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_25_reg_11854 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_25_reg_11859 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state9_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal img_channel_valid_V_222_reg_11934 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_30_reg_11939 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_26_reg_11944 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_26_reg_11949 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_26_reg_11954 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_26_reg_11959 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_26_reg_11964 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_223_reg_11969 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_31_reg_11974 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_27_reg_11979 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_27_reg_11984 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_27_reg_11989 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_27_reg_11994 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_27_reg_11999 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state10_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal img_channel_valid_V_224_reg_12074 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_32_reg_12079 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_28_reg_12084 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_28_reg_12089 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_28_reg_12094 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_28_reg_12099 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_28_reg_12104 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_225_reg_12109 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_33_reg_12114 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_29_reg_12119 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_29_reg_12124 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_29_reg_12129 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_29_reg_12134 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_29_reg_12139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state11_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal img_channel_valid_V_226_reg_12214 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_34_reg_12219 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_30_reg_12224 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_30_reg_12229 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_30_reg_12234 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_30_reg_12239 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_30_reg_12244 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_227_reg_12249 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_35_reg_12254 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_31_reg_12259 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_31_reg_12264 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_31_reg_12269 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_31_reg_12274 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_31_reg_12279 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state12_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal img_channel_valid_V_228_reg_12354 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_36_reg_12359 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_32_reg_12364 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_32_reg_12369 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_32_reg_12374 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_32_reg_12379 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_32_reg_12384 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_229_reg_12389 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_37_reg_12394 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_33_reg_12399 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_33_reg_12404 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_33_reg_12409 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_33_reg_12414 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_33_reg_12419 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state13_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal img_channel_valid_V_230_reg_12494 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_38_reg_12499 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_34_reg_12504 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_34_reg_12509 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_34_reg_12514 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_34_reg_12519 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_34_reg_12524 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_231_reg_12529 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_39_reg_12534 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_35_reg_12539 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_35_reg_12544 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_35_reg_12549 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_35_reg_12554 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_35_reg_12559 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state14_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal img_channel_valid_V_232_reg_12634 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_40_reg_12639 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_36_reg_12644 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_36_reg_12649 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_36_reg_12654 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_36_reg_12659 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_36_reg_12664 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_233_reg_12669 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_41_reg_12674 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_37_reg_12679 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_37_reg_12684 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_37_reg_12689 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_37_reg_12694 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_37_reg_12699 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state15_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal img_channel_valid_V_234_reg_12774 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_42_reg_12779 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_38_reg_12784 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_38_reg_12789 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_38_reg_12794 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_38_reg_12799 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_38_reg_12804 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_235_reg_12809 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_43_reg_12814 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_39_reg_12819 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_39_reg_12824 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_39_reg_12829 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_39_reg_12834 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_39_reg_12839 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state16_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal img_channel_valid_V_236_reg_12914 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_44_reg_12919 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_40_reg_12924 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_40_reg_12929 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_40_reg_12934 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_40_reg_12939 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_40_reg_12944 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_237_reg_12949 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_45_reg_12954 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_41_reg_12959 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_41_reg_12964 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_41_reg_12969 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_41_reg_12974 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_41_reg_12979 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state17_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal img_channel_valid_V_238_reg_13054 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_46_reg_13059 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_42_reg_13064 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_42_reg_13069 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_42_reg_13074 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_42_reg_13079 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_42_reg_13084 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_239_reg_13089 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_47_reg_13094 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_43_reg_13099 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_43_reg_13104 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_43_reg_13109 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_43_reg_13114 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_43_reg_13119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state18_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal img_channel_valid_V_240_reg_13194 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_48_reg_13199 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_44_reg_13204 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_44_reg_13209 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_44_reg_13214 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_44_reg_13219 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_44_reg_13224 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_241_reg_13229 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_49_reg_13234 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_45_reg_13239 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_45_reg_13244 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_45_reg_13249 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_45_reg_13254 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_45_reg_13259 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state19_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal img_channel_valid_V_242_reg_13334 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_50_reg_13339 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_46_reg_13344 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_46_reg_13349 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_46_reg_13354 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_46_reg_13359 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_46_reg_13364 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_243_reg_13369 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_51_reg_13374 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_47_reg_13379 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_47_reg_13384 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_47_reg_13389 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_47_reg_13394 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_47_reg_13399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state20_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal img_channel_valid_V_244_reg_13474 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_52_reg_13479 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_48_reg_13484 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_48_reg_13489 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_48_reg_13494 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_48_reg_13499 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_48_reg_13504 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_245_reg_13509 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_53_reg_13514 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_49_reg_13519 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_49_reg_13524 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_49_reg_13529 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_49_reg_13534 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_49_reg_13539 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state21_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal img_channel_valid_V_246_reg_13614 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_54_reg_13619 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_50_reg_13624 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_50_reg_13629 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_50_reg_13634 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_50_reg_13639 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_50_reg_13644 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_247_reg_13649 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_55_reg_13654 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_51_reg_13659 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_51_reg_13664 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_51_reg_13669 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_51_reg_13674 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_51_reg_13679 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state22_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal img_channel_valid_V_248_reg_13754 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_56_reg_13759 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_52_reg_13764 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_52_reg_13769 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_52_reg_13774 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_52_reg_13779 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_52_reg_13784 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_249_reg_13789 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_57_reg_13794 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_53_reg_13799 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_53_reg_13804 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_53_reg_13809 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_53_reg_13814 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_53_reg_13819 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state23_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal img_channel_valid_V_250_reg_13894 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_58_reg_13899 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_54_reg_13904 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_54_reg_13909 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_54_reg_13914 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_54_reg_13919 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_54_reg_13924 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_251_reg_13929 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_59_reg_13934 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_55_reg_13939 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_55_reg_13944 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_55_reg_13949 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_55_reg_13954 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_55_reg_13959 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state24_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal img_channel_valid_V_252_reg_14034 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_60_reg_14039 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_56_reg_14044 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_56_reg_14049 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_56_reg_14054 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_56_reg_14059 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_56_reg_14064 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_253_reg_14069 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_61_reg_14074 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_57_reg_14079 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_57_reg_14084 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_57_reg_14089 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_57_reg_14094 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_57_reg_14099 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state25_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal img_channel_valid_V_254_reg_14174 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_62_reg_14179 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_58_reg_14184 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_58_reg_14189 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_58_reg_14194 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_58_reg_14199 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_58_reg_14204 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_255_reg_14209 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_63_reg_14214 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_59_reg_14219 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_59_reg_14224 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_59_reg_14229 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_59_reg_14234 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_59_reg_14239 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state26_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal img_channel_valid_V_256_reg_14314 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_64_reg_14319 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_60_reg_14324 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_60_reg_14329 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_60_reg_14334 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_60_reg_14339 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_60_reg_14344 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_257_reg_14349 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_65_reg_14354 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_61_reg_14359 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_61_reg_14364 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_61_reg_14369 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_61_reg_14374 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_61_reg_14379 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state27_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal img_channel_valid_V_258_reg_14454 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_66_reg_14459 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_62_reg_14464 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_62_reg_14469 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_62_reg_14474 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_62_reg_14479 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_62_reg_14484 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_259_reg_14489 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_67_reg_14494 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_63_reg_14499 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_63_reg_14504 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_63_reg_14509 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_63_reg_14514 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_63_reg_14519 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state28_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal img_channel_valid_V_260_reg_14594 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_68_reg_14599 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_64_reg_14604 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_64_reg_14609 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_64_reg_14614 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_64_reg_14619 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_64_reg_14624 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_261_reg_14629 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_69_reg_14634 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_65_reg_14639 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_65_reg_14644 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_65_reg_14649 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_65_reg_14654 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_65_reg_14659 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state29_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal img_channel_valid_V_262_reg_14734 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_70_reg_14739 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_66_reg_14744 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_66_reg_14749 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_66_reg_14754 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_66_reg_14759 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_66_reg_14764 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_263_reg_14769 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_71_reg_14774 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_67_reg_14779 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_67_reg_14784 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_67_reg_14789 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_67_reg_14794 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_67_reg_14799 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_state30_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal img_channel_valid_V_264_reg_14874 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_72_reg_14879 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_68_reg_14884 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_68_reg_14889 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_68_reg_14894 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_68_reg_14899 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_68_reg_14904 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_265_reg_14909 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_73_reg_14914 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_69_reg_14919 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_69_reg_14924 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_69_reg_14929 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_69_reg_14934 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_69_reg_14939 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_state31_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal img_channel_valid_V_266_reg_15014 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_74_reg_15019 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_70_reg_15024 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_70_reg_15029 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_70_reg_15034 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_70_reg_15039 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_70_reg_15044 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_267_reg_15049 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_75_reg_15054 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_71_reg_15059 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_71_reg_15064 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_71_reg_15069 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_71_reg_15074 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_71_reg_15079 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_state32_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal img_channel_valid_V_268_reg_15154 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_76_reg_15159 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_72_reg_15164 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_72_reg_15169 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_72_reg_15174 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_72_reg_15179 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_72_reg_15184 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_269_reg_15189 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_77_reg_15194 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_73_reg_15199 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_73_reg_15204 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_73_reg_15209 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_73_reg_15214 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_73_reg_15219 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_state33_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal img_channel_valid_V_270_reg_15294 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_78_reg_15299 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_74_reg_15304 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_74_reg_15309 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_74_reg_15314 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_74_reg_15319 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_74_reg_15324 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_271_reg_15329 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_79_reg_15334 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_75_reg_15339 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_75_reg_15344 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_75_reg_15349 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_75_reg_15354 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_75_reg_15359 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal ap_block_state34_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_pp0_stage28_11001 : BOOLEAN;
    signal img_channel_valid_V_272_reg_15434 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_80_reg_15439 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_76_reg_15444 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_76_reg_15449 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_76_reg_15454 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_76_reg_15459 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_76_reg_15464 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_273_reg_15469 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_81_reg_15474 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_77_reg_15479 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_77_reg_15484 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_77_reg_15489 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_77_reg_15494 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_77_reg_15499 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_block_state35_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal img_channel_valid_V_274_reg_15574 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_82_reg_15579 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_78_reg_15584 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_78_reg_15589 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_78_reg_15594 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_78_reg_15599 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_78_reg_15604 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_275_reg_15609 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_83_reg_15614 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_79_reg_15619 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_79_reg_15624 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_79_reg_15629 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_79_reg_15634 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_79_reg_15639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage30 : signal is "none";
    signal ap_block_state36_pp0_stage30_iter0 : BOOLEAN;
    signal ap_block_pp0_stage30_11001 : BOOLEAN;
    signal img_channel_valid_V_276_reg_15714 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_84_reg_15719 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_80_reg_15724 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_80_reg_15729 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_80_reg_15734 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_80_reg_15739 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_80_reg_15744 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_277_reg_15749 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_85_reg_15754 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_81_reg_15759 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_81_reg_15764 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_81_reg_15769 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_81_reg_15774 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_81_reg_15779 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage31 : signal is "none";
    signal ap_block_state37_pp0_stage31_iter0 : BOOLEAN;
    signal ap_block_pp0_stage31_11001 : BOOLEAN;
    signal img_channel_valid_V_278_reg_15854 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_86_reg_15859 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_82_reg_15864 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_82_reg_15869 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_82_reg_15874 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_82_reg_15879 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_82_reg_15884 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_279_reg_15889 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_87_reg_15894 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_83_reg_15899 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_83_reg_15904 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_83_reg_15909 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_83_reg_15914 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_83_reg_15919 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage32 : signal is "none";
    signal ap_block_state38_pp0_stage32_iter0 : BOOLEAN;
    signal ap_block_pp0_stage32_11001 : BOOLEAN;
    signal img_channel_valid_V_280_reg_15994 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_88_reg_15999 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_84_reg_16004 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_84_reg_16009 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_84_reg_16014 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_84_reg_16019 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_84_reg_16024 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_281_reg_16029 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_89_reg_16034 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_85_reg_16039 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_85_reg_16044 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_85_reg_16049 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_85_reg_16054 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_85_reg_16059 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage33 : signal is "none";
    signal ap_block_state39_pp0_stage33_iter0 : BOOLEAN;
    signal ap_block_pp0_stage33_11001 : BOOLEAN;
    signal img_channel_valid_V_282_reg_16134 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_90_reg_16139 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_86_reg_16144 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_86_reg_16149 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_86_reg_16154 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_86_reg_16159 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_86_reg_16164 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_283_reg_16169 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_l_91_reg_16174 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_l_87_reg_16179 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_l_87_reg_16184 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_87_reg_16189 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_87_reg_16194 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_87_reg_16199 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_110_fu_9525_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_110_reg_16204 : STD_LOGIC_VECTOR (12 downto 0);
    signal img_channel_valid_V_284_reg_16272 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_l_88_reg_16277 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_88_reg_16282 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_88_reg_16287 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_88_reg_16292 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_285_reg_16297 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_l_89_reg_16302 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_l_89_reg_16307 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_loa_89_reg_16312 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_l_89_reg_16317 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_242_fu_10604_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_242_reg_16322 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal img_channel_valid_V_286_reg_16327 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_287_reg_16332 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_288_reg_16337 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_289_reg_16342 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_196_reg_16347 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_197_reg_16352 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_198_reg_16357 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_199_reg_16362 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_197_reg_16367 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_198_reg_16372 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_199_reg_16377 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_200_reg_16382 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_195_reg_16387 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_196_reg_16392 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_197_reg_16397 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_198_reg_16402 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_197_reg_16407 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_198_reg_16412 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_199_reg_16417 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_200_reg_16422 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_197_reg_16427 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_198_reg_16432 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_199_reg_16437 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_200_reg_16442 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_197_reg_16447 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_198_reg_16452 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_199_reg_16457 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_200_reg_16462 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln458_fu_10672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state74_pp1_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op2846 : STD_LOGIC;
    signal ap_block_state75_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal add_ln321_246_fu_10682_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_246_reg_16471 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_input_element_29_fu_10687_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal add_ln321_248_fu_10737_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_248_reg_16481 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal img_channel_valid_V_293_reg_16486 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_294_reg_16491 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_295_reg_16496 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_296_reg_16501 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_201_reg_16506 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_202_reg_16511 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_203_reg_16516 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_204_reg_16521 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_202_reg_16526 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_203_reg_16531 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_204_reg_16536 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_205_reg_16541 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_200_reg_16546 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_201_reg_16551 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_202_reg_16556 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_203_reg_16561 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_202_reg_16566 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_203_reg_16571 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_204_reg_16576 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_205_reg_16581 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_202_reg_16586 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_203_reg_16591 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_204_reg_16596 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_205_reg_16601 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_202_reg_16606 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_203_reg_16611 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_204_reg_16616 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_205_reg_16621 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_32_fu_10831_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op2964 : STD_LOGIC;
    signal ap_block_state78 : BOOLEAN;
    signal add_ln321_253_fu_10865_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_253_reg_16634 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal add_ln321_255_fu_10888_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_255_reg_16639 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_input_element_33_fu_10900_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_33_reg_16647 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal icmp_ln498_fu_10894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_257_fu_10930_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_257_reg_16657 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_259_fu_10969_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_259_reg_16692 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_260_fu_10975_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_260_reg_16697 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_34_fu_10997_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_34_reg_16705 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal icmp_ln506_fu_10991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_262_fu_11027_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_262_reg_16715 : STD_LOGIC_VECTOR (11 downto 0);
    signal current_filter_fu_11048_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_filter_reg_16753 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal zext_ln521_fu_11054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln521_reg_16758 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln515_fu_11042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln162_fu_11058_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln162_reg_16763 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln517_fu_11070_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln517_reg_16768 : STD_LOGIC_VECTOR (10 downto 0);
    signal current_input_channe_11_fu_11080_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_11_reg_16777 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal zext_ln203_69_fu_11086_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_69_reg_16782 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln517_fu_11074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_42_fu_11102_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_42_reg_16787 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln519_fu_11108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal subfilter_element_fu_11114_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_element_reg_16801 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln203_44_fu_11155_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_44_reg_16806 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal icmp_ln523_fu_11174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln523_reg_16816 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state89_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state90_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state91_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln523_reg_16816_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln523_fu_11180_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal select_ln528_fu_11198_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln528_reg_16825 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln528_1_fu_11206_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln528_1_reg_16831 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_104_fu_11226_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_104_reg_16837 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln203_45_fu_11248_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_45_reg_16842 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln203_fu_11253_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln203_reg_16847 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_30_fu_11257_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln203_49_fu_11324_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_49_reg_16862 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_input_element_31_fu_11340_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_31_reg_16870 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal out_layer_data_V_add_7_reg_16875 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln532_fu_11334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1265_fu_11372_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1265_reg_16885 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state96 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state96 : signal is "none";
    signal sext_ln703_fu_11376_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_reg_16890 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_input_element_fu_11386_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_reg_16898 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal icmp_ln537_fu_11380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_data_V_add_8_reg_16909 : STD_LOGIC_VECTOR (9 downto 0);
    signal aux_sum_V_fu_11411_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal aux_sum_V_reg_16914 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state98 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state98 : signal is "none";
    signal add_ln203_fu_11416_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_reg_16920 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_60_reg_16925 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_valid_V_reg_16955 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state71_pp0_stage65_iter0 : BOOLEAN;
    signal ap_block_pp0_stage65_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage65 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state74 : STD_LOGIC;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state89 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal subfilter_layer_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_layer_V_ce0 : STD_LOGIC;
    signal subfilter_layer_V_we0 : STD_LOGIC;
    signal subfilter_layer_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal subfilter_layer_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal correlate_img_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal correlate_img_ce0 : STD_LOGIC;
    signal correlate_img_we0 : STD_LOGIC;
    signal correlate_img_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_ce0 : STD_LOGIC;
    signal img_channel_valid_V_we0 : STD_LOGIC;
    signal img_channel_valid_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_ce1 : STD_LOGIC;
    signal img_channel_valid_V_we1 : STD_LOGIC;
    signal img_channel_valid_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_ce0 : STD_LOGIC;
    signal img_channel_data_V_we0 : STD_LOGIC;
    signal img_channel_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_ce1 : STD_LOGIC;
    signal img_channel_data_V_we1 : STD_LOGIC;
    signal img_channel_data_V_d1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_ce0 : STD_LOGIC;
    signal img_channel_keep_V_we0 : STD_LOGIC;
    signal img_channel_keep_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_ce1 : STD_LOGIC;
    signal img_channel_keep_V_we1 : STD_LOGIC;
    signal img_channel_keep_V_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_ce0 : STD_LOGIC;
    signal img_channel_user_V_we0 : STD_LOGIC;
    signal img_channel_user_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_ce1 : STD_LOGIC;
    signal img_channel_user_V_we1 : STD_LOGIC;
    signal img_channel_user_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_ce0 : STD_LOGIC;
    signal img_channel_last_V_we0 : STD_LOGIC;
    signal img_channel_last_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_ce1 : STD_LOGIC;
    signal img_channel_last_V_we1 : STD_LOGIC;
    signal img_channel_last_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_ce0 : STD_LOGIC;
    signal img_channel_id_V_we0 : STD_LOGIC;
    signal img_channel_id_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_ce1 : STD_LOGIC;
    signal img_channel_id_V_we1 : STD_LOGIC;
    signal img_channel_id_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_ce0 : STD_LOGIC;
    signal img_channel_dest_V_we0 : STD_LOGIC;
    signal img_channel_dest_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_ce1 : STD_LOGIC;
    signal img_channel_dest_V_we1 : STD_LOGIC;
    signal img_channel_dest_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal channel_from_prev_ou_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal channel_from_prev_ou_ce0 : STD_LOGIC;
    signal channel_from_prev_ou_we0 : STD_LOGIC;
    signal channel_from_prev_ou_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_valid_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_layer_valid_V_ce0 : STD_LOGIC;
    signal out_layer_data_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_layer_data_V_ce0 : STD_LOGIC;
    signal out_layer_data_V_we0 : STD_LOGIC;
    signal out_layer_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_CORRELATE_1_fu_8098_ap_start : STD_LOGIC;
    signal grp_CORRELATE_1_fu_8098_ap_done : STD_LOGIC;
    signal grp_CORRELATE_1_fu_8098_ap_idle : STD_LOGIC;
    signal grp_CORRELATE_1_fu_8098_ap_ready : STD_LOGIC;
    signal grp_CORRELATE_1_fu_8098_prev_output_channel_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_CORRELATE_1_fu_8098_prev_output_channel_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_8098_filter_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_CORRELATE_1_fu_8098_filter_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_8098_correlate_img_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CORRELATE_1_fu_8098_correlate_img_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_8098_correlate_img_V_we0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_8098_correlate_img_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_idx_0_reg_7907 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_0_reg_7919 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln435_fu_8289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln431_fu_8183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_reg_7930 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_channe_reg_7941 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_filter_line_0_phi_fu_7957_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal index_input_element2_reg_7976 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element2_19_reg_7987 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal index_input_element2_20_reg_7998 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal current_filter_0_reg_8009 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_16_reg_8020 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_element_0_reg_8031 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ap_phi_mux_input_line_0_phi_fu_8058_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal index_input_element2_22_reg_8076 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal index_input_element2_23_reg_8087 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op3308 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_8098_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal zext_ln203_68_fu_8310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_236_fu_8410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln321_237_fu_8427_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_238_fu_8443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln321_239_fu_8459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_240_fu_8475_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln321_241_fu_8491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_242_fu_8507_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln321_243_fu_8523_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_244_fu_8539_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln321_245_fu_8555_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_246_fu_8571_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln321_247_fu_8587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_248_fu_8603_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln321_249_fu_8619_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_250_fu_8635_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal zext_ln321_251_fu_8651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_252_fu_8667_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal zext_ln321_253_fu_8683_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_254_fu_8699_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal zext_ln321_255_fu_8715_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_256_fu_8731_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal zext_ln321_257_fu_8747_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_258_fu_8763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal zext_ln321_259_fu_8779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_260_fu_8795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal zext_ln321_261_fu_8811_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_262_fu_8827_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal zext_ln321_263_fu_8843_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_264_fu_8859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal zext_ln321_265_fu_8875_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_266_fu_8891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal zext_ln321_267_fu_8907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_268_fu_8923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal zext_ln321_269_fu_8939_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_270_fu_8955_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal zext_ln321_271_fu_8971_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_272_fu_8987_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal zext_ln321_273_fu_9003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_274_fu_9019_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal zext_ln321_275_fu_9035_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_276_fu_9051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal zext_ln321_277_fu_9067_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_278_fu_9083_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal zext_ln321_279_fu_9099_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_280_fu_9115_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal zext_ln321_281_fu_9131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_282_fu_9147_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal zext_ln321_283_fu_9163_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_284_fu_9179_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal zext_ln321_285_fu_9195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_286_fu_9211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal zext_ln321_287_fu_9227_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_288_fu_9243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal zext_ln321_289_fu_9259_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_290_fu_9275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage28 : BOOLEAN;
    signal zext_ln321_291_fu_9291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_292_fu_9307_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage29 : BOOLEAN;
    signal zext_ln321_293_fu_9323_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_294_fu_9339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage30 : BOOLEAN;
    signal zext_ln321_295_fu_9355_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_296_fu_9371_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage31 : BOOLEAN;
    signal zext_ln321_297_fu_9387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_298_fu_9403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage32 : BOOLEAN;
    signal zext_ln321_299_fu_9419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_300_fu_9435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage33 : BOOLEAN;
    signal zext_ln321_301_fu_9451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_168_fu_9531_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage34 : BOOLEAN;
    signal zext_ln321_169_fu_9548_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_170_fu_9564_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage35 : signal is "none";
    signal ap_block_pp0_stage35 : BOOLEAN;
    signal zext_ln321_171_fu_9580_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_172_fu_9596_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage36 : signal is "none";
    signal ap_block_pp0_stage36 : BOOLEAN;
    signal zext_ln321_173_fu_9612_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_174_fu_9628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage37 : signal is "none";
    signal ap_block_pp0_stage37 : BOOLEAN;
    signal zext_ln321_175_fu_9644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_176_fu_9660_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage38 : signal is "none";
    signal ap_block_pp0_stage38 : BOOLEAN;
    signal zext_ln321_177_fu_9676_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_178_fu_9692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage39 : signal is "none";
    signal ap_block_pp0_stage39 : BOOLEAN;
    signal zext_ln321_179_fu_9708_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_180_fu_9724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage40 : signal is "none";
    signal ap_block_pp0_stage40 : BOOLEAN;
    signal zext_ln321_181_fu_9740_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_182_fu_9756_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage41 : signal is "none";
    signal ap_block_pp0_stage41 : BOOLEAN;
    signal zext_ln321_183_fu_9772_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_184_fu_9788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage42 : signal is "none";
    signal ap_block_pp0_stage42 : BOOLEAN;
    signal zext_ln321_185_fu_9804_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_186_fu_9820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage43 : signal is "none";
    signal ap_block_pp0_stage43 : BOOLEAN;
    signal zext_ln321_187_fu_9836_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_188_fu_9852_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage44 : signal is "none";
    signal ap_block_pp0_stage44 : BOOLEAN;
    signal zext_ln321_189_fu_9868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_190_fu_9884_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage45 : signal is "none";
    signal ap_block_pp0_stage45 : BOOLEAN;
    signal zext_ln321_191_fu_9900_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_192_fu_9916_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage46 : signal is "none";
    signal ap_block_pp0_stage46 : BOOLEAN;
    signal zext_ln321_193_fu_9932_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_194_fu_9948_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage47 : signal is "none";
    signal ap_block_pp0_stage47 : BOOLEAN;
    signal zext_ln321_195_fu_9964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_196_fu_9980_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage48 : signal is "none";
    signal ap_block_pp0_stage48 : BOOLEAN;
    signal zext_ln321_197_fu_9996_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_198_fu_10012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage49 : signal is "none";
    signal ap_block_pp0_stage49 : BOOLEAN;
    signal zext_ln321_199_fu_10028_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_200_fu_10044_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage50 : signal is "none";
    signal ap_block_pp0_stage50 : BOOLEAN;
    signal zext_ln321_201_fu_10060_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_202_fu_10076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage51 : signal is "none";
    signal ap_block_pp0_stage51 : BOOLEAN;
    signal zext_ln321_203_fu_10092_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_204_fu_10108_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage52 : signal is "none";
    signal ap_block_pp0_stage52 : BOOLEAN;
    signal zext_ln321_205_fu_10124_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_206_fu_10140_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage53 : signal is "none";
    signal ap_block_pp0_stage53 : BOOLEAN;
    signal zext_ln321_207_fu_10156_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_208_fu_10172_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage54 : signal is "none";
    signal ap_block_pp0_stage54 : BOOLEAN;
    signal zext_ln321_209_fu_10188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_210_fu_10204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage55 : signal is "none";
    signal ap_block_pp0_stage55 : BOOLEAN;
    signal zext_ln321_211_fu_10220_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_212_fu_10236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage56 : signal is "none";
    signal ap_block_pp0_stage56 : BOOLEAN;
    signal zext_ln321_213_fu_10252_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_214_fu_10268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage57 : signal is "none";
    signal ap_block_pp0_stage57 : BOOLEAN;
    signal zext_ln321_215_fu_10284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_216_fu_10300_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage58 : signal is "none";
    signal ap_block_pp0_stage58 : BOOLEAN;
    signal zext_ln321_217_fu_10316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_218_fu_10332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage59 : signal is "none";
    signal ap_block_pp0_stage59 : BOOLEAN;
    signal zext_ln321_219_fu_10348_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_220_fu_10364_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage60 : signal is "none";
    signal ap_block_pp0_stage60 : BOOLEAN;
    signal zext_ln321_221_fu_10380_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_222_fu_10396_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage61 : signal is "none";
    signal ap_block_pp0_stage61 : BOOLEAN;
    signal zext_ln321_223_fu_10412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_224_fu_10428_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage62 : signal is "none";
    signal ap_block_pp0_stage62 : BOOLEAN;
    signal zext_ln321_225_fu_10444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_226_fu_10460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage63 : signal is "none";
    signal ap_block_pp0_stage63 : BOOLEAN;
    signal zext_ln321_227_fu_10476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_228_fu_10492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage64 : signal is "none";
    signal ap_block_pp0_stage64 : BOOLEAN;
    signal zext_ln321_229_fu_10508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_230_fu_10524_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage65 : BOOLEAN;
    signal zext_ln321_231_fu_10540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_232_fu_10556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_233_fu_10572_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_304_fu_10627_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_303_fu_10610_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_305_fu_10644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_306_fu_10661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_310_fu_10693_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_315_fu_10760_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_314_fu_10743_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_316_fu_10777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_317_fu_10794_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_319_fu_10820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_325_fu_10919_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_326_fu_10981_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_332_fu_11016_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_333_fu_11032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_73_fu_11160_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln521_1_fu_11164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_80_fu_11319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_81_fu_11330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1265_7_fu_11360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_fu_11346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln162_7_fu_11401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_308_fu_11442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln703_fu_11365_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state41_pp0_stage35_iter0 : BOOLEAN;
    signal ap_block_pp0_stage35_11001 : BOOLEAN;
    signal ap_block_state42_pp0_stage36_iter0 : BOOLEAN;
    signal ap_block_pp0_stage36_11001 : BOOLEAN;
    signal ap_block_state43_pp0_stage37_iter0 : BOOLEAN;
    signal ap_block_pp0_stage37_11001 : BOOLEAN;
    signal ap_block_state44_pp0_stage38_iter0 : BOOLEAN;
    signal ap_block_pp0_stage38_11001 : BOOLEAN;
    signal ap_block_state45_pp0_stage39_iter0 : BOOLEAN;
    signal ap_block_pp0_stage39_11001 : BOOLEAN;
    signal ap_block_state46_pp0_stage40_iter0 : BOOLEAN;
    signal ap_block_pp0_stage40_11001 : BOOLEAN;
    signal ap_block_state47_pp0_stage41_iter0 : BOOLEAN;
    signal ap_block_pp0_stage41_11001 : BOOLEAN;
    signal ap_block_state48_pp0_stage42_iter0 : BOOLEAN;
    signal ap_block_pp0_stage42_11001 : BOOLEAN;
    signal ap_block_state49_pp0_stage43_iter0 : BOOLEAN;
    signal ap_block_pp0_stage43_11001 : BOOLEAN;
    signal ap_block_state50_pp0_stage44_iter0 : BOOLEAN;
    signal ap_block_pp0_stage44_11001 : BOOLEAN;
    signal ap_block_state51_pp0_stage45_iter0 : BOOLEAN;
    signal ap_block_pp0_stage45_11001 : BOOLEAN;
    signal ap_block_state52_pp0_stage46_iter0 : BOOLEAN;
    signal ap_block_pp0_stage46_11001 : BOOLEAN;
    signal ap_block_state53_pp0_stage47_iter0 : BOOLEAN;
    signal ap_block_pp0_stage47_11001 : BOOLEAN;
    signal ap_block_state54_pp0_stage48_iter0 : BOOLEAN;
    signal ap_block_pp0_stage48_11001 : BOOLEAN;
    signal ap_block_state55_pp0_stage49_iter0 : BOOLEAN;
    signal ap_block_pp0_stage49_11001 : BOOLEAN;
    signal ap_block_state56_pp0_stage50_iter0 : BOOLEAN;
    signal ap_block_pp0_stage50_11001 : BOOLEAN;
    signal ap_block_state57_pp0_stage51_iter0 : BOOLEAN;
    signal ap_block_pp0_stage51_11001 : BOOLEAN;
    signal ap_block_state58_pp0_stage52_iter0 : BOOLEAN;
    signal ap_block_pp0_stage52_11001 : BOOLEAN;
    signal ap_block_state59_pp0_stage53_iter0 : BOOLEAN;
    signal ap_block_pp0_stage53_11001 : BOOLEAN;
    signal ap_block_state60_pp0_stage54_iter0 : BOOLEAN;
    signal ap_block_pp0_stage54_11001 : BOOLEAN;
    signal ap_block_state61_pp0_stage55_iter0 : BOOLEAN;
    signal ap_block_pp0_stage55_11001 : BOOLEAN;
    signal ap_block_state62_pp0_stage56_iter0 : BOOLEAN;
    signal ap_block_pp0_stage56_11001 : BOOLEAN;
    signal ap_block_state63_pp0_stage57_iter0 : BOOLEAN;
    signal ap_block_pp0_stage57_11001 : BOOLEAN;
    signal ap_block_state64_pp0_stage58_iter0 : BOOLEAN;
    signal ap_block_pp0_stage58_11001 : BOOLEAN;
    signal ap_block_state65_pp0_stage59_iter0 : BOOLEAN;
    signal ap_block_pp0_stage59_11001 : BOOLEAN;
    signal ap_block_state66_pp0_stage60_iter0 : BOOLEAN;
    signal ap_block_pp0_stage60_11001 : BOOLEAN;
    signal ap_block_state67_pp0_stage61_iter0 : BOOLEAN;
    signal ap_block_pp0_stage61_11001 : BOOLEAN;
    signal ap_block_state68_pp0_stage62_iter0 : BOOLEAN;
    signal ap_block_pp0_stage62_11001 : BOOLEAN;
    signal ap_block_state69_pp0_stage63_iter0 : BOOLEAN;
    signal ap_block_pp0_stage63_11001 : BOOLEAN;
    signal ap_block_state70_pp0_stage64_iter0 : BOOLEAN;
    signal ap_block_pp0_stage64_11001 : BOOLEAN;
    signal ap_block_pp0_stage65_11001 : BOOLEAN;
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal grp_fu_8105_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_96_fu_8207_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln496_fu_8237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_8249_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_95_fu_8261_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln321_fu_8257_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_165_fu_8269_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln321_fu_8273_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_fu_8301_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_41_fu_8305_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_100_fu_8343_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_101_fu_8354_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln321_234_fu_8350_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_235_fu_8361_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln321_10_fu_8365_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln321_23_fu_8371_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln321_175_fu_8375_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_7_fu_8380_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_59_fu_8392_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_24_fu_8400_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl44_cast_fu_8384_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln321_1_fu_8421_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_177_fu_8438_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_178_fu_8454_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_179_fu_8470_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_180_fu_8486_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_181_fu_8502_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_182_fu_8518_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_183_fu_8534_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_184_fu_8550_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_185_fu_8566_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_186_fu_8582_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_187_fu_8598_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_188_fu_8614_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_189_fu_8630_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_190_fu_8646_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_191_fu_8662_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_192_fu_8678_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_193_fu_8694_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_194_fu_8710_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_195_fu_8726_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_196_fu_8742_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_197_fu_8758_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_198_fu_8774_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_199_fu_8790_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_200_fu_8806_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_201_fu_8822_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_202_fu_8838_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_203_fu_8854_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_204_fu_8870_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_205_fu_8886_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_206_fu_8902_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_207_fu_8918_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_208_fu_8934_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_209_fu_8950_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_210_fu_8966_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_211_fu_8982_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_212_fu_8998_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_213_fu_9014_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_214_fu_9030_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_215_fu_9046_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_216_fu_9062_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_217_fu_9078_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_218_fu_9094_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_219_fu_9110_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_220_fu_9126_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_221_fu_9142_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_222_fu_9158_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_223_fu_9174_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_224_fu_9190_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_225_fu_9206_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_226_fu_9222_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_227_fu_9238_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_228_fu_9254_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_229_fu_9270_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_230_fu_9286_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_231_fu_9302_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_232_fu_9318_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_233_fu_9334_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_234_fu_9350_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_235_fu_9366_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_236_fu_9382_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_237_fu_9398_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_238_fu_9414_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_239_fu_9430_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_240_fu_9446_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_98_fu_9462_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_99_fu_9474_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln321_166_fu_9470_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_167_fu_9482_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln321_9_fu_9486_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln321_21_fu_9492_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln321_fu_9496_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_fu_9501_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_58_fu_9513_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_22_fu_9521_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl_cast_fu_9505_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln321_fu_9542_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_111_fu_9559_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_112_fu_9575_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_113_fu_9591_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_114_fu_9607_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_115_fu_9623_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_116_fu_9639_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_117_fu_9655_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_118_fu_9671_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_119_fu_9687_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_120_fu_9703_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_121_fu_9719_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_122_fu_9735_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_123_fu_9751_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_124_fu_9767_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_125_fu_9783_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_126_fu_9799_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_127_fu_9815_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_128_fu_9831_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_129_fu_9847_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_130_fu_9863_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_131_fu_9879_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_132_fu_9895_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_133_fu_9911_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_134_fu_9927_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_135_fu_9943_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_136_fu_9959_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_137_fu_9975_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_138_fu_9991_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_139_fu_10007_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_140_fu_10023_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_141_fu_10039_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_142_fu_10055_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_143_fu_10071_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_144_fu_10087_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_145_fu_10103_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_146_fu_10119_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_147_fu_10135_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_148_fu_10151_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_149_fu_10167_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_150_fu_10183_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_151_fu_10199_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_152_fu_10215_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_153_fu_10231_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_154_fu_10247_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_155_fu_10263_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_156_fu_10279_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_157_fu_10295_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_158_fu_10311_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_159_fu_10327_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_160_fu_10343_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_161_fu_10359_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_162_fu_10375_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_163_fu_10391_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_164_fu_10407_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_165_fu_10423_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_166_fu_10439_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_167_fu_10455_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_168_fu_10471_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_169_fu_10487_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_170_fu_10503_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_171_fu_10519_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_172_fu_10535_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_173_fu_10551_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_174_fu_10567_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_302_fu_10583_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_241_fu_10587_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_fu_10592_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_10_fu_10598_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln321_2_fu_10621_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_243_fu_10638_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_244_fu_10655_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_309_fu_10678_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_106_fu_10703_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_107_fu_10715_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_312_fu_10723_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_311_fu_10711_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_247_fu_10727_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_313_fu_10733_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_249_fu_10754_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_250_fu_10771_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_251_fu_10788_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_318_fu_10811_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_252_fu_10815_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_108_fu_10841_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_109_fu_10853_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_321_fu_10849_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_322_fu_10861_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_320_fu_10837_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_254_fu_10871_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_11_fu_10876_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_12_fu_10882_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_324_fu_10910_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_256_fu_10914_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_323_fu_10906_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_110_fu_10935_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_111_fu_10947_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_328_fu_10955_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_327_fu_10943_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_258_fu_10959_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_329_fu_10965_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_331_fu_11007_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_261_fu_11011_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_330_fu_11003_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_97_fu_11062_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_102_fu_11090_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_70_fu_11098_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_71_fu_11120_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_43_fu_11124_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_11137_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl48_cast_fu_11129_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_72_fu_11145_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_fu_11149_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln525_fu_11192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_line_fu_11186_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_103_fu_11214_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln203_74_fu_11222_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_76_fu_11234_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln203_5_fu_11238_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln203_10_fu_11244_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_11273_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln203_11_fu_11280_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl50_cast_fu_11266_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_105_fu_11290_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_75_fu_11263_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_77_fu_11297_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_46_fu_11284_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln203_79_fu_11310_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_48_fu_11313_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_47_fu_11301_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_78_fu_11307_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1265_fu_11351_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1265_fu_11355_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1265_fu_11372_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln703_fu_11376_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln162_6_fu_11392_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln162_fu_11396_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln703_fu_11407_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_307_fu_11429_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln321_245_fu_11432_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_25_fu_11438_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln7_fu_11456_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln_fu_11466_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_fu_11462_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_fu_11451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln14_fu_11480_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_fu_11487_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_11474_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln728_fu_11495_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1192_fu_11499_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_fu_11503_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (94 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_block_pp0_stage30_subdone : BOOLEAN;
    signal ap_block_pp0_stage31_subdone : BOOLEAN;
    signal ap_block_pp0_stage32_subdone : BOOLEAN;
    signal ap_block_pp0_stage33_subdone : BOOLEAN;
    signal ap_block_pp0_stage34_subdone : BOOLEAN;
    signal ap_block_pp0_stage35_subdone : BOOLEAN;
    signal ap_block_pp0_stage36_subdone : BOOLEAN;
    signal ap_block_pp0_stage37_subdone : BOOLEAN;
    signal ap_block_pp0_stage38_subdone : BOOLEAN;
    signal ap_block_pp0_stage39_subdone : BOOLEAN;
    signal ap_block_pp0_stage40_subdone : BOOLEAN;
    signal ap_block_pp0_stage41_subdone : BOOLEAN;
    signal ap_block_pp0_stage42_subdone : BOOLEAN;
    signal ap_block_pp0_stage43_subdone : BOOLEAN;
    signal ap_block_pp0_stage44_subdone : BOOLEAN;
    signal ap_block_pp0_stage45_subdone : BOOLEAN;
    signal ap_block_pp0_stage46_subdone : BOOLEAN;
    signal ap_block_pp0_stage47_subdone : BOOLEAN;
    signal ap_block_pp0_stage48_subdone : BOOLEAN;
    signal ap_block_pp0_stage49_subdone : BOOLEAN;
    signal ap_block_pp0_stage50_subdone : BOOLEAN;
    signal ap_block_pp0_stage51_subdone : BOOLEAN;
    signal ap_block_pp0_stage52_subdone : BOOLEAN;
    signal ap_block_pp0_stage53_subdone : BOOLEAN;
    signal ap_block_pp0_stage54_subdone : BOOLEAN;
    signal ap_block_pp0_stage55_subdone : BOOLEAN;
    signal ap_block_pp0_stage56_subdone : BOOLEAN;
    signal ap_block_pp0_stage57_subdone : BOOLEAN;
    signal ap_block_pp0_stage58_subdone : BOOLEAN;
    signal ap_block_pp0_stage59_subdone : BOOLEAN;
    signal ap_block_pp0_stage60_subdone : BOOLEAN;
    signal ap_block_pp0_stage61_subdone : BOOLEAN;
    signal ap_block_pp0_stage62_subdone : BOOLEAN;
    signal ap_block_pp0_stage63_subdone : BOOLEAN;
    signal ap_block_pp0_stage64_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;

    component CORRELATE_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        prev_output_channel_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        prev_output_channel_V_ce0 : OUT STD_LOGIC;
        prev_output_channel_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        filter_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        filter_V_ce0 : OUT STD_LOGIC;
        filter_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        correlate_img_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        correlate_img_V_ce0 : OUT STD_LOGIC;
        correlate_img_V_we0 : OUT STD_LOGIC;
        correlate_img_V_d0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer3_biases_layDeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component layer3_weights_laEe0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component layer3_subfilter_Ffa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer1_correlate_fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer3_img_channeHfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer3_img_channeIfE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (11 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer3_img_channeJfO IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (3 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component layer2_channel_fryd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer2_out_layer_zec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer2_out_layer_Aem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    biases_layer3_V_U : component layer3_biases_layDeQ
    generic map (
        DataWidth => 3,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => biases_layer3_V_address0,
        ce0 => biases_layer3_V_ce0,
        q0 => biases_layer3_V_q0);

    weights_layer3_V_U : component layer3_weights_laEe0
    generic map (
        DataWidth => 6,
        AddressRange => 1296,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights_layer3_V_address0,
        ce0 => weights_layer3_V_ce0,
        q0 => weights_layer3_V_q0);

    subfilter_layer_V_U : component layer3_subfilter_Ffa
    generic map (
        DataWidth => 12,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => subfilter_layer_V_address0,
        ce0 => subfilter_layer_V_ce0,
        we0 => subfilter_layer_V_we0,
        d0 => subfilter_layer_V_d0,
        q0 => subfilter_layer_V_q0);

    correlate_img_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => correlate_img_address0,
        ce0 => correlate_img_ce0,
        we0 => correlate_img_we0,
        d0 => grp_CORRELATE_1_fu_8098_correlate_img_V_d0,
        q0 => correlate_img_q0);

    img_channel_valid_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_valid_V_address0,
        ce0 => img_channel_valid_V_ce0,
        we0 => img_channel_valid_V_we0,
        d0 => img_channel_valid_V_d0,
        q0 => img_channel_valid_V_q0,
        address1 => img_channel_valid_V_address1,
        ce1 => img_channel_valid_V_ce1,
        we1 => img_channel_valid_V_we1,
        d1 => img_channel_valid_V_d1,
        q1 => img_channel_valid_V_q1);

    img_channel_data_V_U : component layer3_img_channeIfE
    generic map (
        DataWidth => 12,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_data_V_address0,
        ce0 => img_channel_data_V_ce0,
        we0 => img_channel_data_V_we0,
        d0 => img_channel_data_V_d0,
        q0 => img_channel_data_V_q0,
        address1 => img_channel_data_V_address1,
        ce1 => img_channel_data_V_ce1,
        we1 => img_channel_data_V_we1,
        d1 => img_channel_data_V_d1,
        q1 => img_channel_data_V_q1);

    img_channel_keep_V_U : component layer3_img_channeJfO
    generic map (
        DataWidth => 4,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_keep_V_address0,
        ce0 => img_channel_keep_V_ce0,
        we0 => img_channel_keep_V_we0,
        d0 => img_channel_keep_V_d0,
        q0 => img_channel_keep_V_q0,
        address1 => img_channel_keep_V_address1,
        ce1 => img_channel_keep_V_ce1,
        we1 => img_channel_keep_V_we1,
        d1 => img_channel_keep_V_d1,
        q1 => img_channel_keep_V_q1);

    img_channel_user_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_user_V_address0,
        ce0 => img_channel_user_V_ce0,
        we0 => img_channel_user_V_we0,
        d0 => img_channel_user_V_d0,
        q0 => img_channel_user_V_q0,
        address1 => img_channel_user_V_address1,
        ce1 => img_channel_user_V_ce1,
        we1 => img_channel_user_V_we1,
        d1 => img_channel_user_V_d1,
        q1 => img_channel_user_V_q1);

    img_channel_last_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_last_V_address0,
        ce0 => img_channel_last_V_ce0,
        we0 => img_channel_last_V_we0,
        d0 => img_channel_last_V_d0,
        q0 => img_channel_last_V_q0,
        address1 => img_channel_last_V_address1,
        ce1 => img_channel_last_V_ce1,
        we1 => img_channel_last_V_we1,
        d1 => img_channel_last_V_d1,
        q1 => img_channel_last_V_q1);

    img_channel_id_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_id_V_address0,
        ce0 => img_channel_id_V_ce0,
        we0 => img_channel_id_V_we0,
        d0 => img_channel_id_V_d0,
        q0 => img_channel_id_V_q0,
        address1 => img_channel_id_V_address1,
        ce1 => img_channel_id_V_ce1,
        we1 => img_channel_id_V_we1,
        d1 => img_channel_id_V_d1,
        q1 => img_channel_id_V_q1);

    img_channel_dest_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_dest_V_address0,
        ce0 => img_channel_dest_V_ce0,
        we0 => img_channel_dest_V_we0,
        d0 => img_channel_dest_V_d0,
        q0 => img_channel_dest_V_q0,
        address1 => img_channel_dest_V_address1,
        ce1 => img_channel_dest_V_ce1,
        we1 => img_channel_dest_V_we1,
        d1 => img_channel_dest_V_d1,
        q1 => img_channel_dest_V_q1);

    channel_from_prev_ou_U : component layer2_channel_fryd2
    generic map (
        DataWidth => 12,
        AddressRange => 5508,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => channel_from_prev_ou_address0,
        ce0 => channel_from_prev_ou_ce0,
        we0 => channel_from_prev_ou_we0,
        d0 => img_channel_data_V_q0,
        q0 => channel_from_prev_ou_q0);

    out_layer_valid_V_U : component layer2_out_layer_zec
    generic map (
        DataWidth => 1,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_valid_V_address0,
        ce0 => out_layer_valid_V_ce0,
        q0 => out_layer_valid_V_q0);

    out_layer_data_V_U : component layer2_out_layer_Aem
    generic map (
        DataWidth => 12,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_data_V_address0,
        ce0 => out_layer_data_V_ce0,
        we0 => out_layer_data_V_we0,
        d0 => out_layer_data_V_d0,
        q0 => out_layer_data_V_q0);

    grp_CORRELATE_1_fu_8098 : component CORRELATE_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CORRELATE_1_fu_8098_ap_start,
        ap_done => grp_CORRELATE_1_fu_8098_ap_done,
        ap_idle => grp_CORRELATE_1_fu_8098_ap_idle,
        ap_ready => grp_CORRELATE_1_fu_8098_ap_ready,
        prev_output_channel_V_address0 => grp_CORRELATE_1_fu_8098_prev_output_channel_V_address0,
        prev_output_channel_V_ce0 => grp_CORRELATE_1_fu_8098_prev_output_channel_V_ce0,
        prev_output_channel_V_q0 => channel_from_prev_ou_q0,
        filter_V_address0 => grp_CORRELATE_1_fu_8098_filter_V_address0,
        filter_V_ce0 => grp_CORRELATE_1_fu_8098_filter_V_ce0,
        filter_V_q0 => subfilter_layer_V_q0,
        correlate_img_V_address0 => grp_CORRELATE_1_fu_8098_correlate_img_V_address0,
        correlate_img_V_ce0 => grp_CORRELATE_1_fu_8098_correlate_img_V_ce0,
        correlate_img_V_we0 => grp_CORRELATE_1_fu_8098_correlate_img_V_we0,
        correlate_img_V_d0 => grp_CORRELATE_1_fu_8098_correlate_img_V_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln431_fu_8183_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state6))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln442_reg_11542 = ap_const_lv1_1) and (icmp_ln439_fu_8315_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((icmp_ln442_reg_11542 = ap_const_lv1_1) and (icmp_ln439_fu_8315_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state74) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state74))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state74);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state89) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln519_fu_11108_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state86))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state89)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state89);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif (((icmp_ln519_fu_11108_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state86))) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CORRELATE_1_fu_8098_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CORRELATE_1_fu_8098_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
                    grp_CORRELATE_1_fu_8098_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CORRELATE_1_fu_8098_ap_ready = ap_const_logic_1)) then 
                    grp_CORRELATE_1_fu_8098_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    current_filter_0_reg_8009_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln439_fu_8315_p2 = ap_const_lv1_1) and (grp_fu_8115_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                current_filter_0_reg_8009 <= ap_const_lv4_0;
            elsif (((icmp_ln537_fu_11380_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state97))) then 
                current_filter_0_reg_8009 <= current_filter_reg_16753;
            end if; 
        end if;
    end process;

    current_input_channe_16_reg_8020_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln532_fu_11334_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state94))) then 
                current_input_channe_16_reg_8020 <= current_input_channe_11_reg_16777;
            elsif (((icmp_ln513_reg_11591 = ap_const_lv1_0) and (icmp_ln515_fu_11042_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                current_input_channe_16_reg_8020 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    current_input_channe_reg_7941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln434_fu_8195_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                current_input_channe_reg_7941 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state82) and ((icmp_ln506_fu_10991_p2 = ap_const_lv1_1) or (icmp_ln477_reg_11550 = ap_const_lv1_0)))) then 
                current_input_channe_reg_7941 <= current_input_channe_10_reg_11580;
            end if; 
        end if;
    end process;

    filter_line_0_reg_7953_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln442_reg_11542 = ap_const_lv1_1) and (icmp_ln439_fu_8315_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                filter_line_0_reg_7953 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                filter_line_0_reg_7953 <= filter_line_reg_11599;
            end if; 
        end if;
    end process;

    i_0_reg_7919_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln431_fu_8183_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_0_reg_7919 <= ap_const_lv4_0;
            elsif (((icmp_ln435_fu_8289_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_0_reg_7919 <= i_reg_11532;
            end if; 
        end if;
    end process;

    index_input_element1_reg_7965_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                index_input_element1_reg_7965 <= ap_const_lv7_1;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_fu_10672_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                index_input_element1_reg_7965 <= index_input_element_29_fu_10687_p2;
            end if; 
        end if;
    end process;

    index_input_element2_19_reg_7987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln496_reg_11554) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                index_input_element2_19_reg_7987 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                index_input_element2_19_reg_7987 <= index_input_element_33_reg_16647;
            end if; 
        end if;
    end process;

    index_input_element2_20_reg_7998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state80) and (((icmp_ln477_reg_11550 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln496_reg_11554)) or ((icmp_ln477_reg_11550 = ap_const_lv1_1) and (icmp_ln498_fu_10894_p2 = ap_const_lv1_1))))) then 
                index_input_element2_20_reg_7998 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
                index_input_element2_20_reg_7998 <= index_input_element_34_reg_16705;
            end if; 
        end if;
    end process;

    index_input_element2_21_reg_8065_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln519_fu_11108_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state86))) then 
                index_input_element2_21_reg_8065 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln523_fu_11174_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                index_input_element2_21_reg_8065 <= index_input_element_30_fu_11257_p2;
            end if; 
        end if;
    end process;

    index_input_element2_22_reg_8076_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
                index_input_element2_22_reg_8076 <= index_input_element_31_reg_16870;
            elsif (((grp_CORRELATE_1_fu_8098_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
                index_input_element2_22_reg_8076 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    index_input_element2_23_reg_8087_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
                index_input_element2_23_reg_8087 <= ap_const_lv7_0;
            elsif (((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
                index_input_element2_23_reg_8087 <= index_input_element_reg_16898;
            end if; 
        end if;
    end process;

    index_input_element2_reg_7976_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                index_input_element2_reg_7976 <= ap_const_lv7_1;
            elsif ((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
                index_input_element2_reg_7976 <= index_input_element_32_fu_10831_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_8043_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln519_fu_11108_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state86))) then 
                indvar_flatten_reg_8043 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln523_fu_11174_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten_reg_8043 <= add_ln523_fu_11180_p2;
            end if; 
        end if;
    end process;

    input_line_0_reg_8054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln519_fu_11108_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state86))) then 
                input_line_0_reg_8054 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln523_reg_16816 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                input_line_0_reg_8054 <= select_ln528_1_reg_16831;
            end if; 
        end if;
    end process;

    j_0_reg_7930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln434_fu_8195_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_0_reg_7930 <= ap_const_lv7_0;
            elsif (((icmp_ln435_fu_8289_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                j_0_reg_7930 <= j_fu_8295_p2;
            end if; 
        end if;
    end process;

    row_idx_0_reg_7907_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_idx_0_reg_7907 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state84) and ((icmp_ln513_reg_11591 = ap_const_lv1_1) or (icmp_ln515_fu_11042_p2 = ap_const_lv1_1)))) then 
                row_idx_0_reg_7907 <= row_idx_reg_11524;
            end if; 
        end if;
    end process;

    subfilter_element_0_reg_8031_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln517_fu_11074_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
                subfilter_element_0_reg_8031 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
                subfilter_element_0_reg_8031 <= subfilter_element_reg_16801;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln517_fu_11074_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state85))) then
                add_ln203_42_reg_16787 <= add_ln203_42_fu_11102_p2;
                    zext_ln203_69_reg_16782(3 downto 0) <= zext_ln203_69_fu_11086_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln519_fu_11108_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state86))) then
                add_ln203_44_reg_16806 <= add_ln203_44_fu_11155_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln523_fu_11174_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                add_ln203_45_reg_16842 <= add_ln203_45_fu_11248_p2;
                select_ln528_reg_16825 <= select_ln528_fu_11198_p3;
                    tmp_104_reg_16837(3 downto 2) <= tmp_104_fu_11226_p3(3 downto 2);
                trunc_ln203_reg_16847 <= trunc_ln203_fu_11253_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln523_reg_16816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                add_ln203_49_reg_16862 <= add_ln203_49_fu_11324_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state98)) then
                add_ln203_reg_16920 <= add_ln203_fu_11416_p2;
                aux_sum_V_reg_16914 <= aux_sum_V_fu_11411_p2;
                tmp_60_reg_16925 <= aux_sum_V_fu_11411_p2(11 downto 11);
                tmp_valid_V_reg_16955 <= out_layer_valid_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34))) then
                    add_ln321_110_reg_16204(12 downto 1) <= add_ln321_110_fu_9525_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    add_ln321_176_reg_11606(12 downto 1) <= add_ln321_176_fu_8404_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    add_ln321_242_reg_16322(12 downto 1) <= add_ln321_242_fu_10604_p2(12 downto 1);
                    img_channel_data_V_a_196_reg_16347(11 downto 1) <= zext_ln321_304_fu_10627_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_197_reg_16352(11 downto 1) <= zext_ln321_303_fu_10610_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_198_reg_16357(11 downto 1) <= zext_ln321_305_fu_10644_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_199_reg_16362(11 downto 1) <= zext_ln321_306_fu_10661_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_197_reg_16447(11 downto 1) <= zext_ln321_304_fu_10627_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_198_reg_16452(11 downto 1) <= zext_ln321_303_fu_10610_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_199_reg_16457(11 downto 1) <= zext_ln321_305_fu_10644_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_200_reg_16462(11 downto 1) <= zext_ln321_306_fu_10661_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_197_reg_16427(11 downto 1) <= zext_ln321_304_fu_10627_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_198_reg_16432(11 downto 1) <= zext_ln321_303_fu_10610_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_199_reg_16437(11 downto 1) <= zext_ln321_305_fu_10644_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_200_reg_16442(11 downto 1) <= zext_ln321_306_fu_10661_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_197_reg_16367(11 downto 1) <= zext_ln321_304_fu_10627_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_198_reg_16372(11 downto 1) <= zext_ln321_303_fu_10610_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_199_reg_16377(11 downto 1) <= zext_ln321_305_fu_10644_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_200_reg_16382(11 downto 1) <= zext_ln321_306_fu_10661_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_197_reg_16407(11 downto 1) <= zext_ln321_304_fu_10627_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_198_reg_16412(11 downto 1) <= zext_ln321_303_fu_10610_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_199_reg_16417(11 downto 1) <= zext_ln321_305_fu_10644_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_200_reg_16422(11 downto 1) <= zext_ln321_306_fu_10661_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_195_reg_16387(11 downto 1) <= zext_ln321_304_fu_10627_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_196_reg_16392(11 downto 1) <= zext_ln321_303_fu_10610_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_197_reg_16397(11 downto 1) <= zext_ln321_305_fu_10644_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_198_reg_16402(11 downto 1) <= zext_ln321_306_fu_10661_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_286_reg_16327(11 downto 1) <= zext_ln321_304_fu_10627_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_287_reg_16332(11 downto 1) <= zext_ln321_303_fu_10610_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_288_reg_16337(11 downto 1) <= zext_ln321_305_fu_10644_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_289_reg_16342(11 downto 1) <= zext_ln321_306_fu_10661_p1(12 - 1 downto 0)(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_fu_10672_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln321_246_reg_16471 <= add_ln321_246_fu_10682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    add_ln321_248_reg_16481(11 downto 1) <= add_ln321_248_fu_10737_p2(11 downto 1);
                    img_channel_data_V_a_201_reg_16506(11 downto 1) <= zext_ln321_315_fu_10760_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_202_reg_16511(11 downto 1) <= zext_ln321_314_fu_10743_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_203_reg_16516(11 downto 1) <= zext_ln321_316_fu_10777_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_204_reg_16521(11 downto 1) <= zext_ln321_317_fu_10794_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_202_reg_16606(11 downto 1) <= zext_ln321_315_fu_10760_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_203_reg_16611(11 downto 1) <= zext_ln321_314_fu_10743_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_204_reg_16616(11 downto 1) <= zext_ln321_316_fu_10777_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_205_reg_16621(11 downto 1) <= zext_ln321_317_fu_10794_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_202_reg_16586(11 downto 1) <= zext_ln321_315_fu_10760_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_203_reg_16591(11 downto 1) <= zext_ln321_314_fu_10743_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_204_reg_16596(11 downto 1) <= zext_ln321_316_fu_10777_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_205_reg_16601(11 downto 1) <= zext_ln321_317_fu_10794_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_202_reg_16526(11 downto 1) <= zext_ln321_315_fu_10760_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_203_reg_16531(11 downto 1) <= zext_ln321_314_fu_10743_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_204_reg_16536(11 downto 1) <= zext_ln321_316_fu_10777_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_205_reg_16541(11 downto 1) <= zext_ln321_317_fu_10794_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_202_reg_16566(11 downto 1) <= zext_ln321_315_fu_10760_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_203_reg_16571(11 downto 1) <= zext_ln321_314_fu_10743_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_204_reg_16576(11 downto 1) <= zext_ln321_316_fu_10777_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_205_reg_16581(11 downto 1) <= zext_ln321_317_fu_10794_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_200_reg_16546(11 downto 1) <= zext_ln321_315_fu_10760_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_201_reg_16551(11 downto 1) <= zext_ln321_314_fu_10743_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_202_reg_16556(11 downto 1) <= zext_ln321_316_fu_10777_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_203_reg_16561(11 downto 1) <= zext_ln321_317_fu_10794_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_293_reg_16486(11 downto 1) <= zext_ln321_315_fu_10760_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_294_reg_16491(11 downto 1) <= zext_ln321_314_fu_10743_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_295_reg_16496(11 downto 1) <= zext_ln321_316_fu_10777_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_296_reg_16501(11 downto 1) <= zext_ln321_317_fu_10794_p1(12 - 1 downto 0)(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln496_reg_11554) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    add_ln321_253_reg_16634(10 downto 1) <= add_ln321_253_fu_10865_p2(10 downto 1);
                    add_ln321_255_reg_16639(12 downto 1) <= add_ln321_255_fu_10888_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln496_reg_11554) and (icmp_ln498_fu_10894_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                add_ln321_257_reg_16657 <= add_ln321_257_fu_10930_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state80) and (((icmp_ln477_reg_11550 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln496_reg_11554)) or ((icmp_ln477_reg_11550 = ap_const_lv1_1) and (icmp_ln498_fu_10894_p2 = ap_const_lv1_1))))) then
                    add_ln321_259_reg_16692(10 downto 1) <= add_ln321_259_fu_10969_p2(10 downto 1);
                    add_ln321_260_reg_16697(11 downto 1) <= add_ln321_260_fu_10975_p2(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln477_reg_11550 = ap_const_lv1_1) and (icmp_ln506_fu_10991_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                add_ln321_262_reg_16715 <= add_ln321_262_fu_11027_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln434_fu_8195_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                and_ln496_reg_11554 <= and_ln496_fu_8243_p2;
                icmp_ln442_reg_11542 <= icmp_ln442_fu_8219_p2;
                icmp_ln455_reg_11546 <= icmp_ln455_fu_8225_p2;
                icmp_ln477_reg_11550 <= icmp_ln477_fu_8231_p2;
                or_ln477_reg_11564 <= or_ln477_fu_8283_p2;
                    sext_ln321_reg_11558(12 downto 2) <= sext_ln321_fu_8279_p1(12 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln513_reg_11591 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state84))) then
                current_filter_reg_16753 <= current_filter_fu_11048_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                current_input_channe_10_reg_11580 <= current_input_channe_10_fu_8321_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state85)) then
                current_input_channe_11_reg_16777 <= current_input_channe_11_fu_11080_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                filter_line_reg_11599 <= filter_line_fu_8337_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_reg_11532 <= i_fu_8201_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln444_reg_11595 <= icmp_ln444_fu_8331_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln458_reg_16467 <= icmp_ln458_fu_10672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln439_fu_8315_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln513_reg_11591 <= grp_fu_8115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln523_reg_16816 <= icmp_ln523_fu_11174_p2;
                icmp_ln523_reg_16816_pp2_iter1_reg <= icmp_ln523_reg_16816;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_30_reg_11939 <= img_channel_data_V_q0;
                img_channel_data_V_l_31_reg_11974 <= img_channel_data_V_q1;
                img_channel_dest_V_l_26_reg_11964 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_27_reg_11999 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_26_reg_11959 <= img_channel_id_V_q0;
                img_channel_id_V_loa_27_reg_11994 <= img_channel_id_V_q1;
                img_channel_keep_V_l_26_reg_11944 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_27_reg_11979 <= img_channel_keep_V_q1;
                img_channel_last_V_l_26_reg_11954 <= img_channel_last_V_q0;
                img_channel_last_V_l_27_reg_11989 <= img_channel_last_V_q1;
                img_channel_user_V_l_26_reg_11949 <= img_channel_user_V_q0;
                img_channel_user_V_l_27_reg_11984 <= img_channel_user_V_q1;
                img_channel_valid_V_222_reg_11934 <= img_channel_valid_V_q0;
                img_channel_valid_V_223_reg_11969 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_32_reg_12079 <= img_channel_data_V_q0;
                img_channel_data_V_l_33_reg_12114 <= img_channel_data_V_q1;
                img_channel_dest_V_l_28_reg_12104 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_29_reg_12139 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_28_reg_12099 <= img_channel_id_V_q0;
                img_channel_id_V_loa_29_reg_12134 <= img_channel_id_V_q1;
                img_channel_keep_V_l_28_reg_12084 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_29_reg_12119 <= img_channel_keep_V_q1;
                img_channel_last_V_l_28_reg_12094 <= img_channel_last_V_q0;
                img_channel_last_V_l_29_reg_12129 <= img_channel_last_V_q1;
                img_channel_user_V_l_28_reg_12089 <= img_channel_user_V_q0;
                img_channel_user_V_l_29_reg_12124 <= img_channel_user_V_q1;
                img_channel_valid_V_224_reg_12074 <= img_channel_valid_V_q0;
                img_channel_valid_V_225_reg_12109 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_34_reg_12219 <= img_channel_data_V_q0;
                img_channel_data_V_l_35_reg_12254 <= img_channel_data_V_q1;
                img_channel_dest_V_l_30_reg_12244 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_31_reg_12279 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_30_reg_12239 <= img_channel_id_V_q0;
                img_channel_id_V_loa_31_reg_12274 <= img_channel_id_V_q1;
                img_channel_keep_V_l_30_reg_12224 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_31_reg_12259 <= img_channel_keep_V_q1;
                img_channel_last_V_l_30_reg_12234 <= img_channel_last_V_q0;
                img_channel_last_V_l_31_reg_12269 <= img_channel_last_V_q1;
                img_channel_user_V_l_30_reg_12229 <= img_channel_user_V_q0;
                img_channel_user_V_l_31_reg_12264 <= img_channel_user_V_q1;
                img_channel_valid_V_226_reg_12214 <= img_channel_valid_V_q0;
                img_channel_valid_V_227_reg_12249 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_36_reg_12359 <= img_channel_data_V_q0;
                img_channel_data_V_l_37_reg_12394 <= img_channel_data_V_q1;
                img_channel_dest_V_l_32_reg_12384 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_33_reg_12419 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_32_reg_12379 <= img_channel_id_V_q0;
                img_channel_id_V_loa_33_reg_12414 <= img_channel_id_V_q1;
                img_channel_keep_V_l_32_reg_12364 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_33_reg_12399 <= img_channel_keep_V_q1;
                img_channel_last_V_l_32_reg_12374 <= img_channel_last_V_q0;
                img_channel_last_V_l_33_reg_12409 <= img_channel_last_V_q1;
                img_channel_user_V_l_32_reg_12369 <= img_channel_user_V_q0;
                img_channel_user_V_l_33_reg_12404 <= img_channel_user_V_q1;
                img_channel_valid_V_228_reg_12354 <= img_channel_valid_V_q0;
                img_channel_valid_V_229_reg_12389 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_38_reg_12499 <= img_channel_data_V_q0;
                img_channel_data_V_l_39_reg_12534 <= img_channel_data_V_q1;
                img_channel_dest_V_l_34_reg_12524 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_35_reg_12559 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_34_reg_12519 <= img_channel_id_V_q0;
                img_channel_id_V_loa_35_reg_12554 <= img_channel_id_V_q1;
                img_channel_keep_V_l_34_reg_12504 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_35_reg_12539 <= img_channel_keep_V_q1;
                img_channel_last_V_l_34_reg_12514 <= img_channel_last_V_q0;
                img_channel_last_V_l_35_reg_12549 <= img_channel_last_V_q1;
                img_channel_user_V_l_34_reg_12509 <= img_channel_user_V_q0;
                img_channel_user_V_l_35_reg_12544 <= img_channel_user_V_q1;
                img_channel_valid_V_230_reg_12494 <= img_channel_valid_V_q0;
                img_channel_valid_V_231_reg_12529 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_40_reg_12639 <= img_channel_data_V_q0;
                img_channel_data_V_l_41_reg_12674 <= img_channel_data_V_q1;
                img_channel_dest_V_l_36_reg_12664 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_37_reg_12699 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_36_reg_12659 <= img_channel_id_V_q0;
                img_channel_id_V_loa_37_reg_12694 <= img_channel_id_V_q1;
                img_channel_keep_V_l_36_reg_12644 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_37_reg_12679 <= img_channel_keep_V_q1;
                img_channel_last_V_l_36_reg_12654 <= img_channel_last_V_q0;
                img_channel_last_V_l_37_reg_12689 <= img_channel_last_V_q1;
                img_channel_user_V_l_36_reg_12649 <= img_channel_user_V_q0;
                img_channel_user_V_l_37_reg_12684 <= img_channel_user_V_q1;
                img_channel_valid_V_232_reg_12634 <= img_channel_valid_V_q0;
                img_channel_valid_V_233_reg_12669 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_42_reg_12779 <= img_channel_data_V_q0;
                img_channel_data_V_l_43_reg_12814 <= img_channel_data_V_q1;
                img_channel_dest_V_l_38_reg_12804 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_39_reg_12839 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_38_reg_12799 <= img_channel_id_V_q0;
                img_channel_id_V_loa_39_reg_12834 <= img_channel_id_V_q1;
                img_channel_keep_V_l_38_reg_12784 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_39_reg_12819 <= img_channel_keep_V_q1;
                img_channel_last_V_l_38_reg_12794 <= img_channel_last_V_q0;
                img_channel_last_V_l_39_reg_12829 <= img_channel_last_V_q1;
                img_channel_user_V_l_38_reg_12789 <= img_channel_user_V_q0;
                img_channel_user_V_l_39_reg_12824 <= img_channel_user_V_q1;
                img_channel_valid_V_234_reg_12774 <= img_channel_valid_V_q0;
                img_channel_valid_V_235_reg_12809 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_44_reg_12919 <= img_channel_data_V_q0;
                img_channel_data_V_l_45_reg_12954 <= img_channel_data_V_q1;
                img_channel_dest_V_l_40_reg_12944 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_41_reg_12979 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_40_reg_12939 <= img_channel_id_V_q0;
                img_channel_id_V_loa_41_reg_12974 <= img_channel_id_V_q1;
                img_channel_keep_V_l_40_reg_12924 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_41_reg_12959 <= img_channel_keep_V_q1;
                img_channel_last_V_l_40_reg_12934 <= img_channel_last_V_q0;
                img_channel_last_V_l_41_reg_12969 <= img_channel_last_V_q1;
                img_channel_user_V_l_40_reg_12929 <= img_channel_user_V_q0;
                img_channel_user_V_l_41_reg_12964 <= img_channel_user_V_q1;
                img_channel_valid_V_236_reg_12914 <= img_channel_valid_V_q0;
                img_channel_valid_V_237_reg_12949 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_46_reg_13059 <= img_channel_data_V_q0;
                img_channel_data_V_l_47_reg_13094 <= img_channel_data_V_q1;
                img_channel_dest_V_l_42_reg_13084 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_43_reg_13119 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_42_reg_13079 <= img_channel_id_V_q0;
                img_channel_id_V_loa_43_reg_13114 <= img_channel_id_V_q1;
                img_channel_keep_V_l_42_reg_13064 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_43_reg_13099 <= img_channel_keep_V_q1;
                img_channel_last_V_l_42_reg_13074 <= img_channel_last_V_q0;
                img_channel_last_V_l_43_reg_13109 <= img_channel_last_V_q1;
                img_channel_user_V_l_42_reg_13069 <= img_channel_user_V_q0;
                img_channel_user_V_l_43_reg_13104 <= img_channel_user_V_q1;
                img_channel_valid_V_238_reg_13054 <= img_channel_valid_V_q0;
                img_channel_valid_V_239_reg_13089 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_data_V_l_48_reg_13199 <= img_channel_data_V_q0;
                img_channel_data_V_l_49_reg_13234 <= img_channel_data_V_q1;
                img_channel_dest_V_l_44_reg_13224 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_45_reg_13259 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_44_reg_13219 <= img_channel_id_V_q0;
                img_channel_id_V_loa_45_reg_13254 <= img_channel_id_V_q1;
                img_channel_keep_V_l_44_reg_13204 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_45_reg_13239 <= img_channel_keep_V_q1;
                img_channel_last_V_l_44_reg_13214 <= img_channel_last_V_q0;
                img_channel_last_V_l_45_reg_13249 <= img_channel_last_V_q1;
                img_channel_user_V_l_44_reg_13209 <= img_channel_user_V_q0;
                img_channel_user_V_l_45_reg_13244 <= img_channel_user_V_q1;
                img_channel_valid_V_240_reg_13194 <= img_channel_valid_V_q0;
                img_channel_valid_V_241_reg_13229 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                img_channel_data_V_l_50_reg_13339 <= img_channel_data_V_q0;
                img_channel_data_V_l_51_reg_13374 <= img_channel_data_V_q1;
                img_channel_dest_V_l_46_reg_13364 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_47_reg_13399 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_46_reg_13359 <= img_channel_id_V_q0;
                img_channel_id_V_loa_47_reg_13394 <= img_channel_id_V_q1;
                img_channel_keep_V_l_46_reg_13344 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_47_reg_13379 <= img_channel_keep_V_q1;
                img_channel_last_V_l_46_reg_13354 <= img_channel_last_V_q0;
                img_channel_last_V_l_47_reg_13389 <= img_channel_last_V_q1;
                img_channel_user_V_l_46_reg_13349 <= img_channel_user_V_q0;
                img_channel_user_V_l_47_reg_13384 <= img_channel_user_V_q1;
                img_channel_valid_V_242_reg_13334 <= img_channel_valid_V_q0;
                img_channel_valid_V_243_reg_13369 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                img_channel_data_V_l_52_reg_13479 <= img_channel_data_V_q0;
                img_channel_data_V_l_53_reg_13514 <= img_channel_data_V_q1;
                img_channel_dest_V_l_48_reg_13504 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_49_reg_13539 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_48_reg_13499 <= img_channel_id_V_q0;
                img_channel_id_V_loa_49_reg_13534 <= img_channel_id_V_q1;
                img_channel_keep_V_l_48_reg_13484 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_49_reg_13519 <= img_channel_keep_V_q1;
                img_channel_last_V_l_48_reg_13494 <= img_channel_last_V_q0;
                img_channel_last_V_l_49_reg_13529 <= img_channel_last_V_q1;
                img_channel_user_V_l_48_reg_13489 <= img_channel_user_V_q0;
                img_channel_user_V_l_49_reg_13524 <= img_channel_user_V_q1;
                img_channel_valid_V_244_reg_13474 <= img_channel_valid_V_q0;
                img_channel_valid_V_245_reg_13509 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                img_channel_data_V_l_54_reg_13619 <= img_channel_data_V_q0;
                img_channel_data_V_l_55_reg_13654 <= img_channel_data_V_q1;
                img_channel_dest_V_l_50_reg_13644 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_51_reg_13679 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_50_reg_13639 <= img_channel_id_V_q0;
                img_channel_id_V_loa_51_reg_13674 <= img_channel_id_V_q1;
                img_channel_keep_V_l_50_reg_13624 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_51_reg_13659 <= img_channel_keep_V_q1;
                img_channel_last_V_l_50_reg_13634 <= img_channel_last_V_q0;
                img_channel_last_V_l_51_reg_13669 <= img_channel_last_V_q1;
                img_channel_user_V_l_50_reg_13629 <= img_channel_user_V_q0;
                img_channel_user_V_l_51_reg_13664 <= img_channel_user_V_q1;
                img_channel_valid_V_246_reg_13614 <= img_channel_valid_V_q0;
                img_channel_valid_V_247_reg_13649 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                img_channel_data_V_l_56_reg_13759 <= img_channel_data_V_q0;
                img_channel_data_V_l_57_reg_13794 <= img_channel_data_V_q1;
                img_channel_dest_V_l_52_reg_13784 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_53_reg_13819 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_52_reg_13779 <= img_channel_id_V_q0;
                img_channel_id_V_loa_53_reg_13814 <= img_channel_id_V_q1;
                img_channel_keep_V_l_52_reg_13764 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_53_reg_13799 <= img_channel_keep_V_q1;
                img_channel_last_V_l_52_reg_13774 <= img_channel_last_V_q0;
                img_channel_last_V_l_53_reg_13809 <= img_channel_last_V_q1;
                img_channel_user_V_l_52_reg_13769 <= img_channel_user_V_q0;
                img_channel_user_V_l_53_reg_13804 <= img_channel_user_V_q1;
                img_channel_valid_V_248_reg_13754 <= img_channel_valid_V_q0;
                img_channel_valid_V_249_reg_13789 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                img_channel_data_V_l_58_reg_13899 <= img_channel_data_V_q0;
                img_channel_data_V_l_59_reg_13934 <= img_channel_data_V_q1;
                img_channel_dest_V_l_54_reg_13924 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_55_reg_13959 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_54_reg_13919 <= img_channel_id_V_q0;
                img_channel_id_V_loa_55_reg_13954 <= img_channel_id_V_q1;
                img_channel_keep_V_l_54_reg_13904 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_55_reg_13939 <= img_channel_keep_V_q1;
                img_channel_last_V_l_54_reg_13914 <= img_channel_last_V_q0;
                img_channel_last_V_l_55_reg_13949 <= img_channel_last_V_q1;
                img_channel_user_V_l_54_reg_13909 <= img_channel_user_V_q0;
                img_channel_user_V_l_55_reg_13944 <= img_channel_user_V_q1;
                img_channel_valid_V_250_reg_13894 <= img_channel_valid_V_q0;
                img_channel_valid_V_251_reg_13929 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                img_channel_data_V_l_60_reg_14039 <= img_channel_data_V_q0;
                img_channel_data_V_l_61_reg_14074 <= img_channel_data_V_q1;
                img_channel_dest_V_l_56_reg_14064 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_57_reg_14099 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_56_reg_14059 <= img_channel_id_V_q0;
                img_channel_id_V_loa_57_reg_14094 <= img_channel_id_V_q1;
                img_channel_keep_V_l_56_reg_14044 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_57_reg_14079 <= img_channel_keep_V_q1;
                img_channel_last_V_l_56_reg_14054 <= img_channel_last_V_q0;
                img_channel_last_V_l_57_reg_14089 <= img_channel_last_V_q1;
                img_channel_user_V_l_56_reg_14049 <= img_channel_user_V_q0;
                img_channel_user_V_l_57_reg_14084 <= img_channel_user_V_q1;
                img_channel_valid_V_252_reg_14034 <= img_channel_valid_V_q0;
                img_channel_valid_V_253_reg_14069 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                img_channel_data_V_l_62_reg_14179 <= img_channel_data_V_q0;
                img_channel_data_V_l_63_reg_14214 <= img_channel_data_V_q1;
                img_channel_dest_V_l_58_reg_14204 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_59_reg_14239 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_58_reg_14199 <= img_channel_id_V_q0;
                img_channel_id_V_loa_59_reg_14234 <= img_channel_id_V_q1;
                img_channel_keep_V_l_58_reg_14184 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_59_reg_14219 <= img_channel_keep_V_q1;
                img_channel_last_V_l_58_reg_14194 <= img_channel_last_V_q0;
                img_channel_last_V_l_59_reg_14229 <= img_channel_last_V_q1;
                img_channel_user_V_l_58_reg_14189 <= img_channel_user_V_q0;
                img_channel_user_V_l_59_reg_14224 <= img_channel_user_V_q1;
                img_channel_valid_V_254_reg_14174 <= img_channel_valid_V_q0;
                img_channel_valid_V_255_reg_14209 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                img_channel_data_V_l_64_reg_14319 <= img_channel_data_V_q0;
                img_channel_data_V_l_65_reg_14354 <= img_channel_data_V_q1;
                img_channel_dest_V_l_60_reg_14344 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_61_reg_14379 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_60_reg_14339 <= img_channel_id_V_q0;
                img_channel_id_V_loa_61_reg_14374 <= img_channel_id_V_q1;
                img_channel_keep_V_l_60_reg_14324 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_61_reg_14359 <= img_channel_keep_V_q1;
                img_channel_last_V_l_60_reg_14334 <= img_channel_last_V_q0;
                img_channel_last_V_l_61_reg_14369 <= img_channel_last_V_q1;
                img_channel_user_V_l_60_reg_14329 <= img_channel_user_V_q0;
                img_channel_user_V_l_61_reg_14364 <= img_channel_user_V_q1;
                img_channel_valid_V_256_reg_14314 <= img_channel_valid_V_q0;
                img_channel_valid_V_257_reg_14349 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                img_channel_data_V_l_66_reg_14459 <= img_channel_data_V_q0;
                img_channel_data_V_l_67_reg_14494 <= img_channel_data_V_q1;
                img_channel_dest_V_l_62_reg_14484 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_63_reg_14519 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_62_reg_14479 <= img_channel_id_V_q0;
                img_channel_id_V_loa_63_reg_14514 <= img_channel_id_V_q1;
                img_channel_keep_V_l_62_reg_14464 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_63_reg_14499 <= img_channel_keep_V_q1;
                img_channel_last_V_l_62_reg_14474 <= img_channel_last_V_q0;
                img_channel_last_V_l_63_reg_14509 <= img_channel_last_V_q1;
                img_channel_user_V_l_62_reg_14469 <= img_channel_user_V_q0;
                img_channel_user_V_l_63_reg_14504 <= img_channel_user_V_q1;
                img_channel_valid_V_258_reg_14454 <= img_channel_valid_V_q0;
                img_channel_valid_V_259_reg_14489 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001))) then
                img_channel_data_V_l_68_reg_14599 <= img_channel_data_V_q0;
                img_channel_data_V_l_69_reg_14634 <= img_channel_data_V_q1;
                img_channel_dest_V_l_64_reg_14624 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_65_reg_14659 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_64_reg_14619 <= img_channel_id_V_q0;
                img_channel_id_V_loa_65_reg_14654 <= img_channel_id_V_q1;
                img_channel_keep_V_l_64_reg_14604 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_65_reg_14639 <= img_channel_keep_V_q1;
                img_channel_last_V_l_64_reg_14614 <= img_channel_last_V_q0;
                img_channel_last_V_l_65_reg_14649 <= img_channel_last_V_q1;
                img_channel_user_V_l_64_reg_14609 <= img_channel_user_V_q0;
                img_channel_user_V_l_65_reg_14644 <= img_channel_user_V_q1;
                img_channel_valid_V_260_reg_14594 <= img_channel_valid_V_q0;
                img_channel_valid_V_261_reg_14629 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                img_channel_data_V_l_70_reg_14739 <= img_channel_data_V_q0;
                img_channel_data_V_l_71_reg_14774 <= img_channel_data_V_q1;
                img_channel_dest_V_l_66_reg_14764 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_67_reg_14799 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_66_reg_14759 <= img_channel_id_V_q0;
                img_channel_id_V_loa_67_reg_14794 <= img_channel_id_V_q1;
                img_channel_keep_V_l_66_reg_14744 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_67_reg_14779 <= img_channel_keep_V_q1;
                img_channel_last_V_l_66_reg_14754 <= img_channel_last_V_q0;
                img_channel_last_V_l_67_reg_14789 <= img_channel_last_V_q1;
                img_channel_user_V_l_66_reg_14749 <= img_channel_user_V_q0;
                img_channel_user_V_l_67_reg_14784 <= img_channel_user_V_q1;
                img_channel_valid_V_262_reg_14734 <= img_channel_valid_V_q0;
                img_channel_valid_V_263_reg_14769 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                img_channel_data_V_l_72_reg_14879 <= img_channel_data_V_q0;
                img_channel_data_V_l_73_reg_14914 <= img_channel_data_V_q1;
                img_channel_dest_V_l_68_reg_14904 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_69_reg_14939 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_68_reg_14899 <= img_channel_id_V_q0;
                img_channel_id_V_loa_69_reg_14934 <= img_channel_id_V_q1;
                img_channel_keep_V_l_68_reg_14884 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_69_reg_14919 <= img_channel_keep_V_q1;
                img_channel_last_V_l_68_reg_14894 <= img_channel_last_V_q0;
                img_channel_last_V_l_69_reg_14929 <= img_channel_last_V_q1;
                img_channel_user_V_l_68_reg_14889 <= img_channel_user_V_q0;
                img_channel_user_V_l_69_reg_14924 <= img_channel_user_V_q1;
                img_channel_valid_V_264_reg_14874 <= img_channel_valid_V_q0;
                img_channel_valid_V_265_reg_14909 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001))) then
                img_channel_data_V_l_74_reg_15019 <= img_channel_data_V_q0;
                img_channel_data_V_l_75_reg_15054 <= img_channel_data_V_q1;
                img_channel_dest_V_l_70_reg_15044 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_71_reg_15079 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_70_reg_15039 <= img_channel_id_V_q0;
                img_channel_id_V_loa_71_reg_15074 <= img_channel_id_V_q1;
                img_channel_keep_V_l_70_reg_15024 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_71_reg_15059 <= img_channel_keep_V_q1;
                img_channel_last_V_l_70_reg_15034 <= img_channel_last_V_q0;
                img_channel_last_V_l_71_reg_15069 <= img_channel_last_V_q1;
                img_channel_user_V_l_70_reg_15029 <= img_channel_user_V_q0;
                img_channel_user_V_l_71_reg_15064 <= img_channel_user_V_q1;
                img_channel_valid_V_266_reg_15014 <= img_channel_valid_V_q0;
                img_channel_valid_V_267_reg_15049 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001))) then
                img_channel_data_V_l_76_reg_15159 <= img_channel_data_V_q0;
                img_channel_data_V_l_77_reg_15194 <= img_channel_data_V_q1;
                img_channel_dest_V_l_72_reg_15184 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_73_reg_15219 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_72_reg_15179 <= img_channel_id_V_q0;
                img_channel_id_V_loa_73_reg_15214 <= img_channel_id_V_q1;
                img_channel_keep_V_l_72_reg_15164 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_73_reg_15199 <= img_channel_keep_V_q1;
                img_channel_last_V_l_72_reg_15174 <= img_channel_last_V_q0;
                img_channel_last_V_l_73_reg_15209 <= img_channel_last_V_q1;
                img_channel_user_V_l_72_reg_15169 <= img_channel_user_V_q0;
                img_channel_user_V_l_73_reg_15204 <= img_channel_user_V_q1;
                img_channel_valid_V_268_reg_15154 <= img_channel_valid_V_q0;
                img_channel_valid_V_269_reg_15189 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001))) then
                img_channel_data_V_l_78_reg_15299 <= img_channel_data_V_q0;
                img_channel_data_V_l_79_reg_15334 <= img_channel_data_V_q1;
                img_channel_dest_V_l_74_reg_15324 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_75_reg_15359 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_74_reg_15319 <= img_channel_id_V_q0;
                img_channel_id_V_loa_75_reg_15354 <= img_channel_id_V_q1;
                img_channel_keep_V_l_74_reg_15304 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_75_reg_15339 <= img_channel_keep_V_q1;
                img_channel_last_V_l_74_reg_15314 <= img_channel_last_V_q0;
                img_channel_last_V_l_75_reg_15349 <= img_channel_last_V_q1;
                img_channel_user_V_l_74_reg_15309 <= img_channel_user_V_q0;
                img_channel_user_V_l_75_reg_15344 <= img_channel_user_V_q1;
                img_channel_valid_V_270_reg_15294 <= img_channel_valid_V_q0;
                img_channel_valid_V_271_reg_15329 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001))) then
                img_channel_data_V_l_80_reg_15439 <= img_channel_data_V_q0;
                img_channel_data_V_l_81_reg_15474 <= img_channel_data_V_q1;
                img_channel_dest_V_l_76_reg_15464 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_77_reg_15499 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_76_reg_15459 <= img_channel_id_V_q0;
                img_channel_id_V_loa_77_reg_15494 <= img_channel_id_V_q1;
                img_channel_keep_V_l_76_reg_15444 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_77_reg_15479 <= img_channel_keep_V_q1;
                img_channel_last_V_l_76_reg_15454 <= img_channel_last_V_q0;
                img_channel_last_V_l_77_reg_15489 <= img_channel_last_V_q1;
                img_channel_user_V_l_76_reg_15449 <= img_channel_user_V_q0;
                img_channel_user_V_l_77_reg_15484 <= img_channel_user_V_q1;
                img_channel_valid_V_272_reg_15434 <= img_channel_valid_V_q0;
                img_channel_valid_V_273_reg_15469 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001))) then
                img_channel_data_V_l_82_reg_15579 <= img_channel_data_V_q0;
                img_channel_data_V_l_83_reg_15614 <= img_channel_data_V_q1;
                img_channel_dest_V_l_78_reg_15604 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_79_reg_15639 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_78_reg_15599 <= img_channel_id_V_q0;
                img_channel_id_V_loa_79_reg_15634 <= img_channel_id_V_q1;
                img_channel_keep_V_l_78_reg_15584 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_79_reg_15619 <= img_channel_keep_V_q1;
                img_channel_last_V_l_78_reg_15594 <= img_channel_last_V_q0;
                img_channel_last_V_l_79_reg_15629 <= img_channel_last_V_q1;
                img_channel_user_V_l_78_reg_15589 <= img_channel_user_V_q0;
                img_channel_user_V_l_79_reg_15624 <= img_channel_user_V_q1;
                img_channel_valid_V_274_reg_15574 <= img_channel_valid_V_q0;
                img_channel_valid_V_275_reg_15609 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001))) then
                img_channel_data_V_l_84_reg_15719 <= img_channel_data_V_q0;
                img_channel_data_V_l_85_reg_15754 <= img_channel_data_V_q1;
                img_channel_dest_V_l_80_reg_15744 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_81_reg_15779 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_80_reg_15739 <= img_channel_id_V_q0;
                img_channel_id_V_loa_81_reg_15774 <= img_channel_id_V_q1;
                img_channel_keep_V_l_80_reg_15724 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_81_reg_15759 <= img_channel_keep_V_q1;
                img_channel_last_V_l_80_reg_15734 <= img_channel_last_V_q0;
                img_channel_last_V_l_81_reg_15769 <= img_channel_last_V_q1;
                img_channel_user_V_l_80_reg_15729 <= img_channel_user_V_q0;
                img_channel_user_V_l_81_reg_15764 <= img_channel_user_V_q1;
                img_channel_valid_V_276_reg_15714 <= img_channel_valid_V_q0;
                img_channel_valid_V_277_reg_15749 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then
                img_channel_data_V_l_86_reg_15859 <= img_channel_data_V_q0;
                img_channel_data_V_l_87_reg_15894 <= img_channel_data_V_q1;
                img_channel_dest_V_l_82_reg_15884 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_83_reg_15919 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_82_reg_15879 <= img_channel_id_V_q0;
                img_channel_id_V_loa_83_reg_15914 <= img_channel_id_V_q1;
                img_channel_keep_V_l_82_reg_15864 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_83_reg_15899 <= img_channel_keep_V_q1;
                img_channel_last_V_l_82_reg_15874 <= img_channel_last_V_q0;
                img_channel_last_V_l_83_reg_15909 <= img_channel_last_V_q1;
                img_channel_user_V_l_82_reg_15869 <= img_channel_user_V_q0;
                img_channel_user_V_l_83_reg_15904 <= img_channel_user_V_q1;
                img_channel_valid_V_278_reg_15854 <= img_channel_valid_V_q0;
                img_channel_valid_V_279_reg_15889 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then
                img_channel_data_V_l_88_reg_15999 <= img_channel_data_V_q0;
                img_channel_data_V_l_89_reg_16034 <= img_channel_data_V_q1;
                img_channel_dest_V_l_84_reg_16024 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_85_reg_16059 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_84_reg_16019 <= img_channel_id_V_q0;
                img_channel_id_V_loa_85_reg_16054 <= img_channel_id_V_q1;
                img_channel_keep_V_l_84_reg_16004 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_85_reg_16039 <= img_channel_keep_V_q1;
                img_channel_last_V_l_84_reg_16014 <= img_channel_last_V_q0;
                img_channel_last_V_l_85_reg_16049 <= img_channel_last_V_q1;
                img_channel_user_V_l_84_reg_16009 <= img_channel_user_V_q0;
                img_channel_user_V_l_85_reg_16044 <= img_channel_user_V_q1;
                img_channel_valid_V_280_reg_15994 <= img_channel_valid_V_q0;
                img_channel_valid_V_281_reg_16029 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then
                img_channel_data_V_l_90_reg_16139 <= img_channel_data_V_q0;
                img_channel_data_V_l_91_reg_16174 <= img_channel_data_V_q1;
                img_channel_dest_V_l_86_reg_16164 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_87_reg_16199 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_86_reg_16159 <= img_channel_id_V_q0;
                img_channel_id_V_loa_87_reg_16194 <= img_channel_id_V_q1;
                img_channel_keep_V_l_86_reg_16144 <= img_channel_keep_V_q0;
                img_channel_keep_V_l_87_reg_16179 <= img_channel_keep_V_q1;
                img_channel_last_V_l_86_reg_16154 <= img_channel_last_V_q0;
                img_channel_last_V_l_87_reg_16189 <= img_channel_last_V_q1;
                img_channel_user_V_l_86_reg_16149 <= img_channel_user_V_q0;
                img_channel_user_V_l_87_reg_16184 <= img_channel_user_V_q1;
                img_channel_valid_V_282_reg_16134 <= img_channel_valid_V_q0;
                img_channel_valid_V_283_reg_16169 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                img_channel_dest_V_l_25_reg_11859 <= img_channel_dest_V_q1;
                img_channel_dest_V_l_reg_11834 <= img_channel_dest_V_q0;
                img_channel_id_V_loa_25_reg_11854 <= img_channel_id_V_q1;
                img_channel_id_V_loa_reg_11829 <= img_channel_id_V_q0;
                img_channel_last_V_l_25_reg_11849 <= img_channel_last_V_q1;
                img_channel_last_V_l_reg_11824 <= img_channel_last_V_q0;
                img_channel_user_V_l_25_reg_11844 <= img_channel_user_V_q1;
                img_channel_user_V_l_reg_11819 <= img_channel_user_V_q0;
                img_channel_valid_V_220_reg_11814 <= img_channel_valid_V_q0;
                img_channel_valid_V_221_reg_11839 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                img_channel_dest_V_l_88_reg_16292 <= img_channel_dest_V_q0;
                img_channel_dest_V_l_89_reg_16317 <= img_channel_dest_V_q1;
                img_channel_id_V_loa_88_reg_16287 <= img_channel_id_V_q0;
                img_channel_id_V_loa_89_reg_16312 <= img_channel_id_V_q1;
                img_channel_last_V_l_88_reg_16282 <= img_channel_last_V_q0;
                img_channel_last_V_l_89_reg_16307 <= img_channel_last_V_q1;
                img_channel_user_V_l_88_reg_16277 <= img_channel_user_V_q0;
                img_channel_user_V_l_89_reg_16302 <= img_channel_user_V_q1;
                img_channel_valid_V_284_reg_16272 <= img_channel_valid_V_q0;
                img_channel_valid_V_285_reg_16297 <= img_channel_valid_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state94)) then
                index_input_element_31_reg_16870 <= index_input_element_31_fu_11340_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln496_reg_11554) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                index_input_element_33_reg_16647 <= index_input_element_33_fu_10900_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln477_reg_11550 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                index_input_element_34_reg_16705 <= index_input_element_34_fu_10997_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state97)) then
                index_input_element_reg_16898 <= index_input_element_fu_11386_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln532_fu_11334_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state94))) then
                out_layer_data_V_add_7_reg_16875 <= zext_ln1265_7_fu_11360_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln537_fu_11380_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state97))) then
                out_layer_data_V_add_8_reg_16909 <= zext_ln162_7_fu_11401_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_8163 <= img_channel_data_V_q0;
                reg_8168 <= img_channel_keep_V_q0;
                reg_8173 <= img_channel_data_V_q1;
                reg_8178 <= img_channel_keep_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                row_idx_reg_11524 <= row_idx_fu_8189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln523_fu_11174_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                select_ln528_1_reg_16831 <= select_ln528_1_fu_11206_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state96)) then
                sext_ln1265_reg_16885 <= sext_ln1265_fu_11372_p1;
                sext_ln703_reg_16890 <= sext_ln703_fu_11376_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then
                subfilter_element_reg_16801 <= subfilter_element_fu_11114_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln513_reg_11591 = ap_const_lv1_0) and (icmp_ln515_fu_11042_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state84))) then
                    zext_ln162_reg_16763(3 downto 0) <= zext_ln162_fu_11058_p1(3 downto 0);
                    zext_ln517_reg_16768(9 downto 6) <= zext_ln517_fu_11070_p1(9 downto 6);
                    zext_ln521_reg_16758(3 downto 0) <= zext_ln521_fu_11054_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln434_fu_8195_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    zext_ln435_reg_11537(9 downto 6) <= zext_ln435_fu_8215_p1(9 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln442_reg_11542 = ap_const_lv1_1) and (icmp_ln439_fu_8315_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    zext_ln444_reg_11585(3 downto 0) <= zext_ln444_fu_8327_p1(3 downto 0);
            end if;
        end if;
    end process;
    zext_ln435_reg_11537(5 downto 0) <= "000000";
    zext_ln435_reg_11537(10) <= '0';
    sext_ln321_reg_11558(1 downto 0) <= "00";
    zext_ln444_reg_11585(7 downto 4) <= "0000";
    add_ln321_176_reg_11606(0) <= '0';
    add_ln321_110_reg_16204(0) <= '0';
    add_ln321_242_reg_16322(0) <= '0';
    img_channel_valid_V_286_reg_16327(0) <= '1';
    img_channel_valid_V_287_reg_16332(0) <= '0';
    img_channel_valid_V_288_reg_16337(0) <= '0';
    img_channel_valid_V_289_reg_16342(0) <= '1';
    img_channel_data_V_a_196_reg_16347(0) <= '1';
    img_channel_data_V_a_197_reg_16352(0) <= '0';
    img_channel_data_V_a_198_reg_16357(0) <= '0';
    img_channel_data_V_a_199_reg_16362(0) <= '1';
    img_channel_keep_V_a_197_reg_16367(0) <= '1';
    img_channel_keep_V_a_198_reg_16372(0) <= '0';
    img_channel_keep_V_a_199_reg_16377(0) <= '0';
    img_channel_keep_V_a_200_reg_16382(0) <= '1';
    img_channel_user_V_a_195_reg_16387(0) <= '1';
    img_channel_user_V_a_196_reg_16392(0) <= '0';
    img_channel_user_V_a_197_reg_16397(0) <= '0';
    img_channel_user_V_a_198_reg_16402(0) <= '1';
    img_channel_last_V_a_197_reg_16407(0) <= '1';
    img_channel_last_V_a_198_reg_16412(0) <= '0';
    img_channel_last_V_a_199_reg_16417(0) <= '0';
    img_channel_last_V_a_200_reg_16422(0) <= '1';
    img_channel_id_V_add_197_reg_16427(0) <= '1';
    img_channel_id_V_add_198_reg_16432(0) <= '0';
    img_channel_id_V_add_199_reg_16437(0) <= '0';
    img_channel_id_V_add_200_reg_16442(0) <= '1';
    img_channel_dest_V_a_197_reg_16447(0) <= '1';
    img_channel_dest_V_a_198_reg_16452(0) <= '0';
    img_channel_dest_V_a_199_reg_16457(0) <= '0';
    img_channel_dest_V_a_200_reg_16462(0) <= '1';
    add_ln321_248_reg_16481(0) <= '0';
    img_channel_valid_V_293_reg_16486(0) <= '1';
    img_channel_valid_V_294_reg_16491(0) <= '0';
    img_channel_valid_V_295_reg_16496(0) <= '0';
    img_channel_valid_V_296_reg_16501(0) <= '1';
    img_channel_data_V_a_201_reg_16506(0) <= '1';
    img_channel_data_V_a_202_reg_16511(0) <= '0';
    img_channel_data_V_a_203_reg_16516(0) <= '0';
    img_channel_data_V_a_204_reg_16521(0) <= '1';
    img_channel_keep_V_a_202_reg_16526(0) <= '1';
    img_channel_keep_V_a_203_reg_16531(0) <= '0';
    img_channel_keep_V_a_204_reg_16536(0) <= '0';
    img_channel_keep_V_a_205_reg_16541(0) <= '1';
    img_channel_user_V_a_200_reg_16546(0) <= '1';
    img_channel_user_V_a_201_reg_16551(0) <= '0';
    img_channel_user_V_a_202_reg_16556(0) <= '0';
    img_channel_user_V_a_203_reg_16561(0) <= '1';
    img_channel_last_V_a_202_reg_16566(0) <= '1';
    img_channel_last_V_a_203_reg_16571(0) <= '0';
    img_channel_last_V_a_204_reg_16576(0) <= '0';
    img_channel_last_V_a_205_reg_16581(0) <= '1';
    img_channel_id_V_add_202_reg_16586(0) <= '1';
    img_channel_id_V_add_203_reg_16591(0) <= '0';
    img_channel_id_V_add_204_reg_16596(0) <= '0';
    img_channel_id_V_add_205_reg_16601(0) <= '1';
    img_channel_dest_V_a_202_reg_16606(0) <= '1';
    img_channel_dest_V_a_203_reg_16611(0) <= '0';
    img_channel_dest_V_a_204_reg_16616(0) <= '0';
    img_channel_dest_V_a_205_reg_16621(0) <= '1';
    add_ln321_253_reg_16634(0) <= '0';
    add_ln321_255_reg_16639(0) <= '0';
    add_ln321_259_reg_16692(0) <= '0';
    add_ln321_260_reg_16697(0) <= '0';
    zext_ln521_reg_16758(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln162_reg_16763(11 downto 4) <= "00000000";
    zext_ln517_reg_16768(5 downto 0) <= "000000";
    zext_ln517_reg_16768(10) <= '0';
    zext_ln203_69_reg_16782(7 downto 4) <= "0000";
    tmp_104_reg_16837(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_state99, ap_enable_reg_pp0_iter0, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln434_fu_8195_p2, icmp_ln442_reg_11542, icmp_ln455_reg_11546, icmp_ln477_reg_11550, and_ln496_reg_11554, or_ln477_reg_11564, ap_CS_fsm_state4, icmp_ln439_fu_8315_p2, ap_CS_fsm_state5, icmp_ln513_reg_11591, icmp_ln444_fu_8331_p2, ap_CS_fsm_state73, icmp_ln458_fu_10672_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state80, icmp_ln498_fu_10894_p2, ap_CS_fsm_state82, icmp_ln506_fu_10991_p2, ap_CS_fsm_state84, icmp_ln515_fu_11042_p2, ap_CS_fsm_state85, icmp_ln517_fu_11074_p2, icmp_ln519_fu_11108_p2, ap_CS_fsm_state86, icmp_ln523_fu_11174_p2, ap_enable_reg_pp2_iter0, ap_CS_fsm_state94, icmp_ln532_fu_11334_p2, ap_CS_fsm_state97, icmp_ln537_fu_11380_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage65_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, grp_CORRELATE_1_fu_8098_ap_done, icmp_ln435_fu_8289_p2, icmp_ln431_fu_8183_p2, ap_CS_fsm_state93, io_acc_block_signal_op3308, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage30_subdone, ap_block_pp0_stage31_subdone, ap_block_pp0_stage32_subdone, ap_block_pp0_stage33_subdone, ap_block_pp0_stage34_subdone, ap_block_pp0_stage35_subdone, ap_block_pp0_stage36_subdone, ap_block_pp0_stage37_subdone, ap_block_pp0_stage38_subdone, ap_block_pp0_stage39_subdone, ap_block_pp0_stage40_subdone, ap_block_pp0_stage41_subdone, ap_block_pp0_stage42_subdone, ap_block_pp0_stage43_subdone, ap_block_pp0_stage44_subdone, ap_block_pp0_stage45_subdone, ap_block_pp0_stage46_subdone, ap_block_pp0_stage47_subdone, ap_block_pp0_stage48_subdone, ap_block_pp0_stage49_subdone, ap_block_pp0_stage50_subdone, ap_block_pp0_stage51_subdone, ap_block_pp0_stage52_subdone, ap_block_pp0_stage53_subdone, ap_block_pp0_stage54_subdone, ap_block_pp0_stage55_subdone, ap_block_pp0_stage56_subdone, ap_block_pp0_stage57_subdone, ap_block_pp0_stage58_subdone, ap_block_pp0_stage59_subdone, ap_block_pp0_stage60_subdone, ap_block_pp0_stage61_subdone, ap_block_pp0_stage62_subdone, ap_block_pp0_stage63_subdone, ap_block_pp0_stage64_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln431_fu_8183_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln434_fu_8195_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln435_fu_8289_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln439_fu_8315_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state84;
                elsif (((icmp_ln442_reg_11542 = ap_const_lv1_1) and (icmp_ln439_fu_8315_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state73;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln444_fu_8331_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((icmp_ln444_fu_8331_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when ap_ST_fsm_pp0_stage30 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage30_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                end if;
            when ap_ST_fsm_pp0_stage31 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage31_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage32;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                end if;
            when ap_ST_fsm_pp0_stage32 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage32_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage32;
                end if;
            when ap_ST_fsm_pp0_stage33 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage33_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage34;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage33;
                end if;
            when ap_ST_fsm_pp0_stage34 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage34_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage34;
                end if;
            when ap_ST_fsm_pp0_stage35 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage35_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage36;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage35;
                end if;
            when ap_ST_fsm_pp0_stage36 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage36_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage37;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage36;
                end if;
            when ap_ST_fsm_pp0_stage37 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage37_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage38;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage37;
                end if;
            when ap_ST_fsm_pp0_stage38 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage38_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage39;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage38;
                end if;
            when ap_ST_fsm_pp0_stage39 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage39_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage40;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage39;
                end if;
            when ap_ST_fsm_pp0_stage40 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage40_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage41;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage40;
                end if;
            when ap_ST_fsm_pp0_stage41 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage41_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage42;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage41;
                end if;
            when ap_ST_fsm_pp0_stage42 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage42_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage43;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage42;
                end if;
            when ap_ST_fsm_pp0_stage43 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage43_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage44;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage43;
                end if;
            when ap_ST_fsm_pp0_stage44 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage44_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage45;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage44;
                end if;
            when ap_ST_fsm_pp0_stage45 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage45_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage46;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage45;
                end if;
            when ap_ST_fsm_pp0_stage46 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage46_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage47;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage46;
                end if;
            when ap_ST_fsm_pp0_stage47 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage47_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage48;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage47;
                end if;
            when ap_ST_fsm_pp0_stage48 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage48_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage49;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage48;
                end if;
            when ap_ST_fsm_pp0_stage49 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage49_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage50;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage49;
                end if;
            when ap_ST_fsm_pp0_stage50 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage50_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage51;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage50;
                end if;
            when ap_ST_fsm_pp0_stage51 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage51_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage52;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage51;
                end if;
            when ap_ST_fsm_pp0_stage52 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage52_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage53;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage52;
                end if;
            when ap_ST_fsm_pp0_stage53 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage53_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage54;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage53;
                end if;
            when ap_ST_fsm_pp0_stage54 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage54_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage55;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage54;
                end if;
            when ap_ST_fsm_pp0_stage55 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage55_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage56;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage55;
                end if;
            when ap_ST_fsm_pp0_stage56 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage56_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage57;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage56;
                end if;
            when ap_ST_fsm_pp0_stage57 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage57_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage58;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage57;
                end if;
            when ap_ST_fsm_pp0_stage58 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage58_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage59;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage58;
                end if;
            when ap_ST_fsm_pp0_stage59 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage59_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage60;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage59;
                end if;
            when ap_ST_fsm_pp0_stage60 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage60_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage61;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage60;
                end if;
            when ap_ST_fsm_pp0_stage61 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage61_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage62;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage61;
                end if;
            when ap_ST_fsm_pp0_stage62 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage62_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage63;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage62;
                end if;
            when ap_ST_fsm_pp0_stage63 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage63_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage64;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage63;
                end if;
            when ap_ST_fsm_pp0_stage64 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage64_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage65;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage64;
                end if;
            when ap_ST_fsm_pp0_stage65 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage65_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage65;
                end if;
            when ap_ST_fsm_state73 => 
                if (((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((icmp_ln458_fu_10672_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((icmp_ln458_fu_10672_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                if (((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state78 => 
                if ((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                elsif ((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state80) and ((icmp_ln498_fu_10894_p2 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln496_reg_11554)))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state82 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state82) and ((icmp_ln506_fu_10991_p2 = ap_const_lv1_1) or (icmp_ln477_reg_11550 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state83;
                end if;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state84 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state84) and ((icmp_ln513_reg_11591 = ap_const_lv1_1) or (icmp_ln515_fu_11042_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state85;
                end if;
            when ap_ST_fsm_state85 => 
                if (((icmp_ln517_fu_11074_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state85))) then
                    ap_NS_fsm <= ap_ST_fsm_state86;
                else
                    ap_NS_fsm <= ap_ST_fsm_state96;
                end if;
            when ap_ST_fsm_state86 => 
                if (((icmp_ln519_fu_11108_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state86))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state87;
                end if;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((icmp_ln523_fu_11174_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((icmp_ln523_fu_11174_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state92;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                if (((grp_CORRELATE_1_fu_8098_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state93))) then
                    ap_NS_fsm <= ap_ST_fsm_state94;
                else
                    ap_NS_fsm <= ap_ST_fsm_state93;
                end if;
            when ap_ST_fsm_state94 => 
                if (((icmp_ln532_fu_11334_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state94))) then
                    ap_NS_fsm <= ap_ST_fsm_state85;
                else
                    ap_NS_fsm <= ap_ST_fsm_state95;
                end if;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                if (((icmp_ln537_fu_11380_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state97))) then
                    ap_NS_fsm <= ap_ST_fsm_state84;
                else
                    ap_NS_fsm <= ap_ST_fsm_state98;
                end if;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                if (((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then
                    ap_NS_fsm <= ap_ST_fsm_state97;
                else
                    ap_NS_fsm <= ap_ST_fsm_state99;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1265_fu_11355_p2 <= std_logic_vector(unsigned(zext_ln517_reg_16768) + unsigned(zext_ln1265_fu_11351_p1));
    add_ln162_fu_11396_p2 <= std_logic_vector(unsigned(zext_ln162_6_fu_11392_p1) + unsigned(zext_ln517_reg_16768));
    add_ln203_41_fu_8305_p2 <= std_logic_vector(unsigned(zext_ln435_reg_11537) + unsigned(zext_ln203_fu_8301_p1));
    add_ln203_42_fu_11102_p2 <= std_logic_vector(unsigned(zext_ln203_69_fu_11086_p1) + unsigned(zext_ln203_70_fu_11098_p1));
    add_ln203_43_fu_11124_p2 <= std_logic_vector(unsigned(zext_ln203_71_fu_11120_p1) + unsigned(add_ln203_42_reg_16787));
    add_ln203_44_fu_11155_p2 <= std_logic_vector(unsigned(zext_ln162_reg_16763) + unsigned(sub_ln203_fu_11149_p2));
    add_ln203_45_fu_11248_p2 <= std_logic_vector(signed(sext_ln203_10_fu_11244_p1) + signed(zext_ln203_69_reg_16782));
    add_ln203_46_fu_11284_p2 <= std_logic_vector(signed(sext_ln203_11_fu_11280_p1) + signed(p_shl50_cast_fu_11266_p3));
    add_ln203_47_fu_11301_p2 <= std_logic_vector(unsigned(zext_ln203_75_fu_11263_p1) + unsigned(zext_ln203_77_fu_11297_p1));
    add_ln203_48_fu_11313_p2 <= std_logic_vector(unsigned(add_ln203_46_fu_11284_p2) + unsigned(zext_ln203_79_fu_11310_p1));
    add_ln203_49_fu_11324_p2 <= std_logic_vector(unsigned(add_ln203_47_fu_11301_p2) + unsigned(zext_ln203_78_fu_11307_p1));
    add_ln203_fu_11416_p2 <= std_logic_vector(unsigned(trunc_ln703_fu_11407_p1) + unsigned(sext_ln703_reg_16890));
    add_ln321_110_fu_9525_p2 <= std_logic_vector(signed(sext_ln321_22_fu_9521_p1) + signed(p_shl_cast_fu_9505_p3));
    add_ln321_111_fu_9559_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(add_ln321_110_reg_16204));
    add_ln321_112_fu_9575_p2 <= std_logic_vector(unsigned(ap_const_lv13_3) + unsigned(add_ln321_110_reg_16204));
    add_ln321_113_fu_9591_p2 <= std_logic_vector(unsigned(ap_const_lv13_4) + unsigned(add_ln321_110_reg_16204));
    add_ln321_114_fu_9607_p2 <= std_logic_vector(unsigned(ap_const_lv13_5) + unsigned(add_ln321_110_reg_16204));
    add_ln321_115_fu_9623_p2 <= std_logic_vector(unsigned(ap_const_lv13_6) + unsigned(add_ln321_110_reg_16204));
    add_ln321_116_fu_9639_p2 <= std_logic_vector(unsigned(ap_const_lv13_7) + unsigned(add_ln321_110_reg_16204));
    add_ln321_117_fu_9655_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln321_110_reg_16204));
    add_ln321_118_fu_9671_p2 <= std_logic_vector(unsigned(ap_const_lv13_9) + unsigned(add_ln321_110_reg_16204));
    add_ln321_119_fu_9687_p2 <= std_logic_vector(unsigned(ap_const_lv13_A) + unsigned(add_ln321_110_reg_16204));
    add_ln321_120_fu_9703_p2 <= std_logic_vector(unsigned(ap_const_lv13_B) + unsigned(add_ln321_110_reg_16204));
    add_ln321_121_fu_9719_p2 <= std_logic_vector(unsigned(ap_const_lv13_C) + unsigned(add_ln321_110_reg_16204));
    add_ln321_122_fu_9735_p2 <= std_logic_vector(unsigned(ap_const_lv13_D) + unsigned(add_ln321_110_reg_16204));
    add_ln321_123_fu_9751_p2 <= std_logic_vector(unsigned(ap_const_lv13_E) + unsigned(add_ln321_110_reg_16204));
    add_ln321_124_fu_9767_p2 <= std_logic_vector(unsigned(ap_const_lv13_F) + unsigned(add_ln321_110_reg_16204));
    add_ln321_125_fu_9783_p2 <= std_logic_vector(unsigned(ap_const_lv13_10) + unsigned(add_ln321_110_reg_16204));
    add_ln321_126_fu_9799_p2 <= std_logic_vector(unsigned(ap_const_lv13_11) + unsigned(add_ln321_110_reg_16204));
    add_ln321_127_fu_9815_p2 <= std_logic_vector(unsigned(ap_const_lv13_12) + unsigned(add_ln321_110_reg_16204));
    add_ln321_128_fu_9831_p2 <= std_logic_vector(unsigned(ap_const_lv13_13) + unsigned(add_ln321_110_reg_16204));
    add_ln321_129_fu_9847_p2 <= std_logic_vector(unsigned(ap_const_lv13_14) + unsigned(add_ln321_110_reg_16204));
    add_ln321_130_fu_9863_p2 <= std_logic_vector(unsigned(ap_const_lv13_15) + unsigned(add_ln321_110_reg_16204));
    add_ln321_131_fu_9879_p2 <= std_logic_vector(unsigned(ap_const_lv13_16) + unsigned(add_ln321_110_reg_16204));
    add_ln321_132_fu_9895_p2 <= std_logic_vector(unsigned(ap_const_lv13_17) + unsigned(add_ln321_110_reg_16204));
    add_ln321_133_fu_9911_p2 <= std_logic_vector(unsigned(ap_const_lv13_18) + unsigned(add_ln321_110_reg_16204));
    add_ln321_134_fu_9927_p2 <= std_logic_vector(unsigned(ap_const_lv13_19) + unsigned(add_ln321_110_reg_16204));
    add_ln321_135_fu_9943_p2 <= std_logic_vector(unsigned(ap_const_lv13_1A) + unsigned(add_ln321_110_reg_16204));
    add_ln321_136_fu_9959_p2 <= std_logic_vector(unsigned(ap_const_lv13_1B) + unsigned(add_ln321_110_reg_16204));
    add_ln321_137_fu_9975_p2 <= std_logic_vector(unsigned(ap_const_lv13_1C) + unsigned(add_ln321_110_reg_16204));
    add_ln321_138_fu_9991_p2 <= std_logic_vector(unsigned(ap_const_lv13_1D) + unsigned(add_ln321_110_reg_16204));
    add_ln321_139_fu_10007_p2 <= std_logic_vector(unsigned(ap_const_lv13_1E) + unsigned(add_ln321_110_reg_16204));
    add_ln321_140_fu_10023_p2 <= std_logic_vector(unsigned(ap_const_lv13_1F) + unsigned(add_ln321_110_reg_16204));
    add_ln321_141_fu_10039_p2 <= std_logic_vector(unsigned(ap_const_lv13_20) + unsigned(add_ln321_110_reg_16204));
    add_ln321_142_fu_10055_p2 <= std_logic_vector(unsigned(ap_const_lv13_21) + unsigned(add_ln321_110_reg_16204));
    add_ln321_143_fu_10071_p2 <= std_logic_vector(unsigned(ap_const_lv13_22) + unsigned(add_ln321_110_reg_16204));
    add_ln321_144_fu_10087_p2 <= std_logic_vector(unsigned(ap_const_lv13_23) + unsigned(add_ln321_110_reg_16204));
    add_ln321_145_fu_10103_p2 <= std_logic_vector(unsigned(ap_const_lv13_24) + unsigned(add_ln321_110_reg_16204));
    add_ln321_146_fu_10119_p2 <= std_logic_vector(unsigned(ap_const_lv13_25) + unsigned(add_ln321_110_reg_16204));
    add_ln321_147_fu_10135_p2 <= std_logic_vector(unsigned(ap_const_lv13_26) + unsigned(add_ln321_110_reg_16204));
    add_ln321_148_fu_10151_p2 <= std_logic_vector(unsigned(ap_const_lv13_27) + unsigned(add_ln321_110_reg_16204));
    add_ln321_149_fu_10167_p2 <= std_logic_vector(unsigned(ap_const_lv13_28) + unsigned(add_ln321_110_reg_16204));
    add_ln321_150_fu_10183_p2 <= std_logic_vector(unsigned(ap_const_lv13_29) + unsigned(add_ln321_110_reg_16204));
    add_ln321_151_fu_10199_p2 <= std_logic_vector(unsigned(ap_const_lv13_2A) + unsigned(add_ln321_110_reg_16204));
    add_ln321_152_fu_10215_p2 <= std_logic_vector(unsigned(ap_const_lv13_2B) + unsigned(add_ln321_110_reg_16204));
    add_ln321_153_fu_10231_p2 <= std_logic_vector(unsigned(ap_const_lv13_2C) + unsigned(add_ln321_110_reg_16204));
    add_ln321_154_fu_10247_p2 <= std_logic_vector(unsigned(ap_const_lv13_2D) + unsigned(add_ln321_110_reg_16204));
    add_ln321_155_fu_10263_p2 <= std_logic_vector(unsigned(ap_const_lv13_2E) + unsigned(add_ln321_110_reg_16204));
    add_ln321_156_fu_10279_p2 <= std_logic_vector(unsigned(ap_const_lv13_2F) + unsigned(add_ln321_110_reg_16204));
    add_ln321_157_fu_10295_p2 <= std_logic_vector(unsigned(ap_const_lv13_30) + unsigned(add_ln321_110_reg_16204));
    add_ln321_158_fu_10311_p2 <= std_logic_vector(unsigned(ap_const_lv13_31) + unsigned(add_ln321_110_reg_16204));
    add_ln321_159_fu_10327_p2 <= std_logic_vector(unsigned(ap_const_lv13_32) + unsigned(add_ln321_110_reg_16204));
    add_ln321_160_fu_10343_p2 <= std_logic_vector(unsigned(ap_const_lv13_33) + unsigned(add_ln321_110_reg_16204));
    add_ln321_161_fu_10359_p2 <= std_logic_vector(unsigned(ap_const_lv13_34) + unsigned(add_ln321_110_reg_16204));
    add_ln321_162_fu_10375_p2 <= std_logic_vector(unsigned(ap_const_lv13_35) + unsigned(add_ln321_110_reg_16204));
    add_ln321_163_fu_10391_p2 <= std_logic_vector(unsigned(ap_const_lv13_36) + unsigned(add_ln321_110_reg_16204));
    add_ln321_164_fu_10407_p2 <= std_logic_vector(unsigned(ap_const_lv13_37) + unsigned(add_ln321_110_reg_16204));
    add_ln321_165_fu_10423_p2 <= std_logic_vector(unsigned(ap_const_lv13_38) + unsigned(add_ln321_110_reg_16204));
    add_ln321_166_fu_10439_p2 <= std_logic_vector(unsigned(ap_const_lv13_39) + unsigned(add_ln321_110_reg_16204));
    add_ln321_167_fu_10455_p2 <= std_logic_vector(unsigned(ap_const_lv13_3A) + unsigned(add_ln321_110_reg_16204));
    add_ln321_168_fu_10471_p2 <= std_logic_vector(unsigned(ap_const_lv13_3B) + unsigned(add_ln321_110_reg_16204));
    add_ln321_169_fu_10487_p2 <= std_logic_vector(unsigned(ap_const_lv13_3C) + unsigned(add_ln321_110_reg_16204));
    add_ln321_170_fu_10503_p2 <= std_logic_vector(unsigned(ap_const_lv13_3D) + unsigned(add_ln321_110_reg_16204));
    add_ln321_171_fu_10519_p2 <= std_logic_vector(unsigned(ap_const_lv13_3E) + unsigned(add_ln321_110_reg_16204));
    add_ln321_172_fu_10535_p2 <= std_logic_vector(unsigned(ap_const_lv13_3F) + unsigned(add_ln321_110_reg_16204));
    add_ln321_173_fu_10551_p2 <= std_logic_vector(unsigned(ap_const_lv13_40) + unsigned(add_ln321_110_reg_16204));
    add_ln321_174_fu_10567_p2 <= std_logic_vector(unsigned(ap_const_lv13_41) + unsigned(add_ln321_110_reg_16204));
    add_ln321_175_fu_8375_p2 <= std_logic_vector(signed(sext_ln321_23_fu_8371_p1) + signed(zext_ln444_reg_11585));
    add_ln321_176_fu_8404_p2 <= std_logic_vector(signed(sext_ln321_24_fu_8400_p1) + signed(p_shl44_cast_fu_8384_p3));
    add_ln321_177_fu_8438_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(add_ln321_176_reg_11606));
    add_ln321_178_fu_8454_p2 <= std_logic_vector(unsigned(ap_const_lv13_3) + unsigned(add_ln321_176_reg_11606));
    add_ln321_179_fu_8470_p2 <= std_logic_vector(unsigned(ap_const_lv13_4) + unsigned(add_ln321_176_reg_11606));
    add_ln321_180_fu_8486_p2 <= std_logic_vector(unsigned(ap_const_lv13_5) + unsigned(add_ln321_176_reg_11606));
    add_ln321_181_fu_8502_p2 <= std_logic_vector(unsigned(ap_const_lv13_6) + unsigned(add_ln321_176_reg_11606));
    add_ln321_182_fu_8518_p2 <= std_logic_vector(unsigned(ap_const_lv13_7) + unsigned(add_ln321_176_reg_11606));
    add_ln321_183_fu_8534_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln321_176_reg_11606));
    add_ln321_184_fu_8550_p2 <= std_logic_vector(unsigned(ap_const_lv13_9) + unsigned(add_ln321_176_reg_11606));
    add_ln321_185_fu_8566_p2 <= std_logic_vector(unsigned(ap_const_lv13_A) + unsigned(add_ln321_176_reg_11606));
    add_ln321_186_fu_8582_p2 <= std_logic_vector(unsigned(ap_const_lv13_B) + unsigned(add_ln321_176_reg_11606));
    add_ln321_187_fu_8598_p2 <= std_logic_vector(unsigned(ap_const_lv13_C) + unsigned(add_ln321_176_reg_11606));
    add_ln321_188_fu_8614_p2 <= std_logic_vector(unsigned(ap_const_lv13_D) + unsigned(add_ln321_176_reg_11606));
    add_ln321_189_fu_8630_p2 <= std_logic_vector(unsigned(ap_const_lv13_E) + unsigned(add_ln321_176_reg_11606));
    add_ln321_190_fu_8646_p2 <= std_logic_vector(unsigned(ap_const_lv13_F) + unsigned(add_ln321_176_reg_11606));
    add_ln321_191_fu_8662_p2 <= std_logic_vector(unsigned(ap_const_lv13_10) + unsigned(add_ln321_176_reg_11606));
    add_ln321_192_fu_8678_p2 <= std_logic_vector(unsigned(ap_const_lv13_11) + unsigned(add_ln321_176_reg_11606));
    add_ln321_193_fu_8694_p2 <= std_logic_vector(unsigned(ap_const_lv13_12) + unsigned(add_ln321_176_reg_11606));
    add_ln321_194_fu_8710_p2 <= std_logic_vector(unsigned(ap_const_lv13_13) + unsigned(add_ln321_176_reg_11606));
    add_ln321_195_fu_8726_p2 <= std_logic_vector(unsigned(ap_const_lv13_14) + unsigned(add_ln321_176_reg_11606));
    add_ln321_196_fu_8742_p2 <= std_logic_vector(unsigned(ap_const_lv13_15) + unsigned(add_ln321_176_reg_11606));
    add_ln321_197_fu_8758_p2 <= std_logic_vector(unsigned(ap_const_lv13_16) + unsigned(add_ln321_176_reg_11606));
    add_ln321_198_fu_8774_p2 <= std_logic_vector(unsigned(ap_const_lv13_17) + unsigned(add_ln321_176_reg_11606));
    add_ln321_199_fu_8790_p2 <= std_logic_vector(unsigned(ap_const_lv13_18) + unsigned(add_ln321_176_reg_11606));
    add_ln321_200_fu_8806_p2 <= std_logic_vector(unsigned(ap_const_lv13_19) + unsigned(add_ln321_176_reg_11606));
    add_ln321_201_fu_8822_p2 <= std_logic_vector(unsigned(ap_const_lv13_1A) + unsigned(add_ln321_176_reg_11606));
    add_ln321_202_fu_8838_p2 <= std_logic_vector(unsigned(ap_const_lv13_1B) + unsigned(add_ln321_176_reg_11606));
    add_ln321_203_fu_8854_p2 <= std_logic_vector(unsigned(ap_const_lv13_1C) + unsigned(add_ln321_176_reg_11606));
    add_ln321_204_fu_8870_p2 <= std_logic_vector(unsigned(ap_const_lv13_1D) + unsigned(add_ln321_176_reg_11606));
    add_ln321_205_fu_8886_p2 <= std_logic_vector(unsigned(ap_const_lv13_1E) + unsigned(add_ln321_176_reg_11606));
    add_ln321_206_fu_8902_p2 <= std_logic_vector(unsigned(ap_const_lv13_1F) + unsigned(add_ln321_176_reg_11606));
    add_ln321_207_fu_8918_p2 <= std_logic_vector(unsigned(ap_const_lv13_20) + unsigned(add_ln321_176_reg_11606));
    add_ln321_208_fu_8934_p2 <= std_logic_vector(unsigned(ap_const_lv13_21) + unsigned(add_ln321_176_reg_11606));
    add_ln321_209_fu_8950_p2 <= std_logic_vector(unsigned(ap_const_lv13_22) + unsigned(add_ln321_176_reg_11606));
    add_ln321_210_fu_8966_p2 <= std_logic_vector(unsigned(ap_const_lv13_23) + unsigned(add_ln321_176_reg_11606));
    add_ln321_211_fu_8982_p2 <= std_logic_vector(unsigned(ap_const_lv13_24) + unsigned(add_ln321_176_reg_11606));
    add_ln321_212_fu_8998_p2 <= std_logic_vector(unsigned(ap_const_lv13_25) + unsigned(add_ln321_176_reg_11606));
    add_ln321_213_fu_9014_p2 <= std_logic_vector(unsigned(ap_const_lv13_26) + unsigned(add_ln321_176_reg_11606));
    add_ln321_214_fu_9030_p2 <= std_logic_vector(unsigned(ap_const_lv13_27) + unsigned(add_ln321_176_reg_11606));
    add_ln321_215_fu_9046_p2 <= std_logic_vector(unsigned(ap_const_lv13_28) + unsigned(add_ln321_176_reg_11606));
    add_ln321_216_fu_9062_p2 <= std_logic_vector(unsigned(ap_const_lv13_29) + unsigned(add_ln321_176_reg_11606));
    add_ln321_217_fu_9078_p2 <= std_logic_vector(unsigned(ap_const_lv13_2A) + unsigned(add_ln321_176_reg_11606));
    add_ln321_218_fu_9094_p2 <= std_logic_vector(unsigned(ap_const_lv13_2B) + unsigned(add_ln321_176_reg_11606));
    add_ln321_219_fu_9110_p2 <= std_logic_vector(unsigned(ap_const_lv13_2C) + unsigned(add_ln321_176_reg_11606));
    add_ln321_220_fu_9126_p2 <= std_logic_vector(unsigned(ap_const_lv13_2D) + unsigned(add_ln321_176_reg_11606));
    add_ln321_221_fu_9142_p2 <= std_logic_vector(unsigned(ap_const_lv13_2E) + unsigned(add_ln321_176_reg_11606));
    add_ln321_222_fu_9158_p2 <= std_logic_vector(unsigned(ap_const_lv13_2F) + unsigned(add_ln321_176_reg_11606));
    add_ln321_223_fu_9174_p2 <= std_logic_vector(unsigned(ap_const_lv13_30) + unsigned(add_ln321_176_reg_11606));
    add_ln321_224_fu_9190_p2 <= std_logic_vector(unsigned(ap_const_lv13_31) + unsigned(add_ln321_176_reg_11606));
    add_ln321_225_fu_9206_p2 <= std_logic_vector(unsigned(ap_const_lv13_32) + unsigned(add_ln321_176_reg_11606));
    add_ln321_226_fu_9222_p2 <= std_logic_vector(unsigned(ap_const_lv13_33) + unsigned(add_ln321_176_reg_11606));
    add_ln321_227_fu_9238_p2 <= std_logic_vector(unsigned(ap_const_lv13_34) + unsigned(add_ln321_176_reg_11606));
    add_ln321_228_fu_9254_p2 <= std_logic_vector(unsigned(ap_const_lv13_35) + unsigned(add_ln321_176_reg_11606));
    add_ln321_229_fu_9270_p2 <= std_logic_vector(unsigned(ap_const_lv13_36) + unsigned(add_ln321_176_reg_11606));
    add_ln321_230_fu_9286_p2 <= std_logic_vector(unsigned(ap_const_lv13_37) + unsigned(add_ln321_176_reg_11606));
    add_ln321_231_fu_9302_p2 <= std_logic_vector(unsigned(ap_const_lv13_38) + unsigned(add_ln321_176_reg_11606));
    add_ln321_232_fu_9318_p2 <= std_logic_vector(unsigned(ap_const_lv13_39) + unsigned(add_ln321_176_reg_11606));
    add_ln321_233_fu_9334_p2 <= std_logic_vector(unsigned(ap_const_lv13_3A) + unsigned(add_ln321_176_reg_11606));
    add_ln321_234_fu_9350_p2 <= std_logic_vector(unsigned(ap_const_lv13_3B) + unsigned(add_ln321_176_reg_11606));
    add_ln321_235_fu_9366_p2 <= std_logic_vector(unsigned(ap_const_lv13_3C) + unsigned(add_ln321_176_reg_11606));
    add_ln321_236_fu_9382_p2 <= std_logic_vector(unsigned(ap_const_lv13_3D) + unsigned(add_ln321_176_reg_11606));
    add_ln321_237_fu_9398_p2 <= std_logic_vector(unsigned(ap_const_lv13_3E) + unsigned(add_ln321_176_reg_11606));
    add_ln321_238_fu_9414_p2 <= std_logic_vector(unsigned(ap_const_lv13_3F) + unsigned(add_ln321_176_reg_11606));
    add_ln321_239_fu_9430_p2 <= std_logic_vector(unsigned(ap_const_lv13_40) + unsigned(add_ln321_176_reg_11606));
    add_ln321_240_fu_9446_p2 <= std_logic_vector(unsigned(ap_const_lv13_41) + unsigned(add_ln321_176_reg_11606));
    add_ln321_241_fu_10587_p2 <= std_logic_vector(unsigned(zext_ln321_302_fu_10583_p1) + unsigned(sext_ln321_reg_11558));
    add_ln321_242_fu_10604_p2 <= std_logic_vector(unsigned(shl_ln321_fu_10592_p2) + unsigned(shl_ln321_10_fu_10598_p2));
    add_ln321_243_fu_10638_p2 <= std_logic_vector(unsigned(ap_const_lv13_40) + unsigned(add_ln321_242_fu_10604_p2));
    add_ln321_244_fu_10655_p2 <= std_logic_vector(unsigned(ap_const_lv13_41) + unsigned(add_ln321_242_fu_10604_p2));
    add_ln321_245_fu_11432_p2 <= std_logic_vector(signed(ap_const_lv9_118) + signed(zext_ln321_307_fu_11429_p1));
    add_ln321_246_fu_10682_p2 <= std_logic_vector(unsigned(add_ln321_242_reg_16322) + unsigned(zext_ln321_309_fu_10678_p1));
    add_ln321_247_fu_10727_p2 <= std_logic_vector(unsigned(zext_ln321_312_fu_10723_p1) + unsigned(zext_ln321_311_fu_10711_p1));
    add_ln321_248_fu_10737_p2 <= std_logic_vector(unsigned(zext_ln321_313_fu_10733_p1) + unsigned(ap_const_lv12_630));
    add_ln321_249_fu_10754_p2 <= std_logic_vector(unsigned(zext_ln321_313_fu_10733_p1) + unsigned(ap_const_lv12_631));
    add_ln321_250_fu_10771_p2 <= std_logic_vector(unsigned(zext_ln321_313_fu_10733_p1) + unsigned(ap_const_lv12_670));
    add_ln321_251_fu_10788_p2 <= std_logic_vector(unsigned(zext_ln321_313_fu_10733_p1) + unsigned(ap_const_lv12_671));
    add_ln321_252_fu_10815_p2 <= std_logic_vector(unsigned(add_ln321_248_reg_16481) + unsigned(zext_ln321_318_fu_10811_p1));
    add_ln321_253_fu_10865_p2 <= std_logic_vector(unsigned(zext_ln321_321_fu_10849_p1) + unsigned(zext_ln321_322_fu_10861_p1));
    add_ln321_254_fu_10871_p2 <= std_logic_vector(unsigned(zext_ln321_320_fu_10837_p1) + unsigned(sext_ln321_reg_11558));
    add_ln321_255_fu_10888_p2 <= std_logic_vector(unsigned(shl_ln321_11_fu_10876_p2) + unsigned(shl_ln321_12_fu_10882_p2));
    add_ln321_256_fu_10914_p2 <= std_logic_vector(unsigned(add_ln321_253_reg_16634) + unsigned(zext_ln321_324_fu_10910_p1));
    add_ln321_257_fu_10930_p2 <= std_logic_vector(unsigned(add_ln321_255_reg_16639) + unsigned(zext_ln321_323_fu_10906_p1));
    add_ln321_258_fu_10959_p2 <= std_logic_vector(unsigned(zext_ln321_328_fu_10955_p1) + unsigned(zext_ln321_327_fu_10943_p1));
    add_ln321_259_fu_10969_p2 <= std_logic_vector(unsigned(add_ln321_258_fu_10959_p2) + unsigned(ap_const_lv11_318));
    add_ln321_260_fu_10975_p2 <= std_logic_vector(unsigned(zext_ln321_329_fu_10965_p1) + unsigned(ap_const_lv12_630));
    add_ln321_261_fu_11011_p2 <= std_logic_vector(unsigned(add_ln321_259_reg_16692) + unsigned(zext_ln321_331_fu_11007_p1));
    add_ln321_262_fu_11027_p2 <= std_logic_vector(unsigned(add_ln321_260_reg_16697) + unsigned(zext_ln321_330_fu_11003_p1));
    add_ln321_fu_9496_p2 <= std_logic_vector(signed(sext_ln321_21_fu_9492_p1) + signed(zext_ln444_reg_11585));
    add_ln523_fu_11180_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_8043) + unsigned(ap_const_lv8_1));
    add_ln703_fu_11365_p2 <= std_logic_vector(unsigned(correlate_img_q0) + unsigned(out_layer_data_V_q0));
    and_ln496_fu_8243_p2 <= (icmp_ln496_fu_8237_p2 and grp_fu_8115_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(28);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(30);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(31);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(32);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(33);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(34);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage30 <= ap_CS_fsm(35);
    ap_CS_fsm_pp0_stage31 <= ap_CS_fsm(36);
    ap_CS_fsm_pp0_stage32 <= ap_CS_fsm(37);
    ap_CS_fsm_pp0_stage33 <= ap_CS_fsm(38);
    ap_CS_fsm_pp0_stage34 <= ap_CS_fsm(39);
    ap_CS_fsm_pp0_stage35 <= ap_CS_fsm(40);
    ap_CS_fsm_pp0_stage36 <= ap_CS_fsm(41);
    ap_CS_fsm_pp0_stage37 <= ap_CS_fsm(42);
    ap_CS_fsm_pp0_stage38 <= ap_CS_fsm(43);
    ap_CS_fsm_pp0_stage39 <= ap_CS_fsm(44);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage40 <= ap_CS_fsm(45);
    ap_CS_fsm_pp0_stage41 <= ap_CS_fsm(46);
    ap_CS_fsm_pp0_stage42 <= ap_CS_fsm(47);
    ap_CS_fsm_pp0_stage43 <= ap_CS_fsm(48);
    ap_CS_fsm_pp0_stage44 <= ap_CS_fsm(49);
    ap_CS_fsm_pp0_stage45 <= ap_CS_fsm(50);
    ap_CS_fsm_pp0_stage46 <= ap_CS_fsm(51);
    ap_CS_fsm_pp0_stage47 <= ap_CS_fsm(52);
    ap_CS_fsm_pp0_stage48 <= ap_CS_fsm(53);
    ap_CS_fsm_pp0_stage49 <= ap_CS_fsm(54);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage50 <= ap_CS_fsm(55);
    ap_CS_fsm_pp0_stage51 <= ap_CS_fsm(56);
    ap_CS_fsm_pp0_stage52 <= ap_CS_fsm(57);
    ap_CS_fsm_pp0_stage53 <= ap_CS_fsm(58);
    ap_CS_fsm_pp0_stage54 <= ap_CS_fsm(59);
    ap_CS_fsm_pp0_stage55 <= ap_CS_fsm(60);
    ap_CS_fsm_pp0_stage56 <= ap_CS_fsm(61);
    ap_CS_fsm_pp0_stage57 <= ap_CS_fsm(62);
    ap_CS_fsm_pp0_stage58 <= ap_CS_fsm(63);
    ap_CS_fsm_pp0_stage59 <= ap_CS_fsm(64);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage60 <= ap_CS_fsm(65);
    ap_CS_fsm_pp0_stage61 <= ap_CS_fsm(66);
    ap_CS_fsm_pp0_stage62 <= ap_CS_fsm(67);
    ap_CS_fsm_pp0_stage63 <= ap_CS_fsm(68);
    ap_CS_fsm_pp0_stage64 <= ap_CS_fsm(69);
    ap_CS_fsm_pp0_stage65 <= ap_CS_fsm(70);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(14);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(72);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(86);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state73 <= ap_CS_fsm(71);
    ap_CS_fsm_state76 <= ap_CS_fsm(73);
    ap_CS_fsm_state77 <= ap_CS_fsm(74);
    ap_CS_fsm_state78 <= ap_CS_fsm(75);
    ap_CS_fsm_state79 <= ap_CS_fsm(76);
    ap_CS_fsm_state80 <= ap_CS_fsm(77);
    ap_CS_fsm_state81 <= ap_CS_fsm(78);
    ap_CS_fsm_state82 <= ap_CS_fsm(79);
    ap_CS_fsm_state83 <= ap_CS_fsm(80);
    ap_CS_fsm_state84 <= ap_CS_fsm(81);
    ap_CS_fsm_state85 <= ap_CS_fsm(82);
    ap_CS_fsm_state86 <= ap_CS_fsm(83);
    ap_CS_fsm_state87 <= ap_CS_fsm(84);
    ap_CS_fsm_state88 <= ap_CS_fsm(85);
    ap_CS_fsm_state92 <= ap_CS_fsm(87);
    ap_CS_fsm_state93 <= ap_CS_fsm(88);
    ap_CS_fsm_state94 <= ap_CS_fsm(89);
    ap_CS_fsm_state95 <= ap_CS_fsm(90);
    ap_CS_fsm_state96 <= ap_CS_fsm(91);
    ap_CS_fsm_state97 <= ap_CS_fsm(92);
    ap_CS_fsm_state98 <= ap_CS_fsm(93);
    ap_CS_fsm_state99 <= ap_CS_fsm(94);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage31_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage31_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage32_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage32_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage36_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage36_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage37_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage37_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage38_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage38_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage39_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage39_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage40_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage40_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage41_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage41_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage42_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage42_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage43_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage43_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage44_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage44_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage45_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage45_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage46_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage46_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage47_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage47_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage48_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage48_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage49_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage49_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage50_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage50_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage51_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage51_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage52_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage52_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage53_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage53_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage54_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage54_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage55_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage55_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage56_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage56_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage57_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage57_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage58_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage58_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage59_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage59_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage60_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage60_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage61_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage61_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage62_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage62_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage63_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage63_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage64_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage64_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage65_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage65_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, io_acc_block_signal_op2846)
    begin
                ap_block_pp1_stage0_11001 <= ((io_acc_block_signal_op2846 = ap_const_logic_0) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, io_acc_block_signal_op2846)
    begin
                ap_block_pp1_stage0_subdone <= ((io_acc_block_signal_op2846 = ap_const_logic_0) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage27_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage28_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage29_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage30_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage31_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage32_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage33_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage34_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage35_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage36_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage37_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage38_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage39_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage40_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage41_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage42_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage43_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage44_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage45_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage46_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage47_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage48_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage49_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage50_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage51_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage52_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage53_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage54_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage55_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage56_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage57_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage58_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage59_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage60_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage61_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage62_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage63_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage64_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage65_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state75_pp1_stage0_iter1_assign_proc : process(icmp_ln458_reg_16467, io_acc_block_signal_op2846)
    begin
                ap_block_state75_pp1_stage0_iter1 <= ((io_acc_block_signal_op2846 = ap_const_logic_0) and (icmp_ln458_reg_16467 = ap_const_lv1_0));
    end process;


    ap_block_state78_assign_proc : process(icmp_ln480_fu_10805_p2, io_acc_block_signal_op2964)
    begin
                ap_block_state78 <= ((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0));
    end process;

        ap_block_state7_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state6_assign_proc : process(icmp_ln444_fu_8331_p2)
    begin
        if ((icmp_ln444_fu_8331_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state74_assign_proc : process(icmp_ln458_fu_10672_p2)
    begin
        if ((icmp_ln458_fu_10672_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state74 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state74 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state89_assign_proc : process(icmp_ln523_fu_11174_p2)
    begin
        if ((icmp_ln523_fu_11174_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state89 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state89 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln431_fu_8183_p2)
    begin
        if (((icmp_ln431_fu_8183_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_filter_line_0_phi_fu_7957_p4_assign_proc : process(filter_line_0_reg_7953, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage0, filter_line_reg_11599, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_filter_line_0_phi_fu_7957_p4 <= filter_line_reg_11599;
        else 
            ap_phi_mux_filter_line_0_phi_fu_7957_p4 <= filter_line_0_reg_7953;
        end if; 
    end process;


    ap_phi_mux_input_line_0_phi_fu_8058_p4_assign_proc : process(input_line_0_reg_8054, icmp_ln523_reg_16816, ap_CS_fsm_pp2_stage0, select_ln528_1_reg_16831, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln523_reg_16816 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_input_line_0_phi_fu_8058_p4 <= select_ln528_1_reg_16831;
        else 
            ap_phi_mux_input_line_0_phi_fu_8058_p4 <= input_line_0_reg_8054;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    aux_sum_V_fu_11411_p2 <= std_logic_vector(unsigned(out_layer_data_V_q0) + unsigned(sext_ln1265_reg_16885));
    biases_layer3_V_address0 <= zext_ln521_reg_16758(4 - 1 downto 0);

    biases_layer3_V_ce0_assign_proc : process(ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            biases_layer3_V_ce0 <= ap_const_logic_1;
        else 
            biases_layer3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    channel_from_prev_ou_address0_assign_proc : process(ap_enable_reg_pp2_iter2, grp_CORRELATE_1_fu_8098_prev_output_channel_V_address0, ap_block_pp2_stage0, ap_CS_fsm_state93, zext_ln203_81_fu_11330_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            channel_from_prev_ou_address0 <= zext_ln203_81_fu_11330_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            channel_from_prev_ou_address0 <= grp_CORRELATE_1_fu_8098_prev_output_channel_V_address0;
        else 
            channel_from_prev_ou_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    channel_from_prev_ou_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, grp_CORRELATE_1_fu_8098_prev_output_channel_V_ce0, ap_CS_fsm_state93)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            channel_from_prev_ou_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            channel_from_prev_ou_ce0 <= grp_CORRELATE_1_fu_8098_prev_output_channel_V_ce0;
        else 
            channel_from_prev_ou_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    channel_from_prev_ou_we0_assign_proc : process(ap_block_pp2_stage0_11001, icmp_ln523_reg_16816_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln523_reg_16816_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            channel_from_prev_ou_we0 <= ap_const_logic_1;
        else 
            channel_from_prev_ou_we0 <= ap_const_logic_0;
        end if; 
    end process;


    corr2_out_V_data_V_blk_n_assign_proc : process(corr2_out_V_data_V_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2)
    begin
        if ((((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_data_V_blk_n <= corr2_out_V_data_V_empty_n;
        else 
            corr2_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr2_out_V_data_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_block_pp1_stage0_11001, io_acc_block_signal_op2964)
    begin
        if (((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_data_V_read <= ap_const_logic_1;
        else 
            corr2_out_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr2_out_V_dest_V_blk_n_assign_proc : process(corr2_out_V_dest_V_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2)
    begin
        if ((((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_dest_V_blk_n <= corr2_out_V_dest_V_empty_n;
        else 
            corr2_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr2_out_V_dest_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_block_pp1_stage0_11001, io_acc_block_signal_op2964)
    begin
        if (((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_dest_V_read <= ap_const_logic_1;
        else 
            corr2_out_V_dest_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr2_out_V_id_V_blk_n_assign_proc : process(corr2_out_V_id_V_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2)
    begin
        if ((((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_id_V_blk_n <= corr2_out_V_id_V_empty_n;
        else 
            corr2_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr2_out_V_id_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_block_pp1_stage0_11001, io_acc_block_signal_op2964)
    begin
        if (((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_id_V_read <= ap_const_logic_1;
        else 
            corr2_out_V_id_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr2_out_V_keep_V_blk_n_assign_proc : process(corr2_out_V_keep_V_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2)
    begin
        if ((((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_keep_V_blk_n <= corr2_out_V_keep_V_empty_n;
        else 
            corr2_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr2_out_V_keep_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_block_pp1_stage0_11001, io_acc_block_signal_op2964)
    begin
        if (((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_keep_V_read <= ap_const_logic_1;
        else 
            corr2_out_V_keep_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr2_out_V_last_V_blk_n_assign_proc : process(corr2_out_V_last_V_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2)
    begin
        if ((((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_last_V_blk_n <= corr2_out_V_last_V_empty_n;
        else 
            corr2_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr2_out_V_last_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_block_pp1_stage0_11001, io_acc_block_signal_op2964)
    begin
        if (((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_last_V_read <= ap_const_logic_1;
        else 
            corr2_out_V_last_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr2_out_V_user_V_blk_n_assign_proc : process(corr2_out_V_user_V_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2)
    begin
        if ((((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_user_V_blk_n <= corr2_out_V_user_V_empty_n;
        else 
            corr2_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr2_out_V_user_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_block_pp1_stage0_11001, io_acc_block_signal_op2964)
    begin
        if (((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_user_V_read <= ap_const_logic_1;
        else 
            corr2_out_V_user_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr2_out_V_valid_V_blk_n_assign_proc : process(corr2_out_V_valid_V_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2)
    begin
        if ((((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_valid_V_blk_n <= corr2_out_V_valid_V_empty_n;
        else 
            corr2_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr2_out_V_valid_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_block_pp1_stage0_11001, io_acc_block_signal_op2964)
    begin
        if (((not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            corr2_out_V_valid_V_read <= ap_const_logic_1;
        else 
            corr2_out_V_valid_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_data_V_blk_n_assign_proc : process(corr3_out_V_data_V_full_n, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            corr3_out_V_data_V_blk_n <= corr3_out_V_data_V_full_n;
        else 
            corr3_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr3_out_V_data_V_din <= ret_V_fu_11503_p2(15 downto 4);

    corr3_out_V_data_V_write_assign_proc : process(ap_CS_fsm_state99, io_acc_block_signal_op3308)
    begin
        if (((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            corr3_out_V_data_V_write <= ap_const_logic_1;
        else 
            corr3_out_V_data_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_dest_V_blk_n_assign_proc : process(corr3_out_V_dest_V_full_n, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            corr3_out_V_dest_V_blk_n <= corr3_out_V_dest_V_full_n;
        else 
            corr3_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr3_out_V_dest_V_din <= img_channel_dest_V_q0;

    corr3_out_V_dest_V_write_assign_proc : process(ap_CS_fsm_state99, io_acc_block_signal_op3308)
    begin
        if (((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            corr3_out_V_dest_V_write <= ap_const_logic_1;
        else 
            corr3_out_V_dest_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_id_V_blk_n_assign_proc : process(corr3_out_V_id_V_full_n, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            corr3_out_V_id_V_blk_n <= corr3_out_V_id_V_full_n;
        else 
            corr3_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr3_out_V_id_V_din <= img_channel_id_V_q0;

    corr3_out_V_id_V_write_assign_proc : process(ap_CS_fsm_state99, io_acc_block_signal_op3308)
    begin
        if (((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            corr3_out_V_id_V_write <= ap_const_logic_1;
        else 
            corr3_out_V_id_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_keep_V_blk_n_assign_proc : process(corr3_out_V_keep_V_full_n, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            corr3_out_V_keep_V_blk_n <= corr3_out_V_keep_V_full_n;
        else 
            corr3_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr3_out_V_keep_V_din <= img_channel_keep_V_q0;

    corr3_out_V_keep_V_write_assign_proc : process(ap_CS_fsm_state99, io_acc_block_signal_op3308)
    begin
        if (((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            corr3_out_V_keep_V_write <= ap_const_logic_1;
        else 
            corr3_out_V_keep_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_last_V_blk_n_assign_proc : process(corr3_out_V_last_V_full_n, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            corr3_out_V_last_V_blk_n <= corr3_out_V_last_V_full_n;
        else 
            corr3_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr3_out_V_last_V_din <= img_channel_last_V_q0;

    corr3_out_V_last_V_write_assign_proc : process(ap_CS_fsm_state99, io_acc_block_signal_op3308)
    begin
        if (((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            corr3_out_V_last_V_write <= ap_const_logic_1;
        else 
            corr3_out_V_last_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_user_V_blk_n_assign_proc : process(corr3_out_V_user_V_full_n, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            corr3_out_V_user_V_blk_n <= corr3_out_V_user_V_full_n;
        else 
            corr3_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr3_out_V_user_V_din <= img_channel_user_V_q0;

    corr3_out_V_user_V_write_assign_proc : process(ap_CS_fsm_state99, io_acc_block_signal_op3308)
    begin
        if (((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            corr3_out_V_user_V_write <= ap_const_logic_1;
        else 
            corr3_out_V_user_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_valid_V_blk_n_assign_proc : process(corr3_out_V_valid_V_full_n, ap_CS_fsm_state99)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            corr3_out_V_valid_V_blk_n <= corr3_out_V_valid_V_full_n;
        else 
            corr3_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr3_out_V_valid_V_din <= tmp_valid_V_reg_16955;

    corr3_out_V_valid_V_write_assign_proc : process(ap_CS_fsm_state99, io_acc_block_signal_op3308)
    begin
        if (((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            corr3_out_V_valid_V_write <= ap_const_logic_1;
        else 
            corr3_out_V_valid_V_write <= ap_const_logic_0;
        end if; 
    end process;


    correlate_img_address0_assign_proc : process(ap_CS_fsm_state94, grp_CORRELATE_1_fu_8098_correlate_img_V_address0, ap_CS_fsm_state93, zext_ln534_fu_11346_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            correlate_img_address0 <= zext_ln534_fu_11346_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            correlate_img_address0 <= grp_CORRELATE_1_fu_8098_correlate_img_V_address0;
        else 
            correlate_img_address0 <= "XXXXXX";
        end if; 
    end process;


    correlate_img_ce0_assign_proc : process(ap_CS_fsm_state94, grp_CORRELATE_1_fu_8098_correlate_img_V_ce0, ap_CS_fsm_state93)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            correlate_img_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            correlate_img_ce0 <= grp_CORRELATE_1_fu_8098_correlate_img_V_ce0;
        else 
            correlate_img_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlate_img_we0_assign_proc : process(grp_CORRELATE_1_fu_8098_correlate_img_V_we0, ap_CS_fsm_state93)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            correlate_img_we0 <= grp_CORRELATE_1_fu_8098_correlate_img_V_we0;
        else 
            correlate_img_we0 <= ap_const_logic_0;
        end if; 
    end process;

    current_filter_fu_11048_p2 <= std_logic_vector(unsigned(current_filter_0_reg_8009) + unsigned(ap_const_lv4_1));
    current_input_channe_10_fu_8321_p2 <= std_logic_vector(unsigned(current_input_channe_reg_7941) + unsigned(ap_const_lv4_1));
    current_input_channe_11_fu_11080_p2 <= std_logic_vector(unsigned(current_input_channe_16_reg_8020) + unsigned(ap_const_lv4_1));
    filter_line_fu_8337_p2 <= std_logic_vector(unsigned(ap_phi_mux_filter_line_0_phi_fu_7957_p4) + unsigned(ap_const_lv2_1));
    grp_CORRELATE_1_fu_8098_ap_start <= grp_CORRELATE_1_fu_8098_ap_start_reg;
    grp_fu_8105_p4 <= row_idx_0_reg_7907(6 downto 1);
    grp_fu_8115_p2 <= "1" when (grp_fu_8105_p4 = ap_const_lv6_0) else "0";
    i_fu_8201_p2 <= std_logic_vector(unsigned(i_0_reg_7919) + unsigned(ap_const_lv4_1));
    icmp_ln1494_fu_11451_p2 <= "1" when (signed(aux_sum_V_reg_16914) > signed(ap_const_lv12_0)) else "0";
    icmp_ln431_fu_8183_p2 <= "1" when (row_idx_0_reg_7907 = ap_const_lv7_42) else "0";
    icmp_ln434_fu_8195_p2 <= "1" when (i_0_reg_7919 = ap_const_lv4_C) else "0";
    icmp_ln435_fu_8289_p2 <= "1" when (j_0_reg_7930 = ap_const_lv7_40) else "0";
    icmp_ln439_fu_8315_p2 <= "1" when (current_input_channe_reg_7941 = ap_const_lv4_C) else "0";
    icmp_ln442_fu_8219_p2 <= "1" when (unsigned(row_idx_0_reg_7907) > unsigned(ap_const_lv7_2)) else "0";
    icmp_ln444_fu_8331_p2 <= "1" when (ap_phi_mux_filter_line_0_phi_fu_7957_p4 = ap_const_lv2_2) else "0";
    icmp_ln455_fu_8225_p2 <= "1" when (row_idx_0_reg_7907 = ap_const_lv7_0) else "0";
    icmp_ln458_fu_10672_p2 <= "1" when (index_input_element1_reg_7965 = ap_const_lv7_41) else "0";
    icmp_ln477_fu_8231_p2 <= "1" when (unsigned(row_idx_0_reg_7907) > unsigned(ap_const_lv7_40)) else "0";
    icmp_ln480_fu_10805_p2 <= "1" when (index_input_element2_reg_7976 = ap_const_lv7_41) else "0";
    icmp_ln496_fu_8237_p2 <= "0" when (row_idx_0_reg_7907 = ap_const_lv7_0) else "1";
    icmp_ln498_fu_10894_p2 <= "1" when (index_input_element2_19_reg_7987 = ap_const_lv7_42) else "0";
    icmp_ln506_fu_10991_p2 <= "1" when (index_input_element2_20_reg_7998 = ap_const_lv7_42) else "0";
    icmp_ln515_fu_11042_p2 <= "1" when (current_filter_0_reg_8009 = ap_const_lv4_C) else "0";
    icmp_ln517_fu_11074_p2 <= "1" when (current_input_channe_16_reg_8020 = ap_const_lv4_C) else "0";
    icmp_ln519_fu_11108_p2 <= "1" when (subfilter_element_0_reg_8031 = ap_const_lv4_9) else "0";
    icmp_ln523_fu_11174_p2 <= "1" when (indvar_flatten_reg_8043 = ap_const_lv8_C6) else "0";
    icmp_ln525_fu_11192_p2 <= "1" when (index_input_element2_21_reg_8065 = ap_const_lv7_42) else "0";
    icmp_ln532_fu_11334_p2 <= "1" when (index_input_element2_22_reg_8076 = ap_const_lv7_40) else "0";
    icmp_ln537_fu_11380_p2 <= "1" when (index_input_element2_23_reg_8087 = ap_const_lv7_40) else "0";

    img_channel_data_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state78, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_data_V_a_198_reg_16357, img_channel_data_V_a_199_reg_16362, ap_CS_fsm_state77, img_channel_data_V_a_202_reg_16511, img_channel_data_V_a_203_reg_16516, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_enable_reg_pp2_iter1, ap_block_pp0_stage0, ap_block_pp2_stage0, zext_ln321_236_fu_8410_p1, ap_block_pp0_stage1, zext_ln321_238_fu_8443_p1, ap_block_pp0_stage2, zext_ln321_240_fu_8475_p1, ap_block_pp0_stage3, zext_ln321_242_fu_8507_p1, ap_block_pp0_stage4, zext_ln321_244_fu_8539_p1, ap_block_pp0_stage5, zext_ln321_246_fu_8571_p1, ap_block_pp0_stage6, zext_ln321_248_fu_8603_p1, ap_block_pp0_stage7, zext_ln321_250_fu_8635_p1, ap_block_pp0_stage8, zext_ln321_252_fu_8667_p1, ap_block_pp0_stage9, zext_ln321_254_fu_8699_p1, ap_block_pp0_stage10, zext_ln321_256_fu_8731_p1, ap_block_pp0_stage11, zext_ln321_258_fu_8763_p1, ap_block_pp0_stage12, zext_ln321_260_fu_8795_p1, ap_block_pp0_stage13, zext_ln321_262_fu_8827_p1, ap_block_pp0_stage14, zext_ln321_264_fu_8859_p1, ap_block_pp0_stage15, zext_ln321_266_fu_8891_p1, ap_block_pp0_stage16, zext_ln321_268_fu_8923_p1, ap_block_pp0_stage17, zext_ln321_270_fu_8955_p1, ap_block_pp0_stage18, zext_ln321_272_fu_8987_p1, ap_block_pp0_stage19, zext_ln321_274_fu_9019_p1, ap_block_pp0_stage20, zext_ln321_276_fu_9051_p1, ap_block_pp0_stage21, zext_ln321_278_fu_9083_p1, ap_block_pp0_stage22, zext_ln321_280_fu_9115_p1, ap_block_pp0_stage23, zext_ln321_282_fu_9147_p1, ap_block_pp0_stage24, zext_ln321_284_fu_9179_p1, ap_block_pp0_stage25, zext_ln321_286_fu_9211_p1, ap_block_pp0_stage26, zext_ln321_288_fu_9243_p1, ap_block_pp0_stage27, zext_ln321_290_fu_9275_p1, ap_block_pp0_stage28, zext_ln321_292_fu_9307_p1, ap_block_pp0_stage29, zext_ln321_294_fu_9339_p1, ap_block_pp0_stage30, zext_ln321_296_fu_9371_p1, ap_block_pp0_stage31, zext_ln321_298_fu_9403_p1, ap_block_pp0_stage32, zext_ln321_300_fu_9435_p1, ap_block_pp0_stage33, zext_ln321_168_fu_9531_p1, ap_block_pp0_stage34, zext_ln321_170_fu_9564_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_172_fu_9596_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_174_fu_9628_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_176_fu_9660_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_178_fu_9692_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_180_fu_9724_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_182_fu_9756_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_184_fu_9788_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_186_fu_9820_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_188_fu_9852_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_190_fu_9884_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_192_fu_9916_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_194_fu_9948_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_196_fu_9980_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_198_fu_10012_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_200_fu_10044_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_202_fu_10076_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_204_fu_10108_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_206_fu_10140_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_208_fu_10172_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_210_fu_10204_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_212_fu_10236_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_214_fu_10268_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_216_fu_10300_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_218_fu_10332_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_220_fu_10364_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_222_fu_10396_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_224_fu_10428_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_226_fu_10460_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_228_fu_10492_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_230_fu_10524_p1, ap_block_pp0_stage65, zext_ln321_232_fu_10556_p1, zext_ln321_310_fu_10693_p1, zext_ln321_325_fu_10919_p1, zext_ln321_332_fu_11016_p1, zext_ln203_80_fu_11319_p1, ap_CS_fsm_state76)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            img_channel_data_V_address0 <= zext_ln203_80_fu_11319_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            img_channel_data_V_address0 <= zext_ln321_332_fu_11016_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            img_channel_data_V_address0 <= zext_ln321_325_fu_10919_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_202_reg_16511;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_203_reg_16516;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_199_reg_16362;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_198_reg_16357;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_data_V_address0 <= zext_ln321_310_fu_10693_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_232_fu_10556_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_data_V_address0 <= zext_ln321_230_fu_10524_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_228_fu_10492_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_226_fu_10460_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_224_fu_10428_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_222_fu_10396_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_220_fu_10364_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_218_fu_10332_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_216_fu_10300_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_214_fu_10268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_212_fu_10236_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_210_fu_10204_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_208_fu_10172_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_206_fu_10140_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_204_fu_10108_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_202_fu_10076_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_200_fu_10044_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_198_fu_10012_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_196_fu_9980_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_194_fu_9948_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_192_fu_9916_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_190_fu_9884_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_188_fu_9852_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_186_fu_9820_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_184_fu_9788_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_182_fu_9756_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_180_fu_9724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_178_fu_9692_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_176_fu_9660_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_174_fu_9628_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_172_fu_9596_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_170_fu_9564_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_168_fu_9531_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_data_V_address0 <= zext_ln321_300_fu_9435_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_data_V_address0 <= zext_ln321_298_fu_9403_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_data_V_address0 <= zext_ln321_296_fu_9371_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_data_V_address0 <= zext_ln321_294_fu_9339_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_data_V_address0 <= zext_ln321_292_fu_9307_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_data_V_address0 <= zext_ln321_290_fu_9275_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_data_V_address0 <= zext_ln321_288_fu_9243_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_data_V_address0 <= zext_ln321_286_fu_9211_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_data_V_address0 <= zext_ln321_284_fu_9179_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_data_V_address0 <= zext_ln321_282_fu_9147_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_data_V_address0 <= zext_ln321_280_fu_9115_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_data_V_address0 <= zext_ln321_278_fu_9083_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_data_V_address0 <= zext_ln321_276_fu_9051_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_data_V_address0 <= zext_ln321_274_fu_9019_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_data_V_address0 <= zext_ln321_272_fu_8987_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_data_V_address0 <= zext_ln321_270_fu_8955_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_data_V_address0 <= zext_ln321_268_fu_8923_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_data_V_address0 <= zext_ln321_266_fu_8891_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_data_V_address0 <= zext_ln321_264_fu_8859_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_data_V_address0 <= zext_ln321_262_fu_8827_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_data_V_address0 <= zext_ln321_260_fu_8795_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_258_fu_8763_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_256_fu_8731_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_254_fu_8699_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_252_fu_8667_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_250_fu_8635_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_248_fu_8603_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_246_fu_8571_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_244_fu_8539_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_242_fu_8507_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_240_fu_8475_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_data_V_address0 <= zext_ln321_238_fu_8443_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address0 <= zext_ln321_236_fu_8410_p1(12 - 1 downto 0);
        else 
            img_channel_data_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_address1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_data_V_a_196_reg_16347, img_channel_data_V_a_197_reg_16352, ap_CS_fsm_state77, img_channel_data_V_a_201_reg_16506, img_channel_data_V_a_204_reg_16521, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage1, zext_ln321_237_fu_8427_p1, ap_block_pp0_stage2, zext_ln321_239_fu_8459_p1, ap_block_pp0_stage3, zext_ln321_241_fu_8491_p1, ap_block_pp0_stage4, zext_ln321_243_fu_8523_p1, ap_block_pp0_stage5, zext_ln321_245_fu_8555_p1, ap_block_pp0_stage6, zext_ln321_247_fu_8587_p1, ap_block_pp0_stage7, zext_ln321_249_fu_8619_p1, ap_block_pp0_stage8, zext_ln321_251_fu_8651_p1, ap_block_pp0_stage9, zext_ln321_253_fu_8683_p1, ap_block_pp0_stage10, zext_ln321_255_fu_8715_p1, ap_block_pp0_stage11, zext_ln321_257_fu_8747_p1, ap_block_pp0_stage12, zext_ln321_259_fu_8779_p1, ap_block_pp0_stage13, zext_ln321_261_fu_8811_p1, ap_block_pp0_stage14, zext_ln321_263_fu_8843_p1, ap_block_pp0_stage15, zext_ln321_265_fu_8875_p1, ap_block_pp0_stage16, zext_ln321_267_fu_8907_p1, ap_block_pp0_stage17, zext_ln321_269_fu_8939_p1, ap_block_pp0_stage18, zext_ln321_271_fu_8971_p1, ap_block_pp0_stage19, zext_ln321_273_fu_9003_p1, ap_block_pp0_stage20, zext_ln321_275_fu_9035_p1, ap_block_pp0_stage21, zext_ln321_277_fu_9067_p1, ap_block_pp0_stage22, zext_ln321_279_fu_9099_p1, ap_block_pp0_stage23, zext_ln321_281_fu_9131_p1, ap_block_pp0_stage24, zext_ln321_283_fu_9163_p1, ap_block_pp0_stage25, zext_ln321_285_fu_9195_p1, ap_block_pp0_stage26, zext_ln321_287_fu_9227_p1, ap_block_pp0_stage27, zext_ln321_289_fu_9259_p1, ap_block_pp0_stage28, zext_ln321_291_fu_9291_p1, ap_block_pp0_stage29, zext_ln321_293_fu_9323_p1, ap_block_pp0_stage30, zext_ln321_295_fu_9355_p1, ap_block_pp0_stage31, zext_ln321_297_fu_9387_p1, ap_block_pp0_stage32, zext_ln321_299_fu_9419_p1, ap_block_pp0_stage33, zext_ln321_301_fu_9451_p1, ap_block_pp0_stage34, zext_ln321_169_fu_9548_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_171_fu_9580_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_173_fu_9612_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_175_fu_9644_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_177_fu_9676_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_179_fu_9708_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_181_fu_9740_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_183_fu_9772_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_185_fu_9804_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_187_fu_9836_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_189_fu_9868_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_191_fu_9900_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_193_fu_9932_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_195_fu_9964_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_197_fu_9996_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_199_fu_10028_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_201_fu_10060_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_203_fu_10092_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_205_fu_10124_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_207_fu_10156_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_209_fu_10188_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_211_fu_10220_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_213_fu_10252_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_215_fu_10284_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_217_fu_10316_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_219_fu_10348_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_221_fu_10380_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_223_fu_10412_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_225_fu_10444_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_227_fu_10476_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_229_fu_10508_p1, ap_block_pp0_stage65, zext_ln321_231_fu_10540_p1, zext_ln321_233_fu_10572_p1, zext_ln321_319_fu_10820_p1, zext_ln321_326_fu_10981_p1, zext_ln321_333_fu_11032_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            img_channel_data_V_address1 <= zext_ln321_333_fu_11032_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            img_channel_data_V_address1 <= zext_ln321_326_fu_10981_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_204_reg_16521;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_201_reg_16506;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_data_V_address1 <= zext_ln321_319_fu_10820_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_197_reg_16352;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_196_reg_16347;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_233_fu_10572_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_data_V_address1 <= zext_ln321_231_fu_10540_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_229_fu_10508_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_227_fu_10476_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_225_fu_10444_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_223_fu_10412_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_221_fu_10380_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_219_fu_10348_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_217_fu_10316_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_215_fu_10284_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_213_fu_10252_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_211_fu_10220_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_209_fu_10188_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_207_fu_10156_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_205_fu_10124_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_203_fu_10092_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_201_fu_10060_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_199_fu_10028_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_197_fu_9996_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_195_fu_9964_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_193_fu_9932_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_191_fu_9900_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_189_fu_9868_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_187_fu_9836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_185_fu_9804_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_183_fu_9772_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_181_fu_9740_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_179_fu_9708_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_177_fu_9676_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_175_fu_9644_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_173_fu_9612_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_171_fu_9580_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_169_fu_9548_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_data_V_address1 <= zext_ln321_301_fu_9451_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_data_V_address1 <= zext_ln321_299_fu_9419_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_data_V_address1 <= zext_ln321_297_fu_9387_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_data_V_address1 <= zext_ln321_295_fu_9355_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_data_V_address1 <= zext_ln321_293_fu_9323_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_data_V_address1 <= zext_ln321_291_fu_9291_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_data_V_address1 <= zext_ln321_289_fu_9259_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_data_V_address1 <= zext_ln321_287_fu_9227_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_data_V_address1 <= zext_ln321_285_fu_9195_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_data_V_address1 <= zext_ln321_283_fu_9163_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_data_V_address1 <= zext_ln321_281_fu_9131_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_data_V_address1 <= zext_ln321_279_fu_9099_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_data_V_address1 <= zext_ln321_277_fu_9067_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_data_V_address1 <= zext_ln321_275_fu_9035_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_data_V_address1 <= zext_ln321_273_fu_9003_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_data_V_address1 <= zext_ln321_271_fu_8971_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_data_V_address1 <= zext_ln321_269_fu_8939_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_data_V_address1 <= zext_ln321_267_fu_8907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_data_V_address1 <= zext_ln321_265_fu_8875_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_data_V_address1 <= zext_ln321_263_fu_8843_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_data_V_address1 <= zext_ln321_261_fu_8811_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_259_fu_8779_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_257_fu_8747_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_255_fu_8715_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_253_fu_8683_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_251_fu_8651_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_249_fu_8619_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_247_fu_8587_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_245_fu_8555_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_243_fu_8523_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_241_fu_8491_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_data_V_address1 <= zext_ln321_239_fu_8459_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_address1 <= zext_ln321_237_fu_8427_p1(12 - 1 downto 0);
        else 
            img_channel_data_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_data_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_ce1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            img_channel_data_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_d0_assign_proc : process(corr2_out_V_data_V_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, img_channel_data_V_q0, reg_8163, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, img_channel_data_V_q1, ap_CS_fsm_pp0_stage0, img_channel_data_V_l_30_reg_11939, img_channel_data_V_l_32_reg_12079, img_channel_data_V_l_34_reg_12219, img_channel_data_V_l_36_reg_12359, img_channel_data_V_l_38_reg_12499, img_channel_data_V_l_40_reg_12639, img_channel_data_V_l_42_reg_12779, img_channel_data_V_l_44_reg_12919, img_channel_data_V_l_46_reg_13059, img_channel_data_V_l_48_reg_13199, img_channel_data_V_l_50_reg_13339, img_channel_data_V_l_52_reg_13479, img_channel_data_V_l_54_reg_13619, img_channel_data_V_l_56_reg_13759, img_channel_data_V_l_58_reg_13899, img_channel_data_V_l_60_reg_14039, img_channel_data_V_l_62_reg_14179, img_channel_data_V_l_64_reg_14319, img_channel_data_V_l_66_reg_14459, img_channel_data_V_l_68_reg_14599, img_channel_data_V_l_70_reg_14739, img_channel_data_V_l_72_reg_14879, img_channel_data_V_l_74_reg_15019, img_channel_data_V_l_76_reg_15159, img_channel_data_V_l_78_reg_15299, img_channel_data_V_l_80_reg_15439, img_channel_data_V_l_82_reg_15579, img_channel_data_V_l_84_reg_15719, img_channel_data_V_l_86_reg_15859, img_channel_data_V_l_88_reg_15999, img_channel_data_V_l_90_reg_16139, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_data_V_d0 <= img_channel_data_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_data_V_d0 <= img_channel_data_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_data_V_d0 <= corr2_out_V_data_V_dout;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_90_reg_16139;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_88_reg_15999;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_86_reg_15859;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_84_reg_15719;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_82_reg_15579;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_80_reg_15439;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_78_reg_15299;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_76_reg_15159;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_74_reg_15019;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_72_reg_14879;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_70_reg_14739;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_68_reg_14599;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_66_reg_14459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_64_reg_14319;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_62_reg_14179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_60_reg_14039;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_58_reg_13899;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_56_reg_13759;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_54_reg_13619;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_52_reg_13479;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_50_reg_13339;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_48_reg_13199;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_46_reg_13059;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_44_reg_12919;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_42_reg_12779;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_40_reg_12639;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_38_reg_12499;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_36_reg_12359;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_34_reg_12219;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_32_reg_12079;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d0 <= img_channel_data_V_l_30_reg_11939;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            img_channel_data_V_d0 <= reg_8163;
        else 
            img_channel_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_d1_assign_proc : process(corr2_out_V_data_V_dout, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, img_channel_data_V_q0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, img_channel_data_V_q1, reg_8173, ap_CS_fsm_pp0_stage0, img_channel_data_V_l_31_reg_11974, img_channel_data_V_l_33_reg_12114, img_channel_data_V_l_35_reg_12254, img_channel_data_V_l_37_reg_12394, img_channel_data_V_l_39_reg_12534, img_channel_data_V_l_41_reg_12674, img_channel_data_V_l_43_reg_12814, img_channel_data_V_l_45_reg_12954, img_channel_data_V_l_47_reg_13094, img_channel_data_V_l_49_reg_13234, img_channel_data_V_l_51_reg_13374, img_channel_data_V_l_53_reg_13514, img_channel_data_V_l_55_reg_13654, img_channel_data_V_l_57_reg_13794, img_channel_data_V_l_59_reg_13934, img_channel_data_V_l_61_reg_14074, img_channel_data_V_l_63_reg_14214, img_channel_data_V_l_65_reg_14354, img_channel_data_V_l_67_reg_14494, img_channel_data_V_l_69_reg_14634, img_channel_data_V_l_71_reg_14774, img_channel_data_V_l_73_reg_14914, img_channel_data_V_l_75_reg_15054, img_channel_data_V_l_77_reg_15194, img_channel_data_V_l_79_reg_15334, img_channel_data_V_l_81_reg_15474, img_channel_data_V_l_83_reg_15614, img_channel_data_V_l_85_reg_15754, img_channel_data_V_l_87_reg_15894, img_channel_data_V_l_89_reg_16034, img_channel_data_V_l_91_reg_16174, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            img_channel_data_V_d1 <= img_channel_data_V_q0;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_data_V_d1 <= corr2_out_V_data_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_data_V_d1 <= img_channel_data_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_91_reg_16174;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_89_reg_16034;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_87_reg_15894;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_85_reg_15754;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_83_reg_15614;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_81_reg_15474;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_79_reg_15334;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_77_reg_15194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_75_reg_15054;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_73_reg_14914;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_71_reg_14774;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_69_reg_14634;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_67_reg_14494;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_65_reg_14354;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_63_reg_14214;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_61_reg_14074;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_59_reg_13934;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_57_reg_13794;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_55_reg_13654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_53_reg_13514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_51_reg_13374;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_49_reg_13234;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_47_reg_13094;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_45_reg_12954;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_43_reg_12814;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_41_reg_12674;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_39_reg_12534;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_37_reg_12394;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_35_reg_12254;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_33_reg_12114;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_data_V_d1 <= img_channel_data_V_l_31_reg_11974;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            img_channel_data_V_d1 <= reg_8173;
        else 
            img_channel_data_V_d1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_data_V_we0 <= ap_const_logic_1;
        else 
            img_channel_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_we1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)))) then 
            img_channel_data_V_we1 <= ap_const_logic_1;
        else 
            img_channel_data_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state78, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_dest_V_a_199_reg_16457, img_channel_dest_V_a_200_reg_16462, ap_CS_fsm_state77, img_channel_dest_V_a_203_reg_16611, img_channel_dest_V_a_204_reg_16616, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, zext_ln321_236_fu_8410_p1, ap_block_pp0_stage1, zext_ln321_238_fu_8443_p1, ap_block_pp0_stage2, zext_ln321_240_fu_8475_p1, ap_block_pp0_stage3, zext_ln321_242_fu_8507_p1, ap_block_pp0_stage4, zext_ln321_244_fu_8539_p1, ap_block_pp0_stage5, zext_ln321_246_fu_8571_p1, ap_block_pp0_stage6, zext_ln321_248_fu_8603_p1, ap_block_pp0_stage7, zext_ln321_250_fu_8635_p1, ap_block_pp0_stage8, zext_ln321_252_fu_8667_p1, ap_block_pp0_stage9, zext_ln321_254_fu_8699_p1, ap_block_pp0_stage10, zext_ln321_256_fu_8731_p1, ap_block_pp0_stage11, zext_ln321_258_fu_8763_p1, ap_block_pp0_stage12, zext_ln321_260_fu_8795_p1, ap_block_pp0_stage13, zext_ln321_262_fu_8827_p1, ap_block_pp0_stage14, zext_ln321_264_fu_8859_p1, ap_block_pp0_stage15, zext_ln321_266_fu_8891_p1, ap_block_pp0_stage16, zext_ln321_268_fu_8923_p1, ap_block_pp0_stage17, zext_ln321_270_fu_8955_p1, ap_block_pp0_stage18, zext_ln321_272_fu_8987_p1, ap_block_pp0_stage19, zext_ln321_274_fu_9019_p1, ap_block_pp0_stage20, zext_ln321_276_fu_9051_p1, ap_block_pp0_stage21, zext_ln321_278_fu_9083_p1, ap_block_pp0_stage22, zext_ln321_280_fu_9115_p1, ap_block_pp0_stage23, zext_ln321_282_fu_9147_p1, ap_block_pp0_stage24, zext_ln321_284_fu_9179_p1, ap_block_pp0_stage25, zext_ln321_286_fu_9211_p1, ap_block_pp0_stage26, zext_ln321_288_fu_9243_p1, ap_block_pp0_stage27, zext_ln321_290_fu_9275_p1, ap_block_pp0_stage28, zext_ln321_292_fu_9307_p1, ap_block_pp0_stage29, zext_ln321_294_fu_9339_p1, ap_block_pp0_stage30, zext_ln321_296_fu_9371_p1, ap_block_pp0_stage31, zext_ln321_298_fu_9403_p1, ap_block_pp0_stage32, zext_ln321_300_fu_9435_p1, ap_block_pp0_stage33, zext_ln321_168_fu_9531_p1, ap_block_pp0_stage34, zext_ln321_170_fu_9564_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_172_fu_9596_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_174_fu_9628_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_176_fu_9660_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_178_fu_9692_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_180_fu_9724_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_182_fu_9756_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_184_fu_9788_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_186_fu_9820_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_188_fu_9852_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_190_fu_9884_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_192_fu_9916_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_194_fu_9948_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_196_fu_9980_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_198_fu_10012_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_200_fu_10044_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_202_fu_10076_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_204_fu_10108_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_206_fu_10140_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_208_fu_10172_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_210_fu_10204_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_212_fu_10236_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_214_fu_10268_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_216_fu_10300_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_218_fu_10332_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_220_fu_10364_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_222_fu_10396_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_224_fu_10428_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_226_fu_10460_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_228_fu_10492_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_230_fu_10524_p1, ap_block_pp0_stage65, zext_ln321_232_fu_10556_p1, zext_ln321_310_fu_10693_p1, zext_ln321_325_fu_10919_p1, zext_ln321_332_fu_11016_p1, zext_ln321_308_fu_11442_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            img_channel_dest_V_address0 <= zext_ln321_308_fu_11442_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            img_channel_dest_V_address0 <= zext_ln321_332_fu_11016_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            img_channel_dest_V_address0 <= zext_ln321_325_fu_10919_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_203_reg_16611;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_204_reg_16616;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_200_reg_16462;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_199_reg_16457;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_dest_V_address0 <= zext_ln321_310_fu_10693_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_232_fu_10556_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_dest_V_address0 <= zext_ln321_230_fu_10524_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_228_fu_10492_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_226_fu_10460_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_224_fu_10428_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_222_fu_10396_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_220_fu_10364_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_218_fu_10332_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_216_fu_10300_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_214_fu_10268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_212_fu_10236_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_210_fu_10204_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_208_fu_10172_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_206_fu_10140_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_204_fu_10108_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_202_fu_10076_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_200_fu_10044_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_198_fu_10012_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_196_fu_9980_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_194_fu_9948_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_192_fu_9916_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_190_fu_9884_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_188_fu_9852_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_186_fu_9820_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_184_fu_9788_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_182_fu_9756_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_180_fu_9724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_178_fu_9692_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_176_fu_9660_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_174_fu_9628_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_172_fu_9596_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_170_fu_9564_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_168_fu_9531_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_dest_V_address0 <= zext_ln321_300_fu_9435_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_dest_V_address0 <= zext_ln321_298_fu_9403_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_dest_V_address0 <= zext_ln321_296_fu_9371_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_dest_V_address0 <= zext_ln321_294_fu_9339_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_dest_V_address0 <= zext_ln321_292_fu_9307_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_dest_V_address0 <= zext_ln321_290_fu_9275_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_dest_V_address0 <= zext_ln321_288_fu_9243_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_dest_V_address0 <= zext_ln321_286_fu_9211_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_dest_V_address0 <= zext_ln321_284_fu_9179_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_dest_V_address0 <= zext_ln321_282_fu_9147_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_dest_V_address0 <= zext_ln321_280_fu_9115_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_dest_V_address0 <= zext_ln321_278_fu_9083_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_dest_V_address0 <= zext_ln321_276_fu_9051_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_dest_V_address0 <= zext_ln321_274_fu_9019_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_dest_V_address0 <= zext_ln321_272_fu_8987_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_dest_V_address0 <= zext_ln321_270_fu_8955_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_dest_V_address0 <= zext_ln321_268_fu_8923_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_dest_V_address0 <= zext_ln321_266_fu_8891_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_dest_V_address0 <= zext_ln321_264_fu_8859_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_dest_V_address0 <= zext_ln321_262_fu_8827_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_dest_V_address0 <= zext_ln321_260_fu_8795_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_258_fu_8763_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_256_fu_8731_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_254_fu_8699_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_252_fu_8667_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_250_fu_8635_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_248_fu_8603_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_246_fu_8571_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_244_fu_8539_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_242_fu_8507_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_240_fu_8475_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_dest_V_address0 <= zext_ln321_238_fu_8443_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address0 <= zext_ln321_236_fu_8410_p1(12 - 1 downto 0);
        else 
            img_channel_dest_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_address1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_dest_V_a_197_reg_16447, img_channel_dest_V_a_198_reg_16452, ap_CS_fsm_state77, img_channel_dest_V_a_202_reg_16606, img_channel_dest_V_a_205_reg_16621, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage1, zext_ln321_237_fu_8427_p1, ap_block_pp0_stage2, zext_ln321_239_fu_8459_p1, ap_block_pp0_stage3, zext_ln321_241_fu_8491_p1, ap_block_pp0_stage4, zext_ln321_243_fu_8523_p1, ap_block_pp0_stage5, zext_ln321_245_fu_8555_p1, ap_block_pp0_stage6, zext_ln321_247_fu_8587_p1, ap_block_pp0_stage7, zext_ln321_249_fu_8619_p1, ap_block_pp0_stage8, zext_ln321_251_fu_8651_p1, ap_block_pp0_stage9, zext_ln321_253_fu_8683_p1, ap_block_pp0_stage10, zext_ln321_255_fu_8715_p1, ap_block_pp0_stage11, zext_ln321_257_fu_8747_p1, ap_block_pp0_stage12, zext_ln321_259_fu_8779_p1, ap_block_pp0_stage13, zext_ln321_261_fu_8811_p1, ap_block_pp0_stage14, zext_ln321_263_fu_8843_p1, ap_block_pp0_stage15, zext_ln321_265_fu_8875_p1, ap_block_pp0_stage16, zext_ln321_267_fu_8907_p1, ap_block_pp0_stage17, zext_ln321_269_fu_8939_p1, ap_block_pp0_stage18, zext_ln321_271_fu_8971_p1, ap_block_pp0_stage19, zext_ln321_273_fu_9003_p1, ap_block_pp0_stage20, zext_ln321_275_fu_9035_p1, ap_block_pp0_stage21, zext_ln321_277_fu_9067_p1, ap_block_pp0_stage22, zext_ln321_279_fu_9099_p1, ap_block_pp0_stage23, zext_ln321_281_fu_9131_p1, ap_block_pp0_stage24, zext_ln321_283_fu_9163_p1, ap_block_pp0_stage25, zext_ln321_285_fu_9195_p1, ap_block_pp0_stage26, zext_ln321_287_fu_9227_p1, ap_block_pp0_stage27, zext_ln321_289_fu_9259_p1, ap_block_pp0_stage28, zext_ln321_291_fu_9291_p1, ap_block_pp0_stage29, zext_ln321_293_fu_9323_p1, ap_block_pp0_stage30, zext_ln321_295_fu_9355_p1, ap_block_pp0_stage31, zext_ln321_297_fu_9387_p1, ap_block_pp0_stage32, zext_ln321_299_fu_9419_p1, ap_block_pp0_stage33, zext_ln321_301_fu_9451_p1, ap_block_pp0_stage34, zext_ln321_169_fu_9548_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_171_fu_9580_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_173_fu_9612_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_175_fu_9644_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_177_fu_9676_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_179_fu_9708_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_181_fu_9740_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_183_fu_9772_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_185_fu_9804_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_187_fu_9836_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_189_fu_9868_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_191_fu_9900_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_193_fu_9932_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_195_fu_9964_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_197_fu_9996_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_199_fu_10028_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_201_fu_10060_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_203_fu_10092_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_205_fu_10124_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_207_fu_10156_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_209_fu_10188_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_211_fu_10220_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_213_fu_10252_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_215_fu_10284_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_217_fu_10316_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_219_fu_10348_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_221_fu_10380_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_223_fu_10412_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_225_fu_10444_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_227_fu_10476_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_229_fu_10508_p1, ap_block_pp0_stage65, zext_ln321_231_fu_10540_p1, zext_ln321_233_fu_10572_p1, zext_ln321_319_fu_10820_p1, zext_ln321_326_fu_10981_p1, zext_ln321_333_fu_11032_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            img_channel_dest_V_address1 <= zext_ln321_333_fu_11032_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            img_channel_dest_V_address1 <= zext_ln321_326_fu_10981_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_205_reg_16621;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_202_reg_16606;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_dest_V_address1 <= zext_ln321_319_fu_10820_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_198_reg_16452;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_197_reg_16447;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_233_fu_10572_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_dest_V_address1 <= zext_ln321_231_fu_10540_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_229_fu_10508_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_227_fu_10476_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_225_fu_10444_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_223_fu_10412_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_221_fu_10380_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_219_fu_10348_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_217_fu_10316_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_215_fu_10284_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_213_fu_10252_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_211_fu_10220_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_209_fu_10188_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_207_fu_10156_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_205_fu_10124_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_203_fu_10092_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_201_fu_10060_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_199_fu_10028_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_197_fu_9996_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_195_fu_9964_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_193_fu_9932_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_191_fu_9900_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_189_fu_9868_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_187_fu_9836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_185_fu_9804_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_183_fu_9772_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_181_fu_9740_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_179_fu_9708_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_177_fu_9676_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_175_fu_9644_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_173_fu_9612_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_171_fu_9580_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_169_fu_9548_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_dest_V_address1 <= zext_ln321_301_fu_9451_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_dest_V_address1 <= zext_ln321_299_fu_9419_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_dest_V_address1 <= zext_ln321_297_fu_9387_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_dest_V_address1 <= zext_ln321_295_fu_9355_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_dest_V_address1 <= zext_ln321_293_fu_9323_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_dest_V_address1 <= zext_ln321_291_fu_9291_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_dest_V_address1 <= zext_ln321_289_fu_9259_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_dest_V_address1 <= zext_ln321_287_fu_9227_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_dest_V_address1 <= zext_ln321_285_fu_9195_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_dest_V_address1 <= zext_ln321_283_fu_9163_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_dest_V_address1 <= zext_ln321_281_fu_9131_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_dest_V_address1 <= zext_ln321_279_fu_9099_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_dest_V_address1 <= zext_ln321_277_fu_9067_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_dest_V_address1 <= zext_ln321_275_fu_9035_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_dest_V_address1 <= zext_ln321_273_fu_9003_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_dest_V_address1 <= zext_ln321_271_fu_8971_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_dest_V_address1 <= zext_ln321_269_fu_8939_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_dest_V_address1 <= zext_ln321_267_fu_8907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_dest_V_address1 <= zext_ln321_265_fu_8875_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_dest_V_address1 <= zext_ln321_263_fu_8843_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_dest_V_address1 <= zext_ln321_261_fu_8811_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_259_fu_8779_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_257_fu_8747_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_255_fu_8715_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_253_fu_8683_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_251_fu_8651_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_249_fu_8619_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_247_fu_8587_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_245_fu_8555_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_243_fu_8523_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_241_fu_8491_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_dest_V_address1 <= zext_ln321_239_fu_8459_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_address1 <= zext_ln321_237_fu_8427_p1(12 - 1 downto 0);
        else 
            img_channel_dest_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state98) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_dest_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_ce1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            img_channel_dest_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_d0_assign_proc : process(corr2_out_V_dest_V_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_dest_V_q0, img_channel_dest_V_l_reg_11834, img_channel_dest_V_q1, img_channel_dest_V_l_26_reg_11964, img_channel_dest_V_l_28_reg_12104, img_channel_dest_V_l_30_reg_12244, img_channel_dest_V_l_32_reg_12384, img_channel_dest_V_l_34_reg_12524, img_channel_dest_V_l_36_reg_12664, img_channel_dest_V_l_38_reg_12804, img_channel_dest_V_l_40_reg_12944, img_channel_dest_V_l_42_reg_13084, img_channel_dest_V_l_44_reg_13224, img_channel_dest_V_l_46_reg_13364, img_channel_dest_V_l_48_reg_13504, img_channel_dest_V_l_50_reg_13644, img_channel_dest_V_l_52_reg_13784, img_channel_dest_V_l_54_reg_13924, img_channel_dest_V_l_56_reg_14064, img_channel_dest_V_l_58_reg_14204, img_channel_dest_V_l_60_reg_14344, img_channel_dest_V_l_62_reg_14484, img_channel_dest_V_l_64_reg_14624, img_channel_dest_V_l_66_reg_14764, img_channel_dest_V_l_68_reg_14904, img_channel_dest_V_l_70_reg_15044, img_channel_dest_V_l_72_reg_15184, img_channel_dest_V_l_74_reg_15324, img_channel_dest_V_l_76_reg_15464, img_channel_dest_V_l_78_reg_15604, img_channel_dest_V_l_80_reg_15744, img_channel_dest_V_l_82_reg_15884, img_channel_dest_V_l_84_reg_16024, img_channel_dest_V_l_86_reg_16164, img_channel_dest_V_l_88_reg_16292, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_dest_V_d0 <= corr2_out_V_dest_V_dout;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_88_reg_16292;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_86_reg_16164;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_84_reg_16024;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_82_reg_15884;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_80_reg_15744;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_78_reg_15604;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_76_reg_15464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_74_reg_15324;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_72_reg_15184;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_70_reg_15044;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_68_reg_14904;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_66_reg_14764;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_64_reg_14624;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_62_reg_14484;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_60_reg_14344;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_58_reg_14204;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_56_reg_14064;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_54_reg_13924;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_52_reg_13784;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_50_reg_13644;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_48_reg_13504;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_46_reg_13364;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_44_reg_13224;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_42_reg_13084;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_40_reg_12944;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_38_reg_12804;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_36_reg_12664;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_34_reg_12524;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_32_reg_12384;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_30_reg_12244;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_28_reg_12104;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_26_reg_11964;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_l_reg_11834;
        else 
            img_channel_dest_V_d0 <= "X";
        end if; 
    end process;


    img_channel_dest_V_d1_assign_proc : process(corr2_out_V_dest_V_dout, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_dest_V_q0, img_channel_dest_V_q1, img_channel_dest_V_l_25_reg_11859, img_channel_dest_V_l_27_reg_11999, img_channel_dest_V_l_29_reg_12139, img_channel_dest_V_l_31_reg_12279, img_channel_dest_V_l_33_reg_12419, img_channel_dest_V_l_35_reg_12559, img_channel_dest_V_l_37_reg_12699, img_channel_dest_V_l_39_reg_12839, img_channel_dest_V_l_41_reg_12979, img_channel_dest_V_l_43_reg_13119, img_channel_dest_V_l_45_reg_13259, img_channel_dest_V_l_47_reg_13399, img_channel_dest_V_l_49_reg_13539, img_channel_dest_V_l_51_reg_13679, img_channel_dest_V_l_53_reg_13819, img_channel_dest_V_l_55_reg_13959, img_channel_dest_V_l_57_reg_14099, img_channel_dest_V_l_59_reg_14239, img_channel_dest_V_l_61_reg_14379, img_channel_dest_V_l_63_reg_14519, img_channel_dest_V_l_65_reg_14659, img_channel_dest_V_l_67_reg_14799, img_channel_dest_V_l_69_reg_14939, img_channel_dest_V_l_71_reg_15079, img_channel_dest_V_l_73_reg_15219, img_channel_dest_V_l_75_reg_15359, img_channel_dest_V_l_77_reg_15499, img_channel_dest_V_l_79_reg_15639, img_channel_dest_V_l_81_reg_15779, img_channel_dest_V_l_83_reg_15919, img_channel_dest_V_l_85_reg_16059, img_channel_dest_V_l_87_reg_16199, img_channel_dest_V_l_89_reg_16317, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q0;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_dest_V_d1 <= corr2_out_V_dest_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_89_reg_16317;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_87_reg_16199;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_85_reg_16059;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_83_reg_15919;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_81_reg_15779;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_79_reg_15639;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_77_reg_15499;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_75_reg_15359;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_73_reg_15219;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_71_reg_15079;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_69_reg_14939;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_67_reg_14799;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_65_reg_14659;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_63_reg_14519;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_61_reg_14379;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_59_reg_14239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_57_reg_14099;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_55_reg_13959;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_53_reg_13819;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_51_reg_13679;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_49_reg_13539;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_47_reg_13399;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_45_reg_13259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_43_reg_13119;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_41_reg_12979;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_39_reg_12839;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_37_reg_12699;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_35_reg_12559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_33_reg_12419;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_31_reg_12279;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_29_reg_12139;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_27_reg_11999;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_l_25_reg_11859;
        else 
            img_channel_dest_V_d1 <= "X";
        end if; 
    end process;


    img_channel_dest_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_dest_V_we0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_we1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)))) then 
            img_channel_dest_V_we1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state78, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_id_V_add_199_reg_16437, img_channel_id_V_add_200_reg_16442, ap_CS_fsm_state77, img_channel_id_V_add_203_reg_16591, img_channel_id_V_add_204_reg_16596, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, zext_ln321_236_fu_8410_p1, ap_block_pp0_stage1, zext_ln321_238_fu_8443_p1, ap_block_pp0_stage2, zext_ln321_240_fu_8475_p1, ap_block_pp0_stage3, zext_ln321_242_fu_8507_p1, ap_block_pp0_stage4, zext_ln321_244_fu_8539_p1, ap_block_pp0_stage5, zext_ln321_246_fu_8571_p1, ap_block_pp0_stage6, zext_ln321_248_fu_8603_p1, ap_block_pp0_stage7, zext_ln321_250_fu_8635_p1, ap_block_pp0_stage8, zext_ln321_252_fu_8667_p1, ap_block_pp0_stage9, zext_ln321_254_fu_8699_p1, ap_block_pp0_stage10, zext_ln321_256_fu_8731_p1, ap_block_pp0_stage11, zext_ln321_258_fu_8763_p1, ap_block_pp0_stage12, zext_ln321_260_fu_8795_p1, ap_block_pp0_stage13, zext_ln321_262_fu_8827_p1, ap_block_pp0_stage14, zext_ln321_264_fu_8859_p1, ap_block_pp0_stage15, zext_ln321_266_fu_8891_p1, ap_block_pp0_stage16, zext_ln321_268_fu_8923_p1, ap_block_pp0_stage17, zext_ln321_270_fu_8955_p1, ap_block_pp0_stage18, zext_ln321_272_fu_8987_p1, ap_block_pp0_stage19, zext_ln321_274_fu_9019_p1, ap_block_pp0_stage20, zext_ln321_276_fu_9051_p1, ap_block_pp0_stage21, zext_ln321_278_fu_9083_p1, ap_block_pp0_stage22, zext_ln321_280_fu_9115_p1, ap_block_pp0_stage23, zext_ln321_282_fu_9147_p1, ap_block_pp0_stage24, zext_ln321_284_fu_9179_p1, ap_block_pp0_stage25, zext_ln321_286_fu_9211_p1, ap_block_pp0_stage26, zext_ln321_288_fu_9243_p1, ap_block_pp0_stage27, zext_ln321_290_fu_9275_p1, ap_block_pp0_stage28, zext_ln321_292_fu_9307_p1, ap_block_pp0_stage29, zext_ln321_294_fu_9339_p1, ap_block_pp0_stage30, zext_ln321_296_fu_9371_p1, ap_block_pp0_stage31, zext_ln321_298_fu_9403_p1, ap_block_pp0_stage32, zext_ln321_300_fu_9435_p1, ap_block_pp0_stage33, zext_ln321_168_fu_9531_p1, ap_block_pp0_stage34, zext_ln321_170_fu_9564_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_172_fu_9596_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_174_fu_9628_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_176_fu_9660_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_178_fu_9692_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_180_fu_9724_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_182_fu_9756_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_184_fu_9788_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_186_fu_9820_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_188_fu_9852_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_190_fu_9884_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_192_fu_9916_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_194_fu_9948_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_196_fu_9980_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_198_fu_10012_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_200_fu_10044_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_202_fu_10076_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_204_fu_10108_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_206_fu_10140_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_208_fu_10172_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_210_fu_10204_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_212_fu_10236_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_214_fu_10268_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_216_fu_10300_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_218_fu_10332_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_220_fu_10364_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_222_fu_10396_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_224_fu_10428_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_226_fu_10460_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_228_fu_10492_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_230_fu_10524_p1, ap_block_pp0_stage65, zext_ln321_232_fu_10556_p1, zext_ln321_310_fu_10693_p1, zext_ln321_325_fu_10919_p1, zext_ln321_332_fu_11016_p1, zext_ln321_308_fu_11442_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            img_channel_id_V_address0 <= zext_ln321_308_fu_11442_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            img_channel_id_V_address0 <= zext_ln321_332_fu_11016_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            img_channel_id_V_address0 <= zext_ln321_325_fu_10919_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_203_reg_16591;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_204_reg_16596;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_200_reg_16442;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_199_reg_16437;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_id_V_address0 <= zext_ln321_310_fu_10693_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_232_fu_10556_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_id_V_address0 <= zext_ln321_230_fu_10524_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_228_fu_10492_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_226_fu_10460_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_224_fu_10428_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_222_fu_10396_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_220_fu_10364_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_218_fu_10332_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_216_fu_10300_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_214_fu_10268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_212_fu_10236_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_210_fu_10204_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_208_fu_10172_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_206_fu_10140_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_204_fu_10108_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_202_fu_10076_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_200_fu_10044_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_198_fu_10012_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_196_fu_9980_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_194_fu_9948_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_192_fu_9916_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_190_fu_9884_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_188_fu_9852_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_186_fu_9820_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_184_fu_9788_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_182_fu_9756_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_180_fu_9724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_178_fu_9692_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_176_fu_9660_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_174_fu_9628_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_172_fu_9596_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_170_fu_9564_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_168_fu_9531_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_id_V_address0 <= zext_ln321_300_fu_9435_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_id_V_address0 <= zext_ln321_298_fu_9403_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_id_V_address0 <= zext_ln321_296_fu_9371_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_id_V_address0 <= zext_ln321_294_fu_9339_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_id_V_address0 <= zext_ln321_292_fu_9307_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_id_V_address0 <= zext_ln321_290_fu_9275_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_id_V_address0 <= zext_ln321_288_fu_9243_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_id_V_address0 <= zext_ln321_286_fu_9211_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_id_V_address0 <= zext_ln321_284_fu_9179_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_id_V_address0 <= zext_ln321_282_fu_9147_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_id_V_address0 <= zext_ln321_280_fu_9115_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_id_V_address0 <= zext_ln321_278_fu_9083_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_id_V_address0 <= zext_ln321_276_fu_9051_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_id_V_address0 <= zext_ln321_274_fu_9019_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_id_V_address0 <= zext_ln321_272_fu_8987_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_id_V_address0 <= zext_ln321_270_fu_8955_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_id_V_address0 <= zext_ln321_268_fu_8923_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_id_V_address0 <= zext_ln321_266_fu_8891_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_id_V_address0 <= zext_ln321_264_fu_8859_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_id_V_address0 <= zext_ln321_262_fu_8827_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_id_V_address0 <= zext_ln321_260_fu_8795_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_258_fu_8763_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_256_fu_8731_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_254_fu_8699_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_252_fu_8667_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_250_fu_8635_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_248_fu_8603_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_246_fu_8571_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_244_fu_8539_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_242_fu_8507_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_240_fu_8475_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_id_V_address0 <= zext_ln321_238_fu_8443_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address0 <= zext_ln321_236_fu_8410_p1(12 - 1 downto 0);
        else 
            img_channel_id_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_address1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_id_V_add_197_reg_16427, img_channel_id_V_add_198_reg_16432, ap_CS_fsm_state77, img_channel_id_V_add_202_reg_16586, img_channel_id_V_add_205_reg_16601, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage1, zext_ln321_237_fu_8427_p1, ap_block_pp0_stage2, zext_ln321_239_fu_8459_p1, ap_block_pp0_stage3, zext_ln321_241_fu_8491_p1, ap_block_pp0_stage4, zext_ln321_243_fu_8523_p1, ap_block_pp0_stage5, zext_ln321_245_fu_8555_p1, ap_block_pp0_stage6, zext_ln321_247_fu_8587_p1, ap_block_pp0_stage7, zext_ln321_249_fu_8619_p1, ap_block_pp0_stage8, zext_ln321_251_fu_8651_p1, ap_block_pp0_stage9, zext_ln321_253_fu_8683_p1, ap_block_pp0_stage10, zext_ln321_255_fu_8715_p1, ap_block_pp0_stage11, zext_ln321_257_fu_8747_p1, ap_block_pp0_stage12, zext_ln321_259_fu_8779_p1, ap_block_pp0_stage13, zext_ln321_261_fu_8811_p1, ap_block_pp0_stage14, zext_ln321_263_fu_8843_p1, ap_block_pp0_stage15, zext_ln321_265_fu_8875_p1, ap_block_pp0_stage16, zext_ln321_267_fu_8907_p1, ap_block_pp0_stage17, zext_ln321_269_fu_8939_p1, ap_block_pp0_stage18, zext_ln321_271_fu_8971_p1, ap_block_pp0_stage19, zext_ln321_273_fu_9003_p1, ap_block_pp0_stage20, zext_ln321_275_fu_9035_p1, ap_block_pp0_stage21, zext_ln321_277_fu_9067_p1, ap_block_pp0_stage22, zext_ln321_279_fu_9099_p1, ap_block_pp0_stage23, zext_ln321_281_fu_9131_p1, ap_block_pp0_stage24, zext_ln321_283_fu_9163_p1, ap_block_pp0_stage25, zext_ln321_285_fu_9195_p1, ap_block_pp0_stage26, zext_ln321_287_fu_9227_p1, ap_block_pp0_stage27, zext_ln321_289_fu_9259_p1, ap_block_pp0_stage28, zext_ln321_291_fu_9291_p1, ap_block_pp0_stage29, zext_ln321_293_fu_9323_p1, ap_block_pp0_stage30, zext_ln321_295_fu_9355_p1, ap_block_pp0_stage31, zext_ln321_297_fu_9387_p1, ap_block_pp0_stage32, zext_ln321_299_fu_9419_p1, ap_block_pp0_stage33, zext_ln321_301_fu_9451_p1, ap_block_pp0_stage34, zext_ln321_169_fu_9548_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_171_fu_9580_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_173_fu_9612_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_175_fu_9644_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_177_fu_9676_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_179_fu_9708_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_181_fu_9740_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_183_fu_9772_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_185_fu_9804_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_187_fu_9836_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_189_fu_9868_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_191_fu_9900_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_193_fu_9932_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_195_fu_9964_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_197_fu_9996_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_199_fu_10028_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_201_fu_10060_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_203_fu_10092_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_205_fu_10124_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_207_fu_10156_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_209_fu_10188_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_211_fu_10220_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_213_fu_10252_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_215_fu_10284_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_217_fu_10316_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_219_fu_10348_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_221_fu_10380_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_223_fu_10412_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_225_fu_10444_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_227_fu_10476_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_229_fu_10508_p1, ap_block_pp0_stage65, zext_ln321_231_fu_10540_p1, zext_ln321_233_fu_10572_p1, zext_ln321_319_fu_10820_p1, zext_ln321_326_fu_10981_p1, zext_ln321_333_fu_11032_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            img_channel_id_V_address1 <= zext_ln321_333_fu_11032_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            img_channel_id_V_address1 <= zext_ln321_326_fu_10981_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_205_reg_16601;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_202_reg_16586;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_id_V_address1 <= zext_ln321_319_fu_10820_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_198_reg_16432;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_197_reg_16427;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_233_fu_10572_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_id_V_address1 <= zext_ln321_231_fu_10540_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_229_fu_10508_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_227_fu_10476_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_225_fu_10444_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_223_fu_10412_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_221_fu_10380_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_219_fu_10348_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_217_fu_10316_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_215_fu_10284_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_213_fu_10252_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_211_fu_10220_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_209_fu_10188_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_207_fu_10156_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_205_fu_10124_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_203_fu_10092_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_201_fu_10060_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_199_fu_10028_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_197_fu_9996_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_195_fu_9964_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_193_fu_9932_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_191_fu_9900_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_189_fu_9868_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_187_fu_9836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_185_fu_9804_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_183_fu_9772_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_181_fu_9740_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_179_fu_9708_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_177_fu_9676_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_175_fu_9644_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_173_fu_9612_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_171_fu_9580_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_169_fu_9548_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_id_V_address1 <= zext_ln321_301_fu_9451_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_id_V_address1 <= zext_ln321_299_fu_9419_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_id_V_address1 <= zext_ln321_297_fu_9387_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_id_V_address1 <= zext_ln321_295_fu_9355_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_id_V_address1 <= zext_ln321_293_fu_9323_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_id_V_address1 <= zext_ln321_291_fu_9291_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_id_V_address1 <= zext_ln321_289_fu_9259_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_id_V_address1 <= zext_ln321_287_fu_9227_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_id_V_address1 <= zext_ln321_285_fu_9195_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_id_V_address1 <= zext_ln321_283_fu_9163_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_id_V_address1 <= zext_ln321_281_fu_9131_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_id_V_address1 <= zext_ln321_279_fu_9099_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_id_V_address1 <= zext_ln321_277_fu_9067_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_id_V_address1 <= zext_ln321_275_fu_9035_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_id_V_address1 <= zext_ln321_273_fu_9003_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_id_V_address1 <= zext_ln321_271_fu_8971_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_id_V_address1 <= zext_ln321_269_fu_8939_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_id_V_address1 <= zext_ln321_267_fu_8907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_id_V_address1 <= zext_ln321_265_fu_8875_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_id_V_address1 <= zext_ln321_263_fu_8843_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_id_V_address1 <= zext_ln321_261_fu_8811_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_259_fu_8779_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_257_fu_8747_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_255_fu_8715_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_253_fu_8683_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_251_fu_8651_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_249_fu_8619_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_247_fu_8587_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_245_fu_8555_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_243_fu_8523_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_241_fu_8491_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_id_V_address1 <= zext_ln321_239_fu_8459_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_address1 <= zext_ln321_237_fu_8427_p1(12 - 1 downto 0);
        else 
            img_channel_id_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state98) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_id_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_ce1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            img_channel_id_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_d0_assign_proc : process(corr2_out_V_id_V_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_id_V_q0, img_channel_id_V_loa_reg_11829, img_channel_id_V_q1, img_channel_id_V_loa_26_reg_11959, img_channel_id_V_loa_28_reg_12099, img_channel_id_V_loa_30_reg_12239, img_channel_id_V_loa_32_reg_12379, img_channel_id_V_loa_34_reg_12519, img_channel_id_V_loa_36_reg_12659, img_channel_id_V_loa_38_reg_12799, img_channel_id_V_loa_40_reg_12939, img_channel_id_V_loa_42_reg_13079, img_channel_id_V_loa_44_reg_13219, img_channel_id_V_loa_46_reg_13359, img_channel_id_V_loa_48_reg_13499, img_channel_id_V_loa_50_reg_13639, img_channel_id_V_loa_52_reg_13779, img_channel_id_V_loa_54_reg_13919, img_channel_id_V_loa_56_reg_14059, img_channel_id_V_loa_58_reg_14199, img_channel_id_V_loa_60_reg_14339, img_channel_id_V_loa_62_reg_14479, img_channel_id_V_loa_64_reg_14619, img_channel_id_V_loa_66_reg_14759, img_channel_id_V_loa_68_reg_14899, img_channel_id_V_loa_70_reg_15039, img_channel_id_V_loa_72_reg_15179, img_channel_id_V_loa_74_reg_15319, img_channel_id_V_loa_76_reg_15459, img_channel_id_V_loa_78_reg_15599, img_channel_id_V_loa_80_reg_15739, img_channel_id_V_loa_82_reg_15879, img_channel_id_V_loa_84_reg_16019, img_channel_id_V_loa_86_reg_16159, img_channel_id_V_loa_88_reg_16287, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_id_V_d0 <= img_channel_id_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_id_V_d0 <= img_channel_id_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_id_V_d0 <= corr2_out_V_id_V_dout;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_88_reg_16287;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_86_reg_16159;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_84_reg_16019;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_82_reg_15879;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_80_reg_15739;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_78_reg_15599;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_76_reg_15459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_74_reg_15319;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_72_reg_15179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_70_reg_15039;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_68_reg_14899;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_66_reg_14759;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_64_reg_14619;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_62_reg_14479;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_60_reg_14339;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_58_reg_14199;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_56_reg_14059;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_54_reg_13919;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_52_reg_13779;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_50_reg_13639;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_48_reg_13499;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_46_reg_13359;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_44_reg_13219;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_42_reg_13079;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_40_reg_12939;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_38_reg_12799;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_36_reg_12659;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_34_reg_12519;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_32_reg_12379;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_30_reg_12239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_28_reg_12099;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_26_reg_11959;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d0 <= img_channel_id_V_loa_reg_11829;
        else 
            img_channel_id_V_d0 <= "X";
        end if; 
    end process;


    img_channel_id_V_d1_assign_proc : process(corr2_out_V_id_V_dout, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_id_V_q0, img_channel_id_V_q1, img_channel_id_V_loa_25_reg_11854, img_channel_id_V_loa_27_reg_11994, img_channel_id_V_loa_29_reg_12134, img_channel_id_V_loa_31_reg_12274, img_channel_id_V_loa_33_reg_12414, img_channel_id_V_loa_35_reg_12554, img_channel_id_V_loa_37_reg_12694, img_channel_id_V_loa_39_reg_12834, img_channel_id_V_loa_41_reg_12974, img_channel_id_V_loa_43_reg_13114, img_channel_id_V_loa_45_reg_13254, img_channel_id_V_loa_47_reg_13394, img_channel_id_V_loa_49_reg_13534, img_channel_id_V_loa_51_reg_13674, img_channel_id_V_loa_53_reg_13814, img_channel_id_V_loa_55_reg_13954, img_channel_id_V_loa_57_reg_14094, img_channel_id_V_loa_59_reg_14234, img_channel_id_V_loa_61_reg_14374, img_channel_id_V_loa_63_reg_14514, img_channel_id_V_loa_65_reg_14654, img_channel_id_V_loa_67_reg_14794, img_channel_id_V_loa_69_reg_14934, img_channel_id_V_loa_71_reg_15074, img_channel_id_V_loa_73_reg_15214, img_channel_id_V_loa_75_reg_15354, img_channel_id_V_loa_77_reg_15494, img_channel_id_V_loa_79_reg_15634, img_channel_id_V_loa_81_reg_15774, img_channel_id_V_loa_83_reg_15914, img_channel_id_V_loa_85_reg_16054, img_channel_id_V_loa_87_reg_16194, img_channel_id_V_loa_89_reg_16312, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            img_channel_id_V_d1 <= img_channel_id_V_q0;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_id_V_d1 <= corr2_out_V_id_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_id_V_d1 <= img_channel_id_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_89_reg_16312;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_87_reg_16194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_85_reg_16054;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_83_reg_15914;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_81_reg_15774;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_79_reg_15634;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_77_reg_15494;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_75_reg_15354;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_73_reg_15214;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_71_reg_15074;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_69_reg_14934;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_67_reg_14794;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_65_reg_14654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_63_reg_14514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_61_reg_14374;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_59_reg_14234;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_57_reg_14094;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_55_reg_13954;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_53_reg_13814;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_51_reg_13674;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_49_reg_13534;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_47_reg_13394;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_45_reg_13254;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_43_reg_13114;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_41_reg_12974;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_39_reg_12834;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_37_reg_12694;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_35_reg_12554;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_33_reg_12414;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_31_reg_12274;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_29_reg_12134;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_27_reg_11994;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_id_V_d1 <= img_channel_id_V_loa_25_reg_11854;
        else 
            img_channel_id_V_d1 <= "X";
        end if; 
    end process;


    img_channel_id_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_id_V_we0 <= ap_const_logic_1;
        else 
            img_channel_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_we1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)))) then 
            img_channel_id_V_we1 <= ap_const_logic_1;
        else 
            img_channel_id_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state78, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_keep_V_a_199_reg_16377, img_channel_keep_V_a_200_reg_16382, ap_CS_fsm_state77, img_channel_keep_V_a_203_reg_16531, img_channel_keep_V_a_204_reg_16536, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, zext_ln321_236_fu_8410_p1, ap_block_pp0_stage1, zext_ln321_238_fu_8443_p1, ap_block_pp0_stage2, zext_ln321_240_fu_8475_p1, ap_block_pp0_stage3, zext_ln321_242_fu_8507_p1, ap_block_pp0_stage4, zext_ln321_244_fu_8539_p1, ap_block_pp0_stage5, zext_ln321_246_fu_8571_p1, ap_block_pp0_stage6, zext_ln321_248_fu_8603_p1, ap_block_pp0_stage7, zext_ln321_250_fu_8635_p1, ap_block_pp0_stage8, zext_ln321_252_fu_8667_p1, ap_block_pp0_stage9, zext_ln321_254_fu_8699_p1, ap_block_pp0_stage10, zext_ln321_256_fu_8731_p1, ap_block_pp0_stage11, zext_ln321_258_fu_8763_p1, ap_block_pp0_stage12, zext_ln321_260_fu_8795_p1, ap_block_pp0_stage13, zext_ln321_262_fu_8827_p1, ap_block_pp0_stage14, zext_ln321_264_fu_8859_p1, ap_block_pp0_stage15, zext_ln321_266_fu_8891_p1, ap_block_pp0_stage16, zext_ln321_268_fu_8923_p1, ap_block_pp0_stage17, zext_ln321_270_fu_8955_p1, ap_block_pp0_stage18, zext_ln321_272_fu_8987_p1, ap_block_pp0_stage19, zext_ln321_274_fu_9019_p1, ap_block_pp0_stage20, zext_ln321_276_fu_9051_p1, ap_block_pp0_stage21, zext_ln321_278_fu_9083_p1, ap_block_pp0_stage22, zext_ln321_280_fu_9115_p1, ap_block_pp0_stage23, zext_ln321_282_fu_9147_p1, ap_block_pp0_stage24, zext_ln321_284_fu_9179_p1, ap_block_pp0_stage25, zext_ln321_286_fu_9211_p1, ap_block_pp0_stage26, zext_ln321_288_fu_9243_p1, ap_block_pp0_stage27, zext_ln321_290_fu_9275_p1, ap_block_pp0_stage28, zext_ln321_292_fu_9307_p1, ap_block_pp0_stage29, zext_ln321_294_fu_9339_p1, ap_block_pp0_stage30, zext_ln321_296_fu_9371_p1, ap_block_pp0_stage31, zext_ln321_298_fu_9403_p1, ap_block_pp0_stage32, zext_ln321_300_fu_9435_p1, ap_block_pp0_stage33, zext_ln321_168_fu_9531_p1, ap_block_pp0_stage34, zext_ln321_170_fu_9564_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_172_fu_9596_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_174_fu_9628_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_176_fu_9660_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_178_fu_9692_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_180_fu_9724_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_182_fu_9756_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_184_fu_9788_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_186_fu_9820_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_188_fu_9852_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_190_fu_9884_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_192_fu_9916_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_194_fu_9948_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_196_fu_9980_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_198_fu_10012_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_200_fu_10044_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_202_fu_10076_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_204_fu_10108_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_206_fu_10140_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_208_fu_10172_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_210_fu_10204_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_212_fu_10236_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_214_fu_10268_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_216_fu_10300_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_218_fu_10332_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_220_fu_10364_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_222_fu_10396_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_224_fu_10428_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_226_fu_10460_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_228_fu_10492_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_230_fu_10524_p1, ap_block_pp0_stage65, zext_ln321_232_fu_10556_p1, zext_ln321_310_fu_10693_p1, zext_ln321_325_fu_10919_p1, zext_ln321_332_fu_11016_p1, zext_ln321_308_fu_11442_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            img_channel_keep_V_address0 <= zext_ln321_308_fu_11442_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            img_channel_keep_V_address0 <= zext_ln321_332_fu_11016_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            img_channel_keep_V_address0 <= zext_ln321_325_fu_10919_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_203_reg_16531;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_204_reg_16536;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_200_reg_16382;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_199_reg_16377;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_keep_V_address0 <= zext_ln321_310_fu_10693_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_232_fu_10556_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_keep_V_address0 <= zext_ln321_230_fu_10524_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_228_fu_10492_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_226_fu_10460_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_224_fu_10428_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_222_fu_10396_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_220_fu_10364_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_218_fu_10332_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_216_fu_10300_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_214_fu_10268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_212_fu_10236_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_210_fu_10204_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_208_fu_10172_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_206_fu_10140_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_204_fu_10108_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_202_fu_10076_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_200_fu_10044_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_198_fu_10012_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_196_fu_9980_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_194_fu_9948_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_192_fu_9916_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_190_fu_9884_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_188_fu_9852_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_186_fu_9820_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_184_fu_9788_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_182_fu_9756_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_180_fu_9724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_178_fu_9692_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_176_fu_9660_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_174_fu_9628_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_172_fu_9596_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_170_fu_9564_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_168_fu_9531_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_keep_V_address0 <= zext_ln321_300_fu_9435_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_keep_V_address0 <= zext_ln321_298_fu_9403_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_keep_V_address0 <= zext_ln321_296_fu_9371_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_keep_V_address0 <= zext_ln321_294_fu_9339_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_keep_V_address0 <= zext_ln321_292_fu_9307_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_keep_V_address0 <= zext_ln321_290_fu_9275_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_keep_V_address0 <= zext_ln321_288_fu_9243_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_keep_V_address0 <= zext_ln321_286_fu_9211_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_keep_V_address0 <= zext_ln321_284_fu_9179_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_keep_V_address0 <= zext_ln321_282_fu_9147_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_keep_V_address0 <= zext_ln321_280_fu_9115_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_keep_V_address0 <= zext_ln321_278_fu_9083_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_keep_V_address0 <= zext_ln321_276_fu_9051_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_keep_V_address0 <= zext_ln321_274_fu_9019_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_keep_V_address0 <= zext_ln321_272_fu_8987_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_keep_V_address0 <= zext_ln321_270_fu_8955_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_keep_V_address0 <= zext_ln321_268_fu_8923_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_keep_V_address0 <= zext_ln321_266_fu_8891_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_keep_V_address0 <= zext_ln321_264_fu_8859_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_keep_V_address0 <= zext_ln321_262_fu_8827_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_keep_V_address0 <= zext_ln321_260_fu_8795_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_258_fu_8763_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_256_fu_8731_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_254_fu_8699_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_252_fu_8667_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_250_fu_8635_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_248_fu_8603_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_246_fu_8571_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_244_fu_8539_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_242_fu_8507_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_240_fu_8475_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_keep_V_address0 <= zext_ln321_238_fu_8443_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address0 <= zext_ln321_236_fu_8410_p1(12 - 1 downto 0);
        else 
            img_channel_keep_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_address1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_keep_V_a_197_reg_16367, img_channel_keep_V_a_198_reg_16372, ap_CS_fsm_state77, img_channel_keep_V_a_202_reg_16526, img_channel_keep_V_a_205_reg_16541, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage1, zext_ln321_237_fu_8427_p1, ap_block_pp0_stage2, zext_ln321_239_fu_8459_p1, ap_block_pp0_stage3, zext_ln321_241_fu_8491_p1, ap_block_pp0_stage4, zext_ln321_243_fu_8523_p1, ap_block_pp0_stage5, zext_ln321_245_fu_8555_p1, ap_block_pp0_stage6, zext_ln321_247_fu_8587_p1, ap_block_pp0_stage7, zext_ln321_249_fu_8619_p1, ap_block_pp0_stage8, zext_ln321_251_fu_8651_p1, ap_block_pp0_stage9, zext_ln321_253_fu_8683_p1, ap_block_pp0_stage10, zext_ln321_255_fu_8715_p1, ap_block_pp0_stage11, zext_ln321_257_fu_8747_p1, ap_block_pp0_stage12, zext_ln321_259_fu_8779_p1, ap_block_pp0_stage13, zext_ln321_261_fu_8811_p1, ap_block_pp0_stage14, zext_ln321_263_fu_8843_p1, ap_block_pp0_stage15, zext_ln321_265_fu_8875_p1, ap_block_pp0_stage16, zext_ln321_267_fu_8907_p1, ap_block_pp0_stage17, zext_ln321_269_fu_8939_p1, ap_block_pp0_stage18, zext_ln321_271_fu_8971_p1, ap_block_pp0_stage19, zext_ln321_273_fu_9003_p1, ap_block_pp0_stage20, zext_ln321_275_fu_9035_p1, ap_block_pp0_stage21, zext_ln321_277_fu_9067_p1, ap_block_pp0_stage22, zext_ln321_279_fu_9099_p1, ap_block_pp0_stage23, zext_ln321_281_fu_9131_p1, ap_block_pp0_stage24, zext_ln321_283_fu_9163_p1, ap_block_pp0_stage25, zext_ln321_285_fu_9195_p1, ap_block_pp0_stage26, zext_ln321_287_fu_9227_p1, ap_block_pp0_stage27, zext_ln321_289_fu_9259_p1, ap_block_pp0_stage28, zext_ln321_291_fu_9291_p1, ap_block_pp0_stage29, zext_ln321_293_fu_9323_p1, ap_block_pp0_stage30, zext_ln321_295_fu_9355_p1, ap_block_pp0_stage31, zext_ln321_297_fu_9387_p1, ap_block_pp0_stage32, zext_ln321_299_fu_9419_p1, ap_block_pp0_stage33, zext_ln321_301_fu_9451_p1, ap_block_pp0_stage34, zext_ln321_169_fu_9548_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_171_fu_9580_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_173_fu_9612_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_175_fu_9644_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_177_fu_9676_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_179_fu_9708_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_181_fu_9740_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_183_fu_9772_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_185_fu_9804_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_187_fu_9836_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_189_fu_9868_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_191_fu_9900_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_193_fu_9932_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_195_fu_9964_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_197_fu_9996_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_199_fu_10028_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_201_fu_10060_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_203_fu_10092_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_205_fu_10124_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_207_fu_10156_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_209_fu_10188_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_211_fu_10220_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_213_fu_10252_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_215_fu_10284_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_217_fu_10316_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_219_fu_10348_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_221_fu_10380_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_223_fu_10412_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_225_fu_10444_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_227_fu_10476_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_229_fu_10508_p1, ap_block_pp0_stage65, zext_ln321_231_fu_10540_p1, zext_ln321_233_fu_10572_p1, zext_ln321_319_fu_10820_p1, zext_ln321_326_fu_10981_p1, zext_ln321_333_fu_11032_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            img_channel_keep_V_address1 <= zext_ln321_333_fu_11032_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            img_channel_keep_V_address1 <= zext_ln321_326_fu_10981_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_205_reg_16541;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_202_reg_16526;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_keep_V_address1 <= zext_ln321_319_fu_10820_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_198_reg_16372;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_197_reg_16367;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_233_fu_10572_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_keep_V_address1 <= zext_ln321_231_fu_10540_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_229_fu_10508_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_227_fu_10476_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_225_fu_10444_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_223_fu_10412_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_221_fu_10380_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_219_fu_10348_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_217_fu_10316_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_215_fu_10284_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_213_fu_10252_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_211_fu_10220_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_209_fu_10188_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_207_fu_10156_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_205_fu_10124_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_203_fu_10092_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_201_fu_10060_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_199_fu_10028_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_197_fu_9996_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_195_fu_9964_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_193_fu_9932_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_191_fu_9900_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_189_fu_9868_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_187_fu_9836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_185_fu_9804_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_183_fu_9772_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_181_fu_9740_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_179_fu_9708_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_177_fu_9676_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_175_fu_9644_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_173_fu_9612_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_171_fu_9580_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_169_fu_9548_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_keep_V_address1 <= zext_ln321_301_fu_9451_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_keep_V_address1 <= zext_ln321_299_fu_9419_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_keep_V_address1 <= zext_ln321_297_fu_9387_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_keep_V_address1 <= zext_ln321_295_fu_9355_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_keep_V_address1 <= zext_ln321_293_fu_9323_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_keep_V_address1 <= zext_ln321_291_fu_9291_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_keep_V_address1 <= zext_ln321_289_fu_9259_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_keep_V_address1 <= zext_ln321_287_fu_9227_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_keep_V_address1 <= zext_ln321_285_fu_9195_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_keep_V_address1 <= zext_ln321_283_fu_9163_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_keep_V_address1 <= zext_ln321_281_fu_9131_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_keep_V_address1 <= zext_ln321_279_fu_9099_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_keep_V_address1 <= zext_ln321_277_fu_9067_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_keep_V_address1 <= zext_ln321_275_fu_9035_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_keep_V_address1 <= zext_ln321_273_fu_9003_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_keep_V_address1 <= zext_ln321_271_fu_8971_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_keep_V_address1 <= zext_ln321_269_fu_8939_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_keep_V_address1 <= zext_ln321_267_fu_8907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_keep_V_address1 <= zext_ln321_265_fu_8875_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_keep_V_address1 <= zext_ln321_263_fu_8843_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_keep_V_address1 <= zext_ln321_261_fu_8811_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_259_fu_8779_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_257_fu_8747_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_255_fu_8715_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_253_fu_8683_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_251_fu_8651_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_249_fu_8619_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_247_fu_8587_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_245_fu_8555_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_243_fu_8523_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_241_fu_8491_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_keep_V_address1 <= zext_ln321_239_fu_8459_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_address1 <= zext_ln321_237_fu_8427_p1(12 - 1 downto 0);
        else 
            img_channel_keep_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state98) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_keep_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_ce1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            img_channel_keep_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_d0_assign_proc : process(corr2_out_V_keep_V_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, img_channel_keep_V_q0, reg_8168, img_channel_keep_V_q1, ap_CS_fsm_pp0_stage0, img_channel_keep_V_l_26_reg_11944, img_channel_keep_V_l_28_reg_12084, img_channel_keep_V_l_30_reg_12224, img_channel_keep_V_l_32_reg_12364, img_channel_keep_V_l_34_reg_12504, img_channel_keep_V_l_36_reg_12644, img_channel_keep_V_l_38_reg_12784, img_channel_keep_V_l_40_reg_12924, img_channel_keep_V_l_42_reg_13064, img_channel_keep_V_l_44_reg_13204, img_channel_keep_V_l_46_reg_13344, img_channel_keep_V_l_48_reg_13484, img_channel_keep_V_l_50_reg_13624, img_channel_keep_V_l_52_reg_13764, img_channel_keep_V_l_54_reg_13904, img_channel_keep_V_l_56_reg_14044, img_channel_keep_V_l_58_reg_14184, img_channel_keep_V_l_60_reg_14324, img_channel_keep_V_l_62_reg_14464, img_channel_keep_V_l_64_reg_14604, img_channel_keep_V_l_66_reg_14744, img_channel_keep_V_l_68_reg_14884, img_channel_keep_V_l_70_reg_15024, img_channel_keep_V_l_72_reg_15164, img_channel_keep_V_l_74_reg_15304, img_channel_keep_V_l_76_reg_15444, img_channel_keep_V_l_78_reg_15584, img_channel_keep_V_l_80_reg_15724, img_channel_keep_V_l_82_reg_15864, img_channel_keep_V_l_84_reg_16004, img_channel_keep_V_l_86_reg_16144, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_keep_V_d0 <= corr2_out_V_keep_V_dout;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_86_reg_16144;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_84_reg_16004;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_82_reg_15864;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_80_reg_15724;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_78_reg_15584;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_76_reg_15444;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_74_reg_15304;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_72_reg_15164;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_70_reg_15024;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_68_reg_14884;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_66_reg_14744;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_64_reg_14604;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_62_reg_14464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_60_reg_14324;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_58_reg_14184;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_56_reg_14044;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_54_reg_13904;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_52_reg_13764;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_50_reg_13624;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_48_reg_13484;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_46_reg_13344;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_44_reg_13204;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_42_reg_13064;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_40_reg_12924;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_38_reg_12784;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_36_reg_12644;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_34_reg_12504;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_32_reg_12364;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_30_reg_12224;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_28_reg_12084;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_l_26_reg_11944;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            img_channel_keep_V_d0 <= reg_8168;
        else 
            img_channel_keep_V_d0 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_d1_assign_proc : process(corr2_out_V_keep_V_dout, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, img_channel_keep_V_q0, img_channel_keep_V_q1, reg_8178, ap_CS_fsm_pp0_stage0, img_channel_keep_V_l_27_reg_11979, img_channel_keep_V_l_29_reg_12119, img_channel_keep_V_l_31_reg_12259, img_channel_keep_V_l_33_reg_12399, img_channel_keep_V_l_35_reg_12539, img_channel_keep_V_l_37_reg_12679, img_channel_keep_V_l_39_reg_12819, img_channel_keep_V_l_41_reg_12959, img_channel_keep_V_l_43_reg_13099, img_channel_keep_V_l_45_reg_13239, img_channel_keep_V_l_47_reg_13379, img_channel_keep_V_l_49_reg_13519, img_channel_keep_V_l_51_reg_13659, img_channel_keep_V_l_53_reg_13799, img_channel_keep_V_l_55_reg_13939, img_channel_keep_V_l_57_reg_14079, img_channel_keep_V_l_59_reg_14219, img_channel_keep_V_l_61_reg_14359, img_channel_keep_V_l_63_reg_14499, img_channel_keep_V_l_65_reg_14639, img_channel_keep_V_l_67_reg_14779, img_channel_keep_V_l_69_reg_14919, img_channel_keep_V_l_71_reg_15059, img_channel_keep_V_l_73_reg_15199, img_channel_keep_V_l_75_reg_15339, img_channel_keep_V_l_77_reg_15479, img_channel_keep_V_l_79_reg_15619, img_channel_keep_V_l_81_reg_15759, img_channel_keep_V_l_83_reg_15899, img_channel_keep_V_l_85_reg_16039, img_channel_keep_V_l_87_reg_16179, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q0;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_keep_V_d1 <= corr2_out_V_keep_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_87_reg_16179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_85_reg_16039;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_83_reg_15899;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_81_reg_15759;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_79_reg_15619;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_77_reg_15479;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_75_reg_15339;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_73_reg_15199;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_71_reg_15059;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_69_reg_14919;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_67_reg_14779;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_65_reg_14639;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_63_reg_14499;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_61_reg_14359;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_59_reg_14219;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_57_reg_14079;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_55_reg_13939;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_53_reg_13799;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_51_reg_13659;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_49_reg_13519;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_47_reg_13379;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_45_reg_13239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_43_reg_13099;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_41_reg_12959;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_39_reg_12819;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_37_reg_12679;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_35_reg_12539;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_33_reg_12399;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_31_reg_12259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_29_reg_12119;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_l_27_reg_11979;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            img_channel_keep_V_d1 <= reg_8178;
        else 
            img_channel_keep_V_d1 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_keep_V_we0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_we1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)))) then 
            img_channel_keep_V_we1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state78, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_last_V_a_199_reg_16417, img_channel_last_V_a_200_reg_16422, ap_CS_fsm_state77, img_channel_last_V_a_203_reg_16571, img_channel_last_V_a_204_reg_16576, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, zext_ln321_236_fu_8410_p1, ap_block_pp0_stage1, zext_ln321_238_fu_8443_p1, ap_block_pp0_stage2, zext_ln321_240_fu_8475_p1, ap_block_pp0_stage3, zext_ln321_242_fu_8507_p1, ap_block_pp0_stage4, zext_ln321_244_fu_8539_p1, ap_block_pp0_stage5, zext_ln321_246_fu_8571_p1, ap_block_pp0_stage6, zext_ln321_248_fu_8603_p1, ap_block_pp0_stage7, zext_ln321_250_fu_8635_p1, ap_block_pp0_stage8, zext_ln321_252_fu_8667_p1, ap_block_pp0_stage9, zext_ln321_254_fu_8699_p1, ap_block_pp0_stage10, zext_ln321_256_fu_8731_p1, ap_block_pp0_stage11, zext_ln321_258_fu_8763_p1, ap_block_pp0_stage12, zext_ln321_260_fu_8795_p1, ap_block_pp0_stage13, zext_ln321_262_fu_8827_p1, ap_block_pp0_stage14, zext_ln321_264_fu_8859_p1, ap_block_pp0_stage15, zext_ln321_266_fu_8891_p1, ap_block_pp0_stage16, zext_ln321_268_fu_8923_p1, ap_block_pp0_stage17, zext_ln321_270_fu_8955_p1, ap_block_pp0_stage18, zext_ln321_272_fu_8987_p1, ap_block_pp0_stage19, zext_ln321_274_fu_9019_p1, ap_block_pp0_stage20, zext_ln321_276_fu_9051_p1, ap_block_pp0_stage21, zext_ln321_278_fu_9083_p1, ap_block_pp0_stage22, zext_ln321_280_fu_9115_p1, ap_block_pp0_stage23, zext_ln321_282_fu_9147_p1, ap_block_pp0_stage24, zext_ln321_284_fu_9179_p1, ap_block_pp0_stage25, zext_ln321_286_fu_9211_p1, ap_block_pp0_stage26, zext_ln321_288_fu_9243_p1, ap_block_pp0_stage27, zext_ln321_290_fu_9275_p1, ap_block_pp0_stage28, zext_ln321_292_fu_9307_p1, ap_block_pp0_stage29, zext_ln321_294_fu_9339_p1, ap_block_pp0_stage30, zext_ln321_296_fu_9371_p1, ap_block_pp0_stage31, zext_ln321_298_fu_9403_p1, ap_block_pp0_stage32, zext_ln321_300_fu_9435_p1, ap_block_pp0_stage33, zext_ln321_168_fu_9531_p1, ap_block_pp0_stage34, zext_ln321_170_fu_9564_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_172_fu_9596_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_174_fu_9628_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_176_fu_9660_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_178_fu_9692_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_180_fu_9724_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_182_fu_9756_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_184_fu_9788_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_186_fu_9820_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_188_fu_9852_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_190_fu_9884_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_192_fu_9916_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_194_fu_9948_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_196_fu_9980_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_198_fu_10012_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_200_fu_10044_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_202_fu_10076_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_204_fu_10108_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_206_fu_10140_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_208_fu_10172_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_210_fu_10204_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_212_fu_10236_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_214_fu_10268_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_216_fu_10300_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_218_fu_10332_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_220_fu_10364_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_222_fu_10396_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_224_fu_10428_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_226_fu_10460_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_228_fu_10492_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_230_fu_10524_p1, ap_block_pp0_stage65, zext_ln321_232_fu_10556_p1, zext_ln321_310_fu_10693_p1, zext_ln321_325_fu_10919_p1, zext_ln321_332_fu_11016_p1, zext_ln321_308_fu_11442_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            img_channel_last_V_address0 <= zext_ln321_308_fu_11442_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            img_channel_last_V_address0 <= zext_ln321_332_fu_11016_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            img_channel_last_V_address0 <= zext_ln321_325_fu_10919_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_203_reg_16571;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_204_reg_16576;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_200_reg_16422;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_199_reg_16417;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_last_V_address0 <= zext_ln321_310_fu_10693_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_232_fu_10556_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_last_V_address0 <= zext_ln321_230_fu_10524_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_228_fu_10492_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_226_fu_10460_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_224_fu_10428_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_222_fu_10396_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_220_fu_10364_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_218_fu_10332_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_216_fu_10300_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_214_fu_10268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_212_fu_10236_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_210_fu_10204_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_208_fu_10172_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_206_fu_10140_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_204_fu_10108_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_202_fu_10076_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_200_fu_10044_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_198_fu_10012_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_196_fu_9980_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_194_fu_9948_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_192_fu_9916_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_190_fu_9884_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_188_fu_9852_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_186_fu_9820_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_184_fu_9788_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_182_fu_9756_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_180_fu_9724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_178_fu_9692_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_176_fu_9660_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_174_fu_9628_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_172_fu_9596_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_170_fu_9564_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_168_fu_9531_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_last_V_address0 <= zext_ln321_300_fu_9435_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_last_V_address0 <= zext_ln321_298_fu_9403_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_last_V_address0 <= zext_ln321_296_fu_9371_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_last_V_address0 <= zext_ln321_294_fu_9339_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_last_V_address0 <= zext_ln321_292_fu_9307_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_last_V_address0 <= zext_ln321_290_fu_9275_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_last_V_address0 <= zext_ln321_288_fu_9243_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_last_V_address0 <= zext_ln321_286_fu_9211_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_last_V_address0 <= zext_ln321_284_fu_9179_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_last_V_address0 <= zext_ln321_282_fu_9147_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_last_V_address0 <= zext_ln321_280_fu_9115_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_last_V_address0 <= zext_ln321_278_fu_9083_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_last_V_address0 <= zext_ln321_276_fu_9051_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_last_V_address0 <= zext_ln321_274_fu_9019_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_last_V_address0 <= zext_ln321_272_fu_8987_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_last_V_address0 <= zext_ln321_270_fu_8955_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_last_V_address0 <= zext_ln321_268_fu_8923_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_last_V_address0 <= zext_ln321_266_fu_8891_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_last_V_address0 <= zext_ln321_264_fu_8859_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_last_V_address0 <= zext_ln321_262_fu_8827_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_last_V_address0 <= zext_ln321_260_fu_8795_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_258_fu_8763_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_256_fu_8731_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_254_fu_8699_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_252_fu_8667_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_250_fu_8635_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_248_fu_8603_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_246_fu_8571_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_244_fu_8539_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_242_fu_8507_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_240_fu_8475_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_last_V_address0 <= zext_ln321_238_fu_8443_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address0 <= zext_ln321_236_fu_8410_p1(12 - 1 downto 0);
        else 
            img_channel_last_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_address1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_last_V_a_197_reg_16407, img_channel_last_V_a_198_reg_16412, ap_CS_fsm_state77, img_channel_last_V_a_202_reg_16566, img_channel_last_V_a_205_reg_16581, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage1, zext_ln321_237_fu_8427_p1, ap_block_pp0_stage2, zext_ln321_239_fu_8459_p1, ap_block_pp0_stage3, zext_ln321_241_fu_8491_p1, ap_block_pp0_stage4, zext_ln321_243_fu_8523_p1, ap_block_pp0_stage5, zext_ln321_245_fu_8555_p1, ap_block_pp0_stage6, zext_ln321_247_fu_8587_p1, ap_block_pp0_stage7, zext_ln321_249_fu_8619_p1, ap_block_pp0_stage8, zext_ln321_251_fu_8651_p1, ap_block_pp0_stage9, zext_ln321_253_fu_8683_p1, ap_block_pp0_stage10, zext_ln321_255_fu_8715_p1, ap_block_pp0_stage11, zext_ln321_257_fu_8747_p1, ap_block_pp0_stage12, zext_ln321_259_fu_8779_p1, ap_block_pp0_stage13, zext_ln321_261_fu_8811_p1, ap_block_pp0_stage14, zext_ln321_263_fu_8843_p1, ap_block_pp0_stage15, zext_ln321_265_fu_8875_p1, ap_block_pp0_stage16, zext_ln321_267_fu_8907_p1, ap_block_pp0_stage17, zext_ln321_269_fu_8939_p1, ap_block_pp0_stage18, zext_ln321_271_fu_8971_p1, ap_block_pp0_stage19, zext_ln321_273_fu_9003_p1, ap_block_pp0_stage20, zext_ln321_275_fu_9035_p1, ap_block_pp0_stage21, zext_ln321_277_fu_9067_p1, ap_block_pp0_stage22, zext_ln321_279_fu_9099_p1, ap_block_pp0_stage23, zext_ln321_281_fu_9131_p1, ap_block_pp0_stage24, zext_ln321_283_fu_9163_p1, ap_block_pp0_stage25, zext_ln321_285_fu_9195_p1, ap_block_pp0_stage26, zext_ln321_287_fu_9227_p1, ap_block_pp0_stage27, zext_ln321_289_fu_9259_p1, ap_block_pp0_stage28, zext_ln321_291_fu_9291_p1, ap_block_pp0_stage29, zext_ln321_293_fu_9323_p1, ap_block_pp0_stage30, zext_ln321_295_fu_9355_p1, ap_block_pp0_stage31, zext_ln321_297_fu_9387_p1, ap_block_pp0_stage32, zext_ln321_299_fu_9419_p1, ap_block_pp0_stage33, zext_ln321_301_fu_9451_p1, ap_block_pp0_stage34, zext_ln321_169_fu_9548_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_171_fu_9580_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_173_fu_9612_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_175_fu_9644_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_177_fu_9676_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_179_fu_9708_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_181_fu_9740_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_183_fu_9772_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_185_fu_9804_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_187_fu_9836_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_189_fu_9868_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_191_fu_9900_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_193_fu_9932_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_195_fu_9964_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_197_fu_9996_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_199_fu_10028_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_201_fu_10060_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_203_fu_10092_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_205_fu_10124_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_207_fu_10156_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_209_fu_10188_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_211_fu_10220_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_213_fu_10252_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_215_fu_10284_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_217_fu_10316_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_219_fu_10348_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_221_fu_10380_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_223_fu_10412_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_225_fu_10444_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_227_fu_10476_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_229_fu_10508_p1, ap_block_pp0_stage65, zext_ln321_231_fu_10540_p1, zext_ln321_233_fu_10572_p1, zext_ln321_319_fu_10820_p1, zext_ln321_326_fu_10981_p1, zext_ln321_333_fu_11032_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            img_channel_last_V_address1 <= zext_ln321_333_fu_11032_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            img_channel_last_V_address1 <= zext_ln321_326_fu_10981_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_205_reg_16581;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_202_reg_16566;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_last_V_address1 <= zext_ln321_319_fu_10820_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_198_reg_16412;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_197_reg_16407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_233_fu_10572_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_last_V_address1 <= zext_ln321_231_fu_10540_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_229_fu_10508_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_227_fu_10476_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_225_fu_10444_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_223_fu_10412_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_221_fu_10380_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_219_fu_10348_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_217_fu_10316_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_215_fu_10284_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_213_fu_10252_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_211_fu_10220_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_209_fu_10188_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_207_fu_10156_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_205_fu_10124_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_203_fu_10092_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_201_fu_10060_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_199_fu_10028_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_197_fu_9996_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_195_fu_9964_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_193_fu_9932_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_191_fu_9900_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_189_fu_9868_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_187_fu_9836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_185_fu_9804_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_183_fu_9772_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_181_fu_9740_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_179_fu_9708_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_177_fu_9676_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_175_fu_9644_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_173_fu_9612_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_171_fu_9580_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_169_fu_9548_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_last_V_address1 <= zext_ln321_301_fu_9451_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_last_V_address1 <= zext_ln321_299_fu_9419_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_last_V_address1 <= zext_ln321_297_fu_9387_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_last_V_address1 <= zext_ln321_295_fu_9355_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_last_V_address1 <= zext_ln321_293_fu_9323_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_last_V_address1 <= zext_ln321_291_fu_9291_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_last_V_address1 <= zext_ln321_289_fu_9259_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_last_V_address1 <= zext_ln321_287_fu_9227_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_last_V_address1 <= zext_ln321_285_fu_9195_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_last_V_address1 <= zext_ln321_283_fu_9163_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_last_V_address1 <= zext_ln321_281_fu_9131_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_last_V_address1 <= zext_ln321_279_fu_9099_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_last_V_address1 <= zext_ln321_277_fu_9067_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_last_V_address1 <= zext_ln321_275_fu_9035_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_last_V_address1 <= zext_ln321_273_fu_9003_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_last_V_address1 <= zext_ln321_271_fu_8971_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_last_V_address1 <= zext_ln321_269_fu_8939_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_last_V_address1 <= zext_ln321_267_fu_8907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_last_V_address1 <= zext_ln321_265_fu_8875_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_last_V_address1 <= zext_ln321_263_fu_8843_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_last_V_address1 <= zext_ln321_261_fu_8811_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_259_fu_8779_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_257_fu_8747_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_255_fu_8715_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_253_fu_8683_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_251_fu_8651_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_249_fu_8619_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_247_fu_8587_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_245_fu_8555_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_243_fu_8523_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_241_fu_8491_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_last_V_address1 <= zext_ln321_239_fu_8459_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_address1 <= zext_ln321_237_fu_8427_p1(12 - 1 downto 0);
        else 
            img_channel_last_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state98) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_last_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_ce1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            img_channel_last_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_d0_assign_proc : process(corr2_out_V_last_V_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_last_V_q0, img_channel_last_V_l_reg_11824, img_channel_last_V_q1, img_channel_last_V_l_26_reg_11954, img_channel_last_V_l_28_reg_12094, img_channel_last_V_l_30_reg_12234, img_channel_last_V_l_32_reg_12374, img_channel_last_V_l_34_reg_12514, img_channel_last_V_l_36_reg_12654, img_channel_last_V_l_38_reg_12794, img_channel_last_V_l_40_reg_12934, img_channel_last_V_l_42_reg_13074, img_channel_last_V_l_44_reg_13214, img_channel_last_V_l_46_reg_13354, img_channel_last_V_l_48_reg_13494, img_channel_last_V_l_50_reg_13634, img_channel_last_V_l_52_reg_13774, img_channel_last_V_l_54_reg_13914, img_channel_last_V_l_56_reg_14054, img_channel_last_V_l_58_reg_14194, img_channel_last_V_l_60_reg_14334, img_channel_last_V_l_62_reg_14474, img_channel_last_V_l_64_reg_14614, img_channel_last_V_l_66_reg_14754, img_channel_last_V_l_68_reg_14894, img_channel_last_V_l_70_reg_15034, img_channel_last_V_l_72_reg_15174, img_channel_last_V_l_74_reg_15314, img_channel_last_V_l_76_reg_15454, img_channel_last_V_l_78_reg_15594, img_channel_last_V_l_80_reg_15734, img_channel_last_V_l_82_reg_15874, img_channel_last_V_l_84_reg_16014, img_channel_last_V_l_86_reg_16154, img_channel_last_V_l_88_reg_16282, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_last_V_d0 <= img_channel_last_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_last_V_d0 <= img_channel_last_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_last_V_d0 <= corr2_out_V_last_V_dout;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_88_reg_16282;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_86_reg_16154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_84_reg_16014;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_82_reg_15874;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_80_reg_15734;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_78_reg_15594;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_76_reg_15454;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_74_reg_15314;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_72_reg_15174;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_70_reg_15034;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_68_reg_14894;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_66_reg_14754;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_64_reg_14614;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_62_reg_14474;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_60_reg_14334;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_58_reg_14194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_56_reg_14054;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_54_reg_13914;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_52_reg_13774;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_50_reg_13634;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_48_reg_13494;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_46_reg_13354;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_44_reg_13214;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_42_reg_13074;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_40_reg_12934;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_38_reg_12794;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_36_reg_12654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_34_reg_12514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_32_reg_12374;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_30_reg_12234;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_28_reg_12094;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_26_reg_11954;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d0 <= img_channel_last_V_l_reg_11824;
        else 
            img_channel_last_V_d0 <= "X";
        end if; 
    end process;


    img_channel_last_V_d1_assign_proc : process(corr2_out_V_last_V_dout, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_last_V_q0, img_channel_last_V_q1, img_channel_last_V_l_25_reg_11849, img_channel_last_V_l_27_reg_11989, img_channel_last_V_l_29_reg_12129, img_channel_last_V_l_31_reg_12269, img_channel_last_V_l_33_reg_12409, img_channel_last_V_l_35_reg_12549, img_channel_last_V_l_37_reg_12689, img_channel_last_V_l_39_reg_12829, img_channel_last_V_l_41_reg_12969, img_channel_last_V_l_43_reg_13109, img_channel_last_V_l_45_reg_13249, img_channel_last_V_l_47_reg_13389, img_channel_last_V_l_49_reg_13529, img_channel_last_V_l_51_reg_13669, img_channel_last_V_l_53_reg_13809, img_channel_last_V_l_55_reg_13949, img_channel_last_V_l_57_reg_14089, img_channel_last_V_l_59_reg_14229, img_channel_last_V_l_61_reg_14369, img_channel_last_V_l_63_reg_14509, img_channel_last_V_l_65_reg_14649, img_channel_last_V_l_67_reg_14789, img_channel_last_V_l_69_reg_14929, img_channel_last_V_l_71_reg_15069, img_channel_last_V_l_73_reg_15209, img_channel_last_V_l_75_reg_15349, img_channel_last_V_l_77_reg_15489, img_channel_last_V_l_79_reg_15629, img_channel_last_V_l_81_reg_15769, img_channel_last_V_l_83_reg_15909, img_channel_last_V_l_85_reg_16049, img_channel_last_V_l_87_reg_16189, img_channel_last_V_l_89_reg_16307, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            img_channel_last_V_d1 <= img_channel_last_V_q0;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_last_V_d1 <= corr2_out_V_last_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_last_V_d1 <= img_channel_last_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_89_reg_16307;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_87_reg_16189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_85_reg_16049;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_83_reg_15909;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_81_reg_15769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_79_reg_15629;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_77_reg_15489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_75_reg_15349;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_73_reg_15209;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_71_reg_15069;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_69_reg_14929;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_67_reg_14789;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_65_reg_14649;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_63_reg_14509;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_61_reg_14369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_59_reg_14229;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_57_reg_14089;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_55_reg_13949;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_53_reg_13809;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_51_reg_13669;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_49_reg_13529;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_47_reg_13389;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_45_reg_13249;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_43_reg_13109;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_41_reg_12969;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_39_reg_12829;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_37_reg_12689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_35_reg_12549;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_33_reg_12409;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_31_reg_12269;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_29_reg_12129;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_27_reg_11989;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_last_V_d1 <= img_channel_last_V_l_25_reg_11849;
        else 
            img_channel_last_V_d1 <= "X";
        end if; 
    end process;


    img_channel_last_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_last_V_we0 <= ap_const_logic_1;
        else 
            img_channel_last_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_we1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)))) then 
            img_channel_last_V_we1 <= ap_const_logic_1;
        else 
            img_channel_last_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state78, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_user_V_a_197_reg_16397, img_channel_user_V_a_198_reg_16402, ap_CS_fsm_state77, img_channel_user_V_a_201_reg_16551, img_channel_user_V_a_202_reg_16556, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, zext_ln321_236_fu_8410_p1, ap_block_pp0_stage1, zext_ln321_238_fu_8443_p1, ap_block_pp0_stage2, zext_ln321_240_fu_8475_p1, ap_block_pp0_stage3, zext_ln321_242_fu_8507_p1, ap_block_pp0_stage4, zext_ln321_244_fu_8539_p1, ap_block_pp0_stage5, zext_ln321_246_fu_8571_p1, ap_block_pp0_stage6, zext_ln321_248_fu_8603_p1, ap_block_pp0_stage7, zext_ln321_250_fu_8635_p1, ap_block_pp0_stage8, zext_ln321_252_fu_8667_p1, ap_block_pp0_stage9, zext_ln321_254_fu_8699_p1, ap_block_pp0_stage10, zext_ln321_256_fu_8731_p1, ap_block_pp0_stage11, zext_ln321_258_fu_8763_p1, ap_block_pp0_stage12, zext_ln321_260_fu_8795_p1, ap_block_pp0_stage13, zext_ln321_262_fu_8827_p1, ap_block_pp0_stage14, zext_ln321_264_fu_8859_p1, ap_block_pp0_stage15, zext_ln321_266_fu_8891_p1, ap_block_pp0_stage16, zext_ln321_268_fu_8923_p1, ap_block_pp0_stage17, zext_ln321_270_fu_8955_p1, ap_block_pp0_stage18, zext_ln321_272_fu_8987_p1, ap_block_pp0_stage19, zext_ln321_274_fu_9019_p1, ap_block_pp0_stage20, zext_ln321_276_fu_9051_p1, ap_block_pp0_stage21, zext_ln321_278_fu_9083_p1, ap_block_pp0_stage22, zext_ln321_280_fu_9115_p1, ap_block_pp0_stage23, zext_ln321_282_fu_9147_p1, ap_block_pp0_stage24, zext_ln321_284_fu_9179_p1, ap_block_pp0_stage25, zext_ln321_286_fu_9211_p1, ap_block_pp0_stage26, zext_ln321_288_fu_9243_p1, ap_block_pp0_stage27, zext_ln321_290_fu_9275_p1, ap_block_pp0_stage28, zext_ln321_292_fu_9307_p1, ap_block_pp0_stage29, zext_ln321_294_fu_9339_p1, ap_block_pp0_stage30, zext_ln321_296_fu_9371_p1, ap_block_pp0_stage31, zext_ln321_298_fu_9403_p1, ap_block_pp0_stage32, zext_ln321_300_fu_9435_p1, ap_block_pp0_stage33, zext_ln321_168_fu_9531_p1, ap_block_pp0_stage34, zext_ln321_170_fu_9564_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_172_fu_9596_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_174_fu_9628_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_176_fu_9660_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_178_fu_9692_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_180_fu_9724_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_182_fu_9756_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_184_fu_9788_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_186_fu_9820_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_188_fu_9852_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_190_fu_9884_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_192_fu_9916_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_194_fu_9948_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_196_fu_9980_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_198_fu_10012_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_200_fu_10044_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_202_fu_10076_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_204_fu_10108_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_206_fu_10140_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_208_fu_10172_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_210_fu_10204_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_212_fu_10236_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_214_fu_10268_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_216_fu_10300_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_218_fu_10332_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_220_fu_10364_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_222_fu_10396_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_224_fu_10428_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_226_fu_10460_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_228_fu_10492_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_230_fu_10524_p1, ap_block_pp0_stage65, zext_ln321_232_fu_10556_p1, zext_ln321_310_fu_10693_p1, zext_ln321_325_fu_10919_p1, zext_ln321_332_fu_11016_p1, zext_ln321_308_fu_11442_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            img_channel_user_V_address0 <= zext_ln321_308_fu_11442_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            img_channel_user_V_address0 <= zext_ln321_332_fu_11016_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            img_channel_user_V_address0 <= zext_ln321_325_fu_10919_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_201_reg_16551;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_202_reg_16556;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_198_reg_16402;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_197_reg_16397;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_user_V_address0 <= zext_ln321_310_fu_10693_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_232_fu_10556_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_user_V_address0 <= zext_ln321_230_fu_10524_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_228_fu_10492_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_226_fu_10460_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_224_fu_10428_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_222_fu_10396_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_220_fu_10364_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_218_fu_10332_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_216_fu_10300_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_214_fu_10268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_212_fu_10236_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_210_fu_10204_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_208_fu_10172_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_206_fu_10140_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_204_fu_10108_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_202_fu_10076_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_200_fu_10044_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_198_fu_10012_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_196_fu_9980_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_194_fu_9948_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_192_fu_9916_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_190_fu_9884_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_188_fu_9852_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_186_fu_9820_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_184_fu_9788_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_182_fu_9756_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_180_fu_9724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_178_fu_9692_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_176_fu_9660_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_174_fu_9628_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_172_fu_9596_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_170_fu_9564_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_168_fu_9531_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_user_V_address0 <= zext_ln321_300_fu_9435_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_user_V_address0 <= zext_ln321_298_fu_9403_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_user_V_address0 <= zext_ln321_296_fu_9371_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_user_V_address0 <= zext_ln321_294_fu_9339_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_user_V_address0 <= zext_ln321_292_fu_9307_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_user_V_address0 <= zext_ln321_290_fu_9275_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_user_V_address0 <= zext_ln321_288_fu_9243_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_user_V_address0 <= zext_ln321_286_fu_9211_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_user_V_address0 <= zext_ln321_284_fu_9179_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_user_V_address0 <= zext_ln321_282_fu_9147_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_user_V_address0 <= zext_ln321_280_fu_9115_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_user_V_address0 <= zext_ln321_278_fu_9083_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_user_V_address0 <= zext_ln321_276_fu_9051_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_user_V_address0 <= zext_ln321_274_fu_9019_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_user_V_address0 <= zext_ln321_272_fu_8987_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_user_V_address0 <= zext_ln321_270_fu_8955_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_user_V_address0 <= zext_ln321_268_fu_8923_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_user_V_address0 <= zext_ln321_266_fu_8891_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_user_V_address0 <= zext_ln321_264_fu_8859_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_user_V_address0 <= zext_ln321_262_fu_8827_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_user_V_address0 <= zext_ln321_260_fu_8795_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_258_fu_8763_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_256_fu_8731_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_254_fu_8699_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_252_fu_8667_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_250_fu_8635_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_248_fu_8603_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_246_fu_8571_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_244_fu_8539_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_242_fu_8507_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_240_fu_8475_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_user_V_address0 <= zext_ln321_238_fu_8443_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address0 <= zext_ln321_236_fu_8410_p1(12 - 1 downto 0);
        else 
            img_channel_user_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_address1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_user_V_a_195_reg_16387, img_channel_user_V_a_196_reg_16392, ap_CS_fsm_state77, img_channel_user_V_a_200_reg_16546, img_channel_user_V_a_203_reg_16561, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage1, zext_ln321_237_fu_8427_p1, ap_block_pp0_stage2, zext_ln321_239_fu_8459_p1, ap_block_pp0_stage3, zext_ln321_241_fu_8491_p1, ap_block_pp0_stage4, zext_ln321_243_fu_8523_p1, ap_block_pp0_stage5, zext_ln321_245_fu_8555_p1, ap_block_pp0_stage6, zext_ln321_247_fu_8587_p1, ap_block_pp0_stage7, zext_ln321_249_fu_8619_p1, ap_block_pp0_stage8, zext_ln321_251_fu_8651_p1, ap_block_pp0_stage9, zext_ln321_253_fu_8683_p1, ap_block_pp0_stage10, zext_ln321_255_fu_8715_p1, ap_block_pp0_stage11, zext_ln321_257_fu_8747_p1, ap_block_pp0_stage12, zext_ln321_259_fu_8779_p1, ap_block_pp0_stage13, zext_ln321_261_fu_8811_p1, ap_block_pp0_stage14, zext_ln321_263_fu_8843_p1, ap_block_pp0_stage15, zext_ln321_265_fu_8875_p1, ap_block_pp0_stage16, zext_ln321_267_fu_8907_p1, ap_block_pp0_stage17, zext_ln321_269_fu_8939_p1, ap_block_pp0_stage18, zext_ln321_271_fu_8971_p1, ap_block_pp0_stage19, zext_ln321_273_fu_9003_p1, ap_block_pp0_stage20, zext_ln321_275_fu_9035_p1, ap_block_pp0_stage21, zext_ln321_277_fu_9067_p1, ap_block_pp0_stage22, zext_ln321_279_fu_9099_p1, ap_block_pp0_stage23, zext_ln321_281_fu_9131_p1, ap_block_pp0_stage24, zext_ln321_283_fu_9163_p1, ap_block_pp0_stage25, zext_ln321_285_fu_9195_p1, ap_block_pp0_stage26, zext_ln321_287_fu_9227_p1, ap_block_pp0_stage27, zext_ln321_289_fu_9259_p1, ap_block_pp0_stage28, zext_ln321_291_fu_9291_p1, ap_block_pp0_stage29, zext_ln321_293_fu_9323_p1, ap_block_pp0_stage30, zext_ln321_295_fu_9355_p1, ap_block_pp0_stage31, zext_ln321_297_fu_9387_p1, ap_block_pp0_stage32, zext_ln321_299_fu_9419_p1, ap_block_pp0_stage33, zext_ln321_301_fu_9451_p1, ap_block_pp0_stage34, zext_ln321_169_fu_9548_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_171_fu_9580_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_173_fu_9612_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_175_fu_9644_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_177_fu_9676_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_179_fu_9708_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_181_fu_9740_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_183_fu_9772_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_185_fu_9804_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_187_fu_9836_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_189_fu_9868_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_191_fu_9900_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_193_fu_9932_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_195_fu_9964_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_197_fu_9996_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_199_fu_10028_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_201_fu_10060_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_203_fu_10092_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_205_fu_10124_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_207_fu_10156_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_209_fu_10188_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_211_fu_10220_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_213_fu_10252_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_215_fu_10284_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_217_fu_10316_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_219_fu_10348_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_221_fu_10380_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_223_fu_10412_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_225_fu_10444_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_227_fu_10476_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_229_fu_10508_p1, ap_block_pp0_stage65, zext_ln321_231_fu_10540_p1, zext_ln321_233_fu_10572_p1, zext_ln321_319_fu_10820_p1, zext_ln321_326_fu_10981_p1, zext_ln321_333_fu_11032_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            img_channel_user_V_address1 <= zext_ln321_333_fu_11032_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            img_channel_user_V_address1 <= zext_ln321_326_fu_10981_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_203_reg_16561;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_200_reg_16546;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_user_V_address1 <= zext_ln321_319_fu_10820_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_196_reg_16392;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_195_reg_16387;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_233_fu_10572_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_user_V_address1 <= zext_ln321_231_fu_10540_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_229_fu_10508_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_227_fu_10476_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_225_fu_10444_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_223_fu_10412_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_221_fu_10380_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_219_fu_10348_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_217_fu_10316_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_215_fu_10284_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_213_fu_10252_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_211_fu_10220_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_209_fu_10188_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_207_fu_10156_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_205_fu_10124_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_203_fu_10092_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_201_fu_10060_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_199_fu_10028_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_197_fu_9996_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_195_fu_9964_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_193_fu_9932_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_191_fu_9900_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_189_fu_9868_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_187_fu_9836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_185_fu_9804_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_183_fu_9772_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_181_fu_9740_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_179_fu_9708_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_177_fu_9676_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_175_fu_9644_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_173_fu_9612_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_171_fu_9580_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_169_fu_9548_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_user_V_address1 <= zext_ln321_301_fu_9451_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_user_V_address1 <= zext_ln321_299_fu_9419_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_user_V_address1 <= zext_ln321_297_fu_9387_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_user_V_address1 <= zext_ln321_295_fu_9355_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_user_V_address1 <= zext_ln321_293_fu_9323_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_user_V_address1 <= zext_ln321_291_fu_9291_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_user_V_address1 <= zext_ln321_289_fu_9259_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_user_V_address1 <= zext_ln321_287_fu_9227_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_user_V_address1 <= zext_ln321_285_fu_9195_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_user_V_address1 <= zext_ln321_283_fu_9163_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_user_V_address1 <= zext_ln321_281_fu_9131_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_user_V_address1 <= zext_ln321_279_fu_9099_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_user_V_address1 <= zext_ln321_277_fu_9067_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_user_V_address1 <= zext_ln321_275_fu_9035_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_user_V_address1 <= zext_ln321_273_fu_9003_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_user_V_address1 <= zext_ln321_271_fu_8971_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_user_V_address1 <= zext_ln321_269_fu_8939_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_user_V_address1 <= zext_ln321_267_fu_8907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_user_V_address1 <= zext_ln321_265_fu_8875_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_user_V_address1 <= zext_ln321_263_fu_8843_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_user_V_address1 <= zext_ln321_261_fu_8811_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_259_fu_8779_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_257_fu_8747_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_255_fu_8715_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_253_fu_8683_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_251_fu_8651_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_249_fu_8619_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_247_fu_8587_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_245_fu_8555_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_243_fu_8523_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_241_fu_8491_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_user_V_address1 <= zext_ln321_239_fu_8459_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_address1 <= zext_ln321_237_fu_8427_p1(12 - 1 downto 0);
        else 
            img_channel_user_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_CS_fsm_state98, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state98) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_user_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_ce1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            img_channel_user_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_d0_assign_proc : process(corr2_out_V_user_V_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_user_V_q0, img_channel_user_V_l_reg_11819, img_channel_user_V_q1, img_channel_user_V_l_26_reg_11949, img_channel_user_V_l_28_reg_12089, img_channel_user_V_l_30_reg_12229, img_channel_user_V_l_32_reg_12369, img_channel_user_V_l_34_reg_12509, img_channel_user_V_l_36_reg_12649, img_channel_user_V_l_38_reg_12789, img_channel_user_V_l_40_reg_12929, img_channel_user_V_l_42_reg_13069, img_channel_user_V_l_44_reg_13209, img_channel_user_V_l_46_reg_13349, img_channel_user_V_l_48_reg_13489, img_channel_user_V_l_50_reg_13629, img_channel_user_V_l_52_reg_13769, img_channel_user_V_l_54_reg_13909, img_channel_user_V_l_56_reg_14049, img_channel_user_V_l_58_reg_14189, img_channel_user_V_l_60_reg_14329, img_channel_user_V_l_62_reg_14469, img_channel_user_V_l_64_reg_14609, img_channel_user_V_l_66_reg_14749, img_channel_user_V_l_68_reg_14889, img_channel_user_V_l_70_reg_15029, img_channel_user_V_l_72_reg_15169, img_channel_user_V_l_74_reg_15309, img_channel_user_V_l_76_reg_15449, img_channel_user_V_l_78_reg_15589, img_channel_user_V_l_80_reg_15729, img_channel_user_V_l_82_reg_15869, img_channel_user_V_l_84_reg_16009, img_channel_user_V_l_86_reg_16149, img_channel_user_V_l_88_reg_16277, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_user_V_d0 <= img_channel_user_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_user_V_d0 <= img_channel_user_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_user_V_d0 <= corr2_out_V_user_V_dout;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_88_reg_16277;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_86_reg_16149;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_84_reg_16009;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_82_reg_15869;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_80_reg_15729;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_78_reg_15589;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_76_reg_15449;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_74_reg_15309;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_72_reg_15169;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_70_reg_15029;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_68_reg_14889;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_66_reg_14749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_64_reg_14609;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_62_reg_14469;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_60_reg_14329;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_58_reg_14189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_56_reg_14049;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_54_reg_13909;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_52_reg_13769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_50_reg_13629;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_48_reg_13489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_46_reg_13349;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_44_reg_13209;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_42_reg_13069;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_40_reg_12929;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_38_reg_12789;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_36_reg_12649;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_34_reg_12509;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_32_reg_12369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_30_reg_12229;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_28_reg_12089;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_26_reg_11949;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d0 <= img_channel_user_V_l_reg_11819;
        else 
            img_channel_user_V_d0 <= "X";
        end if; 
    end process;


    img_channel_user_V_d1_assign_proc : process(corr2_out_V_user_V_dout, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_user_V_q0, img_channel_user_V_q1, img_channel_user_V_l_25_reg_11844, img_channel_user_V_l_27_reg_11984, img_channel_user_V_l_29_reg_12124, img_channel_user_V_l_31_reg_12264, img_channel_user_V_l_33_reg_12404, img_channel_user_V_l_35_reg_12544, img_channel_user_V_l_37_reg_12684, img_channel_user_V_l_39_reg_12824, img_channel_user_V_l_41_reg_12964, img_channel_user_V_l_43_reg_13104, img_channel_user_V_l_45_reg_13244, img_channel_user_V_l_47_reg_13384, img_channel_user_V_l_49_reg_13524, img_channel_user_V_l_51_reg_13664, img_channel_user_V_l_53_reg_13804, img_channel_user_V_l_55_reg_13944, img_channel_user_V_l_57_reg_14084, img_channel_user_V_l_59_reg_14224, img_channel_user_V_l_61_reg_14364, img_channel_user_V_l_63_reg_14504, img_channel_user_V_l_65_reg_14644, img_channel_user_V_l_67_reg_14784, img_channel_user_V_l_69_reg_14924, img_channel_user_V_l_71_reg_15064, img_channel_user_V_l_73_reg_15204, img_channel_user_V_l_75_reg_15344, img_channel_user_V_l_77_reg_15484, img_channel_user_V_l_79_reg_15624, img_channel_user_V_l_81_reg_15764, img_channel_user_V_l_83_reg_15904, img_channel_user_V_l_85_reg_16044, img_channel_user_V_l_87_reg_16184, img_channel_user_V_l_89_reg_16302, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            img_channel_user_V_d1 <= img_channel_user_V_q0;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_user_V_d1 <= corr2_out_V_user_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_user_V_d1 <= img_channel_user_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_89_reg_16302;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_87_reg_16184;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_85_reg_16044;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_83_reg_15904;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_81_reg_15764;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_79_reg_15624;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_77_reg_15484;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_75_reg_15344;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_73_reg_15204;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_71_reg_15064;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_69_reg_14924;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_67_reg_14784;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_65_reg_14644;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_63_reg_14504;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_61_reg_14364;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_59_reg_14224;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_57_reg_14084;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_55_reg_13944;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_53_reg_13804;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_51_reg_13664;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_49_reg_13524;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_47_reg_13384;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_45_reg_13244;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_43_reg_13104;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_41_reg_12964;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_39_reg_12824;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_37_reg_12684;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_35_reg_12544;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_33_reg_12404;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_31_reg_12264;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_29_reg_12124;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_27_reg_11984;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_user_V_d1 <= img_channel_user_V_l_25_reg_11844;
        else 
            img_channel_user_V_d1 <= "X";
        end if; 
    end process;


    img_channel_user_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_user_V_we0 <= ap_const_logic_1;
        else 
            img_channel_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_we1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)))) then 
            img_channel_user_V_we1 <= ap_const_logic_1;
        else 
            img_channel_user_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state78, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_valid_V_288_reg_16337, img_channel_valid_V_289_reg_16342, ap_CS_fsm_state77, img_channel_valid_V_294_reg_16491, img_channel_valid_V_295_reg_16496, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, zext_ln321_236_fu_8410_p1, ap_block_pp0_stage1, zext_ln321_238_fu_8443_p1, ap_block_pp0_stage2, zext_ln321_240_fu_8475_p1, ap_block_pp0_stage3, zext_ln321_242_fu_8507_p1, ap_block_pp0_stage4, zext_ln321_244_fu_8539_p1, ap_block_pp0_stage5, zext_ln321_246_fu_8571_p1, ap_block_pp0_stage6, zext_ln321_248_fu_8603_p1, ap_block_pp0_stage7, zext_ln321_250_fu_8635_p1, ap_block_pp0_stage8, zext_ln321_252_fu_8667_p1, ap_block_pp0_stage9, zext_ln321_254_fu_8699_p1, ap_block_pp0_stage10, zext_ln321_256_fu_8731_p1, ap_block_pp0_stage11, zext_ln321_258_fu_8763_p1, ap_block_pp0_stage12, zext_ln321_260_fu_8795_p1, ap_block_pp0_stage13, zext_ln321_262_fu_8827_p1, ap_block_pp0_stage14, zext_ln321_264_fu_8859_p1, ap_block_pp0_stage15, zext_ln321_266_fu_8891_p1, ap_block_pp0_stage16, zext_ln321_268_fu_8923_p1, ap_block_pp0_stage17, zext_ln321_270_fu_8955_p1, ap_block_pp0_stage18, zext_ln321_272_fu_8987_p1, ap_block_pp0_stage19, zext_ln321_274_fu_9019_p1, ap_block_pp0_stage20, zext_ln321_276_fu_9051_p1, ap_block_pp0_stage21, zext_ln321_278_fu_9083_p1, ap_block_pp0_stage22, zext_ln321_280_fu_9115_p1, ap_block_pp0_stage23, zext_ln321_282_fu_9147_p1, ap_block_pp0_stage24, zext_ln321_284_fu_9179_p1, ap_block_pp0_stage25, zext_ln321_286_fu_9211_p1, ap_block_pp0_stage26, zext_ln321_288_fu_9243_p1, ap_block_pp0_stage27, zext_ln321_290_fu_9275_p1, ap_block_pp0_stage28, zext_ln321_292_fu_9307_p1, ap_block_pp0_stage29, zext_ln321_294_fu_9339_p1, ap_block_pp0_stage30, zext_ln321_296_fu_9371_p1, ap_block_pp0_stage31, zext_ln321_298_fu_9403_p1, ap_block_pp0_stage32, zext_ln321_300_fu_9435_p1, ap_block_pp0_stage33, zext_ln321_168_fu_9531_p1, ap_block_pp0_stage34, zext_ln321_170_fu_9564_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_172_fu_9596_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_174_fu_9628_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_176_fu_9660_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_178_fu_9692_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_180_fu_9724_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_182_fu_9756_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_184_fu_9788_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_186_fu_9820_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_188_fu_9852_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_190_fu_9884_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_192_fu_9916_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_194_fu_9948_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_196_fu_9980_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_198_fu_10012_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_200_fu_10044_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_202_fu_10076_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_204_fu_10108_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_206_fu_10140_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_208_fu_10172_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_210_fu_10204_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_212_fu_10236_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_214_fu_10268_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_216_fu_10300_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_218_fu_10332_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_220_fu_10364_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_222_fu_10396_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_224_fu_10428_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_226_fu_10460_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_228_fu_10492_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_230_fu_10524_p1, ap_block_pp0_stage65, zext_ln321_232_fu_10556_p1, zext_ln321_310_fu_10693_p1, zext_ln321_325_fu_10919_p1, zext_ln321_332_fu_11016_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            img_channel_valid_V_address0 <= zext_ln321_332_fu_11016_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            img_channel_valid_V_address0 <= zext_ln321_325_fu_10919_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_294_reg_16491;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_295_reg_16496;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_289_reg_16342;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_288_reg_16337;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_valid_V_address0 <= zext_ln321_310_fu_10693_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_232_fu_10556_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_valid_V_address0 <= zext_ln321_230_fu_10524_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_228_fu_10492_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_226_fu_10460_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_224_fu_10428_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_222_fu_10396_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_220_fu_10364_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_218_fu_10332_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_216_fu_10300_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_214_fu_10268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_212_fu_10236_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_210_fu_10204_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_208_fu_10172_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_206_fu_10140_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_204_fu_10108_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_202_fu_10076_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_200_fu_10044_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_198_fu_10012_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_196_fu_9980_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_194_fu_9948_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_192_fu_9916_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_190_fu_9884_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_188_fu_9852_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_186_fu_9820_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_184_fu_9788_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_182_fu_9756_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_180_fu_9724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_178_fu_9692_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_176_fu_9660_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_174_fu_9628_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_172_fu_9596_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_170_fu_9564_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_168_fu_9531_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_valid_V_address0 <= zext_ln321_300_fu_9435_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_valid_V_address0 <= zext_ln321_298_fu_9403_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_valid_V_address0 <= zext_ln321_296_fu_9371_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_valid_V_address0 <= zext_ln321_294_fu_9339_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_valid_V_address0 <= zext_ln321_292_fu_9307_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_valid_V_address0 <= zext_ln321_290_fu_9275_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_valid_V_address0 <= zext_ln321_288_fu_9243_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_valid_V_address0 <= zext_ln321_286_fu_9211_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_valid_V_address0 <= zext_ln321_284_fu_9179_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_valid_V_address0 <= zext_ln321_282_fu_9147_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_valid_V_address0 <= zext_ln321_280_fu_9115_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_valid_V_address0 <= zext_ln321_278_fu_9083_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_valid_V_address0 <= zext_ln321_276_fu_9051_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_valid_V_address0 <= zext_ln321_274_fu_9019_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_valid_V_address0 <= zext_ln321_272_fu_8987_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_valid_V_address0 <= zext_ln321_270_fu_8955_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_valid_V_address0 <= zext_ln321_268_fu_8923_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_valid_V_address0 <= zext_ln321_266_fu_8891_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_valid_V_address0 <= zext_ln321_264_fu_8859_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_valid_V_address0 <= zext_ln321_262_fu_8827_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_valid_V_address0 <= zext_ln321_260_fu_8795_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_258_fu_8763_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_256_fu_8731_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_254_fu_8699_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_252_fu_8667_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_250_fu_8635_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_248_fu_8603_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_246_fu_8571_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_244_fu_8539_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_242_fu_8507_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_240_fu_8475_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_valid_V_address0 <= zext_ln321_238_fu_8443_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address0 <= zext_ln321_236_fu_8410_p1(12 - 1 downto 0);
        else 
            img_channel_valid_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_address1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_CS_fsm_pp0_stage32, ap_CS_fsm_pp0_stage33, img_channel_valid_V_286_reg_16327, img_channel_valid_V_287_reg_16332, ap_CS_fsm_state77, img_channel_valid_V_293_reg_16486, img_channel_valid_V_296_reg_16501, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage1, zext_ln321_237_fu_8427_p1, ap_block_pp0_stage2, zext_ln321_239_fu_8459_p1, ap_block_pp0_stage3, zext_ln321_241_fu_8491_p1, ap_block_pp0_stage4, zext_ln321_243_fu_8523_p1, ap_block_pp0_stage5, zext_ln321_245_fu_8555_p1, ap_block_pp0_stage6, zext_ln321_247_fu_8587_p1, ap_block_pp0_stage7, zext_ln321_249_fu_8619_p1, ap_block_pp0_stage8, zext_ln321_251_fu_8651_p1, ap_block_pp0_stage9, zext_ln321_253_fu_8683_p1, ap_block_pp0_stage10, zext_ln321_255_fu_8715_p1, ap_block_pp0_stage11, zext_ln321_257_fu_8747_p1, ap_block_pp0_stage12, zext_ln321_259_fu_8779_p1, ap_block_pp0_stage13, zext_ln321_261_fu_8811_p1, ap_block_pp0_stage14, zext_ln321_263_fu_8843_p1, ap_block_pp0_stage15, zext_ln321_265_fu_8875_p1, ap_block_pp0_stage16, zext_ln321_267_fu_8907_p1, ap_block_pp0_stage17, zext_ln321_269_fu_8939_p1, ap_block_pp0_stage18, zext_ln321_271_fu_8971_p1, ap_block_pp0_stage19, zext_ln321_273_fu_9003_p1, ap_block_pp0_stage20, zext_ln321_275_fu_9035_p1, ap_block_pp0_stage21, zext_ln321_277_fu_9067_p1, ap_block_pp0_stage22, zext_ln321_279_fu_9099_p1, ap_block_pp0_stage23, zext_ln321_281_fu_9131_p1, ap_block_pp0_stage24, zext_ln321_283_fu_9163_p1, ap_block_pp0_stage25, zext_ln321_285_fu_9195_p1, ap_block_pp0_stage26, zext_ln321_287_fu_9227_p1, ap_block_pp0_stage27, zext_ln321_289_fu_9259_p1, ap_block_pp0_stage28, zext_ln321_291_fu_9291_p1, ap_block_pp0_stage29, zext_ln321_293_fu_9323_p1, ap_block_pp0_stage30, zext_ln321_295_fu_9355_p1, ap_block_pp0_stage31, zext_ln321_297_fu_9387_p1, ap_block_pp0_stage32, zext_ln321_299_fu_9419_p1, ap_block_pp0_stage33, zext_ln321_301_fu_9451_p1, ap_block_pp0_stage34, zext_ln321_169_fu_9548_p1, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, zext_ln321_171_fu_9580_p1, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, zext_ln321_173_fu_9612_p1, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, zext_ln321_175_fu_9644_p1, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, zext_ln321_177_fu_9676_p1, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, zext_ln321_179_fu_9708_p1, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, zext_ln321_181_fu_9740_p1, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, zext_ln321_183_fu_9772_p1, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, zext_ln321_185_fu_9804_p1, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, zext_ln321_187_fu_9836_p1, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, zext_ln321_189_fu_9868_p1, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, zext_ln321_191_fu_9900_p1, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, zext_ln321_193_fu_9932_p1, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, zext_ln321_195_fu_9964_p1, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, zext_ln321_197_fu_9996_p1, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, zext_ln321_199_fu_10028_p1, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, zext_ln321_201_fu_10060_p1, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, zext_ln321_203_fu_10092_p1, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, zext_ln321_205_fu_10124_p1, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, zext_ln321_207_fu_10156_p1, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, zext_ln321_209_fu_10188_p1, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, zext_ln321_211_fu_10220_p1, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, zext_ln321_213_fu_10252_p1, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, zext_ln321_215_fu_10284_p1, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, zext_ln321_217_fu_10316_p1, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, zext_ln321_219_fu_10348_p1, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, zext_ln321_221_fu_10380_p1, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, zext_ln321_223_fu_10412_p1, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, zext_ln321_225_fu_10444_p1, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, zext_ln321_227_fu_10476_p1, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, zext_ln321_229_fu_10508_p1, ap_block_pp0_stage65, zext_ln321_231_fu_10540_p1, zext_ln321_233_fu_10572_p1, zext_ln321_319_fu_10820_p1, zext_ln321_326_fu_10981_p1, zext_ln321_333_fu_11032_p1, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            img_channel_valid_V_address1 <= zext_ln321_333_fu_11032_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            img_channel_valid_V_address1 <= zext_ln321_326_fu_10981_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_296_reg_16501;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_293_reg_16486;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_valid_V_address1 <= zext_ln321_319_fu_10820_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_287_reg_16332;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_286_reg_16327;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_233_fu_10572_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_valid_V_address1 <= zext_ln321_231_fu_10540_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_229_fu_10508_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_227_fu_10476_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_225_fu_10444_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_223_fu_10412_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_221_fu_10380_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_219_fu_10348_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_217_fu_10316_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_215_fu_10284_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_213_fu_10252_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_211_fu_10220_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_209_fu_10188_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_207_fu_10156_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_205_fu_10124_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_203_fu_10092_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_201_fu_10060_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_199_fu_10028_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_197_fu_9996_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_195_fu_9964_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_193_fu_9932_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_191_fu_9900_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_189_fu_9868_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_187_fu_9836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_185_fu_9804_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_183_fu_9772_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_181_fu_9740_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_179_fu_9708_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_177_fu_9676_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_175_fu_9644_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_173_fu_9612_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_171_fu_9580_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_169_fu_9548_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage33) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then 
            img_channel_valid_V_address1 <= zext_ln321_301_fu_9451_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage32) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then 
            img_channel_valid_V_address1 <= zext_ln321_299_fu_9419_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            img_channel_valid_V_address1 <= zext_ln321_297_fu_9387_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            img_channel_valid_V_address1 <= zext_ln321_295_fu_9355_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            img_channel_valid_V_address1 <= zext_ln321_293_fu_9323_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            img_channel_valid_V_address1 <= zext_ln321_291_fu_9291_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            img_channel_valid_V_address1 <= zext_ln321_289_fu_9259_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            img_channel_valid_V_address1 <= zext_ln321_287_fu_9227_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            img_channel_valid_V_address1 <= zext_ln321_285_fu_9195_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            img_channel_valid_V_address1 <= zext_ln321_283_fu_9163_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            img_channel_valid_V_address1 <= zext_ln321_281_fu_9131_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            img_channel_valid_V_address1 <= zext_ln321_279_fu_9099_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            img_channel_valid_V_address1 <= zext_ln321_277_fu_9067_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            img_channel_valid_V_address1 <= zext_ln321_275_fu_9035_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            img_channel_valid_V_address1 <= zext_ln321_273_fu_9003_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            img_channel_valid_V_address1 <= zext_ln321_271_fu_8971_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            img_channel_valid_V_address1 <= zext_ln321_269_fu_8939_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            img_channel_valid_V_address1 <= zext_ln321_267_fu_8907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            img_channel_valid_V_address1 <= zext_ln321_265_fu_8875_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            img_channel_valid_V_address1 <= zext_ln321_263_fu_8843_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            img_channel_valid_V_address1 <= zext_ln321_261_fu_8811_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_259_fu_8779_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_257_fu_8747_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_255_fu_8715_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_253_fu_8683_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_251_fu_8651_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_249_fu_8619_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_247_fu_8587_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_245_fu_8555_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_243_fu_8523_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_241_fu_8491_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            img_channel_valid_V_address1 <= zext_ln321_239_fu_8459_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_address1 <= zext_ln321_237_fu_8427_p1(12 - 1 downto 0);
        else 
            img_channel_valid_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state82, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_valid_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_ce1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage33_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state77) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30) and (ap_const_boolean_0 = ap_block_pp0_stage30_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            img_channel_valid_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_d0_assign_proc : process(corr2_out_V_valid_V_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_valid_V_q0, img_channel_valid_V_220_reg_11814, img_channel_valid_V_q1, img_channel_valid_V_222_reg_11934, img_channel_valid_V_224_reg_12074, img_channel_valid_V_226_reg_12214, img_channel_valid_V_228_reg_12354, img_channel_valid_V_230_reg_12494, img_channel_valid_V_232_reg_12634, img_channel_valid_V_234_reg_12774, img_channel_valid_V_236_reg_12914, img_channel_valid_V_238_reg_13054, img_channel_valid_V_240_reg_13194, img_channel_valid_V_242_reg_13334, img_channel_valid_V_244_reg_13474, img_channel_valid_V_246_reg_13614, img_channel_valid_V_248_reg_13754, img_channel_valid_V_250_reg_13894, img_channel_valid_V_252_reg_14034, img_channel_valid_V_254_reg_14174, img_channel_valid_V_256_reg_14314, img_channel_valid_V_258_reg_14454, img_channel_valid_V_260_reg_14594, img_channel_valid_V_262_reg_14734, img_channel_valid_V_264_reg_14874, img_channel_valid_V_266_reg_15014, img_channel_valid_V_268_reg_15154, img_channel_valid_V_270_reg_15294, img_channel_valid_V_272_reg_15434, img_channel_valid_V_274_reg_15574, img_channel_valid_V_276_reg_15714, img_channel_valid_V_278_reg_15854, img_channel_valid_V_280_reg_15994, img_channel_valid_V_282_reg_16134, img_channel_valid_V_284_reg_16272, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_valid_V_d0 <= corr2_out_V_valid_V_dout;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_284_reg_16272;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_282_reg_16134;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_280_reg_15994;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_278_reg_15854;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_276_reg_15714;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_274_reg_15574;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_272_reg_15434;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_270_reg_15294;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_268_reg_15154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_266_reg_15014;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_264_reg_14874;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_262_reg_14734;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_260_reg_14594;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_258_reg_14454;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_256_reg_14314;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_254_reg_14174;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_252_reg_14034;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_250_reg_13894;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_248_reg_13754;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_246_reg_13614;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_244_reg_13474;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_242_reg_13334;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_240_reg_13194;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_238_reg_13054;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_236_reg_12914;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_234_reg_12774;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_232_reg_12634;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_230_reg_12494;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_228_reg_12354;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_226_reg_12214;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_224_reg_12074;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_222_reg_11934;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_220_reg_11814;
        else 
            img_channel_valid_V_d0 <= "X";
        end if; 
    end process;


    img_channel_valid_V_d1_assign_proc : process(corr2_out_V_valid_V_dout, ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage34, ap_CS_fsm_pp0_stage0, img_channel_valid_V_q0, img_channel_valid_V_q1, img_channel_valid_V_221_reg_11839, img_channel_valid_V_223_reg_11969, img_channel_valid_V_225_reg_12109, img_channel_valid_V_227_reg_12249, img_channel_valid_V_229_reg_12389, img_channel_valid_V_231_reg_12529, img_channel_valid_V_233_reg_12669, img_channel_valid_V_235_reg_12809, img_channel_valid_V_237_reg_12949, img_channel_valid_V_239_reg_13089, img_channel_valid_V_241_reg_13229, img_channel_valid_V_243_reg_13369, img_channel_valid_V_245_reg_13509, img_channel_valid_V_247_reg_13649, img_channel_valid_V_249_reg_13789, img_channel_valid_V_251_reg_13929, img_channel_valid_V_253_reg_14069, img_channel_valid_V_255_reg_14209, img_channel_valid_V_257_reg_14349, img_channel_valid_V_259_reg_14489, img_channel_valid_V_261_reg_14629, img_channel_valid_V_263_reg_14769, img_channel_valid_V_265_reg_14909, img_channel_valid_V_267_reg_15049, img_channel_valid_V_269_reg_15189, img_channel_valid_V_271_reg_15329, img_channel_valid_V_273_reg_15469, img_channel_valid_V_275_reg_15609, img_channel_valid_V_277_reg_15749, img_channel_valid_V_279_reg_15889, img_channel_valid_V_281_reg_16029, img_channel_valid_V_283_reg_16169, img_channel_valid_V_285_reg_16297, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_block_pp0_stage0, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_block_pp0_stage34, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_block_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_block_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_block_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_block_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_block_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_block_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_block_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_block_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_block_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_block_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_block_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_block_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_block_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_block_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_block_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_block_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_block_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_block_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_block_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_block_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_block_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_block_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_block_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_block_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage64, ap_block_pp0_stage65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q0;
        elsif (((icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            img_channel_valid_V_d1 <= corr2_out_V_valid_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_285_reg_16297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage65) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_283_reg_16169;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_281_reg_16029;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_279_reg_15889;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_277_reg_15749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_275_reg_15609;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_273_reg_15469;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage59) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_271_reg_15329;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_269_reg_15189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_267_reg_15049;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_265_reg_14909;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_263_reg_14769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage54) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_261_reg_14629;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_259_reg_14489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_257_reg_14349;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_255_reg_14209;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_253_reg_14069;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_251_reg_13929;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_249_reg_13789;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_247_reg_13649;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_245_reg_13509;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_243_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_241_reg_13229;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_239_reg_13089;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_237_reg_12949;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_235_reg_12809;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_233_reg_12669;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_231_reg_12529;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_229_reg_12389;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_227_reg_12249;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_225_reg_12109;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_223_reg_11969;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_221_reg_11839;
        else 
            img_channel_valid_V_d1 <= "X";
        end if; 
    end process;


    img_channel_valid_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln458_reg_16467, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state77, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln458_reg_16467 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_channel_valid_V_we0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_we1_assign_proc : process(ap_CS_fsm_state78, icmp_ln480_fu_10805_p2, ap_enable_reg_pp0_iter0, icmp_ln444_reg_11595, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34_11001, icmp_ln455_reg_11546, or_ln477_reg_11564, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state77, io_acc_block_signal_op2964, ap_CS_fsm_state79, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage65, ap_CS_fsm_state81, ap_CS_fsm_state83, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage36, ap_CS_fsm_pp0_stage37, ap_CS_fsm_pp0_stage38, ap_CS_fsm_pp0_stage39, ap_CS_fsm_pp0_stage40, ap_CS_fsm_pp0_stage41, ap_CS_fsm_pp0_stage42, ap_CS_fsm_pp0_stage43, ap_CS_fsm_pp0_stage44, ap_CS_fsm_pp0_stage45, ap_CS_fsm_pp0_stage46, ap_CS_fsm_pp0_stage47, ap_CS_fsm_pp0_stage48, ap_CS_fsm_pp0_stage49, ap_CS_fsm_pp0_stage50, ap_CS_fsm_pp0_stage51, ap_CS_fsm_pp0_stage52, ap_CS_fsm_pp0_stage53, ap_CS_fsm_pp0_stage54, ap_CS_fsm_pp0_stage55, ap_CS_fsm_pp0_stage56, ap_CS_fsm_pp0_stage57, ap_CS_fsm_pp0_stage58, ap_CS_fsm_pp0_stage59, ap_CS_fsm_pp0_stage60, ap_CS_fsm_pp0_stage61, ap_CS_fsm_pp0_stage62, ap_CS_fsm_pp0_stage63, ap_CS_fsm_pp0_stage64, ap_block_pp0_stage35_11001, ap_block_pp0_stage36_11001, ap_block_pp0_stage37_11001, ap_block_pp0_stage38_11001, ap_block_pp0_stage39_11001, ap_block_pp0_stage40_11001, ap_block_pp0_stage41_11001, ap_block_pp0_stage42_11001, ap_block_pp0_stage43_11001, ap_block_pp0_stage44_11001, ap_block_pp0_stage45_11001, ap_block_pp0_stage46_11001, ap_block_pp0_stage47_11001, ap_block_pp0_stage48_11001, ap_block_pp0_stage49_11001, ap_block_pp0_stage50_11001, ap_block_pp0_stage51_11001, ap_block_pp0_stage52_11001, ap_block_pp0_stage53_11001, ap_block_pp0_stage54_11001, ap_block_pp0_stage55_11001, ap_block_pp0_stage56_11001, ap_block_pp0_stage57_11001, ap_block_pp0_stage58_11001, ap_block_pp0_stage59_11001, ap_block_pp0_stage60_11001, ap_block_pp0_stage61_11001, ap_block_pp0_stage62_11001, ap_block_pp0_stage63_11001, ap_block_pp0_stage64_11001, ap_block_pp0_stage65_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage64_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage64) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage63_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage63) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage62_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage62) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage61_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage61) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage60_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage60) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage59_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage59) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage58_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage58) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage57_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage57) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage56_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage56) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage55_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage55) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage54_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage54) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage53_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage53) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage52_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage52) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage51_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage51) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage50_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage50) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage49_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage49) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage48_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage48) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage47_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage47) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage46_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage46) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage45_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage45) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage44_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage44) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage43_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage43) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage42_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage42) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage41_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage41) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage40_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage40) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage39_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage38_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage65_11001) and (icmp_ln444_reg_11595 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage65)) or ((or_ln477_reg_11564 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)) or (not(((io_acc_block_signal_op2964 = ap_const_logic_0) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0))) and (icmp_ln480_fu_10805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state78)) or ((icmp_ln455_reg_11546 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77)))) then 
            img_channel_valid_V_we1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    index_input_element_29_fu_10687_p2 <= std_logic_vector(unsigned(index_input_element1_reg_7965) + unsigned(ap_const_lv7_1));
    index_input_element_30_fu_11257_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(select_ln528_fu_11198_p3));
    index_input_element_31_fu_11340_p2 <= std_logic_vector(unsigned(index_input_element2_22_reg_8076) + unsigned(ap_const_lv7_1));
    index_input_element_32_fu_10831_p2 <= std_logic_vector(unsigned(index_input_element2_reg_7976) + unsigned(ap_const_lv7_1));
    index_input_element_33_fu_10900_p2 <= std_logic_vector(unsigned(index_input_element2_19_reg_7987) + unsigned(ap_const_lv7_1));
    index_input_element_34_fu_10997_p2 <= std_logic_vector(unsigned(index_input_element2_20_reg_7998) + unsigned(ap_const_lv7_1));
    index_input_element_fu_11386_p2 <= std_logic_vector(unsigned(index_input_element2_23_reg_8087) + unsigned(ap_const_lv7_1));
    input_line_fu_11186_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(ap_phi_mux_input_line_0_phi_fu_8058_p4));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln431_fu_8183_p2)
    begin
        if (((icmp_ln431_fu_8183_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op2846 <= (corr2_out_V_valid_V_empty_n and corr2_out_V_user_V_empty_n and corr2_out_V_last_V_empty_n and corr2_out_V_keep_V_empty_n and corr2_out_V_id_V_empty_n and corr2_out_V_dest_V_empty_n and corr2_out_V_data_V_empty_n);
    io_acc_block_signal_op2964 <= (corr2_out_V_valid_V_empty_n and corr2_out_V_user_V_empty_n and corr2_out_V_last_V_empty_n and corr2_out_V_keep_V_empty_n and corr2_out_V_id_V_empty_n and corr2_out_V_dest_V_empty_n and corr2_out_V_data_V_empty_n);
    io_acc_block_signal_op3308 <= (corr3_out_V_valid_V_full_n and corr3_out_V_user_V_full_n and corr3_out_V_last_V_full_n and corr3_out_V_keep_V_full_n and corr3_out_V_id_V_full_n and corr3_out_V_dest_V_full_n and corr3_out_V_data_V_full_n);
    j_fu_8295_p2 <= std_logic_vector(unsigned(j_0_reg_7930) + unsigned(ap_const_lv7_1));
    lhs_V_fu_11487_p3 <= (select_ln14_fu_11480_p3 & ap_const_lv4_0);
    or_ln321_1_fu_8421_p2 <= (ap_const_lv13_1 or add_ln321_176_fu_8404_p2);
    or_ln321_2_fu_10621_p2 <= (ap_const_lv13_1 or add_ln321_242_fu_10604_p2);
    or_ln321_fu_9542_p2 <= (ap_const_lv13_1 or add_ln321_110_fu_9525_p2);
    or_ln477_fu_8283_p2 <= (icmp_ln477_fu_8231_p2 or grp_fu_8115_p2);

    out_layer_data_V_address0_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state4, ap_CS_fsm_state94, out_layer_data_V_add_7_reg_16875, ap_CS_fsm_state97, out_layer_data_V_add_8_reg_16909, ap_CS_fsm_state95, zext_ln203_68_fu_8310_p1, zext_ln1265_7_fu_11360_p1, zext_ln162_7_fu_11401_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            out_layer_data_V_address0 <= out_layer_data_V_add_8_reg_16909;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            out_layer_data_V_address0 <= zext_ln162_7_fu_11401_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            out_layer_data_V_address0 <= out_layer_data_V_add_7_reg_16875;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            out_layer_data_V_address0 <= zext_ln1265_7_fu_11360_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_layer_data_V_address0 <= zext_ln203_68_fu_8310_p1(10 - 1 downto 0);
        else 
            out_layer_data_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    out_layer_data_V_ce0_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state4, ap_CS_fsm_state94, ap_CS_fsm_state97, ap_CS_fsm_state95, io_acc_block_signal_op3308)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state95) or (ap_const_logic_1 = ap_CS_fsm_state97) or (ap_const_logic_1 = ap_CS_fsm_state94) or ((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_layer_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_data_V_d0_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state4, ap_CS_fsm_state95, add_ln703_fu_11365_p2, ret_V_fu_11503_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            out_layer_data_V_d0 <= ret_V_fu_11503_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            out_layer_data_V_d0 <= add_ln703_fu_11365_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_layer_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_data_V_we0_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state4, icmp_ln435_fu_8289_p2, ap_CS_fsm_state95, io_acc_block_signal_op3308)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state95) or ((icmp_ln435_fu_8289_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((io_acc_block_signal_op3308 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_layer_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_valid_V_address0 <= zext_ln162_7_fu_11401_p1(10 - 1 downto 0);

    out_layer_valid_V_ce0_assign_proc : process(ap_CS_fsm_state97)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            out_layer_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl44_cast_fu_8384_p3 <= (trunc_ln321_7_fu_8380_p1 & ap_const_lv6_0);
    p_shl48_cast_fu_11129_p3 <= (add_ln203_43_fu_11124_p2 & ap_const_lv4_0);
    p_shl50_cast_fu_11266_p3 <= (trunc_ln203_reg_16847 & ap_const_lv6_0);
    p_shl_cast_fu_9505_p3 <= (trunc_ln321_fu_9501_p1 & ap_const_lv6_0);
    r_V_fu_11474_p2 <= std_logic_vector(unsigned(shl_ln_fu_11466_p3) - unsigned(sext_ln1118_fu_11462_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_fu_11503_p2 <= std_logic_vector(unsigned(zext_ln728_fu_11495_p1) + unsigned(sext_ln1192_fu_11499_p1));
    row_idx_fu_8189_p2 <= std_logic_vector(unsigned(row_idx_0_reg_7907) + unsigned(ap_const_lv7_1));
    select_ln14_fu_11480_p3 <= 
        add_ln203_reg_16920 when (icmp_ln1494_fu_11451_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln528_1_fu_11206_p3 <= 
        input_line_fu_11186_p2 when (icmp_ln525_fu_11192_p2(0) = '1') else 
        ap_phi_mux_input_line_0_phi_fu_8058_p4;
    select_ln528_fu_11198_p3 <= 
        ap_const_lv7_0 when (icmp_ln525_fu_11192_p2(0) = '1') else 
        index_input_element2_21_reg_8065;
    select_ln7_fu_11456_p3 <= 
        aux_sum_V_reg_16914 when (tmp_60_reg_16925(0) = '1') else 
        ap_const_lv12_0;
        sext_ln1118_fu_11462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln7_fu_11456_p3),14));

        sext_ln1192_fu_11499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_11474_p2),16));

    sext_ln1265_fu_11372_p0 <= biases_layer3_V_q0;
        sext_ln1265_fu_11372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1265_fu_11372_p0),12));

        sext_ln203_10_fu_11244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln203_5_fu_11238_p2),8));

        sext_ln203_11_fu_11280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_62_fu_11273_p3),13));

        sext_ln321_21_fu_9492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_9_fu_9486_p2),8));

        sext_ln321_22_fu_9521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_58_fu_9513_p3),13));

        sext_ln321_23_fu_8371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_10_fu_8365_p2),8));

        sext_ln321_24_fu_8400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_59_fu_8392_p3),13));

        sext_ln321_25_fu_11438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln321_245_fu_11432_p2),10));

        sext_ln321_fu_8279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_fu_8273_p2),13));

    sext_ln703_fu_11376_p0 <= biases_layer3_V_q0;
        sext_ln703_fu_11376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_11376_p0),11));

    shl_ln321_10_fu_10598_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_241_fu_10587_p2),to_integer(unsigned('0' & ap_const_lv13_1(13-1 downto 0)))));
    shl_ln321_11_fu_10876_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_254_fu_10871_p2),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));
    shl_ln321_12_fu_10882_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_254_fu_10871_p2),to_integer(unsigned('0' & ap_const_lv13_1(13-1 downto 0)))));
    shl_ln321_fu_10592_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_241_fu_10587_p2),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));
    shl_ln_fu_11466_p3 <= (select_ln7_fu_11456_p3 & ap_const_lv2_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln203_5_fu_11238_p2 <= std_logic_vector(unsigned(zext_ln203_74_fu_11222_p1) - unsigned(zext_ln203_76_fu_11234_p1));
    sub_ln203_fu_11149_p2 <= std_logic_vector(unsigned(p_shl48_cast_fu_11129_p3) - unsigned(zext_ln203_72_fu_11145_p1));
    sub_ln321_10_fu_8365_p2 <= std_logic_vector(unsigned(zext_ln321_234_fu_8350_p1) - unsigned(zext_ln321_235_fu_8361_p1));
    sub_ln321_9_fu_9486_p2 <= std_logic_vector(unsigned(zext_ln321_166_fu_9470_p1) - unsigned(zext_ln321_167_fu_9482_p1));
    sub_ln321_fu_8273_p2 <= std_logic_vector(unsigned(zext_ln321_fu_8257_p1) - unsigned(zext_ln321_165_fu_8269_p1));
    subfilter_element_fu_11114_p2 <= std_logic_vector(unsigned(subfilter_element_0_reg_8031) + unsigned(ap_const_lv4_1));

    subfilter_layer_V_address0_assign_proc : process(grp_CORRELATE_1_fu_8098_filter_V_address0, ap_CS_fsm_state88, ap_CS_fsm_state93, zext_ln521_1_fu_11164_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            subfilter_layer_V_address0 <= zext_ln521_1_fu_11164_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            subfilter_layer_V_address0 <= grp_CORRELATE_1_fu_8098_filter_V_address0;
        else 
            subfilter_layer_V_address0 <= "XXXX";
        end if; 
    end process;


    subfilter_layer_V_ce0_assign_proc : process(grp_CORRELATE_1_fu_8098_filter_V_ce0, ap_CS_fsm_state88, ap_CS_fsm_state93)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            subfilter_layer_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            subfilter_layer_V_ce0 <= grp_CORRELATE_1_fu_8098_filter_V_ce0;
        else 
            subfilter_layer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        subfilter_layer_V_d0 <= std_logic_vector(IEEE.numeric_std.resize(signed(weights_layer3_V_q0),12));


    subfilter_layer_V_we0_assign_proc : process(ap_CS_fsm_state88)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            subfilter_layer_V_we0 <= ap_const_logic_1;
        else 
            subfilter_layer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_100_fu_8343_p3 <= (filter_line_reg_11599 & ap_const_lv4_0);
    tmp_101_fu_8354_p3 <= (filter_line_reg_11599 & ap_const_lv2_0);
    tmp_102_fu_11090_p3 <= (current_input_channe_16_reg_8020 & ap_const_lv3_0);
    tmp_103_fu_11214_p3 <= (select_ln528_1_fu_11206_p3 & ap_const_lv4_0);
    tmp_104_fu_11226_p3 <= (select_ln528_1_fu_11206_p3 & ap_const_lv2_0);
    tmp_105_fu_11290_p3 <= (select_ln528_1_reg_16831 & ap_const_lv6_0);
    tmp_106_fu_10703_p3 <= (current_input_channe_reg_7941 & ap_const_lv6_0);
    tmp_107_fu_10715_p3 <= (current_input_channe_reg_7941 & ap_const_lv1_0);
    tmp_108_fu_10841_p3 <= (current_input_channe_reg_7941 & ap_const_lv6_0);
    tmp_109_fu_10853_p3 <= (current_input_channe_reg_7941 & ap_const_lv1_0);
    tmp_110_fu_10935_p3 <= (current_input_channe_reg_7941 & ap_const_lv6_0);
    tmp_111_fu_10947_p3 <= (current_input_channe_reg_7941 & ap_const_lv1_0);
    tmp_58_fu_9513_p3 <= (add_ln321_fu_9496_p2 & ap_const_lv1_0);
    tmp_59_fu_8392_p3 <= (add_ln321_175_fu_8375_p2 & ap_const_lv1_0);
    tmp_61_fu_11137_p3 <= (add_ln203_43_fu_11124_p2 & ap_const_lv2_0);
    tmp_62_fu_11273_p3 <= (add_ln203_45_reg_16842 & ap_const_lv1_0);
    tmp_94_fu_8249_p3 <= (row_idx_0_reg_7907 & ap_const_lv4_0);
    tmp_95_fu_8261_p3 <= (row_idx_0_reg_7907 & ap_const_lv2_0);
    tmp_96_fu_8207_p3 <= (i_0_reg_7919 & ap_const_lv6_0);
    tmp_97_fu_11062_p3 <= (current_filter_0_reg_8009 & ap_const_lv6_0);
    tmp_98_fu_9462_p3 <= (filter_line_0_reg_7953 & ap_const_lv4_0);
    tmp_99_fu_9474_p3 <= (filter_line_0_reg_7953 & ap_const_lv2_0);
    trunc_ln203_fu_11253_p1 <= add_ln203_45_fu_11248_p2(7 - 1 downto 0);
    trunc_ln321_7_fu_8380_p1 <= add_ln321_175_fu_8375_p2(7 - 1 downto 0);
    trunc_ln321_fu_9501_p1 <= add_ln321_fu_9496_p2(7 - 1 downto 0);
    trunc_ln703_fu_11407_p1 <= out_layer_data_V_q0(11 - 1 downto 0);
    weights_layer3_V_address0 <= zext_ln203_73_fu_11160_p1(11 - 1 downto 0);

    weights_layer3_V_ce0_assign_proc : process(ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            weights_layer3_V_ce0 <= ap_const_logic_1;
        else 
            weights_layer3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1265_7_fu_11360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1265_fu_11355_p2),64));
    zext_ln1265_fu_11351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_22_reg_8076),11));
    zext_ln162_6_fu_11392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_23_reg_8087),11));
    zext_ln162_7_fu_11401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln162_fu_11396_p2),64));
    zext_ln162_fu_11058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_filter_0_reg_8009),12));
    zext_ln203_68_fu_8310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_41_fu_8305_p2),64));
    zext_ln203_69_fu_11086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_16_reg_8020),8));
    zext_ln203_70_fu_11098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_102_fu_11090_p3),8));
    zext_ln203_71_fu_11120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(subfilter_element_0_reg_8031),8));
    zext_ln203_72_fu_11145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_11137_p3),12));
    zext_ln203_73_fu_11160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_44_reg_16806),64));
    zext_ln203_74_fu_11222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_103_fu_11214_p3),7));
    zext_ln203_75_fu_11263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_104_reg_16837),9));
    zext_ln203_76_fu_11234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_104_fu_11226_p3),7));
    zext_ln203_77_fu_11297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_105_fu_11290_p3),9));
    zext_ln203_78_fu_11307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln528_reg_16825),9));
    zext_ln203_79_fu_11310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln528_reg_16825),13));
    zext_ln203_80_fu_11319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_48_fu_11313_p2),64));
    zext_ln203_81_fu_11330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_49_reg_16862),64));
    zext_ln203_fu_8301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_7930),11));
    zext_ln321_165_fu_8269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_95_fu_8261_p3),12));
    zext_ln321_166_fu_9470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_fu_9462_p3),7));
    zext_ln321_167_fu_9482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_99_fu_9474_p3),7));
    zext_ln321_168_fu_9531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_110_fu_9525_p2),64));
    zext_ln321_169_fu_9548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln321_fu_9542_p2),64));
    zext_ln321_170_fu_9564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_111_fu_9559_p2),64));
    zext_ln321_171_fu_9580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_112_fu_9575_p2),64));
    zext_ln321_172_fu_9596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_113_fu_9591_p2),64));
    zext_ln321_173_fu_9612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_114_fu_9607_p2),64));
    zext_ln321_174_fu_9628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_115_fu_9623_p2),64));
    zext_ln321_175_fu_9644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_116_fu_9639_p2),64));
    zext_ln321_176_fu_9660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_117_fu_9655_p2),64));
    zext_ln321_177_fu_9676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_118_fu_9671_p2),64));
    zext_ln321_178_fu_9692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_119_fu_9687_p2),64));
    zext_ln321_179_fu_9708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_120_fu_9703_p2),64));
    zext_ln321_180_fu_9724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_121_fu_9719_p2),64));
    zext_ln321_181_fu_9740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_122_fu_9735_p2),64));
    zext_ln321_182_fu_9756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_123_fu_9751_p2),64));
    zext_ln321_183_fu_9772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_124_fu_9767_p2),64));
    zext_ln321_184_fu_9788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_125_fu_9783_p2),64));
    zext_ln321_185_fu_9804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_126_fu_9799_p2),64));
    zext_ln321_186_fu_9820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_127_fu_9815_p2),64));
    zext_ln321_187_fu_9836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_128_fu_9831_p2),64));
    zext_ln321_188_fu_9852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_129_fu_9847_p2),64));
    zext_ln321_189_fu_9868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_130_fu_9863_p2),64));
    zext_ln321_190_fu_9884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_131_fu_9879_p2),64));
    zext_ln321_191_fu_9900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_132_fu_9895_p2),64));
    zext_ln321_192_fu_9916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_133_fu_9911_p2),64));
    zext_ln321_193_fu_9932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_134_fu_9927_p2),64));
    zext_ln321_194_fu_9948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_135_fu_9943_p2),64));
    zext_ln321_195_fu_9964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_136_fu_9959_p2),64));
    zext_ln321_196_fu_9980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_137_fu_9975_p2),64));
    zext_ln321_197_fu_9996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_138_fu_9991_p2),64));
    zext_ln321_198_fu_10012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_139_fu_10007_p2),64));
    zext_ln321_199_fu_10028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_140_fu_10023_p2),64));
    zext_ln321_200_fu_10044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_141_fu_10039_p2),64));
    zext_ln321_201_fu_10060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_142_fu_10055_p2),64));
    zext_ln321_202_fu_10076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_143_fu_10071_p2),64));
    zext_ln321_203_fu_10092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_144_fu_10087_p2),64));
    zext_ln321_204_fu_10108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_145_fu_10103_p2),64));
    zext_ln321_205_fu_10124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_146_fu_10119_p2),64));
    zext_ln321_206_fu_10140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_147_fu_10135_p2),64));
    zext_ln321_207_fu_10156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_148_fu_10151_p2),64));
    zext_ln321_208_fu_10172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_149_fu_10167_p2),64));
    zext_ln321_209_fu_10188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_150_fu_10183_p2),64));
    zext_ln321_210_fu_10204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_151_fu_10199_p2),64));
    zext_ln321_211_fu_10220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_152_fu_10215_p2),64));
    zext_ln321_212_fu_10236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_153_fu_10231_p2),64));
    zext_ln321_213_fu_10252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_154_fu_10247_p2),64));
    zext_ln321_214_fu_10268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_155_fu_10263_p2),64));
    zext_ln321_215_fu_10284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_156_fu_10279_p2),64));
    zext_ln321_216_fu_10300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_157_fu_10295_p2),64));
    zext_ln321_217_fu_10316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_158_fu_10311_p2),64));
    zext_ln321_218_fu_10332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_159_fu_10327_p2),64));
    zext_ln321_219_fu_10348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_160_fu_10343_p2),64));
    zext_ln321_220_fu_10364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_161_fu_10359_p2),64));
    zext_ln321_221_fu_10380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_162_fu_10375_p2),64));
    zext_ln321_222_fu_10396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_163_fu_10391_p2),64));
    zext_ln321_223_fu_10412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_164_fu_10407_p2),64));
    zext_ln321_224_fu_10428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_165_fu_10423_p2),64));
    zext_ln321_225_fu_10444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_166_fu_10439_p2),64));
    zext_ln321_226_fu_10460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_167_fu_10455_p2),64));
    zext_ln321_227_fu_10476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_168_fu_10471_p2),64));
    zext_ln321_228_fu_10492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_169_fu_10487_p2),64));
    zext_ln321_229_fu_10508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_170_fu_10503_p2),64));
    zext_ln321_230_fu_10524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_171_fu_10519_p2),64));
    zext_ln321_231_fu_10540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_172_fu_10535_p2),64));
    zext_ln321_232_fu_10556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_173_fu_10551_p2),64));
    zext_ln321_233_fu_10572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_174_fu_10567_p2),64));
    zext_ln321_234_fu_8350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_100_fu_8343_p3),7));
    zext_ln321_235_fu_8361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_101_fu_8354_p3),7));
    zext_ln321_236_fu_8410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_176_fu_8404_p2),64));
    zext_ln321_237_fu_8427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln321_1_fu_8421_p2),64));
    zext_ln321_238_fu_8443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_177_fu_8438_p2),64));
    zext_ln321_239_fu_8459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_178_fu_8454_p2),64));
    zext_ln321_240_fu_8475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_179_fu_8470_p2),64));
    zext_ln321_241_fu_8491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_180_fu_8486_p2),64));
    zext_ln321_242_fu_8507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_181_fu_8502_p2),64));
    zext_ln321_243_fu_8523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_182_fu_8518_p2),64));
    zext_ln321_244_fu_8539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_183_fu_8534_p2),64));
    zext_ln321_245_fu_8555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_184_fu_8550_p2),64));
    zext_ln321_246_fu_8571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_185_fu_8566_p2),64));
    zext_ln321_247_fu_8587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_186_fu_8582_p2),64));
    zext_ln321_248_fu_8603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_187_fu_8598_p2),64));
    zext_ln321_249_fu_8619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_188_fu_8614_p2),64));
    zext_ln321_250_fu_8635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_189_fu_8630_p2),64));
    zext_ln321_251_fu_8651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_190_fu_8646_p2),64));
    zext_ln321_252_fu_8667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_191_fu_8662_p2),64));
    zext_ln321_253_fu_8683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_192_fu_8678_p2),64));
    zext_ln321_254_fu_8699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_193_fu_8694_p2),64));
    zext_ln321_255_fu_8715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_194_fu_8710_p2),64));
    zext_ln321_256_fu_8731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_195_fu_8726_p2),64));
    zext_ln321_257_fu_8747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_196_fu_8742_p2),64));
    zext_ln321_258_fu_8763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_197_fu_8758_p2),64));
    zext_ln321_259_fu_8779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_198_fu_8774_p2),64));
    zext_ln321_260_fu_8795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_199_fu_8790_p2),64));
    zext_ln321_261_fu_8811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_200_fu_8806_p2),64));
    zext_ln321_262_fu_8827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_201_fu_8822_p2),64));
    zext_ln321_263_fu_8843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_202_fu_8838_p2),64));
    zext_ln321_264_fu_8859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_203_fu_8854_p2),64));
    zext_ln321_265_fu_8875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_204_fu_8870_p2),64));
    zext_ln321_266_fu_8891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_205_fu_8886_p2),64));
    zext_ln321_267_fu_8907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_206_fu_8902_p2),64));
    zext_ln321_268_fu_8923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_207_fu_8918_p2),64));
    zext_ln321_269_fu_8939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_208_fu_8934_p2),64));
    zext_ln321_270_fu_8955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_209_fu_8950_p2),64));
    zext_ln321_271_fu_8971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_210_fu_8966_p2),64));
    zext_ln321_272_fu_8987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_211_fu_8982_p2),64));
    zext_ln321_273_fu_9003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_212_fu_8998_p2),64));
    zext_ln321_274_fu_9019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_213_fu_9014_p2),64));
    zext_ln321_275_fu_9035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_214_fu_9030_p2),64));
    zext_ln321_276_fu_9051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_215_fu_9046_p2),64));
    zext_ln321_277_fu_9067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_216_fu_9062_p2),64));
    zext_ln321_278_fu_9083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_217_fu_9078_p2),64));
    zext_ln321_279_fu_9099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_218_fu_9094_p2),64));
    zext_ln321_280_fu_9115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_219_fu_9110_p2),64));
    zext_ln321_281_fu_9131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_220_fu_9126_p2),64));
    zext_ln321_282_fu_9147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_221_fu_9142_p2),64));
    zext_ln321_283_fu_9163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_222_fu_9158_p2),64));
    zext_ln321_284_fu_9179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_223_fu_9174_p2),64));
    zext_ln321_285_fu_9195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_224_fu_9190_p2),64));
    zext_ln321_286_fu_9211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_225_fu_9206_p2),64));
    zext_ln321_287_fu_9227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_226_fu_9222_p2),64));
    zext_ln321_288_fu_9243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_227_fu_9238_p2),64));
    zext_ln321_289_fu_9259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_228_fu_9254_p2),64));
    zext_ln321_290_fu_9275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_229_fu_9270_p2),64));
    zext_ln321_291_fu_9291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_230_fu_9286_p2),64));
    zext_ln321_292_fu_9307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_231_fu_9302_p2),64));
    zext_ln321_293_fu_9323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_232_fu_9318_p2),64));
    zext_ln321_294_fu_9339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_233_fu_9334_p2),64));
    zext_ln321_295_fu_9355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_234_fu_9350_p2),64));
    zext_ln321_296_fu_9371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_235_fu_9366_p2),64));
    zext_ln321_297_fu_9387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_236_fu_9382_p2),64));
    zext_ln321_298_fu_9403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_237_fu_9398_p2),64));
    zext_ln321_299_fu_9419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_238_fu_9414_p2),64));
    zext_ln321_300_fu_9435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_239_fu_9430_p2),64));
    zext_ln321_301_fu_9451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_240_fu_9446_p2),64));
    zext_ln321_302_fu_10583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_7941),13));
    zext_ln321_303_fu_10610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_242_fu_10604_p2),64));
    zext_ln321_304_fu_10627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln321_2_fu_10621_p2),64));
    zext_ln321_305_fu_10644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_243_fu_10638_p2),64));
    zext_ln321_306_fu_10661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_244_fu_10655_p2),64));
    zext_ln321_307_fu_11429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element_reg_16898),9));
    zext_ln321_308_fu_11442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln321_25_fu_11438_p1),64));
    zext_ln321_309_fu_10678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element1_reg_7965),13));
    zext_ln321_310_fu_10693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_246_reg_16471),64));
    zext_ln321_311_fu_10711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_106_fu_10703_p3),11));
    zext_ln321_312_fu_10723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_107_fu_10715_p3),11));
    zext_ln321_313_fu_10733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_247_fu_10727_p2),12));
    zext_ln321_314_fu_10743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_248_fu_10737_p2),64));
    zext_ln321_315_fu_10760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_249_fu_10754_p2),64));
    zext_ln321_316_fu_10777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_250_fu_10771_p2),64));
    zext_ln321_317_fu_10794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_251_fu_10788_p2),64));
    zext_ln321_318_fu_10811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_reg_7976),12));
    zext_ln321_319_fu_10820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_252_fu_10815_p2),64));
    zext_ln321_320_fu_10837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_7941),13));
    zext_ln321_321_fu_10849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_108_fu_10841_p3),11));
    zext_ln321_322_fu_10861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_109_fu_10853_p3),11));
    zext_ln321_323_fu_10906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_19_reg_7987),13));
    zext_ln321_324_fu_10910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_19_reg_7987),11));
    zext_ln321_325_fu_10919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_256_fu_10914_p2),64));
    zext_ln321_326_fu_10981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_257_reg_16657),64));
    zext_ln321_327_fu_10943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_fu_10935_p3),11));
    zext_ln321_328_fu_10955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_111_fu_10947_p3),11));
    zext_ln321_329_fu_10965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_258_fu_10959_p2),12));
    zext_ln321_330_fu_11003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_20_reg_7998),12));
    zext_ln321_331_fu_11007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_20_reg_7998),11));
    zext_ln321_332_fu_11016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_261_fu_11011_p2),64));
    zext_ln321_333_fu_11032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_262_reg_16715),64));
    zext_ln321_fu_8257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_94_fu_8249_p3),12));
    zext_ln435_fu_8215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_96_fu_8207_p3),11));
    zext_ln444_fu_8327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_7941),8));
    zext_ln517_fu_11070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_97_fu_11062_p3),11));
    zext_ln521_1_fu_11164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(subfilter_element_0_reg_8031),64));
    zext_ln521_fu_11054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_filter_0_reg_8009),64));
    zext_ln534_fu_11346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_22_reg_8076),64));
    zext_ln728_fu_11495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_11487_p3),16));
end behav;
