{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:buffer": 567,
	"finish__design__instance__area__class:buffer": 41190.1,
	"finish__design__instance__count__class:clock_buffer": 56,
	"finish__design__instance__area__class:clock_buffer": 8343.01,
	"finish__design__instance__count__class:timing_repair_buffer": 275,
	"finish__design__instance__area__class:timing_repair_buffer": 12187.1,
	"finish__design__instance__count__class:inverter": 296,
	"finish__design__instance__area__class:inverter": 5689.96,
	"finish__design__instance__count__class:clock_inverter": 21,
	"finish__design__instance__area__class:clock_inverter": 976.55,
	"finish__design__instance__count__class:sequential_cell": 1056,
	"finish__design__instance__area__class:sequential_cell": 89774.9,
	"finish__design__instance__count__class:multi_input_combinational_cell": 4328,
	"finish__design__instance__area__class:multi_input_combinational_cell": 215013,
	"finish__design__instance__count": 6602,
	"finish__design__instance__area": 373192,
	"finish__timing__setup__tns": -0.217154,
	"finish__timing__setup__ws": -0.0561764,
	"finish__clock__skew__setup": 0.125444,
	"finish__clock__skew__hold": 0.125444,
	"finish__timing__drv__max_slew_limit": 0.476514,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.916567,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 7,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.267176,
	"finish__power__switching__total": 0.127937,
	"finish__power__leakage__total": 3.07832e-06,
	"finish__power__total": 0.395116,
	"finish__design__io": 165,
	"finish__design__die__area": 691002,
	"finish__design__core__area": 680876,
	"finish__design__instance__count": 7588,
	"finish__design__instance__area": 378758,
	"finish__design__instance__count__stdcell": 7588,
	"finish__design__instance__area__stdcell": 378758,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.55628,
	"finish__design__instance__utilization__stdcell": 0.55628,
	"finish__design__rows": 163,
	"finish__design__rows:GF018hv5v_green_sc9": 163,
	"finish__design__sites": 241240,
	"finish__design__sites:GF018hv5v_green_sc9": 241240,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}