# Full_Adder
Full_Adder verilog code with testbench
