[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/SequenceInst/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/SequenceInst/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<509> s<508> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<42> s<3> l<1:1> el<1:7>
n<m> u<3> t<StringConst> p<42> s<41> l<1:8> el<1:9>
n<> u<4> t<IntVec_TypeLogic> p<5> l<1:10> el<1:15>
n<> u<5> t<Data_type> p<6> c<4> l<1:10> el<1:15>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1:10> el<1:15>
n<> u<7> t<Net_port_type> p<8> c<6> l<1:10> el<1:15>
n<> u<8> t<Net_port_header> p<10> c<7> s<9> l<1:10> el<1:15>
n<a> u<9> t<StringConst> p<10> l<1:16> el<1:17>
n<> u<10> t<Ansi_port_declaration> p<41> c<8> s<15> l<1:10> el<1:17>
n<> u<11> t<Data_type_or_implicit> p<12> l<1:19> el<1:19>
n<> u<12> t<Net_port_type> p<13> c<11> l<1:19> el<1:19>
n<> u<13> t<Net_port_header> p<15> c<12> s<14> l<1:19> el<1:19>
n<b> u<14> t<StringConst> p<15> l<1:19> el<1:20>
n<> u<15> t<Ansi_port_declaration> p<41> c<13> s<20> l<1:19> el<1:20>
n<> u<16> t<Data_type_or_implicit> p<17> l<1:22> el<1:22>
n<> u<17> t<Net_port_type> p<18> c<16> l<1:22> el<1:22>
n<> u<18> t<Net_port_header> p<20> c<17> s<19> l<1:22> el<1:22>
n<c> u<19> t<StringConst> p<20> l<1:22> el<1:23>
n<> u<20> t<Ansi_port_declaration> p<41> c<18> s<25> l<1:22> el<1:23>
n<> u<21> t<Data_type_or_implicit> p<22> l<1:25> el<1:25>
n<> u<22> t<Net_port_type> p<23> c<21> l<1:25> el<1:25>
n<> u<23> t<Net_port_header> p<25> c<22> s<24> l<1:25> el<1:25>
n<d> u<24> t<StringConst> p<25> l<1:25> el<1:26>
n<> u<25> t<Ansi_port_declaration> p<41> c<23> s<30> l<1:25> el<1:26>
n<> u<26> t<Data_type_or_implicit> p<27> l<1:28> el<1:28>
n<> u<27> t<Net_port_type> p<28> c<26> l<1:28> el<1:28>
n<> u<28> t<Net_port_header> p<30> c<27> s<29> l<1:28> el<1:28>
n<rst1> u<29> t<StringConst> p<30> l<1:28> el<1:32>
n<> u<30> t<Ansi_port_declaration> p<41> c<28> s<35> l<1:28> el<1:32>
n<> u<31> t<Data_type_or_implicit> p<32> l<1:34> el<1:34>
n<> u<32> t<Net_port_type> p<33> c<31> l<1:34> el<1:34>
n<> u<33> t<Net_port_header> p<35> c<32> s<34> l<1:34> el<1:34>
n<clk1> u<34> t<StringConst> p<35> l<1:34> el<1:38>
n<> u<35> t<Ansi_port_declaration> p<41> c<33> s<40> l<1:34> el<1:38>
n<> u<36> t<Data_type_or_implicit> p<37> l<1:40> el<1:40>
n<> u<37> t<Net_port_type> p<38> c<36> l<1:40> el<1:40>
n<> u<38> t<Net_port_header> p<40> c<37> s<39> l<1:40> el<1:40>
n<clk2> u<39> t<StringConst> p<40> l<1:40> el<1:44>
n<> u<40> t<Ansi_port_declaration> p<41> c<38> l<1:40> el<1:44>
n<> u<41> t<List_of_port_declarations> p<42> c<10> l<1:9> el<1:45>
n<> u<42> t<Module_ansi_header> p<506> c<2> s<54> l<1:1> el<1:46>
n<> u<43> t<IntVec_TypeLogic> p<44> l<3:3> el<3:8>
n<> u<44> t<Data_type> p<48> c<43> s<47> l<3:3> el<3:8>
n<rst> u<45> t<StringConst> p<46> l<3:9> el<3:12>
n<> u<46> t<Variable_decl_assignment> p<47> c<45> l<3:9> el<3:12>
n<> u<47> t<List_of_variable_decl_assignments> p<48> c<46> l<3:9> el<3:12>
n<> u<48> t<Variable_declaration> p<49> c<44> l<3:3> el<3:13>
n<> u<49> t<Data_declaration> p<50> c<48> l<3:3> el<3:13>
n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<3:3> el<3:13>
n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<3:3> el<3:13>
n<> u<52> t<Module_common_item> p<53> c<51> l<3:3> el<3:13>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<3:3> el<3:13>
n<> u<54> t<Non_port_module_item> p<506> c<53> s<68> l<3:3> el<3:13>
n<> u<55> t<Edge_Negedge> p<60> s<59> l<4:22> el<4:29>
n<clk1> u<56> t<StringConst> p<57> l<4:30> el<4:34>
n<> u<57> t<Primary_literal> p<58> c<56> l<4:30> el<4:34>
n<> u<58> t<Primary> p<59> c<57> l<4:30> el<4:34>
n<> u<59> t<Expression> p<60> c<58> l<4:30> el<4:34>
n<> u<60> t<Event_expression> p<61> c<55> l<4:22> el<4:34>
n<> u<61> t<Clocking_event> p<64> c<60> s<63> l<4:20> el<4:35>
n<> u<62> t<DEFAULT> p<64> s<61> l<4:3> el<4:10>
n<> u<63> t<ENDCLOCKING> p<64> l<4:37> el<4:48>
n<> u<64> t<Clocking_declaration> p<65> c<62> l<4:3> el<4:48>
n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<4:3> el<4:48>
n<> u<66> t<Module_common_item> p<67> c<65> l<4:3> el<4:48>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<4:3> el<4:48>
n<> u<68> t<Non_port_module_item> p<506> c<67> s<77> l<4:3> el<4:48>
n<rst1> u<69> t<StringConst> p<70> l<5:23> el<5:27>
n<> u<70> t<Primary_literal> p<71> c<69> l<5:23> el<5:27>
n<> u<71> t<Primary> p<72> c<70> l<5:23> el<5:27>
n<> u<72> t<Expression> p<73> c<71> l<5:23> el<5:27>
n<> u<73> t<Expression_or_dist> p<74> c<72> l<5:23> el<5:27>
n<> u<74> t<Module_or_generate_item_declaration> p<75> c<73> l<5:3> el<5:28>
n<> u<75> t<Module_common_item> p<76> c<74> l<5:3> el<5:28>
n<> u<76> t<Module_or_generate_item> p<77> c<75> l<5:3> el<5:28>
n<> u<77> t<Non_port_module_item> p<506> c<76> s<174> l<5:3> el<5:28>
n<p_triggers> u<78> t<StringConst> p<168> s<126> l<7:12> el<7:22>
n<> u<79> t<Data_type_or_implicit> p<80> l<7:23> el<7:23>
n<> u<80> t<SeqFormatType_Data> p<81> c<79> l<7:23> el<7:23>
n<> u<81> t<Property_formal_type> p<83> c<80> s<82> l<7:23> el<7:23>
n<start_event> u<82> t<StringConst> p<83> l<7:23> el<7:34>
n<> u<83> t<Property_port_item> p<126> c<81> s<88> l<7:23> el<7:34>
n<> u<84> t<Data_type_or_implicit> p<85> l<7:36> el<7:36>
n<> u<85> t<SeqFormatType_Data> p<86> c<84> l<7:36> el<7:36>
n<> u<86> t<Property_formal_type> p<88> c<85> s<87> l<7:36> el<7:36>
n<end_event> u<87> t<StringConst> p<88> l<7:36> el<7:45>
n<> u<88> t<Property_port_item> p<126> c<86> s<93> l<7:36> el<7:45>
n<> u<89> t<Data_type_or_implicit> p<90> l<7:47> el<7:47>
n<> u<90> t<SeqFormatType_Data> p<91> c<89> l<7:47> el<7:47>
n<> u<91> t<Property_formal_type> p<93> c<90> s<92> l<7:47> el<7:47>
n<form> u<92> t<StringConst> p<93> l<7:47> el<7:51>
n<> u<93> t<Property_port_item> p<126> c<91> s<109> l<7:47> el<7:51>
n<> u<94> t<Data_type_or_implicit> p<95> l<7:53> el<7:53>
n<> u<95> t<SeqFormatType_Data> p<96> c<94> l<7:53> el<7:53>
n<> u<96> t<Property_formal_type> p<109> c<95> s<97> l<7:53> el<7:53>
n<clk> u<97> t<StringConst> p<109> s<108> l<7:53> el<7:56>
n<> u<98> t<Dollar_keyword> p<102> s<99> l<7:59> el<7:60>
n<inferred_clock> u<99> t<StringConst> p<102> s<101> l<7:60> el<7:74>
n<> u<100> t<Bit_select> p<101> l<7:74> el<7:74>
n<> u<101> t<Select> p<102> c<100> l<7:74> el<7:74>
n<> u<102> t<Complex_func_call> p<103> c<98> l<7:59> el<7:74>
n<> u<103> t<Primary> p<104> c<102> l<7:59> el<7:74>
n<> u<104> t<Expression> p<105> c<103> l<7:59> el<7:74>
n<> u<105> t<Expression_or_dist> p<106> c<104> l<7:59> el<7:74>
n<> u<106> t<Sequence_expr> p<107> c<105> l<7:59> el<7:74>
n<> u<107> t<Property_expr> p<108> c<106> l<7:59> el<7:74>
n<> u<108> t<Property_actual_arg> p<109> c<107> l<7:59> el<7:74>
n<> u<109> t<Property_port_item> p<126> c<96> s<125> l<7:53> el<7:74>
n<> u<110> t<Data_type_or_implicit> p<111> l<8:23> el<7:98>
n<> u<111> t<SeqFormatType_Data> p<112> c<110> l<8:23> el<7:98>
n<> u<112> t<Property_formal_type> p<125> c<111> s<113> l<8:23> el<7:98>
n<rst> u<113> t<StringConst> p<125> s<124> l<8:23> el<8:26>
n<> u<114> t<Dollar_keyword> p<118> s<115> l<8:29> el<8:30>
n<inferred_disable> u<115> t<StringConst> p<118> s<117> l<8:30> el<8:46>
n<> u<116> t<Bit_select> p<117> l<8:46> el<8:46>
n<> u<117> t<Select> p<118> c<116> l<8:46> el<8:46>
n<> u<118> t<Complex_func_call> p<119> c<114> l<8:29> el<8:46>
n<> u<119> t<Primary> p<120> c<118> l<8:29> el<8:46>
n<> u<120> t<Expression> p<121> c<119> l<8:29> el<8:46>
n<> u<121> t<Expression_or_dist> p<122> c<120> l<8:29> el<8:46>
n<> u<122> t<Sequence_expr> p<123> c<121> l<8:29> el<8:46>
n<> u<123> t<Property_expr> p<124> c<122> l<8:29> el<8:46>
n<> u<124> t<Property_actual_arg> p<125> c<123> l<8:29> el<8:46>
n<> u<125> t<Property_port_item> p<126> c<112> l<8:23> el<8:46>
n<> u<126> t<Property_port_list> p<168> c<83> s<166> l<7:23> el<8:46>
n<clk> u<127> t<StringConst> p<128> l<9:6> el<9:9>
n<> u<128> t<Clocking_event> p<166> c<127> s<133> l<9:5> el<9:9>
n<rst> u<129> t<StringConst> p<130> l<9:23> el<9:26>
n<> u<130> t<Primary_literal> p<131> c<129> l<9:23> el<9:26>
n<> u<131> t<Primary> p<132> c<130> l<9:23> el<9:26>
n<> u<132> t<Expression> p<133> c<131> l<9:23> el<9:26>
n<> u<133> t<Expression_or_dist> p<166> c<132> s<165> l<9:23> el<9:26>
n<start_event> u<134> t<StringConst> p<135> l<9:29> el<9:40>
n<> u<135> t<Primary_literal> p<136> c<134> l<9:29> el<9:40>
n<> u<136> t<Primary> p<137> c<135> l<9:29> el<9:40>
n<> u<137> t<Expression> p<138> c<136> l<9:29> el<9:40>
n<> u<138> t<Expression_or_dist> p<139> c<137> l<9:29> el<9:40>
n<> u<139> t<Sequence_expr> p<155> c<138> s<141> l<9:29> el<9:40>
n<##0> u<140> t<Pound_Pound_delay> p<141> l<9:41> el<9:44>
n<> u<141> t<Cycle_delay_range> p<155> c<140> s<154> l<9:41> el<9:44>
n<end_event> u<142> t<StringConst> p<143> l<9:45> el<9:54>
n<> u<143> t<Primary_literal> p<144> c<142> l<9:45> el<9:54>
n<> u<144> t<Primary> p<145> c<143> l<9:45> el<9:54>
n<> u<145> t<Expression> p<146> c<144> l<9:45> el<9:54>
n<> u<146> t<Expression_or_dist> p<154> c<145> s<153> l<9:45> el<9:54>
n<1> u<147> t<IntConst> p<148> l<9:57> el<9:58>
n<> u<148> t<Primary_literal> p<149> c<147> l<9:57> el<9:58>
n<> u<149> t<Constant_primary> p<150> c<148> l<9:57> el<9:58>
n<> u<150> t<Constant_expression> p<151> c<149> l<9:57> el<9:58>
n<> u<151> t<Const_or_range_expression> p<152> c<150> l<9:57> el<9:58>
n<> u<152> t<Goto_repetition> p<153> c<151> l<9:54> el<9:59>
n<> u<153> t<Boolean_abbrev> p<154> c<152> l<9:54> el<9:59>
n<> u<154> t<Sequence_expr> p<155> c<146> l<9:45> el<9:59>
n<> u<155> t<Sequence_expr> p<156> c<139> l<9:29> el<9:59>
n<> u<156> t<Sequence_expr> p<165> c<155> s<164> l<9:28> el<9:60>
n<form> u<157> t<StringConst> p<158> l<9:65> el<9:69>
n<> u<158> t<Primary_literal> p<159> c<157> l<9:65> el<9:69>
n<> u<159> t<Primary> p<160> c<158> l<9:65> el<9:69>
n<> u<160> t<Expression> p<161> c<159> l<9:65> el<9:69>
n<> u<161> t<Expression_or_dist> p<162> c<160> l<9:65> el<9:69>
n<> u<162> t<Sequence_expr> p<163> c<161> l<9:65> el<9:69>
n<> u<163> t<Property_expr> p<165> c<162> l<9:65> el<9:69>
n<> u<164> t<NON_OVERLAP_IMPLY> p<165> s<163> l<9:61> el<9:64>
n<> u<165> t<Property_expr> p<166> c<156> l<9:28> el<9:69>
n<> u<166> t<Property_spec> p<168> c<128> s<167> l<9:5> el<9:69>
n<> u<167> t<ENDPROPERTY> p<168> l<10:3> el<10:14>
n<> u<168> t<Property_declaration> p<169> c<78> l<7:3> el<10:14>
n<> u<169> t<Assertion_item_declaration> p<170> c<168> l<7:3> el<10:14>
n<> u<170> t<Package_or_generate_item_declaration> p<171> c<169> l<7:3> el<10:14>
n<> u<171> t<Module_or_generate_item_declaration> p<172> c<170> l<7:3> el<10:14>
n<> u<172> t<Module_common_item> p<173> c<171> l<7:3> el<10:14>
n<> u<173> t<Module_or_generate_item> p<174> c<172> l<7:3> el<10:14>
n<> u<174> t<Non_port_module_item> p<506> c<173> s<272> l<7:3> el<10:14>
n<p_multiclock> u<175> t<StringConst> p<266> s<222> l<12:12> el<12:24>
n<> u<176> t<Data_type_or_implicit> p<177> l<12:25> el<12:25>
n<> u<177> t<SeqFormatType_Data> p<178> c<176> l<12:25> el<12:25>
n<> u<178> t<Property_formal_type> p<180> c<177> s<179> l<12:25> el<12:25>
n<clkw> u<179> t<StringConst> p<180> l<12:25> el<12:29>
n<> u<180> t<Property_port_item> p<222> c<178> s<196> l<12:25> el<12:29>
n<> u<181> t<Data_type_or_implicit> p<182> l<12:31> el<12:31>
n<> u<182> t<SeqFormatType_Data> p<183> c<181> l<12:31> el<12:31>
n<> u<183> t<Property_formal_type> p<196> c<182> s<184> l<12:31> el<12:31>
n<clkx> u<184> t<StringConst> p<196> s<195> l<12:31> el<12:35>
n<> u<185> t<Dollar_keyword> p<189> s<186> l<12:38> el<12:39>
n<inferred_clock> u<186> t<StringConst> p<189> s<188> l<12:39> el<12:53>
n<> u<187> t<Bit_select> p<188> l<12:53> el<12:53>
n<> u<188> t<Select> p<189> c<187> l<12:53> el<12:53>
n<> u<189> t<Complex_func_call> p<190> c<185> l<12:38> el<12:53>
n<> u<190> t<Primary> p<191> c<189> l<12:38> el<12:53>
n<> u<191> t<Expression> p<192> c<190> l<12:38> el<12:53>
n<> u<192> t<Expression_or_dist> p<193> c<191> l<12:38> el<12:53>
n<> u<193> t<Sequence_expr> p<194> c<192> l<12:38> el<12:53>
n<> u<194> t<Property_expr> p<195> c<193> l<12:38> el<12:53>
n<> u<195> t<Property_actual_arg> p<196> c<194> l<12:38> el<12:53>
n<> u<196> t<Property_port_item> p<222> c<183> s<201> l<12:31> el<12:53>
n<> u<197> t<Data_type_or_implicit> p<198> l<12:55> el<12:55>
n<> u<198> t<SeqFormatType_Data> p<199> c<197> l<12:55> el<12:55>
n<> u<199> t<Property_formal_type> p<201> c<198> s<200> l<12:55> el<12:55>
n<clky> u<200> t<StringConst> p<201> l<12:55> el<12:59>
n<> u<201> t<Property_port_item> p<222> c<199> s<206> l<12:55> el<12:59>
n<> u<202> t<Data_type_or_implicit> p<203> l<12:61> el<12:61>
n<> u<203> t<SeqFormatType_Data> p<204> c<202> l<12:61> el<12:61>
n<> u<204> t<Property_formal_type> p<206> c<203> s<205> l<12:61> el<12:61>
n<w> u<205> t<StringConst> p<206> l<12:61> el<12:62>
n<> u<206> t<Property_port_item> p<222> c<204> s<211> l<12:61> el<12:62>
n<> u<207> t<Data_type_or_implicit> p<208> l<12:64> el<12:64>
n<> u<208> t<SeqFormatType_Data> p<209> c<207> l<12:64> el<12:64>
n<> u<209> t<Property_formal_type> p<211> c<208> s<210> l<12:64> el<12:64>
n<x> u<210> t<StringConst> p<211> l<12:64> el<12:65>
n<> u<211> t<Property_port_item> p<222> c<209> s<216> l<12:64> el<12:65>
n<> u<212> t<Data_type_or_implicit> p<213> l<12:67> el<12:67>
n<> u<213> t<SeqFormatType_Data> p<214> c<212> l<12:67> el<12:67>
n<> u<214> t<Property_formal_type> p<216> c<213> s<215> l<12:67> el<12:67>
n<y> u<215> t<StringConst> p<216> l<12:67> el<12:68>
n<> u<216> t<Property_port_item> p<222> c<214> s<221> l<12:67> el<12:68>
n<> u<217> t<Data_type_or_implicit> p<218> l<12:70> el<12:70>
n<> u<218> t<SeqFormatType_Data> p<219> c<217> l<12:70> el<12:70>
n<> u<219> t<Property_formal_type> p<221> c<218> s<220> l<12:70> el<12:70>
n<z> u<220> t<StringConst> p<221> l<12:70> el<12:71>
n<> u<221> t<Property_port_item> p<222> c<219> l<12:70> el<12:71>
n<> u<222> t<Property_port_list> p<266> c<180> s<264> l<12:25> el<12:71>
n<clkw> u<223> t<StringConst> p<224> l<13:6> el<13:10>
n<> u<224> t<Clocking_event> p<264> c<223> s<263> l<13:5> el<13:10>
n<w> u<225> t<StringConst> p<226> l<13:11> el<13:12>
n<> u<226> t<Primary_literal> p<227> c<225> l<13:11> el<13:12>
n<> u<227> t<Primary> p<228> c<226> l<13:11> el<13:12>
n<> u<228> t<Expression> p<229> c<227> l<13:11> el<13:12>
n<> u<229> t<Expression_or_dist> p<230> c<228> l<13:11> el<13:12>
n<> u<230> t<Sequence_expr> p<242> c<229> s<232> l<13:11> el<13:12>
n<##1> u<231> t<Pound_Pound_delay> p<232> l<13:13> el<13:16>
n<> u<232> t<Cycle_delay_range> p<242> c<231> s<241> l<13:13> el<13:16>
n<clkx> u<233> t<StringConst> p<234> l<13:18> el<13:22>
n<> u<234> t<Clocking_event> p<241> c<233> s<240> l<13:17> el<13:22>
n<x> u<235> t<StringConst> p<236> l<13:23> el<13:24>
n<> u<236> t<Primary_literal> p<237> c<235> l<13:23> el<13:24>
n<> u<237> t<Primary> p<238> c<236> l<13:23> el<13:24>
n<> u<238> t<Expression> p<239> c<237> l<13:23> el<13:24>
n<> u<239> t<Expression_or_dist> p<240> c<238> l<13:23> el<13:24>
n<> u<240> t<Sequence_expr> p<241> c<239> l<13:23> el<13:24>
n<> u<241> t<Sequence_expr> p<242> c<234> l<13:17> el<13:24>
n<> u<242> t<Sequence_expr> p<263> c<230> s<262> l<13:11> el<13:24>
n<clky> u<243> t<StringConst> p<244> l<13:30> el<13:34>
n<> u<244> t<Clocking_event> p<260> c<243> s<259> l<13:29> el<13:34>
n<y> u<245> t<StringConst> p<246> l<13:35> el<13:36>
n<> u<246> t<Primary_literal> p<247> c<245> l<13:35> el<13:36>
n<> u<247> t<Primary> p<248> c<246> l<13:35> el<13:36>
n<> u<248> t<Expression> p<249> c<247> l<13:35> el<13:36>
n<> u<249> t<Expression_or_dist> p<250> c<248> l<13:35> el<13:36>
n<> u<250> t<Sequence_expr> p<259> c<249> s<252> l<13:35> el<13:36>
n<##1> u<251> t<Pound_Pound_delay> p<252> l<13:37> el<13:40>
n<> u<252> t<Cycle_delay_range> p<259> c<251> s<258> l<13:37> el<13:40>
n<z> u<253> t<StringConst> p<254> l<13:41> el<13:42>
n<> u<254> t<Primary_literal> p<255> c<253> l<13:41> el<13:42>
n<> u<255> t<Primary> p<256> c<254> l<13:41> el<13:42>
n<> u<256> t<Expression> p<257> c<255> l<13:41> el<13:42>
n<> u<257> t<Expression_or_dist> p<258> c<256> l<13:41> el<13:42>
n<> u<258> t<Sequence_expr> p<259> c<257> l<13:41> el<13:42>
n<> u<259> t<Sequence_expr> p<260> c<250> l<13:35> el<13:42>
n<> u<260> t<Sequence_expr> p<261> c<244> l<13:29> el<13:42>
n<> u<261> t<Property_expr> p<263> c<260> l<13:29> el<13:42>
n<> u<262> t<NON_OVERLAP_IMPLY> p<263> s<261> l<13:25> el<13:28>
n<> u<263> t<Property_expr> p<264> c<242> l<13:11> el<13:42>
n<> u<264> t<Property_spec> p<266> c<224> s<265> l<13:5> el<13:42>
n<> u<265> t<ENDPROPERTY> p<266> l<14:3> el<14:14>
n<> u<266> t<Property_declaration> p<267> c<175> l<12:3> el<14:14>
n<> u<267> t<Assertion_item_declaration> p<268> c<266> l<12:3> el<14:14>
n<> u<268> t<Package_or_generate_item_declaration> p<269> c<267> l<12:3> el<14:14>
n<> u<269> t<Module_or_generate_item_declaration> p<270> c<268> l<12:3> el<14:14>
n<> u<270> t<Module_common_item> p<271> c<269> l<12:3> el<14:14>
n<> u<271> t<Module_or_generate_item> p<272> c<270> l<12:3> el<14:14>
n<> u<272> t<Non_port_module_item> p<506> c<271> s<305> l<12:3> el<14:14>
n<a1> u<273> t<StringConst> p<301> s<300> l<16:3> el<16:5>
n<p_triggers> u<274> t<StringConst> p<290> s<289> l<16:24> el<16:34>
n<a> u<275> t<StringConst> p<276> l<16:35> el<16:36>
n<> u<276> t<Primary_literal> p<277> c<275> l<16:35> el<16:36>
n<> u<277> t<Primary> p<278> c<276> l<16:35> el<16:36>
n<> u<278> t<Expression> p<289> c<277> s<283> l<16:35> el<16:36>
n<b> u<279> t<StringConst> p<280> l<16:38> el<16:39>
n<> u<280> t<Primary_literal> p<281> c<279> l<16:38> el<16:39>
n<> u<281> t<Primary> p<282> c<280> l<16:38> el<16:39>
n<> u<282> t<Expression> p<283> c<281> l<16:38> el<16:39>
n<> u<283> t<Argument> p<289> c<282> s<288> l<16:38> el<16:39>
n<c> u<284> t<StringConst> p<285> l<16:41> el<16:42>
n<> u<285> t<Primary_literal> p<286> c<284> l<16:41> el<16:42>
n<> u<286> t<Primary> p<287> c<285> l<16:41> el<16:42>
n<> u<287> t<Expression> p<288> c<286> l<16:41> el<16:42>
n<> u<288> t<Argument> p<289> c<287> l<16:41> el<16:42>
n<> u<289> t<List_of_arguments> p<290> c<278> l<16:35> el<16:42>
n<> u<290> t<Complex_func_call> p<291> c<274> l<16:24> el<16:43>
n<> u<291> t<Primary> p<292> c<290> l<16:24> el<16:43>
n<> u<292> t<Expression> p<293> c<291> l<16:24> el<16:43>
n<> u<293> t<Expression_or_dist> p<294> c<292> l<16:24> el<16:43>
n<> u<294> t<Sequence_expr> p<295> c<293> l<16:24> el<16:43>
n<> u<295> t<Property_expr> p<296> c<294> l<16:24> el<16:43>
n<> u<296> t<Property_spec> p<299> c<295> s<298> l<16:24> el<16:43>
n<> u<297> t<Statement_or_null> p<298> l<16:44> el<16:45>
n<> u<298> t<Action_block> p<299> c<297> l<16:44> el<16:45>
n<> u<299> t<Assert_property_statement> p<300> c<296> l<16:7> el<16:45>
n<> u<300> t<Concurrent_assertion_statement> p<301> c<299> l<16:7> el<16:45>
n<> u<301> t<Concurrent_assertion_item> p<302> c<273> l<16:3> el<16:45>
n<> u<302> t<Assertion_item> p<303> c<301> l<16:3> el<16:45>
n<> u<303> t<Module_common_item> p<304> c<302> l<16:3> el<16:45>
n<> u<304> t<Module_or_generate_item> p<305> c<303> l<16:3> el<16:45>
n<> u<305> t<Non_port_module_item> p<506> c<304> s<358> l<16:3> el<16:45>
n<a2> u<306> t<StringConst> p<354> s<353> l<18:3> el<18:5>
n<p_triggers> u<307> t<StringConst> p<308> l<18:24> el<18:34>
n<> u<308> t<Ps_or_hierarchical_array_identifier> p<309> c<307> l<18:24> el<18:34>
n<> u<309> t<Ps_or_hierarchical_sequence_identifier> p<346> c<308> s<345> l<18:24> el<18:34>
n<a> u<310> t<StringConst> p<311> l<18:35> el<18:36>
n<> u<311> t<Primary_literal> p<312> c<310> l<18:35> el<18:36>
n<> u<312> t<Primary> p<313> c<311> l<18:35> el<18:36>
n<> u<313> t<Expression> p<314> c<312> l<18:35> el<18:36>
n<> u<314> t<Event_expression> p<321> c<313> s<315> l<18:35> el<18:36>
n<> u<315> t<Comma_operator> p<321> s<320> l<18:36> el<18:37>
n<b> u<316> t<StringConst> p<317> l<18:38> el<18:39>
n<> u<317> t<Primary_literal> p<318> c<316> l<18:38> el<18:39>
n<> u<318> t<Primary> p<319> c<317> l<18:38> el<18:39>
n<> u<319> t<Expression> p<320> c<318> l<18:38> el<18:39>
n<> u<320> t<Event_expression> p<321> c<319> l<18:38> el<18:39>
n<> u<321> t<Event_expression> p<328> c<314> s<322> l<18:35> el<18:39>
n<> u<322> t<Comma_operator> p<328> s<327> l<18:39> el<18:40>
n<c> u<323> t<StringConst> p<324> l<18:41> el<18:42>
n<> u<324> t<Primary_literal> p<325> c<323> l<18:41> el<18:42>
n<> u<325> t<Primary> p<326> c<324> l<18:41> el<18:42>
n<> u<326> t<Expression> p<327> c<325> l<18:41> el<18:42>
n<> u<327> t<Event_expression> p<328> c<326> l<18:41> el<18:42>
n<> u<328> t<Event_expression> p<336> c<321> s<329> l<18:35> el<18:42>
n<> u<329> t<Comma_operator> p<336> s<335> l<18:42> el<18:43>
n<> u<330> t<Edge_Posedge> p<335> s<334> l<18:44> el<18:51>
n<clk1> u<331> t<StringConst> p<332> l<18:52> el<18:56>
n<> u<332> t<Primary_literal> p<333> c<331> l<18:52> el<18:56>
n<> u<333> t<Primary> p<334> c<332> l<18:52> el<18:56>
n<> u<334> t<Expression> p<335> c<333> l<18:52> el<18:56>
n<> u<335> t<Event_expression> p<336> c<330> l<18:44> el<18:56>
n<> u<336> t<Event_expression> p<343> c<328> s<337> l<18:35> el<18:56>
n<> u<337> t<Comma_operator> p<343> s<342> l<18:56> el<18:57>
n<> u<338> t<Number_1Tickb0> p<339> l<18:58> el<18:62>
n<> u<339> t<Primary_literal> p<340> c<338> l<18:58> el<18:62>
n<> u<340> t<Primary> p<341> c<339> l<18:58> el<18:62>
n<> u<341> t<Expression> p<342> c<340> l<18:58> el<18:62>
n<> u<342> t<Event_expression> p<343> c<341> l<18:58> el<18:62>
n<> u<343> t<Event_expression> p<344> c<336> l<18:35> el<18:62>
n<> u<344> t<Sequence_actual_arg> p<345> c<343> l<18:35> el<18:62>
n<> u<345> t<Sequence_list_of_arguments> p<346> c<344> l<18:35> el<18:62>
n<> u<346> t<Sequence_instance> p<347> c<309> l<18:24> el<18:63>
n<> u<347> t<Sequence_expr> p<348> c<346> l<18:24> el<18:63>
n<> u<348> t<Property_expr> p<349> c<347> l<18:24> el<18:63>
n<> u<349> t<Property_spec> p<352> c<348> s<351> l<18:24> el<18:63>
n<> u<350> t<Statement_or_null> p<351> l<18:65> el<18:66>
n<> u<351> t<Action_block> p<352> c<350> l<18:65> el<18:66>
n<> u<352> t<Assert_property_statement> p<353> c<349> l<18:7> el<18:66>
n<> u<353> t<Concurrent_assertion_statement> p<354> c<352> l<18:7> el<18:66>
n<> u<354> t<Concurrent_assertion_item> p<355> c<306> l<18:3> el<18:66>
n<> u<355> t<Assertion_item> p<356> c<354> l<18:3> el<18:66>
n<> u<356> t<Module_common_item> p<357> c<355> l<18:3> el<18:66>
n<> u<357> t<Module_or_generate_item> p<358> c<356> l<18:3> el<18:66>
n<> u<358> t<Non_port_module_item> p<506> c<357> s<442> l<18:3> el<18:66>
n<> u<359> t<ALWAYS> p<439> s<438> l<20:3> el<20:9>
n<> u<360> t<Edge_Posedge> p<365> s<364> l<20:12> el<20:19>
n<clk2> u<361> t<StringConst> p<362> l<20:20> el<20:24>
n<> u<362> t<Primary_literal> p<363> c<361> l<20:20> el<20:24>
n<> u<363> t<Primary> p<364> c<362> l<20:20> el<20:24>
n<> u<364> t<Expression> p<365> c<363> l<20:20> el<20:24>
n<> u<365> t<Event_expression> p<373> c<360> s<366> l<20:12> el<20:24>
n<> u<366> t<Or_operator> p<373> s<372> l<20:25> el<20:27>
n<> u<367> t<Edge_Posedge> p<372> s<371> l<20:28> el<20:35>
n<rst> u<368> t<StringConst> p<369> l<20:36> el<20:39>
n<> u<369> t<Primary_literal> p<370> c<368> l<20:36> el<20:39>
n<> u<370> t<Primary> p<371> c<369> l<20:36> el<20:39>
n<> u<371> t<Expression> p<372> c<370> l<20:36> el<20:39>
n<> u<372> t<Event_expression> p<373> c<367> l<20:28> el<20:39>
n<> u<373> t<Event_expression> p<374> c<365> l<20:12> el<20:39>
n<> u<374> t<Event_control> p<375> c<373> l<20:10> el<20:40>
n<> u<375> t<Procedural_timing_control> p<436> c<374> s<435> l<20:10> el<20:40>
n<rst> u<376> t<StringConst> p<377> l<21:9> el<21:12>
n<> u<377> t<Primary_literal> p<378> c<376> l<21:9> el<21:12>
n<> u<378> t<Primary> p<379> c<377> l<21:9> el<21:12>
n<> u<379> t<Expression> p<380> c<378> l<21:9> el<21:12>
n<> u<380> t<Expression_or_cond_pattern> p<381> c<379> l<21:9> el<21:12>
n<> u<381> t<Cond_predicate> p<427> c<380> s<389> l<21:9> el<21:12>
n<#5> u<382> t<IntConst> p<383> l<22:7> el<22:9>
n<> u<383> t<Delay_control> p<384> c<382> l<22:7> el<22:9>
n<> u<384> t<Procedural_timing_control> p<386> c<383> s<385> l<22:7> el<22:9>
n<> u<385> t<Statement_or_null> p<386> l<22:9> el<22:10>
n<> u<386> t<Procedural_timing_control_statement> p<387> c<384> l<22:7> el<22:10>
n<> u<387> t<Statement_item> p<388> c<386> l<22:7> el<22:10>
n<> u<388> t<Statement> p<389> c<387> l<22:7> el<22:10>
n<> u<389> t<Statement_or_null> p<427> c<388> s<426> l<22:7> el<22:10>
n<a3> u<390> t<StringConst> p<420> s<419> l<24:7> el<24:9>
n<p_triggers> u<391> t<StringConst> p<407> s<406> l<24:28> el<24:38>
n<a> u<392> t<StringConst> p<393> l<24:39> el<24:40>
n<> u<393> t<Primary_literal> p<394> c<392> l<24:39> el<24:40>
n<> u<394> t<Primary> p<395> c<393> l<24:39> el<24:40>
n<> u<395> t<Expression> p<406> c<394> s<400> l<24:39> el<24:40>
n<b> u<396> t<StringConst> p<397> l<24:42> el<24:43>
n<> u<397> t<Primary_literal> p<398> c<396> l<24:42> el<24:43>
n<> u<398> t<Primary> p<399> c<397> l<24:42> el<24:43>
n<> u<399> t<Expression> p<400> c<398> l<24:42> el<24:43>
n<> u<400> t<Argument> p<406> c<399> s<405> l<24:42> el<24:43>
n<c> u<401> t<StringConst> p<402> l<24:45> el<24:46>
n<> u<402> t<Primary_literal> p<403> c<401> l<24:45> el<24:46>
n<> u<403> t<Primary> p<404> c<402> l<24:45> el<24:46>
n<> u<404> t<Expression> p<405> c<403> l<24:45> el<24:46>
n<> u<405> t<Argument> p<406> c<404> l<24:45> el<24:46>
n<> u<406> t<List_of_arguments> p<407> c<395> l<24:39> el<24:46>
n<> u<407> t<Complex_func_call> p<408> c<391> l<24:28> el<24:47>
n<> u<408> t<Primary> p<409> c<407> l<24:28> el<24:47>
n<> u<409> t<Expression> p<410> c<408> l<24:28> el<24:47>
n<> u<410> t<Expression_or_dist> p<411> c<409> l<24:28> el<24:47>
n<> u<411> t<Sequence_expr> p<412> c<410> l<24:28> el<24:47>
n<> u<412> t<Property_expr> p<413> c<411> l<24:28> el<24:47>
n<> u<413> t<Property_spec> p<416> c<412> s<415> l<24:28> el<24:47>
n<> u<414> t<Statement_or_null> p<415> l<24:48> el<24:49>
n<> u<415> t<Action_block> p<416> c<414> l<24:48> el<24:49>
n<> u<416> t<Assert_property_statement> p<417> c<413> l<24:11> el<24:49>
n<> u<417> t<Concurrent_assertion_statement> p<418> c<416> l<24:11> el<24:49>
n<> u<418> t<Procedural_assertion_statement> p<419> c<417> l<24:11> el<24:49>
n<> u<419> t<Statement_item> p<420> c<418> l<24:11> el<24:49>
n<> u<420> t<Statement> p<421> c<390> l<24:7> el<24:49>
n<> u<421> t<Statement_or_null> p<423> c<420> s<422> l<24:7> el<24:49>
n<> u<422> t<END> p<423> l<25:5> el<25:8>
n<> u<423> t<Seq_block> p<424> c<421> l<23:10> el<25:8>
n<> u<424> t<Statement_item> p<425> c<423> l<23:10> el<25:8>
n<> u<425> t<Statement> p<426> c<424> l<23:10> el<25:8>
n<> u<426> t<Statement_or_null> p<427> c<425> l<23:10> el<25:8>
n<> u<427> t<Conditional_statement> p<428> c<381> l<21:5> el<25:8>
n<> u<428> t<Statement_item> p<429> c<427> l<21:5> el<25:8>
n<> u<429> t<Statement> p<430> c<428> l<21:5> el<25:8>
n<> u<430> t<Statement_or_null> p<432> c<429> s<431> l<21:5> el<25:8>
n<> u<431> t<END> p<432> l<26:3> el<26:6>
n<> u<432> t<Seq_block> p<433> c<430> l<20:41> el<26:6>
n<> u<433> t<Statement_item> p<434> c<432> l<20:41> el<26:6>
n<> u<434> t<Statement> p<435> c<433> l<20:41> el<26:6>
n<> u<435> t<Statement_or_null> p<436> c<434> l<20:41> el<26:6>
n<> u<436> t<Procedural_timing_control_statement> p<437> c<375> l<20:10> el<26:6>
n<> u<437> t<Statement_item> p<438> c<436> l<20:10> el<26:6>
n<> u<438> t<Statement> p<439> c<437> l<20:10> el<26:6>
n<> u<439> t<Always_construct> p<440> c<359> l<20:3> el<26:6>
n<> u<440> t<Module_common_item> p<441> c<439> l<20:3> el<26:6>
n<> u<441> t<Module_or_generate_item> p<442> c<440> l<20:3> el<26:6>
n<> u<442> t<Non_port_module_item> p<506> c<441> s<504> l<20:3> el<26:6>
n<a4> u<443> t<StringConst> p<500> s<499> l<28:3> el<28:5>
n<p_multiclock> u<444> t<StringConst> p<445> l<28:23> el<28:35>
n<> u<445> t<Ps_or_hierarchical_array_identifier> p<446> c<444> l<28:23> el<28:35>
n<> u<446> t<Ps_or_hierarchical_sequence_identifier> p<492> c<445> s<491> l<28:23> el<28:35>
n<> u<447> t<Edge_Negedge> p<452> s<451> l<28:36> el<28:43>
n<clk2> u<448> t<StringConst> p<449> l<28:44> el<28:48>
n<> u<449> t<Primary_literal> p<450> c<448> l<28:44> el<28:48>
n<> u<450> t<Primary> p<451> c<449> l<28:44> el<28:48>
n<> u<451> t<Expression> p<452> c<450> l<28:44> el<28:48>
n<> u<452> t<Event_expression> p<453> c<447> l<28:36> el<28:48>
n<> u<453> t<Sequence_actual_arg> p<491> c<452> s<454> l<28:36> el<28:48>
n<> u<454> t<Sequence_arg> p<491> s<490> l<28:50> el<28:50>
n<> u<455> t<Edge_Posedge> p<460> s<459> l<28:52> el<28:59>
n<clk1> u<456> t<StringConst> p<457> l<28:60> el<28:64>
n<> u<457> t<Primary_literal> p<458> c<456> l<28:60> el<28:64>
n<> u<458> t<Primary> p<459> c<457> l<28:60> el<28:64>
n<> u<459> t<Expression> p<460> c<458> l<28:60> el<28:64>
n<> u<460> t<Event_expression> p<467> c<455> s<461> l<28:52> el<28:64>
n<> u<461> t<Comma_operator> p<467> s<466> l<28:64> el<28:65>
n<a> u<462> t<StringConst> p<463> l<28:65> el<28:66>
n<> u<463> t<Primary_literal> p<464> c<462> l<28:65> el<28:66>
n<> u<464> t<Primary> p<465> c<463> l<28:65> el<28:66>
n<> u<465> t<Expression> p<466> c<464> l<28:65> el<28:66>
n<> u<466> t<Event_expression> p<467> c<465> l<28:65> el<28:66>
n<> u<467> t<Event_expression> p<474> c<460> s<468> l<28:52> el<28:66>
n<> u<468> t<Comma_operator> p<474> s<473> l<28:66> el<28:67>
n<b> u<469> t<StringConst> p<470> l<28:68> el<28:69>
n<> u<470> t<Primary_literal> p<471> c<469> l<28:68> el<28:69>
n<> u<471> t<Primary> p<472> c<470> l<28:68> el<28:69>
n<> u<472> t<Expression> p<473> c<471> l<28:68> el<28:69>
n<> u<473> t<Event_expression> p<474> c<472> l<28:68> el<28:69>
n<> u<474> t<Event_expression> p<481> c<467> s<475> l<28:52> el<28:69>
n<> u<475> t<Comma_operator> p<481> s<480> l<28:69> el<28:70>
n<c> u<476> t<StringConst> p<477> l<28:71> el<28:72>
n<> u<477> t<Primary_literal> p<478> c<476> l<28:71> el<28:72>
n<> u<478> t<Primary> p<479> c<477> l<28:71> el<28:72>
n<> u<479> t<Expression> p<480> c<478> l<28:71> el<28:72>
n<> u<480> t<Event_expression> p<481> c<479> l<28:71> el<28:72>
n<> u<481> t<Event_expression> p<488> c<474> s<482> l<28:52> el<28:72>
n<> u<482> t<Comma_operator> p<488> s<487> l<28:72> el<28:73>
n<d> u<483> t<StringConst> p<484> l<28:74> el<28:75>
n<> u<484> t<Primary_literal> p<485> c<483> l<28:74> el<28:75>
n<> u<485> t<Primary> p<486> c<484> l<28:74> el<28:75>
n<> u<486> t<Expression> p<487> c<485> l<28:74> el<28:75>
n<> u<487> t<Event_expression> p<488> c<486> l<28:74> el<28:75>
n<> u<488> t<Event_expression> p<489> c<481> l<28:52> el<28:75>
n<> u<489> t<Sequence_actual_arg> p<490> c<488> l<28:52> el<28:75>
n<> u<490> t<Sequence_arg> p<491> c<489> l<28:52> el<28:75>
n<> u<491> t<Sequence_list_of_arguments> p<492> c<453> l<28:36> el<28:75>
n<> u<492> t<Sequence_instance> p<493> c<446> l<28:23> el<28:76>
n<> u<493> t<Sequence_expr> p<494> c<492> l<28:23> el<28:76>
n<> u<494> t<Property_expr> p<495> c<493> l<28:23> el<28:76>
n<> u<495> t<Property_spec> p<498> c<494> s<497> l<28:23> el<28:76>
n<> u<496> t<Statement_or_null> p<497> l<28:78> el<28:79>
n<> u<497> t<Action_block> p<498> c<496> l<28:78> el<28:79>
n<> u<498> t<Assert_property_statement> p<499> c<495> l<28:7> el<28:79>
n<> u<499> t<Concurrent_assertion_statement> p<500> c<498> l<28:7> el<28:79>
n<> u<500> t<Concurrent_assertion_item> p<501> c<443> l<28:3> el<28:79>
n<> u<501> t<Assertion_item> p<502> c<500> l<28:3> el<28:79>
n<> u<502> t<Module_common_item> p<503> c<501> l<28:3> el<28:79>
n<> u<503> t<Module_or_generate_item> p<504> c<502> l<28:3> el<28:79>
n<> u<504> t<Non_port_module_item> p<506> c<503> s<505> l<28:3> el<28:79>
n<> u<505> t<ENDMODULE> p<506> l<30:1> el<30:10>
n<> u<506> t<Module_declaration> p<507> c<42> l<1:1> el<30:10>
n<> u<507> t<Description> p<508> c<506> l<1:1> el<30:10>
n<> u<508> t<Source_text> p<509> c<507> l<1:1> el<30:10>
n<> u<509> t<Top_level_rule> c<1> l<1:1> el<31:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SequenceInst/dut.sv:1:1: No timescale set for "m".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/SequenceInst/dut.sv:1:1: Compile module "work@m".

[WRN:CP0310] ${SURELOG_DIR}/tests/SequenceInst/dut.sv:1:16: Port "a" definition missing its direction (input, output, inout),
there are 6 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/SequenceInst/dut.sv:1:1: Top level module "work@m".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assert_stmt                                            4
begin                                                  2
clocking_block                                         2
constant                                               2
delay_control                                          1
design                                                 1
event_control                                          3
func_call                                              2
if_else                                                1
logic_net                                              8
logic_typespec                                         9
logic_var                                              8
module_inst                                            2
operation                                             16
port                                                  14
property_inst                                          2
property_spec                                          4
ref_obj                                               50
sequence_inst                                          2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assert_stmt                                            8
begin                                                  4
clocking_block                                         3
constant                                               2
delay_control                                          2
design                                                 1
event_control                                          5
func_call                                              2
if_else                                                2
logic_net                                              8
logic_typespec                                         9
logic_var                                              8
module_inst                                            2
operation                                             31
port                                                  21
property_inst                                          4
property_spec                                          8
ref_obj                                               77
sequence_inst                                          4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SequenceInst/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SequenceInst/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SequenceInst/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@m)
|vpiElaborated:1
|vpiName:work@m
|uhdmallModules:
\_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiParent:
  \_design: (work@m)
  |vpiFullName:work@m
  |vpiDefName:work@m
  |vpiNet:
  \_logic_net: (work@m.b), line:1:19, endln:1:20
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:b
    |vpiFullName:work@m.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.c), line:1:22, endln:1:23
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:c
    |vpiFullName:work@m.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.d), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:d
    |vpiFullName:work@m.d
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.rst1), line:1:28, endln:1:32
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:rst1
    |vpiFullName:work@m.rst1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.clk1), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clk1
    |vpiFullName:work@m.clk1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.clk2), line:1:40, endln:1:44
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clk2
    |vpiFullName:work@m.clk2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.rst), line:3:9, endln:3:12
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@m.rst)
      |vpiParent:
      \_logic_net: (work@m.rst), line:3:9, endln:3:12
      |vpiFullName:work@m.rst
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:8
    |vpiName:rst
    |vpiFullName:work@m.rst
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.a), line:1:16, endln:1:17
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a
    |vpiFullName:work@m.a
    |vpiNetType:36
  |vpiAssertion:
  \_assert_stmt: (work@m.a1), line:16:3, endln:16:45
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a1
    |vpiFullName:work@m.a1
    |vpiProperty:
    \_property_spec: , line:16:24, endln:16:43
      |vpiParent:
      \_assert_stmt: (work@m.a1), line:16:3, endln:16:45
      |vpiPropertyExpr:
      \_property_inst: (p_triggers), line:16:24, endln:16:43
        |vpiArgument:
        \_ref_obj: (p_triggers.a), line:16:35, endln:16:36
          |vpiParent:
          \_property_inst: (p_triggers), line:16:24, endln:16:43
          |vpiName:a
          |vpiFullName:p_triggers.a
          |vpiActual:
          \_logic_net: (work@m.a), line:1:16, endln:1:17
        |vpiArgument:
        \_ref_obj: (p_triggers.b), line:16:38, endln:16:39
          |vpiParent:
          \_property_inst: (p_triggers), line:16:24, endln:16:43
          |vpiName:b
          |vpiFullName:p_triggers.b
          |vpiActual:
          \_logic_net: (work@m.b), line:1:19, endln:1:20
        |vpiArgument:
        \_ref_obj: (p_triggers.c), line:16:41, endln:16:42
          |vpiParent:
          \_property_inst: (p_triggers), line:16:24, endln:16:43
          |vpiName:c
          |vpiFullName:p_triggers.c
          |vpiActual:
          \_logic_net: (work@m.c), line:1:22, endln:1:23
        |vpiName:p_triggers
  |vpiAssertion:
  \_assert_stmt: (work@m.a2), line:18:3, endln:18:66
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a2
    |vpiFullName:work@m.a2
    |vpiProperty:
    \_property_spec: , line:18:24, endln:18:63
      |vpiParent:
      \_assert_stmt: (work@m.a2), line:18:3, endln:18:66
      |vpiPropertyExpr:
      \_sequence_inst: (p_triggers), line:18:24, endln:18:63
        |vpiParent:
        \_property_spec: , line:18:24, endln:18:63
        |vpiArgument:
        \_operation: , line:18:35, endln:18:62
          |vpiParent:
          \_sequence_inst: (p_triggers), line:18:24, endln:18:63
          |vpiOpType:37
          |vpiOperand:
          \_operation: , line:18:35, endln:18:56
            |vpiParent:
            \_operation: , line:18:35, endln:18:62
            |vpiOpType:37
            |vpiOperand:
            \_operation: , line:18:35, endln:18:42
              |vpiParent:
              \_operation: , line:18:35, endln:18:56
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:18:35, endln:18:39
                |vpiParent:
                \_operation: , line:18:35, endln:18:42
                |vpiOpType:37
                |vpiOperand:
                \_ref_obj: (work@m.a2.p_triggers.a), line:18:35, endln:18:36
                  |vpiParent:
                  \_operation: , line:18:35, endln:18:39
                  |vpiName:a
                  |vpiFullName:work@m.a2.p_triggers.a
                  |vpiActual:
                  \_logic_net: (work@m.a), line:1:16, endln:1:17
                |vpiOperand:
                \_ref_obj: (work@m.a2.p_triggers.b), line:18:38, endln:18:39
                  |vpiParent:
                  \_operation: , line:18:35, endln:18:39
                  |vpiName:b
                  |vpiFullName:work@m.a2.p_triggers.b
                  |vpiActual:
                  \_logic_net: (work@m.b), line:1:19, endln:1:20
              |vpiOperand:
              \_ref_obj: (work@m.a2.p_triggers.c), line:18:41, endln:18:42
                |vpiParent:
                \_operation: , line:18:35, endln:18:42
                |vpiName:c
                |vpiFullName:work@m.a2.p_triggers.c
                |vpiActual:
                \_logic_net: (work@m.c), line:1:22, endln:1:23
            |vpiOperand:
            \_operation: , line:18:44, endln:18:56
              |vpiParent:
              \_operation: , line:18:35, endln:18:56
              |vpiOpType:39
              |vpiOperand:
              \_ref_obj: (work@m.a2.p_triggers.clk1), line:18:52, endln:18:56
                |vpiParent:
                \_operation: , line:18:44, endln:18:56
                |vpiName:clk1
                |vpiFullName:work@m.a2.p_triggers.clk1
                |vpiActual:
                \_logic_net: (work@m.clk1), line:1:34, endln:1:38
          |vpiOperand:
          \_constant: , line:18:58, endln:18:62
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
        |vpiName:p_triggers
  |vpiAssertion:
  \_assert_stmt: (work@m.a4), line:28:3, endln:28:79
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a4
    |vpiFullName:work@m.a4
    |vpiProperty:
    \_property_spec: , line:28:23, endln:28:76
      |vpiParent:
      \_assert_stmt: (work@m.a4), line:28:3, endln:28:79
      |vpiPropertyExpr:
      \_sequence_inst: (p_multiclock), line:28:23, endln:28:76
        |vpiParent:
        \_property_spec: , line:28:23, endln:28:76
        |vpiArgument:
        \_operation: , line:28:36, endln:28:48
          |vpiParent:
          \_sequence_inst: (p_multiclock), line:28:23, endln:28:76
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@m.a4.p_multiclock.clk2), line:28:44, endln:28:48
            |vpiParent:
            \_operation: , line:28:36, endln:28:48
            |vpiName:clk2
            |vpiFullName:work@m.a4.p_multiclock.clk2
            |vpiActual:
            \_logic_net: (work@m.clk2), line:1:40, endln:1:44
        |vpiArgument:
        \_constant: , line:28:50, endln:28:50
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
          |vpiConstType:7
        |vpiArgument:
        \_operation: , line:28:52, endln:28:75
          |vpiParent:
          \_sequence_inst: (p_multiclock), line:28:23, endln:28:76
          |vpiOpType:37
          |vpiOperand:
          \_operation: , line:28:52, endln:28:72
            |vpiParent:
            \_operation: , line:28:52, endln:28:75
            |vpiOpType:37
            |vpiOperand:
            \_operation: , line:28:52, endln:28:69
              |vpiParent:
              \_operation: , line:28:52, endln:28:72
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:28:52, endln:28:66
                |vpiParent:
                \_operation: , line:28:52, endln:28:69
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:28:52, endln:28:64
                  |vpiParent:
                  \_operation: , line:28:52, endln:28:66
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (work@m.a4.p_multiclock.clk1), line:28:60, endln:28:64
                    |vpiParent:
                    \_operation: , line:28:52, endln:28:64
                    |vpiName:clk1
                    |vpiFullName:work@m.a4.p_multiclock.clk1
                    |vpiActual:
                    \_logic_net: (work@m.clk1), line:1:34, endln:1:38
                |vpiOperand:
                \_ref_obj: (work@m.a4.p_multiclock.a), line:28:65, endln:28:66
                  |vpiParent:
                  \_operation: , line:28:52, endln:28:66
                  |vpiName:a
                  |vpiFullName:work@m.a4.p_multiclock.a
                  |vpiActual:
                  \_logic_net: (work@m.a), line:1:16, endln:1:17
              |vpiOperand:
              \_ref_obj: (work@m.a4.p_multiclock.b), line:28:68, endln:28:69
                |vpiParent:
                \_operation: , line:28:52, endln:28:69
                |vpiName:b
                |vpiFullName:work@m.a4.p_multiclock.b
                |vpiActual:
                \_logic_net: (work@m.b), line:1:19, endln:1:20
            |vpiOperand:
            \_ref_obj: (work@m.a4.p_multiclock.c), line:28:71, endln:28:72
              |vpiParent:
              \_operation: , line:28:52, endln:28:72
              |vpiName:c
              |vpiFullName:work@m.a4.p_multiclock.c
              |vpiActual:
              \_logic_net: (work@m.c), line:1:22, endln:1:23
          |vpiOperand:
          \_ref_obj: (work@m.a4.p_multiclock.d), line:28:74, endln:28:75
            |vpiParent:
            \_operation: , line:28:52, endln:28:75
            |vpiName:d
            |vpiFullName:work@m.a4.p_multiclock.d
            |vpiActual:
            \_logic_net: (work@m.d), line:1:25, endln:1:26
        |vpiName:p_multiclock
  |vpiDefaultClocking:
  \_clocking_block: (work@m.unnamed_clocking_block), line:4:3, endln:4:48
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:unnamed_clocking_block
    |vpiFullName:work@m.unnamed_clocking_block
    |vpiClockingEvent:
    \_event_control: , line:4:20, endln:4:35
      |vpiParent:
      \_clocking_block: (work@m.unnamed_clocking_block), line:4:3, endln:4:48
      |vpiCondition:
      \_operation: , line:4:22, endln:4:34
        |vpiParent:
        \_event_control: , line:4:20, endln:4:35
        |vpiOpType:40
        |vpiOperand:
        \_ref_obj: (work@m.unnamed_clocking_block.clk1), line:4:30, endln:4:34
          |vpiParent:
          \_operation: , line:4:22, endln:4:34
          |vpiName:clk1
          |vpiFullName:work@m.unnamed_clocking_block.clk1
          |vpiActual:
          \_logic_net: (work@m.clk1), line:1:34, endln:1:38
  |vpiPort:
  \_port: (a), line:1:16, endln:1:17
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.a.a), line:1:16, endln:1:17
      |vpiParent:
      \_port: (a), line:1:16, endln:1:17
      |vpiName:a
      |vpiFullName:work@m.a.a
      |vpiActual:
      \_logic_net: (work@m.a), line:1:16, endln:1:17
  |vpiPort:
  \_port: (b), line:1:19, endln:1:20
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:b
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.b.b), line:1:19, endln:1:20
      |vpiParent:
      \_port: (b), line:1:19, endln:1:20
      |vpiName:b
      |vpiFullName:work@m.b.b
      |vpiActual:
      \_logic_net: (work@m.b), line:1:19, endln:1:20
  |vpiPort:
  \_port: (c), line:1:22, endln:1:23
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:c
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.c.c), line:1:22, endln:1:23
      |vpiParent:
      \_port: (c), line:1:22, endln:1:23
      |vpiName:c
      |vpiFullName:work@m.c.c
      |vpiActual:
      \_logic_net: (work@m.c), line:1:22, endln:1:23
  |vpiPort:
  \_port: (d), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:d
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.d.d), line:1:25, endln:1:26
      |vpiParent:
      \_port: (d), line:1:25, endln:1:26
      |vpiName:d
      |vpiFullName:work@m.d.d
      |vpiActual:
      \_logic_net: (work@m.d), line:1:25, endln:1:26
  |vpiPort:
  \_port: (rst1), line:1:28, endln:1:32
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:rst1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.rst1.rst1), line:1:28, endln:1:32
      |vpiParent:
      \_port: (rst1), line:1:28, endln:1:32
      |vpiName:rst1
      |vpiFullName:work@m.rst1.rst1
      |vpiActual:
      \_logic_net: (work@m.rst1), line:1:28, endln:1:32
  |vpiPort:
  \_port: (clk1), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clk1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.clk1.clk1), line:1:34, endln:1:38
      |vpiParent:
      \_port: (clk1), line:1:34, endln:1:38
      |vpiName:clk1
      |vpiFullName:work@m.clk1.clk1
      |vpiActual:
      \_logic_net: (work@m.clk1), line:1:34, endln:1:38
  |vpiPort:
  \_port: (clk2), line:1:40, endln:1:44
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clk2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.clk2.clk2), line:1:40, endln:1:44
      |vpiParent:
      \_port: (clk2), line:1:40, endln:1:44
      |vpiName:clk2
      |vpiFullName:work@m.clk2.clk2
      |vpiActual:
      \_logic_net: (work@m.clk2), line:1:40, endln:1:44
  |vpiProcess:
  \_always: , line:20:3, endln:26:6
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiStmt:
    \_event_control: , line:20:10, endln:20:40
      |vpiParent:
      \_always: , line:20:3, endln:26:6
      |vpiCondition:
      \_operation: , line:20:12, endln:20:39
        |vpiParent:
        \_event_control: , line:20:10, endln:20:40
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:20:12, endln:20:24
          |vpiParent:
          \_operation: , line:20:12, endln:20:39
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@m.clk2), line:20:20, endln:20:24
            |vpiParent:
            \_operation: , line:20:12, endln:20:24
            |vpiName:clk2
            |vpiFullName:work@m.clk2
            |vpiActual:
            \_logic_net: (work@m.clk2), line:1:40, endln:1:44
        |vpiOperand:
        \_operation: , line:20:28, endln:20:39
          |vpiParent:
          \_operation: , line:20:12, endln:20:39
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@m.rst), line:20:36, endln:20:39
            |vpiParent:
            \_operation: , line:20:28, endln:20:39
            |vpiName:rst
            |vpiFullName:work@m.rst
            |vpiActual:
            \_logic_net: (work@m.rst), line:3:9, endln:3:12
      |vpiStmt:
      \_begin: (work@m), line:20:41, endln:26:6
        |vpiParent:
        \_event_control: , line:20:10, endln:20:40
        |vpiFullName:work@m
        |vpiStmt:
        \_if_else: , line:21:5, endln:25:8
          |vpiParent:
          \_begin: (work@m), line:20:41, endln:26:6
          |vpiCondition:
          \_ref_obj: (work@m.rst), line:21:9, endln:21:12
            |vpiParent:
            \_begin: (work@m), line:20:41, endln:26:6
            |vpiName:rst
            |vpiFullName:work@m.rst
            |vpiActual:
            \_logic_net: (work@m.rst), line:3:9, endln:3:12
          |vpiStmt:
          \_delay_control: , line:22:7, endln:22:9
            |vpiParent:
            \_if_else: , line:21:5, endln:25:8
            |#5
          |vpiElseStmt:
          \_begin: (work@m), line:23:10, endln:25:8
            |vpiParent:
            \_if_else: , line:21:5, endln:25:8
            |vpiFullName:work@m
            |vpiStmt:
            \_assert_stmt: (work@m.a3), line:24:7, endln:24:49
              |vpiParent:
              \_begin: (work@m), line:23:10, endln:25:8
              |vpiName:a3
              |vpiFullName:work@m.a3
              |vpiProperty:
              \_property_spec: , line:24:28, endln:24:47
                |vpiParent:
                \_assert_stmt: (work@m.a3), line:24:7, endln:24:49
                |vpiPropertyExpr:
                \_property_inst: (p_triggers), line:24:28, endln:24:47
                  |vpiArgument:
                  \_ref_obj: (p_triggers.a), line:24:39, endln:24:40
                    |vpiParent:
                    \_property_inst: (p_triggers), line:24:28, endln:24:47
                    |vpiName:a
                    |vpiFullName:p_triggers.a
                    |vpiActual:
                    \_logic_net: (work@m.a), line:1:16, endln:1:17
                  |vpiArgument:
                  \_ref_obj: (p_triggers.b), line:24:42, endln:24:43
                    |vpiParent:
                    \_property_inst: (p_triggers), line:24:28, endln:24:47
                    |vpiName:b
                    |vpiFullName:p_triggers.b
                    |vpiActual:
                    \_logic_net: (work@m.b), line:1:19, endln:1:20
                  |vpiArgument:
                  \_ref_obj: (p_triggers.c), line:24:45, endln:24:46
                    |vpiParent:
                    \_property_inst: (p_triggers), line:24:28, endln:24:47
                    |vpiName:c
                    |vpiFullName:p_triggers.c
                    |vpiActual:
                    \_logic_net: (work@m.c), line:1:22, endln:1:23
                  |vpiName:p_triggers
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiName:work@m
  |vpiVariables:
  \_logic_var: (work@m.b), line:1:19, endln:1:20
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@m.b)
      |vpiParent:
      \_logic_var: (work@m.b), line:1:19, endln:1:20
      |vpiFullName:work@m.b
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:20
    |vpiName:b
    |vpiFullName:work@m.b
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.c), line:1:22, endln:1:23
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@m.c)
      |vpiParent:
      \_logic_var: (work@m.c), line:1:22, endln:1:23
      |vpiFullName:work@m.c
      |vpiActual:
      \_logic_typespec: , line:1:22, endln:1:23
    |vpiName:c
    |vpiFullName:work@m.c
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.d), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@m.d)
      |vpiParent:
      \_logic_var: (work@m.d), line:1:25, endln:1:26
      |vpiFullName:work@m.d
      |vpiActual:
      \_logic_typespec: , line:1:25, endln:1:26
    |vpiName:d
    |vpiFullName:work@m.d
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.rst1), line:1:28, endln:1:32
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@m.rst1)
      |vpiParent:
      \_logic_var: (work@m.rst1), line:1:28, endln:1:32
      |vpiFullName:work@m.rst1
      |vpiActual:
      \_logic_typespec: , line:1:28, endln:1:32
    |vpiName:rst1
    |vpiFullName:work@m.rst1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.clk1), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@m.clk1)
      |vpiParent:
      \_logic_var: (work@m.clk1), line:1:34, endln:1:38
      |vpiFullName:work@m.clk1
      |vpiActual:
      \_logic_typespec: , line:1:34, endln:1:38
    |vpiName:clk1
    |vpiFullName:work@m.clk1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.clk2), line:1:40, endln:1:44
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@m.clk2)
      |vpiParent:
      \_logic_var: (work@m.clk2), line:1:40, endln:1:44
      |vpiFullName:work@m.clk2
      |vpiActual:
      \_logic_typespec: , line:1:40, endln:1:44
    |vpiName:clk2
    |vpiFullName:work@m.clk2
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.rst), line:3:9, endln:3:12
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@m.rst)
      |vpiParent:
      \_logic_var: (work@m.rst), line:3:9, endln:3:12
      |vpiFullName:work@m.rst
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:8
    |vpiName:rst
    |vpiFullName:work@m.rst
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.a), line:1:16, endln:1:17
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@m.a)
      |vpiParent:
      \_logic_var: (work@m.a), line:1:16, endln:1:17
      |vpiFullName:work@m.a
      |vpiActual:
      \_logic_typespec: , line:1:16, endln:1:17
    |vpiName:a
    |vpiFullName:work@m.a
    |vpiVisibility:1
  |vpiDefName:work@m
  |vpiTop:1
  |vpiAssertion:
  \_assert_stmt: (work@m.a1), line:16:3, endln:16:45
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a1
    |vpiFullName:work@m.a1
    |vpiProperty:
    \_property_spec: , line:16:24, endln:16:43
      |vpiParent:
      \_assert_stmt: (work@m.a1), line:16:3, endln:16:45
      |vpiPropertyExpr:
      \_property_inst: (p_triggers), line:16:24, endln:16:43
        |vpiParent:
        \_property_spec: , line:16:24, endln:16:43
        |vpiArgument:
        \_ref_obj: (work@m.a1.p_triggers.a), line:16:35, endln:16:36
          |vpiParent:
          \_property_inst: (p_triggers), line:16:24, endln:16:43
          |vpiName:a
          |vpiFullName:work@m.a1.p_triggers.a
          |vpiActual:
          \_logic_var: (work@m.a), line:1:16, endln:1:17
        |vpiArgument:
        \_ref_obj: (work@m.a1.p_triggers.b), line:16:38, endln:16:39
          |vpiParent:
          \_property_inst: (p_triggers), line:16:24, endln:16:43
          |vpiName:b
          |vpiFullName:work@m.a1.p_triggers.b
          |vpiActual:
          \_logic_var: (work@m.b), line:1:19, endln:1:20
        |vpiArgument:
        \_ref_obj: (work@m.a1.p_triggers.c), line:16:41, endln:16:42
          |vpiParent:
          \_property_inst: (p_triggers), line:16:24, endln:16:43
          |vpiName:c
          |vpiFullName:work@m.a1.p_triggers.c
          |vpiActual:
          \_logic_var: (work@m.c), line:1:22, endln:1:23
        |vpiName:p_triggers
  |vpiAssertion:
  \_assert_stmt: (work@m.a2), line:18:3, endln:18:66
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a2
    |vpiFullName:work@m.a2
    |vpiProperty:
    \_property_spec: , line:18:24, endln:18:63
      |vpiParent:
      \_assert_stmt: (work@m.a2), line:18:3, endln:18:66
      |vpiPropertyExpr:
      \_sequence_inst: (p_triggers), line:18:24, endln:18:63
        |vpiParent:
        \_property_spec: , line:18:24, endln:18:63
        |vpiArgument:
        \_operation: , line:18:35, endln:18:62
          |vpiParent:
          \_sequence_inst: (p_triggers), line:18:24, endln:18:63
          |vpiOpType:37
          |vpiOperand:
          \_operation: , line:18:35, endln:18:56
            |vpiParent:
            \_operation: , line:18:35, endln:18:62
            |vpiOpType:37
            |vpiOperand:
            \_operation: , line:18:35, endln:18:42
              |vpiParent:
              \_operation: , line:18:35, endln:18:56
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:18:35, endln:18:39
                |vpiParent:
                \_operation: , line:18:35, endln:18:42
                |vpiOpType:37
                |vpiOperand:
                \_ref_obj: (work@m.a2.p_triggers.a), line:18:35, endln:18:36
                  |vpiParent:
                  \_operation: , line:18:35, endln:18:39
                  |vpiName:a
                  |vpiFullName:work@m.a2.p_triggers.a
                  |vpiActual:
                  \_logic_var: (work@m.a), line:1:16, endln:1:17
                |vpiOperand:
                \_ref_obj: (work@m.a2.p_triggers.b), line:18:38, endln:18:39
                  |vpiParent:
                  \_operation: , line:18:35, endln:18:39
                  |vpiName:b
                  |vpiFullName:work@m.a2.p_triggers.b
                  |vpiActual:
                  \_logic_var: (work@m.b), line:1:19, endln:1:20
              |vpiOperand:
              \_ref_obj: (work@m.a2.p_triggers.c), line:18:41, endln:18:42
                |vpiParent:
                \_operation: , line:18:35, endln:18:42
                |vpiName:c
                |vpiFullName:work@m.a2.p_triggers.c
                |vpiActual:
                \_logic_var: (work@m.c), line:1:22, endln:1:23
            |vpiOperand:
            \_operation: , line:18:44, endln:18:56
              |vpiParent:
              \_operation: , line:18:35, endln:18:56
              |vpiOpType:39
              |vpiOperand:
              \_ref_obj: (work@m.a2.p_triggers.clk1), line:18:52, endln:18:56
                |vpiParent:
                \_operation: , line:18:44, endln:18:56
                |vpiName:clk1
                |vpiFullName:work@m.a2.p_triggers.clk1
                |vpiActual:
                \_logic_var: (work@m.clk1), line:1:34, endln:1:38
          |vpiOperand:
          \_constant: , line:18:58, endln:18:62
        |vpiName:p_triggers
  |vpiAssertion:
  \_assert_stmt: (work@m.a4), line:28:3, endln:28:79
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a4
    |vpiFullName:work@m.a4
    |vpiProperty:
    \_property_spec: , line:28:23, endln:28:76
      |vpiParent:
      \_assert_stmt: (work@m.a4), line:28:3, endln:28:79
      |vpiPropertyExpr:
      \_sequence_inst: (p_multiclock), line:28:23, endln:28:76
        |vpiParent:
        \_property_spec: , line:28:23, endln:28:76
        |vpiArgument:
        \_operation: , line:28:36, endln:28:48
          |vpiParent:
          \_sequence_inst: (p_multiclock), line:28:23, endln:28:76
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@m.a4.p_multiclock.clk2), line:28:44, endln:28:48
            |vpiParent:
            \_operation: , line:28:36, endln:28:48
            |vpiName:clk2
            |vpiFullName:work@m.a4.p_multiclock.clk2
            |vpiActual:
            \_logic_var: (work@m.clk2), line:1:40, endln:1:44
        |vpiArgument:
        \_constant: , line:28:50, endln:28:50
        |vpiArgument:
        \_operation: , line:28:52, endln:28:75
          |vpiParent:
          \_sequence_inst: (p_multiclock), line:28:23, endln:28:76
          |vpiOpType:37
          |vpiOperand:
          \_operation: , line:28:52, endln:28:72
            |vpiParent:
            \_operation: , line:28:52, endln:28:75
            |vpiOpType:37
            |vpiOperand:
            \_operation: , line:28:52, endln:28:69
              |vpiParent:
              \_operation: , line:28:52, endln:28:72
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:28:52, endln:28:66
                |vpiParent:
                \_operation: , line:28:52, endln:28:69
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:28:52, endln:28:64
                  |vpiParent:
                  \_operation: , line:28:52, endln:28:66
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (work@m.a4.p_multiclock.clk1), line:28:60, endln:28:64
                    |vpiParent:
                    \_operation: , line:28:52, endln:28:64
                    |vpiName:clk1
                    |vpiFullName:work@m.a4.p_multiclock.clk1
                    |vpiActual:
                    \_logic_var: (work@m.clk1), line:1:34, endln:1:38
                |vpiOperand:
                \_ref_obj: (work@m.a4.p_multiclock.a), line:28:65, endln:28:66
                  |vpiParent:
                  \_operation: , line:28:52, endln:28:66
                  |vpiName:a
                  |vpiFullName:work@m.a4.p_multiclock.a
                  |vpiActual:
                  \_logic_var: (work@m.a), line:1:16, endln:1:17
              |vpiOperand:
              \_ref_obj: (work@m.a4.p_multiclock.b), line:28:68, endln:28:69
                |vpiParent:
                \_operation: , line:28:52, endln:28:69
                |vpiName:b
                |vpiFullName:work@m.a4.p_multiclock.b
                |vpiActual:
                \_logic_var: (work@m.b), line:1:19, endln:1:20
            |vpiOperand:
            \_ref_obj: (work@m.a4.p_multiclock.c), line:28:71, endln:28:72
              |vpiParent:
              \_operation: , line:28:52, endln:28:72
              |vpiName:c
              |vpiFullName:work@m.a4.p_multiclock.c
              |vpiActual:
              \_logic_var: (work@m.c), line:1:22, endln:1:23
          |vpiOperand:
          \_ref_obj: (work@m.a4.p_multiclock.d), line:28:74, endln:28:75
            |vpiParent:
            \_operation: , line:28:52, endln:28:75
            |vpiName:d
            |vpiFullName:work@m.a4.p_multiclock.d
            |vpiActual:
            \_logic_var: (work@m.d), line:1:25, endln:1:26
        |vpiName:p_multiclock
  |vpiTopModule:1
  |vpiDefaultClocking:
  \_clocking_block: (work@m.unnamed_clocking_block), line:4:3, endln:4:48
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:unnamed_clocking_block
    |vpiFullName:work@m.unnamed_clocking_block
    |vpiClockingEvent:
    \_event_control: , line:4:20, endln:4:35
      |vpiParent:
      \_clocking_block: (work@m.unnamed_clocking_block), line:4:3, endln:4:48
      |vpiCondition:
      \_operation: , line:4:22, endln:4:34
        |vpiParent:
        \_event_control: , line:4:20, endln:4:35
        |vpiOpType:40
        |vpiOperand:
        \_ref_obj: (work@m.unnamed_clocking_block.clk1), line:4:30, endln:4:34
          |vpiParent:
          \_operation: , line:4:22, endln:4:34
          |vpiName:clk1
          |vpiFullName:work@m.unnamed_clocking_block.clk1
          |vpiActual:
          \_logic_var: (work@m.clk1), line:1:34, endln:1:38
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiPort:
  \_port: (a), line:1:16, endln:1:17
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.a), line:1:16, endln:1:17
      |vpiParent:
      \_port: (a), line:1:16, endln:1:17
      |vpiName:a
      |vpiFullName:work@m.a
      |vpiActual:
      \_logic_var: (work@m.a), line:1:16, endln:1:17
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiPort:
  \_port: (b), line:1:19, endln:1:20
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:b
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.b), line:1:19, endln:1:20
      |vpiParent:
      \_port: (b), line:1:19, endln:1:20
      |vpiName:b
      |vpiFullName:work@m.b
      |vpiActual:
      \_logic_var: (work@m.b), line:1:19, endln:1:20
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiPort:
  \_port: (c), line:1:22, endln:1:23
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:c
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.c), line:1:22, endln:1:23
      |vpiParent:
      \_port: (c), line:1:22, endln:1:23
      |vpiName:c
      |vpiFullName:work@m.c
      |vpiActual:
      \_logic_var: (work@m.c), line:1:22, endln:1:23
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiPort:
  \_port: (d), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:d
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.d), line:1:25, endln:1:26
      |vpiParent:
      \_port: (d), line:1:25, endln:1:26
      |vpiName:d
      |vpiFullName:work@m.d
      |vpiActual:
      \_logic_var: (work@m.d), line:1:25, endln:1:26
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiPort:
  \_port: (rst1), line:1:28, endln:1:32
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:rst1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.rst1), line:1:28, endln:1:32
      |vpiParent:
      \_port: (rst1), line:1:28, endln:1:32
      |vpiName:rst1
      |vpiFullName:work@m.rst1
      |vpiActual:
      \_logic_var: (work@m.rst1), line:1:28, endln:1:32
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiPort:
  \_port: (clk1), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clk1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.clk1), line:1:34, endln:1:38
      |vpiParent:
      \_port: (clk1), line:1:34, endln:1:38
      |vpiName:clk1
      |vpiFullName:work@m.clk1
      |vpiActual:
      \_logic_var: (work@m.clk1), line:1:34, endln:1:38
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiPort:
  \_port: (clk2), line:1:40, endln:1:44
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clk2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.clk2), line:1:40, endln:1:44
      |vpiParent:
      \_port: (clk2), line:1:40, endln:1:44
      |vpiName:clk2
      |vpiFullName:work@m.clk2
      |vpiActual:
      \_logic_var: (work@m.clk2), line:1:40, endln:1:44
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiProcess:
  \_always: , line:20:3, endln:26:6
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiStmt:
    \_event_control: , line:20:10, endln:20:40
      |vpiParent:
      \_always: , line:20:3, endln:26:6
      |vpiCondition:
      \_operation: , line:20:12, endln:20:39
        |vpiParent:
        \_event_control: , line:20:10, endln:20:40
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:20:12, endln:20:24
          |vpiParent:
          \_operation: , line:20:12, endln:20:39
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@m.clk2), line:20:20, endln:20:24
            |vpiParent:
            \_operation: , line:20:12, endln:20:24
            |vpiName:clk2
            |vpiFullName:work@m.clk2
            |vpiActual:
            \_logic_var: (work@m.clk2), line:1:40, endln:1:44
        |vpiOperand:
        \_operation: , line:20:28, endln:20:39
          |vpiParent:
          \_operation: , line:20:12, endln:20:39
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@m.rst), line:20:36, endln:20:39
            |vpiParent:
            \_operation: , line:20:28, endln:20:39
            |vpiName:rst
            |vpiFullName:work@m.rst
            |vpiActual:
            \_logic_var: (work@m.rst), line:3:9, endln:3:12
      |vpiStmt:
      \_begin: (work@m), line:20:41, endln:26:6
        |vpiParent:
        \_event_control: , line:20:10, endln:20:40
        |vpiFullName:work@m
        |vpiStmt:
        \_if_else: , line:21:5, endln:25:8
          |vpiParent:
          \_begin: (work@m), line:20:41, endln:26:6
          |vpiCondition:
          \_ref_obj: (work@m.rst), line:21:9, endln:21:12
            |vpiParent:
            \_if_else: , line:21:5, endln:25:8
            |vpiName:rst
            |vpiFullName:work@m.rst
            |vpiActual:
            \_logic_var: (work@m.rst), line:3:9, endln:3:12
          |vpiStmt:
          \_delay_control: , line:22:7, endln:22:9
            |vpiParent:
            \_if_else: , line:21:5, endln:25:8
            |#5
          |vpiElseStmt:
          \_begin: (work@m), line:23:10, endln:25:8
            |vpiParent:
            \_if_else: , line:21:5, endln:25:8
            |vpiFullName:work@m
            |vpiStmt:
            \_assert_stmt: (work@m.a3), line:24:7, endln:24:49
              |vpiParent:
              \_begin: (work@m), line:23:10, endln:25:8
              |vpiName:a3
              |vpiFullName:work@m.a3
              |vpiProperty:
              \_property_spec: , line:24:28, endln:24:47
                |vpiParent:
                \_assert_stmt: (work@m.a3), line:24:7, endln:24:49
                |vpiPropertyExpr:
                \_property_inst: (p_triggers), line:24:28, endln:24:47
                  |vpiParent:
                  \_property_spec: , line:24:28, endln:24:47
                  |vpiArgument:
                  \_ref_obj: (work@m.a3.p_triggers.a), line:24:39, endln:24:40
                    |vpiParent:
                    \_property_inst: (p_triggers), line:24:28, endln:24:47
                    |vpiName:a
                    |vpiFullName:work@m.a3.p_triggers.a
                    |vpiActual:
                    \_logic_var: (work@m.a), line:1:16, endln:1:17
                  |vpiArgument:
                  \_ref_obj: (work@m.a3.p_triggers.b), line:24:42, endln:24:43
                    |vpiParent:
                    \_property_inst: (p_triggers), line:24:28, endln:24:47
                    |vpiName:b
                    |vpiFullName:work@m.a3.p_triggers.b
                    |vpiActual:
                    \_logic_var: (work@m.b), line:1:19, endln:1:20
                  |vpiArgument:
                  \_ref_obj: (work@m.a3.p_triggers.c), line:24:45, endln:24:46
                    |vpiParent:
                    \_property_inst: (p_triggers), line:24:28, endln:24:47
                    |vpiName:c
                    |vpiFullName:work@m.a3.p_triggers.c
                    |vpiActual:
                    \_logic_var: (work@m.c), line:1:22, endln:1:23
                  |vpiName:p_triggers
    |vpiAlwaysType:1
\_weaklyReferenced:
\_logic_typespec: , line:1:19, endln:1:20
\_logic_typespec: , line:1:22, endln:1:23
\_logic_typespec: , line:1:25, endln:1:26
\_logic_typespec: , line:1:28, endln:1:32
\_logic_typespec: , line:1:34, endln:1:38
\_logic_typespec: , line:1:40, endln:1:44
\_logic_typespec: , line:3:3, endln:3:8
  |vpiParent:
  \_logic_var: (work@m.rst), line:3:9, endln:3:12
\_logic_typespec: , line:1:16, endln:1:17
\_logic_typespec: , line:3:3, endln:3:8
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/SequenceInst/dut.sv | ${SURELOG_DIR}/build/regression/SequenceInst/roundtrip/dut_000.sv | 11 | 30 |