<profile>

<section name = "Vitis HLS Report for 'AXIvideo2MultiPixStream_5_Pipeline_loop_width'" level="0">
<item name = "Date">Thu Jul 18 12:04:20 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.558 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 3842, 20.000 ns, 38.420 us, 1, 3841, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_width">0, 3840, 2, 1, 1, 0 ~ 3840, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 103, -</column>
<column name="Register">-, -, 42, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_6_fu_209_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_248">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_251">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_256">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op36_read_state1">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln3105_fu_203_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 1, 1, 1</column>
<column name="or_ln3109_fu_215_p2">or, 0, 0, 1, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_eol_phi_fu_166_p4">13, 3, 1, 3</column>
<column name="ap_phi_mux_sof_phi_fu_177_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_5">9, 2, 12, 24</column>
<column name="axi_data_3_fu_92">9, 2, 24, 48</column>
<column name="axi_last_3_fu_96">9, 2, 1, 2</column>
<column name="eol_reg_163">9, 2, 1, 2</column>
<column name="j_fu_88">9, 2, 12, 24</column>
<column name="s_axis_video1_TDATA_blk_n">9, 2, 1, 2</column>
<column name="srcLayer1_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="axi_data_3_fu_92">24, 0, 24, 0</column>
<column name="axi_last_3_fu_96">1, 0, 1, 0</column>
<column name="eol_reg_163">1, 0, 1, 0</column>
<column name="icmp_ln3105_reg_299">1, 0, 1, 0</column>
<column name="j_fu_88">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream.5_Pipeline_loop_width, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream.5_Pipeline_loop_width, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2MultiPixStream.5_Pipeline_loop_width, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream.5_Pipeline_loop_width, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream.5_Pipeline_loop_width, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2MultiPixStream.5_Pipeline_loop_width, return value</column>
<column name="s_axis_video1_TVALID">in, 1, axis, s_axis_video1_V_data_V, pointer</column>
<column name="s_axis_video1_TDATA">in, 24, axis, s_axis_video1_V_data_V, pointer</column>
<column name="srcLayer1_din">out, 24, ap_fifo, srcLayer1, pointer</column>
<column name="srcLayer1_num_data_valid">in, 3, ap_fifo, srcLayer1, pointer</column>
<column name="srcLayer1_fifo_cap">in, 3, ap_fifo, srcLayer1, pointer</column>
<column name="srcLayer1_full_n">in, 1, ap_fifo, srcLayer1, pointer</column>
<column name="srcLayer1_write">out, 1, ap_fifo, srcLayer1, pointer</column>
<column name="sof_4">in, 1, ap_none, sof_4, scalar</column>
<column name="axi_last_2">in, 1, ap_none, axi_last_2, scalar</column>
<column name="axi_data_2">in, 24, ap_none, axi_data_2, scalar</column>
<column name="cols">in, 12, ap_none, cols, scalar</column>
<column name="s_axis_video1_TREADY">out, 1, axis, s_axis_video1_V_dest_V, pointer</column>
<column name="s_axis_video1_TDEST">in, 1, axis, s_axis_video1_V_dest_V, pointer</column>
<column name="s_axis_video1_TKEEP">in, 3, axis, s_axis_video1_V_keep_V, pointer</column>
<column name="s_axis_video1_TSTRB">in, 3, axis, s_axis_video1_V_strb_V, pointer</column>
<column name="s_axis_video1_TUSER">in, 1, axis, s_axis_video1_V_user_V, pointer</column>
<column name="s_axis_video1_TLAST">in, 1, axis, s_axis_video1_V_last_V, pointer</column>
<column name="s_axis_video1_TID">in, 1, axis, s_axis_video1_V_id_V, pointer</column>
<column name="eol_out">out, 1, ap_vld, eol_out, pointer</column>
<column name="eol_out_ap_vld">out, 1, ap_vld, eol_out, pointer</column>
<column name="axi_data_3_out">out, 24, ap_vld, axi_data_3_out, pointer</column>
<column name="axi_data_3_out_ap_vld">out, 1, ap_vld, axi_data_3_out, pointer</column>
</table>
</item>
</section>
</profile>
