// Code your design here
module org(output y,input a,b);
  assign y=a|b;
endmodule

//testbench
module org_tb;
  
  reg a1,b1;
  wire y1;
  
  org org_tb(.a(a1),.b(b1),.y(y1)); //instantiation
  initial begin //procedural assignment
    $dumpfile("dump.vcd");
    $dumpvars(1);
    $monitor(a1,b1,y1); //to print value of input and output
    a1=1'b0;
    b1=1'b0;
    #1; //delay
    a1=1'b0;
    b1=1'b1;
    #1;
    a1=1'b1;
    b1=1'b0;
    #1;
    a1=1'b1;
    b1=1'b1;
    #1;
  end
endmodule
