
---------- Begin Simulation Statistics ----------
final_tick                                  650646500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187770                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867360                       # Number of bytes of host memory used
host_op_rate                                   192866                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.33                       # Real time elapsed on the host
host_tick_rate                              122167755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1027168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000651                       # Number of seconds simulated
sim_ticks                                   650646500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.210600                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  276367                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               278566                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4232                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            290420                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1716                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2668                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              952                       # Number of indirect misses.
system.cpu.branchPred.lookups                  305452                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5910                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          236                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    739788                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   742311                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3653                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     247012                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8701                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           97064                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1002022                       # Number of instructions committed
system.cpu.commit.committedOps                1029189                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1214714                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.847269                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.602530                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       879301     72.39%     72.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        89393      7.36%     79.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        27118      2.23%     81.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        39291      3.23%     85.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       163273     13.44%     98.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3357      0.28%     98.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1758      0.14%     99.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2522      0.21%     99.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         8701      0.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1214714                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                    800492                       # Number of committed integer instructions.
system.cpu.commit.loads                         35378                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756594     73.51%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.04%     73.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.01%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.01%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35378      3.44%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         236587     22.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1029189                       # Class of committed instruction
system.cpu.commit.refs                         271965                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1027168                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.301293                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.301293                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                935183                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   611                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               257093                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1183170                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   113424                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    125038                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4141                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2091                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 51143                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      305452                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     32946                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1127618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1512                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1238123                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9484                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.234729                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              96353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             283993                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.951455                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1228929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.035314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.890075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   925473     75.31%     75.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4678      0.38%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4882      0.40%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6184      0.50%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   259551     21.12%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5037      0.41%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2321      0.19%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4406      0.36%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    16397      1.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1228929                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           72365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4030                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   266182                       # Number of branches executed
system.cpu.iew.exec_nop                          2193                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.857591                       # Inst execution rate
system.cpu.iew.exec_refs                       296370                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     255767                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10633                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 41125                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2198                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               259728                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1138309                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 40603                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6445                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1115978                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   701                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4141                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   710                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         16158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2758                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1040                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5747                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        23139                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1837                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2193                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1443058                       # num instructions consuming a value
system.cpu.iew.wb_count                       1102332                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.387919                       # average fanout of values written-back
system.cpu.iew.wb_producers                    559789                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.847104                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1113715                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1371405                       # number of integer regfile reads
system.cpu.int_regfile_writes                  602276                       # number of integer regfile writes
system.cpu.ipc                               0.768467                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.768467                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                823098     73.33%     73.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  386      0.03%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.01%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 53      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  80      0.01%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                41332      3.68%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              257291     22.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1122424                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3425                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003051                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     968     28.26%     28.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.06%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     28.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     28.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.06%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     28.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1484     43.33%     71.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   968     28.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1123153                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3472295                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1100047                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1241765                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1135911                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1122424                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 205                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          108939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               368                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        57588                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1228929                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.913335                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.557600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              860422     70.01%     70.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               59658      4.85%     74.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               60329      4.91%     79.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               80307      6.53%     86.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              152515     12.41%     98.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7530      0.61%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4849      0.39%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2169      0.18%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1150      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1228929                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.862545                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2670                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5274                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2285                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3327                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1986                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              808                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                41125                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              259728                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  838285                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                          1301294                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   11618                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1240714                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     54                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   141194                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    993                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2192458                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1155812                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1390903                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    147532                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 903671                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4141                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                905295                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   150159                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1415107                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19149                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                838                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    398072                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            203                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2699                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2326221                       # The number of ROB reads
system.cpu.rob.rob_writes                     2266783                       # The number of ROB writes
system.cpu.timesIdled                            2088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2234                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     182                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        58680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                978                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26347                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           978                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1748864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1748864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27406                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27406    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27406                       # Request fanout histogram
system.membus.reqLayer0.occupancy            38317500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          141969500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3052                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             181                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26346                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3307                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          244                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        78992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 88658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       406976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3331968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3738944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               7                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29988                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000400                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020000                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29976     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29988                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           57864000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39925999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4960500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   97                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2574                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2477                       # number of overall hits
system.l2.overall_hits::.cpu.data                  97                       # number of overall hits
system.l2.overall_hits::total                    2574                       # number of overall hits
system.l2.demand_misses::.cpu.inst                830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26496                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27326                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               830                       # number of overall misses
system.l2.overall_misses::.cpu.data             26496                       # number of overall misses
system.l2.overall_misses::total                 27326                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1987422500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2053826000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66403500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1987422500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2053826000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.250983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.996352                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.250983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.996352                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80004.216867                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75008.397494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75160.140526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80004.216867                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75008.397494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75160.140526                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27326                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27326                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58103500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1722472001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1780575501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58103500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1722472001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1780575501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.250983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.996352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.250983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.996352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70004.216867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65008.756076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65160.488216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70004.216867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65008.756076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65160.488216                       # average overall mshr miss latency
system.l2.replacements                              7                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25472                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25472                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3041                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3041                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3041                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3041                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26348                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1975225500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1975225500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         26349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74966.809625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74966.809625                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        26348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1711755001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1711755001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64967.170222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64967.170222                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66403500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66403500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.250983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.250983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80004.216867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80004.216867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58103500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58103500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.250983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.250983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70004.216867                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70004.216867                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12197000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12197000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.606557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.606557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82412.162162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82412.162162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10717000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10717000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.606557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.606557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72412.162162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72412.162162                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1523500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1523500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18808.641975                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18808.641975                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11941.553278                       # Cycle average of tags in use
system.l2.tags.total_refs                       58586                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27406                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.137707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.973482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       784.708165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11091.871631                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.023947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.338497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.364427                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        22515                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.836151                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    496750                       # Number of tag accesses
system.l2.tags.data_accesses                   496750                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1695680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1748800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          81641875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2606146348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2687788223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     81641875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81641875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          98364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                98364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          98364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         81641875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2606146348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2687886587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     26495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               54769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    141046750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  136625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               653390500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5161.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23911.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27325                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    884.054628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   749.061332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.399286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          106      5.36%      5.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           87      4.40%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           67      3.39%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      0.96%     14.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      2.48%     16.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      0.51%     17.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      1.52%     18.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.46%     19.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1600     80.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1977                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1748800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1748800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2687.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2687.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     650579500                       # Total gap between requests
system.mem_ctrls.avgGap                      23808.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1695680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 81641874.658512726426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2606146348.285897254944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23939000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    629451500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28842.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23757.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7375620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3920235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            99781500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51015120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        180472830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         97871520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          440436825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.921839                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    247378750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     21580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    381687750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6754440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3582480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            95319000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51015120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        174206820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        103148160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          434026020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        667.068862                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    261027500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     21580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    368039000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        29303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            29303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        29303                       # number of overall hits
system.cpu.icache.overall_hits::total           29303                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3643                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3643                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3643                       # number of overall misses
system.cpu.icache.overall_misses::total          3643                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    116116500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116116500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116116500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116116500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        32946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        32946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        32946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        32946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.110575                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.110575                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.110575                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.110575                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31873.867691                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31873.867691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31873.867691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31873.867691                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          735                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3052                       # number of writebacks
system.cpu.icache.writebacks::total              3052                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          336                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          336                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          336                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          336                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3307                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3307                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3307                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3307                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97762500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97762500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97762500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97762500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.100376                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.100376                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.100376                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.100376                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29562.292108                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29562.292108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29562.292108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29562.292108                       # average overall mshr miss latency
system.cpu.icache.replacements                   3052                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        29303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           29303                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3643                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3643                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116116500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116116500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        32946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        32946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.110575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.110575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31873.867691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31873.867691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          336                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          336                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3307                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3307                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97762500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97762500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.100376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.100376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29562.292108                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29562.292108                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.924049                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               32610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3307                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.860901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   250.924049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             69199                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            69199                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62060                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62191                       # number of overall hits
system.cpu.dcache.overall_hits::total           62191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       210735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         210735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       210742                       # number of overall misses
system.cpu.dcache.overall_misses::total        210742                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13173568353                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13173568353                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13173568353                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13173568353                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       272795                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       272795                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       272933                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       272933                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.772503                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.772503                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.772138                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.772138                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62512.484177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62512.484177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62510.407764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62510.407764                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       890018                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.465641                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25472                       # number of writebacks
system.cpu.dcache.writebacks::total             25472                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       184069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       184069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       184069                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       184069                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26673                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2037522967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2037522967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2038049967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2038049967                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.097751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.097751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.097727                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.097727                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76409.021488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76409.021488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76408.726690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76408.726690                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29578500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29578500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54472.375691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54472.375691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12965500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12965500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006495                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006495                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54938.559322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54938.559322                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       210134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       210134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13142153381                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13142153381                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       236360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       236360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.889042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.889042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62541.775158                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62541.775158                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       183762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       183762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26372                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26372                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2022778995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2022778995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.111576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.111576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76701.766836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76701.766836                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       527000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       527000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1836472                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1836472                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31663.310345                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31663.310345                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1778472                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1778472                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30663.310345                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30663.310345                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           888.153710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               89157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26671                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.342844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   888.153710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.867338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.867338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          490                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            573131                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           573131                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    650646500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    650646500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
