<profile>

<section name = "Vivado HLS Report for 'forward_conv'" level="0">
<item name = "Date">Fri May 24 00:15:53 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">zynqconn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.690, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_Padding_fu_235">Padding, 2115, 2115, 2115, 2115, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 6, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, 28, no</column>
<column name="  ++ Loop 1.1.1">?, ?, ?, -, -, 28, no</column>
<column name="   +++ Loop 1.1.1.1">?, ?, ?, -, -, 1, no</column>
<column name="    ++++ Loop 1.1.1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="     +++++ Loop 1.1.1.1.1.1">?, ?, 4, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 400</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 133, 227</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 182</column>
<column name="Register">-, -, 314, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_Padding_fu_235">Padding, 0, 0, 133, 227</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="lenet_mac_muladd_16s_16s_28ns_28_1_1_U3">lenet_mac_muladd_16s_16s_28ns_28_1_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ho_fu_442_p2">+, 0, 0, 39, 1, 32</column>
<column name="idx_filter_fu_269_p2">+, 0, 0, 12, 3, 1</column>
<column name="idx_x_fu_323_p2">+, 0, 0, 15, 5, 1</column>
<column name="idx_y_fu_293_p2">+, 0, 0, 15, 5, 1</column>
<column name="next_mul2_fu_251_p2">+, 0, 0, 17, 13, 10</column>
<column name="next_mul_fu_257_p2">+, 0, 0, 15, 8, 5</column>
<column name="tmp1_fu_404_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp2_fu_426_p2">+, 0, 0, 9, 32, 32</column>
<column name="tmp4_fu_369_p2">+, 0, 0, 9, 11, 11</column>
<column name="tmp_100_fu_432_p2">+, 0, 0, 9, 32, 32</column>
<column name="tmp_101_fu_463_p2">+, 0, 0, 9, 9, 9</column>
<column name="tmp_93_fu_329_p2">+, 0, 0, 15, 6, 3</column>
<column name="tmp_95_fu_378_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_s_fu_299_p2">+, 0, 0, 15, 6, 3</column>
<column name="v_fu_448_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_y_assign_6_fu_415_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_70_fu_458_p2">-, 0, 0, 9, 9, 9</column>
<column name="tmp_94_fu_363_p2">-, 0, 0, 9, 11, 11</column>
<column name="exitcond2_fu_317_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond3_fu_287_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond_fu_263_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_97_fu_388_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_98_fu_393_p2">icmp, 0, 0, 18, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0">15, 3, 10, 30</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0">15, 3, 1, 3</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0">9, 2, 1, 2</column>
<column name="ho_2_reg_154">9, 2, 5, 10</column>
<column name="p_082_2_reg_192">9, 2, 16, 32</column>
<column name="p_Val2_3_reg_214">9, 2, 16, 32</column>
<column name="p_Val2_s_reg_166">9, 2, 16, 32</column>
<column name="p_x_assign_5_reg_204">9, 2, 32, 64</column>
<column name="p_y_assign_5_reg_226">9, 2, 32, 64</column>
<column name="p_z_assign_reg_109">9, 2, 3, 6</column>
<column name="phi_mul1_reg_131">9, 2, 13, 26</column>
<column name="phi_mul_reg_120">9, 2, 8, 16</column>
<column name="v_4_reg_142">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="conv_layer_W_data_V_3_reg_611">16, 0, 16, 0</column>
<column name="conv_layer_inpad_da_3_reg_606">16, 0, 16, 0</column>
<column name="grp_Padding_fu_235_ap_start_reg">1, 0, 1, 0</column>
<column name="ho_2_cast6_reg_556">5, 0, 32, 27</column>
<column name="ho_2_reg_154">5, 0, 5, 0</column>
<column name="ho_reg_591">32, 0, 32, 0</column>
<column name="idx_filter_reg_528">3, 0, 3, 0</column>
<column name="idx_x_reg_565">5, 0, 5, 0</column>
<column name="idx_y_reg_546">5, 0, 5, 0</column>
<column name="next_mul2_reg_515">13, 0, 13, 0</column>
<column name="next_mul_reg_520">8, 0, 8, 0</column>
<column name="p_082_2_reg_192">16, 0, 16, 0</column>
<column name="p_Val2_3_reg_214">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_166">16, 0, 16, 0</column>
<column name="p_x_assign_5_reg_204">32, 0, 32, 0</column>
<column name="p_y_assign_5_reg_226">32, 0, 32, 0</column>
<column name="p_z_assign_1_reg_179">1, 0, 1, 0</column>
<column name="p_z_assign_reg_109">3, 0, 3, 0</column>
<column name="phi_mul1_cast_reg_510">13, 0, 14, 1</column>
<column name="phi_mul1_reg_131">13, 0, 13, 0</column>
<column name="phi_mul_cast_reg_505">8, 0, 9, 1</column>
<column name="phi_mul_reg_120">8, 0, 8, 0</column>
<column name="tmp_107_cast_reg_551">6, 0, 32, 26</column>
<column name="tmp_109_cast_reg_570">6, 0, 32, 26</column>
<column name="tmp_68_reg_581">9, 0, 9, 0</column>
<column name="v_4_cast1_reg_533">5, 0, 11, 6</column>
<column name="v_4_cast9_reg_538">5, 0, 32, 27</column>
<column name="v_4_reg_142">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, forward_conv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, forward_conv, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, forward_conv, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, forward_conv, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, forward_conv, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, forward_conv, return value</column>
<column name="conv_layer_5_6_1_0_32_32_1_input_data_V_address0">out, 10, ap_memory, conv_layer_5_6_1_0_32_32_1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_input_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_input_data_V_q0">in, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_address0">out, 13, ap_memory, conv_layer_5_6_1_0_32_32_1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_we0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_d0">out, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_W_data_V_address0">out, 8, ap_memory, conv_layer_5_6_1_0_32_32_1_W_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_W_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_W_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_W_data_V_q0">in, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_W_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0">out, 10, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0">out, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_q0">in, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
</table>
</item>
</section>
</profile>
