
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;




typedef struct TYPE_38__ TYPE_9__ ;
typedef struct TYPE_37__ TYPE_8__ ;
typedef struct TYPE_36__ TYPE_7__ ;
typedef struct TYPE_35__ TYPE_6__ ;
typedef struct TYPE_34__ TYPE_5__ ;
typedef struct TYPE_33__ TYPE_4__ ;
typedef struct TYPE_32__ TYPE_3__ ;
typedef struct TYPE_31__ TYPE_2__ ;
typedef struct TYPE_30__ TYPE_1__ ;
typedef struct TYPE_29__ TYPE_19__ ;
typedef struct TYPE_28__ TYPE_18__ ;
typedef struct TYPE_27__ TYPE_17__ ;
typedef struct TYPE_26__ TYPE_16__ ;
typedef struct TYPE_25__ TYPE_15__ ;
typedef struct TYPE_24__ TYPE_14__ ;
typedef struct TYPE_23__ TYPE_13__ ;
typedef struct TYPE_22__ TYPE_12__ ;
typedef struct TYPE_21__ TYPE_11__ ;
typedef struct TYPE_20__ TYPE_10__ ;


typedef size_t uint32_t ;
struct amdgpu_device {size_t*** reg_offset; } ;
struct TYPE_38__ {int * instance; } ;
struct TYPE_37__ {int * instance; } ;
struct TYPE_36__ {int * instance; } ;
struct TYPE_35__ {int * instance; } ;
struct TYPE_34__ {int * instance; } ;
struct TYPE_33__ {int * instance; } ;
struct TYPE_32__ {int * instance; } ;
struct TYPE_31__ {int * instance; } ;
struct TYPE_30__ {int * instance; } ;
struct TYPE_29__ {int * instance; } ;
struct TYPE_28__ {int * instance; } ;
struct TYPE_27__ {int * instance; } ;
struct TYPE_26__ {int * instance; } ;
struct TYPE_25__ {int * instance; } ;
struct TYPE_24__ {int * instance; } ;
struct TYPE_23__ {int * instance; } ;
struct TYPE_22__ {int * instance; } ;
struct TYPE_21__ {int * instance; } ;
struct TYPE_20__ {int * instance; } ;


 TYPE_19__ VAR_0 ;
 size_t VAR_1 ;
 TYPE_18__ VAR_2 ;
 size_t VAR_3 ;
 TYPE_17__ VAR_4 ;
 size_t VAR_5 ;
 TYPE_16__ VAR_6 ;
 size_t VAR_7 ;
 TYPE_15__ VAR_8 ;
 size_t VAR_9 ;
 TYPE_14__ VAR_10 ;
 size_t VAR_11 ;
 size_t VAR_12 ;
 TYPE_13__ VAR_13 ;
 size_t VAR_14 ;
 TYPE_12__ VAR_15 ;
 size_t VAR_16 ;
 TYPE_11__ VAR_17 ;
 size_t VAR_18 ;
 size_t VAR_19 ;
 TYPE_10__ VAR_20 ;
 size_t VAR_21 ;
 TYPE_9__ VAR_22 ;
 size_t VAR_23 ;
 TYPE_8__ VAR_24 ;
 size_t VAR_25 ;
 TYPE_7__ VAR_26 ;
 size_t VAR_27 ;
 TYPE_6__ VAR_28 ;
 size_t VAR_29 ;
 TYPE_5__ VAR_30 ;
 size_t VAR_31 ;
 TYPE_4__ VAR_32 ;
 size_t VAR_33 ;
 TYPE_3__ VAR_34 ;
 size_t VAR_35 ;
 TYPE_2__ VAR_36 ;
 size_t VAR_37 ;
 TYPE_1__ VAR_38 ;
 size_t VAR_39 ;

int FUNC_0(struct amdgpu_device *VAR_40)
{

 uint32_t VAR_41;
 for (VAR_41 = 0 ; VAR_41 < VAR_12 ; ++VAR_41) {
  VAR_40->reg_offset[VAR_9][VAR_41] = (uint32_t *)(&(VAR_8.instance[VAR_41]));
  VAR_40->reg_offset[VAR_11][VAR_41] = (uint32_t *)(&(VAR_10.instance[VAR_41]));
  VAR_40->reg_offset[VAR_14][VAR_41] = (uint32_t *)(&(VAR_13.instance[VAR_41]));
  VAR_40->reg_offset[VAR_1][VAR_41] = (uint32_t *)(&(VAR_0.instance[VAR_41]));
  VAR_40->reg_offset[VAR_21][VAR_41] = (uint32_t *)(&(VAR_20.instance[VAR_41]));
  VAR_40->reg_offset[VAR_16][VAR_41] = (uint32_t *)(&(VAR_15.instance[VAR_41]));
  VAR_40->reg_offset[VAR_18][VAR_41] = (uint32_t *)(&(VAR_17.instance[VAR_41]));
  VAR_40->reg_offset[VAR_37][VAR_41] = (uint32_t *)(&(VAR_36.instance[VAR_41]));
  VAR_40->reg_offset[VAR_39][VAR_41] = (uint32_t *)(&(VAR_38.instance[VAR_41]));
  VAR_40->reg_offset[VAR_7][VAR_41] = (uint32_t *)(&(VAR_6.instance[VAR_41]));
  VAR_40->reg_offset[VAR_5][VAR_41] = (uint32_t *)(&(VAR_4.instance[VAR_41]));
  VAR_40->reg_offset[VAR_23][VAR_41] = (uint32_t *)(&(VAR_22.instance[VAR_41]));
  VAR_40->reg_offset[VAR_27][VAR_41] = (uint32_t *)(&(VAR_26.instance[VAR_41]));
  VAR_40->reg_offset[VAR_29][VAR_41] = (uint32_t *)(&(VAR_28.instance[VAR_41]));
  VAR_40->reg_offset[VAR_31][VAR_41] = (uint32_t *)(&(VAR_30.instance[VAR_41]));
  VAR_40->reg_offset[VAR_19][VAR_41] = (uint32_t *)(&(VAR_20.instance[VAR_41]));
  VAR_40->reg_offset[VAR_33][VAR_41] = (uint32_t *)(&(VAR_32.instance[VAR_41]));
  VAR_40->reg_offset[VAR_3][VAR_41] = (uint32_t *)(&(VAR_2.instance[VAR_41]));
  VAR_40->reg_offset[VAR_35][VAR_41] = (uint32_t *)(&(VAR_34.instance[VAR_41]));
  VAR_40->reg_offset[VAR_25][VAR_41] = (uint32_t *)(&(VAR_24.instance[VAR_41]));
 }
 return 0;
}
