
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsck.cramfs_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d0 <.init>:
  4017d0:	stp	x29, x30, [sp, #-16]!
  4017d4:	mov	x29, sp
  4017d8:	bl	401cf0 <ferror@plt+0x60>
  4017dc:	ldp	x29, x30, [sp], #16
  4017e0:	ret

Disassembly of section .plt:

00000000004017f0 <memcpy@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 416000 <ferror@plt+0x14370>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15370>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <_exit@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15370>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <strtoul@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15370>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15370>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15370>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15370>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <dup@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15370>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15370>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <geteuid@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15370>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <inflate@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <__xmknod@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <__cxa_atexit@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <fputc@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <crc32@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <lseek@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <snprintf@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15370>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <localeconv@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15370>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <fileno@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15370>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <fsync@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15370>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <malloc@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15370>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <zError@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15370>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <chmod@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15370>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <open@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15370>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <__strtol_internal@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15370>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <strncmp@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15370>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <bindtextdomain@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <__libc_start_main@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <fgetc@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <memset@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <__strtoul_internal@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <getpagesize@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <strdup@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <close@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <__gmon_start__@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <write@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <abort@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <inflateEnd@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <textdomain@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <getopt_long@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <strcmp@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <warn@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <__ctype_b_loc@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <mmap@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <lchown@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <strtol@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <free@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <symlink@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <vasprintf@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <strndup@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <strspn@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <inflateInit_@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <munmap@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <fflush@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <warnx@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <read@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <memchr@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <utimes@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <inflateReset@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <errx@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <umask@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <strcspn@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <printf@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <__errno_location@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <__xstat@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <mkdir@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <fprintf@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

0000000000401c60 <err@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c64:	ldr	x17, [x16, #552]
  401c68:	add	x16, x16, #0x228
  401c6c:	br	x17

0000000000401c70 <ioctl@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c74:	ldr	x17, [x16, #560]
  401c78:	add	x16, x16, #0x230
  401c7c:	br	x17

0000000000401c80 <setlocale@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c84:	ldr	x17, [x16, #568]
  401c88:	add	x16, x16, #0x238
  401c8c:	br	x17

0000000000401c90 <ferror@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c94:	ldr	x17, [x16, #576]
  401c98:	add	x16, x16, #0x240
  401c9c:	br	x17

Disassembly of section .text:

0000000000401ca0 <.text>:
  401ca0:	mov	x29, #0x0                   	// #0
  401ca4:	mov	x30, #0x0                   	// #0
  401ca8:	mov	x5, x0
  401cac:	ldr	x1, [sp]
  401cb0:	add	x2, sp, #0x8
  401cb4:	mov	x6, sp
  401cb8:	movz	x0, #0x0, lsl #48
  401cbc:	movk	x0, #0x0, lsl #32
  401cc0:	movk	x0, #0x40, lsl #16
  401cc4:	movk	x0, #0x1dac
  401cc8:	movz	x3, #0x0, lsl #48
  401ccc:	movk	x3, #0x0, lsl #32
  401cd0:	movk	x3, #0x40, lsl #16
  401cd4:	movk	x3, #0x5908
  401cd8:	movz	x4, #0x0, lsl #48
  401cdc:	movk	x4, #0x0, lsl #32
  401ce0:	movk	x4, #0x40, lsl #16
  401ce4:	movk	x4, #0x5988
  401ce8:	bl	4019b0 <__libc_start_main@plt>
  401cec:	bl	401a40 <abort@plt>
  401cf0:	adrp	x0, 416000 <ferror@plt+0x14370>
  401cf4:	ldr	x0, [x0, #4064]
  401cf8:	cbz	x0, 401d00 <ferror@plt+0x70>
  401cfc:	b	401a20 <__gmon_start__@plt>
  401d00:	ret
  401d04:	nop
  401d08:	adrp	x0, 417000 <ferror@plt+0x15370>
  401d0c:	add	x0, x0, #0x280
  401d10:	adrp	x1, 417000 <ferror@plt+0x15370>
  401d14:	add	x1, x1, #0x280
  401d18:	cmp	x1, x0
  401d1c:	b.eq	401d34 <ferror@plt+0xa4>  // b.none
  401d20:	adrp	x1, 405000 <ferror@plt+0x3370>
  401d24:	ldr	x1, [x1, #2488]
  401d28:	cbz	x1, 401d34 <ferror@plt+0xa4>
  401d2c:	mov	x16, x1
  401d30:	br	x16
  401d34:	ret
  401d38:	adrp	x0, 417000 <ferror@plt+0x15370>
  401d3c:	add	x0, x0, #0x280
  401d40:	adrp	x1, 417000 <ferror@plt+0x15370>
  401d44:	add	x1, x1, #0x280
  401d48:	sub	x1, x1, x0
  401d4c:	lsr	x2, x1, #63
  401d50:	add	x1, x2, x1, asr #3
  401d54:	cmp	xzr, x1, asr #1
  401d58:	asr	x1, x1, #1
  401d5c:	b.eq	401d74 <ferror@plt+0xe4>  // b.none
  401d60:	adrp	x2, 405000 <ferror@plt+0x3370>
  401d64:	ldr	x2, [x2, #2496]
  401d68:	cbz	x2, 401d74 <ferror@plt+0xe4>
  401d6c:	mov	x16, x2
  401d70:	br	x16
  401d74:	ret
  401d78:	stp	x29, x30, [sp, #-32]!
  401d7c:	mov	x29, sp
  401d80:	str	x19, [sp, #16]
  401d84:	adrp	x19, 417000 <ferror@plt+0x15370>
  401d88:	ldrb	w0, [x19, #680]
  401d8c:	cbnz	w0, 401d9c <ferror@plt+0x10c>
  401d90:	bl	401d08 <ferror@plt+0x78>
  401d94:	mov	w0, #0x1                   	// #1
  401d98:	strb	w0, [x19, #680]
  401d9c:	ldr	x19, [sp, #16]
  401da0:	ldp	x29, x30, [sp], #32
  401da4:	ret
  401da8:	b	401d38 <ferror@plt+0xa8>
  401dac:	sub	sp, sp, #0xf0
  401db0:	stp	x22, x21, [sp, #208]
  401db4:	adrp	x21, 406000 <ferror@plt+0x4370>
  401db8:	add	x21, x21, #0x1bc
  401dbc:	stp	x20, x19, [sp, #224]
  401dc0:	mov	x19, x1
  401dc4:	mov	w20, w0
  401dc8:	mov	w0, #0x5                   	// #5
  401dcc:	mov	x1, x21
  401dd0:	stp	x29, x30, [sp, #144]
  401dd4:	stp	x28, x27, [sp, #160]
  401dd8:	stp	x26, x25, [sp, #176]
  401ddc:	stp	x24, x23, [sp, #192]
  401de0:	add	x29, sp, #0x90
  401de4:	bl	401c80 <setlocale@plt>
  401de8:	mov	w0, wzr
  401dec:	mov	x1, x21
  401df0:	bl	401c80 <setlocale@plt>
  401df4:	adrp	x21, 405000 <ferror@plt+0x3370>
  401df8:	add	x21, x21, #0xaea
  401dfc:	adrp	x1, 405000 <ferror@plt+0x3370>
  401e00:	add	x1, x1, #0xaf5
  401e04:	mov	x0, x21
  401e08:	bl	4019a0 <bindtextdomain@plt>
  401e0c:	mov	x0, x21
  401e10:	bl	401a60 <textdomain@plt>
  401e14:	adrp	x0, 402000 <ferror@plt+0x370>
  401e18:	add	x0, x0, #0x8dc
  401e1c:	bl	405990 <ferror@plt+0x3d00>
  401e20:	mov	w0, #0x10                  	// #16
  401e24:	bl	403d10 <ferror@plt+0x2080>
  401e28:	adrp	x21, 405000 <ferror@plt+0x3370>
  401e2c:	adrp	x22, 405000 <ferror@plt+0x3370>
  401e30:	adrp	x26, 405000 <ferror@plt+0x3370>
  401e34:	adrp	x23, 405000 <ferror@plt+0x3370>
  401e38:	add	x21, x21, #0xb07
  401e3c:	add	x22, x22, #0xa10
  401e40:	add	x26, x26, #0x9c8
  401e44:	adrp	x27, 417000 <ferror@plt+0x15370>
  401e48:	add	x23, x23, #0xb2d
  401e4c:	mov	w28, #0x1                   	// #1
  401e50:	adrp	x25, 417000 <ferror@plt+0x15370>
  401e54:	mov	w0, w20
  401e58:	mov	x1, x19
  401e5c:	mov	x2, x21
  401e60:	mov	x3, x22
  401e64:	mov	x4, xzr
  401e68:	bl	401a70 <getopt_long@plt>
  401e6c:	sub	w8, w0, #0x56
  401e70:	cmp	w8, #0x23
  401e74:	b.hi	401ee4 <ferror@plt+0x254>  // b.pmore
  401e78:	adr	x9, 401e54 <ferror@plt+0x1c4>
  401e7c:	ldrh	w10, [x26, x8, lsl #1]
  401e80:	add	x9, x9, x10, lsl #2
  401e84:	br	x9
  401e88:	ldr	x24, [x27, #648]
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	mov	x0, xzr
  401e94:	mov	x1, x23
  401e98:	bl	401bc0 <dcgettext@plt>
  401e9c:	mov	x1, x0
  401ea0:	mov	x0, x24
  401ea4:	bl	404604 <ferror@plt+0x2974>
  401ea8:	mov	w8, w0
  401eac:	adrp	x9, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  401eb0:	str	x8, [x9, #712]
  401eb4:	b	401e54 <ferror@plt+0x1c4>
  401eb8:	ldr	x8, [x27, #648]
  401ebc:	adrp	x9, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  401ec0:	strb	w28, [x9, #688]
  401ec4:	cbz	x8, 401e54 <ferror@plt+0x1c4>
  401ec8:	str	x8, [x25, #608]
  401ecc:	b	401e54 <ferror@plt+0x1c4>
  401ed0:	adrp	x9, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  401ed4:	ldr	w8, [x9, #696]
  401ed8:	add	w8, w8, #0x1
  401edc:	str	w8, [x9, #696]
  401ee0:	b	401e54 <ferror@plt+0x1c4>
  401ee4:	cmn	w0, #0x1
  401ee8:	b.ne	40250c <ferror@plt+0x87c>  // b.any
  401eec:	adrp	x8, 417000 <ferror@plt+0x15370>
  401ef0:	ldrsw	x8, [x8, #656]
  401ef4:	sub	w9, w20, w8
  401ef8:	cmp	w9, #0x1
  401efc:	b.ne	4024f4 <ferror@plt+0x864>  // b.any
  401f00:	ldr	x1, [x19, x8, lsl #3]
  401f04:	adrp	x25, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  401f08:	add	x2, sp, #0x10
  401f0c:	mov	w0, wzr
  401f10:	str	x1, [x25, #720]
  401f14:	bl	401c30 <__xstat@plt>
  401f18:	tbnz	w0, #31, 402544 <ferror@plt+0x8b4>
  401f1c:	adrp	x23, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  401f20:	add	x23, x23, #0x2bc
  401f24:	ldur	x0, [x23, #20]
  401f28:	mov	w1, wzr
  401f2c:	bl	401970 <open@plt>
  401f30:	str	w0, [x23]
  401f34:	tbnz	w0, #31, 402550 <ferror@plt+0x8c0>
  401f38:	ldr	w8, [sp, #32]
  401f3c:	and	w8, w8, #0xf000
  401f40:	cmp	w8, #0x8, lsl #12
  401f44:	b.eq	401f64 <ferror@plt+0x2d4>  // b.none
  401f48:	cmp	w8, #0x6, lsl #12
  401f4c:	b.ne	40255c <ferror@plt+0x8cc>  // b.any
  401f50:	add	x1, sp, #0x8
  401f54:	bl	403904 <ferror@plt+0x1c74>
  401f58:	cbnz	w0, 402698 <ferror@plt+0xa08>
  401f5c:	ldr	x22, [sp, #8]
  401f60:	b	401f68 <ferror@plt+0x2d8>
  401f64:	ldr	x22, [sp, #64]
  401f68:	cmp	x22, #0x4b
  401f6c:	b.ls	4024dc <ferror@plt+0x84c>  // b.plast
  401f70:	mov	x1, x23
  401f74:	ldr	w0, [x1], #52
  401f78:	mov	w2, #0x4c                  	// #76
  401f7c:	bl	401b80 <read@plt>
  401f80:	cmp	x0, #0x4c
  401f84:	b.ne	4024e8 <ferror@plt+0x858>  // b.any
  401f88:	adrp	x20, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  401f8c:	ldr	w24, [x20, #752]
  401f90:	mov	w21, #0x3d45                	// #15685
  401f94:	movk	w21, #0x28cd, lsl #16
  401f98:	adrp	x26, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  401f9c:	cmp	w24, w21
  401fa0:	b.ne	401fb0 <ferror@plt+0x320>  // b.any
  401fa4:	mov	w19, wzr
  401fa8:	mov	w20, wzr
  401fac:	b	402040 <ferror@plt+0x3b0>
  401fb0:	mov	w1, #0x3d45                	// #15685
  401fb4:	mov	w0, #0x1                   	// #1
  401fb8:	movk	w1, #0x28cd, lsl #16
  401fbc:	mov	w19, #0x1                   	// #1
  401fc0:	bl	403600 <ferror@plt+0x1970>
  401fc4:	cmp	w0, w24
  401fc8:	b.ne	401fd4 <ferror@plt+0x344>  // b.any
  401fcc:	mov	w20, wzr
  401fd0:	b	402040 <ferror@plt+0x3b0>
  401fd4:	cmp	x22, #0x24c
  401fd8:	b.cc	402700 <ferror@plt+0xa70>  // b.lo, b.ul, b.last
  401fdc:	ldr	w0, [x26, #700]
  401fe0:	mov	w1, #0x200                 	// #512
  401fe4:	mov	w2, wzr
  401fe8:	bl	4018f0 <lseek@plt>
  401fec:	cmn	x0, #0x1
  401ff0:	b.eq	40270c <ferror@plt+0xa7c>  // b.none
  401ff4:	mov	x1, x23
  401ff8:	ldr	w0, [x1], #52
  401ffc:	mov	w2, #0x4c                  	// #76
  402000:	bl	401b80 <read@plt>
  402004:	cmp	x0, #0x4c
  402008:	b.ne	4024e8 <ferror@plt+0x858>  // b.any
  40200c:	ldr	w20, [x20, #752]
  402010:	cmp	w20, w21
  402014:	b.ne	402020 <ferror@plt+0x390>  // b.any
  402018:	mov	w19, wzr
  40201c:	b	40203c <ferror@plt+0x3ac>
  402020:	mov	w1, #0x3d45                	// #15685
  402024:	mov	w0, #0x1                   	// #1
  402028:	movk	w1, #0x28cd, lsl #16
  40202c:	mov	w19, #0x1                   	// #1
  402030:	bl	403600 <ferror@plt+0x1970>
  402034:	cmp	w0, w20
  402038:	b.ne	402700 <ferror@plt+0xa70>  // b.any
  40203c:	mov	w20, #0x200                 	// #512
  402040:	adrp	x28, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402044:	add	x28, x28, #0x2b4
  402048:	ldr	w8, [x28, #4]
  40204c:	strb	w19, [x28]
  402050:	cbz	w8, 4020a8 <ferror@plt+0x418>
  402054:	adrp	x1, 405000 <ferror@plt+0x3370>
  402058:	add	x1, x1, #0xe55
  40205c:	mov	w2, #0x5                   	// #5
  402060:	mov	x0, xzr
  402064:	bl	401bc0 <dcgettext@plt>
  402068:	adrp	x21, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  40206c:	ldrb	w8, [x21, #692]
  402070:	adrp	x9, 405000 <ferror@plt+0x3370>
  402074:	adrp	x10, 405000 <ferror@plt+0x3370>
  402078:	add	x9, x9, #0xe72
  40207c:	add	x10, x10, #0xe6e
  402080:	cmp	w8, #0x0
  402084:	mov	x19, x0
  402088:	csel	x1, x10, x9, ne  // ne = any
  40208c:	mov	w2, #0x5                   	// #5
  402090:	mov	x0, xzr
  402094:	bl	401bc0 <dcgettext@plt>
  402098:	mov	x1, x0
  40209c:	mov	x0, x19
  4020a0:	bl	401c10 <printf@plt>
  4020a4:	ldrb	w19, [x21, #692]
  4020a8:	adrp	x21, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  4020ac:	add	x21, x21, #0x2f0
  4020b0:	mov	w0, w19
  4020b4:	mov	x1, x21
  4020b8:	bl	403610 <ferror@plt+0x1980>
  4020bc:	ldr	w9, [x21, #8]
  4020c0:	cmp	w9, #0x100
  4020c4:	b.cs	402580 <ferror@plt+0x8f0>  // b.hs, b.nlast
  4020c8:	adrp	x27, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  4020cc:	ldr	w8, [x27, #756]
  4020d0:	mov	w10, #0x4c                  	// #76
  4020d4:	orr	x19, x20, x10
  4020d8:	cmp	x19, x8
  4020dc:	b.hi	4025a0 <ferror@plt+0x910>  // b.pmore
  4020e0:	tbnz	w9, #0, 4020f0 <ferror@plt+0x460>
  4020e4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4020e8:	add	x1, x1, #0xf00
  4020ec:	b	402110 <ferror@plt+0x480>
  4020f0:	adrp	x9, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  4020f4:	ldr	w9, [x9, #796]
  4020f8:	cbz	w9, 4026a4 <ferror@plt+0xa14>
  4020fc:	cmp	x22, x8
  402100:	b.cc	4024dc <ferror@plt+0x84c>  // b.lo, b.ul, b.last
  402104:	b.ls	402120 <ferror@plt+0x490>  // b.plast
  402108:	adrp	x1, 405000 <ferror@plt+0x3370>
  40210c:	add	x1, x1, #0xec8
  402110:	mov	w2, #0x5                   	// #5
  402114:	mov	x0, xzr
  402118:	bl	401bc0 <dcgettext@plt>
  40211c:	bl	401b70 <warnx@plt>
  402120:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402124:	ldrb	w8, [x8, #760]
  402128:	tbz	w8, #0, 4025c4 <ferror@plt+0x934>
  40212c:	mov	x0, xzr
  402130:	mov	x1, xzr
  402134:	mov	w2, wzr
  402138:	bl	4018e0 <crc32@plt>
  40213c:	ldr	w1, [x23, #56]
  402140:	ldr	w4, [x23]
  402144:	mov	x21, x0
  402148:	mov	w2, #0x3                   	// #3
  40214c:	mov	w3, #0x2                   	// #2
  402150:	mov	x0, xzr
  402154:	mov	x5, xzr
  402158:	bl	401ab0 <mmap@plt>
  40215c:	cmn	x0, #0x1
  402160:	b.ne	4025f0 <ferror@plt+0x960>  // b.any
  402164:	ldr	w1, [x27, #756]
  402168:	mov	w2, #0x3                   	// #3
  40216c:	mov	w3, #0x22                  	// #34
  402170:	mov	w4, #0xffffffff            	// #-1
  402174:	mov	x0, xzr
  402178:	mov	x5, xzr
  40217c:	bl	401ab0 <mmap@plt>
  402180:	cmn	x0, #0x1
  402184:	b.ne	40265c <ferror@plt+0x9cc>  // b.any
  402188:	mov	w0, #0x1000                	// #4096
  40218c:	bl	401940 <malloc@plt>
  402190:	cbz	x0, 402684 <ferror@plt+0x9f4>
  402194:	mov	x22, x0
  402198:	ldr	w0, [x26, #700]
  40219c:	mov	x1, x20
  4021a0:	mov	w2, wzr
  4021a4:	bl	4018f0 <lseek@plt>
  4021a8:	cmn	x0, #0x1
  4021ac:	b.eq	402678 <ferror@plt+0x9e8>  // b.none
  4021b0:	ldr	w0, [x26, #700]
  4021b4:	mov	w2, #0x1000                	// #4096
  4021b8:	mov	x1, x22
  4021bc:	bl	401b80 <read@plt>
  4021c0:	mov	x23, x0
  4021c4:	tbnz	w23, #31, 402230 <ferror@plt+0x5a0>
  4021c8:	mov	x24, xzr
  4021cc:	cbz	w23, 402268 <ferror@plt+0x5d8>
  4021d0:	cbnz	x24, 4021e8 <ferror@plt+0x558>
  4021d4:	mov	x0, xzr
  4021d8:	mov	x1, xzr
  4021dc:	mov	w2, wzr
  4021e0:	bl	4018e0 <crc32@plt>
  4021e4:	str	w0, [x22, #32]
  4021e8:	ldr	w8, [x27, #756]
  4021ec:	add	x25, x24, w23, sxtw
  4021f0:	and	x0, x21, #0xffffffff
  4021f4:	sub	w8, w8, w20
  4021f8:	cmp	x25, x8
  4021fc:	b.hi	402258 <ferror@plt+0x5c8>  // b.pmore
  402200:	mov	x1, x22
  402204:	mov	w2, w23
  402208:	bl	4018e0 <crc32@plt>
  40220c:	ldr	w8, [x26, #700]
  402210:	mov	x21, x0
  402214:	mov	w2, #0x1000                	// #4096
  402218:	mov	x1, x22
  40221c:	mov	w0, w8
  402220:	bl	401b80 <read@plt>
  402224:	mov	x23, x0
  402228:	mov	x24, x25
  40222c:	tbz	w23, #31, 4021cc <ferror@plt+0x53c>
  402230:	adrp	x1, 405000 <ferror@plt+0x3370>
  402234:	add	x1, x1, #0xe19
  402238:	mov	w2, #0x5                   	// #5
  40223c:	mov	x0, xzr
  402240:	bl	401bc0 <dcgettext@plt>
  402244:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402248:	ldr	x2, [x8, #720]
  40224c:	mov	x1, x0
  402250:	mov	w0, #0x8                   	// #8
  402254:	bl	401c60 <err@plt>
  402258:	sub	w2, w8, w24
  40225c:	mov	x1, x22
  402260:	bl	4018e0 <crc32@plt>
  402264:	mov	x21, x0
  402268:	mov	x0, x22
  40226c:	bl	401ae0 <free@plt>
  402270:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402274:	ldr	w8, [x8, #784]
  402278:	cmp	w8, w21
  40227c:	b.ne	40263c <ferror@plt+0x9ac>  // b.any
  402280:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402284:	ldrb	w8, [x8, #688]
  402288:	cmp	w8, #0x1
  40228c:	b.ne	402448 <ferror@plt+0x7b8>  // b.any
  402290:	adrp	x20, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402294:	ldr	x8, [x20, #712]
  402298:	cbnz	x8, 4022a8 <ferror@plt+0x618>
  40229c:	bl	4019f0 <getpagesize@plt>
  4022a0:	sxtw	x8, w0
  4022a4:	str	x8, [x20, #712]
  4022a8:	lsl	x20, x8, #1
  4022ac:	mov	x0, x20
  4022b0:	bl	401940 <malloc@plt>
  4022b4:	cbz	x20, 4022d0 <ferror@plt+0x640>
  4022b8:	cbnz	x0, 4022d0 <ferror@plt+0x640>
  4022bc:	adrp	x1, 405000 <ferror@plt+0x3370>
  4022c0:	add	x1, x1, #0xf41
  4022c4:	mov	w0, #0x8                   	// #8
  4022c8:	mov	x2, x20
  4022cc:	bl	401c60 <err@plt>
  4022d0:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  4022d4:	str	x0, [x8, #728]
  4022d8:	mov	w0, #0xc                   	// #12
  4022dc:	bl	401940 <malloc@plt>
  4022e0:	cbnz	x0, 4022f8 <ferror@plt+0x668>
  4022e4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4022e8:	add	x1, x1, #0xf41
  4022ec:	mov	w0, #0x8                   	// #8
  4022f0:	mov	w2, #0xc                   	// #12
  4022f4:	bl	401c60 <err@plt>
  4022f8:	mov	x20, x0
  4022fc:	ldrb	w0, [x28]
  402300:	add	x1, x28, #0x7c
  402304:	mov	x2, x20
  402308:	bl	403660 <ferror@plt+0x19d0>
  40230c:	ldr	x8, [x20]
  402310:	and	x8, x8, #0xf000
  402314:	eor	x8, x8, #0x4000
  402318:	cbnz	x8, 402364 <ferror@plt+0x6d4>
  40231c:	ldr	w8, [x20, #8]
  402320:	adrp	x23, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402324:	lsr	x8, x8, #4
  402328:	and	x21, x8, #0xffffffc
  40232c:	orr	x8, x21, #0x200
  402330:	cmp	x8, #0x24c
  402334:	b.eq	402370 <ferror@plt+0x6e0>  // b.none
  402338:	ldr	w8, [x23, #760]
  40233c:	tbnz	w8, #10, 402370 <ferror@plt+0x6e0>
  402340:	adrp	x1, 406000 <ferror@plt+0x4370>
  402344:	add	x1, x1, #0x10
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	bl	401bc0 <dcgettext@plt>
  402354:	mov	x1, x0
  402358:	mov	w0, #0x4                   	// #4
  40235c:	mov	x2, x21
  402360:	bl	401be0 <errx@plt>
  402364:	adrp	x1, 405000 <ferror@plt+0x3370>
  402368:	add	x1, x1, #0xff4
  40236c:	b	402644 <ferror@plt+0x9b4>
  402370:	mov	w0, wzr
  402374:	bl	401bf0 <umask@plt>
  402378:	bl	401890 <geteuid@plt>
  40237c:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402380:	add	x8, x8, #0x2c0
  402384:	mov	x21, x8
  402388:	str	w0, [x8]
  40238c:	str	xzr, [x21, #128]!
  402390:	adrp	x1, 405000 <ferror@plt+0x3370>
  402394:	add	x1, x1, #0xf5b
  402398:	mov	w2, #0x70                  	// #112
  40239c:	mov	x0, x21
  4023a0:	str	wzr, [x8, #136]
  4023a4:	bl	401b40 <inflateInit_@plt>
  4023a8:	adrp	x22, 417000 <ferror@plt+0x15370>
  4023ac:	add	x22, x22, #0x260
  4023b0:	ldr	x0, [x22]
  4023b4:	mov	x1, x20
  4023b8:	bl	4029ec <ferror@plt+0xd5c>
  4023bc:	mov	x0, x21
  4023c0:	bl	401a50 <inflateEnd@plt>
  4023c4:	ldr	x8, [x22, #8]
  4023c8:	cmn	x8, #0x1
  4023cc:	b.eq	402414 <ferror@plt+0x784>  // b.none
  4023d0:	cmp	x8, x19
  4023d4:	b.cs	402404 <ferror@plt+0x774>  // b.hs, b.nlast
  4023d8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4023dc:	add	x1, x1, #0xf62
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	401bc0 <dcgettext@plt>
  4023ec:	adrp	x8, 417000 <ferror@plt+0x15370>
  4023f0:	ldr	x2, [x8, #616]
  4023f4:	mov	x1, x0
  4023f8:	mov	w0, #0x4                   	// #4
  4023fc:	mov	x3, x19
  402400:	bl	401be0 <errx@plt>
  402404:	adrp	x19, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402408:	ldr	x9, [x19, #736]
  40240c:	cmp	x9, x8
  402410:	b.ne	40247c <ferror@plt+0x7ec>  // b.any
  402414:	ldrb	w8, [x23, #760]
  402418:	tbz	w8, #0, 402440 <ferror@plt+0x7b0>
  40241c:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402420:	add	x8, x8, #0x2e8
  402424:	ldr	x9, [x8]
  402428:	ldr	w8, [x8, #12]
  40242c:	cmp	x9, x8
  402430:	b.ls	402440 <ferror@plt+0x7b0>  // b.plast
  402434:	adrp	x1, 405000 <ferror@plt+0x3370>
  402438:	add	x1, x1, #0xfdb
  40243c:	b	402644 <ferror@plt+0x9b4>
  402440:	mov	x0, x20
  402444:	bl	401ae0 <free@plt>
  402448:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  40244c:	ldr	w8, [x8, #696]
  402450:	cbz	w8, 402474 <ferror@plt+0x7e4>
  402454:	adrp	x1, 405000 <ferror@plt+0x3370>
  402458:	add	x1, x1, #0xb79
  40245c:	mov	w2, #0x5                   	// #5
  402460:	mov	x0, xzr
  402464:	bl	401bc0 <dcgettext@plt>
  402468:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  40246c:	ldr	x1, [x8, #720]
  402470:	bl	401c10 <printf@plt>
  402474:	mov	w0, wzr
  402478:	bl	401860 <exit@plt>
  40247c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402480:	add	x1, x1, #0xfa9
  402484:	mov	w2, #0x5                   	// #5
  402488:	mov	x0, xzr
  40248c:	bl	401bc0 <dcgettext@plt>
  402490:	adrp	x8, 417000 <ferror@plt+0x15370>
  402494:	ldr	x2, [x19, #736]
  402498:	ldr	x3, [x8, #616]
  40249c:	mov	x1, x0
  4024a0:	mov	w0, #0x4                   	// #4
  4024a4:	bl	401be0 <errx@plt>
  4024a8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4024ac:	add	x1, x1, #0xb0f
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	mov	x0, xzr
  4024b8:	bl	401bc0 <dcgettext@plt>
  4024bc:	adrp	x8, 417000 <ferror@plt+0x15370>
  4024c0:	ldr	x1, [x8, #672]
  4024c4:	adrp	x2, 405000 <ferror@plt+0x3370>
  4024c8:	add	x2, x2, #0xb1b
  4024cc:	bl	401c10 <printf@plt>
  4024d0:	mov	w0, wzr
  4024d4:	bl	401860 <exit@plt>
  4024d8:	bl	402730 <ferror@plt+0xaa0>
  4024dc:	adrp	x1, 405000 <ferror@plt+0x3370>
  4024e0:	add	x1, x1, #0xe03
  4024e4:	b	402644 <ferror@plt+0x9b4>
  4024e8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4024ec:	add	x1, x1, #0xe19
  4024f0:	b	402714 <ferror@plt+0xa84>
  4024f4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4024f8:	add	x1, x1, #0xb6f
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	mov	x0, xzr
  402504:	bl	401bc0 <dcgettext@plt>
  402508:	bl	401b70 <warnx@plt>
  40250c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402510:	ldr	x19, [x8, #640]
  402514:	adrp	x1, 405000 <ferror@plt+0x3370>
  402518:	add	x1, x1, #0xb48
  40251c:	mov	w2, #0x5                   	// #5
  402520:	mov	x0, xzr
  402524:	bl	401bc0 <dcgettext@plt>
  402528:	adrp	x8, 417000 <ferror@plt+0x15370>
  40252c:	ldr	x2, [x8, #672]
  402530:	mov	x1, x0
  402534:	mov	x0, x19
  402538:	bl	401c50 <fprintf@plt>
  40253c:	mov	w0, #0x10                  	// #16
  402540:	bl	401860 <exit@plt>
  402544:	adrp	x1, 405000 <ferror@plt+0x3370>
  402548:	add	x1, x1, #0xd91
  40254c:	b	402714 <ferror@plt+0xa84>
  402550:	adrp	x1, 405000 <ferror@plt+0x3370>
  402554:	add	x1, x1, #0xda3
  402558:	b	402714 <ferror@plt+0xa84>
  40255c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402560:	add	x1, x1, #0xde4
  402564:	mov	w2, #0x5                   	// #5
  402568:	mov	x0, xzr
  40256c:	bl	401bc0 <dcgettext@plt>
  402570:	ldr	x2, [x25, #720]
  402574:	mov	x1, x0
  402578:	mov	w0, #0x8                   	// #8
  40257c:	bl	401be0 <errx@plt>
  402580:	adrp	x1, 405000 <ferror@plt+0x3370>
  402584:	add	x1, x1, #0xe79
  402588:	mov	w2, #0x5                   	// #5
  40258c:	mov	x0, xzr
  402590:	bl	401bc0 <dcgettext@plt>
  402594:	mov	x1, x0
  402598:	mov	w0, #0x8                   	// #8
  40259c:	bl	401be0 <errx@plt>
  4025a0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4025a4:	add	x1, x1, #0xe99
  4025a8:	mov	w2, #0x5                   	// #5
  4025ac:	mov	x0, xzr
  4025b0:	bl	401bc0 <dcgettext@plt>
  4025b4:	ldr	w2, [x27, #756]
  4025b8:	mov	x1, x0
  4025bc:	mov	w0, #0x4                   	// #4
  4025c0:	bl	401be0 <errx@plt>
  4025c4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4025c8:	add	x1, x1, #0xeec
  4025cc:	mov	w2, #0x5                   	// #5
  4025d0:	mov	x0, xzr
  4025d4:	bl	401bc0 <dcgettext@plt>
  4025d8:	bl	401b70 <warnx@plt>
  4025dc:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  4025e0:	ldrb	w8, [x8, #688]
  4025e4:	cmp	w8, #0x1
  4025e8:	b.eq	402290 <ferror@plt+0x600>  // b.none
  4025ec:	b	402448 <ferror@plt+0x7b8>
  4025f0:	mov	x22, x0
  4025f4:	mov	x0, xzr
  4025f8:	mov	x1, xzr
  4025fc:	mov	w2, wzr
  402600:	bl	4018e0 <crc32@plt>
  402604:	add	x1, x22, x20
  402608:	str	w0, [x1, #32]
  40260c:	ldr	w8, [x27, #756]
  402610:	and	x0, x21, #0xffffffff
  402614:	sub	w2, w8, w20
  402618:	bl	4018e0 <crc32@plt>
  40261c:	ldr	w1, [x27, #756]
  402620:	mov	x21, x0
  402624:	mov	x0, x22
  402628:	bl	401b50 <munmap@plt>
  40262c:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402630:	ldr	w8, [x8, #784]
  402634:	cmp	w8, w21
  402638:	b.eq	402280 <ferror@plt+0x5f0>  // b.none
  40263c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402640:	add	x1, x1, #0xf37
  402644:	mov	w2, #0x5                   	// #5
  402648:	mov	x0, xzr
  40264c:	bl	401bc0 <dcgettext@plt>
  402650:	mov	x1, x0
  402654:	mov	w0, #0x4                   	// #4
  402658:	bl	401be0 <errx@plt>
  40265c:	mov	x22, x0
  402660:	ldr	w0, [x26, #700]
  402664:	mov	x1, xzr
  402668:	mov	w2, wzr
  40266c:	bl	4018f0 <lseek@plt>
  402670:	cmn	x0, #0x1
  402674:	b.ne	4026b0 <ferror@plt+0xa20>  // b.any
  402678:	adrp	x1, 405000 <ferror@plt+0x3370>
  40267c:	add	x1, x1, #0xe28
  402680:	b	402238 <ferror@plt+0x5a8>
  402684:	adrp	x1, 405000 <ferror@plt+0x3370>
  402688:	add	x1, x1, #0xf41
  40268c:	mov	w0, #0x8                   	// #8
  402690:	mov	w2, #0x1000                	// #4096
  402694:	bl	401c60 <err@plt>
  402698:	adrp	x1, 405000 <ferror@plt+0x3370>
  40269c:	add	x1, x1, #0xdb2
  4026a0:	b	402714 <ferror@plt+0xa84>
  4026a4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4026a8:	add	x1, x1, #0xeb8
  4026ac:	b	402644 <ferror@plt+0x9b4>
  4026b0:	ldr	w0, [x23]
  4026b4:	ldr	w2, [x23, #56]
  4026b8:	mov	x1, x22
  4026bc:	bl	401b80 <read@plt>
  4026c0:	tbnz	x0, #63, 402230 <ferror@plt+0x5a0>
  4026c4:	ldr	w8, [x27, #756]
  4026c8:	cmp	x0, x8
  4026cc:	b.eq	4025f4 <ferror@plt+0x964>  // b.none
  4026d0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4026d4:	add	x1, x1, #0xf12
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	mov	x0, xzr
  4026e0:	bl	401bc0 <dcgettext@plt>
  4026e4:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  4026e8:	add	x8, x8, #0x2d0
  4026ec:	ldr	w2, [x8, #36]
  4026f0:	ldr	x3, [x8]
  4026f4:	mov	x1, x0
  4026f8:	mov	w0, #0x8                   	// #8
  4026fc:	bl	401be0 <errx@plt>
  402700:	adrp	x1, 405000 <ferror@plt+0x3370>
  402704:	add	x1, x1, #0xe3a
  402708:	b	402644 <ferror@plt+0x9b4>
  40270c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402710:	add	x1, x1, #0xe28
  402714:	mov	w2, #0x5                   	// #5
  402718:	mov	x0, xzr
  40271c:	bl	401bc0 <dcgettext@plt>
  402720:	ldr	x2, [x25, #720]
  402724:	mov	x1, x0
  402728:	mov	w0, #0x8                   	// #8
  40272c:	bl	401c60 <err@plt>
  402730:	stp	x29, x30, [sp, #-32]!
  402734:	adrp	x8, 417000 <ferror@plt+0x15370>
  402738:	str	x19, [sp, #16]
  40273c:	ldr	x19, [x8, #664]
  402740:	adrp	x1, 405000 <ferror@plt+0x3370>
  402744:	add	x1, x1, #0xb8d
  402748:	mov	w2, #0x5                   	// #5
  40274c:	mov	x0, xzr
  402750:	mov	x29, sp
  402754:	bl	401bc0 <dcgettext@plt>
  402758:	mov	x1, x19
  40275c:	bl	401850 <fputs@plt>
  402760:	adrp	x1, 405000 <ferror@plt+0x3370>
  402764:	add	x1, x1, #0xb96
  402768:	mov	w2, #0x5                   	// #5
  40276c:	mov	x0, xzr
  402770:	bl	401bc0 <dcgettext@plt>
  402774:	adrp	x8, 417000 <ferror@plt+0x15370>
  402778:	ldr	x2, [x8, #672]
  40277c:	mov	x1, x0
  402780:	mov	x0, x19
  402784:	bl	401c50 <fprintf@plt>
  402788:	mov	w0, #0xa                   	// #10
  40278c:	mov	x1, x19
  402790:	bl	4018d0 <fputc@plt>
  402794:	adrp	x1, 405000 <ferror@plt+0x3370>
  402798:	add	x1, x1, #0xbac
  40279c:	mov	w2, #0x5                   	// #5
  4027a0:	mov	x0, xzr
  4027a4:	bl	401bc0 <dcgettext@plt>
  4027a8:	mov	x1, x19
  4027ac:	bl	401850 <fputs@plt>
  4027b0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4027b4:	add	x1, x1, #0xbdb
  4027b8:	mov	w2, #0x5                   	// #5
  4027bc:	mov	x0, xzr
  4027c0:	bl	401bc0 <dcgettext@plt>
  4027c4:	mov	x1, x19
  4027c8:	bl	401850 <fputs@plt>
  4027cc:	adrp	x1, 405000 <ferror@plt+0x3370>
  4027d0:	add	x1, x1, #0xbe6
  4027d4:	mov	w2, #0x5                   	// #5
  4027d8:	mov	x0, xzr
  4027dc:	bl	401bc0 <dcgettext@plt>
  4027e0:	mov	x1, x19
  4027e4:	bl	401850 <fputs@plt>
  4027e8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4027ec:	add	x1, x1, #0xc21
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	mov	x0, xzr
  4027f8:	bl	401bc0 <dcgettext@plt>
  4027fc:	mov	x1, x19
  402800:	bl	401850 <fputs@plt>
  402804:	adrp	x1, 405000 <ferror@plt+0x3370>
  402808:	add	x1, x1, #0xc4c
  40280c:	mov	w2, #0x5                   	// #5
  402810:	mov	x0, xzr
  402814:	bl	401bc0 <dcgettext@plt>
  402818:	mov	x1, x19
  40281c:	bl	401850 <fputs@plt>
  402820:	adrp	x1, 405000 <ferror@plt+0x3370>
  402824:	add	x1, x1, #0xc87
  402828:	mov	w2, #0x5                   	// #5
  40282c:	mov	x0, xzr
  402830:	bl	401bc0 <dcgettext@plt>
  402834:	mov	x1, x19
  402838:	bl	401850 <fputs@plt>
  40283c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402840:	add	x1, x1, #0xccc
  402844:	mov	w2, #0x5                   	// #5
  402848:	mov	x0, xzr
  40284c:	bl	401bc0 <dcgettext@plt>
  402850:	mov	x1, x19
  402854:	bl	401850 <fputs@plt>
  402858:	mov	w0, #0xa                   	// #10
  40285c:	mov	x1, x19
  402860:	bl	4018d0 <fputc@plt>
  402864:	adrp	x1, 405000 <ferror@plt+0x3370>
  402868:	add	x1, x1, #0xd36
  40286c:	mov	w2, #0x5                   	// #5
  402870:	mov	x0, xzr
  402874:	bl	401bc0 <dcgettext@plt>
  402878:	adrp	x1, 405000 <ferror@plt+0x3370>
  40287c:	mov	x19, x0
  402880:	add	x1, x1, #0xd57
  402884:	mov	w2, #0x5                   	// #5
  402888:	mov	x0, xzr
  40288c:	bl	401bc0 <dcgettext@plt>
  402890:	mov	x4, x0
  402894:	adrp	x0, 405000 <ferror@plt+0x3370>
  402898:	adrp	x1, 405000 <ferror@plt+0x3370>
  40289c:	adrp	x3, 405000 <ferror@plt+0x3370>
  4028a0:	add	x0, x0, #0xd19
  4028a4:	add	x1, x1, #0xd2a
  4028a8:	add	x3, x3, #0xd48
  4028ac:	mov	x2, x19
  4028b0:	bl	401c10 <printf@plt>
  4028b4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4028b8:	add	x1, x1, #0xd67
  4028bc:	mov	w2, #0x5                   	// #5
  4028c0:	mov	x0, xzr
  4028c4:	bl	401bc0 <dcgettext@plt>
  4028c8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4028cc:	add	x1, x1, #0xd82
  4028d0:	bl	401c10 <printf@plt>
  4028d4:	mov	w0, wzr
  4028d8:	bl	401860 <exit@plt>
  4028dc:	stp	x29, x30, [sp, #-32]!
  4028e0:	adrp	x8, 417000 <ferror@plt+0x15370>
  4028e4:	stp	x20, x19, [sp, #16]
  4028e8:	ldr	x20, [x8, #664]
  4028ec:	mov	x29, sp
  4028f0:	bl	401c20 <__errno_location@plt>
  4028f4:	mov	x19, x0
  4028f8:	str	wzr, [x0]
  4028fc:	mov	x0, x20
  402900:	bl	401c90 <ferror@plt>
  402904:	cbnz	w0, 4029a4 <ferror@plt+0xd14>
  402908:	mov	x0, x20
  40290c:	bl	401b60 <fflush@plt>
  402910:	cbz	w0, 402964 <ferror@plt+0xcd4>
  402914:	ldr	w20, [x19]
  402918:	cmp	w20, #0x9
  40291c:	b.eq	402928 <ferror@plt+0xc98>  // b.none
  402920:	cmp	w20, #0x20
  402924:	b.ne	4029bc <ferror@plt+0xd2c>  // b.any
  402928:	adrp	x8, 417000 <ferror@plt+0x15370>
  40292c:	ldr	x20, [x8, #640]
  402930:	str	wzr, [x19]
  402934:	mov	x0, x20
  402938:	bl	401c90 <ferror@plt>
  40293c:	cbnz	w0, 4029e4 <ferror@plt+0xd54>
  402940:	mov	x0, x20
  402944:	bl	401b60 <fflush@plt>
  402948:	cbz	w0, 402984 <ferror@plt+0xcf4>
  40294c:	ldr	w8, [x19]
  402950:	cmp	w8, #0x9
  402954:	b.ne	4029e4 <ferror@plt+0xd54>  // b.any
  402958:	ldp	x20, x19, [sp, #16]
  40295c:	ldp	x29, x30, [sp], #32
  402960:	ret
  402964:	mov	x0, x20
  402968:	bl	401920 <fileno@plt>
  40296c:	tbnz	w0, #31, 402914 <ferror@plt+0xc84>
  402970:	bl	401870 <dup@plt>
  402974:	tbnz	w0, #31, 402914 <ferror@plt+0xc84>
  402978:	bl	401a10 <close@plt>
  40297c:	cbnz	w0, 402914 <ferror@plt+0xc84>
  402980:	b	402928 <ferror@plt+0xc98>
  402984:	mov	x0, x20
  402988:	bl	401920 <fileno@plt>
  40298c:	tbnz	w0, #31, 40294c <ferror@plt+0xcbc>
  402990:	bl	401870 <dup@plt>
  402994:	tbnz	w0, #31, 40294c <ferror@plt+0xcbc>
  402998:	bl	401a10 <close@plt>
  40299c:	cbnz	w0, 40294c <ferror@plt+0xcbc>
  4029a0:	b	402958 <ferror@plt+0xcc8>
  4029a4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4029a8:	add	x1, x1, #0xb81
  4029ac:	mov	w2, #0x5                   	// #5
  4029b0:	mov	x0, xzr
  4029b4:	bl	401bc0 <dcgettext@plt>
  4029b8:	b	4029d4 <ferror@plt+0xd44>
  4029bc:	adrp	x1, 405000 <ferror@plt+0x3370>
  4029c0:	add	x1, x1, #0xb81
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	mov	x0, xzr
  4029cc:	bl	401bc0 <dcgettext@plt>
  4029d0:	cbnz	w20, 4029e0 <ferror@plt+0xd50>
  4029d4:	bl	401b70 <warnx@plt>
  4029d8:	mov	w0, #0x1                   	// #1
  4029dc:	bl	401820 <_exit@plt>
  4029e0:	bl	401a90 <warn@plt>
  4029e4:	mov	w0, #0x1                   	// #1
  4029e8:	bl	401820 <_exit@plt>
  4029ec:	sub	sp, sp, #0x80
  4029f0:	stp	x29, x30, [sp, #32]
  4029f4:	stp	x28, x27, [sp, #48]
  4029f8:	stp	x26, x25, [sp, #64]
  4029fc:	stp	x24, x23, [sp, #80]
  402a00:	stp	x22, x21, [sp, #96]
  402a04:	stp	x20, x19, [sp, #112]
  402a08:	ldr	x19, [x1]
  402a0c:	ldr	w20, [x1, #8]
  402a10:	mov	x28, x1
  402a14:	mov	x27, x0
  402a18:	and	w8, w19, #0xf000
  402a1c:	cmp	w8, #0xa, lsl #12
  402a20:	add	x29, sp, #0x20
  402a24:	b.eq	402c68 <ferror@plt+0xfd8>  // b.none
  402a28:	cmp	w8, #0x8, lsl #12
  402a2c:	b.eq	402bd8 <ferror@plt+0xf48>  // b.none
  402a30:	cmp	w8, #0x4, lsl #12
  402a34:	b.ne	402d94 <ferror@plt+0x1104>  // b.any
  402a38:	mov	x0, x27
  402a3c:	bl	401840 <strlen@plt>
  402a40:	lsl	x25, x0, #32
  402a44:	mov	x8, #0x10000000000         	// #1099511627776
  402a48:	add	x24, x25, x8
  402a4c:	asr	x23, x24, #32
  402a50:	mov	x22, x0
  402a54:	mov	x0, x23
  402a58:	bl	401940 <malloc@plt>
  402a5c:	mov	x21, x0
  402a60:	cbnz	x0, 402a68 <ferror@plt+0xdd8>
  402a64:	cbnz	x24, 403148 <ferror@plt+0x14b8>
  402a68:	lsr	x8, x20, #4
  402a6c:	and	x26, x8, #0xffffffc
  402a70:	ubfx	x24, x19, #32, #24
  402a74:	cbnz	x26, 402a7c <ferror@plt+0xdec>
  402a78:	cbnz	w24, 40315c <ferror@plt+0x14cc>
  402a7c:	adrp	x9, 417000 <ferror@plt+0x15370>
  402a80:	cbz	x26, 402a94 <ferror@plt+0xe04>
  402a84:	ldr	x8, [x9, #624]
  402a88:	cmp	x26, x8
  402a8c:	b.cs	402a94 <ferror@plt+0xe04>  // b.hs, b.nlast
  402a90:	str	x26, [x9, #624]
  402a94:	asr	x23, x25, #32
  402a98:	mov	x0, x21
  402a9c:	mov	x1, x27
  402aa0:	mov	x2, x23
  402aa4:	bl	401810 <memcpy@plt>
  402aa8:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402aac:	ldr	w8, [x8, #696]
  402ab0:	mov	w9, #0x2f                  	// #47
  402ab4:	strb	w9, [x21, x23]
  402ab8:	cbz	w8, 402acc <ferror@plt+0xe3c>
  402abc:	mov	w0, #0x64                  	// #100
  402ac0:	mov	x1, x28
  402ac4:	mov	x2, x27
  402ac8:	bl	403250 <ferror@plt+0x15c0>
  402acc:	adrp	x8, 417000 <ferror@plt+0x15370>
  402ad0:	ldr	x8, [x8, #608]
  402ad4:	ldrb	w8, [x8]
  402ad8:	cbz	w8, 402af8 <ferror@plt+0xe68>
  402adc:	ldrh	w1, [x28]
  402ae0:	mov	x0, x27
  402ae4:	bl	401c40 <mkdir@plt>
  402ae8:	tbnz	w0, #31, 4031b0 <ferror@plt+0x1520>
  402aec:	mov	x0, x27
  402af0:	mov	x1, x28
  402af4:	bl	403320 <ferror@plt+0x1690>
  402af8:	cbz	w24, 402dd8 <ferror@plt+0x1148>
  402afc:	sxtw	x8, w22
  402b00:	add	x28, x8, #0x1
  402b04:	adrp	x27, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402b08:	add	x19, x21, w28, sxtw
  402b0c:	adrp	x25, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402b10:	b	402b24 <ferror@plt+0xe94>
  402b14:	mov	x0, x20
  402b18:	bl	401ae0 <free@plt>
  402b1c:	cmp	w24, #0x0
  402b20:	b.le	402dd8 <ferror@plt+0x1148>
  402b24:	and	x0, x26, #0xffffffff
  402b28:	bl	4033fc <ferror@plt+0x176c>
  402b2c:	mov	x22, x0
  402b30:	mov	w0, #0xc                   	// #12
  402b34:	bl	401940 <malloc@plt>
  402b38:	cbz	x0, 40308c <ferror@plt+0x13fc>
  402b3c:	mov	x20, x0
  402b40:	ldrb	w0, [x27, #692]
  402b44:	mov	x1, x22
  402b48:	mov	x2, x20
  402b4c:	bl	403660 <ferror@plt+0x19d0>
  402b50:	ldr	x8, [x20]
  402b54:	ldr	w9, [x20, #8]
  402b58:	add	x23, x26, #0xc
  402b5c:	mov	x0, x23
  402b60:	extr	x8, x9, x8, #62
  402b64:	and	x22, x8, #0xfc
  402b68:	bl	4033fc <ferror@plt+0x176c>
  402b6c:	mov	x1, x0
  402b70:	mov	x0, x19
  402b74:	mov	x2, x22
  402b78:	bl	401810 <memcpy@plt>
  402b7c:	add	x26, x22, x28
  402b80:	strb	wzr, [x21, x26]
  402b84:	cbz	w22, 4030a0 <ferror@plt+0x1410>
  402b88:	mov	x0, x21
  402b8c:	bl	401840 <strlen@plt>
  402b90:	sub	x8, x26, x0
  402b94:	cmp	x8, #0x4
  402b98:	b.cs	4030ac <ferror@plt+0x141c>  // b.hs, b.nlast
  402b9c:	mov	x0, x21
  402ba0:	mov	x1, x20
  402ba4:	bl	4029ec <ferror@plt+0xd5c>
  402ba8:	adrp	x8, 417000 <ferror@plt+0x15370>
  402bac:	ldr	x8, [x8, #624]
  402bb0:	add	x26, x23, x22
  402bb4:	cmp	x26, x8
  402bb8:	b.ls	4030b8 <ferror@plt+0x1428>  // b.plast
  402bbc:	ldr	x8, [x25, #736]
  402bc0:	sub	w9, w24, w22
  402bc4:	sub	w24, w9, #0xc
  402bc8:	cmp	x26, x8
  402bcc:	b.ls	402b14 <ferror@plt+0xe84>  // b.plast
  402bd0:	str	x26, [x25, #736]
  402bd4:	b	402b14 <ferror@plt+0xe84>
  402bd8:	lsr	x9, x20, #4
  402bdc:	ands	x8, x19, #0xffffff00000000
  402be0:	and	x21, x9, #0xffffffc
  402be4:	b.eq	402bec <ferror@plt+0xf5c>  // b.none
  402be8:	cbz	x21, 403168 <ferror@plt+0x14d8>
  402bec:	cbnz	x8, 402bf4 <ferror@plt+0xf64>
  402bf0:	cbnz	x21, 403174 <ferror@plt+0x14e4>
  402bf4:	cbz	x21, 402c0c <ferror@plt+0xf7c>
  402bf8:	adrp	x8, 417000 <ferror@plt+0x15370>
  402bfc:	ldr	x9, [x8, #616]
  402c00:	cmp	x21, x9
  402c04:	b.cs	402c0c <ferror@plt+0xf7c>  // b.hs, b.nlast
  402c08:	str	x21, [x8, #616]
  402c0c:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402c10:	ldr	w8, [x8, #696]
  402c14:	cbz	w8, 402c28 <ferror@plt+0xf98>
  402c18:	mov	w0, #0x66                  	// #102
  402c1c:	mov	x1, x28
  402c20:	mov	x2, x27
  402c24:	bl	403250 <ferror@plt+0x15c0>
  402c28:	adrp	x8, 417000 <ferror@plt+0x15370>
  402c2c:	ldr	x8, [x8, #608]
  402c30:	str	x27, [sp, #16]
  402c34:	ldrb	w8, [x8]
  402c38:	cbz	w8, 402e18 <ferror@plt+0x1188>
  402c3c:	ldrh	w2, [x28]
  402c40:	mov	w1, #0x241                 	// #577
  402c44:	mov	x0, x27
  402c48:	bl	401970 <open@plt>
  402c4c:	mov	w22, w0
  402c50:	tbnz	w0, #31, 4031bc <ferror@plt+0x152c>
  402c54:	ldr	w8, [x28, #4]
  402c58:	str	x28, [sp, #8]
  402c5c:	ands	w23, w8, #0xffffff
  402c60:	b.ne	402e2c <ferror@plt+0x119c>  // b.any
  402c64:	b	402f8c <ferror@plt+0x12fc>
  402c68:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402c6c:	ldrb	w21, [x8, #692]
  402c70:	lsr	x8, x20, #4
  402c74:	and	x23, x8, #0xffffffc
  402c78:	mov	x0, x23
  402c7c:	bl	4033fc <ferror@plt+0x176c>
  402c80:	ldr	w1, [x0]
  402c84:	mov	w0, w21
  402c88:	bl	403600 <ferror@plt+0x1970>
  402c8c:	cbz	x23, 403180 <ferror@plt+0x14f0>
  402c90:	ldr	x8, [x28]
  402c94:	tst	x8, #0xffffff00000000
  402c98:	b.eq	40318c <ferror@plt+0x14fc>  // b.none
  402c9c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402ca0:	ldr	x9, [x8, #616]
  402ca4:	add	x21, x23, #0x4
  402ca8:	mov	w22, w0
  402cac:	cmp	x23, x9
  402cb0:	b.cs	402cb8 <ferror@plt+0x1028>  // b.hs, b.nlast
  402cb4:	str	x23, [x8, #616]
  402cb8:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402cbc:	ldr	x9, [x8, #744]
  402cc0:	cmp	x9, x22
  402cc4:	b.cs	402ccc <ferror@plt+0x103c>  // b.hs, b.nlast
  402cc8:	str	x22, [x8, #744]
  402ccc:	mov	x0, x21
  402cd0:	bl	4033fc <ferror@plt+0x176c>
  402cd4:	sub	x23, x22, x21
  402cd8:	mov	x1, x23
  402cdc:	bl	4034ac <ferror@plt+0x181c>
  402ce0:	ldr	w9, [x28, #4]
  402ce4:	sxtw	x8, w0
  402ce8:	and	x9, x9, #0xffffff
  402cec:	cmp	x9, x8
  402cf0:	b.ne	4031a4 <ferror@plt+0x1514>  // b.any
  402cf4:	adrp	x9, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402cf8:	add	x9, x9, #0x2b8
  402cfc:	ldr	x3, [x9, #32]
  402d00:	strb	wzr, [x3, x8]
  402d04:	ldr	w8, [x9]
  402d08:	cbz	w8, 402d64 <ferror@plt+0x10d4>
  402d0c:	sub	x0, x29, #0x8
  402d10:	mov	x2, x27
  402d14:	bl	403578 <ferror@plt+0x18e8>
  402d18:	ldur	x2, [x29, #-8]
  402d1c:	mov	w0, #0x6c                  	// #108
  402d20:	mov	x1, x28
  402d24:	bl	403250 <ferror@plt+0x15c0>
  402d28:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402d2c:	ldr	w8, [x8, #696]
  402d30:	cmp	w8, #0x2
  402d34:	b.lt	402d5c <ferror@plt+0x10cc>  // b.tstop
  402d38:	adrp	x1, 406000 <ferror@plt+0x4370>
  402d3c:	add	x1, x1, #0x192
  402d40:	mov	w2, #0x5                   	// #5
  402d44:	mov	x0, xzr
  402d48:	bl	401bc0 <dcgettext@plt>
  402d4c:	mov	x1, x21
  402d50:	mov	x2, x22
  402d54:	mov	x3, x23
  402d58:	bl	401c10 <printf@plt>
  402d5c:	ldur	x0, [x29, #-8]
  402d60:	bl	401ae0 <free@plt>
  402d64:	adrp	x8, 417000 <ferror@plt+0x15370>
  402d68:	ldr	x8, [x8, #608]
  402d6c:	ldrb	w8, [x8]
  402d70:	cbz	w8, 403044 <ferror@plt+0x13b4>
  402d74:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402d78:	ldr	x0, [x8, #728]
  402d7c:	mov	x1, x27
  402d80:	bl	401af0 <symlink@plt>
  402d84:	tbz	w0, #31, 403038 <ferror@plt+0x13a8>
  402d88:	adrp	x1, 406000 <ferror@plt+0x4370>
  402d8c:	add	x1, x1, #0x279
  402d90:	b	4031f4 <ferror@plt+0x1564>
  402d94:	and	x8, x20, #0xffffffff
  402d98:	cmp	x8, #0x40
  402d9c:	b.cs	403198 <ferror@plt+0x1508>  // b.hs, b.nlast
  402da0:	and	w8, w19, #0xfffff000
  402da4:	and	w8, w8, #0xffff
  402da8:	cmp	w8, #0x6, lsl #12
  402dac:	b.ge	402dfc <ferror@plt+0x116c>  // b.tcont
  402db0:	cmp	w8, #0x1, lsl #12
  402db4:	b.ne	402fe4 <ferror@plt+0x1354>  // b.any
  402db8:	tst	x19, #0xffffff00000000
  402dbc:	b.ne	403238 <ferror@plt+0x15a8>  // b.any
  402dc0:	mov	x19, xzr
  402dc4:	mov	w0, #0x70                  	// #112
  402dc8:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402dcc:	ldr	w8, [x8, #696]
  402dd0:	cbnz	w8, 403000 <ferror@plt+0x1370>
  402dd4:	b	40300c <ferror@plt+0x137c>
  402dd8:	mov	x0, x21
  402ddc:	ldp	x20, x19, [sp, #112]
  402de0:	ldp	x22, x21, [sp, #96]
  402de4:	ldp	x24, x23, [sp, #80]
  402de8:	ldp	x26, x25, [sp, #64]
  402dec:	ldp	x28, x27, [sp, #48]
  402df0:	ldp	x29, x30, [sp, #32]
  402df4:	add	sp, sp, #0x80
  402df8:	b	401ae0 <free@plt>
  402dfc:	b.ne	403064 <ferror@plt+0x13d4>  // b.any
  402e00:	ubfx	x19, x19, #32, #24
  402e04:	mov	w0, #0x62                  	// #98
  402e08:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402e0c:	ldr	w8, [x8, #696]
  402e10:	cbnz	w8, 403000 <ferror@plt+0x1370>
  402e14:	b	40300c <ferror@plt+0x137c>
  402e18:	mov	w22, wzr
  402e1c:	ldr	w8, [x28, #4]
  402e20:	str	x28, [sp, #8]
  402e24:	ands	w23, w8, #0xffffff
  402e28:	b.eq	402f8c <ferror@plt+0x12fc>  // b.none
  402e2c:	adrp	x19, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402e30:	ldr	x28, [x19, #712]
  402e34:	adrp	x20, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402e38:	adrp	x24, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402e3c:	add	x20, x20, #0x2b4
  402e40:	add	x8, x23, x28
  402e44:	sub	x8, x8, #0x1
  402e48:	udiv	x8, x8, x28
  402e4c:	add	x24, x24, #0x2c8
  402e50:	add	x27, x21, x8, lsl #2
  402e54:	ldrb	w26, [x20]
  402e58:	mov	x0, x21
  402e5c:	bl	4033fc <ferror@plt+0x176c>
  402e60:	ldr	w1, [x0]
  402e64:	mov	w0, w26
  402e68:	bl	403600 <ferror@plt+0x1970>
  402e6c:	ldur	x8, [x20, #52]
  402e70:	mov	w26, w0
  402e74:	cmp	x8, x26
  402e78:	b.cs	402e84 <ferror@plt+0x11f4>  // b.hs, b.nlast
  402e7c:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402e80:	str	x26, [x8, #744]
  402e84:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402e88:	ldr	w8, [x8, #696]
  402e8c:	cmp	x27, x26
  402e90:	b.ne	402eec <ferror@plt+0x125c>  // b.any
  402e94:	cmp	w8, #0x2
  402e98:	b.lt	402ebc <ferror@plt+0x122c>  // b.tstop
  402e9c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402ea0:	mov	w2, #0x5                   	// #5
  402ea4:	mov	x0, xzr
  402ea8:	add	x1, x1, #0x17d
  402eac:	bl	401bc0 <dcgettext@plt>
  402eb0:	ldr	x2, [x19, #712]
  402eb4:	mov	x1, x27
  402eb8:	bl	401c10 <printf@plt>
  402ebc:	ldr	x25, [x24]
  402ec0:	ldr	x0, [x24, #16]
  402ec4:	mov	w1, wzr
  402ec8:	cmp	x23, x25
  402ecc:	csel	x27, x23, x28, cc  // cc = lo, ul, last
  402ed0:	mov	x2, x27
  402ed4:	bl	4019d0 <memset@plt>
  402ed8:	cmp	x23, x25
  402edc:	b.cc	402f44 <ferror@plt+0x12b4>  // b.lo, b.ul, b.last
  402ee0:	cmp	x27, x25
  402ee4:	b.eq	402f4c <ferror@plt+0x12bc>  // b.none
  402ee8:	b	4030fc <ferror@plt+0x146c>
  402eec:	cmp	w8, #0x1
  402ef0:	b.le	402f20 <ferror@plt+0x1290>
  402ef4:	adrp	x1, 406000 <ferror@plt+0x4370>
  402ef8:	mov	w2, #0x5                   	// #5
  402efc:	mov	x0, xzr
  402f00:	add	x1, x1, #0x192
  402f04:	bl	401bc0 <dcgettext@plt>
  402f08:	sub	x28, x26, x27
  402f0c:	mov	x1, x27
  402f10:	mov	x2, x26
  402f14:	mov	x3, x28
  402f18:	bl	401c10 <printf@plt>
  402f1c:	b	402f24 <ferror@plt+0x1294>
  402f20:	sub	x28, x26, x27
  402f24:	mov	x0, x27
  402f28:	bl	4033fc <ferror@plt+0x176c>
  402f2c:	mov	x1, x28
  402f30:	bl	4034ac <ferror@plt+0x181c>
  402f34:	ldr	x25, [x19, #712]
  402f38:	sxtw	x27, w0
  402f3c:	cmp	x23, x25
  402f40:	b.cs	402ee0 <ferror@plt+0x1250>  // b.hs, b.nlast
  402f44:	cmp	x23, x27
  402f48:	b.ne	403120 <ferror@plt+0x1490>  // b.any
  402f4c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402f50:	ldr	x8, [x8, #608]
  402f54:	ldrb	w8, [x8]
  402f58:	cbz	w8, 402f74 <ferror@plt+0x12e4>
  402f5c:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402f60:	ldr	x1, [x8, #728]
  402f64:	mov	w0, w22
  402f68:	mov	x2, x27
  402f6c:	bl	401a30 <write@plt>
  402f70:	tbnz	x0, #63, 4030d8 <ferror@plt+0x1448>
  402f74:	sub	x23, x23, x27
  402f78:	cbz	x23, 402f8c <ferror@plt+0x12fc>
  402f7c:	ldr	x28, [x19, #712]
  402f80:	add	x21, x21, #0x4
  402f84:	mov	x27, x26
  402f88:	b	402e54 <ferror@plt+0x11c4>
  402f8c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402f90:	ldr	x8, [x8, #608]
  402f94:	ldp	x20, x19, [sp, #8]
  402f98:	ldrb	w8, [x8]
  402f9c:	cbz	w8, 403044 <ferror@plt+0x13b4>
  402fa0:	mov	w0, w22
  402fa4:	bl	401930 <fsync@plt>
  402fa8:	mov	w21, w0
  402fac:	mov	w0, w22
  402fb0:	bl	401a10 <close@plt>
  402fb4:	orr	w8, w0, w21
  402fb8:	cbnz	w8, 4031c8 <ferror@plt+0x1538>
  402fbc:	mov	x0, x19
  402fc0:	mov	x1, x20
  402fc4:	ldp	x20, x19, [sp, #112]
  402fc8:	ldp	x22, x21, [sp, #96]
  402fcc:	ldp	x24, x23, [sp, #80]
  402fd0:	ldp	x26, x25, [sp, #64]
  402fd4:	ldp	x28, x27, [sp, #48]
  402fd8:	ldp	x29, x30, [sp, #32]
  402fdc:	add	sp, sp, #0x80
  402fe0:	b	403320 <ferror@plt+0x1690>
  402fe4:	cmp	w8, #0x2, lsl #12
  402fe8:	b.ne	403210 <ferror@plt+0x1580>  // b.any
  402fec:	ubfx	x19, x19, #32, #24
  402ff0:	mov	w0, #0x63                  	// #99
  402ff4:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  402ff8:	ldr	w8, [x8, #696]
  402ffc:	cbz	w8, 40300c <ferror@plt+0x137c>
  403000:	mov	x1, x28
  403004:	mov	x2, x27
  403008:	bl	403250 <ferror@plt+0x15c0>
  40300c:	adrp	x8, 417000 <ferror@plt+0x15370>
  403010:	ldr	x8, [x8, #608]
  403014:	ldrb	w8, [x8]
  403018:	cbz	w8, 403044 <ferror@plt+0x13b4>
  40301c:	ldrh	w2, [x28]
  403020:	sub	x3, x29, #0x8
  403024:	mov	w0, wzr
  403028:	mov	x1, x27
  40302c:	stur	x19, [x29, #-8]
  403030:	bl	4018b0 <__xmknod@plt>
  403034:	tbnz	w0, #31, 4031ec <ferror@plt+0x155c>
  403038:	mov	x0, x27
  40303c:	mov	x1, x28
  403040:	bl	403320 <ferror@plt+0x1690>
  403044:	ldp	x20, x19, [sp, #112]
  403048:	ldp	x22, x21, [sp, #96]
  40304c:	ldp	x24, x23, [sp, #80]
  403050:	ldp	x26, x25, [sp, #64]
  403054:	ldp	x28, x27, [sp, #48]
  403058:	ldp	x29, x30, [sp, #32]
  40305c:	add	sp, sp, #0x80
  403060:	ret
  403064:	cmp	w8, #0xc, lsl #12
  403068:	b.ne	403210 <ferror@plt+0x1580>  // b.any
  40306c:	tst	x19, #0xffffff00000000
  403070:	b.ne	403244 <ferror@plt+0x15b4>  // b.any
  403074:	mov	x19, xzr
  403078:	mov	w0, #0x73                  	// #115
  40307c:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  403080:	ldr	w8, [x8, #696]
  403084:	cbnz	w8, 403000 <ferror@plt+0x1370>
  403088:	b	40300c <ferror@plt+0x137c>
  40308c:	adrp	x1, 405000 <ferror@plt+0x3370>
  403090:	add	x1, x1, #0xf41
  403094:	mov	w0, #0x8                   	// #8
  403098:	mov	w2, #0xc                   	// #12
  40309c:	bl	401c60 <err@plt>
  4030a0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4030a4:	add	x1, x1, #0x6d
  4030a8:	b	4030c0 <ferror@plt+0x1430>
  4030ac:	adrp	x1, 406000 <ferror@plt+0x4370>
  4030b0:	add	x1, x1, #0x85
  4030b4:	b	4030c0 <ferror@plt+0x1430>
  4030b8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4030bc:	add	x1, x1, #0x99
  4030c0:	mov	w2, #0x5                   	// #5
  4030c4:	mov	x0, xzr
  4030c8:	bl	401bc0 <dcgettext@plt>
  4030cc:	mov	x1, x0
  4030d0:	mov	w0, #0x4                   	// #4
  4030d4:	bl	401be0 <errx@plt>
  4030d8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4030dc:	add	x1, x1, #0x16c
  4030e0:	mov	w2, #0x5                   	// #5
  4030e4:	mov	x0, xzr
  4030e8:	bl	401bc0 <dcgettext@plt>
  4030ec:	ldr	x2, [sp, #16]
  4030f0:	mov	x1, x0
  4030f4:	mov	w0, #0x8                   	// #8
  4030f8:	bl	401c60 <err@plt>
  4030fc:	adrp	x1, 406000 <ferror@plt+0x4370>
  403100:	add	x1, x1, #0x1bd
  403104:	mov	w2, #0x5                   	// #5
  403108:	mov	x0, xzr
  40310c:	bl	401bc0 <dcgettext@plt>
  403110:	mov	x1, x0
  403114:	mov	w0, #0x4                   	// #4
  403118:	mov	x2, x27
  40311c:	bl	401be0 <errx@plt>
  403120:	adrp	x1, 406000 <ferror@plt+0x4370>
  403124:	add	x1, x1, #0x1d3
  403128:	mov	w2, #0x5                   	// #5
  40312c:	mov	x0, xzr
  403130:	bl	401bc0 <dcgettext@plt>
  403134:	mov	x1, x0
  403138:	mov	w0, #0x4                   	// #4
  40313c:	mov	x2, x27
  403140:	mov	x3, x23
  403144:	bl	401be0 <errx@plt>
  403148:	adrp	x1, 405000 <ferror@plt+0x3370>
  40314c:	add	x1, x1, #0xf41
  403150:	mov	w0, #0x8                   	// #8
  403154:	mov	x2, x23
  403158:	bl	401c60 <err@plt>
  40315c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403160:	add	x1, x1, #0x26
  403164:	b	403104 <ferror@plt+0x1474>
  403168:	adrp	x1, 406000 <ferror@plt+0x4370>
  40316c:	add	x1, x1, #0x112
  403170:	b	4030c0 <ferror@plt+0x1430>
  403174:	adrp	x1, 406000 <ferror@plt+0x4370>
  403178:	add	x1, x1, #0x13f
  40317c:	b	4030c0 <ferror@plt+0x1430>
  403180:	adrp	x1, 406000 <ferror@plt+0x4370>
  403184:	add	x1, x1, #0x21c
  403188:	b	4030c0 <ferror@plt+0x1430>
  40318c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403190:	add	x1, x1, #0x23a
  403194:	b	4030c0 <ferror@plt+0x1430>
  403198:	adrp	x1, 406000 <ferror@plt+0x4370>
  40319c:	add	x1, x1, #0x2a3
  4031a0:	b	403104 <ferror@plt+0x1474>
  4031a4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4031a8:	add	x1, x1, #0x256
  4031ac:	b	403104 <ferror@plt+0x1474>
  4031b0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4031b4:	add	x1, x1, #0x5c
  4031b8:	b	4031f4 <ferror@plt+0x1564>
  4031bc:	adrp	x1, 405000 <ferror@plt+0x3370>
  4031c0:	add	x1, x1, #0xda3
  4031c4:	b	4030e0 <ferror@plt+0x1450>
  4031c8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4031cc:	add	x1, x1, #0x16c
  4031d0:	mov	w2, #0x5                   	// #5
  4031d4:	mov	x0, xzr
  4031d8:	bl	401bc0 <dcgettext@plt>
  4031dc:	mov	x1, x0
  4031e0:	mov	w0, #0x8                   	// #8
  4031e4:	mov	x2, x19
  4031e8:	bl	401c60 <err@plt>
  4031ec:	adrp	x1, 406000 <ferror@plt+0x4370>
  4031f0:	add	x1, x1, #0x314
  4031f4:	mov	w2, #0x5                   	// #5
  4031f8:	mov	x0, xzr
  4031fc:	bl	401bc0 <dcgettext@plt>
  403200:	mov	x1, x0
  403204:	mov	w0, #0x8                   	// #8
  403208:	mov	x2, x27
  40320c:	bl	401c60 <err@plt>
  403210:	adrp	x1, 406000 <ferror@plt+0x4370>
  403214:	add	x1, x1, #0x300
  403218:	mov	w2, #0x5                   	// #5
  40321c:	mov	x0, xzr
  403220:	bl	401bc0 <dcgettext@plt>
  403224:	ldrh	w3, [x28]
  403228:	mov	x1, x0
  40322c:	mov	w0, #0x4                   	// #4
  403230:	mov	x2, x27
  403234:	bl	401be0 <errx@plt>
  403238:	adrp	x1, 406000 <ferror@plt+0x4370>
  40323c:	add	x1, x1, #0x2c8
  403240:	b	403104 <ferror@plt+0x1474>
  403244:	adrp	x1, 406000 <ferror@plt+0x4370>
  403248:	add	x1, x1, #0x2e3
  40324c:	b	403104 <ferror@plt+0x1474>
  403250:	sub	sp, sp, #0x40
  403254:	stp	x29, x30, [sp, #16]
  403258:	stp	x20, x19, [sp, #48]
  40325c:	ldr	x8, [x1]
  403260:	str	x21, [sp, #32]
  403264:	mov	x19, x2
  403268:	mov	x20, x1
  40326c:	and	w9, w8, #0xf000
  403270:	orr	w9, w9, #0x4000
  403274:	cmp	w9, #0x6, lsl #12
  403278:	mov	w21, w0
  40327c:	add	x29, sp, #0x10
  403280:	b.ne	4032b0 <ferror@plt+0x1620>  // b.any
  403284:	ubfx	x3, x8, #40, #12
  403288:	ubfx	x9, x8, #32, #8
  40328c:	lsr	x8, x8, #44
  403290:	and	w8, w8, #0xf00
  403294:	adrp	x2, 406000 <ferror@plt+0x4370>
  403298:	orr	w4, w8, w9
  40329c:	add	x2, x2, #0xaa
  4032a0:	add	x0, sp, #0x4
  4032a4:	mov	w1, #0xa                   	// #10
  4032a8:	bl	401900 <snprintf@plt>
  4032ac:	b	4032c8 <ferror@plt+0x1638>
  4032b0:	adrp	x2, 406000 <ferror@plt+0x4370>
  4032b4:	ubfx	x3, x8, #32, #24
  4032b8:	add	x2, x2, #0xb2
  4032bc:	add	x0, sp, #0x4
  4032c0:	mov	w1, #0xa                   	// #10
  4032c4:	bl	401900 <snprintf@plt>
  4032c8:	ldr	x8, [x20]
  4032cc:	ldrb	w10, [x19]
  4032d0:	and	w9, w21, #0xff
  4032d4:	mov	w11, #0x64                  	// #100
  4032d8:	and	w2, w8, #0xfff
  4032dc:	ubfx	x4, x8, #16, #16
  4032e0:	lsr	x5, x8, #56
  4032e4:	cmp	w10, #0x0
  4032e8:	adrp	x8, 406000 <ferror@plt+0x4370>
  4032ec:	ccmp	w9, w11, #0x0, eq  // eq = none
  4032f0:	add	x8, x8, #0xce
  4032f4:	adrp	x0, 406000 <ferror@plt+0x4370>
  4032f8:	sxtb	w1, w21
  4032fc:	csel	x6, x8, x19, eq  // eq = none
  403300:	add	x0, x0, #0xb6
  403304:	add	x3, sp, #0x4
  403308:	bl	401c10 <printf@plt>
  40330c:	ldp	x20, x19, [sp, #48]
  403310:	ldr	x21, [sp, #32]
  403314:	ldp	x29, x30, [sp, #16]
  403318:	add	sp, sp, #0x40
  40331c:	ret
  403320:	sub	sp, sp, #0x40
  403324:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  403328:	ldr	w8, [x8, #704]
  40332c:	stp	x20, x19, [sp, #48]
  403330:	mov	x20, x1
  403334:	mov	x19, x0
  403338:	movi	v0.2d, #0x0
  40333c:	stp	x29, x30, [sp, #32]
  403340:	add	x29, sp, #0x20
  403344:	stp	q0, q0, [sp]
  403348:	cbz	w8, 40337c <ferror@plt+0x16ec>
  40334c:	ldr	x8, [x20]
  403350:	mov	w9, #0xa000                	// #40960
  403354:	and	x8, x8, #0xf000
  403358:	eor	x8, x8, x9
  40335c:	cbz	x8, 4033a4 <ferror@plt+0x1714>
  403360:	mov	x1, sp
  403364:	mov	x0, x19
  403368:	bl	401ba0 <utimes@plt>
  40336c:	tbz	w0, #31, 4033a4 <ferror@plt+0x1714>
  403370:	adrp	x1, 406000 <ferror@plt+0x4370>
  403374:	add	x1, x1, #0xe2
  403378:	b	4033e0 <ferror@plt+0x1750>
  40337c:	ldr	x8, [x20]
  403380:	mov	x0, x19
  403384:	ubfx	x1, x8, #16, #16
  403388:	lsr	x2, x8, #56
  40338c:	bl	401ac0 <lchown@plt>
  403390:	tbnz	w0, #31, 4033d8 <ferror@plt+0x1748>
  403394:	ldr	w8, [x20]
  403398:	and	w9, w8, #0xf000
  40339c:	cmp	w9, #0xa, lsl #12
  4033a0:	b.ne	4033b4 <ferror@plt+0x1724>  // b.any
  4033a4:	ldp	x20, x19, [sp, #48]
  4033a8:	ldp	x29, x30, [sp, #32]
  4033ac:	add	sp, sp, #0x40
  4033b0:	ret
  4033b4:	tst	w8, #0xc00
  4033b8:	b.eq	40334c <ferror@plt+0x16bc>  // b.none
  4033bc:	and	w1, w8, #0xffff
  4033c0:	mov	x0, x19
  4033c4:	bl	401960 <chmod@plt>
  4033c8:	tbz	w0, #31, 40334c <ferror@plt+0x16bc>
  4033cc:	adrp	x1, 406000 <ferror@plt+0x4370>
  4033d0:	add	x1, x1, #0xd1
  4033d4:	b	4033e0 <ferror@plt+0x1750>
  4033d8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4033dc:	add	x1, x1, #0xd0
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	mov	x0, xzr
  4033e8:	bl	401bc0 <dcgettext@plt>
  4033ec:	mov	x1, x0
  4033f0:	mov	w0, #0x8                   	// #8
  4033f4:	mov	x2, x19
  4033f8:	bl	401c60 <err@plt>
  4033fc:	stp	x29, x30, [sp, #-48]!
  403400:	adrp	x8, 417000 <ferror@plt+0x15370>
  403404:	ldr	x10, [x8, #600]
  403408:	stp	x20, x19, [sp, #32]
  40340c:	ubfx	x9, x0, #13, #32
  403410:	adrp	x20, 417000 <ferror@plt+0x15370>
  403414:	mov	x19, x0
  403418:	cmp	x9, x10
  40341c:	add	x20, x20, #0x2b0
  403420:	str	x21, [sp, #16]
  403424:	mov	x29, sp
  403428:	b.eq	403494 <ferror@plt+0x1804>  // b.none
  40342c:	adrp	x21, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  403430:	ldr	w0, [x21, #700]
  403434:	and	x1, x19, #0xffffe000
  403438:	mov	w2, wzr
  40343c:	str	x9, [x8, #600]
  403440:	bl	4018f0 <lseek@plt>
  403444:	cmn	x0, #0x1
  403448:	b.ne	403464 <ferror@plt+0x17d4>  // b.any
  40344c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403450:	add	x1, x1, #0xf4
  403454:	mov	w2, #0x5                   	// #5
  403458:	mov	x0, xzr
  40345c:	bl	401bc0 <dcgettext@plt>
  403460:	bl	401a90 <warn@plt>
  403464:	ldr	w0, [x21, #700]
  403468:	adrp	x1, 417000 <ferror@plt+0x15370>
  40346c:	add	x1, x1, #0x2b0
  403470:	mov	w2, #0x4000                	// #16384
  403474:	bl	401b80 <read@plt>
  403478:	tbz	x0, #63, 403494 <ferror@plt+0x1804>
  40347c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403480:	add	x1, x1, #0x100
  403484:	mov	w2, #0x5                   	// #5
  403488:	mov	x0, xzr
  40348c:	bl	401bc0 <dcgettext@plt>
  403490:	bl	401a90 <warn@plt>
  403494:	and	x8, x19, #0x1fff
  403498:	add	x0, x20, x8
  40349c:	ldp	x20, x19, [sp, #32]
  4034a0:	ldr	x21, [sp, #16]
  4034a4:	ldp	x29, x30, [sp], #48
  4034a8:	ret
  4034ac:	stp	x29, x30, [sp, #-32]!
  4034b0:	stp	x20, x19, [sp, #16]
  4034b4:	adrp	x20, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  4034b8:	add	x20, x20, #0x2c8
  4034bc:	mov	x8, x20
  4034c0:	str	x0, [x8, #120]!
  4034c4:	ldr	x9, [x20, #16]
  4034c8:	ldr	w10, [x20]
  4034cc:	mov	x19, x1
  4034d0:	mov	x0, x8
  4034d4:	str	x9, [x20, #144]
  4034d8:	lsl	w9, w10, #1
  4034dc:	mov	x29, sp
  4034e0:	str	w19, [x20, #128]
  4034e4:	str	w9, [x20, #152]
  4034e8:	bl	401bd0 <inflateReset@plt>
  4034ec:	ldr	x8, [x20]
  4034f0:	cmp	x19, x8, lsl #1
  4034f4:	b.hi	403524 <ferror@plt+0x1894>  // b.pmore
  4034f8:	adrp	x0, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  4034fc:	add	x0, x0, #0x340
  403500:	mov	w1, #0x4                   	// #4
  403504:	bl	4018a0 <inflate@plt>
  403508:	cmp	w0, #0x1
  40350c:	b.ne	403544 <ferror@plt+0x18b4>  // b.any
  403510:	adrp	x8, 41b000 <__progname@@GLIBC_2.17+0x3d60>
  403514:	ldr	w0, [x8, #872]
  403518:	ldp	x20, x19, [sp, #16]
  40351c:	ldp	x29, x30, [sp], #32
  403520:	ret
  403524:	adrp	x1, 406000 <ferror@plt+0x4370>
  403528:	add	x1, x1, #0x1ef
  40352c:	mov	w2, #0x5                   	// #5
  403530:	mov	x0, xzr
  403534:	bl	401bc0 <dcgettext@plt>
  403538:	mov	x1, x0
  40353c:	mov	w0, #0x4                   	// #4
  403540:	bl	401be0 <errx@plt>
  403544:	adrp	x1, 406000 <ferror@plt+0x4370>
  403548:	add	x1, x1, #0x204
  40354c:	mov	w2, #0x5                   	// #5
  403550:	mov	w19, w0
  403554:	mov	x0, xzr
  403558:	bl	401bc0 <dcgettext@plt>
  40355c:	mov	x20, x0
  403560:	mov	w0, w19
  403564:	bl	401950 <zError@plt>
  403568:	mov	x2, x0
  40356c:	mov	w0, #0x4                   	// #4
  403570:	mov	x1, x20
  403574:	bl	401be0 <errx@plt>
  403578:	sub	sp, sp, #0x100
  40357c:	stp	x29, x30, [sp, #240]
  403580:	add	x29, sp, #0xf0
  403584:	mov	x8, #0xffffffffffffffd0    	// #-48
  403588:	mov	x9, sp
  40358c:	sub	x10, x29, #0x70
  403590:	movk	x8, #0xff80, lsl #32
  403594:	add	x11, x29, #0x10
  403598:	add	x9, x9, #0x80
  40359c:	add	x10, x10, #0x30
  4035a0:	stp	x9, x8, [x29, #-16]
  4035a4:	stp	x11, x10, [x29, #-32]
  4035a8:	stp	x2, x3, [x29, #-112]
  4035ac:	stp	x4, x5, [x29, #-96]
  4035b0:	stp	x6, x7, [x29, #-80]
  4035b4:	stp	q1, q2, [sp, #16]
  4035b8:	str	q0, [sp]
  4035bc:	ldp	q0, q1, [x29, #-32]
  4035c0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4035c4:	add	x1, x1, #0x270
  4035c8:	sub	x2, x29, #0x40
  4035cc:	stp	q3, q4, [sp, #48]
  4035d0:	stp	q5, q6, [sp, #80]
  4035d4:	str	q7, [sp, #112]
  4035d8:	stp	q0, q1, [x29, #-64]
  4035dc:	bl	401b00 <vasprintf@plt>
  4035e0:	tbnz	w0, #31, 4035f0 <ferror@plt+0x1960>
  4035e4:	ldp	x29, x30, [sp, #240]
  4035e8:	add	sp, sp, #0x100
  4035ec:	ret
  4035f0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4035f4:	add	x1, x1, #0x28c
  4035f8:	mov	w0, #0x8                   	// #8
  4035fc:	bl	401c60 <err@plt>
  403600:	rev	w8, w1
  403604:	cmp	w0, #0x0
  403608:	csel	w0, w1, w8, eq  // eq = none
  40360c:	ret
  403610:	cbz	w0, 40365c <ferror@plt+0x19cc>
  403614:	ldp	w8, w9, [x1]
  403618:	rev	w8, w8
  40361c:	str	w8, [x1]
  403620:	ldp	w10, w8, [x1, #8]
  403624:	rev	w9, w9
  403628:	rev	w10, w10
  40362c:	stp	w9, w10, [x1, #4]
  403630:	ldp	w9, w10, [x1, #32]
  403634:	rev	w8, w8
  403638:	str	w8, [x1, #12]
  40363c:	rev	w9, w9
  403640:	str	w9, [x1, #32]
  403644:	ldp	w8, w9, [x1, #40]
  403648:	rev	w10, w10
  40364c:	rev	w8, w8
  403650:	stp	w10, w8, [x1, #36]
  403654:	rev	w8, w9
  403658:	str	w8, [x1, #44]
  40365c:	ret
  403660:	cbz	w0, 4036e8 <ferror@plt+0x1a58>
  403664:	ldrb	w8, [x1, #1]
  403668:	ldrb	w9, [x1]
  40366c:	ldrb	w10, [x1, #3]
  403670:	ldrb	w16, [x1, #8]
  403674:	ldrb	w17, [x1, #11]
  403678:	ldrb	w18, [x1, #10]
  40367c:	ldrb	w0, [x1, #9]
  403680:	ldrb	w11, [x1, #2]
  403684:	ldrb	w12, [x1, #6]
  403688:	ldrb	w13, [x1, #5]
  40368c:	ldrb	w14, [x1, #4]
  403690:	ldrb	w15, [x1, #7]
  403694:	lsr	w1, w16, #2
  403698:	strb	w8, [x2]
  40369c:	lsr	w8, w17, #2
  4036a0:	strb	w9, [x2, #1]
  4036a4:	lsr	w9, w18, #2
  4036a8:	strb	w10, [x2, #2]
  4036ac:	lsr	w10, w0, #2
  4036b0:	bfi	w1, w17, #6, #8
  4036b4:	bfi	w8, w18, #6, #8
  4036b8:	bfi	w9, w0, #6, #8
  4036bc:	bfi	w10, w16, #6, #8
  4036c0:	strb	w11, [x2, #3]
  4036c4:	strb	w12, [x2, #4]
  4036c8:	strb	w13, [x2, #5]
  4036cc:	strb	w14, [x2, #6]
  4036d0:	strb	w15, [x2, #7]
  4036d4:	strb	w1, [x2, #8]
  4036d8:	strb	w8, [x2, #9]
  4036dc:	strb	w9, [x2, #10]
  4036e0:	strb	w10, [x2, #11]
  4036e4:	ret
  4036e8:	ldr	w8, [x1, #8]
  4036ec:	ldr	x9, [x1]
  4036f0:	str	w8, [x2, #8]
  4036f4:	str	x9, [x2]
  4036f8:	ret
  4036fc:	cbz	w0, 403784 <ferror@plt+0x1af4>
  403700:	ldrb	w8, [x1, #1]
  403704:	ldrb	w9, [x1]
  403708:	ldrb	w16, [x1, #11]
  40370c:	ldrb	w17, [x1, #10]
  403710:	ldrb	w18, [x1, #8]
  403714:	ldrb	w0, [x1, #9]
  403718:	ldrb	w10, [x1, #3]
  40371c:	ldrb	w11, [x1, #2]
  403720:	ldrb	w12, [x1, #6]
  403724:	ldrb	w13, [x1, #5]
  403728:	ldrb	w14, [x1, #4]
  40372c:	ldrb	w15, [x1, #7]
  403730:	lsr	w1, w16, #6
  403734:	lsr	w3, w17, #6
  403738:	strb	w8, [x2]
  40373c:	lsr	w8, w0, #6
  403740:	strb	w9, [x2, #1]
  403744:	lsr	w9, w18, #6
  403748:	bfi	w1, w18, #2, #8
  40374c:	bfi	w3, w16, #2, #8
  403750:	bfi	w8, w17, #2, #8
  403754:	bfi	w9, w0, #2, #8
  403758:	strb	w10, [x2, #2]
  40375c:	strb	w11, [x2, #3]
  403760:	strb	w12, [x2, #4]
  403764:	strb	w13, [x2, #5]
  403768:	strb	w14, [x2, #6]
  40376c:	strb	w15, [x2, #7]
  403770:	strb	w1, [x2, #8]
  403774:	strb	w3, [x2, #9]
  403778:	strb	w8, [x2, #10]
  40377c:	strb	w9, [x2, #11]
  403780:	ret
  403784:	ldr	w8, [x1, #8]
  403788:	ldr	x9, [x1]
  40378c:	str	w8, [x2, #8]
  403790:	str	x9, [x2]
  403794:	ret
  403798:	sub	sp, sp, #0x90
  40379c:	mov	w1, w0
  4037a0:	mov	x2, sp
  4037a4:	mov	w0, wzr
  4037a8:	stp	x29, x30, [sp, #128]
  4037ac:	add	x29, sp, #0x80
  4037b0:	bl	401bb0 <__fxstat@plt>
  4037b4:	ldr	w8, [sp, #16]
  4037b8:	cmp	w0, #0x0
  4037bc:	ldp	x29, x30, [sp, #128]
  4037c0:	cset	w9, eq  // eq = none
  4037c4:	and	w8, w8, #0xf000
  4037c8:	cmp	w8, #0x6, lsl #12
  4037cc:	cset	w8, eq  // eq = none
  4037d0:	and	w0, w9, w8
  4037d4:	add	sp, sp, #0x90
  4037d8:	ret
  4037dc:	sub	sp, sp, #0x50
  4037e0:	mov	w1, #0x400                 	// #1024
  4037e4:	mov	w2, wzr
  4037e8:	stp	x29, x30, [sp, #16]
  4037ec:	str	x23, [sp, #32]
  4037f0:	stp	x22, x21, [sp, #48]
  4037f4:	stp	x20, x19, [sp, #64]
  4037f8:	add	x29, sp, #0x10
  4037fc:	mov	w19, w0
  403800:	mov	w20, #0x400                 	// #1024
  403804:	bl	4018f0 <lseek@plt>
  403808:	mov	x21, xzr
  40380c:	tbnz	x0, #63, 403860 <ferror@plt+0x1bd0>
  403810:	mov	w22, #0x400                 	// #1024
  403814:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  403818:	sub	x1, x29, #0x4
  40381c:	mov	w2, #0x1                   	// #1
  403820:	mov	w0, w19
  403824:	bl	401b80 <read@plt>
  403828:	cmp	x0, #0x0
  40382c:	b.le	40388c <ferror@plt+0x1bfc>
  403830:	cmn	x22, #0x1
  403834:	b.eq	4038e8 <ferror@plt+0x1c58>  // b.none
  403838:	lsl	x8, x22, #1
  40383c:	cmp	x22, x23
  403840:	csinv	x20, x8, xzr, ls  // ls = plast
  403844:	mov	w0, w19
  403848:	mov	x1, x20
  40384c:	mov	w2, wzr
  403850:	bl	4018f0 <lseek@plt>
  403854:	mov	x21, x22
  403858:	mov	x22, x20
  40385c:	tbz	x0, #63, 403818 <ferror@plt+0x1b88>
  403860:	mov	x22, x20
  403864:	b	40388c <ferror@plt+0x1bfc>
  403868:	add	x1, x29, #0x18
  40386c:	mov	w2, #0x1                   	// #1
  403870:	mov	w0, w19
  403874:	bl	401b80 <read@plt>
  403878:	cmp	x0, #0x0
  40387c:	cset	w8, gt
  403880:	cmp	x8, #0x0
  403884:	csel	x22, x20, x22, eq  // eq = none
  403888:	csel	x21, x21, x20, eq  // eq = none
  40388c:	sub	x8, x22, #0x1
  403890:	cmp	x21, x8
  403894:	b.cs	4038bc <ferror@plt+0x1c2c>  // b.hs, b.nlast
  403898:	add	x8, x21, x22
  40389c:	lsr	x20, x8, #1
  4038a0:	mov	w0, w19
  4038a4:	mov	x1, x20
  4038a8:	mov	w2, wzr
  4038ac:	bl	4018f0 <lseek@plt>
  4038b0:	tbz	x0, #63, 403868 <ferror@plt+0x1bd8>
  4038b4:	mov	x8, xzr
  4038b8:	b	403880 <ferror@plt+0x1bf0>
  4038bc:	mov	w0, w19
  4038c0:	mov	x1, xzr
  4038c4:	mov	w2, wzr
  4038c8:	bl	4018f0 <lseek@plt>
  4038cc:	tbnz	x0, #63, 4038e0 <ferror@plt+0x1c50>
  4038d0:	add	x1, x29, #0x1c
  4038d4:	mov	w2, #0x1                   	// #1
  4038d8:	mov	w0, w19
  4038dc:	bl	401b80 <read@plt>
  4038e0:	add	x0, x21, #0x1
  4038e4:	b	4038ec <ferror@plt+0x1c5c>
  4038e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4038ec:	ldp	x20, x19, [sp, #64]
  4038f0:	ldp	x22, x21, [sp, #48]
  4038f4:	ldr	x23, [sp, #32]
  4038f8:	ldp	x29, x30, [sp, #16]
  4038fc:	add	sp, sp, #0x50
  403900:	ret
  403904:	sub	sp, sp, #0xa0
  403908:	stp	x20, x19, [sp, #144]
  40390c:	mov	x19, x1
  403910:	mov	w1, #0x1272                	// #4722
  403914:	movk	w1, #0x8008, lsl #16
  403918:	mov	x2, x19
  40391c:	stp	x29, x30, [sp, #128]
  403920:	add	x29, sp, #0x80
  403924:	mov	w20, w0
  403928:	bl	401c70 <ioctl@plt>
  40392c:	tbnz	w0, #31, 403944 <ferror@plt+0x1cb4>
  403930:	mov	w0, wzr
  403934:	ldp	x20, x19, [sp, #144]
  403938:	ldp	x29, x30, [sp, #128]
  40393c:	add	sp, sp, #0xa0
  403940:	ret
  403944:	mov	x2, sp
  403948:	mov	w1, #0x1260                	// #4704
  40394c:	mov	w0, w20
  403950:	bl	401c70 <ioctl@plt>
  403954:	tbnz	w0, #31, 403968 <ferror@plt+0x1cd8>
  403958:	ldr	x8, [sp]
  40395c:	mov	w0, wzr
  403960:	lsl	x8, x8, #9
  403964:	b	4039d4 <ferror@plt+0x1d44>
  403968:	mov	w1, #0x204                 	// #516
  40396c:	mov	x2, sp
  403970:	movk	w1, #0x8020, lsl #16
  403974:	mov	w0, w20
  403978:	bl	401c70 <ioctl@plt>
  40397c:	tbnz	w0, #31, 403990 <ferror@plt+0x1d00>
  403980:	ldr	w8, [sp]
  403984:	mov	w0, wzr
  403988:	lsl	x8, x8, #9
  40398c:	b	4039d4 <ferror@plt+0x1d44>
  403990:	mov	x2, sp
  403994:	mov	w0, wzr
  403998:	mov	w1, w20
  40399c:	bl	401bb0 <__fxstat@plt>
  4039a0:	ldr	w8, [sp, #16]
  4039a4:	and	w8, w8, #0xf000
  4039a8:	cbnz	w0, 4039bc <ferror@plt+0x1d2c>
  4039ac:	cmp	w8, #0x8, lsl #12
  4039b0:	b.ne	4039bc <ferror@plt+0x1d2c>  // b.any
  4039b4:	ldr	x8, [sp, #48]
  4039b8:	b	4039d0 <ferror@plt+0x1d40>
  4039bc:	cmp	w8, #0x6, lsl #12
  4039c0:	b.ne	4039e8 <ferror@plt+0x1d58>  // b.any
  4039c4:	mov	w0, w20
  4039c8:	bl	4037dc <ferror@plt+0x1b4c>
  4039cc:	mov	x8, x0
  4039d0:	mov	w0, wzr
  4039d4:	str	x8, [x19]
  4039d8:	ldp	x20, x19, [sp, #144]
  4039dc:	ldp	x29, x30, [sp, #128]
  4039e0:	add	sp, sp, #0xa0
  4039e4:	ret
  4039e8:	mov	w0, #0xffffffff            	// #-1
  4039ec:	ldp	x20, x19, [sp, #144]
  4039f0:	ldp	x29, x30, [sp, #128]
  4039f4:	add	sp, sp, #0xa0
  4039f8:	ret
  4039fc:	stp	x29, x30, [sp, #-32]!
  403a00:	mov	x29, sp
  403a04:	str	x19, [sp, #16]
  403a08:	mov	x19, x1
  403a0c:	add	x1, x29, #0x18
  403a10:	bl	403904 <ferror@plt+0x1c74>
  403a14:	cbz	w0, 403a28 <ferror@plt+0x1d98>
  403a18:	mov	w0, #0xffffffff            	// #-1
  403a1c:	ldr	x19, [sp, #16]
  403a20:	ldp	x29, x30, [sp], #32
  403a24:	ret
  403a28:	ldr	x8, [x29, #24]
  403a2c:	lsr	x8, x8, #9
  403a30:	str	x8, [x19]
  403a34:	ldr	x19, [sp, #16]
  403a38:	ldp	x29, x30, [sp], #32
  403a3c:	ret
  403a40:	stp	x29, x30, [sp, #-16]!
  403a44:	mov	x2, x1
  403a48:	mov	w1, #0x1268                	// #4712
  403a4c:	mov	x29, sp
  403a50:	bl	401c70 <ioctl@plt>
  403a54:	asr	w0, w0, #31
  403a58:	ldp	x29, x30, [sp], #16
  403a5c:	ret
  403a60:	sub	sp, sp, #0x20
  403a64:	str	x1, [sp, #8]
  403a68:	add	x2, sp, #0x8
  403a6c:	mov	w1, #0x127b                	// #4731
  403a70:	stp	x29, x30, [sp, #16]
  403a74:	add	x29, sp, #0x10
  403a78:	bl	401c70 <ioctl@plt>
  403a7c:	ldp	x29, x30, [sp, #16]
  403a80:	asr	w0, w0, #31
  403a84:	add	sp, sp, #0x20
  403a88:	ret
  403a8c:	sub	sp, sp, #0x20
  403a90:	stp	x29, x30, [sp, #16]
  403a94:	add	x29, sp, #0x10
  403a98:	sub	x2, x29, #0x4
  403a9c:	mov	w1, #0x127a                	// #4730
  403aa0:	bl	401c70 <ioctl@plt>
  403aa4:	ldur	w8, [x29, #-4]
  403aa8:	cmp	w0, #0x0
  403aac:	ldp	x29, x30, [sp, #16]
  403ab0:	cset	w9, ge  // ge = tcont
  403ab4:	cmp	w8, #0x0
  403ab8:	cset	w8, ne  // ne = any
  403abc:	and	w0, w9, w8
  403ac0:	add	sp, sp, #0x20
  403ac4:	ret
  403ac8:	sub	sp, sp, #0xb0
  403acc:	stp	x29, x30, [sp, #128]
  403ad0:	stp	x20, x19, [sp, #160]
  403ad4:	ldr	w8, [x0, #16]
  403ad8:	mov	x20, x1
  403adc:	orr	w9, w2, #0x80
  403ae0:	str	x21, [sp, #144]
  403ae4:	and	w8, w8, #0xf000
  403ae8:	cmp	w8, #0x6, lsl #12
  403aec:	mov	x21, x0
  403af0:	csel	w1, w9, w2, eq  // eq = none
  403af4:	mov	x0, x20
  403af8:	add	x29, sp, #0x80
  403afc:	bl	401970 <open@plt>
  403b00:	mov	w19, w0
  403b04:	tbnz	w0, #31, 403ba0 <ferror@plt+0x1f10>
  403b08:	mov	x2, sp
  403b0c:	mov	w0, wzr
  403b10:	mov	w1, w19
  403b14:	bl	401bb0 <__fxstat@plt>
  403b18:	tbnz	w0, #31, 403b88 <ferror@plt+0x1ef8>
  403b1c:	ldr	x8, [sp]
  403b20:	ldr	x9, [x21]
  403b24:	cmp	x8, x9
  403b28:	b.ne	403b88 <ferror@plt+0x1ef8>  // b.any
  403b2c:	ldr	x8, [sp, #8]
  403b30:	ldr	x9, [x21, #8]
  403b34:	cmp	x8, x9
  403b38:	b.ne	403b88 <ferror@plt+0x1ef8>  // b.any
  403b3c:	ldr	w8, [x21, #16]
  403b40:	and	w8, w8, #0xf000
  403b44:	cmp	w8, #0x6, lsl #12
  403b48:	b.ne	403ba0 <ferror@plt+0x1f10>  // b.any
  403b4c:	mov	x2, sp
  403b50:	mov	w1, #0x127a                	// #4730
  403b54:	mov	w0, w19
  403b58:	bl	401c70 <ioctl@plt>
  403b5c:	tbnz	w0, #31, 403ba0 <ferror@plt+0x1f10>
  403b60:	ldr	w8, [sp]
  403b64:	cbz	w8, 403ba0 <ferror@plt+0x1f10>
  403b68:	adrp	x1, 406000 <ferror@plt+0x4370>
  403b6c:	add	x1, x1, #0x3a5
  403b70:	mov	w2, #0x5                   	// #5
  403b74:	mov	x0, xzr
  403b78:	bl	401bc0 <dcgettext@plt>
  403b7c:	mov	x1, x20
  403b80:	bl	401b70 <warnx@plt>
  403b84:	b	403ba0 <ferror@plt+0x1f10>
  403b88:	mov	w0, w19
  403b8c:	bl	401a10 <close@plt>
  403b90:	bl	401c20 <__errno_location@plt>
  403b94:	mov	w8, #0x4d                  	// #77
  403b98:	str	w8, [x0]
  403b9c:	mov	w19, #0xffffffff            	// #-1
  403ba0:	mov	w0, w19
  403ba4:	ldp	x20, x19, [sp, #160]
  403ba8:	ldr	x21, [sp, #144]
  403bac:	ldp	x29, x30, [sp, #128]
  403bb0:	add	sp, sp, #0xb0
  403bb4:	ret
  403bb8:	stp	x29, x30, [sp, #-16]!
  403bbc:	mov	w1, #0x5331                	// #21297
  403bc0:	mov	x2, xzr
  403bc4:	mov	x29, sp
  403bc8:	bl	401c70 <ioctl@plt>
  403bcc:	bic	w0, w0, w0, asr #31
  403bd0:	ldp	x29, x30, [sp], #16
  403bd4:	ret
  403bd8:	sub	sp, sp, #0x30
  403bdc:	stp	x20, x19, [sp, #32]
  403be0:	mov	x19, x2
  403be4:	mov	x20, x1
  403be8:	mov	x2, sp
  403bec:	mov	w1, #0x301                 	// #769
  403bf0:	stp	x29, x30, [sp, #16]
  403bf4:	add	x29, sp, #0x10
  403bf8:	bl	401c70 <ioctl@plt>
  403bfc:	cbz	w0, 403c14 <ferror@plt+0x1f84>
  403c00:	mov	w0, #0xffffffff            	// #-1
  403c04:	ldp	x20, x19, [sp, #32]
  403c08:	ldp	x29, x30, [sp, #16]
  403c0c:	add	sp, sp, #0x30
  403c10:	ret
  403c14:	ldrb	w8, [sp]
  403c18:	str	w8, [x20]
  403c1c:	ldrb	w8, [sp, #1]
  403c20:	str	w8, [x19]
  403c24:	ldp	x20, x19, [sp, #32]
  403c28:	ldp	x29, x30, [sp, #16]
  403c2c:	add	sp, sp, #0x30
  403c30:	ret
  403c34:	cmp	w0, #0x7f
  403c38:	b.hi	403cc0 <ferror@plt+0x2030>  // b.pmore
  403c3c:	adrp	x9, 406000 <ferror@plt+0x4370>
  403c40:	mov	w8, w0
  403c44:	add	x9, x9, #0x325
  403c48:	adr	x10, 403c60 <ferror@plt+0x1fd0>
  403c4c:	ldrb	w11, [x9, x8]
  403c50:	add	x10, x10, x11, lsl #2
  403c54:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c58:	add	x0, x0, #0x3ea
  403c5c:	br	x10
  403c60:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c64:	add	x0, x0, #0x3bf
  403c68:	ret
  403c6c:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c70:	add	x0, x0, #0x3c4
  403c74:	ret
  403c78:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c7c:	add	x0, x0, #0x3cc
  403c80:	ret
  403c84:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c88:	add	x0, x0, #0x3d6
  403c8c:	ret
  403c90:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c94:	add	x0, x0, #0x3db
  403c98:	ret
  403c9c:	adrp	x0, 406000 <ferror@plt+0x4370>
  403ca0:	add	x0, x0, #0x3df
  403ca4:	ret
  403ca8:	adrp	x0, 406000 <ferror@plt+0x4370>
  403cac:	add	x0, x0, #0x3e7
  403cb0:	ret
  403cb4:	adrp	x0, 406000 <ferror@plt+0x4370>
  403cb8:	add	x0, x0, #0x3f7
  403cbc:	ret
  403cc0:	mov	x0, xzr
  403cc4:	ret
  403cc8:	adrp	x0, 406000 <ferror@plt+0x4370>
  403ccc:	add	x0, x0, #0x3fc
  403cd0:	ret
  403cd4:	adrp	x0, 406000 <ferror@plt+0x4370>
  403cd8:	add	x0, x0, #0x401
  403cdc:	ret
  403ce0:	adrp	x0, 406000 <ferror@plt+0x4370>
  403ce4:	add	x0, x0, #0x40b
  403ce8:	ret
  403cec:	adrp	x0, 406000 <ferror@plt+0x4370>
  403cf0:	add	x0, x0, #0x40f
  403cf4:	ret
  403cf8:	adrp	x0, 406000 <ferror@plt+0x4370>
  403cfc:	add	x0, x0, #0x413
  403d00:	ret
  403d04:	adrp	x0, 406000 <ferror@plt+0x4370>
  403d08:	add	x0, x0, #0x3ef
  403d0c:	ret
  403d10:	adrp	x8, 417000 <ferror@plt+0x15370>
  403d14:	str	w0, [x8, #632]
  403d18:	ret
  403d1c:	sub	sp, sp, #0x70
  403d20:	stp	x29, x30, [sp, #16]
  403d24:	stp	x28, x27, [sp, #32]
  403d28:	stp	x26, x25, [sp, #48]
  403d2c:	stp	x24, x23, [sp, #64]
  403d30:	stp	x22, x21, [sp, #80]
  403d34:	stp	x20, x19, [sp, #96]
  403d38:	add	x29, sp, #0x10
  403d3c:	str	xzr, [x1]
  403d40:	cbz	x0, 403d84 <ferror@plt+0x20f4>
  403d44:	ldrb	w22, [x0]
  403d48:	mov	x20, x0
  403d4c:	cbz	x22, 403d84 <ferror@plt+0x20f4>
  403d50:	mov	x21, x2
  403d54:	mov	x19, x1
  403d58:	bl	401aa0 <__ctype_b_loc@plt>
  403d5c:	ldr	x8, [x0]
  403d60:	mov	x23, x0
  403d64:	ldrh	w9, [x8, x22, lsl #1]
  403d68:	tbz	w9, #13, 403d7c <ferror@plt+0x20ec>
  403d6c:	add	x9, x20, #0x1
  403d70:	ldrb	w22, [x9], #1
  403d74:	ldrh	w10, [x8, x22, lsl #1]
  403d78:	tbnz	w10, #13, 403d70 <ferror@plt+0x20e0>
  403d7c:	cmp	w22, #0x2d
  403d80:	b.ne	403db8 <ferror@plt+0x2128>  // b.any
  403d84:	mov	w22, #0xffffffea            	// #-22
  403d88:	neg	w19, w22
  403d8c:	bl	401c20 <__errno_location@plt>
  403d90:	str	w19, [x0]
  403d94:	mov	w0, w22
  403d98:	ldp	x20, x19, [sp, #96]
  403d9c:	ldp	x22, x21, [sp, #80]
  403da0:	ldp	x24, x23, [sp, #64]
  403da4:	ldp	x26, x25, [sp, #48]
  403da8:	ldp	x28, x27, [sp, #32]
  403dac:	ldp	x29, x30, [sp, #16]
  403db0:	add	sp, sp, #0x70
  403db4:	ret
  403db8:	bl	401c20 <__errno_location@plt>
  403dbc:	mov	x24, x0
  403dc0:	str	wzr, [x0]
  403dc4:	add	x1, sp, #0x8
  403dc8:	mov	x0, x20
  403dcc:	mov	w2, wzr
  403dd0:	mov	w3, wzr
  403dd4:	str	xzr, [sp, #8]
  403dd8:	bl	4019e0 <__strtoul_internal@plt>
  403ddc:	ldr	x25, [sp, #8]
  403de0:	ldr	w8, [x24]
  403de4:	cmp	x25, x20
  403de8:	b.eq	403f68 <ferror@plt+0x22d8>  // b.none
  403dec:	add	x9, x0, #0x1
  403df0:	mov	x20, x0
  403df4:	cmp	x9, #0x1
  403df8:	b.hi	403e00 <ferror@plt+0x2170>  // b.pmore
  403dfc:	cbnz	w8, 403f6c <ferror@plt+0x22dc>
  403e00:	cbz	x25, 403f78 <ferror@plt+0x22e8>
  403e04:	ldrb	w8, [x25]
  403e08:	cbz	w8, 403f78 <ferror@plt+0x22e8>
  403e0c:	mov	w27, wzr
  403e10:	mov	x28, xzr
  403e14:	b	403e24 <ferror@plt+0x2194>
  403e18:	mov	x28, xzr
  403e1c:	str	x22, [sp, #8]
  403e20:	mov	x25, x22
  403e24:	ldrb	w8, [x25, #1]
  403e28:	cmp	w8, #0x61
  403e2c:	b.le	403e5c <ferror@plt+0x21cc>
  403e30:	cmp	w8, #0x62
  403e34:	b.eq	403e64 <ferror@plt+0x21d4>  // b.none
  403e38:	cmp	w8, #0x69
  403e3c:	b.ne	403e74 <ferror@plt+0x21e4>  // b.any
  403e40:	ldrb	w8, [x25, #2]
  403e44:	orr	w8, w8, #0x20
  403e48:	cmp	w8, #0x62
  403e4c:	b.ne	403e74 <ferror@plt+0x21e4>  // b.any
  403e50:	ldrb	w8, [x25, #3]
  403e54:	cbnz	w8, 403e74 <ferror@plt+0x21e4>
  403e58:	b	403f88 <ferror@plt+0x22f8>
  403e5c:	cmp	w8, #0x42
  403e60:	b.ne	403e70 <ferror@plt+0x21e0>  // b.any
  403e64:	ldrb	w8, [x25, #2]
  403e68:	cbnz	w8, 403e74 <ferror@plt+0x21e4>
  403e6c:	b	403f90 <ferror@plt+0x2300>
  403e70:	cbz	w8, 403f88 <ferror@plt+0x22f8>
  403e74:	bl	401910 <localeconv@plt>
  403e78:	cbz	x0, 403e98 <ferror@plt+0x2208>
  403e7c:	ldr	x22, [x0]
  403e80:	cbz	x22, 403ea4 <ferror@plt+0x2214>
  403e84:	mov	x0, x22
  403e88:	bl	401840 <strlen@plt>
  403e8c:	mov	x26, x0
  403e90:	mov	w8, #0x1                   	// #1
  403e94:	b	403eac <ferror@plt+0x221c>
  403e98:	mov	w8, wzr
  403e9c:	mov	x22, xzr
  403ea0:	b	403ea8 <ferror@plt+0x2218>
  403ea4:	mov	w8, wzr
  403ea8:	mov	x26, xzr
  403eac:	cbnz	x28, 403d84 <ferror@plt+0x20f4>
  403eb0:	ldrb	w9, [x25]
  403eb4:	eor	w8, w8, #0x1
  403eb8:	cmp	w9, #0x0
  403ebc:	cset	w9, eq  // eq = none
  403ec0:	orr	w8, w8, w9
  403ec4:	tbnz	w8, #0, 403d84 <ferror@plt+0x20f4>
  403ec8:	mov	x0, x22
  403ecc:	mov	x1, x25
  403ed0:	mov	x2, x26
  403ed4:	bl	401990 <strncmp@plt>
  403ed8:	cbnz	w0, 403d84 <ferror@plt+0x20f4>
  403edc:	add	x22, x25, x26
  403ee0:	ldrb	w8, [x22]
  403ee4:	cmp	w8, #0x30
  403ee8:	b.ne	403efc <ferror@plt+0x226c>  // b.any
  403eec:	ldrb	w8, [x22, #1]!
  403ef0:	add	w27, w27, #0x1
  403ef4:	cmp	w8, #0x30
  403ef8:	b.eq	403eec <ferror@plt+0x225c>  // b.none
  403efc:	ldr	x9, [x23]
  403f00:	sxtb	x8, w8
  403f04:	ldrh	w8, [x9, x8, lsl #1]
  403f08:	tbz	w8, #11, 403e18 <ferror@plt+0x2188>
  403f0c:	add	x1, sp, #0x8
  403f10:	mov	x0, x22
  403f14:	mov	w2, wzr
  403f18:	mov	w3, wzr
  403f1c:	str	wzr, [x24]
  403f20:	str	xzr, [sp, #8]
  403f24:	bl	4019e0 <__strtoul_internal@plt>
  403f28:	ldr	x25, [sp, #8]
  403f2c:	ldr	w8, [x24]
  403f30:	cmp	x25, x22
  403f34:	b.eq	403f68 <ferror@plt+0x22d8>  // b.none
  403f38:	add	x9, x0, #0x1
  403f3c:	cmp	x9, #0x1
  403f40:	b.hi	403f48 <ferror@plt+0x22b8>  // b.pmore
  403f44:	cbnz	w8, 403f6c <ferror@plt+0x22dc>
  403f48:	mov	x28, xzr
  403f4c:	cbz	x0, 403e24 <ferror@plt+0x2194>
  403f50:	cbz	x25, 403d84 <ferror@plt+0x20f4>
  403f54:	ldrb	w8, [x25]
  403f58:	mov	w22, #0xffffffea            	// #-22
  403f5c:	mov	x28, x0
  403f60:	cbnz	w8, 403e24 <ferror@plt+0x2194>
  403f64:	b	403d88 <ferror@plt+0x20f8>
  403f68:	cbz	w8, 403d84 <ferror@plt+0x20f4>
  403f6c:	neg	w22, w8
  403f70:	tbz	w22, #31, 403d94 <ferror@plt+0x2104>
  403f74:	b	403d88 <ferror@plt+0x20f8>
  403f78:	mov	w22, wzr
  403f7c:	str	x20, [x19]
  403f80:	tbz	w22, #31, 403d94 <ferror@plt+0x2104>
  403f84:	b	403d88 <ferror@plt+0x20f8>
  403f88:	mov	w24, #0x400                 	// #1024
  403f8c:	b	403f94 <ferror@plt+0x2304>
  403f90:	mov	w24, #0x3e8                 	// #1000
  403f94:	ldrsb	w22, [x25]
  403f98:	adrp	x23, 406000 <ferror@plt+0x4370>
  403f9c:	add	x23, x23, #0x426
  403fa0:	mov	w2, #0x9                   	// #9
  403fa4:	mov	x0, x23
  403fa8:	mov	w1, w22
  403fac:	bl	401b90 <memchr@plt>
  403fb0:	cbnz	x0, 403fd0 <ferror@plt+0x2340>
  403fb4:	adrp	x23, 406000 <ferror@plt+0x4370>
  403fb8:	add	x23, x23, #0x42f
  403fbc:	mov	w2, #0x9                   	// #9
  403fc0:	mov	x0, x23
  403fc4:	mov	w1, w22
  403fc8:	bl	401b90 <memchr@plt>
  403fcc:	cbz	x0, 403d84 <ferror@plt+0x20f4>
  403fd0:	sub	w8, w0, w23
  403fd4:	adds	w8, w8, #0x1
  403fd8:	b.cs	403ffc <ferror@plt+0x236c>  // b.hs, b.nlast
  403fdc:	mvn	w9, w0
  403fe0:	add	w9, w9, w23
  403fe4:	umulh	x10, x24, x20
  403fe8:	cmp	xzr, x10
  403fec:	b.ne	404004 <ferror@plt+0x2374>  // b.any
  403ff0:	adds	w9, w9, #0x1
  403ff4:	mul	x20, x20, x24
  403ff8:	b.cc	403fe4 <ferror@plt+0x2354>  // b.lo, b.ul, b.last
  403ffc:	mov	w22, wzr
  404000:	b	404008 <ferror@plt+0x2378>
  404004:	mov	w22, #0xffffffde            	// #-34
  404008:	cbz	x21, 404010 <ferror@plt+0x2380>
  40400c:	str	w8, [x21]
  404010:	cbz	x28, 403f7c <ferror@plt+0x22ec>
  404014:	cbz	w8, 403f7c <ferror@plt+0x22ec>
  404018:	mvn	w8, w0
  40401c:	add	w9, w8, w23
  404020:	mov	w8, #0x1                   	// #1
  404024:	umulh	x10, x24, x8
  404028:	cmp	xzr, x10
  40402c:	b.ne	40403c <ferror@plt+0x23ac>  // b.any
  404030:	adds	w9, w9, #0x1
  404034:	mul	x8, x8, x24
  404038:	b.cc	404024 <ferror@plt+0x2394>  // b.lo, b.ul, b.last
  40403c:	mov	w9, #0xa                   	// #10
  404040:	cmp	x28, #0xb
  404044:	b.cc	404058 <ferror@plt+0x23c8>  // b.lo, b.ul, b.last
  404048:	add	x9, x9, x9, lsl #2
  40404c:	lsl	x9, x9, #1
  404050:	cmp	x9, x28
  404054:	b.cc	404048 <ferror@plt+0x23b8>  // b.lo, b.ul, b.last
  404058:	cmp	w27, #0x1
  40405c:	b.lt	404108 <ferror@plt+0x2478>  // b.tstop
  404060:	cmp	w27, #0x3
  404064:	b.hi	404070 <ferror@plt+0x23e0>  // b.pmore
  404068:	mov	w10, wzr
  40406c:	b	4040f4 <ferror@plt+0x2464>
  404070:	mov	w10, #0x1                   	// #1
  404074:	dup	v0.2d, x10
  404078:	and	w10, w27, #0xfffffffc
  40407c:	mov	v1.16b, v0.16b
  404080:	mov	v1.d[0], x9
  404084:	mov	w9, w10
  404088:	fmov	x12, d1
  40408c:	mov	x11, v1.d[1]
  404090:	add	x12, x12, x12, lsl #2
  404094:	fmov	x13, d0
  404098:	lsl	x12, x12, #1
  40409c:	add	x11, x11, x11, lsl #2
  4040a0:	add	x13, x13, x13, lsl #2
  4040a4:	mov	x14, v0.d[1]
  4040a8:	fmov	d1, x12
  4040ac:	lsl	x11, x11, #1
  4040b0:	lsl	x13, x13, #1
  4040b4:	mov	v1.d[1], x11
  4040b8:	add	x11, x14, x14, lsl #2
  4040bc:	fmov	d0, x13
  4040c0:	lsl	x11, x11, #1
  4040c4:	subs	w9, w9, #0x4
  4040c8:	mov	v0.d[1], x11
  4040cc:	b.ne	404088 <ferror@plt+0x23f8>  // b.any
  4040d0:	mov	x9, v1.d[1]
  4040d4:	mov	x11, v0.d[1]
  4040d8:	fmov	x12, d1
  4040dc:	fmov	x13, d0
  4040e0:	mul	x12, x13, x12
  4040e4:	mul	x9, x11, x9
  4040e8:	cmp	w27, w10
  4040ec:	mul	x9, x12, x9
  4040f0:	b.eq	404108 <ferror@plt+0x2478>  // b.none
  4040f4:	sub	w10, w27, w10
  4040f8:	add	x9, x9, x9, lsl #2
  4040fc:	subs	w10, w10, #0x1
  404100:	lsl	x9, x9, #1
  404104:	b.ne	4040f8 <ferror@plt+0x2468>  // b.any
  404108:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  40410c:	mov	w12, #0x1                   	// #1
  404110:	movk	x10, #0xcccd
  404114:	mov	w11, #0xa                   	// #10
  404118:	b	40412c <ferror@plt+0x249c>
  40411c:	cmp	x28, #0x9
  404120:	mov	x28, x13
  404124:	mov	x12, x14
  404128:	b.ls	403f7c <ferror@plt+0x22ec>  // b.plast
  40412c:	umulh	x13, x28, x10
  404130:	lsr	x13, x13, #3
  404134:	add	x14, x12, x12, lsl #2
  404138:	msub	x15, x13, x11, x28
  40413c:	lsl	x14, x14, #1
  404140:	cbz	x15, 40411c <ferror@plt+0x248c>
  404144:	udiv	x12, x9, x12
  404148:	udiv	x12, x12, x15
  40414c:	udiv	x12, x8, x12
  404150:	add	x20, x12, x20
  404154:	b	40411c <ferror@plt+0x248c>
  404158:	mov	x2, xzr
  40415c:	b	403d1c <ferror@plt+0x208c>
  404160:	stp	x29, x30, [sp, #-48]!
  404164:	stp	x20, x19, [sp, #32]
  404168:	mov	x20, x1
  40416c:	mov	x19, x0
  404170:	str	x21, [sp, #16]
  404174:	mov	x29, sp
  404178:	cbz	x0, 4041ac <ferror@plt+0x251c>
  40417c:	ldrb	w21, [x19]
  404180:	mov	x8, x19
  404184:	cbz	w21, 4041b0 <ferror@plt+0x2520>
  404188:	bl	401aa0 <__ctype_b_loc@plt>
  40418c:	ldr	x9, [x0]
  404190:	mov	x8, x19
  404194:	and	x10, x21, #0xff
  404198:	ldrh	w10, [x9, x10, lsl #1]
  40419c:	tbz	w10, #11, 4041b0 <ferror@plt+0x2520>
  4041a0:	ldrb	w21, [x8, #1]!
  4041a4:	cbnz	w21, 404194 <ferror@plt+0x2504>
  4041a8:	b	4041b0 <ferror@plt+0x2520>
  4041ac:	mov	x8, xzr
  4041b0:	cbz	x20, 4041b8 <ferror@plt+0x2528>
  4041b4:	str	x8, [x20]
  4041b8:	cmp	x8, x19
  4041bc:	b.ls	4041dc <ferror@plt+0x254c>  // b.plast
  4041c0:	ldrb	w8, [x8]
  4041c4:	cmp	w8, #0x0
  4041c8:	cset	w0, eq  // eq = none
  4041cc:	ldp	x20, x19, [sp, #32]
  4041d0:	ldr	x21, [sp, #16]
  4041d4:	ldp	x29, x30, [sp], #48
  4041d8:	ret
  4041dc:	mov	w0, wzr
  4041e0:	ldp	x20, x19, [sp, #32]
  4041e4:	ldr	x21, [sp, #16]
  4041e8:	ldp	x29, x30, [sp], #48
  4041ec:	ret
  4041f0:	stp	x29, x30, [sp, #-48]!
  4041f4:	stp	x20, x19, [sp, #32]
  4041f8:	mov	x20, x1
  4041fc:	mov	x19, x0
  404200:	str	x21, [sp, #16]
  404204:	mov	x29, sp
  404208:	cbz	x0, 40423c <ferror@plt+0x25ac>
  40420c:	ldrb	w21, [x19]
  404210:	mov	x8, x19
  404214:	cbz	w21, 404240 <ferror@plt+0x25b0>
  404218:	bl	401aa0 <__ctype_b_loc@plt>
  40421c:	ldr	x9, [x0]
  404220:	mov	x8, x19
  404224:	and	x10, x21, #0xff
  404228:	ldrh	w10, [x9, x10, lsl #1]
  40422c:	tbz	w10, #12, 404240 <ferror@plt+0x25b0>
  404230:	ldrb	w21, [x8, #1]!
  404234:	cbnz	w21, 404224 <ferror@plt+0x2594>
  404238:	b	404240 <ferror@plt+0x25b0>
  40423c:	mov	x8, xzr
  404240:	cbz	x20, 404248 <ferror@plt+0x25b8>
  404244:	str	x8, [x20]
  404248:	cmp	x8, x19
  40424c:	b.ls	40426c <ferror@plt+0x25dc>  // b.plast
  404250:	ldrb	w8, [x8]
  404254:	cmp	w8, #0x0
  404258:	cset	w0, eq  // eq = none
  40425c:	ldp	x20, x19, [sp, #32]
  404260:	ldr	x21, [sp, #16]
  404264:	ldp	x29, x30, [sp], #48
  404268:	ret
  40426c:	mov	w0, wzr
  404270:	ldp	x20, x19, [sp, #32]
  404274:	ldr	x21, [sp, #16]
  404278:	ldp	x29, x30, [sp], #48
  40427c:	ret
  404280:	sub	sp, sp, #0x110
  404284:	stp	x29, x30, [sp, #208]
  404288:	add	x29, sp, #0xd0
  40428c:	mov	x8, #0xffffffffffffffd0    	// #-48
  404290:	mov	x9, sp
  404294:	sub	x10, x29, #0x50
  404298:	stp	x28, x23, [sp, #224]
  40429c:	stp	x22, x21, [sp, #240]
  4042a0:	stp	x20, x19, [sp, #256]
  4042a4:	mov	x20, x1
  4042a8:	mov	x19, x0
  4042ac:	movk	x8, #0xff80, lsl #32
  4042b0:	add	x11, x29, #0x40
  4042b4:	add	x9, x9, #0x80
  4042b8:	add	x22, x10, #0x30
  4042bc:	mov	w23, #0xffffffd0            	// #-48
  4042c0:	stp	x2, x3, [x29, #-80]
  4042c4:	stp	x4, x5, [x29, #-64]
  4042c8:	stp	x6, x7, [x29, #-48]
  4042cc:	stp	q1, q2, [sp, #16]
  4042d0:	stp	q3, q4, [sp, #48]
  4042d4:	str	q0, [sp]
  4042d8:	stp	q5, q6, [sp, #80]
  4042dc:	str	q7, [sp, #112]
  4042e0:	stp	x9, x8, [x29, #-16]
  4042e4:	stp	x11, x22, [x29, #-32]
  4042e8:	tbnz	w23, #31, 4042f4 <ferror@plt+0x2664>
  4042ec:	mov	w8, w23
  4042f0:	b	40430c <ferror@plt+0x267c>
  4042f4:	add	w8, w23, #0x8
  4042f8:	cmn	w23, #0x8
  4042fc:	stur	w8, [x29, #-8]
  404300:	b.gt	40430c <ferror@plt+0x267c>
  404304:	add	x9, x22, w23, sxtw
  404308:	b	404318 <ferror@plt+0x2688>
  40430c:	ldur	x9, [x29, #-32]
  404310:	add	x10, x9, #0x8
  404314:	stur	x10, [x29, #-32]
  404318:	ldr	x1, [x9]
  40431c:	cbz	x1, 404394 <ferror@plt+0x2704>
  404320:	tbnz	w8, #31, 40432c <ferror@plt+0x269c>
  404324:	mov	w23, w8
  404328:	b	404344 <ferror@plt+0x26b4>
  40432c:	add	w23, w8, #0x8
  404330:	cmn	w8, #0x8
  404334:	stur	w23, [x29, #-8]
  404338:	b.gt	404344 <ferror@plt+0x26b4>
  40433c:	add	x8, x22, w8, sxtw
  404340:	b	404350 <ferror@plt+0x26c0>
  404344:	ldur	x8, [x29, #-32]
  404348:	add	x9, x8, #0x8
  40434c:	stur	x9, [x29, #-32]
  404350:	ldr	x21, [x8]
  404354:	cbz	x21, 404394 <ferror@plt+0x2704>
  404358:	mov	x0, x19
  40435c:	bl	401a80 <strcmp@plt>
  404360:	cbz	w0, 404378 <ferror@plt+0x26e8>
  404364:	mov	x0, x19
  404368:	mov	x1, x21
  40436c:	bl	401a80 <strcmp@plt>
  404370:	cbnz	w0, 4042e8 <ferror@plt+0x2658>
  404374:	b	40437c <ferror@plt+0x26ec>
  404378:	mov	w0, #0x1                   	// #1
  40437c:	ldp	x20, x19, [sp, #256]
  404380:	ldp	x22, x21, [sp, #240]
  404384:	ldp	x28, x23, [sp, #224]
  404388:	ldp	x29, x30, [sp, #208]
  40438c:	add	sp, sp, #0x110
  404390:	ret
  404394:	adrp	x8, 417000 <ferror@plt+0x15370>
  404398:	ldr	w0, [x8, #632]
  40439c:	adrp	x1, 406000 <ferror@plt+0x4370>
  4043a0:	add	x1, x1, #0x438
  4043a4:	mov	x2, x20
  4043a8:	mov	x3, x19
  4043ac:	bl	401be0 <errx@plt>
  4043b0:	cbz	x1, 4043d4 <ferror@plt+0x2744>
  4043b4:	sxtb	w8, w2
  4043b8:	ldrsb	w9, [x0]
  4043bc:	cbz	w9, 4043d4 <ferror@plt+0x2744>
  4043c0:	cmp	w8, w9
  4043c4:	b.eq	4043d8 <ferror@plt+0x2748>  // b.none
  4043c8:	sub	x1, x1, #0x1
  4043cc:	add	x0, x0, #0x1
  4043d0:	cbnz	x1, 4043b8 <ferror@plt+0x2728>
  4043d4:	mov	x0, xzr
  4043d8:	ret
  4043dc:	stp	x29, x30, [sp, #-32]!
  4043e0:	stp	x20, x19, [sp, #16]
  4043e4:	mov	x29, sp
  4043e8:	mov	x20, x1
  4043ec:	mov	x19, x0
  4043f0:	bl	40454c <ferror@plt+0x28bc>
  4043f4:	cmp	x0, w0, sxtw
  4043f8:	b.ne	404410 <ferror@plt+0x2780>  // b.any
  4043fc:	cmp	w0, w0, sxth
  404400:	b.ne	404410 <ferror@plt+0x2780>  // b.any
  404404:	ldp	x20, x19, [sp, #16]
  404408:	ldp	x29, x30, [sp], #32
  40440c:	ret
  404410:	bl	401c20 <__errno_location@plt>
  404414:	mov	w8, #0x22                  	// #34
  404418:	str	w8, [x0]
  40441c:	adrp	x8, 417000 <ferror@plt+0x15370>
  404420:	ldr	w0, [x8, #632]
  404424:	adrp	x1, 406000 <ferror@plt+0x4370>
  404428:	add	x1, x1, #0x438
  40442c:	mov	x2, x20
  404430:	mov	x3, x19
  404434:	bl	401c60 <err@plt>
  404438:	stp	x29, x30, [sp, #-32]!
  40443c:	stp	x20, x19, [sp, #16]
  404440:	mov	x29, sp
  404444:	mov	x20, x1
  404448:	mov	x19, x0
  40444c:	bl	40454c <ferror@plt+0x28bc>
  404450:	cmp	x0, w0, sxtw
  404454:	b.ne	404464 <ferror@plt+0x27d4>  // b.any
  404458:	ldp	x20, x19, [sp, #16]
  40445c:	ldp	x29, x30, [sp], #32
  404460:	ret
  404464:	bl	401c20 <__errno_location@plt>
  404468:	mov	w8, #0x22                  	// #34
  40446c:	str	w8, [x0]
  404470:	adrp	x8, 417000 <ferror@plt+0x15370>
  404474:	ldr	w0, [x8, #632]
  404478:	adrp	x1, 406000 <ferror@plt+0x4370>
  40447c:	add	x1, x1, #0x438
  404480:	mov	x2, x20
  404484:	mov	x3, x19
  404488:	bl	401c60 <err@plt>
  40448c:	stp	x29, x30, [sp, #-32]!
  404490:	mov	w2, #0xa                   	// #10
  404494:	stp	x20, x19, [sp, #16]
  404498:	mov	x29, sp
  40449c:	mov	x20, x1
  4044a0:	mov	x19, x0
  4044a4:	bl	4046bc <ferror@plt+0x2a2c>
  4044a8:	lsr	x8, x0, #32
  4044ac:	cbnz	x8, 4044c4 <ferror@plt+0x2834>
  4044b0:	cmp	w0, #0x10, lsl #12
  4044b4:	b.cs	4044c4 <ferror@plt+0x2834>  // b.hs, b.nlast
  4044b8:	ldp	x20, x19, [sp, #16]
  4044bc:	ldp	x29, x30, [sp], #32
  4044c0:	ret
  4044c4:	bl	401c20 <__errno_location@plt>
  4044c8:	mov	w8, #0x22                  	// #34
  4044cc:	str	w8, [x0]
  4044d0:	adrp	x8, 417000 <ferror@plt+0x15370>
  4044d4:	ldr	w0, [x8, #632]
  4044d8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4044dc:	add	x1, x1, #0x438
  4044e0:	mov	x2, x20
  4044e4:	mov	x3, x19
  4044e8:	bl	401c60 <err@plt>
  4044ec:	stp	x29, x30, [sp, #-32]!
  4044f0:	mov	w2, #0x10                  	// #16
  4044f4:	stp	x20, x19, [sp, #16]
  4044f8:	mov	x29, sp
  4044fc:	mov	x20, x1
  404500:	mov	x19, x0
  404504:	bl	4046bc <ferror@plt+0x2a2c>
  404508:	lsr	x8, x0, #32
  40450c:	cbnz	x8, 404524 <ferror@plt+0x2894>
  404510:	cmp	w0, #0x10, lsl #12
  404514:	b.cs	404524 <ferror@plt+0x2894>  // b.hs, b.nlast
  404518:	ldp	x20, x19, [sp, #16]
  40451c:	ldp	x29, x30, [sp], #32
  404520:	ret
  404524:	bl	401c20 <__errno_location@plt>
  404528:	mov	w8, #0x22                  	// #34
  40452c:	str	w8, [x0]
  404530:	adrp	x8, 417000 <ferror@plt+0x15370>
  404534:	ldr	w0, [x8, #632]
  404538:	adrp	x1, 406000 <ferror@plt+0x4370>
  40453c:	add	x1, x1, #0x438
  404540:	mov	x2, x20
  404544:	mov	x3, x19
  404548:	bl	401c60 <err@plt>
  40454c:	stp	x29, x30, [sp, #-48]!
  404550:	mov	x29, sp
  404554:	str	x21, [sp, #16]
  404558:	stp	x20, x19, [sp, #32]
  40455c:	mov	x20, x1
  404560:	mov	x19, x0
  404564:	str	xzr, [x29, #24]
  404568:	bl	401c20 <__errno_location@plt>
  40456c:	str	wzr, [x0]
  404570:	cbz	x19, 4045c4 <ferror@plt+0x2934>
  404574:	ldrb	w8, [x19]
  404578:	cbz	w8, 4045c4 <ferror@plt+0x2934>
  40457c:	mov	x21, x0
  404580:	add	x1, x29, #0x18
  404584:	mov	w2, #0xa                   	// #10
  404588:	mov	x0, x19
  40458c:	mov	w3, wzr
  404590:	bl	401980 <__strtol_internal@plt>
  404594:	ldr	w8, [x21]
  404598:	cbnz	w8, 4045e0 <ferror@plt+0x2950>
  40459c:	ldr	x8, [x29, #24]
  4045a0:	cmp	x8, x19
  4045a4:	b.eq	4045c4 <ferror@plt+0x2934>  // b.none
  4045a8:	cbz	x8, 4045b4 <ferror@plt+0x2924>
  4045ac:	ldrb	w8, [x8]
  4045b0:	cbnz	w8, 4045c4 <ferror@plt+0x2934>
  4045b4:	ldp	x20, x19, [sp, #32]
  4045b8:	ldr	x21, [sp, #16]
  4045bc:	ldp	x29, x30, [sp], #48
  4045c0:	ret
  4045c4:	adrp	x8, 417000 <ferror@plt+0x15370>
  4045c8:	ldr	w0, [x8, #632]
  4045cc:	adrp	x1, 406000 <ferror@plt+0x4370>
  4045d0:	add	x1, x1, #0x438
  4045d4:	mov	x2, x20
  4045d8:	mov	x3, x19
  4045dc:	bl	401be0 <errx@plt>
  4045e0:	adrp	x9, 417000 <ferror@plt+0x15370>
  4045e4:	ldr	w0, [x9, #632]
  4045e8:	cmp	w8, #0x22
  4045ec:	b.ne	4045cc <ferror@plt+0x293c>  // b.any
  4045f0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4045f4:	add	x1, x1, #0x438
  4045f8:	mov	x2, x20
  4045fc:	mov	x3, x19
  404600:	bl	401c60 <err@plt>
  404604:	stp	x29, x30, [sp, #-32]!
  404608:	mov	w2, #0xa                   	// #10
  40460c:	stp	x20, x19, [sp, #16]
  404610:	mov	x29, sp
  404614:	mov	x20, x1
  404618:	mov	x19, x0
  40461c:	bl	4046bc <ferror@plt+0x2a2c>
  404620:	lsr	x8, x0, #32
  404624:	cbnz	x8, 404634 <ferror@plt+0x29a4>
  404628:	ldp	x20, x19, [sp, #16]
  40462c:	ldp	x29, x30, [sp], #32
  404630:	ret
  404634:	bl	401c20 <__errno_location@plt>
  404638:	mov	w8, #0x22                  	// #34
  40463c:	str	w8, [x0]
  404640:	adrp	x8, 417000 <ferror@plt+0x15370>
  404644:	ldr	w0, [x8, #632]
  404648:	adrp	x1, 406000 <ferror@plt+0x4370>
  40464c:	add	x1, x1, #0x438
  404650:	mov	x2, x20
  404654:	mov	x3, x19
  404658:	bl	401c60 <err@plt>
  40465c:	stp	x29, x30, [sp, #-32]!
  404660:	mov	w2, #0x10                  	// #16
  404664:	stp	x20, x19, [sp, #16]
  404668:	mov	x29, sp
  40466c:	mov	x20, x1
  404670:	mov	x19, x0
  404674:	bl	4046bc <ferror@plt+0x2a2c>
  404678:	lsr	x8, x0, #32
  40467c:	cbnz	x8, 40468c <ferror@plt+0x29fc>
  404680:	ldp	x20, x19, [sp, #16]
  404684:	ldp	x29, x30, [sp], #32
  404688:	ret
  40468c:	bl	401c20 <__errno_location@plt>
  404690:	mov	w8, #0x22                  	// #34
  404694:	str	w8, [x0]
  404698:	adrp	x8, 417000 <ferror@plt+0x15370>
  40469c:	ldr	w0, [x8, #632]
  4046a0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4046a4:	add	x1, x1, #0x438
  4046a8:	mov	x2, x20
  4046ac:	mov	x3, x19
  4046b0:	bl	401c60 <err@plt>
  4046b4:	mov	w2, #0xa                   	// #10
  4046b8:	b	4046bc <ferror@plt+0x2a2c>
  4046bc:	sub	sp, sp, #0x40
  4046c0:	stp	x29, x30, [sp, #16]
  4046c4:	stp	x22, x21, [sp, #32]
  4046c8:	stp	x20, x19, [sp, #48]
  4046cc:	add	x29, sp, #0x10
  4046d0:	mov	w21, w2
  4046d4:	mov	x20, x1
  4046d8:	mov	x19, x0
  4046dc:	str	xzr, [sp, #8]
  4046e0:	bl	401c20 <__errno_location@plt>
  4046e4:	str	wzr, [x0]
  4046e8:	cbz	x19, 404740 <ferror@plt+0x2ab0>
  4046ec:	ldrb	w8, [x19]
  4046f0:	cbz	w8, 404740 <ferror@plt+0x2ab0>
  4046f4:	mov	x22, x0
  4046f8:	add	x1, sp, #0x8
  4046fc:	mov	x0, x19
  404700:	mov	w2, w21
  404704:	mov	w3, wzr
  404708:	bl	4019e0 <__strtoul_internal@plt>
  40470c:	ldr	w8, [x22]
  404710:	cbnz	w8, 40475c <ferror@plt+0x2acc>
  404714:	ldr	x8, [sp, #8]
  404718:	cmp	x8, x19
  40471c:	b.eq	404740 <ferror@plt+0x2ab0>  // b.none
  404720:	cbz	x8, 40472c <ferror@plt+0x2a9c>
  404724:	ldrb	w8, [x8]
  404728:	cbnz	w8, 404740 <ferror@plt+0x2ab0>
  40472c:	ldp	x20, x19, [sp, #48]
  404730:	ldp	x22, x21, [sp, #32]
  404734:	ldp	x29, x30, [sp, #16]
  404738:	add	sp, sp, #0x40
  40473c:	ret
  404740:	adrp	x8, 417000 <ferror@plt+0x15370>
  404744:	ldr	w0, [x8, #632]
  404748:	adrp	x1, 406000 <ferror@plt+0x4370>
  40474c:	add	x1, x1, #0x438
  404750:	mov	x2, x20
  404754:	mov	x3, x19
  404758:	bl	401be0 <errx@plt>
  40475c:	adrp	x9, 417000 <ferror@plt+0x15370>
  404760:	ldr	w0, [x9, #632]
  404764:	cmp	w8, #0x22
  404768:	b.ne	404748 <ferror@plt+0x2ab8>  // b.any
  40476c:	adrp	x1, 406000 <ferror@plt+0x4370>
  404770:	add	x1, x1, #0x438
  404774:	mov	x2, x20
  404778:	mov	x3, x19
  40477c:	bl	401c60 <err@plt>
  404780:	mov	w2, #0x10                  	// #16
  404784:	b	4046bc <ferror@plt+0x2a2c>
  404788:	stp	x29, x30, [sp, #-48]!
  40478c:	mov	x29, sp
  404790:	str	x21, [sp, #16]
  404794:	stp	x20, x19, [sp, #32]
  404798:	mov	x20, x1
  40479c:	mov	x19, x0
  4047a0:	str	xzr, [x29, #24]
  4047a4:	bl	401c20 <__errno_location@plt>
  4047a8:	str	wzr, [x0]
  4047ac:	cbz	x19, 4047f8 <ferror@plt+0x2b68>
  4047b0:	ldrb	w8, [x19]
  4047b4:	cbz	w8, 4047f8 <ferror@plt+0x2b68>
  4047b8:	mov	x21, x0
  4047bc:	add	x1, x29, #0x18
  4047c0:	mov	x0, x19
  4047c4:	bl	401880 <strtod@plt>
  4047c8:	ldr	w8, [x21]
  4047cc:	cbnz	w8, 404814 <ferror@plt+0x2b84>
  4047d0:	ldr	x8, [x29, #24]
  4047d4:	cmp	x8, x19
  4047d8:	b.eq	4047f8 <ferror@plt+0x2b68>  // b.none
  4047dc:	cbz	x8, 4047e8 <ferror@plt+0x2b58>
  4047e0:	ldrb	w8, [x8]
  4047e4:	cbnz	w8, 4047f8 <ferror@plt+0x2b68>
  4047e8:	ldp	x20, x19, [sp, #32]
  4047ec:	ldr	x21, [sp, #16]
  4047f0:	ldp	x29, x30, [sp], #48
  4047f4:	ret
  4047f8:	adrp	x8, 417000 <ferror@plt+0x15370>
  4047fc:	ldr	w0, [x8, #632]
  404800:	adrp	x1, 406000 <ferror@plt+0x4370>
  404804:	add	x1, x1, #0x438
  404808:	mov	x2, x20
  40480c:	mov	x3, x19
  404810:	bl	401be0 <errx@plt>
  404814:	adrp	x9, 417000 <ferror@plt+0x15370>
  404818:	ldr	w0, [x9, #632]
  40481c:	cmp	w8, #0x22
  404820:	b.ne	404800 <ferror@plt+0x2b70>  // b.any
  404824:	adrp	x1, 406000 <ferror@plt+0x4370>
  404828:	add	x1, x1, #0x438
  40482c:	mov	x2, x20
  404830:	mov	x3, x19
  404834:	bl	401c60 <err@plt>
  404838:	stp	x29, x30, [sp, #-48]!
  40483c:	mov	x29, sp
  404840:	str	x21, [sp, #16]
  404844:	stp	x20, x19, [sp, #32]
  404848:	mov	x20, x1
  40484c:	mov	x19, x0
  404850:	str	xzr, [x29, #24]
  404854:	bl	401c20 <__errno_location@plt>
  404858:	str	wzr, [x0]
  40485c:	cbz	x19, 4048ac <ferror@plt+0x2c1c>
  404860:	ldrb	w8, [x19]
  404864:	cbz	w8, 4048ac <ferror@plt+0x2c1c>
  404868:	mov	x21, x0
  40486c:	add	x1, x29, #0x18
  404870:	mov	w2, #0xa                   	// #10
  404874:	mov	x0, x19
  404878:	bl	401ad0 <strtol@plt>
  40487c:	ldr	w8, [x21]
  404880:	cbnz	w8, 4048c8 <ferror@plt+0x2c38>
  404884:	ldr	x8, [x29, #24]
  404888:	cmp	x8, x19
  40488c:	b.eq	4048ac <ferror@plt+0x2c1c>  // b.none
  404890:	cbz	x8, 40489c <ferror@plt+0x2c0c>
  404894:	ldrb	w8, [x8]
  404898:	cbnz	w8, 4048ac <ferror@plt+0x2c1c>
  40489c:	ldp	x20, x19, [sp, #32]
  4048a0:	ldr	x21, [sp, #16]
  4048a4:	ldp	x29, x30, [sp], #48
  4048a8:	ret
  4048ac:	adrp	x8, 417000 <ferror@plt+0x15370>
  4048b0:	ldr	w0, [x8, #632]
  4048b4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4048b8:	add	x1, x1, #0x438
  4048bc:	mov	x2, x20
  4048c0:	mov	x3, x19
  4048c4:	bl	401be0 <errx@plt>
  4048c8:	adrp	x9, 417000 <ferror@plt+0x15370>
  4048cc:	ldr	w0, [x9, #632]
  4048d0:	cmp	w8, #0x22
  4048d4:	b.ne	4048b4 <ferror@plt+0x2c24>  // b.any
  4048d8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4048dc:	add	x1, x1, #0x438
  4048e0:	mov	x2, x20
  4048e4:	mov	x3, x19
  4048e8:	bl	401c60 <err@plt>
  4048ec:	stp	x29, x30, [sp, #-48]!
  4048f0:	mov	x29, sp
  4048f4:	str	x21, [sp, #16]
  4048f8:	stp	x20, x19, [sp, #32]
  4048fc:	mov	x20, x1
  404900:	mov	x19, x0
  404904:	str	xzr, [x29, #24]
  404908:	bl	401c20 <__errno_location@plt>
  40490c:	str	wzr, [x0]
  404910:	cbz	x19, 404960 <ferror@plt+0x2cd0>
  404914:	ldrb	w8, [x19]
  404918:	cbz	w8, 404960 <ferror@plt+0x2cd0>
  40491c:	mov	x21, x0
  404920:	add	x1, x29, #0x18
  404924:	mov	w2, #0xa                   	// #10
  404928:	mov	x0, x19
  40492c:	bl	401830 <strtoul@plt>
  404930:	ldr	w8, [x21]
  404934:	cbnz	w8, 40497c <ferror@plt+0x2cec>
  404938:	ldr	x8, [x29, #24]
  40493c:	cmp	x8, x19
  404940:	b.eq	404960 <ferror@plt+0x2cd0>  // b.none
  404944:	cbz	x8, 404950 <ferror@plt+0x2cc0>
  404948:	ldrb	w8, [x8]
  40494c:	cbnz	w8, 404960 <ferror@plt+0x2cd0>
  404950:	ldp	x20, x19, [sp, #32]
  404954:	ldr	x21, [sp, #16]
  404958:	ldp	x29, x30, [sp], #48
  40495c:	ret
  404960:	adrp	x8, 417000 <ferror@plt+0x15370>
  404964:	ldr	w0, [x8, #632]
  404968:	adrp	x1, 406000 <ferror@plt+0x4370>
  40496c:	add	x1, x1, #0x438
  404970:	mov	x2, x20
  404974:	mov	x3, x19
  404978:	bl	401be0 <errx@plt>
  40497c:	adrp	x9, 417000 <ferror@plt+0x15370>
  404980:	ldr	w0, [x9, #632]
  404984:	cmp	w8, #0x22
  404988:	b.ne	404968 <ferror@plt+0x2cd8>  // b.any
  40498c:	adrp	x1, 406000 <ferror@plt+0x4370>
  404990:	add	x1, x1, #0x438
  404994:	mov	x2, x20
  404998:	mov	x3, x19
  40499c:	bl	401c60 <err@plt>
  4049a0:	sub	sp, sp, #0x30
  4049a4:	stp	x20, x19, [sp, #32]
  4049a8:	mov	x20, x1
  4049ac:	add	x1, sp, #0x8
  4049b0:	mov	x2, xzr
  4049b4:	stp	x29, x30, [sp, #16]
  4049b8:	add	x29, sp, #0x10
  4049bc:	mov	x19, x0
  4049c0:	bl	403d1c <ferror@plt+0x208c>
  4049c4:	cbnz	w0, 4049dc <ferror@plt+0x2d4c>
  4049c8:	ldr	x0, [sp, #8]
  4049cc:	ldp	x20, x19, [sp, #32]
  4049d0:	ldp	x29, x30, [sp, #16]
  4049d4:	add	sp, sp, #0x30
  4049d8:	ret
  4049dc:	bl	401c20 <__errno_location@plt>
  4049e0:	adrp	x9, 417000 <ferror@plt+0x15370>
  4049e4:	ldr	w8, [x0]
  4049e8:	ldr	w0, [x9, #632]
  4049ec:	adrp	x1, 406000 <ferror@plt+0x4370>
  4049f0:	add	x1, x1, #0x438
  4049f4:	mov	x2, x20
  4049f8:	mov	x3, x19
  4049fc:	cbnz	w8, 404a04 <ferror@plt+0x2d74>
  404a00:	bl	401be0 <errx@plt>
  404a04:	bl	401c60 <err@plt>
  404a08:	stp	x29, x30, [sp, #-32]!
  404a0c:	str	x19, [sp, #16]
  404a10:	mov	x19, x1
  404a14:	mov	x1, x2
  404a18:	mov	x29, sp
  404a1c:	bl	404788 <ferror@plt+0x2af8>
  404a20:	fcvtzs	x8, d0
  404a24:	mov	x9, #0x848000000000        	// #145685290680320
  404a28:	movk	x9, #0x412e, lsl #48
  404a2c:	scvtf	d1, x8
  404a30:	fmov	d2, x9
  404a34:	fsub	d0, d0, d1
  404a38:	fmul	d0, d0, d2
  404a3c:	fcvtzs	x9, d0
  404a40:	stp	x8, x9, [x19]
  404a44:	ldr	x19, [sp, #16]
  404a48:	ldp	x29, x30, [sp], #32
  404a4c:	ret
  404a50:	and	w8, w0, #0xf000
  404a54:	sub	w8, w8, #0x1, lsl #12
  404a58:	lsr	w9, w8, #12
  404a5c:	cmp	w9, #0xb
  404a60:	mov	w8, wzr
  404a64:	b.hi	404ab8 <ferror@plt+0x2e28>  // b.pmore
  404a68:	adrp	x10, 406000 <ferror@plt+0x4370>
  404a6c:	add	x10, x10, #0x41a
  404a70:	adr	x11, 404a84 <ferror@plt+0x2df4>
  404a74:	ldrb	w12, [x10, x9]
  404a78:	add	x11, x11, x12, lsl #2
  404a7c:	mov	w9, #0x64                  	// #100
  404a80:	br	x11
  404a84:	mov	w9, #0x70                  	// #112
  404a88:	b	404ab0 <ferror@plt+0x2e20>
  404a8c:	mov	w9, #0x63                  	// #99
  404a90:	b	404ab0 <ferror@plt+0x2e20>
  404a94:	mov	w9, #0x62                  	// #98
  404a98:	b	404ab0 <ferror@plt+0x2e20>
  404a9c:	mov	w9, #0x6c                  	// #108
  404aa0:	b	404ab0 <ferror@plt+0x2e20>
  404aa4:	mov	w9, #0x73                  	// #115
  404aa8:	b	404ab0 <ferror@plt+0x2e20>
  404aac:	mov	w9, #0x2d                  	// #45
  404ab0:	mov	w8, #0x1                   	// #1
  404ab4:	strb	w9, [x1]
  404ab8:	tst	w0, #0x100
  404abc:	mov	w9, #0x72                  	// #114
  404ac0:	mov	w10, #0x2d                  	// #45
  404ac4:	add	x11, x1, x8
  404ac8:	mov	w12, #0x77                  	// #119
  404acc:	csel	w17, w10, w9, eq  // eq = none
  404ad0:	tst	w0, #0x80
  404ad4:	mov	w14, #0x53                  	// #83
  404ad8:	mov	w15, #0x73                  	// #115
  404adc:	mov	w16, #0x78                  	// #120
  404ae0:	strb	w17, [x11]
  404ae4:	csel	w17, w10, w12, eq  // eq = none
  404ae8:	tst	w0, #0x40
  404aec:	orr	x13, x8, #0x2
  404af0:	strb	w17, [x11, #1]
  404af4:	csel	w11, w15, w14, ne  // ne = any
  404af8:	csel	w17, w16, w10, ne  // ne = any
  404afc:	tst	w0, #0x800
  404b00:	csel	w11, w17, w11, eq  // eq = none
  404b04:	add	x13, x13, x1
  404b08:	tst	w0, #0x20
  404b0c:	strb	w11, [x13]
  404b10:	csel	w11, w10, w9, eq  // eq = none
  404b14:	tst	w0, #0x10
  404b18:	strb	w11, [x13, #1]
  404b1c:	csel	w11, w10, w12, eq  // eq = none
  404b20:	tst	w0, #0x8
  404b24:	csel	w14, w15, w14, ne  // ne = any
  404b28:	csel	w15, w16, w10, ne  // ne = any
  404b2c:	tst	w0, #0x400
  404b30:	orr	x8, x8, #0x6
  404b34:	csel	w14, w15, w14, eq  // eq = none
  404b38:	tst	w0, #0x4
  404b3c:	add	x8, x8, x1
  404b40:	csel	w9, w10, w9, eq  // eq = none
  404b44:	tst	w0, #0x2
  404b48:	mov	w17, #0x54                  	// #84
  404b4c:	strb	w11, [x13, #2]
  404b50:	mov	w11, #0x74                  	// #116
  404b54:	strb	w14, [x13, #3]
  404b58:	strb	w9, [x8]
  404b5c:	csel	w9, w10, w12, eq  // eq = none
  404b60:	tst	w0, #0x1
  404b64:	strb	w9, [x8, #1]
  404b68:	csel	w9, w11, w17, ne  // ne = any
  404b6c:	csel	w10, w16, w10, ne  // ne = any
  404b70:	tst	w0, #0x200
  404b74:	csel	w9, w10, w9, eq  // eq = none
  404b78:	mov	x0, x1
  404b7c:	strb	w9, [x8, #2]
  404b80:	strb	wzr, [x8, #3]
  404b84:	ret
  404b88:	sub	sp, sp, #0x50
  404b8c:	add	x8, sp, #0x8
  404b90:	stp	x29, x30, [sp, #48]
  404b94:	stp	x20, x19, [sp, #64]
  404b98:	add	x29, sp, #0x30
  404b9c:	tbz	w0, #1, 404bac <ferror@plt+0x2f1c>
  404ba0:	orr	x8, x8, #0x1
  404ba4:	mov	w9, #0x20                  	// #32
  404ba8:	strb	w9, [sp, #8]
  404bac:	cmp	x1, #0x400
  404bb0:	b.cs	404bc4 <ferror@plt+0x2f34>  // b.hs, b.nlast
  404bb4:	mov	w9, #0x42                  	// #66
  404bb8:	mov	w19, w1
  404bbc:	strh	w9, [x8]
  404bc0:	b	404d24 <ferror@plt+0x3094>
  404bc4:	cmp	x1, #0x100, lsl #12
  404bc8:	b.cs	404bd4 <ferror@plt+0x2f44>  // b.hs, b.nlast
  404bcc:	mov	w9, #0xa                   	// #10
  404bd0:	b	404c18 <ferror@plt+0x2f88>
  404bd4:	lsr	x9, x1, #30
  404bd8:	cbnz	x9, 404be4 <ferror@plt+0x2f54>
  404bdc:	mov	w9, #0x14                  	// #20
  404be0:	b	404c18 <ferror@plt+0x2f88>
  404be4:	lsr	x9, x1, #40
  404be8:	cbnz	x9, 404bf4 <ferror@plt+0x2f64>
  404bec:	mov	w9, #0x1e                  	// #30
  404bf0:	b	404c18 <ferror@plt+0x2f88>
  404bf4:	lsr	x9, x1, #50
  404bf8:	cbnz	x9, 404c04 <ferror@plt+0x2f74>
  404bfc:	mov	w9, #0x28                  	// #40
  404c00:	b	404c18 <ferror@plt+0x2f88>
  404c04:	lsr	x9, x1, #60
  404c08:	mov	w10, #0x3c                  	// #60
  404c0c:	cmp	x9, #0x0
  404c10:	mov	w9, #0x32                  	// #50
  404c14:	csel	w9, w9, w10, eq  // eq = none
  404c18:	mov	w10, #0xcccd                	// #52429
  404c1c:	movk	w10, #0xcccc, lsl #16
  404c20:	adrp	x11, 406000 <ferror@plt+0x4370>
  404c24:	umull	x10, w9, w10
  404c28:	add	x11, x11, #0x441
  404c2c:	lsr	x10, x10, #35
  404c30:	ldrb	w12, [x11, x10]
  404c34:	mov	x10, #0xffffffffffffffff    	// #-1
  404c38:	lsl	x10, x10, x9
  404c3c:	mov	x11, x8
  404c40:	lsr	x19, x1, x9
  404c44:	bic	x10, x1, x10
  404c48:	strb	w12, [x11], #1
  404c4c:	tbz	w0, #0, 404c64 <ferror@plt+0x2fd4>
  404c50:	cmp	w9, #0xa
  404c54:	b.cc	404c64 <ferror@plt+0x2fd4>  // b.lo, b.ul, b.last
  404c58:	mov	w11, #0x4269                	// #17001
  404c5c:	sturh	w11, [x8, #1]
  404c60:	add	x11, x8, #0x3
  404c64:	strb	wzr, [x11]
  404c68:	cbz	x10, 404d24 <ferror@plt+0x3094>
  404c6c:	sub	w8, w9, #0xa
  404c70:	lsr	x8, x10, x8
  404c74:	tbnz	w0, #2, 404c8c <ferror@plt+0x2ffc>
  404c78:	sub	x9, x8, #0x3b6
  404c7c:	cmp	x9, #0x64
  404c80:	b.cs	404d00 <ferror@plt+0x3070>  // b.hs, b.nlast
  404c84:	add	w19, w19, #0x1
  404c88:	b	404d24 <ferror@plt+0x3094>
  404c8c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404c90:	add	x8, x8, #0x5
  404c94:	movk	x9, #0xcccd
  404c98:	umulh	x10, x8, x9
  404c9c:	lsr	x20, x10, #3
  404ca0:	mul	x9, x20, x9
  404ca4:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404ca8:	ror	x9, x9, #1
  404cac:	movk	x10, #0x1999, lsl #48
  404cb0:	cmp	x9, x10
  404cb4:	b.ls	404d04 <ferror@plt+0x3074>  // b.plast
  404cb8:	cbz	x20, 404d24 <ferror@plt+0x3094>
  404cbc:	bl	401910 <localeconv@plt>
  404cc0:	cbz	x0, 404cd4 <ferror@plt+0x3044>
  404cc4:	ldr	x4, [x0]
  404cc8:	cbz	x4, 404cd4 <ferror@plt+0x3044>
  404ccc:	ldrb	w8, [x4]
  404cd0:	cbnz	w8, 404cdc <ferror@plt+0x304c>
  404cd4:	adrp	x4, 406000 <ferror@plt+0x4370>
  404cd8:	add	x4, x4, #0x449
  404cdc:	adrp	x2, 406000 <ferror@plt+0x4370>
  404ce0:	add	x2, x2, #0x44b
  404ce4:	add	x0, sp, #0x10
  404ce8:	add	x6, sp, #0x8
  404cec:	mov	w1, #0x20                  	// #32
  404cf0:	mov	w3, w19
  404cf4:	mov	x5, x20
  404cf8:	bl	401900 <snprintf@plt>
  404cfc:	b	404d40 <ferror@plt+0x30b0>
  404d00:	add	x8, x8, #0x32
  404d04:	mov	x9, #0xf5c3                	// #62915
  404d08:	movk	x9, #0x5c28, lsl #16
  404d0c:	movk	x9, #0xc28f, lsl #32
  404d10:	lsr	x8, x8, #2
  404d14:	movk	x9, #0x28f5, lsl #48
  404d18:	umulh	x8, x8, x9
  404d1c:	lsr	x20, x8, #2
  404d20:	cbnz	x20, 404cbc <ferror@plt+0x302c>
  404d24:	adrp	x2, 406000 <ferror@plt+0x4370>
  404d28:	add	x2, x2, #0x455
  404d2c:	add	x0, sp, #0x10
  404d30:	add	x4, sp, #0x8
  404d34:	mov	w1, #0x20                  	// #32
  404d38:	mov	w3, w19
  404d3c:	bl	401900 <snprintf@plt>
  404d40:	add	x0, sp, #0x10
  404d44:	bl	401a00 <strdup@plt>
  404d48:	ldp	x20, x19, [sp, #64]
  404d4c:	ldp	x29, x30, [sp, #48]
  404d50:	add	sp, sp, #0x50
  404d54:	ret
  404d58:	stp	x29, x30, [sp, #-64]!
  404d5c:	stp	x24, x23, [sp, #16]
  404d60:	stp	x22, x21, [sp, #32]
  404d64:	stp	x20, x19, [sp, #48]
  404d68:	mov	x29, sp
  404d6c:	cbz	x0, 404e28 <ferror@plt+0x3198>
  404d70:	mov	x19, x3
  404d74:	mov	x9, x0
  404d78:	mov	w0, #0xffffffff            	// #-1
  404d7c:	cbz	x3, 404e2c <ferror@plt+0x319c>
  404d80:	mov	x20, x2
  404d84:	cbz	x2, 404e2c <ferror@plt+0x319c>
  404d88:	mov	x21, x1
  404d8c:	cbz	x1, 404e2c <ferror@plt+0x319c>
  404d90:	ldrb	w10, [x9]
  404d94:	cbz	w10, 404e2c <ferror@plt+0x319c>
  404d98:	mov	x23, xzr
  404d9c:	mov	x8, xzr
  404da0:	add	x22, x9, #0x1
  404da4:	b	404db8 <ferror@plt+0x3128>
  404da8:	mov	x0, x23
  404dac:	add	x22, x22, #0x1
  404db0:	mov	x23, x0
  404db4:	cbz	w10, 404e2c <ferror@plt+0x319c>
  404db8:	cmp	x23, x20
  404dbc:	b.cs	404e40 <ferror@plt+0x31b0>  // b.hs, b.nlast
  404dc0:	and	w11, w10, #0xff
  404dc4:	ldrb	w10, [x22]
  404dc8:	sub	x9, x22, #0x1
  404dcc:	cmp	x8, #0x0
  404dd0:	csel	x8, x9, x8, eq  // eq = none
  404dd4:	cmp	w11, #0x2c
  404dd8:	csel	x9, x9, xzr, eq  // eq = none
  404ddc:	cmp	w10, #0x0
  404de0:	csel	x24, x22, x9, eq  // eq = none
  404de4:	cbz	x8, 404da8 <ferror@plt+0x3118>
  404de8:	cbz	x24, 404da8 <ferror@plt+0x3118>
  404dec:	subs	x1, x24, x8
  404df0:	b.ls	404e28 <ferror@plt+0x3198>  // b.plast
  404df4:	mov	x0, x8
  404df8:	blr	x19
  404dfc:	cmn	w0, #0x1
  404e00:	b.eq	404e28 <ferror@plt+0x3198>  // b.none
  404e04:	str	w0, [x21, x23, lsl #2]
  404e08:	ldrb	w8, [x24]
  404e0c:	add	x0, x23, #0x1
  404e10:	cbz	w8, 404e2c <ferror@plt+0x319c>
  404e14:	ldrb	w10, [x22], #1
  404e18:	mov	x8, xzr
  404e1c:	mov	x23, x0
  404e20:	cbnz	w10, 404db8 <ferror@plt+0x3128>
  404e24:	b	404e2c <ferror@plt+0x319c>
  404e28:	mov	w0, #0xffffffff            	// #-1
  404e2c:	ldp	x20, x19, [sp, #48]
  404e30:	ldp	x22, x21, [sp, #32]
  404e34:	ldp	x24, x23, [sp, #16]
  404e38:	ldp	x29, x30, [sp], #64
  404e3c:	ret
  404e40:	mov	w0, #0xfffffffe            	// #-2
  404e44:	b	404e2c <ferror@plt+0x319c>
  404e48:	stp	x29, x30, [sp, #-80]!
  404e4c:	str	x25, [sp, #16]
  404e50:	stp	x24, x23, [sp, #32]
  404e54:	stp	x22, x21, [sp, #48]
  404e58:	stp	x20, x19, [sp, #64]
  404e5c:	mov	x29, sp
  404e60:	cbz	x0, 404e88 <ferror@plt+0x31f8>
  404e64:	mov	x19, x3
  404e68:	mov	x9, x0
  404e6c:	mov	w0, #0xffffffff            	// #-1
  404e70:	cbz	x3, 404e8c <ferror@plt+0x31fc>
  404e74:	ldrb	w8, [x9]
  404e78:	cbz	w8, 404e8c <ferror@plt+0x31fc>
  404e7c:	ldr	x11, [x19]
  404e80:	cmp	x11, x2
  404e84:	b.ls	404ea4 <ferror@plt+0x3214>  // b.plast
  404e88:	mov	w0, #0xffffffff            	// #-1
  404e8c:	ldp	x20, x19, [sp, #64]
  404e90:	ldp	x22, x21, [sp, #48]
  404e94:	ldp	x24, x23, [sp, #32]
  404e98:	ldr	x25, [sp, #16]
  404e9c:	ldp	x29, x30, [sp], #80
  404ea0:	ret
  404ea4:	mov	x20, x4
  404ea8:	cmp	w8, #0x2b
  404eac:	b.ne	404eb8 <ferror@plt+0x3228>  // b.any
  404eb0:	add	x9, x9, #0x1
  404eb4:	b	404ec0 <ferror@plt+0x3230>
  404eb8:	mov	x11, xzr
  404ebc:	str	xzr, [x19]
  404ec0:	mov	w0, #0xffffffff            	// #-1
  404ec4:	cbz	x20, 404e8c <ferror@plt+0x31fc>
  404ec8:	sub	x21, x2, x11
  404ecc:	cbz	x21, 404e8c <ferror@plt+0x31fc>
  404ed0:	cbz	x1, 404e8c <ferror@plt+0x31fc>
  404ed4:	ldrb	w10, [x9]
  404ed8:	cbz	w10, 404e8c <ferror@plt+0x31fc>
  404edc:	mov	x24, xzr
  404ee0:	mov	x8, xzr
  404ee4:	add	x22, x1, x11, lsl #2
  404ee8:	add	x23, x9, #0x1
  404eec:	b	404f00 <ferror@plt+0x3270>
  404ef0:	mov	x0, x24
  404ef4:	add	x23, x23, #0x1
  404ef8:	mov	x24, x0
  404efc:	cbz	w10, 404f6c <ferror@plt+0x32dc>
  404f00:	cmp	x24, x21
  404f04:	b.cs	404f84 <ferror@plt+0x32f4>  // b.hs, b.nlast
  404f08:	and	w11, w10, #0xff
  404f0c:	ldrb	w10, [x23]
  404f10:	sub	x9, x23, #0x1
  404f14:	cmp	x8, #0x0
  404f18:	csel	x8, x9, x8, eq  // eq = none
  404f1c:	cmp	w11, #0x2c
  404f20:	csel	x9, x9, xzr, eq  // eq = none
  404f24:	cmp	w10, #0x0
  404f28:	csel	x25, x23, x9, eq  // eq = none
  404f2c:	cbz	x8, 404ef0 <ferror@plt+0x3260>
  404f30:	cbz	x25, 404ef0 <ferror@plt+0x3260>
  404f34:	subs	x1, x25, x8
  404f38:	b.ls	404e88 <ferror@plt+0x31f8>  // b.plast
  404f3c:	mov	x0, x8
  404f40:	blr	x20
  404f44:	cmn	w0, #0x1
  404f48:	b.eq	404e88 <ferror@plt+0x31f8>  // b.none
  404f4c:	str	w0, [x22, x24, lsl #2]
  404f50:	ldrb	w8, [x25]
  404f54:	add	x0, x24, #0x1
  404f58:	cbz	w8, 404f6c <ferror@plt+0x32dc>
  404f5c:	ldrb	w10, [x23], #1
  404f60:	mov	x8, xzr
  404f64:	mov	x24, x0
  404f68:	cbnz	w10, 404f00 <ferror@plt+0x3270>
  404f6c:	cmp	w0, #0x1
  404f70:	b.lt	404e8c <ferror@plt+0x31fc>  // b.tstop
  404f74:	ldr	x8, [x19]
  404f78:	add	x8, x8, w0, uxtw
  404f7c:	str	x8, [x19]
  404f80:	b	404e8c <ferror@plt+0x31fc>
  404f84:	mov	w0, #0xfffffffe            	// #-2
  404f88:	b	404e8c <ferror@plt+0x31fc>
  404f8c:	stp	x29, x30, [sp, #-64]!
  404f90:	mov	x8, x0
  404f94:	mov	w0, #0xffffffea            	// #-22
  404f98:	str	x23, [sp, #16]
  404f9c:	stp	x22, x21, [sp, #32]
  404fa0:	stp	x20, x19, [sp, #48]
  404fa4:	mov	x29, sp
  404fa8:	cbz	x1, 405050 <ferror@plt+0x33c0>
  404fac:	cbz	x8, 405050 <ferror@plt+0x33c0>
  404fb0:	mov	x19, x2
  404fb4:	cbz	x2, 405050 <ferror@plt+0x33c0>
  404fb8:	ldrb	w9, [x8]
  404fbc:	cbz	w9, 40504c <ferror@plt+0x33bc>
  404fc0:	mov	x20, x1
  404fc4:	mov	x0, xzr
  404fc8:	add	x21, x8, #0x1
  404fcc:	mov	w22, #0x1                   	// #1
  404fd0:	b	404fdc <ferror@plt+0x334c>
  404fd4:	add	x21, x21, #0x1
  404fd8:	cbz	w9, 40504c <ferror@plt+0x33bc>
  404fdc:	mov	x8, x21
  404fe0:	ldrb	w10, [x8], #-1
  404fe4:	and	w9, w9, #0xff
  404fe8:	cmp	x0, #0x0
  404fec:	csel	x0, x8, x0, eq  // eq = none
  404ff0:	cmp	w9, #0x2c
  404ff4:	csel	x8, x8, xzr, eq  // eq = none
  404ff8:	cmp	w10, #0x0
  404ffc:	mov	w9, w10
  405000:	csel	x23, x21, x8, eq  // eq = none
  405004:	cbz	x0, 404fd4 <ferror@plt+0x3344>
  405008:	cbz	x23, 404fd4 <ferror@plt+0x3344>
  40500c:	subs	x1, x23, x0
  405010:	b.ls	405064 <ferror@plt+0x33d4>  // b.plast
  405014:	blr	x19
  405018:	tbnz	w0, #31, 405050 <ferror@plt+0x33c0>
  40501c:	mov	w8, w0
  405020:	lsr	x8, x8, #3
  405024:	ldrb	w9, [x20, x8]
  405028:	and	w10, w0, #0x7
  40502c:	lsl	w10, w22, w10
  405030:	orr	w9, w9, w10
  405034:	strb	w9, [x20, x8]
  405038:	ldrb	w8, [x23]
  40503c:	cbz	w8, 40504c <ferror@plt+0x33bc>
  405040:	ldrb	w9, [x21]
  405044:	mov	x0, xzr
  405048:	b	404fd4 <ferror@plt+0x3344>
  40504c:	mov	w0, wzr
  405050:	ldp	x20, x19, [sp, #48]
  405054:	ldp	x22, x21, [sp, #32]
  405058:	ldr	x23, [sp, #16]
  40505c:	ldp	x29, x30, [sp], #64
  405060:	ret
  405064:	mov	w0, #0xffffffff            	// #-1
  405068:	b	405050 <ferror@plt+0x33c0>
  40506c:	stp	x29, x30, [sp, #-48]!
  405070:	mov	x8, x0
  405074:	mov	w0, #0xffffffea            	// #-22
  405078:	stp	x22, x21, [sp, #16]
  40507c:	stp	x20, x19, [sp, #32]
  405080:	mov	x29, sp
  405084:	cbz	x1, 405118 <ferror@plt+0x3488>
  405088:	cbz	x8, 405118 <ferror@plt+0x3488>
  40508c:	mov	x19, x2
  405090:	cbz	x2, 405118 <ferror@plt+0x3488>
  405094:	ldrb	w9, [x8]
  405098:	cbz	w9, 405114 <ferror@plt+0x3484>
  40509c:	mov	x20, x1
  4050a0:	mov	x0, xzr
  4050a4:	add	x21, x8, #0x1
  4050a8:	b	4050b4 <ferror@plt+0x3424>
  4050ac:	add	x21, x21, #0x1
  4050b0:	cbz	w9, 405114 <ferror@plt+0x3484>
  4050b4:	mov	x8, x21
  4050b8:	ldrb	w10, [x8], #-1
  4050bc:	and	w9, w9, #0xff
  4050c0:	cmp	x0, #0x0
  4050c4:	csel	x0, x8, x0, eq  // eq = none
  4050c8:	cmp	w9, #0x2c
  4050cc:	csel	x8, x8, xzr, eq  // eq = none
  4050d0:	cmp	w10, #0x0
  4050d4:	mov	w9, w10
  4050d8:	csel	x22, x21, x8, eq  // eq = none
  4050dc:	cbz	x0, 4050ac <ferror@plt+0x341c>
  4050e0:	cbz	x22, 4050ac <ferror@plt+0x341c>
  4050e4:	subs	x1, x22, x0
  4050e8:	b.ls	405128 <ferror@plt+0x3498>  // b.plast
  4050ec:	blr	x19
  4050f0:	tbnz	x0, #63, 405118 <ferror@plt+0x3488>
  4050f4:	ldr	x8, [x20]
  4050f8:	orr	x8, x8, x0
  4050fc:	str	x8, [x20]
  405100:	ldrb	w8, [x22]
  405104:	cbz	w8, 405114 <ferror@plt+0x3484>
  405108:	ldrb	w9, [x21]
  40510c:	mov	x0, xzr
  405110:	b	4050ac <ferror@plt+0x341c>
  405114:	mov	w0, wzr
  405118:	ldp	x20, x19, [sp, #32]
  40511c:	ldp	x22, x21, [sp, #16]
  405120:	ldp	x29, x30, [sp], #48
  405124:	ret
  405128:	mov	w0, #0xffffffff            	// #-1
  40512c:	ldp	x20, x19, [sp, #32]
  405130:	ldp	x22, x21, [sp, #16]
  405134:	ldp	x29, x30, [sp], #48
  405138:	ret
  40513c:	stp	x29, x30, [sp, #-64]!
  405140:	mov	x29, sp
  405144:	str	x23, [sp, #16]
  405148:	stp	x22, x21, [sp, #32]
  40514c:	stp	x20, x19, [sp, #48]
  405150:	str	xzr, [x29, #24]
  405154:	cbz	x0, 40522c <ferror@plt+0x359c>
  405158:	mov	w21, w3
  40515c:	mov	x19, x2
  405160:	mov	x23, x1
  405164:	mov	x22, x0
  405168:	str	w3, [x1]
  40516c:	str	w3, [x2]
  405170:	bl	401c20 <__errno_location@plt>
  405174:	str	wzr, [x0]
  405178:	ldrb	w8, [x22]
  40517c:	mov	x20, x0
  405180:	cmp	w8, #0x3a
  405184:	b.ne	405190 <ferror@plt+0x3500>  // b.any
  405188:	add	x21, x22, #0x1
  40518c:	b	4051ec <ferror@plt+0x355c>
  405190:	add	x1, x29, #0x18
  405194:	mov	w2, #0xa                   	// #10
  405198:	mov	x0, x22
  40519c:	bl	401ad0 <strtol@plt>
  4051a0:	str	w0, [x23]
  4051a4:	str	w0, [x19]
  4051a8:	ldr	x8, [x29, #24]
  4051ac:	mov	w0, #0xffffffff            	// #-1
  4051b0:	cmp	x8, x22
  4051b4:	b.eq	40522c <ferror@plt+0x359c>  // b.none
  4051b8:	ldr	w9, [x20]
  4051bc:	cbnz	w9, 40522c <ferror@plt+0x359c>
  4051c0:	cbz	x8, 40522c <ferror@plt+0x359c>
  4051c4:	ldrb	w9, [x8]
  4051c8:	cmp	w9, #0x2d
  4051cc:	b.eq	4051e0 <ferror@plt+0x3550>  // b.none
  4051d0:	cmp	w9, #0x3a
  4051d4:	b.ne	405228 <ferror@plt+0x3598>  // b.any
  4051d8:	ldrb	w9, [x8, #1]
  4051dc:	cbz	w9, 405240 <ferror@plt+0x35b0>
  4051e0:	add	x21, x8, #0x1
  4051e4:	str	xzr, [x29, #24]
  4051e8:	str	wzr, [x20]
  4051ec:	add	x1, x29, #0x18
  4051f0:	mov	w2, #0xa                   	// #10
  4051f4:	mov	x0, x21
  4051f8:	bl	401ad0 <strtol@plt>
  4051fc:	str	w0, [x19]
  405200:	ldr	w8, [x20]
  405204:	mov	w0, #0xffffffff            	// #-1
  405208:	cbnz	w8, 40522c <ferror@plt+0x359c>
  40520c:	ldr	x8, [x29, #24]
  405210:	cbz	x8, 40522c <ferror@plt+0x359c>
  405214:	cmp	x8, x21
  405218:	mov	w0, #0xffffffff            	// #-1
  40521c:	b.eq	40522c <ferror@plt+0x359c>  // b.none
  405220:	ldrb	w8, [x8]
  405224:	cbnz	w8, 40522c <ferror@plt+0x359c>
  405228:	mov	w0, wzr
  40522c:	ldp	x20, x19, [sp, #48]
  405230:	ldp	x22, x21, [sp, #32]
  405234:	ldr	x23, [sp, #16]
  405238:	ldp	x29, x30, [sp], #64
  40523c:	ret
  405240:	str	w21, [x19]
  405244:	b	405228 <ferror@plt+0x3598>
  405248:	stp	x29, x30, [sp, #-48]!
  40524c:	mov	w8, wzr
  405250:	str	x21, [sp, #16]
  405254:	stp	x20, x19, [sp, #32]
  405258:	mov	x29, sp
  40525c:	cbz	x1, 405390 <ferror@plt+0x3700>
  405260:	cbz	x0, 405390 <ferror@plt+0x3700>
  405264:	ldrb	w8, [x0]
  405268:	and	w8, w8, #0xff
  40526c:	cmp	w8, #0x2f
  405270:	mov	x19, x0
  405274:	b.ne	405290 <ferror@plt+0x3600>  // b.any
  405278:	mov	x0, x19
  40527c:	ldrb	w8, [x0, #1]!
  405280:	cmp	w8, #0x2f
  405284:	mov	w8, #0x2f                  	// #47
  405288:	b.eq	405268 <ferror@plt+0x35d8>  // b.none
  40528c:	b	4052a0 <ferror@plt+0x3610>
  405290:	cbnz	w8, 4052a0 <ferror@plt+0x3610>
  405294:	mov	x20, xzr
  405298:	mov	x19, xzr
  40529c:	b	4052c0 <ferror@plt+0x3630>
  4052a0:	mov	w20, #0x1                   	// #1
  4052a4:	ldrb	w8, [x19, x20]
  4052a8:	cbz	w8, 4052c0 <ferror@plt+0x3630>
  4052ac:	cmp	w8, #0x2f
  4052b0:	b.eq	4052c0 <ferror@plt+0x3630>  // b.none
  4052b4:	add	x20, x20, #0x1
  4052b8:	ldrb	w8, [x19, x20]
  4052bc:	cbnz	w8, 4052ac <ferror@plt+0x361c>
  4052c0:	ldrb	w8, [x1]
  4052c4:	and	w8, w8, #0xff
  4052c8:	cmp	w8, #0x2f
  4052cc:	mov	x21, x1
  4052d0:	b.ne	4052ec <ferror@plt+0x365c>  // b.any
  4052d4:	mov	x1, x21
  4052d8:	ldrb	w8, [x1, #1]!
  4052dc:	cmp	w8, #0x2f
  4052e0:	mov	w8, #0x2f                  	// #47
  4052e4:	b.eq	4052c4 <ferror@plt+0x3634>  // b.none
  4052e8:	b	4052fc <ferror@plt+0x366c>
  4052ec:	cbnz	w8, 4052fc <ferror@plt+0x366c>
  4052f0:	mov	x8, xzr
  4052f4:	mov	x21, xzr
  4052f8:	b	40531c <ferror@plt+0x368c>
  4052fc:	mov	w8, #0x1                   	// #1
  405300:	ldrb	w9, [x21, x8]
  405304:	cbz	w9, 40531c <ferror@plt+0x368c>
  405308:	cmp	w9, #0x2f
  40530c:	b.eq	40531c <ferror@plt+0x368c>  // b.none
  405310:	add	x8, x8, #0x1
  405314:	ldrb	w9, [x21, x8]
  405318:	cbnz	w9, 405308 <ferror@plt+0x3678>
  40531c:	add	x9, x8, x20
  405320:	cmp	x9, #0x1
  405324:	b.eq	405330 <ferror@plt+0x36a0>  // b.none
  405328:	cbnz	x9, 405350 <ferror@plt+0x36c0>
  40532c:	b	405384 <ferror@plt+0x36f4>
  405330:	cbz	x19, 405340 <ferror@plt+0x36b0>
  405334:	ldrb	w9, [x19]
  405338:	cmp	w9, #0x2f
  40533c:	b.eq	405384 <ferror@plt+0x36f4>  // b.none
  405340:	cbz	x21, 40538c <ferror@plt+0x36fc>
  405344:	ldrb	w9, [x21]
  405348:	cmp	w9, #0x2f
  40534c:	b.eq	405384 <ferror@plt+0x36f4>  // b.none
  405350:	cmp	x20, x8
  405354:	mov	w8, wzr
  405358:	b.ne	405390 <ferror@plt+0x3700>  // b.any
  40535c:	cbz	x19, 405390 <ferror@plt+0x3700>
  405360:	cbz	x21, 405390 <ferror@plt+0x3700>
  405364:	mov	x0, x19
  405368:	mov	x1, x21
  40536c:	mov	x2, x20
  405370:	bl	401990 <strncmp@plt>
  405374:	cbnz	w0, 40538c <ferror@plt+0x36fc>
  405378:	add	x0, x19, x20
  40537c:	add	x1, x21, x20
  405380:	b	405264 <ferror@plt+0x35d4>
  405384:	mov	w8, #0x1                   	// #1
  405388:	b	405390 <ferror@plt+0x3700>
  40538c:	mov	w8, wzr
  405390:	ldp	x20, x19, [sp, #32]
  405394:	ldr	x21, [sp, #16]
  405398:	mov	w0, w8
  40539c:	ldp	x29, x30, [sp], #48
  4053a0:	ret
  4053a4:	stp	x29, x30, [sp, #-64]!
  4053a8:	orr	x8, x0, x1
  4053ac:	stp	x24, x23, [sp, #16]
  4053b0:	stp	x22, x21, [sp, #32]
  4053b4:	stp	x20, x19, [sp, #48]
  4053b8:	mov	x29, sp
  4053bc:	cbz	x8, 4053f0 <ferror@plt+0x3760>
  4053c0:	mov	x19, x1
  4053c4:	mov	x21, x0
  4053c8:	mov	x20, x2
  4053cc:	cbz	x0, 40540c <ferror@plt+0x377c>
  4053d0:	cbz	x19, 405428 <ferror@plt+0x3798>
  4053d4:	mov	x0, x21
  4053d8:	bl	401840 <strlen@plt>
  4053dc:	mvn	x8, x0
  4053e0:	cmp	x8, x20
  4053e4:	b.cs	405430 <ferror@plt+0x37a0>  // b.hs, b.nlast
  4053e8:	mov	x22, xzr
  4053ec:	b	40546c <ferror@plt+0x37dc>
  4053f0:	adrp	x0, 406000 <ferror@plt+0x4370>
  4053f4:	add	x0, x0, #0x1bc
  4053f8:	ldp	x20, x19, [sp, #48]
  4053fc:	ldp	x22, x21, [sp, #32]
  405400:	ldp	x24, x23, [sp, #16]
  405404:	ldp	x29, x30, [sp], #64
  405408:	b	401a00 <strdup@plt>
  40540c:	mov	x0, x19
  405410:	mov	x1, x20
  405414:	ldp	x20, x19, [sp, #48]
  405418:	ldp	x22, x21, [sp, #32]
  40541c:	ldp	x24, x23, [sp, #16]
  405420:	ldp	x29, x30, [sp], #64
  405424:	b	401b10 <strndup@plt>
  405428:	mov	x0, x21
  40542c:	b	4053f8 <ferror@plt+0x3768>
  405430:	add	x24, x0, x20
  405434:	mov	x23, x0
  405438:	add	x0, x24, #0x1
  40543c:	bl	401940 <malloc@plt>
  405440:	mov	x22, x0
  405444:	cbz	x0, 40546c <ferror@plt+0x37dc>
  405448:	mov	x0, x22
  40544c:	mov	x1, x21
  405450:	mov	x2, x23
  405454:	bl	401810 <memcpy@plt>
  405458:	add	x0, x22, x23
  40545c:	mov	x1, x19
  405460:	mov	x2, x20
  405464:	bl	401810 <memcpy@plt>
  405468:	strb	wzr, [x22, x24]
  40546c:	mov	x0, x22
  405470:	ldp	x20, x19, [sp, #48]
  405474:	ldp	x22, x21, [sp, #32]
  405478:	ldp	x24, x23, [sp, #16]
  40547c:	ldp	x29, x30, [sp], #64
  405480:	ret
  405484:	stp	x29, x30, [sp, #-64]!
  405488:	stp	x20, x19, [sp, #48]
  40548c:	mov	x20, x0
  405490:	stp	x24, x23, [sp, #16]
  405494:	stp	x22, x21, [sp, #32]
  405498:	mov	x29, sp
  40549c:	cbz	x1, 4054d0 <ferror@plt+0x3840>
  4054a0:	mov	x0, x1
  4054a4:	mov	x19, x1
  4054a8:	bl	401840 <strlen@plt>
  4054ac:	mov	x21, x0
  4054b0:	cbz	x20, 4054dc <ferror@plt+0x384c>
  4054b4:	mov	x0, x20
  4054b8:	bl	401840 <strlen@plt>
  4054bc:	mvn	x8, x0
  4054c0:	cmp	x21, x8
  4054c4:	b.ls	4054f8 <ferror@plt+0x3868>  // b.plast
  4054c8:	mov	x22, xzr
  4054cc:	b	405534 <ferror@plt+0x38a4>
  4054d0:	cbz	x20, 40554c <ferror@plt+0x38bc>
  4054d4:	mov	x0, x20
  4054d8:	b	405554 <ferror@plt+0x38c4>
  4054dc:	mov	x0, x19
  4054e0:	mov	x1, x21
  4054e4:	ldp	x20, x19, [sp, #48]
  4054e8:	ldp	x22, x21, [sp, #32]
  4054ec:	ldp	x24, x23, [sp, #16]
  4054f0:	ldp	x29, x30, [sp], #64
  4054f4:	b	401b10 <strndup@plt>
  4054f8:	add	x24, x0, x21
  4054fc:	mov	x23, x0
  405500:	add	x0, x24, #0x1
  405504:	bl	401940 <malloc@plt>
  405508:	mov	x22, x0
  40550c:	cbz	x0, 405534 <ferror@plt+0x38a4>
  405510:	mov	x0, x22
  405514:	mov	x1, x20
  405518:	mov	x2, x23
  40551c:	bl	401810 <memcpy@plt>
  405520:	add	x0, x22, x23
  405524:	mov	x1, x19
  405528:	mov	x2, x21
  40552c:	bl	401810 <memcpy@plt>
  405530:	strb	wzr, [x22, x24]
  405534:	mov	x0, x22
  405538:	ldp	x20, x19, [sp, #48]
  40553c:	ldp	x22, x21, [sp, #32]
  405540:	ldp	x24, x23, [sp, #16]
  405544:	ldp	x29, x30, [sp], #64
  405548:	ret
  40554c:	adrp	x0, 406000 <ferror@plt+0x4370>
  405550:	add	x0, x0, #0x1bc
  405554:	ldp	x20, x19, [sp, #48]
  405558:	ldp	x22, x21, [sp, #32]
  40555c:	ldp	x24, x23, [sp, #16]
  405560:	ldp	x29, x30, [sp], #64
  405564:	b	401a00 <strdup@plt>
  405568:	sub	sp, sp, #0x140
  40556c:	stp	x29, x30, [sp, #240]
  405570:	add	x29, sp, #0xf0
  405574:	sub	x9, x29, #0x70
  405578:	mov	x10, sp
  40557c:	mov	x11, #0xffffffffffffffd0    	// #-48
  405580:	add	x8, x29, #0x50
  405584:	movk	x11, #0xff80, lsl #32
  405588:	add	x9, x9, #0x30
  40558c:	add	x10, x10, #0x80
  405590:	stp	x8, x9, [x29, #-32]
  405594:	stp	x10, x11, [x29, #-16]
  405598:	stp	x2, x3, [x29, #-112]
  40559c:	stp	x4, x5, [x29, #-96]
  4055a0:	stp	x6, x7, [x29, #-80]
  4055a4:	stp	q1, q2, [sp, #16]
  4055a8:	str	q0, [sp]
  4055ac:	ldp	q0, q1, [x29, #-32]
  4055b0:	stp	x20, x19, [sp, #304]
  4055b4:	mov	x19, x0
  4055b8:	add	x0, x29, #0x18
  4055bc:	sub	x2, x29, #0x40
  4055c0:	str	x28, [sp, #256]
  4055c4:	stp	x24, x23, [sp, #272]
  4055c8:	stp	x22, x21, [sp, #288]
  4055cc:	stp	q3, q4, [sp, #48]
  4055d0:	stp	q5, q6, [sp, #80]
  4055d4:	str	q7, [sp, #112]
  4055d8:	stp	q0, q1, [x29, #-64]
  4055dc:	bl	401b00 <vasprintf@plt>
  4055e0:	tbnz	w0, #31, 405618 <ferror@plt+0x3988>
  4055e4:	ldr	x21, [x29, #24]
  4055e8:	orr	x8, x19, x21
  4055ec:	cbz	x8, 405620 <ferror@plt+0x3990>
  4055f0:	mov	w22, w0
  4055f4:	cbz	x19, 405634 <ferror@plt+0x39a4>
  4055f8:	cbz	x21, 405648 <ferror@plt+0x39b8>
  4055fc:	mov	x0, x19
  405600:	bl	401840 <strlen@plt>
  405604:	mvn	x8, x0
  405608:	cmp	x8, x22
  40560c:	b.cs	405650 <ferror@plt+0x39c0>  // b.hs, b.nlast
  405610:	mov	x20, xzr
  405614:	b	40568c <ferror@plt+0x39fc>
  405618:	mov	x20, xzr
  40561c:	b	405694 <ferror@plt+0x3a04>
  405620:	adrp	x0, 406000 <ferror@plt+0x4370>
  405624:	add	x0, x0, #0x1bc
  405628:	bl	401a00 <strdup@plt>
  40562c:	mov	x20, x0
  405630:	b	40568c <ferror@plt+0x39fc>
  405634:	mov	x0, x21
  405638:	mov	x1, x22
  40563c:	bl	401b10 <strndup@plt>
  405640:	mov	x20, x0
  405644:	b	40568c <ferror@plt+0x39fc>
  405648:	mov	x0, x19
  40564c:	b	405628 <ferror@plt+0x3998>
  405650:	add	x24, x0, x22
  405654:	mov	x23, x0
  405658:	add	x0, x24, #0x1
  40565c:	bl	401940 <malloc@plt>
  405660:	mov	x20, x0
  405664:	cbz	x0, 40568c <ferror@plt+0x39fc>
  405668:	mov	x0, x20
  40566c:	mov	x1, x19
  405670:	mov	x2, x23
  405674:	bl	401810 <memcpy@plt>
  405678:	add	x0, x20, x23
  40567c:	mov	x1, x21
  405680:	mov	x2, x22
  405684:	bl	401810 <memcpy@plt>
  405688:	strb	wzr, [x20, x24]
  40568c:	ldr	x0, [x29, #24]
  405690:	bl	401ae0 <free@plt>
  405694:	mov	x0, x20
  405698:	ldp	x20, x19, [sp, #304]
  40569c:	ldp	x22, x21, [sp, #288]
  4056a0:	ldp	x24, x23, [sp, #272]
  4056a4:	ldr	x28, [sp, #256]
  4056a8:	ldp	x29, x30, [sp, #240]
  4056ac:	add	sp, sp, #0x140
  4056b0:	ret
  4056b4:	sub	sp, sp, #0x60
  4056b8:	stp	x29, x30, [sp, #16]
  4056bc:	stp	x26, x25, [sp, #32]
  4056c0:	stp	x24, x23, [sp, #48]
  4056c4:	stp	x22, x21, [sp, #64]
  4056c8:	stp	x20, x19, [sp, #80]
  4056cc:	ldr	x23, [x0]
  4056d0:	add	x29, sp, #0x10
  4056d4:	ldrb	w8, [x23]
  4056d8:	cbz	w8, 405898 <ferror@plt+0x3c08>
  4056dc:	mov	x20, x0
  4056e0:	mov	x22, x1
  4056e4:	mov	x0, x23
  4056e8:	mov	x1, x2
  4056ec:	mov	w24, w3
  4056f0:	mov	x21, x2
  4056f4:	bl	401b20 <strspn@plt>
  4056f8:	add	x19, x23, x0
  4056fc:	ldrb	w25, [x19]
  405700:	cbz	x25, 405894 <ferror@plt+0x3c04>
  405704:	cbz	w24, 405794 <ferror@plt+0x3b04>
  405708:	cmp	w25, #0x3f
  40570c:	b.hi	4057b0 <ferror@plt+0x3b20>  // b.pmore
  405710:	mov	w8, #0x1                   	// #1
  405714:	mov	x9, #0x1                   	// #1
  405718:	lsl	x8, x8, x25
  40571c:	movk	x9, #0x84, lsl #32
  405720:	and	x8, x8, x9
  405724:	cbz	x8, 4057b0 <ferror@plt+0x3b20>
  405728:	sturb	w25, [x29, #-4]
  40572c:	sturb	wzr, [x29, #-3]
  405730:	mov	x24, x19
  405734:	ldrb	w9, [x24, #1]!
  405738:	cbz	w9, 405830 <ferror@plt+0x3ba0>
  40573c:	add	x10, x0, x23
  405740:	mov	x26, xzr
  405744:	mov	w8, wzr
  405748:	add	x23, x10, #0x2
  40574c:	b	405770 <ferror@plt+0x3ae0>
  405750:	sxtb	w1, w9
  405754:	sub	x0, x29, #0x4
  405758:	bl	401b30 <strchr@plt>
  40575c:	cbnz	x0, 405844 <ferror@plt+0x3bb4>
  405760:	mov	w8, wzr
  405764:	ldrb	w9, [x23, x26]
  405768:	add	x26, x26, #0x1
  40576c:	cbz	w9, 405790 <ferror@plt+0x3b00>
  405770:	cbnz	w8, 405760 <ferror@plt+0x3ad0>
  405774:	and	w8, w9, #0xff
  405778:	cmp	w8, #0x5c
  40577c:	b.ne	405750 <ferror@plt+0x3ac0>  // b.any
  405780:	mov	w8, #0x1                   	// #1
  405784:	ldrb	w9, [x23, x26]
  405788:	add	x26, x26, #0x1
  40578c:	cbnz	w9, 405770 <ferror@plt+0x3ae0>
  405790:	b	405848 <ferror@plt+0x3bb8>
  405794:	mov	x0, x19
  405798:	mov	x1, x21
  40579c:	bl	401c00 <strcspn@plt>
  4057a0:	add	x8, x19, x0
  4057a4:	str	x0, [x22]
  4057a8:	str	x8, [x20]
  4057ac:	b	40589c <ferror@plt+0x3c0c>
  4057b0:	add	x9, x0, x23
  4057b4:	mov	x24, xzr
  4057b8:	mov	w8, wzr
  4057bc:	add	x23, x9, #0x1
  4057c0:	b	4057e4 <ferror@plt+0x3b54>
  4057c4:	sxtb	w1, w25
  4057c8:	mov	x0, x21
  4057cc:	bl	401b30 <strchr@plt>
  4057d0:	cbnz	x0, 40583c <ferror@plt+0x3bac>
  4057d4:	mov	w8, wzr
  4057d8:	ldrb	w25, [x23, x24]
  4057dc:	add	x24, x24, #0x1
  4057e0:	cbz	w25, 405804 <ferror@plt+0x3b74>
  4057e4:	cbnz	w8, 4057d4 <ferror@plt+0x3b44>
  4057e8:	and	w8, w25, #0xff
  4057ec:	cmp	w8, #0x5c
  4057f0:	b.ne	4057c4 <ferror@plt+0x3b34>  // b.any
  4057f4:	mov	w8, #0x1                   	// #1
  4057f8:	ldrb	w25, [x23, x24]
  4057fc:	add	x24, x24, #0x1
  405800:	cbnz	w25, 4057e4 <ferror@plt+0x3b54>
  405804:	sub	w8, w24, w8
  405808:	sxtw	x8, w8
  40580c:	str	x8, [x22]
  405810:	add	x22, x19, x8
  405814:	ldrsb	w1, [x22]
  405818:	cbz	w1, 405828 <ferror@plt+0x3b98>
  40581c:	mov	x0, x21
  405820:	bl	401b30 <strchr@plt>
  405824:	cbz	x0, 405894 <ferror@plt+0x3c04>
  405828:	str	x22, [x20]
  40582c:	b	40589c <ferror@plt+0x3c0c>
  405830:	mov	w8, wzr
  405834:	mov	w26, wzr
  405838:	b	405848 <ferror@plt+0x3bb8>
  40583c:	mov	w8, wzr
  405840:	b	405804 <ferror@plt+0x3b74>
  405844:	mov	w8, wzr
  405848:	sub	w8, w26, w8
  40584c:	sxtw	x23, w8
  405850:	str	x23, [x22]
  405854:	add	x8, x23, x19
  405858:	ldrb	w8, [x8, #1]
  40585c:	cbz	w8, 405894 <ferror@plt+0x3c04>
  405860:	cmp	w8, w25
  405864:	b.ne	405894 <ferror@plt+0x3c04>  // b.any
  405868:	add	x8, x23, x19
  40586c:	ldrsb	w1, [x8, #2]
  405870:	cbz	w1, 405880 <ferror@plt+0x3bf0>
  405874:	mov	x0, x21
  405878:	bl	401b30 <strchr@plt>
  40587c:	cbz	x0, 405894 <ferror@plt+0x3c04>
  405880:	add	x8, x19, x23
  405884:	add	x8, x8, #0x2
  405888:	str	x8, [x20]
  40588c:	mov	x19, x24
  405890:	b	40589c <ferror@plt+0x3c0c>
  405894:	str	x19, [x20]
  405898:	mov	x19, xzr
  40589c:	mov	x0, x19
  4058a0:	ldp	x20, x19, [sp, #80]
  4058a4:	ldp	x22, x21, [sp, #64]
  4058a8:	ldp	x24, x23, [sp, #48]
  4058ac:	ldp	x26, x25, [sp, #32]
  4058b0:	ldp	x29, x30, [sp, #16]
  4058b4:	add	sp, sp, #0x60
  4058b8:	ret
  4058bc:	stp	x29, x30, [sp, #-32]!
  4058c0:	str	x19, [sp, #16]
  4058c4:	mov	x19, x0
  4058c8:	mov	x29, sp
  4058cc:	mov	x0, x19
  4058d0:	bl	4019c0 <fgetc@plt>
  4058d4:	cmp	w0, #0xa
  4058d8:	b.eq	4058f4 <ferror@plt+0x3c64>  // b.none
  4058dc:	cmn	w0, #0x1
  4058e0:	b.ne	4058cc <ferror@plt+0x3c3c>  // b.any
  4058e4:	mov	w0, #0x1                   	// #1
  4058e8:	ldr	x19, [sp, #16]
  4058ec:	ldp	x29, x30, [sp], #32
  4058f0:	ret
  4058f4:	mov	w0, wzr
  4058f8:	ldr	x19, [sp, #16]
  4058fc:	ldp	x29, x30, [sp], #32
  405900:	ret
  405904:	nop
  405908:	stp	x29, x30, [sp, #-64]!
  40590c:	mov	x29, sp
  405910:	stp	x19, x20, [sp, #16]
  405914:	adrp	x20, 416000 <ferror@plt+0x14370>
  405918:	add	x20, x20, #0xde0
  40591c:	stp	x21, x22, [sp, #32]
  405920:	adrp	x21, 416000 <ferror@plt+0x14370>
  405924:	add	x21, x21, #0xdd8
  405928:	sub	x20, x20, x21
  40592c:	mov	w22, w0
  405930:	stp	x23, x24, [sp, #48]
  405934:	mov	x23, x1
  405938:	mov	x24, x2
  40593c:	bl	4017d0 <memcpy@plt-0x40>
  405940:	cmp	xzr, x20, asr #3
  405944:	b.eq	405970 <ferror@plt+0x3ce0>  // b.none
  405948:	asr	x20, x20, #3
  40594c:	mov	x19, #0x0                   	// #0
  405950:	ldr	x3, [x21, x19, lsl #3]
  405954:	mov	x2, x24
  405958:	add	x19, x19, #0x1
  40595c:	mov	x1, x23
  405960:	mov	w0, w22
  405964:	blr	x3
  405968:	cmp	x20, x19
  40596c:	b.ne	405950 <ferror@plt+0x3cc0>  // b.any
  405970:	ldp	x19, x20, [sp, #16]
  405974:	ldp	x21, x22, [sp, #32]
  405978:	ldp	x23, x24, [sp, #48]
  40597c:	ldp	x29, x30, [sp], #64
  405980:	ret
  405984:	nop
  405988:	ret
  40598c:	nop
  405990:	adrp	x2, 417000 <ferror@plt+0x15370>
  405994:	mov	x1, #0x0                   	// #0
  405998:	ldr	x2, [x2, #592]
  40599c:	b	4018c0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004059a0 <.fini>:
  4059a0:	stp	x29, x30, [sp, #-16]!
  4059a4:	mov	x29, sp
  4059a8:	ldp	x29, x30, [sp], #16
  4059ac:	ret
