Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Workspace\ImpulseSystem\pcores\" "C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Workspace/ImpulseSystem/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440MACHINECHECK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440CPMCORESLEEPREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440CPMDECIRPTREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440CPMFITIRPTREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440CPMMSRCE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440CPMMSREE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440CPMTIMERRESETREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440CPMWDIRPTREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCCPMINTERCONNECTBUSY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440DBGSYSTEMCONTROL' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'SPLB0_Error' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'SPLB1_Error' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCEICINTERCONNECTIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCDMDCRREAD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCDMDCRWRITE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCDMDCRABUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCDMDCRDBUSOUT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCDSDCRACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCDSDCRDBUSIN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCDSDCRTIMEOUTWAIT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMDECNONAUTON' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMDECFPUOP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMDECLDSTXFERSIZE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMDECLOAD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMNEXTINSTRREADY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMDECSTORE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMDECUDI' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMDECUDIVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMENDIAN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMFLUSH' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMINSTRUCTION' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMINSTRVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMLOADBYTEADDR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMLOADDATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMLOADDVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMOPERANDVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMRADATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMRBDATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMWRITEBACKOK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMMSRFE0' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'APUFCMMSRFE1' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBADDRACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBWAIT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBREARBITRATE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBWRDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBWRCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBRDDBUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBRDWDADDR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBRDDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBRDCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBRDBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBWRBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBMBUSY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBMRDERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBMWRERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBMIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS0PLBSSIZE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBADDRACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBWAIT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBREARBITRATE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBWRDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBWRCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBRDDBUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBRDWDADDR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBRDDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBRDCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBRDBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBWRBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBMBUSY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBMRDERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBMWRERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBMIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'PPCS1PLBSSIZE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA0RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA1RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA2RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'DMA3RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440TRCBRANCHSTATUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440TRCCYCLE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440TRCEXECUTIONSTATUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440TRCTRACESTATUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440TRCTRIGGEREVENTOUT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1381: Unconnected output port 'C440TRCTRIGGEREVENTTYPE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'MPLB_Rst' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_dcrAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_dcrDBus' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SaddrAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SMRdErr' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SMWrErr' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SMBusy' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SrdBTerm' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SrdComp' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SrdDAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SrdDBus' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SrdWdAddr' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_Srearbitrate' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_Sssize' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_Swait' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SwrBTerm' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SwrComp' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'PLB_SwrDAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1692: Unconnected output port 'Bus_Error_Det' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1846: Unconnected output port 'BRAM_Din_B' of component 'xps_bram_if_cntlr_1_bram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1864: Unconnected output port 'Interrupt' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1913: Unconnected output port 'IP2INTC_Irpt' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1913: Unconnected output port 'GPIO2_IO_O' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1913: Unconnected output port 'GPIO2_IO_T' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1966: Unconnected output port 'IP2INTC_Irpt' of component 'push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1966: Unconnected output port 'GPIO2_IO_O' of component 'push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 1966: Unconnected output port 'GPIO2_IO_T' of component 'push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2019: Unconnected output port 'Gpo' of component 'iic_eeprom_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2019: Unconnected output port 'IIC2INTC_Irpt' of component 'iic_eeprom_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH0_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH0_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH0_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH0_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH1_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH1_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH1_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH1_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH2_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH2_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH2_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH2_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH3_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH3_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH3_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'MCH3_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'Mem_RPN' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'Mem_QWEN' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'Mem_CE' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'Mem_LBON' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'Mem_CKEN' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2073: Unconnected output port 'Mem_RNW' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2167: Unconnected output port 'idelay_ctrl_rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2204: Unconnected output port 'IP2INTC_Irpt' of component 'leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2204: Unconnected output port 'GPIO2_IO_O' of component 'leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2204: Unconnected output port 'GPIO2_IO_T' of component 'leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2257: Unconnected output port 'GenerateOut0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2257: Unconnected output port 'GenerateOut1' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2257: Unconnected output port 'PWM0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT5' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2310: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2339: Unconnected output port 'DBGC405DEBUGHALT0' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2339: Unconnected output port 'DBGC405DEBUGHALT1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2339: Unconnected output port 'JTGC405TCK1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2339: Unconnected output port 'JTGC405TDI1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2339: Unconnected output port 'JTGC405TMS1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2339: Unconnected output port 'JTGC405TRSTNEG1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2360: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2360: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2360: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2360: Unconnected output port 'MB_Reset' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2360: Unconnected output port 'Peripheral_Reset' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2360: Unconnected output port 'Interconnect_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2360: Unconnected output port 'Peripheral_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2480: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2488: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2496: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2504: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2512: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2520: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2528: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2536: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2544: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2552: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2560: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2568: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2576: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2584: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2592: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2600: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2608: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2616: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2624: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2632: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2640: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2648: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2656: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2664: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2672: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2680: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2688: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2696: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2704: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2712: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Workspace/ImpulseSystem/hdl/system.vhd" line 2888: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/Workspace/ImpulseSystem/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_v46_0_SPLB_Rst<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign7<0:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign7<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign6<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/ppc440_0_wrapper.ngc>.
Reading core <../implementation/plb_v46_0_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/leds_positions_wrapper.ngc>.
Reading core <../implementation/push_buttons_5bit_wrapper.ngc>.
Reading core <../implementation/iic_eeprom_wrapper.ngc>.
Reading core <../implementation/sram_wrapper.ngc>.
Reading core <../implementation/ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/leds_8bit_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/jtagppc_cntlr_inst_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Reading core <../implementation/plb_basicstream_arch_0_wrapper.ngc>.
Loading core <ppc440_0_wrapper> for timing and area information for instance <ppc440_0>.
Loading core <plb_v46_0_wrapper> for timing and area information for instance <plb_v46_0>.
Loading core <xps_bram_if_cntlr_1_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1>.
Loading core <xps_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <leds_positions_wrapper> for timing and area information for instance <LEDs_Positions>.
Loading core <push_buttons_5bit_wrapper> for timing and area information for instance <Push_Buttons_5Bit>.
Loading core <iic_eeprom_wrapper> for timing and area information for instance <IIC_EEPROM>.
Loading core <sram_wrapper> for timing and area information for instance <SRAM>.
Loading core <ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <leds_8bit_wrapper> for timing and area information for instance <LEDs_8Bit>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <jtagppc_cntlr_inst_wrapper> for timing and area information for instance <jtagppc_cntlr_inst>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <plb_basicstream_arch_0_wrapper> for timing and area information for instance <plb_basicstream_arch_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 11 FFs/Latches : <plb_v46_0/GEN_SPLB_RST[9].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[8].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <SRAM> is equivalent to the following 2 FFs/Latches : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2> in Unit <DDR2_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_1> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_2> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_3> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_4> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_5> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rden_sel_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_11> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_11_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_6_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_10> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_10_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_5_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_13> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_13_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0> in Unit <DDR2_SDRAM> is equivalent to the following 40 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_1> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_2> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_3> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_4> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_5> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_6> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_7> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_8> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_9> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_10> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_11> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_12> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_13> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_14> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_15> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_16>
   <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_17> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_18> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_19> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_20> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_21> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_22> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_23> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_24> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_25> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_26> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_27> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_28> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_29> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_30> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_31> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_32> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_33> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_34>
   <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_35> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_36> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_37> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_38> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_39> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_40> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_12> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_12_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_59> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_59_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_7_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_14> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_14_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_58> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_58_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_9> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_9_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_8> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_8_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_3_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36_2> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 11 FFs/Latches : <plb_v46_0/GEN_SPLB_RST[9].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[8].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <SRAM> is equivalent to the following 2 FFs/Latches : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2> in Unit <DDR2_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_1> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_2> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_3> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_4> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_5> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rden_sel_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_11> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_11_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_6_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_10> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_10_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_5_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_13> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_13_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0> in Unit <DDR2_SDRAM> is equivalent to the following 40 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_1> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_2> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_3> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_4> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_5> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_6> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_7> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_8> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_9> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_10> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_11> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_12> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_13> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_14> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_15> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_16>
   <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_17> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_18> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_19> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_20> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_21> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_22> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_23> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_24> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_25> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_26> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_27> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_28> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_29> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_30> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_31> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_32> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_33> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_34>
   <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_35> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_36> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_37> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_38> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_39> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_40> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_12> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_12_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_59> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_59_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_7_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_14> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_14_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_58> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_58_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_9> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_9_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_8> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_8_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_3_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36_2> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 204

Cell Usage :
# BELS                             : 4590
#      GND                         : 18
#      INV                         : 141
#      LUT1                        : 31
#      LUT2                        : 488
#      LUT3                        : 592
#      LUT4                        : 547
#      LUT5                        : 857
#      LUT6                        : 1094
#      MULT_AND                    : 19
#      MUXCY                       : 315
#      MUXCY_L                     : 118
#      MUXF7                       : 49
#      VCC                         : 16
#      XORCY                       : 305
# FlipFlops/Latches                : 4810
#      FD                          : 572
#      FD_1                        : 4
#      FDC                         : 16
#      FDCE                        : 5
#      FDCPE                       : 22
#      FDCPE_1                     : 8
#      FDE                         : 129
#      FDP                         : 70
#      FDR                         : 1482
#      FDR_1                       : 3
#      FDRE                        : 1184
#      FDRS                        : 132
#      FDRSE                       : 484
#      FDRSE_1                     : 136
#      FDS                         : 300
#      FDS_1                       : 3
#      FDSE                        : 50
#      IDDR_2CLK                   : 64
#      ODDR                        : 146
# RAMS                             : 8
#      RAM32X1D                    : 4
#      RAMB36_EXP                  : 4
# Shift Registers                  : 117
#      SRL16                       : 1
#      SRL16E                      : 50
#      SRLC16E                     : 48
#      SRLC32E                     : 18
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 194
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 116
#      IOBUFDS                     : 8
#      OBUF                        : 64
#      OBUFDS                      : 2
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# Others                           : 96
#      BUFIO                       : 8
#      FIFO36_72_EXP               : 2
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      JTAGPPC440                  : 1
#      PLL_ADV                     : 1
#      PPC440                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4746  out of  44800    10%  
 Number of Slice LUTs:                 3875  out of  44800     8%  
    Number used as Logic:              3750  out of  44800     8%  
    Number used as Memory:              125  out of  13120     0%  
       Number used as RAM:                8
       Number used as SRL:              117

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6921
   Number with an unused Flip Flop:    2175  out of   6921    31%  
   Number with an unused LUT:          3046  out of   6921    44%  
   Number of fully used LUT-FF pairs:  1700  out of   6921    24%  
   Number of unique control sets:       663

IO Utilization: 
 Number of IOs:                         204
 Number of bonded IOBs:                 204  out of    640    31%  
    IOB Flip Flops/Latches:              64

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    148     2%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of PPC440s:                       1  out of      1   100%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                        | Clock buffer(FF name)                                                                                               | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
N1                                                                                                                                                                                                                  | NONE(ppc440_0/ppc440_0/PPCS0PLBMBUSY_reg_0)                                                                         | 2     |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2                                                                                                                                                                | BUFG                                                                                                                | 3553  |
N0                                                                                                                                                                                                                  | NONE(xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0)                                                    | 2     |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                | BUFG                                                                                                                | 322   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4                                                                                                                                                                | BUFG                                                                                                                | 986   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                | BUFG                                                                                                                | 3     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
xps_timer_0/Interrupt                                                                                                                                                                                               | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)                                                                 | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                  | Buffer(FF name)                                                                                            | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------+
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst_tmp(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst_tmp1:O)                                                                                                       | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_0)                                             | 54    |
DDR2_SDRAM/mc_mireaddataerr(DDR2_SDRAM/XST_GND:G)                                                                                                                                                               | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr)           | 53    |
plb_v46_0/PLB_Rst(plb_v46_0/plb_v46_0/I_PLB_RST:Q)                                                                                                                                                              | NONE(plb_basicstream_arch_0/plb_basicstream_arch_0/BasicStream_arch_0/HWproc0/thisState_FSM_FFd1)          | 21    |
xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/net_gnd0(xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/XST_GND:G)                                                                                         | NONE(xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0)                                           | 16    |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1:Q)                                                                                        | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs)| 8     |
DDR2_SDRAM/N1(DDR2_SDRAM/XST_VCC:P)                                                                                                                                                                             | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/u_wr_fifos/.gen_wdf[0].u_usr_wr_fifo/.u_wdf)  | 8     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r<2>(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2:Q)                                                                                           | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)             | 7     |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                               | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                            | 4     |
proc_sys_reset_0/Bus_Struct_Reset<0>(proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0:Q)                                                                                                                    | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_0)                                           | 3     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)   | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or00001:O)                                                                                                               | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)                                                        | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.086ns (Maximum Frequency: 141.123MHz)
   Minimum input arrival time before clock: 3.265ns
   Maximum output required time after clock: 5.353ns
   Maximum combinational path delay: 2.705ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Clock period: 7.086ns (frequency: 141.123MHz)
  Total number of paths / destination ports: 55184 / 7259
-------------------------------------------------------------------------
Delay:               7.086ns (Levels of Logic = 10)
  Source:            plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16 (FF)
  Destination:       plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_i (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16 to plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.471   1.124  plb_v46_0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16 (PLB_ABus<16>)
     end scope: 'plb_v46_0'
     begin scope: 'plb_basicstream_arch_0'
     LUT6:I0->O            1   0.094   0.789  plb_basicstream_arch_0/ipif/CS0157 (plb_basicstream_arch_0/ipif/CS0157)
     LUT6:I2->O            1   0.094   0.480  plb_basicstream_arch_0/ipif/CS0186_SW0 (N28)
     LUT6:I5->O            7   0.094   0.609  plb_basicstream_arch_0/ipif/CS0186 (Sl_addrAck)
     LUT2:I0->O            2   0.094   1.074  plb_basicstream_arch_0/ipif/WrCe01 (Sl_wrComp)
     end scope: 'plb_basicstream_arch_0'
     begin scope: 'plb_v46_0'
     LUT6:I0->O            9   0.094   0.833  plb_v46_0/GEN_SHARED.I_PLB_SLAVE_ORS/WRCOMP_OR/Y_0_or0000 (PLB_SwrComp)
     LUT4:I0->O            2   0.094   0.794  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb58 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb58)
     LUT6:I2->O            1   0.094   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb100_G (N311)
     MUXF7:I1->O           1   0.254   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb100 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb)
     FDR:D                    -0.018          plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_i
    ----------------------------------------
    Total                      7.086ns (1.383ns logic, 5.703ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 536 / 520
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270)
     FDR:R                     0.573          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1 to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1 (DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r<1>)
     FDP:D                    -0.018          DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4'
  Clock period: 3.708ns (frequency: 269.687MHz)
  Total number of paths / destination ports: 11045 / 1629
-------------------------------------------------------------------------
Delay:               3.708ns (Levels of Logic = 4)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_2 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_2 to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   1.069  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_2 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r<2>)
     LUT6:I0->O            3   0.094   0.800  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190_SW0 (N287)
     LUT6:I2->O            6   0.094   0.507  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or)
     LUT6:I5->O            2   0.094   0.485  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_or00001 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_or0000)
     LUT5:I4->O            1   0.094   0.000  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2_rstpot (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2_rstpot)
     FD:D                     -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2
    ----------------------------------------
    Total                      3.708ns (0.847ns logic, 2.861ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            ppc440_0/ppc440_0/PPC440_i:PPCS0PLBMBUSY0 (PAD)
  Destination:       ppc440_0/ppc440_0/PPCS0PLBMBUSY_reg_0 (FF)
  Destination Clock: N1 rising

  Data Path: ppc440_0/ppc440_0/PPC440_i:PPCS0PLBMBUSY0 to ppc440_0/ppc440_0/PPCS0PLBMBUSY_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:PPCS0PLBMBUSY0    2   0.000   0.341  ppc440_0/PPC440_i (ppc440_0/PPCS0PLBMBUSY_i<0>)
     FD:D                     -0.018          ppc440_0/PPCS0PLBMBUSY_reg_0
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Total number of paths / destination ports: 917 / 807
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 4)
  Source:            fpga_0_IIC_EEPROM_Sda_pin (PAD)
  Destination:       IIC_EEPROM/IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: fpga_0_IIC_EEPROM_Sda_pin to IIC_EEPROM/IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          12   0.818   0.636  iobuf_10 (fpga_0_IIC_EEPROM_Sda_pin_I)
     begin scope: 'IIC_EEPROM'
     LUT2:I0->O            2   0.094   1.074  IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not00011 (IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not0001)
     LUT6:I0->O            1   0.094   0.336  IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001 (IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001)
     FDSE:CE                   0.213          IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
    ----------------------------------------
    Total                      3.265ns (1.219ns logic, 2.046ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Total number of paths / destination ports: 1174 / 425
-------------------------------------------------------------------------
Offset:              5.353ns (Levels of Logic = 8)
  Source:            plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16 (FF)
  Destination:       ppc440_0/ppc440_0/PPC440_i:PLBPPCMWRDACK (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16 to ppc440_0/ppc440_0/PPC440_i:PLBPPCMWRDACK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.471   1.124  plb_v46_0/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16 (PLB_ABus<16>)
     end scope: 'plb_v46_0'
     begin scope: 'plb_basicstream_arch_0'
     LUT6:I0->O            1   0.094   0.789  plb_basicstream_arch_0/ipif/CS0157 (plb_basicstream_arch_0/ipif/CS0157)
     LUT6:I2->O            1   0.094   0.480  plb_basicstream_arch_0/ipif/CS0186_SW0 (N28)
     LUT6:I5->O            7   0.094   0.609  plb_basicstream_arch_0/ipif/CS0186 (Sl_addrAck)
     LUT2:I0->O            2   0.094   1.074  plb_basicstream_arch_0/ipif/WrCe01 (Sl_wrComp)
     end scope: 'plb_basicstream_arch_0'
     begin scope: 'plb_v46_0'
     LUT6:I0->O            1   0.094   0.336  plb_v46_0/GEN_SHARED.I_PLB_SLAVE_ORS/WRDACK_OR/Y_0_or0000 (PLB_MWrDAck<0>)
     end scope: 'plb_v46_0'
     begin scope: 'ppc440_0'
    PPC440:PLBPPCMWRDACK        0.000          ppc440_0/PPC440_i
    ----------------------------------------
    Total                      5.353ns (0.941ns logic, 4.412ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.471   0.471  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq)
    IODELAY:RST                0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 253 / 215
-------------------------------------------------------------------------
Delay:               2.705ns (Levels of Logic = 5)
  Source:            ppc440_0/ppc440_0/PPC440_i:PPCMPLBREQUEST (PAD)
  Destination:       ppc440_0/ppc440_0/PPC440_i:PLBPPCMRDPENDPRI1 (PAD)

  Data Path: ppc440_0/ppc440_0/PPC440_i:PPCMPLBREQUEST to ppc440_0/ppc440_0/PPC440_i:PLBPPCMRDPENDPRI1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:PPCMPLBREQUEST   16   0.000   0.000  ppc440_0/PPC440_i (PPCMPLBREQUEST)
     end scope: 'ppc440_0'
     begin scope: 'plb_v46_0'
     LUT4:I0->O            1   0.094   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl1_n1 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl1_n)
     MUXCY:S->O            1   0.600   0.710  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MASTERS_WR_MUXES[1].I_MASTER_MUX (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr_mux<1>)
     LUT3:I0->O            1   0.094   0.336  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrPendPri_1_or00001 (PLB_wrPendPri<1>)
     end scope: 'plb_v46_0'
     begin scope: 'ppc440_0'
    PPC440:PLBPPCMWRPENDPRI1        0.000          ppc440_0/PPC440_i
    ----------------------------------------
    Total                      2.705ns (1.659ns logic, 1.046ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.97 secs
 
--> 

Total memory usage is 223152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  263 (   0 filtered)
Number of infos    :  135 (   0 filtered)

