library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;

entity test_add_16 is
end entity;

architecture test of test_add_16 is
signal a, b : std_logic_vector(15 downto 0);
signal sum : std_logic_vector(15 downto 0);
signal carry, overflow : std_logic;

component add_16 is
	port(i_a, i_b : in std_logic_vector(15 downto 0);
        o_sum : out std_logic_vector(15 downto 0);
        o_carry, o_overflow : out std_logic);
end component;
begin

adder: add_16 port map(a,b,sum,carry,overflow);


stimulus: process begin
	for j in 0 to 127 loop
        for i in 0 to 127 loop
            a <= std_logic_vector(to_unsigned(i, 15));
				b <= std_logic_vector(to_unsigned(j, 15));
            wait for 5 ns;
        end loop;
	end loop;
        wait;
    end process;	

end test;