
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


ECHO 已關閉。
ECHO 已關閉。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 432.426 ; gain = 166.672
Command: read_checkpoint -auto_incremental -incremental C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.238 ; gain = 411.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/vga_sync.v:19]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/vga_sync.v:19]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/clk_divider.v:21]
	Parameter divider bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/clk_divider.v:21]
INFO: [Synth 8-6157] synthesizing module 'btn_move' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/btn_move.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_move' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/btn_move.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce_ericyu' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/debounce_ericyu.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_enable' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/debounce_ericyu.v:15]
INFO: [Synth 8-6155] done synthesizing module 'clock_enable' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/debounce_ericyu.v:15]
INFO: [Synth 8-6157] synthesizing module 'my_dff_en' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/debounce_ericyu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'my_dff_en' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/debounce_ericyu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'debounce_ericyu' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/debounce_ericyu.v:1]
INFO: [Synth 8-6157] synthesizing module 'sram' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 76800 - type: integer 
	Parameter FILE bound to: background.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'background.mem' is read successfully [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 8610 - type: integer 
	Parameter FILE bound to: pika.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'pika.mem' is read successfully [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized1' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 4500 - type: integer 
	Parameter FILE bound to: ball.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'ball.mem' is read successfully [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized1' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized2' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 900 - type: integer 
	Parameter FILE bound to: cloud.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'cloud.mem' is read successfully [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized2' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized3' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 5760 - type: integer 
	Parameter FILE bound to: nums.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'nums.mem' is read successfully [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized3' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized4' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 2115 - type: integer 
	Parameter FILE bound to: game_over.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'game_over.mem' is read successfully [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized4' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized5' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 1275 - type: integer 
	Parameter FILE bound to: you win.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'you win.mem' is read successfully [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized5' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized6' [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 2835 - type: integer 
	Parameter FILE bound to: p_start.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'p_start.mem' is read successfully [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized6' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/imports/new/sram.v:8]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:2]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_addr_bg_reg' and it is trimmed from '18' to '17' bits. [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:221]
WARNING: [Synth 8-7129] Port addr[17] in module sram__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module sram__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module sram__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module sram__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_sw[2] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1402.141 ; gain = 563.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1402.141 ; gain = 563.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1402.141 ; gain = 563.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1402.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/constrs_1/imports/new/pika.xdc]
Finished Parsing XDC File [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/constrs_1/imports/new/pika.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/constrs_1/imports/new/pika.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1508.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1508.258 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1508.258 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1508.258 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1508.258 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1508.258 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 38    
	   3 Input   32 Bit       Adders := 6     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	               17 Bit    Registers := 7     
	               12 Bit    Registers := 12    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---RAMs : 
	             900K Bit	(76800 X 12 bit)          RAMs := 1     
	             100K Bit	(8610 X 12 bit)          RAMs := 2     
	              67K Bit	(5760 X 12 bit)          RAMs := 2     
	              52K Bit	(4500 X 12 bit)          RAMs := 1     
	              33K Bit	(2835 X 12 bit)          RAMs := 1     
	              24K Bit	(2115 X 12 bit)          RAMs := 1     
	              14K Bit	(1275 X 12 bit)          RAMs := 1     
	              10K Bit	(900 X 12 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 37    
	   6 Input   32 Bit        Muxes := 1     
	   6 Input   18 Bit        Muxes := 3     
	   9 Input   18 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 11    
	   2 Input   10 Bit        Muxes := 10    
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 49    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pixel_addr_pika4, operation Mode is: A*(B:0x29).
DSP Report: operator pixel_addr_pika4 is absorbed into DSP pixel_addr_pika4.
DSP Report: Generating DSP pixel_addr_pika0, operation Mode is: PCIN+(A:0x0):B+(C:0x28).
DSP Report: operator pixel_addr_pika0 is absorbed into DSP pixel_addr_pika0.
DSP Report: Generating DSP pixel_addr_pika_bot2, operation Mode is: (D+(A:0x3fffff53))*(B:0x29).
DSP Report: operator pixel_addr_pika_bot2 is absorbed into DSP pixel_addr_pika_bot2.
DSP Report: operator pixel_addr_pika6 is absorbed into DSP pixel_addr_pika_bot2.
DSP Report: Generating DSP pixel_addr_pika_bot_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register pixel_addr_pika_bot_reg is absorbed into DSP pixel_addr_pika_bot_reg.
DSP Report: operator pixel_addr_pika_bot0 is absorbed into DSP pixel_addr_pika_bot_reg.
DSP Report: Generating DSP pixel_addr_ball2, operation Mode is: A*(B:0x1e).
DSP Report: operator pixel_addr_ball2 is absorbed into DSP pixel_addr_ball2.
DSP Report: Generating DSP pixel_addr_ball_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register pixel_addr_ball_reg is absorbed into DSP pixel_addr_ball_reg.
DSP Report: operator pixel_addr_ball0 is absorbed into DSP pixel_addr_ball_reg.
DSP Report: Generating DSP pixel_addr_cloud1_reg, operation Mode is: C+(D+(A:0x3fffffe5))*(B:0x2d).
DSP Report: register pixel_addr_cloud1_reg is absorbed into DSP pixel_addr_cloud1_reg.
DSP Report: operator pixel_addr_cloud10 is absorbed into DSP pixel_addr_cloud1_reg.
DSP Report: operator pixel_addr_cloud11 is absorbed into DSP pixel_addr_cloud1_reg.
DSP Report: operator pixel_addr_cloud12 is absorbed into DSP pixel_addr_cloud1_reg.
DSP Report: Generating DSP pixel_addr_cloud2_reg, operation Mode is: C+(D+(A:0x3fffffda))*(B:0x2d).
DSP Report: register pixel_addr_cloud2_reg is absorbed into DSP pixel_addr_cloud2_reg.
DSP Report: operator pixel_addr_cloud20 is absorbed into DSP pixel_addr_cloud2_reg.
DSP Report: operator pixel_addr_cloud21 is absorbed into DSP pixel_addr_cloud2_reg.
DSP Report: operator pixel_addr_cloud22 is absorbed into DSP pixel_addr_cloud2_reg.
DSP Report: Generating DSP pixel_addr_score2, operation Mode is: (D+(A:0x3fffffe7))*(B:0x18).
DSP Report: operator pixel_addr_score2 is absorbed into DSP pixel_addr_score2.
DSP Report: operator pixel_addr_score3 is absorbed into DSP pixel_addr_score2.
DSP Report: Generating DSP pixel_addr_gameover_reg, operation Mode is: C+A*(B:0x8d).
DSP Report: register pixel_addr_gameover_reg is absorbed into DSP pixel_addr_gameover_reg.
DSP Report: operator pixel_addr_gameover0 is absorbed into DSP pixel_addr_gameover_reg.
DSP Report: operator pixel_addr_gameover1 is absorbed into DSP pixel_addr_gameover_reg.
DSP Report: Generating DSP pixel_addr_youwin_reg, operation Mode is: C+A*(B:0x55).
DSP Report: register pixel_addr_youwin_reg is absorbed into DSP pixel_addr_youwin_reg.
DSP Report: operator pixel_addr_youwin0 is absorbed into DSP pixel_addr_youwin_reg.
DSP Report: operator pixel_addr_youwin1 is absorbed into DSP pixel_addr_youwin_reg.
DSP Report: Generating DSP pixel_addr_p_start_reg, operation Mode is: C+A*(B:0xbd).
DSP Report: register pixel_addr_p_start_reg is absorbed into DSP pixel_addr_p_start_reg.
DSP Report: operator pixel_addr_p_start0 is absorbed into DSP pixel_addr_p_start_reg.
DSP Report: operator pixel_addr_p_start1 is absorbed into DSP pixel_addr_p_start_reg.
WARNING: [Synth 8-7129] Port usr_sw[2] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1508.258 ; gain = 669.410
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 124, Available = 100. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main        | ram1/RAM_reg | 8 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 6      | 
|main        | ram2/RAM_reg | 8 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 6      | 
|main        | ram0/RAM_reg | 75 K x 12(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 36     | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives                                                               | 
+------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+
|main        | ram3/RAM_reg  | Implied   | 8 K x 12             | RAM16X1S x 24 RAM128X1S x 12 RAM256X1S x 204                             | 
|main        | ram4/RAM_reg  | Implied   | 1 K x 12             | RAM16X1S x 12 RAM128X1S x 12 RAM256X1S x 36                              | 
|main        | ram5/RAM_reg  | Implied   | 1 K x 12             | RAM16X1S x 12 RAM128X1S x 12 RAM256X1S x 36                              | 
|main        | ram6/RAM_reg  | Implied   | 8 K x 12             | RAM128X1S x 12 RAM256X1S x 264                                           | 
|main        | ram7/RAM_reg  | Implied   | 8 K x 12             | RAM128X1S x 12 RAM256X1S x 264                                           | 
|main        | ram8/RAM_reg  | Implied   | 4 K x 12             | RAM16X1S x 12 RAM64X1S x 12 RAM256X1S x 96                               | 
|main        | ram9/RAM_reg  | Implied   | 2 K x 12             | RAM16X1S x 24 RAM32X1S x 12 RAM64X1S x 12 RAM128X1S x 12 RAM256X1S x 48  | 
|main        | ram10/RAM_reg | Implied   | 4 K x 12             | RAM16X1S x 24 RAM256X1S x 132                                            | 
+------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main        | A*(B:0x29)                    | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | PCIN+(A:0x0):B+(C:0x28)       | 30     | 17     | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|main        | (D+(A:0x3fffff53))*(B:0x29)   | 17     | 6      | -      | 9      | 23     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|main        | (PCIN+(A:0x0):B+C)'           | 30     | 17     | 13     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|main        | A*(B:0x1e)                    | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | (PCIN+(A:0x0):B+C)'           | 30     | 17     | 12     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|main        | C+(D+(A:0x3fffffe5))*(B:0x2d) | 17     | 6      | 17     | 9      | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|main        | C+(D+(A:0x3fffffda))*(B:0x2d) | 17     | 6      | 17     | 9      | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|main        | (D+(A:0x3fffffe7))*(B:0x18)   | 17     | 5      | -      | 9      | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|main        | C+A*(B:0x8d)                  | 17     | 8      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|main        | C+A*(B:0x55)                  | 17     | 7      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|main        | C+A*(B:0xbd)                  | 17     | 8      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1508.258 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1704.676 ; gain = 865.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main        | ram1/RAM_reg | 8 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 6      | 
|main        | ram2/RAM_reg | 8 K x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 6      | 
|main        | ram0/RAM_reg | 75 K x 12(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 36     | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives                                                               | 
+------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+
|main        | ram3/RAM_reg  | Implied   | 8 K x 12             | RAM16X1S x 24 RAM128X1S x 12 RAM256X1S x 204                             | 
|main        | ram4/RAM_reg  | Implied   | 1 K x 12             | RAM16X1S x 12 RAM128X1S x 12 RAM256X1S x 36                              | 
|main        | ram5/RAM_reg  | Implied   | 1 K x 12             | RAM16X1S x 12 RAM128X1S x 12 RAM256X1S x 36                              | 
|main        | ram6/RAM_reg  | Implied   | 8 K x 12             | RAM128X1S x 12 RAM256X1S x 264                                           | 
|main        | ram7/RAM_reg  | Implied   | 8 K x 12             | RAM128X1S x 12 RAM256X1S x 264                                           | 
|main        | ram8/RAM_reg  | Implied   | 4 K x 12             | RAM16X1S x 12 RAM64X1S x 12 RAM256X1S x 96                               | 
|main        | ram9/RAM_reg  | Implied   | 2 K x 12             | RAM16X1S x 24 RAM32X1S x 12 RAM64X1S x 12 RAM128X1S x 12 RAM256X1S x 48  | 
|main        | ram10/RAM_reg | Implied   | 4 K x 12             | RAM16X1S x 24 RAM256X1S x 132                                            | 
+------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[31]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[31] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[30]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[30] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[29]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[29] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[28]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[28] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[27]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[27] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[26]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[26] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[25]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[25] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[24]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[24] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[23]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[23] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[22]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[22] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[21]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[21] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[20]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[20] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[19]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[19] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[18]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[18] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[17]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[17] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[16]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[16] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[15]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[15] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[14]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[14] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[13]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[13] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[12]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[12] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[11]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[11] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[10]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[10] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[9]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[9] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[7]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[7] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[6]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[6] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[8]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[8] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[5]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[5] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[4]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[4] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[3]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[3] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[2]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[2] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[1]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[1] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-4765] Removing register instance (\PIKA_HPOS_R_reg[0]__0 ) from module (main) as it is equivalent to (\PIKA_HPOS_R_reg[0] ) and driving same net [C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-7052] The timing for the instance ram1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram1/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram1/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram1/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram1/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram2/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram0/RAM_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1722.785 ; gain = 883.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 1722.785 ; gain = 883.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 1722.785 ; gain = 883.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1722.785 ; gain = 883.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1722.785 ; gain = 883.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1722.785 ; gain = 883.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1722.785 ; gain = 883.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main        | A*B           | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | PCIN+A:B+C    | 0      | 13     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | D+A*B         | 30     | 6      | -      | 9      | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|main        | (PCIN+A:B+C)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|main        | A*B           | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | (PCIN+A:B+C)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|main        | (C+D+A*B)'    | 30     | 6      | 17     | 9      | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|main        | (C+D+A*B)'    | 30     | 6      | 17     | 9      | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|main        | D+A*B         | 30     | 5      | -      | 9      | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|main        | (C+A*B)'      | 17     | 8      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|main        | (C+A*B)'      | 17     | 7      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|main        | (C+A*B)'      | 17     | 8      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   566|
|3     |DSP48E1   |    12|
|9     |LUT1      |   638|
|10    |LUT2      |   903|
|11    |LUT3      |   240|
|12    |LUT4      |   815|
|13    |LUT5      |   319|
|14    |LUT6      |  1135|
|15    |MUXF7     |   109|
|16    |RAM128X1S |    72|
|17    |RAM16X1S  |   108|
|18    |RAM256X1S |  1080|
|19    |RAM32X1S  |    12|
|20    |RAM64X1S  |    24|
|21    |RAMB36E1  |    48|
|63    |FDRE      |  1056|
|64    |FDSE      |    75|
|65    |IBUF      |     9|
|66    |OBUF      |    18|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1722.785 ; gain = 883.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1722.785 ; gain = 777.820
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1722.785 ; gain = 883.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1725.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2031 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1730.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1296 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 72 instances
  RAM16X1S => RAM32X1S (RAMS32): 108 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1080 instances
  RAM32X1S => RAM32X1S (RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 24 instances

Synth Design complete | Checksum: 3530050f
INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1730.285 ; gain = 1273.996
INFO: [Common 17-1381] The checkpoint 'C:/Users/Shlab_27/Desktop/1/DLAB_Project-Final/project/project.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 10:24:49 2023...
