Analysis & Synthesis report for singen
Wed Aug 31 16:37:50 2016
Quartus II Version 10.1 Build 153 11/29/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |logic|cs_dac_reg_q
 10. State Machine - |logic|state_q
 11. State Machine - |logic|spi_master:dac_reg_spi_master|state_q
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component|altsyncram_1781:auto_generated
 16. Parameter Settings for User Entity Instance: sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: spi_master:dac_reg_spi_master
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "spi_master:dac_reg_spi_master"
 20. Port Connectivity Checks: "sin_gen:dev_sin_gen"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 31 16:37:50 2016     ;
; Quartus II Version                 ; 10.1 Build 153 11/29/2010 SJ Full Version ;
; Revision Name                      ; singen                                    ;
; Top-level Entity Name              ; logic                                     ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 126                                       ;
;     Total combinational functions  ; 125                                       ;
;     Dedicated logic registers      ; 71                                        ;
; Total registers                    ; 71                                        ;
; Total pins                         ; 42                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 2,048                                     ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; logic              ; singen             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                  ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------+
; spi_master.v                     ; yes             ; User Verilog HDL File            ; D:/PROJECTS/verilog_test/singen/spi_master.v                  ;
; logic.v                          ; yes             ; User Verilog HDL File            ; D:/PROJECTS/verilog_test/singen/logic.v                       ;
; sine_table.mif                   ; yes             ; User Memory Initialization File  ; D:/PROJECTS/verilog_test/singen/sine_table.mif                ;
; sin_gen.v                        ; yes             ; User Verilog HDL File            ; D:/PROJECTS/verilog_test/singen/sin_gen.v                     ;
; sin_rom.v                        ; yes             ; User Wizard-Generated File       ; D:/PROJECTS/verilog_test/singen/sin_rom.v                     ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_1781.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/PROJECTS/verilog_test/singen/db/altsyncram_1781.tdf        ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 126   ;
;                                             ;       ;
; Total combinational functions               ; 125   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 54    ;
;     -- 3 input functions                    ; 29    ;
;     -- <=2 input functions                  ; 42    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 105   ;
;     -- arithmetic mode                      ; 20    ;
;                                             ;       ;
; Total registers                             ; 71    ;
;     -- Dedicated logic registers            ; 71    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 42    ;
; Total memory bits                           ; 2048  ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 71    ;
; Total fan-out                               ; 678   ;
; Average fan-out                             ; 2.76  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |logic                                       ; 125 (77)          ; 71 (41)      ; 2048        ; 0            ; 0       ; 0         ; 42   ; 0            ; |logic                                                                                                 ;              ;
;    |sin_gen:dev_sin_gen|                     ; 15 (15)           ; 12 (12)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic|sin_gen:dev_sin_gen                                                                             ;              ;
;       |sin_rom:sine|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic|sin_gen:dev_sin_gen|sin_rom:sine                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic|sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_1781:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic|sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component|altsyncram_1781:auto_generated ;              ;
;    |spi_master:dac_reg_spi_master|           ; 33 (33)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic|spi_master:dac_reg_spi_master                                                                   ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component|altsyncram_1781:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; sine_table.mif ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-------------------------------------------+
; Altera ; ROM: 1-PORT  ; 10.1    ; N/A          ; N/A          ; |logic|sin_gen:dev_sin_gen|sin_rom:sine ; D:/PROJECTS/verilog_test/singen/sin_rom.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logic|cs_dac_reg_q                                                                                     ;
+------------------------------+------------------------------+-----------------------------+-----------------------------+
; Name                         ; cs_dac_reg_q.CS_DAC_REG_NONE ; cs_dac_reg_q.CS_DAC_REG_DAC ; cs_dac_reg_q.CS_DAC_REG_REG ;
+------------------------------+------------------------------+-----------------------------+-----------------------------+
; cs_dac_reg_q.CS_DAC_REG_NONE ; 0                            ; 0                           ; 0                           ;
; cs_dac_reg_q.CS_DAC_REG_REG  ; 1                            ; 0                           ; 1                           ;
; cs_dac_reg_q.CS_DAC_REG_DAC  ; 1                            ; 1                           ; 0                           ;
+------------------------------+------------------------------+-----------------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logic|state_q                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------+--------------+--------------------------+--------------------------------------+------------------------------------+----------------------------------+--------------------------------------+-----------------------------------+-------------------------------+------------------------------------------+----------------------------+-------------------------------+---------------------+--------------+
; Name                                      ; state_q.MEASURE_MODE_DETERMINATE_DIAPASON ; state_q.DONE ; state_q.MEASURE_MODE_END ; state_q.MEASURE_MODE_MULTIPLEXOR_OFF ; state_q.MEASURE_MODE_GENERATOR_OFF ; state_q.MEASURE_MODE_SET_DELAY_1 ; state_q.MEASURE_MODE_SET_MULTIPLEXOR ; state_q.MEASURE_MODE_GENERATOR_ON ; state_q.MEASURE_MODE_WAIT_SPI ; state_q.MEASURE_MODE_START_SET_DIAP_KEYS ; state_q.MEASURE_MODE_START ; state_q.MEASURE_MODE_DIAPASON ; state_q.START_CYCLE ; state_q.IDLE ;
+-------------------------------------------+-------------------------------------------+--------------+--------------------------+--------------------------------------+------------------------------------+----------------------------------+--------------------------------------+-----------------------------------+-------------------------------+------------------------------------------+----------------------------+-------------------------------+---------------------+--------------+
; state_q.IDLE                              ; 0                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 0            ;
; state_q.START_CYCLE                       ; 0                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 1                   ; 1            ;
; state_q.MEASURE_MODE_DIAPASON             ; 0                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 1                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_START                ; 0                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 1                          ; 0                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_START_SET_DIAP_KEYS  ; 0                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 1                                        ; 0                          ; 0                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_WAIT_SPI             ; 0                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 1                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_GENERATOR_ON         ; 0                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 1                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_SET_MULTIPLEXOR      ; 0                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 1                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_SET_DELAY_1          ; 0                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 1                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_GENERATOR_OFF        ; 0                                         ; 0            ; 0                        ; 0                                    ; 1                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_MULTIPLEXOR_OFF      ; 0                                         ; 0            ; 0                        ; 1                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_END                  ; 0                                         ; 0            ; 1                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 1            ;
; state_q.DONE                              ; 0                                         ; 1            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 1            ;
; state_q.MEASURE_MODE_DETERMINATE_DIAPASON ; 1                                         ; 0            ; 0                        ; 0                                    ; 0                                  ; 0                                ; 0                                    ; 0                                 ; 0                             ; 0                                        ; 0                          ; 0                             ; 0                   ; 1            ;
+-------------------------------------------+-------------------------------------------+--------------+--------------------------+--------------------------------------+------------------------------------+----------------------------------+--------------------------------------+-----------------------------------+-------------------------------+------------------------------------------+----------------------------+-------------------------------+---------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |logic|spi_master:dac_reg_spi_master|state_q            ;
+-------------------+--------------+------------------+-------------------+
; Name              ; state_q.IDLE ; state_q.TRANSFER ; state_q.WAIT_HALF ;
+-------------------+--------------+------------------+-------------------+
; state_q.IDLE      ; 0            ; 0                ; 0                 ;
; state_q.WAIT_HALF ; 1            ; 0                ; 1                 ;
; state_q.TRANSFER  ; 1            ; 1                ; 0                 ;
+-------------------+--------------+------------------+-------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; diap_q[2]                              ; Stuck at VCC due to stuck port data_in ;
; diap_q[1]                              ; Stuck at GND due to stuck port data_in ;
; diap_q[0]                              ; Stuck at VCC due to stuck port data_in ;
; keys_q[3..4]                           ; Stuck at GND due to stuck port data_in ;
; analog_mux_chn_q[0]                    ; Merged with analog_mux_chn_q[2]        ;
; analog_mux_chn_q[2]                    ; Stuck at GND due to stuck port data_in ;
; state_q~2                              ; Lost fanout                            ;
; state_q~3                              ; Lost fanout                            ;
; state_q~4                              ; Lost fanout                            ;
; state_q~5                              ; Lost fanout                            ;
; state_q~6                              ; Lost fanout                            ;
; cs_dac_reg_q.CS_DAC_REG_NONE           ; Lost fanout                            ;
; Total Number of Removed Registers = 13 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 71    ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |logic|keys_q[2]                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |logic|clock_div_counter[2]                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |logic|spi_master:dac_reg_spi_master|data_q[6] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |logic|spi_master:dac_reg_spi_master|data_q[2] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |logic|delay_counter_d                         ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |logic|spi_master:dac_reg_spi_master|state_q   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |logic|state_q                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component|altsyncram_1781:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; sine_table.mif       ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_1781      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_master:dac_reg_spi_master ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; CLK_DIV        ; 4     ; Signed Integer                                    ;
; DATA_WIDTH     ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_master:dac_reg_spi_master"                                                                                                  ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_out[7..1]" have no fanouts ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; busy     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sin_gen:dev_sin_gen"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; start_conv ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halfcycle  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Processing started: Wed Aug 31 16:37:46 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off singen -c singen
Info: Only one processor detected - disabling parallel compilation
Info: Found 1 design units, including 1 entities, in source file spi_master.v
    Info: Found entity 1: spi_master
Warning (10463): Verilog HDL Declaration warning at logic.v(1): "logic" is SystemVerilog-2005 keyword
Info: Found 2 design units, including 2 entities, in source file logic.v
    Info: Found entity 1: logic
    Info: Found entity 2: logic_tb
Info: Found 1 design units, including 1 entities, in source file sin_gen.v
    Info: Found entity 1: sin_gen
Info: Found 1 design units, including 1 entities, in source file sin_rom.v
    Info: Found entity 1: sin_rom
Warning (10236): Verilog HDL Implicit Net warning at logic.v(125): created implicit net for "gen_out_test"
Warning (10236): Verilog HDL Implicit Net warning at logic.v(174): created implicit net for "dac_reg_miso"
Warning (10236): Verilog HDL Implicit Net warning at logic.v(174): created implicit net for "dac_reg_data_in"
Warning (10236): Verilog HDL Implicit Net warning at logic.v(174): created implicit net for "dac_reg_busy"
Info: Elaborating entity "logic" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at logic.v(125): object "gen_out_test" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logic.v(149): object "sig_sample_clk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logic.v(160): object "fifo_rd_en_q" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logic.v(162): object "fifo_wr_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logic.v(169): object "adc_start_conv" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at logic.v(125): truncated value with size 5 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at logic.v(257): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at logic.v(318): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at logic.v(328): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at logic.v(472): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at logic.v(477): truncated value with size 32 to match size of target (3)
Warning (10034): Output port "fifo_data_out" at logic.v(19) has no driver
Warning (10034): Output port "adc_cnv" at logic.v(5) has no driver
Warning (10034): Output port "adc_sck" at logic.v(10) has no driver
Warning (10034): Output port "fifo_empty" at logic.v(20) has no driver
Info: Elaborating entity "sin_gen" for hierarchy "sin_gen:dev_sin_gen"
Warning (10230): Verilog HDL assignment warning at sin_gen.v(16): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sin_gen.v(17): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sin_gen.v(18): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "sin_rom" for hierarchy "sin_gen:dev_sin_gen|sin_rom:sine"
Info: Elaborating entity "altsyncram" for hierarchy "sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component"
Info: Instantiated megafunction "sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "sine_table.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1781.tdf
    Info: Found entity 1: altsyncram_1781
Info: Elaborating entity "altsyncram_1781" for hierarchy "sin_gen:dev_sin_gen|sin_rom:sine|altsyncram:altsyncram_component|altsyncram_1781:auto_generated"
Info: Elaborating entity "spi_master" for hierarchy "spi_master:dac_reg_spi_master"
Warning (10230): Verilog HDL assignment warning at spi_master.v(58): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at spi_master.v(67): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at spi_master.v(81): truncated value with size 32 to match size of target (3)
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "adc_cnv" is stuck at GND
    Warning (13410): Pin "analog_mux_chn[0]" is stuck at GND
    Warning (13410): Pin "analog_mux_chn[2]" is stuck at GND
    Warning (13410): Pin "adc_sck" is stuck at GND
    Warning (13410): Pin "fifo_data_out[0]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[1]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[2]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[3]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[4]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[5]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[6]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[7]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[8]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[9]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[10]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[11]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[12]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[13]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[14]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[15]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[16]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[17]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[18]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[19]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[20]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[21]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[22]" is stuck at GND
    Warning (13410): Pin "fifo_data_out[23]" is stuck at GND
    Warning (13410): Pin "fifo_empty" is stuck at GND
Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below.
    Info: Register "state_q~2" lost all its fanouts during netlist optimizations.
    Info: Register "state_q~3" lost all its fanouts during netlist optimizations.
    Info: Register "state_q~4" lost all its fanouts during netlist optimizations.
    Info: Register "state_q~5" lost all its fanouts during netlist optimizations.
    Info: Register "state_q~6" lost all its fanouts during netlist optimizations.
    Info: Register "cs_dac_reg_q.CS_DAC_REG_NONE" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file D:/PROJECTS/verilog_test/singen/singen.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "adc_busy"
    Warning (15610): No output dependent on input pin "adc_miso"
    Warning (15610): No output dependent on input pin "fifo_rd_en"
    Warning (15610): No output dependent on input pin "rdclk"
Info: Implemented 176 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 35 output pins
    Info: Implemented 126 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 219 megabytes
    Info: Processing ended: Wed Aug 31 16:37:50 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/PROJECTS/verilog_test/singen/singen.map.smsg.


