<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog>
        <logs message="ERROR: [HLS 200-70] Pre-synthesis failed.&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_2/Row_pipeline_nf/csynth.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_2/Row_pipeline_nf/csynth.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="conv_2" solutionName="Row_pipeline_nf" date="2023-10-20T21:28:55.295+0200"/>
        <logs message="ERROR: [XFORM 203-504] Stop unrolling loop 'Col_Loop' (conv_2/conv_2.cpp:13) in function 'conv_2' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body." projectName="conv_2" solutionName="Row_pipeline_nf" date="2023-10-20T21:28:55.189+0200"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)&#xD;&#xA;   between 'fadd' operation ('w_sum', conv_2/conv_2.cpp:72) and 'fadd' operation ('w_sum', conv_2/conv_2.cpp:72)." projectName="conv_2" solutionName="solution2" date="2023-10-20T21:40:19.614+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter2_Loop' (conv_2/conv_2.cpp:61:14) in function 'conv_2' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="conv_2" solutionName="solution2" date="2023-10-20T21:40:19.432+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('w_sum_3_write_ln43', conv_2/conv_2.cpp:43) of variable 'w_sum', conv_2/conv_2.cpp:35 on local variable 'w_sum' and 'load' operation ('w_sum_3_load', conv_2/conv_2.cpp:27) on local variable 'w_sum'." projectName="conv_2" solutionName="solution1" date="2023-10-20T21:35:31.215+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('w_sum_3_write_ln43', conv_2/conv_2.cpp:43) of variable 'w_sum', conv_2/conv_2.cpp:35 on local variable 'w_sum' and 'load' operation ('w_sum_3_load', conv_2/conv_2.cpp:27) on local variable 'w_sum'." projectName="conv_2" solutionName="solution1" date="2023-10-20T21:35:31.205+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation ('w_sum_3_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum', conv_2/conv_2.cpp:31 on local variable 'w_sum' and 'load' operation ('w_sum_3_load', conv_2/conv_2.cpp:27) on local variable 'w_sum'." projectName="conv_2" solutionName="solution1" date="2023-10-20T21:35:31.197+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'conv_2_conv_2_weideE' is changed to 'conv_2_conv_2_weideE_x' due to conflict." projectName="conv_2" solutionName="Col_pipeline_nf" date="2023-10-20T21:31:45.606+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('max_pool_1_out_load_2', conv_2/conv_2.cpp:31) on array 'max_pool_1_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_1_out'." projectName="conv_2" solutionName="Col_pipeline_nf" date="2023-10-20T21:31:34.826+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
