.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011110000000000
000000000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000011110
000000000000111100
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000100110
000000000000011100
001100000000000000
000000000000000000
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000011010
000101010000000000
000000000000100000
000000000000000001
000000000000100010
000000000000110000
001100000000111000
000000000000000000
000000000000000000
000100000000000000
000001110000000010
000000001001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000001000000
001100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000010000000000000
000000010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000011110001
000000000011010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000001110000000000
000000000000000001
000010000000000000
000010010000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
110000000000000000
001000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000011000000100000100000000
000000000000000000100011110000010000000000000000000000
010000000000000000000000000000001010000100000100000000
100000000000001101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000

.ramb_tile 3 1
000000000000100000000000000000000000000000
000000000000000000000011111011001111000000
111000000000001111000000011101000001000000
000000000000000101000011010001001100010000
010100000000000101100000001000000000000000
010000000000000000000000001001000000000000
000000000000001111100111001000000000000000
000000001110001101100100000101000000000000
000000000000000000000000001000000000000000
000000000000000000000011111011000000000000
000000000000000011100000010001100000000000
000000000000000000000011000111000000100000
000000000000001000000111111000000000000000
000000000000000011000011011101000000000000
010000000000000000000000000000000000000000
110000000000000000000000001111000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000001000000000000101100000000000000100000000
000000000000000001000000000000100000000001000010000000
111000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000100000000000000000000000000000000100100000100
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
101000000000000000000000000001100000000000001000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000111001000001100111100000001
010000000000000000000000000000100000110011000000100100
000000000000001101000110000000001000001100111100000010
000000000000000001110000000000001101110011000010100100
000000000000000000000110010101101000001100111100000001
000000000000000000000011010000000000110011000010000100
000010100000110000000000010111101000001100111100000010
000000000001110000000010000000000000110011000010100100
000001100000000000000000010000001001001100111100000110
000000000000000000000010000000001101110011000010000111
110000000000000001100000000101101000001100111100000111
000000000000000000000000000000100000110011000010000001

.logic_tile 7 1
000000000010000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001000000000010001100000000000001000000000
000000000000001111000010000000100000000000000000000000
110000000100000000000000001000001000001000011100000000
010010000000010000000000000101001001000100100000000000
000000000000001001100000000101101000000001010100000000
000000000000000001000000001001000000101000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000010110000000000000011110000000000
000000000000000000000000001001011000011111110000000000
000000000000000000000000000101111001111111110000000100
000000000000000000000000001101100001001001000100000000
000000000000000000000000000101001001010000100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000011100000100000100000001
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000100000000000
000000000000000000000011110000001011000000000000000000
000000000000000111100000010000011100000100000100000000
000000000000000001000011010000000000000000000010000000
000000000000000000000000010000000001100000010010000000
000000000000000000000011011101001101010000100000000000
000000000000000000000000000101000000100000010000000000
000000000000000000000000000000101111100000010000100000

.logic_tile 9 1
000000000000000101000110000011111010101000000000000000
000000000000000000100000000000100000101000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011100000001000000000000000000110000001
000000000000000000000000001011000000000010000000000100
000000000000000000000000000000011000000100000100000000
000000000000000011000000000000000000000000000000000000
000000000110100000000000000001000000000000000100000000
000000000000010000000000000000000000000001000000000000
000000000000000000000111010001100000000000000000000101
000000000000000000000110001001000000101001010000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000001000000000000000
000000000000000000000000001011001110000000
111000000000000000000000000011000001000000
000000000010001111000000000011101010100000
110000000110000000000000011000000000000000
110000000000000000000011110011000000000000
000000100000001111100000001000000000000000
000000000000001011100000000011000000000000
000000000000000111100000011000000000000000
000000000000000000100011101111000000000000
000000000001011001000000010101100000000100
000000000000100111000011101101000000000000
000000000000001111000011101000000000000000
000000000000001111000100000111000000000000
010000000001000111000111000000000000000000
010000001000000000000100000111000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000001000000000000000000011110000100000100000000
000000000000100000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000001100000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000100100000000
000000000000001011000000000000001011000000000000000000

.ramt_tile 3 2
000000010001000000000000000000000001000000
000000000000100000000010010111001101000000
101000010000000000000010011011000000000000
000000000000000000000111110011101111010000
010010000000000111100110000000000000000000
110000000000000000100100001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000001010000000011110000000000000000
000000000000000000000110010101000000000000
000000000000000001000111001111100000000001
000000000000000001100011101011100000000000
000000000000000001000000011000000000000000
000000000000000000100011101001000000000000
110000000000000000000110000000000000000000
010000000000000000000100001011000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
110000001100000000000010000000011110000100000100000101
000000000000000000000100000000010000000000000000000000

.logic_tile 6 2
000000001010000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000010110000
101010000000011001100000000101001000001100110100000000
000001000000101011100000000000000000110011000010000000
110000000000001001100000000000011001111100110000000000
110000000000000001000000000000001000111100110000000000
000000001100000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100001001100110100000101
000000000000000000000000000000001110110011000010000000
000000000000010000000000000000011110000011110100000000
000000000110100000000000000000000000000011110010000001
000000000000100000000111100000000001000000100000000000
000000000001000000000100000000001011000000000000000000
110010000000101001100000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000

.logic_tile 7 2
000000000000100000000000000000000001000000001000000000
000010000001010000000000000000001010000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000001001101100000000000001000001100111000000000
000000000000000101000000000000001101110011000000000000
000001000000000000000110000000001001001100111000000000
000010100000000000000100000000001100110011000000000000
000001000000001000000000010111101000001100111000000000
000000100000001001000010010000000000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010010000001101110011000000000000
000000000001000001100110000111101000001100111000000000
000000000000100000100100000000100000110011000000000000

.logic_tile 8 2
000000000000000000000000010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000000000101100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000001000000001001000000110011000000000000
000001000000000001100000000001011011101101010000000000
000000000000000000000000000101101101110110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110001000011010001100110100000000
000000000000000000000000001011000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000010110100100000000
010000000000000000000000001011000000101001010000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000001000000000000000000001000000100100000000
000000000000001111000000000000001110000000000000000000
010000001100000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000011100000100000010000000000
010000000000001101000000000000001111100000010000100000

.ramt_tile 10 2
000000010000000000000111110000000000000000
000000101101001111000011101001001000000000
101000010000000000000000000101000000000000
000001000010100000000000001001001011000000
010000000000000111100011101000000000000000
110000000000000000100011111111000000000000
000000100001000000000111101000000000000000
000000000110000000000100001111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
000000100000001000000011101101100000000000
000000000000001011000000001011100000000000
000000001000100000000111100000000000000000
000000000000010000000110001111000000000000
110000000000000011100111100000000000000000
110000001000100000100011101111000000000000

.logic_tile 11 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000010000000
111000000000000000000000000000011000000100000100000001
000000000000000000000010110000010000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000001100000000000000000000001101000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000100000001000000111101000000001000000
001001001010000111000100001001001011000000
111000000000000011100000011011000001000000
000000000000000000000011110011001000010000
110000000001001101100000010000000000000000
011000000000100011000011011111000000000000
000000000000000001000111100000000000000000
001000000000000000000100001001000000000000
000000100000000000000000010000000000000000
001001000000011111000011000001000000000000
000000000000000011100000000101000000000100
001000000000000000100011100101000000000000
000000000100000000000011101000000000000000
001000001010000000000000001011000000000000
010000000000000000000000000000000000000000
111000000000000000000000001101000000000000

.logic_tile 4 3
000000000000000000000010100000000000000000000110000000
000000001010001101000110111011000000000010000000000000
111000000000010000000000000000000000000000000100000000
000000000000100000000000000101000000000010000010000010
110000000000011000000000000000000000000000000110000000
000000000000000001000000000001000000000010000000000000
000100000000000000000000000000000000000000100000000000
000100000000000000000000000000001001000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000010100000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011100000100000100000001
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
100010100000101001100010001101011101100010000000000000
000000000000001101100111111011001111001000100000000000
001000000000000001100010110011111110100010110000000000
001000000000000101000011100011001111010110110000000000
010000000000001001100111101011001000110011000000000000
010000000000001001000110000111011110010010000000000000
000010000000001111000110000011001011100000000000000000
000000000000001001100000001101101001001000000000000000
000000000000000111100000011111111000011111110000000000
000001000000000101100010001101001111111111110000000000
000000000000000101000000000000011000100000100000000000
000000000000000001000010000001001110010000010000000000
000000000010001101000110001000011110000010000100000000
000000000000000001000010101001001011000001000000000000
000000000000001001000010111011011011000100000000000000
000000000000000101000010101111001010100000000000000000

.logic_tile 6 3
000001000000000000000010101101011011100010100010000000
000000100100000000000100001101111000010100010000000000
101000000000001101000011110001100000000000000100000000
000000000000001011000110100000100000000001000000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000010110111000000000010000000000000
000000000100011000000010000111011101000000000000000010
000000000000000101000010111111001001000001000010000000
000010100010100000000000001101111110110110100110000001
000000000001010000000000001111011111010110101000000000
000000000000001000000000011111011100101001010000000000
000000000000000001000010001001001111010111100000100001
000000000000000001100110110001101000010101010001000000
000000000000000000000010000000010000010101010000000000
110000000000001000000110010111011101000000000000000000
000000000000000001000010101111011110001000000000000000

.logic_tile 7 3
000000001110000000000010110111001000001100111000000000
000000000000000000000110000000000000110011000000010000
000000000000000000000010100111001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000100001001100010100000001000111100001000000000
000010000001000001000000000000000000111100000000000000
000000000001001101000110001101001001000000110000000000
000000000000100001000010101011111100000000000000000000
000000001100100101000000001011011111110011000000000000
000010100000000111100000000001011010000000000000000000
000000000000000001100010101011001011100010000000000000
000000000000000000000110111101001110001000100000000000
000000000000001001100000001001011010101000000000000000
000000100000001001100000001101100000000000000000000000
000010100000000101000000011111111100100010000000000000
000000000000001101100010011001011010000100010000000000

.logic_tile 8 3
100000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000001101100000000001101011100000000000000000
000000000000000101000011010000111010100000000000000000
000001000000000000000110101001001100010111100100000000
000010000000000000000000001101101111000010000000100000
000000100000000000000010010000000000000000000000000000
000000000000010000000110100000000000000000000000000000
000000000000000000000111101011011110000010100100000000
000000000000000000000100001011111100001011100000100000

.logic_tile 9 3
000000000000000001100000001001001110000010000000000000
000000000000000000100000001011001101000111000000000000
111000000000000001100010001011011111010010100000000000
000000000000000111100100000001111111000010000000000000
110000000000000000000000000111011110000001000000000000
100000000000000000000000000011111110101001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000100000000111100000000000000000000000000000000000
000001000110001111000011110000000000000000000000000000
000001000000000101000000010001100000000000000100000000
000000100000000000000011000000000000000001000000000000
000100000000000101000000000000000001000000100100000000
000000000000000001000011110000001110000000000000000000
000000000000000111000010011011101101011100000000000000
000000000000000000100011000011111001001000000000000000

.ramb_tile 10 3
010000000000000000000011111000000000000000
001000000000000000000010110101001010000000
111000000000000000000000000101000000000000
000001000010000111000000001001101101000000
110000000000000111000110101000000000000000
111000000000000000000000000001000000000000
000010000000001011100111001000000000000000
001000000000001011100100001111000000000000
000010001000100000000011101000000000000000
001001000001000000000000001101000000000000
000000000000001111100000001001000000000000
001001000000000011100000000101100000000000
000000000000000111100111100000000000000000
001000000000000000100000000111000000000000
110000100001000000000000011000000000000000
011000000000000000000011100011000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010101001010000000000000000000000000000000000000000
000000000000000000000000010101000001010000100001000100
000000000000000000000011110000101010010000100011100000
000000000000000111100000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
000001010000000000
000000000011100010
000000000011010000
000000000000000000
000000000000000001
000000111000000001
000000001000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000001000000000000000000000000000100000001
001000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000000000011000000000000000100000001
001000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000100100000000
001000100000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000010100000011010000100000100000000
001000000000000000000100000000000000000000000000100000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000010000001111100000001000000001000000
000000000000001111100000001011001001000000
101000010000001000000011101111100001000000
000000000000001111000011100011001001000000
110000000000000111100111100000000000000000
110000000000000000000100000001000000000000
000000000000001111100000011000000000000000
000000000000000111000011110101000000000000
000000000000000000000000001000000000000000
000000000100000000000000000001000000000000
000000000000000001000000001101000000000000
000000000000000000000010001101100000000000
000001000000000000000111100000000000000000
000000000000000000000000000101000000000000
010000000000000001100000000000000000000000
110000000000000000100000000001000000000000

.logic_tile 4 4
010000000000000001100111100000000001000000100100000001
001000000000000000000100000000001010000000000000000000
111000000000000101000010100101000000000000000100000000
000000000000000000100000000000100000000001000000000010
110000000000000000000110100000011000000100000100000000
001000000000000000000100000000000000000000000000000001
000000000000000001000000000111100000101001010000000000
001000000000000000000000001001100000111111110000000010
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000000000001
000010000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000001
110000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000111000000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000000000000000000011001100001100111000000000
000000000110000000000011100000100000110011000000000000
000000000000000000000000000011101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001100110011000000000000
000000001100001101100000010000001001001100111000000000
001000000000000101000010100000001001110011000000000000
000000000000001000000110100011101000001100111000000000
001000000000000101000000000000000000110011000000000000
000001000000001000000000000111101000001100111000000000
001010100000000101000000000000100000110011000000000000
000000000000100101100000010111101000001100111000000000
001000000001010000000010100000000000110011000000000000

.logic_tile 6 4
010000001110000001000010110000000000000000000100000001
001000000000000000000111110101000000000010000010000000
111001001110000000000000001000000000000000000100000010
000000100100000000000000000101000000000010000010000000
010000000000000101000110000101000000000000000100000001
011000000000000000100010110000100000000001000010000000
000000000000100000000010100101000000010110100100000011
001000000001001101000110110000100000010110100010000000
000000001110000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000010100001
000000000000000000000000000000000000000000100100000101
001000000000000000000000000000001000000000000010000000
000001000000100000000000001000000000000000000100000100
001000100001000000000000001101000000000010000000000011
110001000000100000000000000000000000000000000100000001
001000100001000000000000001001000000000010000000000011

.logic_tile 7 4
010000000000100000000011110000000001000000100101000010
001000000001010000000010100000001001000000000000000000
111000000000001000000110000001100000000000000100000000
000000000000000001000011100000000000000001000000100100
110000000000001011100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000001011101000100010000000000000
001000000000000000000000000011111010000100010000000000
000000000000100000000000000000011000000100000110000000
001000000001000000000000000000010000000000000000000000
000001000000000001000000010111000000000000000100000000
001000100000000000000010000000000000000001000000000000
000000001100000001000010000000001000001100110000000000
001000000000000000000000000101010000110011000000000000
110000000000000000000000000111000000000000000100000000
001000000000000000000000000000100000000001000000000000

.logic_tile 8 4
010000000000001000000000000000000000000000100100000000
001000000000000011000011110000001000000000000000000000
001000000000000000000000000000000000000000100100000000
000000000000000101000000000000001110000000000000000000
010000000000000000000000001000000000000000000100000000
011000000000000000000000001101000000000010000000000000
000000000000000000010110001000000000000000000100000000
001000000000000000000011111111000000000010000000000000
000000000000000000000000010101100001010000100000000000
001000000000000000000010000000101000010000100000000000
000000000000000000000000000000001110000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000001001100110000000000000000000100100000000
001000000000000001000000000000001101000000000000000000
000000000000000000000000010111000000000000000100000000
001000000000000000000010000000000000000001000000000000

.logic_tile 9 4
110000000000000001100011101101101010000010100100100000
001000000000000000100011101011101001000111010000000000
101000000000000001100110010011111000000110000100100000
101001000000000000100010001011111110000111010000000000
110000000000001111000011111001001100000000010000000000
111000000000000111000010000101001011000110100000000000
000010100000001111000010011101011011000100000000000000
001000000000001011000011010011101000101100000000000000
000000000000100101000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000010011101011100000110100100000000
001000000000000000000111011001011011001010100000100000
000010000000000111100111001101101001000110100000000000
001001000000000001000100001111011011000100000000000000
000010100000000001000010001101011111000111000000000000
001000000000000000000100001011101010000001000000000000

.ramt_tile 10 4
000011110000010000000000000000000000000000
000011001100101111000000001011001100000000
101000110000001000000011100011100000000000
000000001000001011000000000011101111000000
110000001001000000000011100000000000000000
110010101110100000000100001101000000000000
000000100001000011100000001000000000000000
000000000010000000100011101101000000000000
000010100000011011100000011000000000000000
000001000000100011000011010001000000000000
000000000000000000000111111111100000000000
000001000010100000000110011001000000000000
000000100000000000000011110000000000000000
000000000100000000000011000001000000000000
010000100000000001100000001000000000000000
110000000000000000100000001011000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000011000000000000000000000000000100100000000
001000000000000111000000000000001010000000000000000000
111000000000000000000000000000011000000100000100000000
000000000000001101000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
001000000000000000000000000000000000000000000000000000
000000000010101000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000001101100000000000000000000000000100000000
001000000000000101000000000001000000000010000000000000
111000000000000101000000001101011010101011100000000000
000000000000000101100010110101101111101001000010000000
010000000000000001100010100000000000000000000000000000
101000000000000000100111100000000000000000000000000000
000000000000010111000111010101011011110010100010000000
001000000000100001000011011101001000110001100000000000
000000000000000101000000000001000000000000000100000000
001000000000000000100000000000000000000001000000000000
000000000000000000000111000000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000000000000001011111011101010000000000000
001000000000000000000010001001111011010111100010000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000010

.ramb_tile 3 5
011000000001000000000000011000000001000000
001000000000100000000011001111001011000000
111000000000001011100000001001100000000000
000000000000000101100011100001001111000000
010000000000000000000011100000000000000000
011000000000001001000000001101000000000000
000000000000000111100010000000000000000000
001000000000000000100100000101000000000000
000000000000000011100000000000000000000000
001000000000001101100000001111000000000000
000000000000000000000111000011000000000000
001000000000000000000000000011000000000000
000000000001000000000111011000000000000000
001000000100100000000011001001000000000000
010000000000000000000011101000000000000000
111000000000000000000100001011000000000000

.logic_tile 4 5
010010000000000000000000001000000000000000000110000000
001000000000000000000000000101000000000010000000000001
111000000000000000000010110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
110010100000000000000110000000000000000000000100000000
001000000100000000000000001101000000000010000010000000
000000000000000101000000000000000001000000100100000000
001000000000000000000010100000001011000000000000000000
000000000000000000000110100000000001000000100100000000
001000000000000000000000000000001101000000000010000000
000000000000001001100000000000000001000000100100000100
001000000000000101100010100000001110000000000000000000
000000000000000001000000001001111100100111010000000001
001000000000000000000000001001101110100001010000000000
110000000000001101100000011111111100100000000000000010
001000000000000001000010101111001101000000000000000000

.logic_tile 5 5
010000000000100101000010110101101000001100111000000000
001000000000010000000010000000000000110011000000010000
000000000000000101000010100000001000111100001000000000
000000000000000101000010100000000000111100000000000000
000000000110101011100111001111011100001000000000000000
001000000001011001000010101101011110000010000000000000
000000000000000001000011100011011010000100010000000000
001000000000000001000110000101001001100010000000000000
000000000010000000000000000001011111100000000000000000
001000000000000001000000001001001111000000100000000000
000000000000000001000010001101011001100110000000000000
001000000000000000000000000011111001011000100000000000
000000001110101001100000000001111011110011000000000000
001000000111000001000010000101011000000000000000000000
000000000000000000000110000001101010100110000000000000
001000000000000001000000001111111011011000100000000000

.logic_tile 6 5
010000000001000000000000000000000000000000001000000000
001000000100100101000000000000001011000000000000001000
000000000000000000000010100001001010001100111000000000
000000000000000101000010100000010000110011000000000000
000000001100100101000010100101001000001100111000000000
001000000000010000000010100000100000110011000000000000
000000000000000000000000010000001001001100111000000000
001000000100000000000011110000001001110011000000000000
000000000000000000000000000000001000001100111000000000
001010000000000000000000000000001010110011000000000000
000000000000100000000000000000001001001100111000000000
001000000001000000000000000000001011110011000000100000
000010000010000000000000000000001001001100111000000000
001000000000000000000000000000001000110011000000000000
000000000000000000000000000001101000001100111000000000
001000000000000000000000000000100000110011000000000000

.logic_tile 7 5
010001000000100000000000000000000000000000000000000000
001000100001000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000100000000
101000000000000000000000001011000000000010000000000100
000000000000000101000010100101100000000000000100000000
001000000000000000000000000000000000000001000000000001
000001001100000000000000011000000000000000000100000000
001000100000000000000011101101000000000010000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
001000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001111000000000010000010000000

.logic_tile 8 5
010000000000000101000010101000000000000000000100000000
001010100000000000000000001101000000000010000000000000
001000000000000101000000000000000000000000100100000000
000000000000000000000010100000001011000000000000000000
110000000000000000000000000001000000000000000100000000
011000001100000101000010100000100000000001000000000000
000000000000000111000010100000000001000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000010001000000000000000100000000
001000000000000000000010100000000000000001000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
000000000000100000000000000000000001000000100100000000
001000000110010000000000000000001001000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000001010010000000000000000000001000000100100000000
001000000010100000000000000000001111000000000000000000
111000000001010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
110000100000000000000000000000011110000100000000000000
101001001100000000000000000000000000000000000000000000
000000000000000111100111000111100000000000000100000000
001000000000100000000100000000000000000001000000000000
000000000100000000000000000000000000000000000000000000
001001001010100000000000000000000000000000000000000000
000010000000000000000000000000011000000100000100000000
001001000000000000000000000000010000000000000000000000
000000000000000000000000000000000001000000100100000001
001000000000000000000000000000001010000000000000000000
000000000000001011100011100000011010000100000100000001
001000000000001001100100000000010000000000000000000000

.ramb_tile 10 5
010010100110000000000000001000000001000000
001011100000000000000000001111001101000000
111000000001001000000000000101000000000000
000000000000100011000011110111101010000000
110000000000010000000110101000000000000000
111000000110101111000000000011000000000000
000000000000001000000000001000000000000000
001000001010000111000000001011000000000000
000001000000000000000000000000000000000000
001010000100000000000011101011000000000000
000000000000000111100111111001100000000000
001000000000000111000011010101100000000000
000000000000000000000010001000000000000000
001000000000000111000000000111000000000000
010000100001010111000111101000000000000000
011000000000000000000100000011000000000000

.logic_tile 11 5
110000000000000000000000000111000000010110100100000010
001010100000000000000000000000000000010110101001000101
101000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
111000000000001111000000000000000000000000000000000000
000000100000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000001000000000001101000000101001010000000000
001000000000000001000000001111000000111111110001000000
110000000000000000000011100101100000111111110110000111
001000000000000000000100000111100000000000001000100000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100010000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000001100000010001000000000000000100000000
000000000000000000000010000000000000000001000001000000
111000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
010000000100001001000000000000011100000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000001000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000101000000000010000000000011
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 2 6
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
010000100000000001100000010000001100000100000100000000
100001000000010000100010100000010000000000000000000001
000000000000000001100000001101111111011001110000000000
000000001010000000100011111101001000000110100000000000
000000000001010101000110000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000001001101110001001000000000000
000000000000000000000000000001101111101011110000000000
000000000000000101100000000001101101010000110000000000
000000000000000000000010010101001001011001110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000110000000000000000000000000001000000
000001000000000000000010010111001011000000
101000010000010000000000011011000001000000
000000000000000000000011110011001101000000
110010000000000000000000000000000000000000
010000000000000000000000001001000000000000
000000000000001000000111111000000000000000
000000000000000111000111100111000000000000
000000100000001000000000010000000000000000
000001000000001001000011001111000000000000
000000000000000001010011101111100000000000
000000000000100001100000001101000000000000
000000000000010001000010101000000000000000
000000000000000000100000001001000000000000
110000000000000001100000001000000000000000
010000000000000101100000000101000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
110000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000111100110110000001100000100000100000000
000000000000000000100010100000010000000000000010000000
000000000000000001000000000011000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000100001101000000000010000010000000
000000000000000000000000000101101111010000110000000000
000000000000000000000011110011011111100110110000000000

.logic_tile 5 6
000000000000000000000110010000000000000000100100000000
000000000000000000000011110000001110000000000000000000
111000000000000001100000010000000000000000100100000000
000000000000000000000011010000001001000000000010000000
110000000000000001100000000011000000000000000100000000
000000001100000000100010000000100000000001000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000101100110100111000000000000000100000000
000000000000000001000000000000100000000001000000100000
000000000000000000000000000000001000000100000100000010
000000000000000000000000000000010000000000000000000000
000000100000100001100000010000011000000100000100000000
000001001010000000000010000000000000000000000010000000
110000000000000000000000000011001010100010000000000100
000000000000000000000000000011001011001000100000000000

.logic_tile 6 6
000000000000000000000000000101001000001100111000000000
000000000000000111000010100000100000110011000000010010
111010001110001101000110000101101000001100110000000100
000001000000000001000010100000000000110011000000000000
110000000000010000000010101111111010100010000000000000
000000001010000000000011101001001111001000100000000000
000001000000000001000010110011000000000000000100000000
000000100000000101000011110000100000000001000000100000
000000000000001101100010001111111011000100000000000000
000000000000000001100010001101111110010000000000000000
000000000000000011000000010011111001100000000000000001
000000000000000000000010001111101001000000000000000000
000000000000000000000110110001101100100010000000000000
000000000000000000000110000001001100001000100000000000
110000001110100101100000010101001001100010000000000000
000000000001010001100011001011111100000100010000000000

.logic_tile 7 6
000000001000000000000000010000000000000000001000000000
000000000000000000000011100000001011000000000000001000
101000000000000000000000000111100000000000001000000000
000000000000000000000000000000101101000000000000000000
010000000000000000000110000011001000001100110100000000
010000000000000000000000001011100000110011001000000000
000010100000010001100000000101000000010110100100000000
000001000000100000000000000000100000010110100000000000
000001001100000000000011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100001010000000110000101011110001100110100000000
110001000000000000000000000000111101110011001000000000

.logic_tile 8 6
000000000000000101000000001000000000000000000110000001
000000000000000000000000001101000000000010000000000000
101010100000000000000000000000000000000000000000000000
000001000010000101000000000000000000000000000000000000
010000000000000000000010000101000000000000000110000001
110000000000000101000100000000000000000001000000000000
000000000000000101000010100000000000000000000100000000
000000000000000000000000000001000000000010000010000010
000000000000000000000000000000000001000000100110000000
000000001110000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000001
000000000000000000000000000000000000000000000010000000

.logic_tile 9 6
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000110010000000000000000000110000010
000001000000000000000110011011000000000010000000000000
000000000000000000000000010011100000000000000110000010
000000000100000000000010010000100000000001000000000000
000000000001000000000111000000001100000100000100000010
000000000000100000000000000000010000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000010000001011100111010000000000000000
000000000000000011000111011001001000000000
101000010000010000000000000011000000000010
000000000000000111000000000001001011000000
010000000000000000000011111000000000000000
110000000000000000000011001101000000000000
000000000000011011100010000000000000000000
000000000000001011100000001001000000000000
000000000000001000000000001000000000000000
000000000000001001000000000101000000000000
000000000000001000000000001111100000000100
000000000110001011000000000101000000000000
000000001110000000000000001000000000000000
000000000000000000000010000001000000000000
110010100001010001100000000000000000000000
010000000000000000100000001111000000000000

.logic_tile 11 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000100000000011100111100000000000000000000000000000
000000001000100000100100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010000000000000000000000001111011101000110100000000
000001000000000000000000000000011111101000110000100000
000000000000000000000000001111000001001111000000000000
000000001000000000000000001001001011011111100010000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001010000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000010100101100000000000000110000000
000000000000000000000100000000000000000001000000000000
111000000000000000000010101000000000000000000100000000
000000000000000000000000001001000000000010000001000000
010000000000000000000000000000011010000100000100000001
100000000000000000000000000000010000000000000000000000
000000000000000000000000000011100000000000000100000001
000000000000000101000010110000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000011000000000000001111000000000010000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 2 7
000000000010000000000111100000000001000000001000000000
000000000110000000000000000000001110000000000000001000
000000000000001000000000000111111110001100111000000001
000000000000000011000000000000100000110011000000000000
000000000010000111000000010101001000001100111000000000
000000001010000000100011100000100000110011000000000000
000000000000000000000011100001101000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000100000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000011100000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000010010000000000000001001000001100111000000000
000000001010010000000000000000100000110011000000000000
000000000000000111000111000101101000001100111000000000
000000000000000000000100000000100000110011000000000000

.ramb_tile 3 7
000000000000110011100000010000000000000000
000010000000000000100011110101001001000000
111000000000000000000111101011100000000000
000000000000000000000111110111001011000000
110000100000000111100111001000000000000000
110011000000001111100011111001000000000000
000000100000000001000000001000000000000000
000000000000000000000000001001000000000000
000001000000000000000000010000000000000000
000000000100000000000011101101000000000000
000000000000001000000000000011000000000000
000000000000000111000011100001100000000000
000010000000000000000111001000000000000000
000000000000000000000100001011000000000000
010000000000000000000000000000000000000000
110000000000000111000000000101000000000000

.logic_tile 4 7
000000100000001000000000000000000000000000000100000000
000001000100001001000011100011000000000010000000000001
111000000000000000000000000001000000000000000100000001
000000000000000000000000000000000000000001000000000000
110000000001000000000000010000000000000000000100000000
100000000000100000000011001001000000000010000010000000
000000000000000000000000000000011100000100000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000010100011000000000000000000000000
000000000110000001000000000000100000000001000000000000
000010000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000110000000000000000000100000000001000010000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000

.logic_tile 5 7
000000000000000000000111110011100000000000000100000000
000000000000000000000111110000000000000001000000000011
101000100000001000000000000111000000010110100000100000
000001000000000111000000000000000000010110100000100000
010000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101100000000001000000010110100000000000
000000000000000000000000000000100000010110100010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000010000000000000000000000000000000110100011
000000000000100000000000001101000000000010001010000101
010001000000001000000010000000000000000000000000000000
110010100000000101000010010000000000000000000000000000
000000000000000001000000000000011101110000000010000000
000000000000000000000000000000011110110000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000001110111101010000000000
000000000110000000000011100001000000111110100000100000
000000000000000001100000000101000000010110100000000000
000000000000000000000000000000000000010110100001000000
010010000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000

.logic_tile 7 7
000000001000000101000110001001101000111101010000000000
000000000000000000100010110111111010110100010010000000
101000000000001011100010110101001100010000000000000000
000000001010001111100011000001111011010110000000000000
110010101100000001100010100001100000000000000100000000
110001100000001101000010100000000000000001000000000000
000000000000000000000110000101011011111000000000000000
000000000000001101000010111011111010111010100000000000
000011100000000000000110110000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000010101011100101000000000000000
000000000000000000000010001101111010100000010000000000
000000001100000000000010100000000001000000100100000000
000000000000000000000000000000001001000000000000000000
010000000000000001100000000001001011111001010000000000
010000000000000000000000001101111011100010100000000000

.logic_tile 8 7
000000000001000000000000000011100000010110100000000000
000000000000000000000010010101101110111001110000000001
101000000000000000000000011111001100000000000000000000
000000000000000000000011100111111011000010000000000000
010000000010000111100000010000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000111100111100000011010000100000100000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001001110000000000110000001111010101000000000000000
000000100000001111000100000000110000101000000000000010
000000000100000001100110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000001100000010000100000
000000000100000000000011110000101011100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000011100000000001000000
000000000000000000000111101101001001000000
111000100000000000000000010101100000000000
000000000100100111000011010101101100001000
110000000000000000000011101000000000000000
010000100000000111000000000001000000000000
000000000111011011100111001000000000000000
000001000000001011000000001011000000000000
000000000000000011100000010000000000000000
000000000000000000100011101001000000000000
000000000001010000000111101101100000000000
000001000110000000000100000101000000000100
000001000000000111100000000000000000000000
000010100000000000100000000111000000000000
110000000000000011100000000000000000000000
110010100000000000000000001001000000000000

.logic_tile 11 7
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101010100000100000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000001000001011001000000001111000000000010000000000000
000000000000000000000000000111100001000110000000000000
000000000000000000000010000000001010000110000011100000
110010100000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100101000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000010
111000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 2 8
000000000000100111000010100111101000001100111000000000
000000000001010000100010100000100000110011000000010000
000000000000001101000010100000001000111100001000000000
000000001100000001000010100000000000111100000000000000
000000001110001111100011101011101001100001000000000000
000000000010000001000110100001111010000000000000000000
000010000001010111000011101011011110100000000000000000
000001000000100101100110001101101000001000000000100000
000000000000100001100111111101011001100010000000000000
000000000000000000000010000011011111000100010000000000
000000000000000011000110001101101010111111000000000000
000000001110000001000000000101111011000000000000000000
000000000000000000000000000011101100000000010000000010
000000000000000000000000001101001001000001010000000000
000010100000000001100010010001101011110011000000000000
000001000000000000000011011011101000000000000000000000

.ramt_tile 3 8
000000010001000000000000000000000001000000
000000000000001111000000000111001010000000
101010010000010000000011101101100001000000
000001000000101111000000000011101001000100
110000000000000111100000010000000000000000
010000000000000000100011110011000000000000
000010100000000111000111111000000000000000
000001001100000000000011101101000000000000
000000000000000000000000010000000000000000
000000000010001111000010100001000000000000
000000000001010001000000000101000000000000
000000000000101001000000001101000000000001
000000100000000001000000001000000000000000
000000000000000000000000000001000000000000
110000000000000000000000011000000000000000
010000000000000000000011111111000000000000

.logic_tile 4 8
100000000000001000000010001111000000000110000100000000
000000000000001111000100000011001111000000000000000001
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000110000000000111100000001000010100000010000100
010000000010000000000100001101010000101000000000000010
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001001000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000

.logic_tile 5 8
000001000000000000000110000101000000000000001000000000
000010100000000000000000000000000000000000000000001000
101000000000000000000000010101000000000000001000000000
000010100100000000000010000000000000000000000000000000
010001000000100111000010100000001000001100111110000000
110000100001010111000100000000001101110011000011000010
000000000000000000000110000000001000001100111110000000
000000000000000000000000000000001001110011000001000110
000000000000000000000000010000001001001100111110000101
000000000000000000000010000000001100110011000001000110
000000000100001000000000000111101000001100111110000001
000000001100000001000000000000000000110011000001000010
000000000000000000000000000000001001001100111110000001
000000000000000000000000000000001001110011000011000000
110000000000000001100000000101101000001100111100000001
000000000000000000000000000000100000110011000011000100

.logic_tile 6 8
000010001100000000000000010011100001011111100000000000
000000000000000000000011010000001100011111100000100000
111000000000001000000000001001101011010011110110100000
000000001110000001000000001011001110000011110010100000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000011111111000000000110000110
000000000000000000000000000101101000000100000000100000
000000000000000011100011100000000000000000000000000000
000000000000000001100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000110001111000000000000000000000000000000000000

.logic_tile 7 8
000000100000000000000010100000000000000000000100000000
000001000000001101000110111001000000000010000000000000
101000000000000000000010100000000000000000100100000000
000000000000001111000100000000001001000000000000000000
010000000000001000000110000000000000000000100100000000
110000000000001001000000000000001000000000000000000000
000010000000100000000000010000000000000000100000000000
000000000000011101000011110000001010000000000000000000
000000001110000001100000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000001000000000000000000000000010000000000000000000000
010000000000000000000000000000000001010000100000000000
010000000000000000000000000011001011100000010010000111

.logic_tile 8 8
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000001110000011110000000001
110010000000000101000000000000010000000011110000100000
000000000000000000000000000000000000000000100000000000
000000001100000000000000000000001010000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 9 8
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
101000000000001000000000000000000000000000100100000000
000000001100000001000000000000001111000000000000000000
110000000000001000000000000101100000100110010000000000
110000000000000101000000000111101000111111110000000000
000000000000001111000000000001001101000100100001000000
000000000000100011000011110011011011011010000000000000
000000000001010001100000000000011010111110110000000000
000000000001010000000011100111011000111101110000000000
000000000001000000000000001001101100100010100000000000
000000000000000000000000000101011111010010100010000000
000000000000000001100110010101100000000000000000000000
000000000000000000000010000001101110001001000010000000
010000000000000000000000001011001110010010100010000000
110000001010000000000000001101101010010111100000000000

.ramt_tile 10 8
000000010000001000000000000000000001000000
000000000000000011000000001111001110000000
101000110000001000000111000101100000000000
000001001000101011000100000011001111001000
110000000000000111000000000000000000000000
010000000000000000000000000001000000000000
000000000001011111100010001000000000000000
000001001010000011100011101001000000000000
000000000000001011100000000000000000000000
000000000000000111100011100101000000000000
000000100111000000000000001011000000000000
000001000000100000000000001101000000000100
000000000000000000000010011000000000000000
000000000000000000000011001101000000000000
010000100001000011100000001000000000000000
010001001010100000000000000101000000000000

.logic_tile 11 8
000000001100000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000011000000000000000110000000
000010100100000000000000000000100000000001000000000010

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000100
000000000000000100
000000000000000000
000000000000000000
010000000000000000
101100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000111000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000110101000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000011100000000001000000000000000100000000
000000000000000000100000000000100000000001000000000000
010000000000000000000000000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000001000000000001100000000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 2 9
000000000000000111000000010001100000000000000100000000
000000000000000000000011000000100000000001000001000000
111000000000001000000110110000000000000000000100000000
000000000110000101000011000001000000000010000001000000
010000000000000101100000000000000000000000000100000000
100000000000000000000000001001000000000010000000000010
000010000000000000000000000000001110000100000100000001
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000110000000000000000000100000000001000000000000
000000000000000001100000000000000000000000100100000001
000000000000000000100000000000001010000000000000000000
000010100000000001000000000000011000000100000100000000
000001000000000000000000000000000000000000000000000001

.ramb_tile 3 9
000000000000000000000010000000000000000000
000000000010001001000000001011001000000000
111000000000001000000000001001100000000000
000000000110000101000011110111101111001000
010000000000000000000111100000000000000000
110000000000000000000000000111000000000000
000000000001000111100000000000000000000000
000000000000100000100000001001000000000000
000001000000000011100000001000000000000000
000010100000100000100011111011000000000000
000000000000010000000111000001100000000100
000000000000100000000010110011000000000000
000000000000110101000000011000000000000000
000000001000000000100011000111000000000000
010000000000000101000000001000000000000000
110000000000001101100000001011000000000000

.logic_tile 4 9
000010000000000000000000010000000001000000001000000000
000000000000000000000010010000001000000000000000001000
000000000000000001100000010101100000000000001000000000
000000001110001111100010010000000000000000000000000000
000000000100000000000110000000001000001100111000000000
000000000100010000000100000000001001110011000000000000
000000000000101111000000000000001001111100001000000000
000000000001001001100000000000001110111100000000000000
000000000000000000000000000000000000000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000000000000000000000001001001100111000000000
000000001100100000000000000000001010110011000000000000
000000000110000000000000000001101000001100111000000000
000010100000000000000000000000000000110011000000000000
000000000000010000000000000001101000001100111000000000
000000001000101001000000000000100000110011000000000000

.logic_tile 5 9
000000000000010000000000000111001000001100111100000001
000000000000000000000000000000000000110011000001110100
101000000000000000000000000111001000001100110110000001
000000000000000000000000000000000000110011000001100001
010001000000010000000110000000000000000000000000000000
110010101010000000000000000000000000000000000000000000
000000000000000000000000000011000001111001110010000000
000000000000001101000000000000101010111001110000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 6 9
000000000010000000000000000000000000000000000000000000
000000000110000000000011000000000000000000000000000000
101010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000100101000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000010000000000101100000000000000000000000000000000000
000000000000110000000000000101101110000100000000000000
000000000000000000000000000101011110000000000000000000
000010100000101000000000000111111100111101110000000100
000000000001000001000000000000101011111101110000000000
000000001111000111100000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000000000111000000011010000100000100000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
101000000000000000000000000000000000000000000010100000
000000000000000000000000000000000000000000000000000000
110000000000100000000000001000000000000000000100000000
010000000001010000000000000111000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010100011000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010101000010100000000000000000000000000000
000000000000010101000010100000000000000000000100000000
000000000000000000000000000111000000000010000000000000

.logic_tile 8 9
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000000000000010000101101110000001000001000001
000000000000000000000100000000111010000001000000000000
000000000000000000000000000101000000111111110110000000
000000000000000000000000001111000000010110100001000000
000000000000000000000000000101111000010100000000000000
000000000000000000000000000000110000010100000010100100
000001000000000000000110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000010011001111000110100000100000
000000000000000000000011001001011001000000010000000000
101000000000011101000000011101001100000000010000000000
000000000000001111000011001011001011000000000000000111
110000000000000101000000010000000000000000000000000000
010000100100000000000011110000000000000000000000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000001101000000111111110000000000
000000000000001101100000000000000000000000000000000000
000000000110001001000011110000000000000000000000000000
000010000001100000000111000101001101011111110010000000
000000000000100000000000001101001101001100000000000000
000000000000100000000110000011111000010100000001000000
000000000001010000000010011111100000010101010000000000
010000000000000000000000000000001110000100000100000000
010000000000000000000000000000010000000000000000000000

.ramb_tile 10 9
000000000000000011100000000000000000000000
000000001100000000100000001101001111000000
111010100000010000000000011101000000000000
000000000000001111000011100011001000000000
110000000110010001000010000000000000000000
010000000000100000100000000011000000000000
000000100000000000000000010000000000000000
000000000000000000000011111111000000000000
000000001000010000000111001000000000000000
000000000000100111000011111111000000000000
000000100000000111000000001001100000000010
000001000110000000000011101101100000000000
000000000000100000000011101000000000000000
000000000000010000000010001011000000000000
010000000000000000000011100000000000000000
010000001000000000000000001011000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000100
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000010110100100000000
000000000000001111000000001011000000101001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000111100001000000000000000000
000000000000000000000000000101001011100000010000000000
000000000000000111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000100000
000000000000000001
000000000000101110
000000000000111000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000011111000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000001000
000000000000001000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000010100000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000000011011001100111000000000
000000000000000000100000000000001110110011000000000001
000000000000000000000000000000001000001100111000000000
000000001010000000000010110000001110110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001011110011000000000001
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101100000000011101000001100111000000000
000000000000000101000000000000000000110011000000000001
000000000000000101100010100011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000010111001000001100111000000000
000000000000000101000010100000100000110011000000000000

.logic_tile 2 10
000010000000000111100000011001011001100010000000000000
000000001010000000100010101101001000000100010000000000
111000000000001111100000010000001000000100000100100001
000000000000000001000010100000010000000000000011000011
010000000000001101100111000011001111100100000000000000
110000000000001111000100000000001111100100000010000000
000000000000001111000110001101111000100110000000000000
000000000000000101100000000101011010011000100000000000
000000000000000001100000000000000000000000000100000001
000000000000000000000000000101000000000010000010100111
000000000000000000000000000000011000000100000101000000
000000000000000000000000000000010000000000000010100011
000000000001001101000000000000011010000100000110000000
000000000000100001100000000000000000000000000010100010
110000000000000000000111000111000000000000000100000000
000000000000000000000000000000000000000001000010100011

.ramt_tile 3 10
000000010000001000000111110000000000000000
000000000000001111000111000111001101000000
101000010000001000000000001001000000000000
000000000000000111000000000011101001000000
110000000000100000000010010000000000000000
110000000000000000000111111101000000000000
000000000000000000000000010000000000000000
000000000000000000000011101011000000000000
000000000000000000000010011000000000000000
000000000000000000000111100001000000000000
000000000000000001010000001111100000000100
000000000000000001100000001101000000000000
000000000000000001000111000000000000000000
000000000000000000100000000001000000000000
110000000000000001100000000000000000000000
010000000100000000100000001101000000000000

.logic_tile 4 10
000000000000001000000010110101101000001100111000000000
000000000000001001000010000000100000110011000000010000
000000000000000000000010100001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001001100000000000001000001100111000000000
000000000000001111100010100000001010110011000000000000
000000000000000101000010100000001000111100001000000000
000000001000000000000110000000000000111100000000000000
000000000000000000000000011111001011100000000000000000
000000001100000000000011101101111110000000100000000000
000000000000000000000000001101101101110011110000000000
000000000000000000000010000111011001100001010000000000
000000000000000001000000000111111111101010000000000000
000000000000000000000011111001011010000101010000000000
000000000000001001100000010111011100000000110000000000
000000001000000111000011101001011010110000000000000000

.logic_tile 5 10
000000000000000011100000000011011011100000000000000000
000000000000000000100000001011001011000000000000000000
101010000000000001100110001011101010000000010000000000
000011000000000111000000000011011111000001010000000000
000000000000000011000110101101111001100000000000000000
000000000000000000000000000111101101001000000000000000
000000001101011000000110110000000001000000100100000000
000000000000110101000010100000001001000000000000000000
000001000000000001100000010001111110000001000000000000
000000000000000000000010000000111111000001000000100000
000000000000001111100000011101011110101011010000000000
000000000100000001100010010011011111001011100000000000
000001000001011111100110011111011110101001010100000000
000000000000000001100011010001011110111001011000100010
110000000010000001000110010000000000000000100100000000
000000000000000000000110000000001000000000000000000000

.logic_tile 6 10
000000000000000000000000000000011000000010000000000001
000000000000000000000000001011011111000001000010000000
101010000100000000000010100000000000000000000000000000
101001000000000000010000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000011100000100000000010100111001101000000100010000010
000000000100000000000100000111111001000000000000000001
000000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000101010000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001011100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100001010000000000001011111010101011110110000000
000000000000100000000000001011011101110111110000000000

.logic_tile 7 10
000000000000000011100111010001000000000000000110000000
000000000000000011100011100000000000000001000000000001
101010000000000011100111100000001000000100000100000001
000001000000000000000000000000010000000000000000000000
010001000000100000000110000101000000000000000100000000
110000000000000001000100000000000000000001000000000000
000000000000001111100000000000000000000000100100000000
000000000000000111100000000000001001000000000000000000
000000000000000001100000000001100000000000000110000101
000000000000000001000000000000000000000001000000100001
000000000000010000000000000001011011000100000000000000
000000000000100000000000000011001001000000000000000000
000001000000100000000000000101101100000000100000000000
000000000001000000000000000001001100000000000000000000
000000000001000000000000000001001101000000000000000000
000000001110100000000000000011001010000001000000000000

.logic_tile 8 10
000000001100000101100011101101011001101000010100000000
000000000000000000000100000101001001110100010000000000
001000000000001101100110111000011010010000000000000001
101000000000001111000010100101011001100000000000000100
010000000000001001000010100011011000111110100100000000
110000000000001111100100000000010000111110100000000000
000000000000010011100110011000011000101000000100000000
000000000000100101100111101101010000010100000000000000
000000000001000101000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000001001111000101000010100000000
000000000000001101000010110001011101111000100000000000
000001000000000000000000001001011011010110110000000000
000010000000000000000000001101001101010110100000100000
110000000000001000000000001000011001111000110100000000
010000000000001011000000000111011001110100110000000000

.logic_tile 9 10
000000000000000111000000001000000000000000000110000010
000000000000000000000000000101000000000010000001000000
101000000000000000000111000000001100000010100000000000
000000000000000000000000001111000000000001010001000010
110000100000000000000000000000000000000000000100000000
110001000000000000000000000011000000000010000000100100
000000000001000111000000000000000000000000000100000000
000000000010000000000000001111000000000010000000100100
000000000001011000000000000001000000000000000110000010
000000000000001101000000000000000000000001000000000001
000000000000001000000000000000011100000100000100000100
000000000000001101000000000000000000000000000000000100
000000001100000000000010010000011000000100000110000100
000000100000000000000110110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 10 10
000000010000000011100000000000000001000000
000000000000000111100011101101001010000000
101000111010101000000111000111000000000000
000001000110011111000000000001001011000000
010000000000000001000111010000000000000000
010000000000000000000111001011000000000000
000000000001001011100000001000000000000000
000000000000101011000000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000010000111000000000000
000000000000100000000000001101000000000000
000000000000010000000000000101000000000000
000001000000000111000000000000000000000000
000010100000000000100000000001000000000000
010010000000010011100000001000000000000000
010000000000000001100000000111000000000000

.logic_tile 11 10
000000000000000000000000000001101010000001010110000000
000000000000000000000000000000010000000001010000100001
101010000000001011100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000000000000000000000001001001000110000000
000000000010000000000000001101001000000110000001100000
000000000000000000000000010101011000101000000100100000
000000000000000000000011100000100000101000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
110010000000000001
000000110000000000
000000000000000000
000000000000000000
111100000000000000
001000000000000011
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000001000000010100000001000001100111000000000
000000000000000111000000000000001011110011000000010000
111000000000000000000110001000001000001100110000000000
000000000000000000000100001001000000110011000000000000
110100000000001000000110000001000000000000000111000100
110000000000000001000000000000100000000001000010000010
000000000000000000000010100000000000000000100111000100
000000000000000000000000000000001010000000000011000010
000000000000000000000110100111001100100010000000000000
000000000000000000000000000001011011001000100000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110010000110
000000000000000000000010101111001010110011000000000000
000010000000000001000000001101001000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000101100010110001001010100010000000000000
000000000000000000000010101011011011000100010000000000
111000000001001001100000001111011101101011010000000000
000000001110100101000010111011011100001011100000000000
110000000000001001100111101001001110100000000000000000
110000000000001111000011101001101010000000000000000000
000000000000000101000000000111100000000000000100100000
000000000000000111000010100000100000000001000010000011
000000000000000000000000010000011100000100000100000000
000000000000000000000010010000000000000000000010100011
000000000001000001100010011001011111110011000000000000
000000000000000000100010010101101110000000000000000000
000000000000001001000110100101011011100010000000000000
000000000000000001000100000111011010001000100000000000
110000000000001001000110011001111001000000010000000000
000000000000000001000110000001011111000000000010000000

.ramb_tile 3 11
010000000000000000000110100000000000000000
001000000000000000000011011011001001000000
111010000000000000000000001111100001000000
000000000000000000000000000111101101000000
110001000000000000000000000000000000000000
111000000000001011000000000111000000000000
000000000001001011100000000000000000000000
001000000000100101000000000101000000000000
000001000000000000000000011000000000000000
001000000000000000000011101011000000000000
000000000000001000000110011101100000000000
001000000100000111000110010101000000000000
000000000100000001100111001000000000000000
001000000000000000100100000111000000000000
110010000001011001100011100000000000000000
011000000000001001100000001001000000000000

.logic_tile 4 11
000000000001010000000000000001100000000000000100000000
000000000100000101000000000000000000000001000010000000
101000001101101101000000011000000000000000000100000000
000000000000010111100010011101000000000010001010000000
110010100000000101000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000111110111011011110110000010000000
000000000010000000000111000011011110110101000000000000
000000000000000001100111110000000000000000000000000000
000000000000000000100111100000000000000000000000000000
000000000001000000000000000000011100000100000100000000
000000000000100000000010000000010000000000000000000001
000010000000010101000000000000000001000000100110000000
000001000000110000100000000000001001000000000000000000
010000000000001000000000001001001010110011000000000000
010001000000001111000011111111001101000000000000000000

.logic_tile 5 11
000000000000001000000111100000011010000100000100000000
000000000000001001000100000000000000000000000001000000
111000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000000
110000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
000000000000101000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000101100000000000001100000100000100000000
000000000000000000100000000000000000000000000001000000
000000000001110000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000001001110100000000000000010
000000001010000000000000000000011001100000000000000000

.logic_tile 6 11
000000000010000101000000000000011100000100000100000000
000000000000000101100000000000000000000000000001000001
101000000000000001100011100000001100001000000010000010
000000000000000000100011011011001011000100000000000100
010001001000001000000111111001011001010110100000000000
110010100001001001000011000011011010111111010000000000
000000000000000011100000010000000000000000100000000000
000000000000001011000010010000001110000000000000000000
000000000000011000000010001101011011010010100000000000
000000000000100011000011111001101010010110100000000000
000000000010001111000000000001000000000000000000000100
000000000000000001000000000101000000101001010000000001
000001000000001000000011100000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000001110100000000000001111001101010111100000000000
000000000000000000000000000001111011001011100000000000

.logic_tile 7 11
000001000010100111100111101001101000000110100001000000
000010100000010000100000001101011010000011000000000000
101010101100000111000000001001111010000110100000000000
000000000000000101100010100101101000001111110000000000
110000000000000101000110000111000000000000000100000000
010000100000000000000000000000000000000001000000100000
000000000000001101000011100101011011111001010000100000
000000000000000111000000001001011000111101110000000000
000000001110000000000000010000000000000000100000000000
000000100001000000000011110000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000100010
000000000000001000000110001000000000010000100000000000
000000000000100101000100000001001111100000010000000001
000000000000000000000000010000001110000100000000000000
000000001100000000000010100000010000000000000000000000

.logic_tile 8 11
000010000000001000000011101000000001100000010100000000
000101000000000101000100001011001011010000100000000000
001000000000001000000011011000011001010000000000000100
101000000000000111000011101001001011100000000010000011
010001000000000111000011001001101011000001000000000000
110000000000000001000000001001101000000000100000000011
000000000000000111100011110001000000000000000000000000
000000000000000000000111100000000000000001000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000110010000000000000000000000000000
000000000000100000000110010000000000000000000000000000
000001001100000000000000000011101001111001010100000000
000000100000000000000000000000111101111001010000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000001000011000011101000000000000000000100100000
000000000000100000100000001001000000000010000001000100
010000000000100000000000000001100000000000000000000000
010000000000010000000000000000000000000001000000000000
000000100001010000000000000000011100000100000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000001111000111001000000000000000
001000000000001111000000000001001011000000
111010000000000111000000001001000000000000
000000000000000111000011100001001101000100
110000000000000000000011101000000000000000
011000000000000000000000000101000000000000
000000000001000011100011100000000000000000
001001001010100000100000001111000000000000
000000000000000000000111011000000000000000
001000000000000000000011101101000000000000
000010000001000000000000000111000000000000
001000000100100000000000000001000000000000
000000000000000111100000011000000000000000
001000000000000000000011111001000000000000
110000000001100011100000000000000000000000
111001000010100000000000001001000000000000

.logic_tile 11 11
100000000000001000000111001011011110000010000000000000
000000000000000011000010111001001110000011100000000000
001000100000001000000000000001111111000110000000000000
001000000000000011000011101111001100000010100000000000
110000000000000001100000011001001111000110100000000000
110000000000000000000011100001111010001000000000000000
000000000000100101100111000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000101000010011011101100010111100100000000
000000100000000000100110001101111010000001000000100000
000010000000001001100111100111101000010111100100000000
000000000000101011100000001101111110000001000000000010
000000001010001001100111110000000000000000000000000000
000000000000000001100010110000000000000000000000000000
000010000000101101000111101011101101000110000100000000
000000000000001101100000001011011011001011100000100000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100011000
000100000100000000
010010000100000000
000011110100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000011011011100100000000000000
001000000000000000000000000000111110100100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000010000011101110110000000000000000
001000000000000000000000001101111001000000000000000000
000000001000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000001100001101000000000001011010111101010000000100
001000000000000001100000000000010000111101010000000100
111000000000001001100010100101001100001001000000000000
000000000000000101100100001111101000000010000000000000
000000000000001001100011101111101010101000010110000000
001000000000000011100011100001011110111000100000000000
000000000000000111000010010001000000000000000000000000
001000000000001101000011010000000000000001000000000000
000000000000010000000000001101011111000000000000000000
001000000000000001000000000101011100000000110000000000
000000000000001000000010001011111011110010110000000000
001000000000001101000010110001111001100010010000000001
000000000000000001100000011011100000000000000000000001
001000000000000001000010000111100000111111110000000000
110010100000001001100000011011101010101111010000000000
001000000000000001100010000101101110000010100010000000

.ramt_tile 3 12
000000010000101000000000010000000001000000
000000000000000011000011011011001010000000
101000010000001000000000000001000000000000
000000000100000111000000000111101111000000
010000000000001000000111001000000000000000
110000000000001011000000000001000000000000
000000000000000111000010000000000000000000
000000000110000000000000001011000000000000
000000000000000001000010000000000000000000
000000000000000000000010100001000000000000
000000000001010000000000000111100000000000
000000000110001001000000000101000000000000
000000000000000000000000001000000000000000
000000000000000101000010001101000000000000
110000000001010001000000000000000000000000
010000000000000000000000000011000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000111100000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110101101101110110100010100000001
001000000000000000000100001011001111101000000010000000
000000000000000101100000000000000000000000000000000000
001000000000000000100010000000000000000000000000000000
110010000000010000000000000000000001000000100110000000
001000001010000000000000000000001010000000000000000010

.logic_tile 5 12
010000000100001111000110010000000001000000001000000000
001000000000001111100010010000001101000000000000001000
111010000000000001100111010001111100001100111000000000
000001000000000000100010000000111000110011000000000000
010010100000000001100010010001001000110011000000000000
011001000010000000000010001101100000001100110000000000
000000000000000000000111000101101111000000000100000000
001000000000000001000011101101101010100001010000000000
000001000000000000000000000101111000000000000000000000
001010000000001101000010111111101000100000000000000001
000000001110000000000110010011001100001100110000000000
001000000000000000000010100000010000110011000000100000
000010100000000101100010000000011100000011110000000000
001000000000000000000000000000010000000011110000000000
110000000000000000000000001111001011000000010100000000
001001000000000000000000001001001010000010100000000000

.logic_tile 6 12
010010000000000000000110100000000000000000000000000000
001000000000000000000010100000000000000000000000000000
111000000000000000000000000011011011100000000000100001
000000000000000000000000001001111011000000000010000000
010000100000000000000000010101011010010100100100000000
011001000000000000000010000011111110110100010000000000
000000000000000000000110110000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000010000000001000000000010000000000000000000000000000
001001000000001101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100000000000001100000000000000000010110100000000000
001100000000000000000000001011000000101001010000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000101100001101001010000000000
001000000001000000000010011011101100101111010000000001
101000000000000001000000000000001100000100000100000000
000000000000000000100000000000000000000000000000000001
010100000000000000000000000000011000000100000100000000
011100000000000000000000000000000000000000000000000001
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000001000000000000000001110000100000110000000
001000000000000011000010000000000000000000000000000001
000000000000000000000000000000011110000100000100000001
001000000000011101000000000000010000000000000000000000
000000000000001000000000010000000000000000000000000000
001000000010001001000011010000000000000000000000000000
110000000000000000000011100000000000000000000100000101
001000000000000000000000001111000000000010000000000000

.logic_tile 8 12
010000000110000101100000000111000000111001110100000000
001000000000000000000010111111101001010110100001000000
101000000000001000000000000000001111000001110100000000
000000000100000101000000001111011010000010110000100000
010000000000000011100110011001000000010110100000000000
111000000000000000000110100101000000000000000000000001
000000000001010101100110100101111000100001010000000000
001000000001011101000000001111101011010110000000000000
000000000110000101000000001001001011001111000000000001
001000000000000000000000001101011010001011000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000110110000000000000000000000000000
000000000000000001100110011101001111000000110100000000
001000000000000000000010001101111101111100110000000000
000000000000000000000000001101001110010111110000000000
001000000000000000000000001011001100101111010000000000

.logic_tile 9 12
010010100000100000000000010000000000000000000000000000
001001000001010000000011110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000100000000000000000000000000000000100000000
101000000001000000000010101001000000000010000000000000
000000000001000000000000000001100000000000000100000100
001000000000100000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
001010100000000000000000000000010000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000

.ramt_tile 10 12
000000010000101011000000000000000000000000
000000000001001111000000001111001110000000
101010110001001000000000000101100001000000
000000000010101111000000000111101100000000
110000000000000011100000000000000000000000
010000000000000000000011100101000000000000
000000000000000011100111100000000000000000
000000000110000000100010000001000000000000
000000000000000000000000001000000000000000
000000000000000001000011100101000000000000
000000100001000011100000000001000000000000
000001000110100000000000001101000000000000
000000001010001011100010000000000000000000
000000000000000011000000000011000000000000
010010100000000000000000001000000000000000
010000000100000000000000001101000000000000

.logic_tile 11 12
010000000000010000000011100111111000000000000100000000
001000000000100000010100000011010000010100000001000000
111000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000110000011001000001001000000000000
111000000000000111000000000111111111000001010000000000
000000000000000000000111101101101100111010110000000000
001000000000010000000100001001101010111001110000000000
000000000000000000000110100000000000000000000000000000
001000000000000001000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000101100111000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000001010100000000
000000001100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
100100000100000000
000000000100000000
000011110100000000
000000000100000000
010000000100000000
001100000100000000
000000000100000000
001000000000101000
000100000000010100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000010000

.logic_tile 1 13
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000100000001000111100000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000000000000001000001110101010100100100001
001000000000000000000000001111010000010101011000000000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000011110000011110100000000
001000000000000000000000000000010000000011111000100111
110000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 2 13
010000000000000011100110100000000000000000000000000000
001000000000000000100000000000000000000000000000000000
111000000000100000000000010000001110000100000100000100
000000000000010000000010100000010000000000000000000000
000000000000000001100110100000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000001100010011101111011110010110000000000
001000000000001101100010101101011010010001100000000001
000000000000000101100000001011001010010000110000000000
001000000000100000000000001001011011100110110000000000
000000000000000101100000000000001010010100000000000000
001000000000000000000010000001000000101000000000000011
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000001111101000001010000000000
001000000000000000000000001001111100011111100000000000

.ramb_tile 3 13
010101000001000111000000000000000001000000
001000000000000000000000000011001000000000
111000000001010000000111011011000000000000
000000000000001001000111000101101011000000
010000000000000011100111011000000000000000
111000000000000000000111011111000000000000
000000000000001000000000000000000000000000
001000000000000011000000000011000000000000
000000000000001001000000000000000000000000
001000000000000111100010000111000000000000
000000000000011000000000000101000000000000
001000000000000011000000000001000000000000
000000000000000001000000001000000000000000
001000000000000000000000001001000000000000
110000000001010000000010001000000000000000
011000000000100000000000001001000000000000

.logic_tile 4 13
010000000000000000000111100000001010001100110110100001
001000000000000000000100000011010000110011000001000010
101000000000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000010111100111010101000000010110100110100000
111000000000000000100110000000100000010110100000000110
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000101001111111001010000000000
001010100000000000000000001001001000101001010010000000
000000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000011000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000011000000000000000000100000000
001000000000000000000011011001000000000010000000000000
101000000000000011100110010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
110000000000110000000000000001101010101001010000000000
111000000000000000000010001001010000010100000000000000
000000000000000001000111000000000000000000000100000000
001000000000000000000111100011000000000010000000000000
000000000001000001000000001001111010111110100000000001
001000000000100000000000000101010000111111110000000000
000000000000000000000000001101111010011111110000000000
001000000000000000000000001001011011001111010000000000
000100000000000000000011100000000000000000000000000000
001100000000000000000100000000000000000000000000000000
000000000000100001000000000111100000000000000100000000
001000000001010000000000000000000000000001000000000000

.logic_tile 7 13
010000000000001001000000011001011100101000000000000000
001000000000000101100011001101000000010110100000000001
101000000000000011100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
110000000000001011100000011101001011010111110000000000
011000000000001001100011000101101001011111100000000001
000000000010001011100110011001011010011111100000000000
001000000000001111000110011011001011101111100000000000
000000000000000000000000001101111010001111100000000000
001000000000000000000010000101101001011111110000000000
000001000000000101000010100000000000000000000000000000
001010100000000000100000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 8 13
010000000000000000000000010000011011110000000001000000
001000000100000000000011100000011010110000000010000000
101000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000001000010000000000000000000100100000000
011000000000000111000000000000001010000000000000000000
000001000000001111000010000000000000000000000100000000
001010000000000011000010110101000000000010000000000000
000000001100000001000000001000000000000000000100000000
001000000000000000000010001101000000000010000000000000
000000000000000000000000001111000001100000010000000000
001000000000000000000000001101001010000000000010100000
000000000000000001000000000000000000000000100100000000
001000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001100000000000000000000

.logic_tile 9 13
010000000000100011100111010000000000000000000000000000
001000000001010000000011000000000000000000000000000000
101000000000000000000000010101100000000000000100000000
000000000000000000000011000000100000000001000000000000
010000000000000011100011001101001100010000110000100000
111000000000000000100010011001101001000000100000000000
000000000000000000000111000000000000000000100100000000
001010000000000001000000000000001000000000000001000000
000000000000000101100000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000000000000000000000001101001110000000
111010000000010000000111100011000000000000
000000001010000000000000000011101011000000
110000000000010011000010011000000000000000
111000000001100000000011010111000000000000
000000000000000111000000001000000000000000
001000000000000000100000000011000000000000
000000000000000111000111010000000000000000
001000000000000000000010010101000000000000
000000000000000001000000011011100000000000
001000000100000000000010011001100000000000
000000000000000001000011101000000000000000
001000000000000000000000001111000000000000
010000000000000111000111000000000000000000
111000000000000000000100001011000000000000

.logic_tile 11 13
010000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000101000000001011011100000001000000000000
001000000000000000100011100011011000100001010000000010
000000000000001000000111001111011010000001000000000000
001000000000001101000100000101011111101001000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100111100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000111100000000000000100000100
000000000000000000000000000000000000000001000000000000
111000000000000000000000000000000001000000100000000000
000000000000000000000000000000001110000000000000000000
010000000000000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000011111000000110000000000
000000000000000000000000000000001110000000110000000000
110000000000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000

.logic_tile 2 14
000000000000000101100000000101001011111000110000000000
000000000000000000000010010000011011111000110000000001
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000101100110111001001010000011110100000001
010000000000000111000010000101011011001011110010000000
000000000000001001100110010011101110011100000000000001
000000000000000101000010100011111111011101010000000000
000000000000000101100110000011011101001001100000000000
000000000000000000000110011011101101101001110000000000
000000000000000101100000011101101010010000000110000000
000000000000000000000010010101001011000000000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
110000000000000000000000001101111000111100000000000000
000000000000000000000000001101001011111110000000000000

.ramt_tile 3 14
000000010000000000000000010000000001000000
000000000000000000000010011001001000000000
101000010000001111100000000111100000000000
000000000000001111100011100101001110000000
110010100000001000000010000000000000000000
110000000000001001000100001101000000000000
000000000000000000000111100000000000000000
000000000000000000000000001011000000000000
000000100000000000000010001000000000000000
000000000000000000000110011101000000000000
000000000000000000000000001001100000000000
000000000000000001000000000111100000000000
000000000000000000000111000000000000000000
000000000000001111000100001011000000000000
110000000000001001000000001000000000000000
010000000000000011000000000001000000000000

.logic_tile 4 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000001111101101101011110010000000
000000000000000000000000000111111010111001010000000000
010000000000000000000000001011111100010111100000000000
010000000000000000000000000101011101101001010000000000
000000000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000000010101111111001000000000000100
000000000000000000100011101011001111000000000000000000
000000000000000011100011101111101101000100000000000000
000000000010000000100000000101111110010100100000000000
000000000000000000000000000011011110010000000100000000
000000000000000000000000000000001101010000000010000000
110000000000000000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 5 14
000000000000001000000011110001011000010111110000000000
000000000000000011000111101101101000011011110000000000
101000000000000011100000001000001100101100000000000000
000010000000001111000000000101001110011100000000000000
010000000000000000000110000011101101010011110100000001
010000000000000001000111100000001000010011110000000000
000000000000001001000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000101100110001101100000110000110000000000
000010000000000000000000001011101011100000010010000000
000010000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000000000001000001000110000000000000
110000000000000000000000000101001000001111000001000000

.logic_tile 6 14
000000000000001000000110001101101101010000110000000001
000000000000100011010110101111111110100000010000000000
101000000000001101000011101101101101001111110100000000
000000000000010111000100001011011001011111110000000010
010000000001011000000111000001001111011110100100000000
010000000000100011000100001111101010111111110000000010
000000000000001001100110100011111011011111110100100000
000000001000001001000010000011001010101111011000000000
000000000000000101100010011001111101011111110100000000
000000000000000000000010101011001010010111110000000010
000000000000001101100110100001001010010111110000000000
000000000000010101000010101011010000111111110010000000
000000000000001000000110100101000001010000100000000000
000000000000000101000000001101001011110000110010000000
010000000000000011000110001001001010010110100000000000
010010000000000000000011001111010000000001010000100000

.logic_tile 7 14
000000000000000000000000011000000000000000000100000000
000000000000000000000011011101000000000010000000000000
101000000000001000000000011011111000000111010000000000
000000000000001111000011110111011101101011010000000000
110000000000001000000010000101111111010110110000000000
010000000000000011000000001111101100100010110000000000
000000000000000000000011101101011101011110100000000000
000000000000001111000011100111101010101110000000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000011110000000000000000000000000000
000000000000001001000000001001111101010110000000000000
000000000000001001000000000111001100111111000000000000
000000000000000000000111101000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000001000000000000001000000100000100000000
000000001100000101000000000000010000000000000000000000

.logic_tile 8 14
000000000000000111000000010011111000111101010100000001
000000000000000000000010001001010000010110100000000000
101000000000000011100010100001011001010100100100000000
000000000000000000100010100000111100010100100010000000
110000000000000101000010101001011101101100000000000000
110000000000000000000000000101001011010100000000000000
000000000000000011100111001101111111111100110100000000
000000000000000000100000000001111100011100100001000000
000000000000000000000000010000011110010100000000000000
000000000000000000000011101011010000101000000000000010
000000000000000001000000001101101011001100000110000000
000000000000000000000010000001111100111100110010000000
000000000000000000000111100111100001001001000000000000
000000000000000000000100000000001101001001000000000000
000000000000000000000110011000001011011100100100000000
000000000000000001000110000001001100101100010000000100

.logic_tile 9 14
000000000000000101100011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000011100000001101101010011111110000000000
000000000000010101000000000001011000000111110001000000
010000000000001000000111001111001000101001010000000000
010000000000000101000100000011010000111101010000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000001101011010111110000000000
000010000000001101000000000101011000100111110001000000
000000000000000000000000000000000001000000100110000000
000000000000000001000000000000001011000000000000000001
110000000000100000000000000011000000000000000110000000
000000000001010000000000000000000000000001000001000000

.ramt_tile 10 14
000000010000000111000000000000000000000000
000000000000000000000011101101001010000000
101000010000000011100000000111000001000000
000000000100000000000011100101101000000001
010000000000001011100111000000000000000000
010000000000000011000100001011000000000000
000000000001010111000011101000000000000000
000000000000000111000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000010001001000000000000
000000000001000000000000000101100000000000
000000000110100001000000000001100000000000
000000000000000000000010001000000000000000
000000000000000000000000000101000000000000
110001000000000000000000001000000000000000
010000100000000001000000000111000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000010000000000000
000000110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000010110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000001000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
111000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000100001100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000000011000000000000000100000000
000000000000001001000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000001011100000001000000001000000
000000000000000011100011101101001010000000
111000000000000011100111011001100001000000
000000000000001111000010100101101000001000
010000100000000101100011100000000000000000
110001001000000000000010001001000000000000
000000100000001111100111100000000000000000
000000000000001011100000001101000000000000
000000000000100000000000010000000000000000
000000000001000000000011000001000000000000
000000000000000000000000000101000000000100
000000000000000000000000000001000000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
010000000000000000000000001000000000000000
010000000000000000000000001001000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000001000000000
000000001000000000000010100000001011000000000000001000
111000000000000000000000010111001011001100111000000000
000000001100000000000010000000011111110011000000000000
010000000000000001100110011111101000110011000000000000
010000000000000000000010000111100000001100110000000000
000000000000000111100110011000000000010110100000000000
000000000000000000100010001101000000101001010000000000
000000100000000000000000001000011011100000000010000000
000000000000000000000011101101011110010000000000000000
000000000000000000000000001101101100001000000100000000
000000000000000000000000000111011011001001000000000000
000000000000000101100000001111101111001001010100000000
000000000000000000000011100101011001000110000000000000
110000000000001001100000011101011010010100000100000000
000000000000000001000010100111001111010000000000000000

.logic_tile 5 15
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000110101000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100101
000000000000000000000000000000000000000000000010100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000010000000001100000010000000000
000100000000000001000011100001001100010000100000000000
101000000000001000000000000000011101110110100100000000
000000000000001111000000000011001110111001010000000010
010000000000000000000000000000011010000100000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000001111111100110110110100000000
000000000000001001000000000011011110111101110000000010
000001000111011001000000000011101111111111100100000001
000010100000000101000000000011111110111110100000000000
000000000000001001000011110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000001110001101100000010000000000000000100000000000
000000000000000001000010100000001110000000000000000000
010000000000000001100000000000000000000000000000000000
010000000000001001100000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000010000001010000100000100000000
000000000000000000000010100000010000000000000000000000
101000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
010000000110000000000111100000011111110000000000000000
010000000000000111000110000000001100110000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000101101010010000000000000000
000000000000000000000000000000001011010000000000000000
000000000000000000000010000000000000000000100100000000
000000000000001001000000000000001110000000000000100000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000001111000111000000000000000000
000000000000000011000011100101001000000000
111000000000000011100000010011000000000000
000000000000000000100011000001001100001000
010000000000000011000011101000000000000000
110000000000000001000000000101000000000000
000000000000000111000011100000000000000000
000000000000000000000000000101000000000000
000000000000000011100000001000000000000000
000000000000000001000000001101000000000000
000000000000000000000000001001100000000000
000000001000001111000000000001100000000001
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
110000100001000000000000000000000000000000
010000000000100000000000001001000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000010000001000000000000000000001000000
000000000000001011000000000101001010000000
101000010000000000000000011111000001000000
000000000000000000000011101101101110000100
010000000000000001000111001000000000000000
110000000000000000000100001001000000000000
000000000000001111000000000000000000000000
000000000000000011000011101011000000000000
000000000000000001000010000000000000000000
000000000000000000000010000001000000000000
000000000000000000000000011011100000000000
000000000000001001000011010101100000000100
000000000000000000000110000000000000000000
000000000000000000000100001011000000000000
110000000000000000000000000000000000000000
010000000000000001000000000011000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000001000000000111001110000000000
000000000000000000000000000111001100110110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000011100000000000000001000000000000000
000000000000000000000000001111001110000000
101000010000001000000111001101100000000000
000000000000001111000100000011101110000001
110000000000000011100000000000000000000000
010000000000000000100011100101000000000000
000000000000000011100010001000000000000000
000000000000000000100010001001000000000000
000000000000000000000000001000000000000000
000000000000000000000011100101000000000000
000000000000000011100000000011100000000000
000000000000000111000011101101000000000001
000000000000001011100000001000000000000000
000000000000001011000000001011000000000000
010000000000000000000111001000000000000000
010000000000000000000000001101000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000011001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
010000000000000000
100000000000000001
000000000000000001
000000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
010000011000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000010000000000010
000010110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000001110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3 r_counter_$glb_clk
.sym 4 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 6 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 7 lvds_clock_$glb_clk
.sym 8 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 177 w_rx_24_fifo_data[12]
.sym 178 w_rx_24_fifo_data[15]
.sym 294 lvds_rx_24_inst.r_data[12]
.sym 295 lvds_rx_24_inst.r_data[14]
.sym 297 lvds_rx_24_inst.r_data[13]
.sym 405 lvds_rx_24_inst.r_data[20]
.sym 406 lvds_rx_24_inst.r_data[18]
.sym 408 lvds_rx_24_inst.r_data[22]
.sym 410 lvds_rx_24_inst.r_data[10]
.sym 519 lvds_rx_24_inst.r_data[23]
.sym 520 lvds_rx_24_inst.r_data[21]
.sym 521 lvds_rx_24_inst.r_data[19]
.sym 522 lvds_rx_24_inst.r_data[15]
.sym 523 lvds_rx_24_inst.r_data[16]
.sym 524 lvds_rx_24_inst.r_data[25]
.sym 526 lvds_rx_24_inst.r_data[17]
.sym 544 smi_ctrl_ins.soe_and_reset
.sym 633 w_rx_24_fifo_data[18]
.sym 634 w_rx_24_fifo_data[19]
.sym 635 w_rx_24_fifo_data[6]
.sym 636 w_rx_24_fifo_data[7]
.sym 638 w_rx_24_fifo_data[5]
.sym 639 w_rx_24_fifo_data[4]
.sym 679 lvds_rx_24_inst.r_data[23]
.sym 713 lvds_clock
.sym 746 lvds_rx_24_inst.r_data[11]
.sym 747 lvds_rx_24_inst.r_data[6]
.sym 749 lvds_rx_24_inst.r_data[2]
.sym 752 lvds_rx_24_inst.r_data[4]
.sym 779 w_rx_24_fifo_data[4]
.sym 794 w_rx_24_fifo_data[19]
.sym 821 w_rx_24_fifo_data[18]
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 861 lvds_rx_24_inst.r_data[7]
.sym 862 lvds_rx_24_inst.r_data[5]
.sym 863 lvds_rx_24_inst.r_data[3]
.sym 864 lvds_rx_24_inst.r_data[8]
.sym 867 lvds_rx_24_inst.r_data[9]
.sym 893 w_lvds_rx_09_d0
.sym 895 rx_24_fifo.rd_addr[7]
.sym 937 w_lvds_rx_09_d1
.sym 940 w_lvds_rx_09_d0
.sym 941 w_lvds_rx_09_d1
.sym 944 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 963 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 975 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 976 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 977 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 978 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 979 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 980 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 981 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 1007 w_lvds_rx_09_d0
.sym 1008 w_rx_24_fifo_data[16]
.sym 1049 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 1051 w_lvds_rx_09_d1
.sym 1052 w_rx_24_fifo_data[11]
.sym 1054 w_lvds_rx_09_d0
.sym 1055 w_lvds_rx_09_d1
.sym 1088 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 1089 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 1090 rx_24_fifo.wr_addr[3]
.sym 1091 rx_24_fifo.wr_addr[8]
.sym 1092 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 1093 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 1094 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 1122 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 1154 rx_24_fifo.wr_addr[4]
.sym 1165 w_lvds_rx_09_d1
.sym 1168 lvds_clock
.sym 1169 w_lvds_rx_09_d1
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1188 $PACKER_VCC_NET
.sym 1204 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 1206 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 1212 w_lvds_rx_09_d1
.sym 1213 rx_24_fifo.wr_addr[3]
.sym 1215 rx_24_fifo.wr_addr[8]
.sym 1222 w_lvds_rx_09_d1
.sym 1232 w_lvds_rx_09_d0
.sym 1235 $PACKER_VCC_NET
.sym 1237 rx_24_fifo.wr_addr[8]
.sym 1246 $PACKER_VCC_NET
.sym 1254 rx_24_fifo.wr_addr[8]
.sym 1281 rx_24_fifo.wr_addr[3]
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1302 $PACKER_VCC_NET
.sym 1319 smi_ctrl_ins.int_cnt_24[4]
.sym 1322 smi_ctrl_ins.int_cnt_24[3]
.sym 1349 w_lvds_rx_09_d0
.sym 1385 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1416 $PACKER_VCC_NET
.sym 1430 lvds_rx_24_inst.r_data[0]
.sym 1431 w_lvds_rx_24_d0
.sym 1432 lvds_rx_24_inst.r_data[1]
.sym 1433 w_lvds_rx_24_d1
.sym 1434 w_lvds_rx_24_d1
.sym 1436 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 1462 w_lvds_rx_24_d0
.sym 1464 w_lvds_rx_24_d1
.sym 1481 $PACKER_VCC_NET
.sym 1506 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 1545 w_rx_24_fifo_data[3]
.sym 1588 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 1669 $PACKER_VCC_NET
.sym 1706 w_rx_24_fifo_data[3]
.sym 1880 w_rx_24_fifo_data[28]
.sym 1881 w_rx_24_fifo_data[30]
.sym 1883 w_rx_24_fifo_data[29]
.sym 1886 w_rx_24_fifo_data[31]
.sym 2063 lvds_rx_24_inst.r_data[28]
.sym 2068 lvds_rx_24_inst.r_data[29]
.sym 2070 lvds_rx_24_inst.r_data[27]
.sym 2071 rx_24_fifo.wr_addr[3]
.sym 2074 rx_24_fifo.wr_addr[3]
.sym 2078 rx_24_fifo.wr_addr[8]
.sym 2079 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2094 lvds_rx_24_inst.r_data[25]
.sym 2125 w_rx_24_fifo_data[15]
.sym 2126 lvds_rx_24_inst.r_data[11]
.sym 2138 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2145 rx_24_fifo.wr_addr[8]
.sym 2146 lvds_rx_24_inst.r_data[10]
.sym 2235 w_rx_24_fifo_data[13]
.sym 2239 w_rx_24_fifo_data[14]
.sym 2244 rx_24_fifo.wr_addr[8]
.sym 2245 lvds_rx_24_inst.r_data[0]
.sym 2248 rx_24_fifo.rd_addr[9]
.sym 2251 rx_24_fifo.rd_addr[7]
.sym 2258 lvds_rx_24_inst.r_data[26]
.sym 2264 w_rx_24_fifo_pulled_data[4]
.sym 2293 lvds_rx_24_inst.r_data[13]
.sym 2313 lvds_rx_24_inst.r_data[10]
.sym 2321 lvds_rx_24_inst.r_data[10]
.sym 2329 lvds_rx_24_inst.r_data[13]
.sym 2366 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 2367 lvds_clock_$glb_clk
.sym 2373 lvds_rx_24_inst.r_data[24]
.sym 2375 lvds_rx_24_inst.r_data[26]
.sym 2381 w_rx_24_fifo_data[12]
.sym 2393 lvds_rx_24_inst.r_data[14]
.sym 2395 smi_ctrl_ins.int_cnt_24[3]
.sym 2397 lvds_rx_24_inst.r_data[13]
.sym 2399 w_rx_24_fifo_pulled_data[6]
.sym 2402 smi_ctrl_ins.int_cnt_24[3]
.sym 2403 lvds_rx_24_inst.r_data[25]
.sym 2427 lvds_rx_24_inst.r_data[10]
.sym 2433 lvds_rx_24_inst.r_data[12]
.sym 2439 lvds_rx_24_inst.r_data[11]
.sym 2475 lvds_rx_24_inst.r_data[10]
.sym 2479 lvds_rx_24_inst.r_data[12]
.sym 2492 lvds_rx_24_inst.r_data[11]
.sym 2501 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2503 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 2504 w_rx_24_fifo_data[22]
.sym 2505 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 2507 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 2508 w_rx_24_fifo_data[20]
.sym 2509 w_rx_24_fifo_data[23]
.sym 2510 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 2511 w_rx_24_fifo_data[26]
.sym 2519 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 2528 rx_24_fifo.wr_addr[3]
.sym 2533 rx_24_fifo.wr_addr[4]
.sym 2534 w_rx_24_fifo_pulled_data[20]
.sym 2538 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2539 rx_24_fifo.wr_addr[8]
.sym 2557 lvds_rx_24_inst.r_data[8]
.sym 2561 lvds_rx_24_inst.r_data[16]
.sym 2566 lvds_rx_24_inst.r_data[18]
.sym 2573 lvds_rx_24_inst.r_data[20]
.sym 2592 lvds_rx_24_inst.r_data[18]
.sym 2599 lvds_rx_24_inst.r_data[16]
.sym 2611 lvds_rx_24_inst.r_data[20]
.sym 2621 lvds_rx_24_inst.r_data[8]
.sym 2636 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2638 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 2639 w_rx_24_fifo_data[21]
.sym 2641 w_rx_24_fifo_data[24]
.sym 2642 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2644 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2652 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 2654 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 2660 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2661 lvds_rx_24_inst.r_data[8]
.sym 2663 lvds_rx_24_inst.r_data[11]
.sym 2668 rx_24_fifo.rd_addr[7]
.sym 2672 w_rx_24_fifo_data[6]
.sym 2674 w_rx_24_fifo_data[7]
.sym 2678 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2680 lvds_rx_24_inst.r_data[5]
.sym 2682 lvds_rx_24_inst.r_data[3]
.sym 2684 lvds_rx_24_inst.r_data[8]
.sym 2693 lvds_rx_24_inst.r_data[21]
.sym 2694 lvds_rx_24_inst.r_data[19]
.sym 2700 lvds_rx_24_inst.r_data[23]
.sym 2701 lvds_rx_24_inst.r_data[14]
.sym 2705 lvds_rx_24_inst.r_data[13]
.sym 2715 lvds_rx_24_inst.r_data[17]
.sym 2719 lvds_rx_24_inst.r_data[15]
.sym 2726 lvds_rx_24_inst.r_data[21]
.sym 2734 lvds_rx_24_inst.r_data[19]
.sym 2740 lvds_rx_24_inst.r_data[17]
.sym 2744 lvds_rx_24_inst.r_data[13]
.sym 2749 lvds_rx_24_inst.r_data[14]
.sym 2755 lvds_rx_24_inst.r_data[23]
.sym 2768 lvds_rx_24_inst.r_data[15]
.sym 2771 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2773 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 2775 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 2776 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 2777 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 2778 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 2779 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 2780 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 2781 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 2792 smi_ctrl_ins.int_cnt_24[3]
.sym 2801 lvds_rx_24_inst.r_data[15]
.sym 2802 smi_ctrl_ins.soe_and_reset
.sym 2805 lvds_rx_24_inst.r_data[25]
.sym 2808 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2811 lvds_rx_24_inst.r_data[1]
.sym 2815 smi_ctrl_ins.int_cnt_24[3]
.sym 2830 lvds_rx_24_inst.r_data[2]
.sym 2834 lvds_rx_24_inst.r_data[17]
.sym 2839 lvds_rx_24_inst.r_data[16]
.sym 2841 lvds_rx_24_inst.r_data[4]
.sym 2847 lvds_rx_24_inst.r_data[5]
.sym 2857 lvds_rx_24_inst.r_data[3]
.sym 2861 lvds_rx_24_inst.r_data[16]
.sym 2866 lvds_rx_24_inst.r_data[17]
.sym 2875 lvds_rx_24_inst.r_data[4]
.sym 2879 lvds_rx_24_inst.r_data[5]
.sym 2892 lvds_rx_24_inst.r_data[3]
.sym 2899 lvds_rx_24_inst.r_data[2]
.sym 2906 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 2907 lvds_clock_$glb_clk
.sym 2909 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 2910 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[9]
.sym 2911 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 2912 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2913 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 2914 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 2915 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 2916 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2923 w_rx_24_fifo_data[5]
.sym 2933 smi_ctrl_ins.int_cnt_24[4]
.sym 2934 smi_ctrl_ins.int_cnt_24[3]
.sym 2936 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 2938 lvds_rx_24_inst.r_data[14]
.sym 2942 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 2943 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 2944 rx_24_fifo.wr_addr[6]
.sym 2977 lvds_rx_24_inst.r_data[9]
.sym 2984 lvds_rx_24_inst.r_data[4]
.sym 2989 lvds_rx_24_inst.r_data[2]
.sym 2990 lvds_rx_24_inst.r_data[0]
.sym 2997 lvds_rx_24_inst.r_data[9]
.sym 3004 lvds_rx_24_inst.r_data[4]
.sym 3013 lvds_rx_24_inst.r_data[0]
.sym 3033 lvds_rx_24_inst.r_data[2]
.sym 3041 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3042 lvds_clock_$glb_clk
.sym 3043 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3044 w_rx_24_fifo_data[11]
.sym 3045 w_rx_24_fifo_data[16]
.sym 3046 w_rx_24_fifo_data[17]
.sym 3047 w_rx_24_fifo_data[8]
.sym 3048 w_rx_24_fifo_data[25]
.sym 3049 w_rx_24_fifo_data[27]
.sym 3050 w_rx_24_fifo_data[9]
.sym 3051 w_rx_24_fifo_data[10]
.sym 3056 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 3065 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 3068 rx_24_fifo.wr_addr[4]
.sym 3070 rx_24_fifo.wr_addr[9]
.sym 3072 rx_24_fifo.wr_addr[3]
.sym 3074 rx_24_fifo.wr_addr[8]
.sym 3075 rx_24_fifo.wr_addr[7]
.sym 3077 rx_24_fifo.wr_addr[5]
.sym 3078 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3098 lvds_rx_24_inst.r_data[6]
.sym 3099 lvds_rx_24_inst.r_data[5]
.sym 3102 lvds_rx_24_inst.r_data[1]
.sym 3114 lvds_rx_24_inst.r_data[7]
.sym 3124 lvds_rx_24_inst.r_data[3]
.sym 3137 lvds_rx_24_inst.r_data[5]
.sym 3142 lvds_rx_24_inst.r_data[3]
.sym 3148 lvds_rx_24_inst.r_data[1]
.sym 3155 lvds_rx_24_inst.r_data[6]
.sym 3172 lvds_rx_24_inst.r_data[7]
.sym 3176 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3177 lvds_clock_$glb_clk
.sym 3178 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3179 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 3180 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 3181 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 3182 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 3183 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 3184 rx_24_fifo.wr_addr[6]
.sym 3185 rx_24_fifo.wr_addr[4]
.sym 3186 rx_24_fifo.wr_addr[9]
.sym 3188 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 3195 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3199 smi_ctrl_ins.int_cnt_24[4]
.sym 3203 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 3204 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 3205 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3207 rx_24_fifo.rd_addr[7]
.sym 3209 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 3211 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3212 smi_ctrl_ins.int_cnt_24[3]
.sym 3213 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 3218 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3222 smi_ctrl_ins.int_cnt_24[4]
.sym 3237 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3242 rx_24_fifo.wr_addr[3]
.sym 3245 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3252 rx_24_fifo.wr_addr[5]
.sym 3253 rx_24_fifo.wr_addr[6]
.sym 3257 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 3259 rx_24_fifo.wr_addr[7]
.sym 3260 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 3262 rx_24_fifo.wr_addr[4]
.sym 3264 $nextpnr_ICESTORM_LC_6$O
.sym 3266 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3270 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 3273 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 3274 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3276 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 3279 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 3280 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 3282 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 3285 rx_24_fifo.wr_addr[3]
.sym 3286 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 3288 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 3290 rx_24_fifo.wr_addr[4]
.sym 3292 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 3294 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 3296 rx_24_fifo.wr_addr[5]
.sym 3298 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 3300 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 3302 rx_24_fifo.wr_addr[6]
.sym 3304 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 3306 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 3308 rx_24_fifo.wr_addr[7]
.sym 3310 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 3314 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 3315 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 3316 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 3317 rx_24_fifo.wr_addr[7]
.sym 3318 rx_24_fifo.wr_addr[5]
.sym 3319 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 3320 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 3321 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 3323 rx_24_fifo.wr_addr[6]
.sym 3326 rx_24_fifo.rd_addr[9]
.sym 3327 rx_24_fifo.wr_addr[4]
.sym 3328 rx_24_fifo.rd_addr[8]
.sym 3331 rx_24_fifo.wr_addr[9]
.sym 3332 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 3333 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 3338 smi_ctrl_ins.soe_and_reset
.sym 3340 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3341 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 3344 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3345 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 3346 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3347 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 3350 smi_ctrl_ins.int_cnt_24[3]
.sym 3355 lvds_rx_24_inst.r_data[1]
.sym 3362 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 3367 rx_24_fifo.rd_addr[8]
.sym 3370 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 3374 rx_24_fifo.wr_addr[9]
.sym 3375 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 3378 rx_24_fifo.wr_addr[8]
.sym 3382 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 3386 rx_24_fifo.wr_addr[7]
.sym 3391 rx_24_fifo.rd_addr[7]
.sym 3394 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 3396 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3399 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[9]
.sym 3402 rx_24_fifo.wr_addr[8]
.sym 3403 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 3406 rx_24_fifo.wr_addr[9]
.sym 3409 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[9]
.sym 3413 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 3420 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 3424 rx_24_fifo.rd_addr[8]
.sym 3425 rx_24_fifo.rd_addr[7]
.sym 3426 rx_24_fifo.wr_addr[8]
.sym 3427 rx_24_fifo.wr_addr[7]
.sym 3433 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3436 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 3437 rx_24_fifo.rd_addr[7]
.sym 3438 rx_24_fifo.rd_addr[8]
.sym 3439 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 3446 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 3447 lvds_clock_$glb_clk
.sym 3448 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3449 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 3450 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3451 w_rx_24_fifo_full
.sym 3452 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 3453 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3454 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 3455 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 3456 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 3457 i_smi_a2$SB_IO_IN
.sym 3460 i_smi_a2$SB_IO_IN
.sym 3463 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3466 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 3467 rx_24_fifo.wr_addr[3]
.sym 3468 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 3469 rx_24_fifo.wr_addr[8]
.sym 3471 rx_24_fifo.rd_addr[8]
.sym 3472 smi_ctrl_ins.int_cnt_24[3]
.sym 3474 smi_ctrl_ins.int_cnt_24[3]
.sym 3482 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 3484 smi_ctrl_ins.int_cnt_24[4]
.sym 3490 smi_ctrl_ins.int_cnt_24[3]
.sym 3504 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 3513 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3516 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 3521 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 3525 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 3528 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 3531 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 3548 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 3549 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 3550 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 3559 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3560 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 3561 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 3562 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 3585 w_rx_24_fifo_push
.sym 3587 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 3588 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3589 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 3591 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3601 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 3605 $PACKER_VCC_NET
.sym 3607 w_rx_24_fifo_full
.sym 3608 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3611 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3612 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3617 rx_24_fifo.wr_addr[8]
.sym 3646 smi_ctrl_ins.soe_and_reset
.sym 3648 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 3664 smi_ctrl_ins.int_cnt_24[4]
.sym 3667 smi_ctrl_ins.int_cnt_24[3]
.sym 3688 smi_ctrl_ins.int_cnt_24[3]
.sym 3691 smi_ctrl_ins.int_cnt_24[4]
.sym 3709 smi_ctrl_ins.int_cnt_24[3]
.sym 3716 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 3717 smi_ctrl_ins.soe_and_reset
.sym 3718 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3719 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3721 lvds_rx_24_inst.o_debug_state[0]
.sym 3722 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3723 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3724 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3726 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3737 i_smi_a2$SB_IO_IN
.sym 3741 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 3751 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 3752 smi_ctrl_ins.int_cnt_24[3]
.sym 3760 i_smi_a2$SB_IO_IN
.sym 3800 w_lvds_rx_24_d0
.sym 3801 w_lvds_rx_24_d1
.sym 3806 w_lvds_rx_24_d0
.sym 3813 w_lvds_rx_24_d0
.sym 3817 w_lvds_rx_24_d1
.sym 3824 w_lvds_rx_24_d1
.sym 3829 w_lvds_rx_24_d1
.sym 3843 w_lvds_rx_24_d1
.sym 3844 w_lvds_rx_24_d0
.sym 3851 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3852 lvds_clock_$glb_clk
.sym 3853 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3855 w_rx_24_fifo_data[1]
.sym 3857 w_rx_24_fifo_data[2]
.sym 3860 w_rx_24_fifo_data[0]
.sym 3866 rx_24_fifo.rd_addr[9]
.sym 3874 o_shdn_tx_lna$SB_IO_OUT
.sym 3897 o_shdn_tx_lna$SB_IO_OUT
.sym 3917 lvds_rx_24_inst.r_data[1]
.sym 3948 lvds_rx_24_inst.r_data[1]
.sym 3986 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 3987 lvds_clock_$glb_clk
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4210 o_shdn_tx_lna$SB_IO_OUT
.sym 4238 w_rx_24_fifo_pulled_data[4]
.sym 4242 w_rx_24_fifo_pulled_data[5]
.sym 4261 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 4284 lvds_rx_24_inst.r_data[29]
.sym 4285 lvds_rx_24_inst.r_data[26]
.sym 4287 lvds_rx_24_inst.r_data[28]
.sym 4294 lvds_rx_24_inst.r_data[27]
.sym 4321 lvds_rx_24_inst.r_data[26]
.sym 4327 lvds_rx_24_inst.r_data[28]
.sym 4336 lvds_rx_24_inst.r_data[27]
.sym 4356 lvds_rx_24_inst.r_data[29]
.sym 4358 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4366 w_rx_24_fifo_pulled_data[6]
.sym 4370 w_rx_24_fifo_pulled_data[7]
.sym 4385 lvds_rx_24_inst.r_data[26]
.sym 4386 w_rx_24_fifo_pulled_data[4]
.sym 4387 $PACKER_VCC_NET
.sym 4395 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 4396 rx_24_fifo.wr_addr[6]
.sym 4403 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 4406 rx_24_fifo.wr_addr[5]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4411 rx_24_fifo.wr_addr[9]
.sym 4413 rx_24_fifo.wr_addr[4]
.sym 4417 rx_24_fifo.wr_addr[7]
.sym 4426 rx_24_fifo.rd_addr[5]
.sym 4449 lvds_rx_24_inst.r_data[27]
.sym 4452 lvds_rx_24_inst.r_data[25]
.sym 4470 lvds_rx_24_inst.r_data[26]
.sym 4478 lvds_rx_24_inst.r_data[26]
.sym 4507 lvds_rx_24_inst.r_data[27]
.sym 4519 lvds_rx_24_inst.r_data[25]
.sym 4521 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4523 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 4525 w_rx_24_fifo_pulled_data[20]
.sym 4529 w_rx_24_fifo_pulled_data[21]
.sym 4534 w_rx_24_fifo_push
.sym 4535 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 4539 rx_24_fifo.rd_addr[6]
.sym 4542 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 4543 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 4545 w_rx_24_fifo_pulled_data[6]
.sym 4551 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 4553 w_rx_24_fifo_pulled_data[5]
.sym 4558 rx_24_fifo.rd_addr[8]
.sym 4559 rx_24_fifo.rd_addr[9]
.sym 4577 lvds_rx_24_inst.r_data[11]
.sym 4584 lvds_rx_24_inst.r_data[12]
.sym 4606 lvds_rx_24_inst.r_data[11]
.sym 4630 lvds_rx_24_inst.r_data[12]
.sym 4644 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4648 w_rx_24_fifo_pulled_data[22]
.sym 4652 w_rx_24_fifo_pulled_data[23]
.sym 4661 rx_24_fifo.wr_addr[8]
.sym 4662 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 4665 rx_09_fifo.rd_addr[6]
.sym 4667 rx_24_fifo.wr_addr[3]
.sym 4668 w_rx_24_fifo_pulled_data[20]
.sym 4672 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 4673 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 4674 w_rx_24_fifo_data[26]
.sym 4677 w_rx_24_fifo_pulled_data[21]
.sym 4678 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 4681 rx_24_fifo.wr_addr[6]
.sym 4700 lvds_rx_24_inst.r_data[24]
.sym 4715 lvds_rx_24_inst.r_data[22]
.sym 4747 lvds_rx_24_inst.r_data[22]
.sym 4760 lvds_rx_24_inst.r_data[24]
.sym 4767 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4769 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 4771 w_rx_24_fifo_pulled_data[12]
.sym 4775 w_rx_24_fifo_pulled_data[13]
.sym 4782 $PACKER_VCC_NET
.sym 4783 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 4785 rx_24_fifo.rd_addr[5]
.sym 4788 rx_24_fifo.rd_addr[7]
.sym 4789 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 4790 w_rx_24_fifo_data[15]
.sym 4793 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 4796 rx_24_fifo.wr_addr[4]
.sym 4797 rx_24_fifo.wr_addr[9]
.sym 4800 rx_24_fifo.wr_addr[7]
.sym 4802 rx_24_fifo.wr_addr[5]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4811 lvds_rx_24_inst.r_data[20]
.sym 4812 lvds_rx_24_inst.r_data[18]
.sym 4815 lvds_rx_24_inst.r_data[24]
.sym 4816 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4817 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4820 w_rx_24_fifo_pulled_data[22]
.sym 4821 w_rx_24_fifo_pulled_data[6]
.sym 4822 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4823 w_rx_24_fifo_pulled_data[5]
.sym 4824 smi_ctrl_ins.int_cnt_24[3]
.sym 4825 smi_ctrl_ins.int_cnt_24[3]
.sym 4826 w_rx_24_fifo_pulled_data[4]
.sym 4828 lvds_rx_24_inst.r_data[21]
.sym 4834 w_rx_24_fifo_pulled_data[20]
.sym 4837 w_rx_24_fifo_pulled_data[21]
.sym 4844 lvds_rx_24_inst.r_data[20]
.sym 4850 w_rx_24_fifo_pulled_data[5]
.sym 4851 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4852 w_rx_24_fifo_pulled_data[21]
.sym 4853 smi_ctrl_ins.int_cnt_24[3]
.sym 4862 w_rx_24_fifo_pulled_data[6]
.sym 4863 w_rx_24_fifo_pulled_data[22]
.sym 4864 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4865 smi_ctrl_ins.int_cnt_24[3]
.sym 4869 lvds_rx_24_inst.r_data[18]
.sym 4874 lvds_rx_24_inst.r_data[21]
.sym 4880 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4881 w_rx_24_fifo_pulled_data[20]
.sym 4882 w_rx_24_fifo_pulled_data[4]
.sym 4883 smi_ctrl_ins.int_cnt_24[3]
.sym 4889 lvds_rx_24_inst.r_data[24]
.sym 4890 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4891 lvds_clock_$glb_clk
.sym 4894 w_rx_24_fifo_pulled_data[14]
.sym 4898 w_rx_24_fifo_pulled_data[15]
.sym 4909 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 4912 smi_ctrl_ins.soe_and_reset
.sym 4915 $PACKER_VCC_NET
.sym 4920 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 4923 rx_24_fifo.rd_addr[5]
.sym 4924 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4925 rx_24_fifo.rd_addr[6]
.sym 4939 smi_ctrl_ins.int_cnt_24[3]
.sym 4940 smi_ctrl_ins.int_cnt_24[4]
.sym 4943 w_rx_24_fifo_pulled_data[12]
.sym 4944 lvds_rx_24_inst.r_data[19]
.sym 4947 w_rx_24_fifo_pulled_data[13]
.sym 4948 smi_ctrl_ins.int_cnt_24[4]
.sym 4951 w_rx_24_fifo_pulled_data[28]
.sym 4953 lvds_rx_24_inst.r_data[22]
.sym 4959 w_rx_24_fifo_pulled_data[14]
.sym 4960 w_rx_24_fifo_pulled_data[30]
.sym 4963 w_rx_24_fifo_pulled_data[29]
.sym 4970 lvds_rx_24_inst.r_data[19]
.sym 4982 lvds_rx_24_inst.r_data[22]
.sym 4985 smi_ctrl_ins.int_cnt_24[4]
.sym 4986 w_rx_24_fifo_pulled_data[13]
.sym 4987 smi_ctrl_ins.int_cnt_24[3]
.sym 4988 w_rx_24_fifo_pulled_data[29]
.sym 4997 smi_ctrl_ins.int_cnt_24[3]
.sym 4998 smi_ctrl_ins.int_cnt_24[4]
.sym 4999 w_rx_24_fifo_pulled_data[30]
.sym 5000 w_rx_24_fifo_pulled_data[14]
.sym 5003 w_rx_24_fifo_pulled_data[12]
.sym 5004 smi_ctrl_ins.int_cnt_24[3]
.sym 5005 smi_ctrl_ins.int_cnt_24[4]
.sym 5006 w_rx_24_fifo_pulled_data[28]
.sym 5013 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5014 lvds_clock_$glb_clk
.sym 5017 w_rx_24_fifo_pulled_data[28]
.sym 5021 w_rx_24_fifo_pulled_data[29]
.sym 5029 rx_24_fifo.rd_addr[7]
.sym 5030 rx_24_fifo.rd_addr[8]
.sym 5031 rx_24_fifo.rd_addr[6]
.sym 5033 rx_24_fifo.rd_addr[5]
.sym 5035 smi_ctrl_ins.int_cnt_24[3]
.sym 5036 smi_ctrl_ins.int_cnt_24[4]
.sym 5040 rx_24_fifo.rd_addr[8]
.sym 5041 w_rx_24_fifo_data[24]
.sym 5043 w_rx_24_fifo_pulled_data[0]
.sym 5044 w_rx_24_fifo_data[17]
.sym 5046 w_rx_24_fifo_pulled_data[30]
.sym 5049 rx_24_fifo.rd_addr[8]
.sym 5050 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 5051 rx_24_fifo.rd_addr[9]
.sym 5060 rx_24_fifo.wr_addr[7]
.sym 5061 rx_24_fifo.wr_addr[4]
.sym 5066 rx_24_fifo.wr_addr[5]
.sym 5067 rx_24_fifo.wr_addr[3]
.sym 5072 rx_24_fifo.wr_addr[8]
.sym 5080 rx_24_fifo.wr_addr[6]
.sym 5086 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5088 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5089 $nextpnr_ICESTORM_LC_7$O
.sym 5092 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5095 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 5097 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5099 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5101 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 5103 rx_24_fifo.wr_addr[3]
.sym 5105 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 5107 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[4]
.sym 5109 rx_24_fifo.wr_addr[4]
.sym 5111 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 5113 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[5]
.sym 5116 rx_24_fifo.wr_addr[5]
.sym 5117 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[4]
.sym 5119 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[6]
.sym 5122 rx_24_fifo.wr_addr[6]
.sym 5123 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[5]
.sym 5125 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[7]
.sym 5127 rx_24_fifo.wr_addr[7]
.sym 5129 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[6]
.sym 5131 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[8]
.sym 5133 rx_24_fifo.wr_addr[8]
.sym 5135 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[7]
.sym 5140 w_rx_24_fifo_pulled_data[30]
.sym 5144 w_rx_24_fifo_pulled_data[31]
.sym 5152 rx_24_fifo.wr_addr[5]
.sym 5153 rx_24_fifo.wr_addr[3]
.sym 5154 rx_24_fifo.wr_addr[7]
.sym 5157 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 5159 w_rx_09_fifo_data[17]
.sym 5160 rx_24_fifo.wr_addr[8]
.sym 5165 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5166 w_rx_24_fifo_data[26]
.sym 5171 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5172 lvds_rx_24_inst.r_data[23]
.sym 5173 rx_24_fifo.wr_addr[6]
.sym 5174 w_rx_24_fifo_data[8]
.sym 5175 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[8]
.sym 5181 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5182 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 5183 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 5184 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5185 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 5186 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 5187 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 5188 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 5189 rx_24_fifo.rd_addr[6]
.sym 5190 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 5191 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5192 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 5193 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5194 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 5195 rx_24_fifo.rd_addr[5]
.sym 5197 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[9]
.sym 5198 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 5199 rx_24_fifo.rd_addr[7]
.sym 5200 rx_24_fifo.rd_addr[8]
.sym 5201 w_rx_24_fifo_push
.sym 5203 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 5209 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 5210 rx_24_fifo.wr_addr[9]
.sym 5211 rx_24_fifo.rd_addr[9]
.sym 5212 $nextpnr_ICESTORM_LC_8$I3
.sym 5214 rx_24_fifo.wr_addr[9]
.sym 5216 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[8]
.sym 5222 $nextpnr_ICESTORM_LC_8$I3
.sym 5225 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5226 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 5227 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5228 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 5231 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 5232 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 5233 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5234 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 5237 rx_24_fifo.rd_addr[8]
.sym 5238 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 5239 rx_24_fifo.rd_addr[9]
.sym 5240 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 5243 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 5244 rx_24_fifo.rd_addr[5]
.sym 5245 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 5246 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5249 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5250 w_rx_24_fifo_push
.sym 5251 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 5252 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[9]
.sym 5255 rx_24_fifo.rd_addr[7]
.sym 5256 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 5257 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 5258 rx_24_fifo.rd_addr[6]
.sym 5263 w_rx_24_fifo_pulled_data[0]
.sym 5267 w_rx_24_fifo_pulled_data[1]
.sym 5271 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 5275 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5277 rx_24_fifo.rd_addr[7]
.sym 5278 w_rx_24_fifo_data[6]
.sym 5279 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5280 w_rx_24_fifo_data[7]
.sym 5281 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5283 rx_24_fifo.rd_addr[5]
.sym 5284 smi_ctrl_ins.int_cnt_24[3]
.sym 5285 rx_24_fifo.rd_addr[6]
.sym 5287 rx_24_fifo.wr_addr[4]
.sym 5288 w_rx_24_fifo_data[19]
.sym 5289 rx_24_fifo.wr_addr[9]
.sym 5290 w_rx_24_fifo_data[9]
.sym 5292 rx_24_fifo.wr_addr[7]
.sym 5293 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5294 rx_24_fifo.wr_addr[5]
.sym 5297 i_smi_a3$SB_IO_IN
.sym 5304 lvds_rx_24_inst.r_data[14]
.sym 5305 lvds_rx_24_inst.r_data[15]
.sym 5307 lvds_rx_24_inst.r_data[8]
.sym 5309 lvds_rx_24_inst.r_data[25]
.sym 5310 lvds_rx_24_inst.r_data[9]
.sym 5312 lvds_rx_24_inst.r_data[7]
.sym 5328 lvds_rx_24_inst.r_data[6]
.sym 5332 lvds_rx_24_inst.r_data[23]
.sym 5337 lvds_rx_24_inst.r_data[9]
.sym 5342 lvds_rx_24_inst.r_data[14]
.sym 5348 lvds_rx_24_inst.r_data[15]
.sym 5357 lvds_rx_24_inst.r_data[6]
.sym 5360 lvds_rx_24_inst.r_data[23]
.sym 5367 lvds_rx_24_inst.r_data[25]
.sym 5374 lvds_rx_24_inst.r_data[7]
.sym 5381 lvds_rx_24_inst.r_data[8]
.sym 5382 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5383 lvds_clock_$glb_clk
.sym 5386 w_rx_24_fifo_pulled_data[2]
.sym 5390 w_rx_24_fifo_pulled_data[3]
.sym 5402 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5407 $PACKER_VCC_NET
.sym 5409 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5410 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5411 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 5412 rx_24_fifo.rd_addr[5]
.sym 5414 rx_24_fifo.rd_addr[6]
.sym 5415 w_rx_24_fifo_pulled_data[1]
.sym 5418 rx_24_fifo.rd_addr[5]
.sym 5419 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5420 w_rx_24_fifo_data[10]
.sym 5427 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 5428 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 5430 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5431 rx_24_fifo.rd_addr[9]
.sym 5432 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 5434 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5435 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 5437 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5438 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 5439 rx_24_fifo.rd_addr[6]
.sym 5441 rx_24_fifo.wr_addr[9]
.sym 5443 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5450 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 5451 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 5457 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5459 rx_24_fifo.wr_addr[9]
.sym 5460 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 5461 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5462 rx_24_fifo.rd_addr[9]
.sym 5468 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 5472 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5473 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5474 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 5477 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 5478 rx_24_fifo.rd_addr[6]
.sym 5479 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5480 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 5483 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 5492 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 5498 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 5502 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 5505 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5506 lvds_clock_$glb_clk
.sym 5507 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5509 w_rx_24_fifo_pulled_data[16]
.sym 5513 w_rx_24_fifo_pulled_data[17]
.sym 5521 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5522 rx_24_fifo.wr_addr[6]
.sym 5524 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5525 rx_24_fifo.rd_addr[5]
.sym 5526 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 5527 rx_24_fifo.rd_addr[6]
.sym 5528 rx_24_fifo.rd_addr[9]
.sym 5529 rx_24_fifo.rd_addr[7]
.sym 5530 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5532 w_rx_24_fifo_data[17]
.sym 5535 rx_24_fifo.rd_addr[0]
.sym 5536 w_rx_24_fifo_pulled_data[0]
.sym 5537 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5538 w_rx_24_fifo_pulled_data[3]
.sym 5539 rx_24_fifo.wr_addr[6]
.sym 5541 rx_24_fifo.rd_addr[8]
.sym 5542 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 5543 rx_24_fifo.wr_addr[9]
.sym 5550 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 5551 rx_24_fifo.wr_addr[3]
.sym 5552 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 5553 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5554 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 5555 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 5557 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5558 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 5559 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5560 rx_24_fifo.rd_addr[9]
.sym 5561 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5562 rx_24_fifo.wr_addr[6]
.sym 5563 rx_24_fifo.wr_addr[4]
.sym 5567 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 5570 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 5571 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 5572 rx_24_fifo.rd_addr[5]
.sym 5573 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 5574 rx_24_fifo.rd_addr[6]
.sym 5576 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5577 rx_24_fifo.wr_addr[5]
.sym 5578 rx_24_fifo.rd_addr[5]
.sym 5579 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 5580 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 5582 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 5583 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 5584 rx_24_fifo.rd_addr[9]
.sym 5585 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5588 rx_24_fifo.rd_addr[5]
.sym 5589 rx_24_fifo.rd_addr[6]
.sym 5590 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 5591 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 5594 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 5595 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 5596 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 5597 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 5601 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 5609 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 5612 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5613 rx_24_fifo.wr_addr[3]
.sym 5614 rx_24_fifo.wr_addr[5]
.sym 5615 rx_24_fifo.rd_addr[5]
.sym 5618 rx_24_fifo.rd_addr[6]
.sym 5619 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5620 rx_24_fifo.wr_addr[6]
.sym 5621 rx_24_fifo.wr_addr[4]
.sym 5624 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 5625 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5626 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 5627 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 5628 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5629 lvds_clock_$glb_clk
.sym 5630 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5632 w_rx_24_fifo_pulled_data[18]
.sym 5636 w_rx_24_fifo_pulled_data[19]
.sym 5645 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 5646 rx_24_fifo.rd_addr[9]
.sym 5649 w_tx_data_smi[2]
.sym 5650 w_rx_09_fifo_data[3]
.sym 5651 rx_24_fifo.wr_addr[7]
.sym 5652 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5653 rx_24_fifo.wr_addr[5]
.sym 5657 w_rx_24_fifo_pulled_data[25]
.sym 5658 rx_24_fifo.wr_addr[7]
.sym 5659 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 5660 rx_24_fifo.wr_addr[5]
.sym 5662 lvds_rx_24_inst.r_push
.sym 5666 w_rx_24_fifo_data[8]
.sym 5672 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5673 w_rx_24_fifo_push
.sym 5676 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5677 w_rx_24_fifo_pulled_data[17]
.sym 5679 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5680 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5681 w_rx_24_fifo_pulled_data[16]
.sym 5682 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5683 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 5684 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5685 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 5686 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5687 w_rx_24_fifo_pulled_data[1]
.sym 5688 rx_24_fifo.rd_addr[5]
.sym 5692 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 5694 smi_ctrl_ins.int_cnt_24[3]
.sym 5695 rx_24_fifo.rd_addr[0]
.sym 5696 w_rx_24_fifo_pulled_data[0]
.sym 5697 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5698 w_rx_24_fifo_full
.sym 5700 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5701 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 5702 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 5706 w_rx_24_fifo_push
.sym 5708 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5711 w_rx_24_fifo_full
.sym 5712 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 5713 w_rx_24_fifo_push
.sym 5714 rx_24_fifo.rd_addr[5]
.sym 5717 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5718 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5719 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5720 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5724 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5729 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 5730 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5731 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 5732 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 5735 w_rx_24_fifo_pulled_data[17]
.sym 5736 smi_ctrl_ins.int_cnt_24[3]
.sym 5737 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5738 w_rx_24_fifo_pulled_data[1]
.sym 5741 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 5742 rx_24_fifo.rd_addr[0]
.sym 5747 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5748 smi_ctrl_ins.int_cnt_24[3]
.sym 5749 w_rx_24_fifo_pulled_data[0]
.sym 5750 w_rx_24_fifo_pulled_data[16]
.sym 5752 lvds_clock_$glb_clk
.sym 5753 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5755 w_rx_24_fifo_pulled_data[8]
.sym 5759 w_rx_24_fifo_pulled_data[9]
.sym 5767 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5774 w_rx_09_fifo_push
.sym 5779 rx_24_fifo.wr_addr[4]
.sym 5780 i_smi_a3$SB_IO_IN
.sym 5781 w_rx_24_fifo_pulled_data[24]
.sym 5782 rx_24_fifo.wr_addr[9]
.sym 5783 $PACKER_VCC_NET
.sym 5784 rx_24_fifo.wr_addr[7]
.sym 5785 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 5786 rx_24_fifo.wr_addr[5]
.sym 5787 lvds_rx_24_inst.o_debug_state[0]
.sym 5788 w_rx_24_fifo_data[19]
.sym 5789 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5796 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5798 smi_ctrl_ins.int_cnt_24[4]
.sym 5801 smi_ctrl_ins.int_cnt_24[3]
.sym 5804 w_rx_24_fifo_push
.sym 5805 w_rx_24_fifo_pulled_data[24]
.sym 5806 smi_ctrl_ins.int_cnt_24[4]
.sym 5807 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5808 w_rx_24_fifo_pulled_data[19]
.sym 5809 smi_ctrl_ins.int_cnt_24[3]
.sym 5810 w_rx_24_fifo_pulled_data[3]
.sym 5812 w_rx_24_fifo_pulled_data[8]
.sym 5816 w_rx_24_fifo_pulled_data[9]
.sym 5817 w_rx_24_fifo_pulled_data[25]
.sym 5822 lvds_rx_24_inst.r_push
.sym 5837 lvds_rx_24_inst.r_push
.sym 5846 smi_ctrl_ins.int_cnt_24[3]
.sym 5847 w_rx_24_fifo_pulled_data[19]
.sym 5848 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5849 w_rx_24_fifo_pulled_data[3]
.sym 5852 smi_ctrl_ins.int_cnt_24[3]
.sym 5853 w_rx_24_fifo_pulled_data[8]
.sym 5854 smi_ctrl_ins.int_cnt_24[4]
.sym 5855 w_rx_24_fifo_pulled_data[24]
.sym 5858 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5861 w_rx_24_fifo_push
.sym 5870 smi_ctrl_ins.int_cnt_24[4]
.sym 5871 smi_ctrl_ins.int_cnt_24[3]
.sym 5872 w_rx_24_fifo_pulled_data[9]
.sym 5873 w_rx_24_fifo_pulled_data[25]
.sym 5875 lvds_clock_$glb_clk
.sym 5876 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5878 w_rx_24_fifo_pulled_data[10]
.sym 5882 w_rx_24_fifo_pulled_data[11]
.sym 5892 $PACKER_VCC_NET
.sym 5899 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 5901 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5904 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 5906 rx_24_fifo.rd_addr[5]
.sym 5907 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5908 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 5909 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 5910 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5911 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 5912 w_rx_24_fifo_pulled_data[27]
.sym 5919 w_lvds_rx_24_d0
.sym 5920 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 5922 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5926 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 5927 w_lvds_rx_24_d0
.sym 5928 lvds_rx_24_inst.o_debug_state[0]
.sym 5929 w_lvds_rx_24_d1
.sym 5930 w_lvds_rx_24_d1
.sym 5931 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5932 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5933 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5935 w_rx_24_fifo_pulled_data[10]
.sym 5936 w_rx_24_fifo_pulled_data[27]
.sym 5937 smi_ctrl_ins.int_cnt_24[4]
.sym 5939 w_rx_24_fifo_pulled_data[11]
.sym 5940 smi_ctrl_ins.int_cnt_24[3]
.sym 5944 w_rx_24_fifo_pulled_data[26]
.sym 5945 smi_ctrl_ins.int_cnt_24[4]
.sym 5952 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 5953 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5954 lvds_rx_24_inst.o_debug_state[0]
.sym 5963 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5964 w_lvds_rx_24_d0
.sym 5965 w_lvds_rx_24_d1
.sym 5966 lvds_rx_24_inst.o_debug_state[0]
.sym 5969 w_rx_24_fifo_pulled_data[10]
.sym 5970 smi_ctrl_ins.int_cnt_24[3]
.sym 5971 w_rx_24_fifo_pulled_data[26]
.sym 5972 smi_ctrl_ins.int_cnt_24[4]
.sym 5975 w_rx_24_fifo_pulled_data[27]
.sym 5976 smi_ctrl_ins.int_cnt_24[4]
.sym 5977 smi_ctrl_ins.int_cnt_24[3]
.sym 5978 w_rx_24_fifo_pulled_data[11]
.sym 5981 w_lvds_rx_24_d1
.sym 5982 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5983 lvds_rx_24_inst.o_debug_state[0]
.sym 5984 w_lvds_rx_24_d0
.sym 5993 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5994 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5995 lvds_rx_24_inst.o_debug_state[0]
.sym 5996 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5997 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 5998 lvds_clock_$glb_clk
.sym 5999 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 6001 w_rx_24_fifo_pulled_data[24]
.sym 6005 w_rx_24_fifo_pulled_data[25]
.sym 6014 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 6015 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 6016 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6018 lvds_rx_24_inst.o_debug_state[0]
.sym 6022 rx_24_fifo.rd_addr[7]
.sym 6023 rx_24_fifo.rd_addr[8]
.sym 6025 i_smi_a3$SB_IO_IN
.sym 6027 rx_24_fifo.wr_addr[6]
.sym 6030 w_rx_24_fifo_pulled_data[26]
.sym 6033 rx_24_fifo.rd_addr[8]
.sym 6034 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 6058 w_lvds_rx_24_d0
.sym 6061 w_lvds_rx_24_d1
.sym 6065 lvds_rx_24_inst.r_data[0]
.sym 6083 w_lvds_rx_24_d1
.sym 6092 lvds_rx_24_inst.r_data[0]
.sym 6111 w_lvds_rx_24_d0
.sym 6120 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 6121 lvds_clock_$glb_clk
.sym 6124 w_rx_24_fifo_pulled_data[26]
.sym 6128 w_rx_24_fifo_pulled_data[27]
.sym 6135 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 6139 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6145 rx_24_fifo.wr_addr[8]
.sym 6153 w_rx_24_fifo_pulled_data[25]
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6259 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 6267 i_smi_a3$SB_IO_IN
.sym 6268 w_rx_24_fifo_data[3]
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6307 o_shdn_tx_lna$SB_IO_OUT
.sym 6349 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6388 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6390 w_rx_24_fifo_data[29]
.sym 6391 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 6392 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6395 w_rx_24_fifo_data[28]
.sym 6398 rx_24_fifo.wr_addr[3]
.sym 6399 $PACKER_VCC_NET
.sym 6401 rx_24_fifo.wr_addr[6]
.sym 6404 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6407 rx_24_fifo.wr_addr[9]
.sym 6408 rx_24_fifo.wr_addr[4]
.sym 6410 rx_24_fifo.wr_addr[5]
.sym 6412 rx_24_fifo.wr_addr[7]
.sym 6413 rx_24_fifo.wr_addr[8]
.sym 6424 w_rx_09_fifo_data[13]
.sym 6438 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6439 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 6441 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6442 rx_24_fifo.wr_addr[3]
.sym 6443 rx_24_fifo.wr_addr[4]
.sym 6444 rx_24_fifo.wr_addr[5]
.sym 6445 rx_24_fifo.wr_addr[6]
.sym 6446 rx_24_fifo.wr_addr[7]
.sym 6447 rx_24_fifo.wr_addr[8]
.sym 6448 rx_24_fifo.wr_addr[9]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6452 w_rx_24_fifo_data[28]
.sym 6456 w_rx_24_fifo_data[29]
.sym 6459 $PACKER_VCC_NET
.sym 6460 i_smi_a3$SB_IO_IN
.sym 6463 i_smi_a3$SB_IO_IN
.sym 6466 w_rx_24_fifo_pulled_data[5]
.sym 6468 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6490 io_smi_data[6]$SB_IO_OUT
.sym 6494 $PACKER_VCC_NET
.sym 6498 $PACKER_VCC_NET
.sym 6513 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6515 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 6530 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 6534 rx_24_fifo.rd_addr[6]
.sym 6535 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6537 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6539 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 6546 w_rx_24_fifo_data[30]
.sym 6547 rx_24_fifo.rd_addr[7]
.sym 6548 $PACKER_VCC_NET
.sym 6549 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 6550 rx_24_fifo.rd_addr[8]
.sym 6551 rx_24_fifo.rd_addr[5]
.sym 6553 rx_24_fifo.rd_addr[0]
.sym 6554 rx_24_fifo.rd_addr[9]
.sym 6559 w_rx_24_fifo_data[31]
.sym 6560 lvds_rx_09_inst.r_data[20]
.sym 6561 lvds_rx_09_inst.r_data[22]
.sym 6562 lvds_rx_09_inst.r_data[18]
.sym 6563 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 6564 lvds_rx_09_inst.r_data[11]
.sym 6567 lvds_rx_09_inst.r_data[13]
.sym 6576 rx_24_fifo.rd_addr[0]
.sym 6577 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 6579 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 6580 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6581 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6582 rx_24_fifo.rd_addr[5]
.sym 6583 rx_24_fifo.rd_addr[6]
.sym 6584 rx_24_fifo.rd_addr[7]
.sym 6585 rx_24_fifo.rd_addr[8]
.sym 6586 rx_24_fifo.rd_addr[9]
.sym 6587 r_counter_$glb_clk
.sym 6588 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_24_fifo_data[31]
.sym 6597 w_rx_24_fifo_data[30]
.sym 6602 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 6610 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 6615 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 6616 rx_24_fifo.rd_addr[0]
.sym 6619 rx_24_fifo.rd_addr[0]
.sym 6621 w_rx_24_fifo_pulled_data[7]
.sym 6630 rx_24_fifo.wr_addr[4]
.sym 6633 rx_24_fifo.wr_addr[3]
.sym 6635 rx_24_fifo.wr_addr[9]
.sym 6636 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6638 rx_24_fifo.wr_addr[5]
.sym 6639 w_rx_24_fifo_data[13]
.sym 6640 rx_24_fifo.wr_addr[7]
.sym 6643 $PACKER_VCC_NET
.sym 6645 rx_24_fifo.wr_addr[8]
.sym 6646 w_rx_24_fifo_data[12]
.sym 6648 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6651 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 6652 rx_24_fifo.wr_addr[6]
.sym 6657 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6662 lvds_rx_09_inst.r_data[16]
.sym 6663 lvds_rx_09_inst.r_data[21]
.sym 6664 lvds_rx_09_inst.r_data[9]
.sym 6665 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 6667 lvds_rx_09_inst.r_data[15]
.sym 6668 lvds_rx_09_inst.r_data[23]
.sym 6678 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6679 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 6681 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6682 rx_24_fifo.wr_addr[3]
.sym 6683 rx_24_fifo.wr_addr[4]
.sym 6684 rx_24_fifo.wr_addr[5]
.sym 6685 rx_24_fifo.wr_addr[6]
.sym 6686 rx_24_fifo.wr_addr[7]
.sym 6687 rx_24_fifo.wr_addr[8]
.sym 6688 rx_24_fifo.wr_addr[9]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6692 w_rx_24_fifo_data[12]
.sym 6696 w_rx_24_fifo_data[13]
.sym 6699 $PACKER_VCC_NET
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6711 lvds_rx_09_inst.r_data[20]
.sym 6714 rx_24_fifo.wr_addr[4]
.sym 6715 lvds_rx_09_inst.r_data[18]
.sym 6732 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 6733 rx_24_fifo.rd_addr[7]
.sym 6736 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6738 rx_24_fifo.rd_addr[8]
.sym 6739 rx_24_fifo.rd_addr[9]
.sym 6741 rx_24_fifo.rd_addr[6]
.sym 6743 w_rx_24_fifo_data[15]
.sym 6744 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6745 $PACKER_VCC_NET
.sym 6746 rx_24_fifo.rd_addr[5]
.sym 6753 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 6754 rx_24_fifo.rd_addr[0]
.sym 6759 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 6761 w_rx_24_fifo_data[14]
.sym 6764 lvds_rx_09_inst.r_data[17]
.sym 6766 lvds_rx_09_inst.r_data[27]
.sym 6767 lvds_rx_09_inst.r_data[25]
.sym 6768 lvds_rx_09_inst.r_data[5]
.sym 6769 lvds_rx_09_inst.r_data[7]
.sym 6770 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 6771 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 6780 rx_24_fifo.rd_addr[0]
.sym 6781 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 6783 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 6784 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6785 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6786 rx_24_fifo.rd_addr[5]
.sym 6787 rx_24_fifo.rd_addr[6]
.sym 6788 rx_24_fifo.rd_addr[7]
.sym 6789 rx_24_fifo.rd_addr[8]
.sym 6790 rx_24_fifo.rd_addr[9]
.sym 6791 r_counter_$glb_clk
.sym 6792 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_24_fifo_data[15]
.sym 6801 w_rx_24_fifo_data[14]
.sym 6802 lvds_rx_09_inst.r_data[19]
.sym 6814 i_smi_a2_SB_LUT4_I1_O[1]
.sym 6817 rx_24_fifo.rd_addr[6]
.sym 6818 $PACKER_VCC_NET
.sym 6819 rx_24_fifo.wr_addr[3]
.sym 6821 lvds_rx_09_inst.r_data[22]
.sym 6822 $PACKER_VCC_NET
.sym 6824 rx_24_fifo.wr_addr[8]
.sym 6825 w_rx_09_fifo_empty
.sym 6829 $PACKER_VCC_NET
.sym 6836 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6838 w_rx_24_fifo_data[20]
.sym 6839 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 6840 rx_24_fifo.wr_addr[6]
.sym 6842 rx_24_fifo.wr_addr[3]
.sym 6845 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6847 $PACKER_VCC_NET
.sym 6849 rx_24_fifo.wr_addr[8]
.sym 6850 w_rx_24_fifo_data[21]
.sym 6851 rx_24_fifo.wr_addr[5]
.sym 6857 rx_24_fifo.wr_addr[7]
.sym 6860 rx_24_fifo.wr_addr[9]
.sym 6861 rx_24_fifo.wr_addr[4]
.sym 6865 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6867 w_rx_09_fifo_data[11]
.sym 6870 w_rx_09_fifo_data[26]
.sym 6871 w_rx_09_fifo_data[10]
.sym 6872 w_rx_09_fifo_data[27]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6882 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 6883 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 6885 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6891 rx_24_fifo.wr_addr[8]
.sym 6892 rx_24_fifo.wr_addr[9]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6896 w_rx_24_fifo_data[20]
.sym 6900 w_rx_24_fifo_data[21]
.sym 6903 $PACKER_VCC_NET
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6915 lvds_rx_09_inst.r_data[17]
.sym 6925 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6926 lvds_rx_09_inst.r_data[7]
.sym 6928 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 6930 w_rx_24_fifo_pulled_data[31]
.sym 6938 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 6942 rx_24_fifo.rd_addr[6]
.sym 6948 rx_24_fifo.rd_addr[7]
.sym 6950 rx_24_fifo.rd_addr[5]
.sym 6951 rx_24_fifo.rd_addr[8]
.sym 6952 w_rx_24_fifo_data[22]
.sym 6954 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 6956 $PACKER_VCC_NET
.sym 6957 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 6959 rx_24_fifo.rd_addr[9]
.sym 6961 rx_24_fifo.rd_addr[0]
.sym 6963 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6964 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6965 w_rx_24_fifo_data[23]
.sym 6968 w_rx_09_fifo_data[25]
.sym 6969 w_rx_09_fifo_data[30]
.sym 6970 w_rx_09_fifo_data[9]
.sym 6971 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6972 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6974 w_rx_09_fifo_data[24]
.sym 6975 w_rx_09_fifo_data[17]
.sym 6984 rx_24_fifo.rd_addr[0]
.sym 6985 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 6987 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 6988 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6989 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6990 rx_24_fifo.rd_addr[5]
.sym 6991 rx_24_fifo.rd_addr[6]
.sym 6992 rx_24_fifo.rd_addr[7]
.sym 6993 rx_24_fifo.rd_addr[8]
.sym 6994 rx_24_fifo.rd_addr[9]
.sym 6995 r_counter_$glb_clk
.sym 6996 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_24_fifo_data[23]
.sym 7005 w_rx_24_fifo_data[22]
.sym 7011 w_rx_09_fifo_data[27]
.sym 7023 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7027 rx_24_fifo.rd_addr[0]
.sym 7028 rx_24_fifo.rd_addr[0]
.sym 7039 rx_24_fifo.wr_addr[5]
.sym 7040 rx_24_fifo.wr_addr[8]
.sym 7044 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7045 rx_24_fifo.wr_addr[3]
.sym 7046 rx_24_fifo.wr_addr[7]
.sym 7047 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7048 rx_24_fifo.wr_addr[9]
.sym 7049 rx_24_fifo.wr_addr[4]
.sym 7051 $PACKER_VCC_NET
.sym 7056 w_rx_24_fifo_data[5]
.sym 7058 w_rx_24_fifo_data[4]
.sym 7060 rx_24_fifo.wr_addr[6]
.sym 7065 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7066 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7070 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 7072 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7086 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7087 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7089 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7095 rx_24_fifo.wr_addr[8]
.sym 7096 rx_24_fifo.wr_addr[9]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7100 w_rx_24_fifo_data[4]
.sym 7104 w_rx_24_fifo_data[5]
.sym 7107 $PACKER_VCC_NET
.sym 7112 rx_24_fifo.wr_addr[7]
.sym 7113 w_rx_09_fifo_data[24]
.sym 7116 rx_24_fifo.wr_addr[9]
.sym 7117 i_smi_a3$SB_IO_IN
.sym 7120 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7123 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 7130 w_lvds_rx_09_d1
.sym 7140 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7144 rx_24_fifo.rd_addr[6]
.sym 7147 rx_24_fifo.rd_addr[9]
.sym 7149 w_rx_24_fifo_data[7]
.sym 7150 rx_24_fifo.rd_addr[5]
.sym 7153 rx_24_fifo.rd_addr[8]
.sym 7154 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7155 w_rx_24_fifo_data[6]
.sym 7156 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7158 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7160 $PACKER_VCC_NET
.sym 7161 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7165 rx_24_fifo.rd_addr[0]
.sym 7170 rx_24_fifo.rd_addr[7]
.sym 7174 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 7175 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 7177 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 7178 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 7179 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7191 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7192 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7193 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7194 rx_24_fifo.rd_addr[5]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7197 rx_24_fifo.rd_addr[8]
.sym 7198 rx_24_fifo.rd_addr[9]
.sym 7199 r_counter_$glb_clk
.sym 7200 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_rx_24_fifo_data[7]
.sym 7209 w_rx_24_fifo_data[6]
.sym 7214 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7218 rx_24_fifo.rd_addr[5]
.sym 7220 rx_24_fifo.rd_addr[6]
.sym 7221 smi_ctrl_ins.soe_and_reset
.sym 7222 i_smi_a2_SB_LUT4_I1_O[1]
.sym 7225 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7226 $PACKER_VCC_NET
.sym 7228 rx_24_fifo.wr_addr[3]
.sym 7229 $PACKER_VCC_NET
.sym 7230 w_rx_24_fifo_data[18]
.sym 7233 w_rx_09_fifo_empty
.sym 7234 rx_24_fifo.wr_addr[3]
.sym 7236 rx_24_fifo.wr_addr[8]
.sym 7242 rx_24_fifo.wr_addr[8]
.sym 7245 rx_24_fifo.wr_addr[3]
.sym 7246 w_rx_24_fifo_data[25]
.sym 7248 w_rx_24_fifo_data[24]
.sym 7253 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7255 $PACKER_VCC_NET
.sym 7259 rx_24_fifo.wr_addr[5]
.sym 7260 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7264 rx_24_fifo.wr_addr[4]
.sym 7265 rx_24_fifo.wr_addr[7]
.sym 7267 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7268 rx_24_fifo.wr_addr[9]
.sym 7270 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7271 rx_24_fifo.wr_addr[6]
.sym 7274 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 7275 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 7276 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 7277 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 7278 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 7279 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 7280 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 7281 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 7290 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7291 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7293 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7299 rx_24_fifo.wr_addr[8]
.sym 7300 rx_24_fifo.wr_addr[9]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7304 w_rx_24_fifo_data[24]
.sym 7308 w_rx_24_fifo_data[25]
.sym 7311 $PACKER_VCC_NET
.sym 7315 i_smi_a3$SB_IO_IN
.sym 7318 rx_24_fifo.rd_addr[9]
.sym 7319 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7324 w_rx_24_fifo_data[24]
.sym 7326 rx_24_fifo.rd_addr[8]
.sym 7330 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7334 rx_24_fifo.rd_addr[6]
.sym 7336 rx_24_fifo.rd_addr[7]
.sym 7338 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7344 rx_24_fifo.rd_addr[6]
.sym 7346 w_rx_24_fifo_data[26]
.sym 7347 rx_24_fifo.rd_addr[9]
.sym 7348 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7354 rx_24_fifo.rd_addr[7]
.sym 7355 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7358 rx_24_fifo.rd_addr[5]
.sym 7362 rx_24_fifo.rd_addr[8]
.sym 7363 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7364 $PACKER_VCC_NET
.sym 7365 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7369 rx_24_fifo.rd_addr[0]
.sym 7371 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7373 w_rx_24_fifo_data[27]
.sym 7376 w_tx_data_smi[1]
.sym 7377 w_tx_data_smi[0]
.sym 7379 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 7381 w_tx_data_smi[3]
.sym 7382 w_tx_data_smi[2]
.sym 7383 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 7392 rx_24_fifo.rd_addr[0]
.sym 7393 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7395 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7396 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7397 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7398 rx_24_fifo.rd_addr[5]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.rd_addr[7]
.sym 7401 rx_24_fifo.rd_addr[8]
.sym 7402 rx_24_fifo.rd_addr[9]
.sym 7403 r_counter_$glb_clk
.sym 7404 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7405 $PACKER_VCC_NET
.sym 7409 w_rx_24_fifo_data[27]
.sym 7413 w_rx_24_fifo_data[26]
.sym 7414 w_cs[3]
.sym 7425 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 7430 rx_24_fifo.rd_addr[9]
.sym 7431 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7434 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 7435 rx_24_fifo.rd_addr[0]
.sym 7436 rx_24_fifo.rd_addr[9]
.sym 7439 w_rx_24_fifo_data[11]
.sym 7440 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 7441 w_rx_24_fifo_data[16]
.sym 7448 rx_24_fifo.wr_addr[8]
.sym 7449 rx_24_fifo.wr_addr[7]
.sym 7454 rx_24_fifo.wr_addr[3]
.sym 7458 rx_24_fifo.wr_addr[5]
.sym 7459 w_rx_24_fifo_data[9]
.sym 7464 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7466 $PACKER_VCC_NET
.sym 7468 rx_24_fifo.wr_addr[4]
.sym 7469 rx_24_fifo.wr_addr[9]
.sym 7471 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7473 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7474 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7475 rx_24_fifo.wr_addr[6]
.sym 7477 w_rx_24_fifo_data[8]
.sym 7483 w_rx_09_fifo_full
.sym 7485 w_rx_09_fifo_push
.sym 7494 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7495 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7497 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7498 rx_24_fifo.wr_addr[3]
.sym 7499 rx_24_fifo.wr_addr[4]
.sym 7500 rx_24_fifo.wr_addr[5]
.sym 7501 rx_24_fifo.wr_addr[6]
.sym 7502 rx_24_fifo.wr_addr[7]
.sym 7503 rx_24_fifo.wr_addr[8]
.sym 7504 rx_24_fifo.wr_addr[9]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7508 w_rx_24_fifo_data[8]
.sym 7512 w_rx_24_fifo_data[9]
.sym 7515 $PACKER_VCC_NET
.sym 7516 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 7521 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 7522 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7523 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 7525 i_smi_a3$SB_IO_IN
.sym 7528 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 7530 w_rx_09_fifo_data[16]
.sym 7537 rx_24_fifo.wr_addr[4]
.sym 7543 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7548 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7550 w_rx_24_fifo_data[10]
.sym 7552 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7556 rx_24_fifo.rd_addr[5]
.sym 7559 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7561 rx_24_fifo.rd_addr[8]
.sym 7563 rx_24_fifo.rd_addr[6]
.sym 7565 rx_24_fifo.rd_addr[7]
.sym 7566 rx_24_fifo.rd_addr[0]
.sym 7567 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7568 $PACKER_VCC_NET
.sym 7572 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7574 rx_24_fifo.rd_addr[9]
.sym 7577 w_rx_24_fifo_data[11]
.sym 7580 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7582 rx_24_fifo.rd_addr[0]
.sym 7585 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 7596 rx_24_fifo.rd_addr[0]
.sym 7597 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7599 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7600 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7601 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7602 rx_24_fifo.rd_addr[5]
.sym 7603 rx_24_fifo.rd_addr[6]
.sym 7604 rx_24_fifo.rd_addr[7]
.sym 7605 rx_24_fifo.rd_addr[8]
.sym 7606 rx_24_fifo.rd_addr[9]
.sym 7607 r_counter_$glb_clk
.sym 7608 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7609 $PACKER_VCC_NET
.sym 7613 w_rx_24_fifo_data[11]
.sym 7617 w_rx_24_fifo_data[10]
.sym 7626 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 7632 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 7634 $PACKER_VCC_NET
.sym 7637 rx_24_fifo.wr_addr[3]
.sym 7639 rx_24_fifo.wr_addr[8]
.sym 7641 $PACKER_VCC_NET
.sym 7642 rx_24_fifo.wr_addr[3]
.sym 7643 w_rx_24_fifo_data[18]
.sym 7651 rx_24_fifo.wr_addr[5]
.sym 7654 rx_24_fifo.wr_addr[8]
.sym 7656 rx_24_fifo.wr_addr[6]
.sym 7657 rx_24_fifo.wr_addr[7]
.sym 7659 w_rx_24_fifo_data[17]
.sym 7660 rx_24_fifo.wr_addr[9]
.sym 7661 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7662 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7666 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7667 rx_24_fifo.wr_addr[3]
.sym 7668 w_rx_24_fifo_data[16]
.sym 7670 $PACKER_VCC_NET
.sym 7675 rx_24_fifo.wr_addr[4]
.sym 7681 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7683 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 7684 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 7686 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 7687 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 7688 lvds_rx_24_inst.r_push
.sym 7698 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7699 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7701 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7702 rx_24_fifo.wr_addr[3]
.sym 7703 rx_24_fifo.wr_addr[4]
.sym 7704 rx_24_fifo.wr_addr[5]
.sym 7705 rx_24_fifo.wr_addr[6]
.sym 7706 rx_24_fifo.wr_addr[7]
.sym 7707 rx_24_fifo.wr_addr[8]
.sym 7708 rx_24_fifo.wr_addr[9]
.sym 7709 lvds_clock_$glb_clk
.sym 7710 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7712 w_rx_24_fifo_data[16]
.sym 7716 w_rx_24_fifo_data[17]
.sym 7719 $PACKER_VCC_NET
.sym 7723 i_smi_a3$SB_IO_IN
.sym 7724 i_smi_a3$SB_IO_IN
.sym 7730 i_smi_a2_SB_LUT4_I1_O[1]
.sym 7731 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7732 i_smi_a1$SB_IO_IN
.sym 7735 rx_24_fifo.rd_addr[0]
.sym 7736 rx_24_fifo.rd_addr[0]
.sym 7738 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7744 rx_24_fifo.rd_addr[7]
.sym 7746 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7747 rx_24_fifo.rd_addr[6]
.sym 7754 rx_24_fifo.rd_addr[0]
.sym 7756 rx_24_fifo.rd_addr[8]
.sym 7757 rx_24_fifo.rd_addr[7]
.sym 7758 w_rx_24_fifo_data[19]
.sym 7760 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7763 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7767 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7770 rx_24_fifo.rd_addr[6]
.sym 7771 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7772 $PACKER_VCC_NET
.sym 7776 rx_24_fifo.rd_addr[9]
.sym 7779 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7780 rx_24_fifo.rd_addr[5]
.sym 7781 w_rx_24_fifo_data[18]
.sym 7785 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 7786 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 7787 lvds_rx_24_inst.r_phase_count[0]
.sym 7788 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 7789 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 7790 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 7791 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 7800 rx_24_fifo.rd_addr[0]
.sym 7801 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7803 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7804 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7805 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7806 rx_24_fifo.rd_addr[5]
.sym 7807 rx_24_fifo.rd_addr[6]
.sym 7808 rx_24_fifo.rd_addr[7]
.sym 7809 rx_24_fifo.rd_addr[8]
.sym 7810 rx_24_fifo.rd_addr[9]
.sym 7811 r_counter_$glb_clk
.sym 7812 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7813 $PACKER_VCC_NET
.sym 7817 w_rx_24_fifo_data[19]
.sym 7821 w_rx_24_fifo_data[18]
.sym 7827 lvds_rx_24_inst.r_push
.sym 7835 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 7839 w_lvds_rx_24_d0
.sym 7842 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 7846 rx_24_fifo.rd_addr[9]
.sym 7849 w_lvds_rx_24_d1
.sym 7854 rx_24_fifo.wr_addr[4]
.sym 7855 rx_24_fifo.wr_addr[5]
.sym 7856 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7858 $PACKER_VCC_NET
.sym 7859 rx_24_fifo.wr_addr[9]
.sym 7860 w_rx_24_fifo_data[0]
.sym 7861 rx_24_fifo.wr_addr[7]
.sym 7863 w_rx_24_fifo_data[1]
.sym 7864 rx_24_fifo.wr_addr[3]
.sym 7865 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7866 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7867 rx_24_fifo.wr_addr[8]
.sym 7869 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7872 rx_24_fifo.wr_addr[6]
.sym 7902 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7903 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7905 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7906 rx_24_fifo.wr_addr[3]
.sym 7907 rx_24_fifo.wr_addr[4]
.sym 7908 rx_24_fifo.wr_addr[5]
.sym 7909 rx_24_fifo.wr_addr[6]
.sym 7910 rx_24_fifo.wr_addr[7]
.sym 7911 rx_24_fifo.wr_addr[8]
.sym 7912 rx_24_fifo.wr_addr[9]
.sym 7913 lvds_clock_$glb_clk
.sym 7914 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7916 w_rx_24_fifo_data[0]
.sym 7920 w_rx_24_fifo_data[1]
.sym 7923 $PACKER_VCC_NET
.sym 7934 $PACKER_VCC_NET
.sym 7938 lvds_rx_24_inst.o_debug_state[0]
.sym 7946 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 7956 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7962 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7965 rx_24_fifo.rd_addr[0]
.sym 7967 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7968 rx_24_fifo.rd_addr[5]
.sym 7969 rx_24_fifo.rd_addr[8]
.sym 7970 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7973 rx_24_fifo.rd_addr[7]
.sym 7974 rx_24_fifo.rd_addr[6]
.sym 7975 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7976 $PACKER_VCC_NET
.sym 7978 w_rx_24_fifo_data[3]
.sym 7983 w_rx_24_fifo_data[2]
.sym 7984 rx_24_fifo.rd_addr[9]
.sym 8000 rx_24_fifo.rd_addr[0]
.sym 8001 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 8003 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 8004 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 8005 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 8006 rx_24_fifo.rd_addr[5]
.sym 8007 rx_24_fifo.rd_addr[6]
.sym 8008 rx_24_fifo.rd_addr[7]
.sym 8009 rx_24_fifo.rd_addr[8]
.sym 8010 rx_24_fifo.rd_addr[9]
.sym 8011 r_counter_$glb_clk
.sym 8012 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 8013 $PACKER_VCC_NET
.sym 8017 w_rx_24_fifo_data[3]
.sym 8021 w_rx_24_fifo_data[2]
.sym 8038 $PACKER_VCC_NET
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8115 io_smi_data[6]$SB_IO_OUT
.sym 8118 lvds_rx_09_inst.r_data[12]
.sym 8122 lvds_rx_09_inst.r_data[14]
.sym 8137 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 8141 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 8187 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 8214 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 8250 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 8253 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8285 lvds_rx_09_inst.r_data[10]
.sym 8287 io_smi_data[1]$SB_IO_OUT
.sym 8290 lvds_rx_09_inst.r_data[22]
.sym 8294 io_smi_data[2]$SB_IO_OUT
.sym 8302 lvds_rx_09_inst.r_data[21]
.sym 8305 lvds_rx_09_inst.r_data[14]
.sym 8307 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 8327 lvds_rx_09_inst.r_data[11]
.sym 8368 lvds_rx_09_inst.r_data[11]
.sym 8402 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 8403 lvds_clock_$glb_clk
.sym 8405 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 8406 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 8407 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 8408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 8409 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 8410 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 8411 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 8412 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 8422 io_smi_data[6]$SB_IO_OUT
.sym 8429 rx_09_fifo.rd_addr[6]
.sym 8430 w_rx_09_fifo_data[13]
.sym 8431 rx_09_fifo.rd_addr[7]
.sym 8434 lvds_rx_09_inst.r_data[16]
.sym 8435 lvds_rx_09_inst.r_data[13]
.sym 8439 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8440 w_rx_09_fifo_push
.sym 8446 lvds_rx_09_inst.r_data[16]
.sym 8448 lvds_rx_09_inst.r_data[9]
.sym 8449 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 8454 lvds_rx_09_inst.r_data[20]
.sym 8464 lvds_rx_09_inst.r_data[18]
.sym 8466 lvds_rx_09_inst.r_data[11]
.sym 8479 lvds_rx_09_inst.r_data[18]
.sym 8485 lvds_rx_09_inst.r_data[20]
.sym 8491 lvds_rx_09_inst.r_data[16]
.sym 8499 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 8503 lvds_rx_09_inst.r_data[9]
.sym 8524 lvds_rx_09_inst.r_data[11]
.sym 8525 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 8526 lvds_clock_$glb_clk
.sym 8527 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 8529 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 8530 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 8531 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 8532 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 8533 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 8534 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 8535 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 8536 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8539 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8540 w_rx_09_fifo_empty
.sym 8544 lvds_rx_09_inst.r_data[22]
.sym 8545 smi_ctrl_ins.int_cnt_09[4]
.sym 8548 smi_ctrl_ins.int_cnt_09[3]
.sym 8557 smi_ctrl_ins.int_cnt_24[3]
.sym 8560 rx_24_fifo.rd_addr[7]
.sym 8561 lvds_rx_09_inst.r_data[10]
.sym 8563 rx_24_fifo.rd_addr[9]
.sym 8570 lvds_rx_09_inst.r_data[21]
.sym 8572 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8574 lvds_rx_09_inst.r_data[7]
.sym 8576 lvds_rx_09_inst.r_data[13]
.sym 8580 lvds_rx_09_inst.r_data[19]
.sym 8582 lvds_rx_09_inst.r_data[14]
.sym 8600 w_rx_09_fifo_push
.sym 8604 lvds_rx_09_inst.r_data[14]
.sym 8609 lvds_rx_09_inst.r_data[19]
.sym 8617 lvds_rx_09_inst.r_data[7]
.sym 8620 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8621 w_rx_09_fifo_push
.sym 8634 lvds_rx_09_inst.r_data[13]
.sym 8639 lvds_rx_09_inst.r_data[21]
.sym 8648 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 8649 lvds_clock_$glb_clk
.sym 8650 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 8651 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 8652 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 8653 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 8654 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 8655 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 8656 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 8657 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 8658 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 8676 lvds_rx_09_inst.r_data[9]
.sym 8677 lvds_rx_09_inst.r_data[22]
.sym 8678 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 8679 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 8680 io_smi_data[1]$SB_IO_OUT
.sym 8682 lvds_rx_09_inst.r_data[15]
.sym 8683 lvds_rx_09_inst.r_data[17]
.sym 8684 lvds_rx_09_inst.r_data[23]
.sym 8698 w_rx_24_fifo_pulled_data[7]
.sym 8699 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8703 lvds_rx_09_inst.r_data[25]
.sym 8705 lvds_rx_09_inst.r_data[15]
.sym 8706 lvds_rx_09_inst.r_data[23]
.sym 8711 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 8712 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 8713 w_rx_24_fifo_pulled_data[23]
.sym 8714 lvds_rx_09_inst.r_data[3]
.sym 8717 smi_ctrl_ins.int_cnt_24[3]
.sym 8720 lvds_rx_09_inst.r_data[5]
.sym 8721 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 8722 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 8725 lvds_rx_09_inst.r_data[15]
.sym 8737 lvds_rx_09_inst.r_data[25]
.sym 8745 lvds_rx_09_inst.r_data[23]
.sym 8751 lvds_rx_09_inst.r_data[3]
.sym 8757 lvds_rx_09_inst.r_data[5]
.sym 8761 w_rx_24_fifo_pulled_data[7]
.sym 8762 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8763 smi_ctrl_ins.int_cnt_24[3]
.sym 8764 w_rx_24_fifo_pulled_data[23]
.sym 8767 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 8768 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 8769 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 8770 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 8771 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 8772 lvds_clock_$glb_clk
.sym 8773 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 8774 lvds_rx_09_inst.r_data[28]
.sym 8775 lvds_rx_09_inst.r_data[26]
.sym 8776 lvds_rx_09_inst.r_data[8]
.sym 8777 lvds_rx_09_inst.r_data[24]
.sym 8778 lvds_rx_09_inst.r_data[10]
.sym 8779 lvds_rx_09_inst.r_data[1]
.sym 8780 lvds_rx_09_inst.r_data[3]
.sym 8781 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8792 lvds_rx_09_inst.r_data[27]
.sym 8796 lvds_rx_09_inst.r_data[5]
.sym 8798 lvds_rx_09_inst.r_data[14]
.sym 8800 w_rx_09_fifo_data[10]
.sym 8802 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 8804 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 8805 w_rx_09_fifo_data[30]
.sym 8808 w_rx_09_fifo_data[11]
.sym 8826 lvds_rx_09_inst.r_data[25]
.sym 8828 w_rx_24_fifo_pulled_data[15]
.sym 8832 smi_ctrl_ins.int_cnt_24[3]
.sym 8833 lvds_rx_09_inst.r_data[8]
.sym 8834 lvds_rx_09_inst.r_data[24]
.sym 8836 lvds_rx_09_inst.r_data[9]
.sym 8842 w_rx_24_fifo_pulled_data[31]
.sym 8845 smi_ctrl_ins.int_cnt_24[4]
.sym 8854 lvds_rx_09_inst.r_data[9]
.sym 8875 lvds_rx_09_inst.r_data[24]
.sym 8879 lvds_rx_09_inst.r_data[8]
.sym 8884 lvds_rx_09_inst.r_data[25]
.sym 8890 smi_ctrl_ins.int_cnt_24[3]
.sym 8891 w_rx_24_fifo_pulled_data[15]
.sym 8892 smi_ctrl_ins.int_cnt_24[4]
.sym 8893 w_rx_24_fifo_pulled_data[31]
.sym 8894 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 8895 lvds_clock_$glb_clk
.sym 8897 sys_ctrl_ins.reset_cmd
.sym 8898 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 8903 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 8910 lvds_rx_09_inst.r_data[3]
.sym 8918 w_lvds_rx_09_d1
.sym 8919 w_rx_09_fifo_data[26]
.sym 8924 w_rx_09_fifo_push
.sym 8925 rx_24_fifo.rd_addr[0]
.sym 8926 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 8928 smi_ctrl_ins.int_cnt_24[4]
.sym 8929 w_rx_09_fifo_data[25]
.sym 8931 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8938 lvds_rx_09_inst.r_data[28]
.sym 8940 lvds_rx_09_inst.r_data[7]
.sym 8948 lvds_rx_09_inst.r_data[22]
.sym 8952 lvds_rx_09_inst.r_data[15]
.sym 8954 lvds_rx_09_inst.r_data[23]
.sym 8957 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 8958 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 8971 lvds_rx_09_inst.r_data[23]
.sym 8978 lvds_rx_09_inst.r_data[28]
.sym 8983 lvds_rx_09_inst.r_data[7]
.sym 8992 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 8996 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9008 lvds_rx_09_inst.r_data[22]
.sym 9013 lvds_rx_09_inst.r_data[15]
.sym 9017 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 9018 lvds_clock_$glb_clk
.sym 9022 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9023 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9024 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9025 rx_24_fifo.rd_addr[5]
.sym 9026 rx_24_fifo.rd_addr[6]
.sym 9027 rx_24_fifo.rd_addr[7]
.sym 9033 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9038 w_rx_09_fifo_data[9]
.sym 9040 w_cs[0]
.sym 9041 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9045 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9048 rx_24_fifo.rd_addr[8]
.sym 9050 rx_24_fifo.rd_addr[9]
.sym 9051 rx_24_fifo.rd_addr[7]
.sym 9052 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 9053 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 9054 w_rx_09_fifo_full
.sym 9061 smi_ctrl_ins.soe_and_reset
.sym 9064 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 9072 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9079 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 9081 w_rx_24_fifo_empty
.sym 9085 smi_ctrl_ins.int_cnt_24[3]
.sym 9088 smi_ctrl_ins.int_cnt_24[4]
.sym 9094 w_rx_24_fifo_empty
.sym 9095 smi_ctrl_ins.int_cnt_24[3]
.sym 9096 smi_ctrl_ins.int_cnt_24[4]
.sym 9106 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9109 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 9140 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 9141 smi_ctrl_ins.soe_and_reset
.sym 9143 rx_24_fifo.rd_addr[8]
.sym 9144 rx_24_fifo.rd_addr[9]
.sym 9146 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9155 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 9156 rx_24_fifo.rd_addr[6]
.sym 9158 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9160 rx_24_fifo.rd_addr[7]
.sym 9161 w_lvds_rx_09_d0
.sym 9164 w_lvds_rx_09_d1
.sym 9166 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9167 w_rx_24_fifo_empty
.sym 9168 lvds_rx_09_inst.r_data[17]
.sym 9169 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9171 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9172 rx_24_fifo.wr_addr[3]
.sym 9173 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9175 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9176 rx_24_fifo.rd_addr[8]
.sym 9186 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9188 rx_24_fifo.rd_addr[0]
.sym 9189 rx_24_fifo.rd_addr[5]
.sym 9190 rx_24_fifo.rd_addr[6]
.sym 9195 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9196 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9197 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9212 $PACKER_VCC_NET
.sym 9216 $nextpnr_ICESTORM_LC_12$O
.sym 9219 rx_24_fifo.rd_addr[0]
.sym 9222 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 9224 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9228 $nextpnr_ICESTORM_LC_13$I3
.sym 9231 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9232 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 9234 $nextpnr_ICESTORM_LC_13$COUT
.sym 9237 $PACKER_VCC_NET
.sym 9238 $nextpnr_ICESTORM_LC_13$I3
.sym 9240 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[4]
.sym 9243 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9246 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[5]
.sym 9249 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9250 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[4]
.sym 9252 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[6]
.sym 9254 rx_24_fifo.rd_addr[5]
.sym 9256 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[5]
.sym 9258 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 9260 rx_24_fifo.rd_addr[6]
.sym 9262 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[6]
.sym 9266 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9267 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 9268 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 9269 smi_ctrl_ins.r_fifo_24_pull_1
.sym 9270 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 9271 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 9272 w_rx_24_fifo_empty
.sym 9273 smi_ctrl_ins.r_fifo_24_pull
.sym 9280 w_lvds_rx_09_d1
.sym 9281 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9284 rx_24_fifo.rd_addr[0]
.sym 9285 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9287 rx_24_fifo.rd_addr[9]
.sym 9289 w_lvds_rx_09_d0
.sym 9290 lvds_rx_09_inst.r_data[14]
.sym 9292 w_rx_24_fifo_full
.sym 9295 lvds_rx_09_inst.r_push
.sym 9296 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 9298 $PACKER_VCC_NET
.sym 9301 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 9302 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 9307 rx_24_fifo.rd_addr[8]
.sym 9309 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 9310 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 9314 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 9315 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 9316 rx_24_fifo.rd_addr[9]
.sym 9317 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 9320 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 9321 rx_24_fifo.rd_addr[7]
.sym 9322 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 9325 rx_24_fifo.wr_addr[6]
.sym 9329 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9332 rx_24_fifo.wr_addr[3]
.sym 9333 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9335 rx_24_fifo.wr_addr[4]
.sym 9336 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 9337 rx_24_fifo.wr_addr[9]
.sym 9339 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[8]
.sym 9341 rx_24_fifo.rd_addr[7]
.sym 9343 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 9345 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[9]
.sym 9347 rx_24_fifo.rd_addr[8]
.sym 9349 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[8]
.sym 9351 $nextpnr_ICESTORM_LC_14$I3
.sym 9354 rx_24_fifo.rd_addr[9]
.sym 9355 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[9]
.sym 9361 $nextpnr_ICESTORM_LC_14$I3
.sym 9364 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 9365 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9366 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 9367 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 9370 rx_24_fifo.wr_addr[4]
.sym 9371 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 9372 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 9373 rx_24_fifo.wr_addr[6]
.sym 9376 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 9377 rx_24_fifo.wr_addr[4]
.sym 9378 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 9379 rx_24_fifo.wr_addr[9]
.sym 9382 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 9383 rx_24_fifo.wr_addr[3]
.sym 9384 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 9385 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9389 w_rx_09_fifo_data[16]
.sym 9390 w_rx_09_fifo_data[8]
.sym 9393 w_rx_09_fifo_data[3]
.sym 9396 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9409 r_tx_data[0]
.sym 9413 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9416 w_rx_09_fifo_push
.sym 9417 rx_24_fifo.rd_addr[0]
.sym 9419 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9423 w_fetch
.sym 9430 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 9434 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 9435 w_rx_09_fifo_full
.sym 9436 w_rx_24_fifo_empty
.sym 9439 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 9444 w_rx_09_fifo_empty
.sym 9445 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9447 w_rx_24_fifo_pulled_data[2]
.sym 9448 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9449 rx_24_fifo.wr_addr[8]
.sym 9452 w_rx_24_fifo_full
.sym 9455 w_rx_24_fifo_pulled_data[18]
.sym 9458 smi_ctrl_ins.int_cnt_24[3]
.sym 9460 rx_24_fifo.wr_addr[7]
.sym 9464 w_rx_09_fifo_full
.sym 9469 w_rx_09_fifo_empty
.sym 9481 w_rx_24_fifo_pulled_data[2]
.sym 9482 w_rx_24_fifo_pulled_data[18]
.sym 9483 smi_ctrl_ins.int_cnt_24[3]
.sym 9484 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9496 w_rx_24_fifo_full
.sym 9501 w_rx_24_fifo_empty
.sym 9505 rx_24_fifo.wr_addr[7]
.sym 9506 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 9507 rx_24_fifo.wr_addr[8]
.sym 9508 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 9509 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9510 r_counter_$glb_clk
.sym 9511 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 9513 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 9514 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 9515 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 9516 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9517 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 9518 lvds_rx_09_inst.r_phase_count[1]
.sym 9519 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 9524 w_tx_data_smi[1]
.sym 9527 $PACKER_VCC_NET
.sym 9528 w_tx_data_smi[0]
.sym 9532 w_cs[0]
.sym 9533 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9534 w_rx_data[2]
.sym 9537 w_ioc[0]
.sym 9538 w_rx_09_fifo_full
.sym 9540 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 9541 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9542 rx_24_fifo.rd_addr[9]
.sym 9543 w_tx_data_smi[3]
.sym 9544 $PACKER_VCC_NET
.sym 9565 lvds_rx_09_inst.r_push
.sym 9566 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9576 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 9578 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 9579 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9616 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 9617 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9618 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9619 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 9630 lvds_rx_09_inst.r_push
.sym 9633 lvds_clock_$glb_clk
.sym 9634 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9639 w_tx_data_sys[0]
.sym 9649 w_rx_09_fifo_full
.sym 9653 w_lvds_rx_09_d0
.sym 9654 w_cs[2]
.sym 9665 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 9668 lvds_rx_09_inst.r_data[17]
.sym 9670 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9679 i_smi_a1$SB_IO_IN
.sym 9681 i_smi_a3$SB_IO_IN
.sym 9685 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9686 rx_24_fifo.rd_addr[0]
.sym 9687 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9692 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9701 i_smi_a2$SB_IO_IN
.sym 9709 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9712 rx_24_fifo.rd_addr[0]
.sym 9722 rx_24_fifo.rd_addr[0]
.sym 9739 i_smi_a1$SB_IO_IN
.sym 9740 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9741 i_smi_a3$SB_IO_IN
.sym 9742 i_smi_a2$SB_IO_IN
.sym 9755 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9756 r_counter_$glb_clk
.sym 9757 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9758 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 9759 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 9760 w_tx_data_io[2]
.sym 9763 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 9765 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 9766 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9772 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 9775 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9782 $PACKER_VCC_NET
.sym 9783 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 9790 w_rx_24_fifo_full
.sym 9801 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 9811 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9812 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 9816 w_rx_24_fifo_full
.sym 9817 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9820 w_lvds_rx_24_d0
.sym 9822 w_lvds_rx_24_d1
.sym 9827 lvds_rx_24_inst.o_debug_state[0]
.sym 9830 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9838 lvds_rx_24_inst.o_debug_state[0]
.sym 9839 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9840 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9841 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9844 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 9845 w_lvds_rx_24_d0
.sym 9846 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9847 w_lvds_rx_24_d1
.sym 9856 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9857 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9858 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9859 lvds_rx_24_inst.o_debug_state[0]
.sym 9862 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9863 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9864 lvds_rx_24_inst.o_debug_state[0]
.sym 9865 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9869 w_rx_24_fifo_full
.sym 9870 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9871 lvds_rx_24_inst.o_debug_state[0]
.sym 9878 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 9879 lvds_clock_$glb_clk
.sym 9880 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9882 lvds_rx_24_inst.r_phase_count[1]
.sym 9887 $PACKER_VCC_NET
.sym 9924 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 9928 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 9931 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 9932 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 9933 lvds_rx_24_inst.r_phase_count[0]
.sym 9935 lvds_rx_24_inst.o_debug_state[0]
.sym 9936 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 9937 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 9940 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9947 lvds_rx_24_inst.r_phase_count[1]
.sym 9948 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9950 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9951 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 9952 $PACKER_VCC_NET
.sym 9954 $nextpnr_ICESTORM_LC_3$O
.sym 9957 lvds_rx_24_inst.r_phase_count[0]
.sym 9960 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 9962 lvds_rx_24_inst.r_phase_count[1]
.sym 9963 $PACKER_VCC_NET
.sym 9964 lvds_rx_24_inst.r_phase_count[0]
.sym 9967 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 9968 $PACKER_VCC_NET
.sym 9970 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 9973 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 9979 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 9981 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 9982 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 9985 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9986 lvds_rx_24_inst.o_debug_state[0]
.sym 9987 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 9988 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9991 lvds_rx_24_inst.o_debug_state[0]
.sym 9992 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9993 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 9994 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9997 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9998 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 9999 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 10000 lvds_rx_24_inst.o_debug_state[0]
.sym 10001 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 10002 lvds_clock_$glb_clk
.sym 10003 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10017 $PACKER_VCC_NET
.sym 10036 $PACKER_VCC_NET
.sym 10143 o_shdn_rx_lna$SB_IO_OUT
.sym 10160 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10194 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10216 io_smi_data[2]$SB_IO_OUT
.sym 10218 io_smi_data[1]$SB_IO_OUT
.sym 10228 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10229 rx_09_fifo.rd_addr[3]
.sym 10230 rx_09_fifo.rd_addr[4]
.sym 10231 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10232 rx_09_fifo.rd_addr[6]
.sym 10233 rx_09_fifo.rd_addr[7]
.sym 10248 lvds_rx_09_inst.r_data[1]
.sym 10259 io_smi_data[3]$SB_IO_OUT
.sym 10260 io_smi_data[0]$SB_IO_OUT
.sym 10268 lvds_rx_09_inst.r_data[12]
.sym 10282 lvds_rx_09_inst.r_data[10]
.sym 10302 lvds_rx_09_inst.r_data[10]
.sym 10327 lvds_rx_09_inst.r_data[12]
.sym 10347 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 10348 lvds_clock_$glb_clk
.sym 10349 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10354 rx_09_fifo.rd_addr[8]
.sym 10355 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10356 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 10358 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10359 rx_09_fifo.rd_addr[0]
.sym 10360 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10366 lvds_rx_09_inst.r_data[12]
.sym 10367 rx_09_fifo.rd_addr[6]
.sym 10371 rx_09_fifo.rd_addr[7]
.sym 10372 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10373 w_rx_09_fifo_data[13]
.sym 10375 lvds_rx_09_inst.r_data[13]
.sym 10380 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10388 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10391 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10393 rx_09_fifo.rd_addr[3]
.sym 10395 rx_09_fifo.rd_addr[4]
.sym 10396 sys_ctrl_ins.reset_cmd
.sym 10397 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10399 rx_09_fifo.rd_addr[6]
.sym 10400 rx_09_fifo.rd_addr[8]
.sym 10402 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 10406 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10408 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10410 rx_09_fifo.rd_addr[3]
.sym 10415 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10417 rx_09_fifo.rd_addr[6]
.sym 10418 rx_09_fifo.wr_addr[6]
.sym 10419 rx_09_fifo.rd_addr[7]
.sym 10425 io_smi_data[7]$SB_IO_OUT
.sym 10446 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10458 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10462 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10488 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10509 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10510 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10511 lvds_clock_$glb_clk
.sym 10512 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10513 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 10514 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10515 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 10516 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 10517 w_rx_09_fifo_empty
.sym 10518 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10519 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10520 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[0]
.sym 10526 lvds_rx_09_inst.r_data[10]
.sym 10537 $PACKER_VCC_NET
.sym 10540 $PACKER_VCC_NET
.sym 10541 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10542 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 10544 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10545 sys_ctrl_ins.reset_cmd
.sym 10546 rx_09_fifo.rd_addr[4]
.sym 10548 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10554 smi_ctrl_ins.soe_and_reset
.sym 10555 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10556 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 10557 rx_09_fifo.rd_addr[4]
.sym 10558 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 10559 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 10560 smi_ctrl_ins.int_cnt_09[4]
.sym 10561 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10562 rx_09_fifo.rd_addr[8]
.sym 10563 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10564 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10565 smi_ctrl_ins.int_cnt_09[3]
.sym 10566 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10567 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 10569 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 10570 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10571 rx_09_fifo.rd_addr[6]
.sym 10572 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10574 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10575 rx_09_fifo.wr_addr[8]
.sym 10576 rx_09_fifo.rd_addr[3]
.sym 10578 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 10579 rx_09_fifo.wr_addr[4]
.sym 10580 rx_09_fifo.wr_addr[2]
.sym 10581 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 10582 w_rx_09_fifo_empty
.sym 10583 rx_09_fifo.wr_addr[6]
.sym 10584 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10585 rx_09_fifo.wr_addr[3]
.sym 10587 rx_09_fifo.rd_addr[3]
.sym 10588 rx_09_fifo.rd_addr[8]
.sym 10589 rx_09_fifo.wr_addr[3]
.sym 10590 rx_09_fifo.wr_addr[8]
.sym 10593 rx_09_fifo.rd_addr[6]
.sym 10594 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10595 rx_09_fifo.wr_addr[2]
.sym 10596 rx_09_fifo.wr_addr[6]
.sym 10599 rx_09_fifo.wr_addr[6]
.sym 10600 rx_09_fifo.rd_addr[6]
.sym 10601 rx_09_fifo.wr_addr[4]
.sym 10602 rx_09_fifo.rd_addr[4]
.sym 10605 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10606 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10607 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10608 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10611 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 10612 w_rx_09_fifo_empty
.sym 10613 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 10614 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 10617 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10619 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 10620 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 10623 smi_ctrl_ins.int_cnt_09[4]
.sym 10625 smi_ctrl_ins.int_cnt_09[3]
.sym 10626 w_rx_09_fifo_empty
.sym 10629 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10630 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10631 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10632 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 10633 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 10634 smi_ctrl_ins.soe_and_reset
.sym 10636 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10637 rx_09_fifo.wr_addr[4]
.sym 10638 rx_09_fifo.wr_addr[2]
.sym 10639 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10640 rx_09_fifo.wr_addr[6]
.sym 10641 rx_09_fifo.wr_addr[8]
.sym 10642 rx_09_fifo.wr_addr[7]
.sym 10643 rx_09_fifo.wr_addr[3]
.sym 10644 smi_ctrl_ins.soe_and_reset
.sym 10650 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 10652 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 10655 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 10656 io_smi_data[2]$SB_IO_OUT
.sym 10661 rx_09_fifo.rd_addr[8]
.sym 10663 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10664 rx_24_fifo.rd_addr[6]
.sym 10665 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10666 rx_09_fifo.rd_addr[3]
.sym 10668 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10669 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10683 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10693 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10694 rx_09_fifo.wr_addr[4]
.sym 10695 rx_09_fifo.wr_addr[2]
.sym 10697 rx_09_fifo.wr_addr[6]
.sym 10700 rx_09_fifo.wr_addr[3]
.sym 10701 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10706 rx_09_fifo.wr_addr[8]
.sym 10707 rx_09_fifo.wr_addr[7]
.sym 10709 $nextpnr_ICESTORM_LC_0$O
.sym 10711 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10715 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 10717 rx_09_fifo.wr_addr[2]
.sym 10719 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10721 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 10723 rx_09_fifo.wr_addr[3]
.sym 10725 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 10727 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 10730 rx_09_fifo.wr_addr[4]
.sym 10731 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 10733 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 10736 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10737 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 10739 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 10741 rx_09_fifo.wr_addr[6]
.sym 10743 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 10745 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 10747 rx_09_fifo.wr_addr[7]
.sym 10749 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 10751 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 10753 rx_09_fifo.wr_addr[8]
.sym 10755 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 10760 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 10761 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 10762 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 10763 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 10764 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10765 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10766 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 10771 lvds_rx_09_inst.r_data[2]
.sym 10780 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 10782 lvds_rx_09_inst.r_data[21]
.sym 10783 sys_ctrl_ins.reset_cmd
.sym 10786 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10787 rx_09_fifo.rd_addr[8]
.sym 10789 rx_09_fifo.wr_addr[8]
.sym 10791 rx_09_fifo.wr_addr[7]
.sym 10793 lvds_rx_09_inst.r_data[6]
.sym 10794 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 10795 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 10801 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10802 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 10803 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 10804 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 10805 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 10806 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 10807 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 10808 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10809 rx_09_fifo.rd_addr[6]
.sym 10810 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 10811 rx_09_fifo.rd_addr[7]
.sym 10812 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 10813 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10814 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10815 w_rx_09_fifo_push
.sym 10816 rx_09_fifo.rd_addr[4]
.sym 10821 rx_09_fifo.rd_addr[8]
.sym 10823 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10824 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 10825 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 10826 rx_09_fifo.rd_addr[3]
.sym 10828 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10831 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 10832 $nextpnr_ICESTORM_LC_1$I3
.sym 10834 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 10836 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 10842 $nextpnr_ICESTORM_LC_1$I3
.sym 10845 w_rx_09_fifo_push
.sym 10846 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 10847 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 10848 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10851 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10852 rx_09_fifo.rd_addr[4]
.sym 10853 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 10854 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10857 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 10858 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 10859 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 10860 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10863 rx_09_fifo.rd_addr[8]
.sym 10864 rx_09_fifo.rd_addr[7]
.sym 10865 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 10866 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 10869 rx_09_fifo.rd_addr[6]
.sym 10870 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 10871 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 10872 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10875 rx_09_fifo.rd_addr[3]
.sym 10876 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 10877 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 10878 rx_09_fifo.rd_addr[7]
.sym 10882 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 10883 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10884 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10885 lvds_rx_09_inst.r_data[6]
.sym 10886 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10887 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10888 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10889 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10896 lvds_rx_09_inst.r_data[16]
.sym 10897 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10898 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 10900 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 10901 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10903 w_rx_09_fifo_push
.sym 10906 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10907 $PACKER_VCC_NET
.sym 10909 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 10910 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 10912 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 10913 w_rx_09_fifo_push
.sym 10914 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10915 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 10916 rx_24_fifo.rd_addr[5]
.sym 10917 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 10925 w_lvds_rx_09_d1
.sym 10926 lvds_rx_09_inst.r_data[24]
.sym 10928 lvds_rx_09_inst.r_data[1]
.sym 10929 lvds_rx_09_inst.r_data[22]
.sym 10932 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 10933 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10939 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10940 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10942 lvds_rx_09_inst.r_data[6]
.sym 10948 lvds_rx_09_inst.r_data[26]
.sym 10949 lvds_rx_09_inst.r_data[8]
.sym 10958 lvds_rx_09_inst.r_data[26]
.sym 10964 lvds_rx_09_inst.r_data[24]
.sym 10969 lvds_rx_09_inst.r_data[6]
.sym 10977 lvds_rx_09_inst.r_data[22]
.sym 10981 lvds_rx_09_inst.r_data[8]
.sym 10989 w_lvds_rx_09_d1
.sym 10995 lvds_rx_09_inst.r_data[1]
.sym 10998 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10999 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 11000 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 11001 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 11002 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 11003 lvds_clock_$glb_clk
.sym 11004 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11006 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11008 io_smi_data[1]$SB_IO_OUT
.sym 11010 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 11011 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11015 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11020 w_rx_09_fifo_full
.sym 11021 lvds_rx_09_inst.r_data[26]
.sym 11029 $PACKER_VCC_NET
.sym 11033 w_smi_read_req
.sym 11034 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 11035 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 11037 sys_ctrl_ins.reset_cmd
.sym 11038 $PACKER_VCC_NET
.sym 11039 $PACKER_VCC_NET
.sym 11040 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11048 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11049 w_cs[0]
.sym 11050 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11067 $PACKER_VCC_NET
.sym 11071 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11080 $PACKER_VCC_NET
.sym 11086 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11116 w_cs[0]
.sym 11125 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11126 r_counter_$glb_clk
.sym 11127 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11128 w_smi_read_req
.sym 11129 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 11132 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 11143 io_smi_data[1]$SB_IO_OUT
.sym 11149 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11152 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11153 spi_if_ins.w_rx_data[2]
.sym 11154 rx_24_fifo.rd_addr[5]
.sym 11156 rx_24_fifo.rd_addr[6]
.sym 11157 rx_24_fifo.rd_addr[8]
.sym 11158 rx_24_fifo.rd_addr[7]
.sym 11159 rx_24_fifo.rd_addr[9]
.sym 11172 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11175 rx_24_fifo.rd_addr[6]
.sym 11177 rx_24_fifo.rd_addr[0]
.sym 11178 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 11180 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11184 rx_24_fifo.rd_addr[7]
.sym 11187 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11189 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11198 rx_24_fifo.rd_addr[5]
.sym 11201 $nextpnr_ICESTORM_LC_9$O
.sym 11203 rx_24_fifo.rd_addr[0]
.sym 11207 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11209 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 11213 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11216 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11217 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11219 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11222 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11223 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11225 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11228 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11229 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11231 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11233 rx_24_fifo.rd_addr[5]
.sym 11235 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11237 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11240 rx_24_fifo.rd_addr[6]
.sym 11241 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11243 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11245 rx_24_fifo.rd_addr[7]
.sym 11247 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11248 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11249 r_counter_$glb_clk
.sym 11250 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11255 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 11256 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 11258 w_ioc[2]
.sym 11263 w_rx_09_fifo_data[30]
.sym 11268 w_rx_09_fifo_data[10]
.sym 11269 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11270 w_rx_09_fifo_data[11]
.sym 11272 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 11276 w_rx_24_fifo_empty
.sym 11277 rx_09_fifo.rd_addr[3]
.sym 11278 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11279 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 11281 lvds_rx_09_inst.r_data[6]
.sym 11283 rx_09_fifo.wr_addr[7]
.sym 11284 rx_24_fifo.wr_addr[5]
.sym 11285 rx_24_fifo.rd_addr[9]
.sym 11287 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11303 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11304 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 11310 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11316 rx_24_fifo.rd_addr[8]
.sym 11317 rx_24_fifo.rd_addr[9]
.sym 11324 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11326 rx_24_fifo.rd_addr[8]
.sym 11328 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11332 rx_24_fifo.rd_addr[9]
.sym 11334 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11344 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11345 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 11371 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11372 r_counter_$glb_clk
.sym 11373 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11374 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11377 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 11381 r_tx_data[0]
.sym 11391 w_rx_09_fifo_data[25]
.sym 11393 w_fetch
.sym 11396 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11398 i_glob_clock$SB_IO_IN
.sym 11399 $PACKER_VCC_NET
.sym 11400 $PACKER_VCC_NET
.sym 11401 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 11403 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 11404 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 11405 w_rx_09_fifo_push
.sym 11409 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 11416 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 11419 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11420 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 11422 smi_ctrl_ins.r_fifo_24_pull
.sym 11424 rx_24_fifo.wr_addr[6]
.sym 11426 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 11427 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 11429 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 11430 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 11432 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11433 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11435 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 11436 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11437 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 11439 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11440 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11441 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 11442 smi_ctrl_ins.r_fifo_24_pull_1
.sym 11444 rx_24_fifo.wr_addr[5]
.sym 11445 w_rx_24_fifo_empty
.sym 11446 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 11448 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11449 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11450 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 11451 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 11454 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11455 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 11456 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 11457 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 11460 rx_24_fifo.wr_addr[5]
.sym 11461 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 11462 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 11463 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 11468 smi_ctrl_ins.r_fifo_24_pull
.sym 11473 smi_ctrl_ins.r_fifo_24_pull
.sym 11474 smi_ctrl_ins.r_fifo_24_pull_1
.sym 11475 w_rx_24_fifo_empty
.sym 11478 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11479 rx_24_fifo.wr_addr[6]
.sym 11480 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 11481 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 11484 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11485 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11486 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11487 w_rx_24_fifo_empty
.sym 11492 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 11495 r_counter_$glb_clk
.sym 11496 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11497 w_rx_data[2]
.sym 11498 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 11499 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 11500 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11501 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 11502 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 11504 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 11509 w_ioc[0]
.sym 11512 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 11517 w_tx_data_smi[3]
.sym 11520 $PACKER_VCC_NET
.sym 11522 w_fetch
.sym 11523 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 11525 $PACKER_VCC_NET
.sym 11528 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11529 w_tx_data_sys[0]
.sym 11530 $PACKER_VCC_NET
.sym 11532 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 11538 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11541 w_cs[0]
.sym 11550 lvds_rx_09_inst.r_data[14]
.sym 11553 lvds_rx_09_inst.r_data[6]
.sym 11555 lvds_rx_09_inst.r_data[1]
.sym 11565 w_fetch
.sym 11574 lvds_rx_09_inst.r_data[14]
.sym 11578 lvds_rx_09_inst.r_data[6]
.sym 11598 lvds_rx_09_inst.r_data[1]
.sym 11614 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11615 w_cs[0]
.sym 11616 w_fetch
.sym 11617 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 11618 lvds_clock_$glb_clk
.sym 11621 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 11622 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 11626 lvds_rx_09_inst.r_phase_count[0]
.sym 11636 w_rx_09_fifo_data[8]
.sym 11641 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 11645 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11646 rx_24_fifo.rd_addr[7]
.sym 11647 o_tr_vc2$SB_IO_OUT
.sym 11648 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11649 rx_24_fifo.rd_addr[8]
.sym 11650 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 11651 w_tx_data_io[0]
.sym 11652 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11653 spi_if_ins.w_rx_data[2]
.sym 11654 w_ioc[1]
.sym 11661 w_cs[2]
.sym 11662 $PACKER_VCC_NET
.sym 11663 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 11664 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 11666 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 11667 lvds_rx_09_inst.r_phase_count[1]
.sym 11668 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 11670 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 11671 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 11672 $PACKER_VCC_NET
.sym 11673 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 11675 w_fetch
.sym 11676 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 11677 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 11679 rx_24_fifo.rd_addr[0]
.sym 11683 lvds_rx_09_inst.r_phase_count[0]
.sym 11684 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 11686 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 11688 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11693 $nextpnr_ICESTORM_LC_2$O
.sym 11696 lvds_rx_09_inst.r_phase_count[0]
.sym 11699 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 11701 lvds_rx_09_inst.r_phase_count[1]
.sym 11702 $PACKER_VCC_NET
.sym 11703 lvds_rx_09_inst.r_phase_count[0]
.sym 11706 $PACKER_VCC_NET
.sym 11707 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 11709 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 11712 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 11713 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 11714 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 11715 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 11718 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11719 w_fetch
.sym 11720 w_cs[2]
.sym 11721 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 11725 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 11727 rx_24_fifo.rd_addr[0]
.sym 11733 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 11736 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 11737 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 11738 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 11739 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 11740 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 11741 lvds_clock_$glb_clk
.sym 11742 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11743 io_ctrl_ins.o_pmod[1]
.sym 11745 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11746 io_ctrl_ins.o_pmod[2]
.sym 11747 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11748 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 11750 io_ctrl_ins.o_pmod[3]
.sym 11755 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 11756 $PACKER_VCC_NET
.sym 11758 lvds_rx_09_inst.r_push
.sym 11763 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 11767 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 11769 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 11772 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11776 w_tx_data_io[2]
.sym 11802 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11813 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11841 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11863 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11864 r_counter_$glb_clk
.sym 11866 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11867 w_tx_data_io[4]
.sym 11868 w_tx_data_io[1]
.sym 11869 w_tx_data_io[0]
.sym 11870 w_tx_data_io[3]
.sym 11871 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11872 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11873 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 11883 w_rx_data[1]
.sym 11891 $PACKER_VCC_NET
.sym 11907 w_ioc[0]
.sym 11909 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 11910 o_shdn_tx_lna$SB_IO_OUT
.sym 11911 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11912 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 11915 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11917 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 11918 io_ctrl_ins.o_pmod[2]
.sym 11919 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11920 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11922 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 11923 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 11924 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 11928 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11930 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11931 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 11940 io_ctrl_ins.o_pmod[2]
.sym 11941 o_shdn_tx_lna$SB_IO_OUT
.sym 11942 w_ioc[0]
.sym 11943 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 11946 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11948 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 11949 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 11953 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11954 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11955 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 11970 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11971 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 11972 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 11982 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11983 w_ioc[0]
.sym 11984 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 11986 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 11987 r_counter_$glb_clk
.sym 11988 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11991 w_rx_09_fifo_data[19]
.sym 12002 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 12003 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 12004 i_config[1]$SB_IO_IN
.sym 12005 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 12006 o_shdn_tx_lna$SB_IO_OUT
.sym 12007 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 12009 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 12013 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12017 $PACKER_VCC_NET
.sym 12037 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 12069 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 12113 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 12128 lvds_rx_09_inst.r_data[17]
.sym 12141 lvds_rx_24_inst.o_debug_state[0]
.sym 12244 $PACKER_VCC_NET
.sym 12309 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12320 io_smi_data[7]$SB_IO_OUT
.sym 12325 io_smi_data[0]$SB_IO_OUT
.sym 12333 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 12337 sys_ctrl_ins.reset_count[2]
.sym 12338 sys_ctrl_ins.reset_count[3]
.sym 12339 sys_ctrl_ins.reset_count[0]
.sym 12340 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12341 sys_ctrl_ins.reset_count[1]
.sym 12345 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 12347 rx_09_fifo.rd_addr[6]
.sym 12348 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 12349 rx_09_fifo.rd_addr[7]
.sym 12358 rx_09_fifo.rd_addr[3]
.sym 12359 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 12367 i_sck$SB_IO_IN
.sym 12381 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 12389 rx_09_fifo.rd_addr[4]
.sym 12390 rx_09_fifo.rd_addr[0]
.sym 12392 rx_09_fifo.rd_addr[7]
.sym 12395 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 12396 rx_09_fifo.rd_addr[3]
.sym 12399 rx_09_fifo.rd_addr[6]
.sym 12403 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12406 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 12409 $nextpnr_ICESTORM_LC_5$O
.sym 12412 rx_09_fifo.rd_addr[0]
.sym 12415 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12417 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 12421 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12423 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12425 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12427 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12430 rx_09_fifo.rd_addr[3]
.sym 12431 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12433 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12435 rx_09_fifo.rd_addr[4]
.sym 12437 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12439 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12441 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 12443 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12445 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12448 rx_09_fifo.rd_addr[6]
.sym 12449 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12451 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12453 rx_09_fifo.rd_addr[7]
.sym 12455 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12456 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 12457 r_counter_$glb_clk
.sym 12458 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12465 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 12466 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 12467 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 12468 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 12469 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 12470 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 12473 rx_09_fifo.wr_addr[4]
.sym 12476 $PACKER_VCC_NET
.sym 12477 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 12481 io_smi_data[7]$SB_IO_OUT
.sym 12483 rx_09_fifo.rd_addr[3]
.sym 12485 rx_09_fifo.rd_addr[4]
.sym 12486 sys_ctrl_ins.reset_cmd
.sym 12492 rx_09_fifo.rd_addr[6]
.sym 12501 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12505 rx_09_fifo.rd_addr[4]
.sym 12506 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12512 rx_09_fifo.rd_addr[7]
.sym 12517 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 12527 rx_09_fifo.rd_addr[6]
.sym 12529 rx_09_fifo.rd_addr[7]
.sym 12535 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12544 sys_ctrl_ins.reset_cmd
.sym 12545 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12548 rx_09_fifo.rd_addr[8]
.sym 12549 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 12555 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12567 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 12568 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 12569 rx_09_fifo.rd_addr[0]
.sym 12572 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12574 rx_09_fifo.rd_addr[8]
.sym 12576 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12580 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 12582 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12587 sys_ctrl_ins.reset_cmd
.sym 12588 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12598 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 12599 rx_09_fifo.rd_addr[0]
.sym 12606 rx_09_fifo.rd_addr[0]
.sym 12611 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12619 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 12620 r_counter_$glb_clk
.sym 12621 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12622 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 12623 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 12624 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 12625 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 12626 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 12627 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 12628 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 12629 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 12632 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 12634 rx_09_fifo.rd_addr[8]
.sym 12635 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 12636 rx_09_fifo.rd_addr[0]
.sym 12637 rx_09_fifo.rd_addr[3]
.sym 12638 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 12644 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 12646 w_rx_09_fifo_empty
.sym 12647 rx_09_fifo.wr_addr[7]
.sym 12649 rx_09_fifo.wr_addr[3]
.sym 12651 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12652 lvds_rx_09_inst.r_data[4]
.sym 12653 rx_09_fifo.rd_addr[0]
.sym 12655 rx_09_fifo.wr_addr[2]
.sym 12656 lvds_rx_09_inst.r_data[17]
.sym 12657 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12666 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12667 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12668 rx_09_fifo.rd_addr[0]
.sym 12669 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 12670 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12673 rx_09_fifo.wr_addr[2]
.sym 12675 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 12677 rx_09_fifo.wr_addr[7]
.sym 12678 rx_09_fifo.rd_addr[7]
.sym 12683 w_rx_09_fifo_empty
.sym 12685 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12688 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12689 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12690 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 12691 w_rx_09_fifo_empty
.sym 12693 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 12694 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[0]
.sym 12696 rx_09_fifo.rd_addr[7]
.sym 12697 rx_09_fifo.wr_addr[2]
.sym 12698 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12699 rx_09_fifo.wr_addr[7]
.sym 12703 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 12708 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12714 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12715 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12716 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12717 w_rx_09_fifo_empty
.sym 12720 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[0]
.sym 12721 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 12722 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 12723 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 12726 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12727 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12728 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12729 w_rx_09_fifo_empty
.sym 12733 rx_09_fifo.rd_addr[0]
.sym 12735 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12738 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12739 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12740 w_rx_09_fifo_empty
.sym 12741 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12743 r_counter_$glb_clk
.sym 12744 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12745 lvds_rx_09_inst.r_data[19]
.sym 12746 lvds_rx_09_inst.r_data[4]
.sym 12748 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 12749 lvds_rx_09_inst.r_data[2]
.sym 12750 lvds_rx_09_inst.r_data[29]
.sym 12751 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 12752 lvds_rx_09_inst.r_data[0]
.sym 12755 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12757 rx_09_fifo.rd_addr[4]
.sym 12763 rx_09_fifo.rd_addr[6]
.sym 12765 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 12766 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12767 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 12769 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12771 rx_09_fifo.wr_addr[8]
.sym 12773 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 12775 rx_09_fifo.wr_addr[3]
.sym 12776 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 12779 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12780 lvds_rx_09_inst.r_data[4]
.sym 12787 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12788 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 12789 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 12795 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 12796 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12797 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12798 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 12800 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 12801 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 12819 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 12825 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 12832 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12838 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12846 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 12851 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12855 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 12861 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 12865 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 12866 lvds_clock_$glb_clk
.sym 12867 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12870 w_rx_09_fifo_data[18]
.sym 12871 w_rx_09_fifo_data[31]
.sym 12872 w_rx_09_fifo_data[2]
.sym 12875 w_rx_09_fifo_data[5]
.sym 12878 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12880 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12881 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12882 rx_09_fifo.wr_addr[8]
.sym 12883 rx_09_fifo.rd_addr[7]
.sym 12884 rx_09_fifo.wr_addr[4]
.sym 12886 rx_09_fifo.wr_addr[2]
.sym 12888 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12889 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12890 rx_09_fifo.wr_addr[6]
.sym 12891 rx_09_fifo.rd_addr[6]
.sym 12893 w_rx_09_fifo_data[2]
.sym 12894 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 12896 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12897 rx_09_fifo.wr_addr[6]
.sym 12899 spi_if_ins.r_tx_byte[7]
.sym 12900 rx_09_fifo.rd_addr[4]
.sym 12901 rx_09_fifo.wr_addr[7]
.sym 12903 rx_09_fifo.wr_addr[3]
.sym 12909 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12913 rx_09_fifo.wr_addr[6]
.sym 12915 rx_09_fifo.wr_addr[7]
.sym 12916 rx_09_fifo.wr_addr[3]
.sym 12918 rx_09_fifo.wr_addr[4]
.sym 12919 rx_09_fifo.wr_addr[2]
.sym 12920 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12923 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12941 $nextpnr_ICESTORM_LC_4$O
.sym 12944 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12947 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 12949 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12951 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12953 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 12955 rx_09_fifo.wr_addr[2]
.sym 12957 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 12959 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 12962 rx_09_fifo.wr_addr[3]
.sym 12963 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 12965 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 12968 rx_09_fifo.wr_addr[4]
.sym 12969 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 12971 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 12974 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12975 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 12977 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 12980 rx_09_fifo.wr_addr[6]
.sym 12981 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 12983 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 12985 rx_09_fifo.wr_addr[7]
.sym 12987 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 12993 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12994 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12996 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 12998 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13005 w_smi_read_req
.sym 13008 w_rx_09_fifo_data[5]
.sym 13009 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 13010 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 13011 $PACKER_VCC_NET
.sym 13015 w_rx_09_fifo_data[18]
.sym 13016 spi_if_ins.r_tx_byte[6]
.sym 13017 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13022 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13023 w_smi_data_output[1]
.sym 13027 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 13032 rx_09_fifo.rd_addr[8]
.sym 13034 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 13036 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13037 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 13038 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 13039 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13042 rx_09_fifo.wr_addr[8]
.sym 13043 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 13044 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 13045 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 13046 w_rx_09_fifo_full
.sym 13047 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 13048 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 13049 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13050 lvds_rx_09_inst.r_data[4]
.sym 13051 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 13053 rx_09_fifo.rd_addr[3]
.sym 13054 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13058 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13059 rx_09_fifo.rd_addr[6]
.sym 13060 rx_09_fifo.rd_addr[4]
.sym 13061 rx_09_fifo.rd_addr[7]
.sym 13062 w_rx_09_fifo_push
.sym 13064 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 13066 rx_09_fifo.wr_addr[8]
.sym 13068 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 13072 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 13074 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 13077 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 13078 rx_09_fifo.rd_addr[4]
.sym 13079 rx_09_fifo.rd_addr[6]
.sym 13080 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 13084 lvds_rx_09_inst.r_data[4]
.sym 13089 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 13090 w_rx_09_fifo_push
.sym 13091 rx_09_fifo.rd_addr[7]
.sym 13092 w_rx_09_fifo_full
.sym 13095 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13096 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13097 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13098 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13101 rx_09_fifo.rd_addr[8]
.sym 13102 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 13103 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 13104 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13107 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 13108 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 13109 rx_09_fifo.rd_addr[3]
.sym 13110 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 13111 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 13112 lvds_clock_$glb_clk
.sym 13113 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 13114 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13115 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13116 spi_if_ins.spi.r_tx_byte[6]
.sym 13117 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13119 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13120 spi_if_ins.spi.r_tx_byte[7]
.sym 13121 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13126 spi_if_ins.w_rx_data[2]
.sym 13138 w_rx_09_fifo_empty
.sym 13141 $PACKER_GND_NET
.sym 13148 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13156 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13163 sys_ctrl_ins.reset_cmd
.sym 13165 $PACKER_GND_NET
.sym 13166 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13168 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13177 i_smi_a3$SB_IO_IN
.sym 13180 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13183 w_smi_data_output[1]
.sym 13194 $PACKER_GND_NET
.sym 13208 w_smi_data_output[1]
.sym 13209 i_smi_a3$SB_IO_IN
.sym 13218 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13221 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13225 sys_ctrl_ins.reset_cmd
.sym 13234 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13235 r_counter_$glb_clk
.sym 13236 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13237 spi_if_ins.spi.r_tx_byte[3]
.sym 13238 spi_if_ins.spi.r_tx_byte[2]
.sym 13239 spi_if_ins.spi.r_tx_byte[5]
.sym 13240 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13241 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 13243 spi_if_ins.spi.r_tx_byte[1]
.sym 13244 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13253 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13254 rx_09_fifo.wr_addr[7]
.sym 13255 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13257 w_rx_09_fifo_data[17]
.sym 13258 rx_09_fifo.wr_addr[8]
.sym 13260 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13263 spi_if_ins.w_rx_data[3]
.sym 13265 spi_if_ins.w_rx_data[0]
.sym 13268 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13269 spi_if_ins.w_rx_data[1]
.sym 13270 w_ioc[0]
.sym 13271 rx_09_fifo.wr_addr[8]
.sym 13280 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 13282 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13287 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13298 w_rx_09_fifo_empty
.sym 13299 w_rx_24_fifo_empty
.sym 13301 w_lvds_rx_09_d1
.sym 13306 w_lvds_rx_09_d0
.sym 13312 w_rx_24_fifo_empty
.sym 13313 w_rx_09_fifo_empty
.sym 13317 w_lvds_rx_09_d1
.sym 13318 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13319 w_lvds_rx_09_d0
.sym 13320 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13335 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13336 w_lvds_rx_09_d1
.sym 13337 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13338 w_lvds_rx_09_d0
.sym 13357 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 13358 lvds_clock_$glb_clk
.sym 13359 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 13360 spi_if_ins.r_tx_byte[5]
.sym 13361 $PACKER_GND_NET
.sym 13362 spi_if_ins.r_tx_byte[3]
.sym 13363 spi_if_ins.r_tx_byte[2]
.sym 13364 spi_if_ins.r_tx_byte[4]
.sym 13367 spi_if_ins.r_tx_byte[1]
.sym 13370 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 13373 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 13375 w_rx_09_fifo_push
.sym 13376 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13377 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13381 i_glob_clock$SB_IO_IN
.sym 13384 rx_09_fifo.wr_addr[3]
.sym 13389 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13391 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13394 w_cs[1]
.sym 13395 spi_if_ins.r_tx_byte[7]
.sym 13403 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13410 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13411 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13413 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13414 spi_if_ins.w_rx_data[2]
.sym 13421 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13426 w_lvds_rx_09_d0
.sym 13427 w_lvds_rx_09_d1
.sym 13432 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 13458 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13459 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13460 w_lvds_rx_09_d0
.sym 13461 w_lvds_rx_09_d1
.sym 13465 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 13466 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13467 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13479 spi_if_ins.w_rx_data[2]
.sym 13480 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13481 r_counter_$glb_clk
.sym 13483 w_ioc[1]
.sym 13484 w_cs[0]
.sym 13485 w_ioc[4]
.sym 13486 w_ioc[3]
.sym 13487 w_ioc[0]
.sym 13488 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13489 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13490 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13493 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13495 w_fetch
.sym 13496 $PACKER_VCC_NET
.sym 13497 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 13502 $PACKER_VCC_NET
.sym 13504 $PACKER_GND_NET
.sym 13505 $PACKER_VCC_NET
.sym 13509 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13514 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13515 spi_if_ins.r_tx_byte[6]
.sym 13518 w_cs[3]
.sym 13531 w_ioc[2]
.sym 13535 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13539 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13542 w_ioc[4]
.sym 13543 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13544 w_tx_data_sys[0]
.sym 13547 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13548 w_ioc[1]
.sym 13549 i_glob_clock$SB_IO_IN
.sym 13551 w_ioc[3]
.sym 13557 w_ioc[4]
.sym 13559 w_ioc[3]
.sym 13560 w_ioc[2]
.sym 13575 w_ioc[1]
.sym 13576 w_ioc[3]
.sym 13577 w_ioc[2]
.sym 13578 w_ioc[4]
.sym 13599 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13600 w_tx_data_sys[0]
.sym 13601 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13602 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13603 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13604 i_glob_clock$SB_IO_IN
.sym 13606 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13607 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 13608 spi_if_ins.r_tx_byte[6]
.sym 13609 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13610 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13611 spi_if_ins.r_tx_byte[7]
.sym 13612 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13613 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13618 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13619 w_cs[2]
.sym 13622 w_cs[1]
.sym 13625 w_ioc[1]
.sym 13628 w_cs[2]
.sym 13633 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13634 w_ioc[0]
.sym 13637 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 13638 w_rx_data[2]
.sym 13640 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13647 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13648 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 13652 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13653 w_lvds_rx_09_d1
.sym 13654 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13655 w_ioc[1]
.sym 13657 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13658 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13659 w_lvds_rx_09_d0
.sym 13660 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13661 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13663 w_fetch
.sym 13665 w_tx_data_smi[0]
.sym 13666 w_cs[1]
.sym 13667 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 13668 spi_if_ins.w_rx_data[2]
.sym 13671 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13674 w_tx_data_io[0]
.sym 13683 spi_if_ins.w_rx_data[2]
.sym 13686 w_cs[1]
.sym 13688 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13689 w_fetch
.sym 13692 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 13693 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 13694 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13695 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13700 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13704 w_lvds_rx_09_d1
.sym 13705 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13706 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13707 w_lvds_rx_09_d0
.sym 13710 w_ioc[1]
.sym 13711 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13722 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13723 w_tx_data_io[0]
.sym 13724 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13725 w_tx_data_smi[0]
.sym 13726 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13729 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 13730 io_ctrl_ins.debug_mode[0]
.sym 13731 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13733 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13734 io_ctrl_ins.debug_mode[1]
.sym 13736 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 13742 w_tx_data_io[2]
.sym 13744 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13746 rx_09_fifo.wr_addr[7]
.sym 13747 w_tx_data_smi[2]
.sym 13748 w_rx_09_fifo_data[3]
.sym 13752 rx_09_fifo.rd_addr[3]
.sym 13754 w_rx_data[0]
.sym 13755 w_tx_data_io[4]
.sym 13757 w_tx_data_io[1]
.sym 13760 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13761 w_tx_data_io[3]
.sym 13762 w_rx_data[3]
.sym 13763 w_ioc[0]
.sym 13764 w_rx_data[4]
.sym 13772 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 13773 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 13780 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 13784 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13785 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 13786 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13788 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 13795 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 13809 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 13810 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 13811 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13812 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 13815 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 13816 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 13817 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 13818 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 13839 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 13849 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 13850 lvds_clock_$glb_clk
.sym 13851 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 13852 i_button_SB_LUT4_I2_I3[2]
.sym 13854 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 13855 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 13856 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 13858 io_ctrl_ins.rf_pin_state[0]
.sym 13859 io_ctrl_ins.rf_pin_state[2]
.sym 13861 rx_09_fifo.rd_addr[3]
.sym 13868 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 13874 o_rx_h_tx_l_b$SB_IO_OUT
.sym 13876 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13877 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13881 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13885 i_smi_a1$SB_IO_IN
.sym 13886 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 13887 w_rx_data[1]
.sym 13895 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 13898 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13899 w_rx_data[1]
.sym 13900 io_ctrl_ins.o_pmod[3]
.sym 13903 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13906 w_ioc[0]
.sym 13907 w_ioc[1]
.sym 13908 o_tr_vc2$SB_IO_OUT
.sym 13910 w_rx_data[2]
.sym 13920 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13922 w_rx_data[3]
.sym 13926 w_rx_data[1]
.sym 13938 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 13939 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13941 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13944 w_rx_data[2]
.sym 13950 w_ioc[0]
.sym 13951 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13953 w_ioc[1]
.sym 13956 io_ctrl_ins.o_pmod[3]
.sym 13957 w_ioc[0]
.sym 13958 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13959 o_tr_vc2$SB_IO_OUT
.sym 13969 w_rx_data[3]
.sym 13972 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13973 r_counter_$glb_clk
.sym 13975 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 13976 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 13977 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 13978 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 13979 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 13980 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 13981 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 13982 io_ctrl_ins.pmod_dir_state[4]
.sym 13984 rx_09_fifo.wr_addr[4]
.sym 13992 io_ctrl_ins.o_pmod[6]
.sym 13994 $PACKER_VCC_NET
.sym 13998 io_ctrl_ins.o_pmod[0]
.sym 14016 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14018 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14019 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 14020 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14021 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14023 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14024 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14027 w_ioc[1]
.sym 14028 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 14029 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14030 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 14031 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 14033 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 14034 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14035 w_ioc[0]
.sym 14036 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 14037 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 14038 io_ctrl_ins.pmod_dir_state[3]
.sym 14039 io_ctrl_ins.pmod_dir_state[4]
.sym 14040 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 14043 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 14045 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 14046 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 14047 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 14049 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 14050 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 14051 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 14052 w_ioc[0]
.sym 14055 io_ctrl_ins.pmod_dir_state[4]
.sym 14056 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14057 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14058 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14061 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 14062 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 14063 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14064 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 14067 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 14068 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 14069 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 14070 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14073 io_ctrl_ins.pmod_dir_state[3]
.sym 14074 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14075 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14076 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 14079 w_ioc[0]
.sym 14080 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14082 w_ioc[1]
.sym 14085 w_ioc[1]
.sym 14086 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14087 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 14091 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 14092 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14094 w_ioc[1]
.sym 14095 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14096 r_counter_$glb_clk
.sym 14097 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14098 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 14099 w_tx_data_io[7]
.sym 14100 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 14101 w_tx_data_io[6]
.sym 14102 w_tx_data_io[5]
.sym 14104 io_ctrl_ins.pmod_dir_state[3]
.sym 14112 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14113 o_led0$SB_IO_OUT
.sym 14114 o_tr_vc2$SB_IO_OUT
.sym 14119 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14121 i_config[0]$SB_IO_IN
.sym 14123 i_smi_a1$SB_IO_IN
.sym 14154 lvds_rx_09_inst.r_data[17]
.sym 14184 lvds_rx_09_inst.r_data[17]
.sym 14218 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 14219 lvds_clock_$glb_clk
.sym 14230 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14239 w_rx_09_fifo_data[19]
.sym 14242 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 14244 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 14256 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 14279 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14290 lvds_rx_24_inst.o_debug_state[0]
.sym 14301 lvds_rx_24_inst.o_debug_state[0]
.sym 14303 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14365 i_smi_a1$SB_IO_IN
.sym 14388 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14399 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14418 i_sck$SB_IO_IN
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14437 io_smi_data[3]$SB_IO_OUT
.sym 14440 i_sck$SB_IO_IN
.sym 14444 w_rx_09_fifo_data[14]
.sym 14447 w_rx_09_fifo_data[15]
.sym 14448 i_smi_a3$SB_IO_IN
.sym 14449 w_rx_09_fifo_data[12]
.sym 14450 io_smi_data[7]$SB_IO_OUT
.sym 14451 io_smi_data[6]$SB_IO_OUT
.sym 14468 lvds_rx_09_inst.r_data[19]
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14488 sys_ctrl_ins.reset_count[2]
.sym 14489 sys_ctrl_ins.reset_count[3]
.sym 14490 sys_ctrl_ins.reset_cmd
.sym 14492 sys_ctrl_ins.reset_count[1]
.sym 14498 sys_ctrl_ins.reset_count[0]
.sym 14499 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14504 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14518 $nextpnr_ICESTORM_LC_17$O
.sym 14520 sys_ctrl_ins.reset_count[0]
.sym 14524 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14526 sys_ctrl_ins.reset_count[1]
.sym 14530 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14531 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14533 sys_ctrl_ins.reset_count[2]
.sym 14534 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14537 sys_ctrl_ins.reset_count[3]
.sym 14538 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14540 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14546 sys_ctrl_ins.reset_count[0]
.sym 14549 sys_ctrl_ins.reset_count[0]
.sym 14550 sys_ctrl_ins.reset_count[2]
.sym 14551 sys_ctrl_ins.reset_count[3]
.sym 14552 sys_ctrl_ins.reset_count[1]
.sym 14555 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14556 sys_ctrl_ins.reset_count[0]
.sym 14557 sys_ctrl_ins.reset_count[1]
.sym 14565 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14566 r_counter_$glb_clk
.sym 14567 sys_ctrl_ins.reset_cmd
.sym 14574 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14575 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 14577 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14579 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14585 rx_09_fifo.wr_addr[2]
.sym 14589 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14590 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14591 rx_09_fifo.wr_addr[7]
.sym 14601 i_mosi$SB_IO_IN
.sym 14602 io_smi_data[6]$SB_IO_OUT
.sym 14623 i_ss$SB_IO_IN
.sym 14624 w_smi_data_output[6]
.sym 14627 i_mosi$SB_IO_IN
.sym 14628 w_smi_data_output[7]
.sym 14661 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 14662 rx_09_fifo.rd_addr[0]
.sym 14668 rx_09_fifo.rd_addr[3]
.sym 14669 rx_09_fifo.rd_addr[4]
.sym 14671 rx_09_fifo.rd_addr[6]
.sym 14675 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 14678 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 14680 rx_09_fifo.rd_addr[7]
.sym 14681 $nextpnr_ICESTORM_LC_10$O
.sym 14684 rx_09_fifo.rd_addr[0]
.sym 14687 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 14690 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 14693 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 14695 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 14697 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 14699 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 14702 rx_09_fifo.rd_addr[3]
.sym 14703 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 14705 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 14708 rx_09_fifo.rd_addr[4]
.sym 14709 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 14711 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 14713 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 14715 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 14717 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 14720 rx_09_fifo.rd_addr[6]
.sym 14721 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 14723 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 14725 rx_09_fifo.rd_addr[7]
.sym 14727 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 14735 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 14736 w_smi_data_output[6]
.sym 14738 w_smi_data_output[7]
.sym 14743 rx_09_fifo.wr_addr[3]
.sym 14747 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 14751 rx_09_fifo.rd_addr[6]
.sym 14756 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 14760 lvds_rx_09_inst.r_data[27]
.sym 14762 w_lvds_rx_09_d0
.sym 14766 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 14767 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 14774 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 14775 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14776 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 14779 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 14780 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 14781 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 14783 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 14784 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 14785 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 14786 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 14787 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 14788 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 14789 rx_09_fifo.wr_addr[4]
.sym 14793 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 14794 rx_09_fifo.wr_addr[7]
.sym 14795 rx_09_fifo.wr_addr[3]
.sym 14796 rx_09_fifo.rd_addr[8]
.sym 14797 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14800 rx_09_fifo.wr_addr[6]
.sym 14801 rx_09_fifo.wr_addr[8]
.sym 14802 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 14804 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 14806 rx_09_fifo.rd_addr[8]
.sym 14808 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 14810 $nextpnr_ICESTORM_LC_11$I3
.sym 14812 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14814 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 14820 $nextpnr_ICESTORM_LC_11$I3
.sym 14823 rx_09_fifo.wr_addr[3]
.sym 14824 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 14825 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 14826 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 14829 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 14830 rx_09_fifo.wr_addr[4]
.sym 14831 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 14832 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 14835 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 14836 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 14837 rx_09_fifo.wr_addr[6]
.sym 14838 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 14841 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 14842 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14844 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 14847 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 14848 rx_09_fifo.wr_addr[8]
.sym 14849 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 14850 rx_09_fifo.wr_addr[7]
.sym 14854 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14855 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14856 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 14857 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14858 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14859 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 14860 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 14861 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14865 $PACKER_VCC_NET
.sym 14866 w_rx_09_fifo_pulled_data[30]
.sym 14867 rx_09_fifo.rd_addr[7]
.sym 14870 smi_ctrl_ins.int_cnt_09[3]
.sym 14871 rx_09_fifo.wr_addr[3]
.sym 14872 rx_09_fifo.wr_addr[6]
.sym 14873 lvds_rx_09_inst.r_data[20]
.sym 14874 i_smi_a3$SB_IO_IN
.sym 14875 rx_09_fifo.rd_addr[7]
.sym 14876 rx_09_fifo.wr_addr[7]
.sym 14877 lvds_rx_09_inst.r_data[18]
.sym 14884 lvds_rx_09_inst.r_data[3]
.sym 14887 i_mosi$SB_IO_IN
.sym 14897 rx_09_fifo.wr_addr[2]
.sym 14898 rx_09_fifo.rd_addr[0]
.sym 14899 lvds_rx_09_inst.r_data[2]
.sym 14901 lvds_rx_09_inst.r_data[17]
.sym 14902 lvds_rx_09_inst.r_data[0]
.sym 14903 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14904 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 14916 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 14917 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 14920 lvds_rx_09_inst.r_data[27]
.sym 14922 w_lvds_rx_09_d0
.sym 14930 lvds_rx_09_inst.r_data[17]
.sym 14935 lvds_rx_09_inst.r_data[2]
.sym 14946 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 14947 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 14948 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14949 rx_09_fifo.wr_addr[2]
.sym 14955 lvds_rx_09_inst.r_data[0]
.sym 14959 lvds_rx_09_inst.r_data[27]
.sym 14964 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 14967 rx_09_fifo.rd_addr[0]
.sym 14971 w_lvds_rx_09_d0
.sym 14974 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 14975 lvds_clock_$glb_clk
.sym 14976 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 14977 spi_if_ins.spi.r_rx_byte[3]
.sym 14978 spi_if_ins.spi.r_rx_byte[4]
.sym 14979 spi_if_ins.spi.r_rx_byte[6]
.sym 14980 spi_if_ins.spi.r_rx_byte[7]
.sym 14981 spi_if_ins.spi.r_rx_byte[2]
.sym 14982 spi_if_ins.spi.r_rx_byte[1]
.sym 14983 spi_if_ins.spi.r_rx_byte[5]
.sym 14984 spi_if_ins.spi.r_rx_byte[0]
.sym 14991 rx_09_fifo.rd_addr[7]
.sym 14993 rx_09_fifo.rd_addr[6]
.sym 14999 rx_09_fifo.rd_addr[6]
.sym 15000 smi_ctrl_ins.soe_and_reset
.sym 15004 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15008 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 15031 lvds_rx_09_inst.r_data[29]
.sym 15033 lvds_rx_09_inst.r_data[0]
.sym 15036 lvds_rx_09_inst.r_data[16]
.sym 15044 lvds_rx_09_inst.r_data[3]
.sym 15063 lvds_rx_09_inst.r_data[16]
.sym 15070 lvds_rx_09_inst.r_data[29]
.sym 15075 lvds_rx_09_inst.r_data[0]
.sym 15093 lvds_rx_09_inst.r_data[3]
.sym 15097 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 15098 lvds_clock_$glb_clk
.sym 15100 spi_if_ins.w_rx_data[0]
.sym 15102 spi_if_ins.w_rx_data[3]
.sym 15103 spi_if_ins.w_rx_data[4]
.sym 15104 spi_if_ins.w_rx_data[2]
.sym 15107 spi_if_ins.w_rx_data[1]
.sym 15112 rx_09_fifo.wr_addr[7]
.sym 15114 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15116 rx_09_fifo.wr_addr[3]
.sym 15118 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15120 rx_09_fifo.rd_addr[0]
.sym 15121 lvds_rx_09_inst.r_data[4]
.sym 15127 w_rx_09_fifo_data[31]
.sym 15143 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15152 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15154 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15159 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15160 $PACKER_VCC_NET
.sym 15164 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15172 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15173 $nextpnr_ICESTORM_LC_16$O
.sym 15176 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15179 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15181 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15182 $PACKER_VCC_NET
.sym 15186 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15187 $PACKER_VCC_NET
.sym 15189 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15193 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15204 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15217 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15218 $PACKER_VCC_NET
.sym 15219 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15220 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15221 r_counter_$glb_clk
.sym 15222 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15223 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15224 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15226 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15228 io_smi_data[3]$SB_IO_OUT
.sym 15235 spi_if_ins.w_rx_data[6]
.sym 15236 w_rx_09_fifo_data[27]
.sym 15237 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15239 spi_if_ins.w_rx_data[5]
.sym 15240 spi_if_ins.w_rx_data[1]
.sym 15242 spi_if_ins.w_rx_data[0]
.sym 15243 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 15244 rx_09_fifo.wr_addr[3]
.sym 15246 spi_if_ins.w_rx_data[3]
.sym 15250 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 15255 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15258 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15265 spi_if_ins.spi.r_tx_byte[2]
.sym 15266 spi_if_ins.spi.r_tx_byte[5]
.sym 15267 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15268 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15269 spi_if_ins.r_tx_byte[6]
.sym 15270 spi_if_ins.r_tx_byte[7]
.sym 15271 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15272 spi_if_ins.spi.r_tx_byte[3]
.sym 15273 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15274 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15275 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15276 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15278 spi_if_ins.spi.r_tx_byte[1]
.sym 15279 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15282 spi_if_ins.spi.r_tx_byte[6]
.sym 15283 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15286 spi_if_ins.spi.r_tx_byte[7]
.sym 15291 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15293 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15297 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15298 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15299 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15300 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15303 spi_if_ins.spi.r_tx_byte[2]
.sym 15304 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15305 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15306 spi_if_ins.spi.r_tx_byte[6]
.sym 15310 spi_if_ins.r_tx_byte[6]
.sym 15315 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15316 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15317 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15318 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15327 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15328 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15329 spi_if_ins.spi.r_tx_byte[3]
.sym 15330 spi_if_ins.spi.r_tx_byte[7]
.sym 15335 spi_if_ins.r_tx_byte[7]
.sym 15339 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15340 spi_if_ins.spi.r_tx_byte[5]
.sym 15341 spi_if_ins.spi.r_tx_byte[1]
.sym 15342 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15343 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15344 r_counter_$glb_clk
.sym 15345 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15346 spi_if_ins.state_if[2]
.sym 15348 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15349 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15355 spi_if_ins.spi.SCKr[2]
.sym 15358 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15359 w_rx_09_fifo_data[24]
.sym 15360 rx_09_fifo.wr_addr[3]
.sym 15362 w_smi_data_output[3]
.sym 15363 i_smi_a3$SB_IO_IN
.sym 15364 rx_09_fifo.wr_addr[6]
.sym 15366 w_rx_09_fifo_data[2]
.sym 15368 spi_if_ins.r_tx_byte[0]
.sym 15370 w_rx_09_fifo_data[26]
.sym 15371 spi_if_ins.w_rx_data[4]
.sym 15379 w_cs[1]
.sym 15387 spi_if_ins.r_tx_byte[5]
.sym 15389 spi_if_ins.r_tx_byte[3]
.sym 15390 spi_if_ins.r_tx_byte[2]
.sym 15391 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15394 spi_if_ins.r_tx_byte[1]
.sym 15395 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15398 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15399 spi_if_ins.r_tx_byte[4]
.sym 15401 w_rx_09_fifo_push
.sym 15404 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15420 spi_if_ins.r_tx_byte[3]
.sym 15428 spi_if_ins.r_tx_byte[2]
.sym 15434 spi_if_ins.r_tx_byte[5]
.sym 15440 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15445 spi_if_ins.r_tx_byte[4]
.sym 15459 spi_if_ins.r_tx_byte[1]
.sym 15462 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15464 w_rx_09_fifo_push
.sym 15466 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15467 r_counter_$glb_clk
.sym 15468 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15472 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15473 w_fetch
.sym 15474 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15485 smi_ctrl_ins.soe_and_reset
.sym 15487 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15489 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15490 w_rx_09_fifo_data[18]
.sym 15492 w_smi_data_output[1]
.sym 15493 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15494 w_tx_data_smi[1]
.sym 15496 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15500 w_cs[0]
.sym 15501 w_rx_09_fifo_data[9]
.sym 15503 spi_if_ins.r_tx_byte[7]
.sym 15504 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 15528 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15529 r_tx_data[4]
.sym 15534 r_tx_data[1]
.sym 15536 r_tx_data[2]
.sym 15539 r_tx_data[3]
.sym 15541 r_tx_data[5]
.sym 15543 r_tx_data[5]
.sym 15555 r_tx_data[3]
.sym 15563 r_tx_data[2]
.sym 15568 r_tx_data[4]
.sym 15585 r_tx_data[1]
.sym 15589 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15590 r_counter_$glb_clk
.sym 15592 r_tx_data[1]
.sym 15593 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15594 r_tx_data[2]
.sym 15595 r_tx_data[4]
.sym 15597 r_tx_data[3]
.sym 15598 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15599 r_tx_data[5]
.sym 15600 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15607 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 15608 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15611 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15616 w_ioc[0]
.sym 15621 i_glob_clock$SB_IO_IN
.sym 15624 w_ioc[1]
.sym 15627 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15633 w_cs[3]
.sym 15634 spi_if_ins.w_rx_data[1]
.sym 15635 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15636 spi_if_ins.w_rx_data[3]
.sym 15638 spi_if_ins.w_rx_data[0]
.sym 15640 w_cs[1]
.sym 15641 spi_if_ins.w_rx_data[4]
.sym 15644 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15645 w_cs[2]
.sym 15646 w_cs[2]
.sym 15649 w_cs[1]
.sym 15650 w_cs[0]
.sym 15667 spi_if_ins.w_rx_data[1]
.sym 15675 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15679 spi_if_ins.w_rx_data[4]
.sym 15686 spi_if_ins.w_rx_data[3]
.sym 15691 spi_if_ins.w_rx_data[0]
.sym 15696 w_cs[0]
.sym 15697 w_cs[3]
.sym 15698 w_cs[1]
.sym 15699 w_cs[2]
.sym 15702 w_cs[3]
.sym 15703 w_cs[2]
.sym 15704 w_cs[1]
.sym 15705 w_cs[0]
.sym 15708 w_cs[0]
.sym 15709 w_cs[3]
.sym 15710 w_cs[2]
.sym 15711 w_cs[1]
.sym 15712 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15715 r_tx_data[6]
.sym 15716 i_smi_a2_SB_LUT4_I1_O[0]
.sym 15717 i_smi_a1_SB_LUT4_I1_O
.sym 15718 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15721 r_tx_data[7]
.sym 15727 w_rx_data[0]
.sym 15729 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15730 rx_09_fifo.wr_addr[8]
.sym 15732 w_tx_data_io[4]
.sym 15733 w_rx_data[4]
.sym 15734 w_tx_data_io[1]
.sym 15737 w_rx_data[3]
.sym 15738 w_tx_data_io[3]
.sym 15739 w_tx_data_io[5]
.sym 15744 w_ioc[0]
.sym 15745 o_rx_h_tx_l$SB_IO_OUT
.sym 15750 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 15757 w_tx_data_smi[2]
.sym 15759 w_cs[1]
.sym 15760 w_ioc[0]
.sym 15761 w_cs[2]
.sym 15762 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 15765 w_cs[0]
.sym 15767 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15768 w_tx_data_io[2]
.sym 15769 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15771 w_cs[3]
.sym 15774 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15780 r_tx_data[6]
.sym 15783 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15786 r_tx_data[7]
.sym 15789 w_cs[3]
.sym 15790 w_cs[2]
.sym 15791 w_cs[0]
.sym 15792 w_cs[1]
.sym 15795 w_tx_data_io[2]
.sym 15796 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 15797 w_tx_data_smi[2]
.sym 15798 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15802 r_tx_data[6]
.sym 15807 w_cs[1]
.sym 15808 w_cs[0]
.sym 15809 w_cs[2]
.sym 15810 w_cs[3]
.sym 15815 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15821 r_tx_data[7]
.sym 15825 w_ioc[0]
.sym 15827 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15834 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15835 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15836 r_counter_$glb_clk
.sym 15838 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15839 o_rx_h_tx_l$SB_IO_OUT
.sym 15840 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 15841 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 15842 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 15844 io_ctrl_ins.mixer_en_state
.sym 15845 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 15850 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15851 i_smi_a1$SB_IO_IN
.sym 15852 w_rx_data[1]
.sym 15853 w_cs[1]
.sym 15854 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 15855 i_smi_a3$SB_IO_IN
.sym 15857 w_cs[2]
.sym 15858 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 15859 rx_09_fifo.wr_addr[3]
.sym 15860 w_rx_09_fifo_data[16]
.sym 15864 io_ctrl_ins.debug_mode[1]
.sym 15866 w_rx_data[3]
.sym 15868 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 15870 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 15871 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15872 io_ctrl_ins.debug_mode[0]
.sym 15881 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 15884 w_rx_data[3]
.sym 15893 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15895 w_rx_data[0]
.sym 15897 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15899 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15903 w_rx_data[2]
.sym 15905 w_rx_data[4]
.sym 15910 w_rx_data[1]
.sym 15912 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15913 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15914 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15921 w_rx_data[0]
.sym 15927 w_rx_data[3]
.sym 15939 w_rx_data[2]
.sym 15945 w_rx_data[1]
.sym 15954 w_rx_data[4]
.sym 15958 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 15959 r_counter_$glb_clk
.sym 15960 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 15961 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 15962 io_ctrl_ins.rf_pin_state[1]
.sym 15963 io_ctrl_ins.rf_pin_state[6]
.sym 15964 io_ctrl_ins.rf_pin_state[3]
.sym 15965 io_ctrl_ins.rf_pin_state[7]
.sym 15966 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 15967 io_ctrl_ins.rf_pin_state[5]
.sym 15968 io_ctrl_ins.rf_pin_state[4]
.sym 15969 lvds_rx_09_inst.r_data[19]
.sym 15977 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 15980 w_cs[3]
.sym 15986 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15987 w_tx_data_io[7]
.sym 15990 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15991 w_tx_data_io[6]
.sym 15993 i_button_SB_LUT4_I2_I3[2]
.sym 15994 w_rx_data[2]
.sym 15996 io_ctrl_ins.pmod_dir_state[7]
.sym 16002 io_ctrl_ins.o_pmod[1]
.sym 16003 io_ctrl_ins.pmod_dir_state[7]
.sym 16004 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16007 w_rx_data[0]
.sym 16008 io_ctrl_ins.o_pmod[6]
.sym 16010 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16011 w_rx_data[2]
.sym 16012 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16014 io_ctrl_ins.o_pmod[0]
.sym 16015 w_ioc[0]
.sym 16016 io_ctrl_ins.mixer_en_state
.sym 16017 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 16020 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 16023 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16025 o_shdn_rx_lna$SB_IO_OUT
.sym 16035 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 16036 io_ctrl_ins.pmod_dir_state[7]
.sym 16038 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16047 w_ioc[0]
.sym 16048 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16049 io_ctrl_ins.o_pmod[6]
.sym 16050 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16053 o_shdn_rx_lna$SB_IO_OUT
.sym 16054 io_ctrl_ins.o_pmod[1]
.sym 16055 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16056 w_ioc[0]
.sym 16059 w_ioc[0]
.sym 16060 io_ctrl_ins.mixer_en_state
.sym 16061 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16062 io_ctrl_ins.o_pmod[0]
.sym 16072 w_rx_data[0]
.sym 16078 w_rx_data[2]
.sym 16081 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 16082 r_counter_$glb_clk
.sym 16084 o_tr_vc1_b$SB_IO_OUT
.sym 16085 o_tr_vc1$SB_IO_OUT
.sym 16086 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16087 o_shdn_tx_lna$SB_IO_OUT
.sym 16088 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 16089 o_tr_vc2$SB_IO_OUT
.sym 16090 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 16091 o_shdn_rx_lna$SB_IO_OUT
.sym 16108 w_ioc[0]
.sym 16109 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 16112 w_ioc[1]
.sym 16115 o_shdn_rx_lna$SB_IO_OUT
.sym 16127 w_rx_data[4]
.sym 16129 i_config[0]$SB_IO_IN
.sym 16131 o_led0$SB_IO_OUT
.sym 16133 w_rx_data[0]
.sym 16136 io_ctrl_ins.debug_mode[1]
.sym 16137 o_led1$SB_IO_OUT
.sym 16139 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16140 w_rx_data[1]
.sym 16143 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 16144 io_ctrl_ins.debug_mode[0]
.sym 16145 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16146 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16152 i_config[1]$SB_IO_IN
.sym 16153 i_button_SB_LUT4_I2_I1[0]
.sym 16154 w_rx_data[2]
.sym 16158 w_rx_data[1]
.sym 16164 i_button_SB_LUT4_I2_I1[0]
.sym 16165 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16166 io_ctrl_ins.debug_mode[0]
.sym 16167 o_led0$SB_IO_OUT
.sym 16170 i_config[1]$SB_IO_IN
.sym 16171 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16172 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16173 i_button_SB_LUT4_I2_I1[0]
.sym 16176 i_button_SB_LUT4_I2_I1[0]
.sym 16177 io_ctrl_ins.debug_mode[1]
.sym 16178 o_led1$SB_IO_OUT
.sym 16179 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16185 w_rx_data[0]
.sym 16188 i_button_SB_LUT4_I2_I1[0]
.sym 16189 i_config[0]$SB_IO_IN
.sym 16190 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16191 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16194 w_rx_data[2]
.sym 16203 w_rx_data[4]
.sym 16204 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 16205 r_counter_$glb_clk
.sym 16207 io_ctrl_ins.pmod_dir_state[5]
.sym 16208 io_ctrl_ins.pmod_dir_state[3]
.sym 16209 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 16211 i_button_SB_LUT4_I2_I1[0]
.sym 16212 io_ctrl_ins.pmod_dir_state[7]
.sym 16213 io_ctrl_ins.pmod_dir_state[6]
.sym 16221 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 16225 o_led1$SB_IO_OUT
.sym 16227 o_led0$SB_IO_OUT
.sym 16231 w_tx_data_io[5]
.sym 16232 i_config[3]$SB_IO_IN
.sym 16248 i_config[3]$SB_IO_IN
.sym 16250 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16252 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 16260 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 16264 io_ctrl_ins.pmod_dir_state[5]
.sym 16265 i_button_SB_LUT4_I2_I3[2]
.sym 16268 i_button_SB_LUT4_I2_I1[0]
.sym 16269 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 16270 io_ctrl_ins.pmod_dir_state[6]
.sym 16271 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 16272 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 16273 io_ctrl_ins.pmod_dir_state[3]
.sym 16274 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 16276 i_button$SB_IO_IN
.sym 16277 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16281 i_config[3]$SB_IO_IN
.sym 16283 i_button_SB_LUT4_I2_I1[0]
.sym 16287 i_button_SB_LUT4_I2_I3[2]
.sym 16289 i_button$SB_IO_IN
.sym 16290 i_button_SB_LUT4_I2_I1[0]
.sym 16296 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 16299 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 16300 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16301 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 16302 io_ctrl_ins.pmod_dir_state[6]
.sym 16305 io_ctrl_ins.pmod_dir_state[5]
.sym 16306 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 16307 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16308 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 16319 io_ctrl_ins.pmod_dir_state[3]
.sym 16327 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16328 r_counter_$glb_clk
.sym 16329 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 16344 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16350 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 16351 $PACKER_VCC_NET
.sym 16362 i_button$SB_IO_IN
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 16508 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 16553 io_smi_data[5]$SB_IO_OUT
.sym 16555 spi_if_ins.spi.SCKr[1]
.sym 16556 spi_if_ins.spi.r3_rx_done
.sym 16557 spi_if_ins.spi.r2_rx_done
.sym 16558 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16559 spi_if_ins.spi.SCKr[0]
.sym 16574 w_lvds_rx_09_d0
.sym 16576 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16587 i_mosi$SB_IO_IN
.sym 16606 i_smi_a3$SB_IO_IN
.sym 16613 lvds_rx_09_inst.r_data[13]
.sym 16615 lvds_rx_09_inst.r_data[10]
.sym 16616 lvds_rx_09_inst.r_data[12]
.sym 16617 w_smi_data_output[7]
.sym 16621 w_smi_data_output[6]
.sym 16631 lvds_rx_09_inst.r_data[12]
.sym 16649 lvds_rx_09_inst.r_data[13]
.sym 16654 i_smi_a3$SB_IO_IN
.sym 16661 lvds_rx_09_inst.r_data[10]
.sym 16664 i_smi_a3$SB_IO_IN
.sym 16666 w_smi_data_output[7]
.sym 16671 i_smi_a3$SB_IO_IN
.sym 16672 w_smi_data_output[6]
.sym 16674 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 16675 lvds_clock_$glb_clk
.sym 16682 spi_if_ins.spi.r_rx_done
.sym 16688 io_smi_data[4]$SB_IO_OUT
.sym 16695 w_rx_09_fifo_data[12]
.sym 16698 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 16704 spi_if_ins.spi.SCKr[1]
.sym 16706 i_sck$SB_IO_IN
.sym 16709 lvds_rx_09_inst.r_data[10]
.sym 16710 i_ss$SB_IO_IN
.sym 16714 w_rx_09_fifo_data[14]
.sym 16721 w_rx_09_fifo_data[15]
.sym 16725 io_smi_data[4]$SB_IO_OUT
.sym 16729 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16730 io_smi_data[3]$SB_IO_OUT
.sym 16735 spi_if_ins.spi.SCKr[1]
.sym 16736 io_smi_data[0]$SB_IO_OUT
.sym 16738 w_smi_data_output[5]
.sym 16742 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16744 lvds_rx_09_inst.r_data[21]
.sym 16747 w_smi_data_output[4]
.sym 16760 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16762 i_ss$SB_IO_IN
.sym 16766 i_ss$SB_IO_IN
.sym 16771 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16781 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16790 $nextpnr_ICESTORM_LC_15$O
.sym 16792 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16796 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16798 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16803 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16806 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16809 i_ss$SB_IO_IN
.sym 16810 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16811 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16812 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16821 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16824 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16833 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16838 i_sck$SB_IO_IN_$glb_clk
.sym 16839 i_ss$SB_IO_IN
.sym 16840 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 16841 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 16842 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 16843 w_rx_09_fifo_data[20]
.sym 16845 w_rx_09_fifo_data[23]
.sym 16846 w_rx_09_fifo_data[22]
.sym 16847 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 16863 i_ss$SB_IO_IN
.sym 16864 smi_ctrl_ins.int_cnt_09[3]
.sym 16866 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 16867 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 16869 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 16870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 16871 smi_ctrl_ins.int_cnt_09[4]
.sym 16873 smi_ctrl_ins.int_cnt_09[3]
.sym 16883 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 16888 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16890 smi_ctrl_ins.soe_and_reset
.sym 16891 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16894 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16895 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16897 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 16898 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 16899 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16904 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 16907 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 16908 i_smi_a1_SB_LUT4_I1_O
.sym 16912 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 16939 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16940 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16941 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16944 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16945 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 16946 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 16947 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 16956 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 16957 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16958 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 16959 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 16960 i_smi_a1_SB_LUT4_I1_O
.sym 16961 smi_ctrl_ins.soe_and_reset
.sym 16963 io_smi_data[0]$SB_IO_OUT
.sym 16964 w_smi_data_output[5]
.sym 16965 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 16966 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 16968 w_smi_data_output[4]
.sym 16969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 16970 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 16976 smi_ctrl_ins.soe_and_reset
.sym 16978 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 16980 smi_ctrl_ins.int_cnt_09[3]
.sym 16981 i_ss$SB_IO_IN
.sym 16984 smi_ctrl_ins.int_cnt_09[4]
.sym 16990 lvds_rx_09_inst.r_data[26]
.sym 16993 spi_if_ins.w_rx_data[4]
.sym 16994 i_smi_a1_SB_LUT4_I1_O
.sym 16997 i_smi_a1_SB_LUT4_I1_O
.sym 17004 i_mosi$SB_IO_IN
.sym 17006 i_ss_SB_LUT4_I3_O
.sym 17008 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17018 i_ss$SB_IO_IN
.sym 17019 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17022 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17028 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17029 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17031 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17034 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17039 i_mosi$SB_IO_IN
.sym 17045 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17049 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17055 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17062 i_ss$SB_IO_IN
.sym 17063 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17070 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17075 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17080 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17083 i_ss_SB_LUT4_I3_O
.sym 17084 i_sck$SB_IO_IN_$glb_clk
.sym 17086 w_rx_09_fifo_data[6]
.sym 17088 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17089 w_rx_09_fifo_data[4]
.sym 17091 w_rx_09_fifo_data[7]
.sym 17092 w_rx_09_fifo_data[29]
.sym 17093 w_rx_09_fifo_data[28]
.sym 17102 i_ss_SB_LUT4_I3_O
.sym 17106 i_ss$SB_IO_IN
.sym 17112 i_smi_a2_SB_LUT4_I1_O[0]
.sym 17115 spi_if_ins.w_rx_data[0]
.sym 17117 io_smi_data[2]$SB_IO_OUT
.sym 17119 spi_if_ins.w_rx_data[3]
.sym 17120 io_smi_data[3]$SB_IO_OUT
.sym 17128 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17130 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17132 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17133 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17135 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17137 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17140 i_mosi$SB_IO_IN
.sym 17142 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17145 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17160 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17168 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17173 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17180 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17185 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17192 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17198 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17205 i_mosi$SB_IO_IN
.sym 17206 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17207 i_sck$SB_IO_IN_$glb_clk
.sym 17213 spi_if_ins.w_rx_data[6]
.sym 17214 spi_if_ins.w_rx_data[5]
.sym 17215 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17221 lvds_rx_09_inst.r_data[27]
.sym 17224 lvds_rx_09_inst.r_data[5]
.sym 17232 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 17234 lvds_rx_09_inst.r_data[2]
.sym 17235 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17238 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17239 spi_if_ins.w_rx_data[1]
.sym 17241 spi_if_ins.spi.SCKr[1]
.sym 17242 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 17251 spi_if_ins.spi.r_rx_byte[4]
.sym 17254 spi_if_ins.spi.r_rx_byte[2]
.sym 17258 spi_if_ins.spi.r_rx_byte[3]
.sym 17261 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17263 spi_if_ins.spi.r_rx_byte[1]
.sym 17265 spi_if_ins.spi.r_rx_byte[0]
.sym 17283 spi_if_ins.spi.r_rx_byte[0]
.sym 17296 spi_if_ins.spi.r_rx_byte[3]
.sym 17301 spi_if_ins.spi.r_rx_byte[4]
.sym 17309 spi_if_ins.spi.r_rx_byte[2]
.sym 17328 spi_if_ins.spi.r_rx_byte[1]
.sym 17329 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17330 r_counter_$glb_clk
.sym 17335 io_smi_data[2]$SB_IO_OUT
.sym 17352 spi_if_ins.w_rx_data[4]
.sym 17357 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 17359 smi_ctrl_ins.int_cnt_09[3]
.sym 17360 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 17361 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 17362 i_smi_a2_SB_LUT4_I1_O[0]
.sym 17363 smi_ctrl_ins.int_cnt_09[4]
.sym 17364 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17365 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17375 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17379 i_smi_a3$SB_IO_IN
.sym 17382 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17383 spi_if_ins.spi.SCKr[2]
.sym 17386 spi_if_ins.r_tx_byte[0]
.sym 17388 w_smi_data_output[3]
.sym 17391 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17393 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17396 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17398 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17400 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17401 spi_if_ins.spi.SCKr[1]
.sym 17406 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17407 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17408 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17412 spi_if_ins.spi.SCKr[1]
.sym 17413 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17414 spi_if_ins.spi.SCKr[2]
.sym 17415 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17427 spi_if_ins.r_tx_byte[0]
.sym 17437 i_smi_a3$SB_IO_IN
.sym 17439 w_smi_data_output[3]
.sym 17452 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17453 r_counter_$glb_clk
.sym 17454 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17456 spi_if_ins.state_if[0]
.sym 17457 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17458 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17459 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17460 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 17461 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17462 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17469 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 17470 w_smi_data_output[2]
.sym 17473 spi_if_ins.r_tx_byte[7]
.sym 17478 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17481 i_smi_a1_SB_LUT4_I1_O
.sym 17485 spi_if_ins.w_rx_data[4]
.sym 17488 i_smi_a1_SB_LUT4_I1_O
.sym 17490 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 17504 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17516 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17522 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17523 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17524 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17532 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17544 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17549 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17575 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17577 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17578 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 17579 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17581 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 17583 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17584 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17585 w_load
.sym 17591 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17595 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 17596 i_glob_clock$SB_IO_IN
.sym 17600 w_rx_09_fifo_data[31]
.sym 17602 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17603 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17604 i_smi_a2_SB_LUT4_I1_O[0]
.sym 17605 w_rx_data[1]
.sym 17606 i_smi_a1_SB_LUT4_I1_O
.sym 17607 spi_if_ins.w_rx_data[0]
.sym 17608 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17609 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17610 w_rx_data[6]
.sym 17611 spi_if_ins.w_rx_data[3]
.sym 17612 w_rx_data[5]
.sym 17613 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17625 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17627 spi_if_ins.state_if[2]
.sym 17630 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17634 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17646 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 17648 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17671 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17672 spi_if_ins.state_if[2]
.sym 17673 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 17676 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 17677 spi_if_ins.state_if[2]
.sym 17683 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17685 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17698 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17700 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17701 w_rx_data[3]
.sym 17702 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 17703 w_rx_data[6]
.sym 17704 w_rx_data[5]
.sym 17705 w_rx_data[0]
.sym 17706 w_rx_data[7]
.sym 17707 w_rx_data[4]
.sym 17715 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17717 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 17722 spi_if_ins.state_if[1]
.sym 17724 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17725 i_glob_clock$SB_IO_IN
.sym 17726 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 17728 w_rx_data[7]
.sym 17729 w_rx_09_fifo_data[11]
.sym 17734 w_rx_09_fifo_data[10]
.sym 17736 spi_if_ins.w_rx_data[1]
.sym 17743 w_cs[0]
.sym 17745 w_cs[1]
.sym 17746 w_tx_data_io[3]
.sym 17747 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 17748 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17749 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 17750 w_tx_data_io[1]
.sym 17751 i_glob_clock$SB_IO_IN
.sym 17753 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17754 w_fetch
.sym 17755 w_tx_data_smi[1]
.sym 17756 w_tx_data_io[4]
.sym 17757 w_load
.sym 17759 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 17761 w_tx_data_smi[3]
.sym 17762 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17764 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17770 w_tx_data_io[5]
.sym 17775 w_tx_data_smi[1]
.sym 17776 w_tx_data_io[1]
.sym 17777 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17778 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 17781 w_fetch
.sym 17783 w_cs[1]
.sym 17784 w_load
.sym 17788 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 17790 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 17793 w_tx_data_io[4]
.sym 17796 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17805 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 17806 w_tx_data_io[3]
.sym 17807 w_tx_data_smi[3]
.sym 17808 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17811 w_load
.sym 17812 w_cs[0]
.sym 17813 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17814 w_fetch
.sym 17817 w_tx_data_io[5]
.sym 17819 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 17820 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17821 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17822 i_glob_clock$SB_IO_IN
.sym 17823 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17825 w_rx_data[1]
.sym 17826 w_lvds_rx_09_d1
.sym 17827 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 17837 w_rx_09_fifo_data[26]
.sym 17841 w_cs[1]
.sym 17843 w_rx_data[3]
.sym 17847 r_tx_data[0]
.sym 17848 w_rx_data[6]
.sym 17850 w_rx_data[5]
.sym 17851 smi_ctrl_ins.int_cnt_09[3]
.sym 17853 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 17854 w_rx_data[7]
.sym 17855 smi_ctrl_ins.int_cnt_09[4]
.sym 17856 w_rx_data[4]
.sym 17857 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 17858 i_smi_a2_SB_LUT4_I1_O[0]
.sym 17859 w_rx_data[1]
.sym 17865 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17868 w_tx_data_io[7]
.sym 17869 i_smi_a1$SB_IO_IN
.sym 17871 i_smi_a3$SB_IO_IN
.sym 17872 i_smi_a2$SB_IO_IN
.sym 17873 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17874 i_glob_clock$SB_IO_IN
.sym 17876 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17878 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17879 i_smi_a3$SB_IO_IN
.sym 17880 w_tx_data_io[6]
.sym 17887 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17888 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 17898 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17900 w_tx_data_io[6]
.sym 17904 i_smi_a2$SB_IO_IN
.sym 17906 i_smi_a3$SB_IO_IN
.sym 17907 i_smi_a1$SB_IO_IN
.sym 17910 i_smi_a3$SB_IO_IN
.sym 17911 i_smi_a2$SB_IO_IN
.sym 17912 i_smi_a1$SB_IO_IN
.sym 17913 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17917 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17935 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 17936 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17937 w_tx_data_io[7]
.sym 17944 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17945 i_glob_clock$SB_IO_IN
.sym 17946 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17949 w_rx_09_fifo_data[0]
.sym 17950 w_rx_09_fifo_data[21]
.sym 17953 w_rx_09_fifo_data[1]
.sym 17961 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 17963 i_smi_a2_SB_LUT4_I1_O[0]
.sym 17964 w_tx_data_io[7]
.sym 17968 w_tx_data_io[6]
.sym 17970 w_rx_09_fifo_data[9]
.sym 17971 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 17972 i_smi_a1_SB_LUT4_I1_O
.sym 17975 w_ioc[0]
.sym 17976 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 17979 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 17981 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 17989 io_ctrl_ins.debug_mode[0]
.sym 17990 io_ctrl_ins.rf_pin_state[6]
.sym 17992 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17997 w_ioc[0]
.sym 17998 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 17999 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18000 io_ctrl_ins.rf_pin_state[7]
.sym 18001 io_ctrl_ins.debug_mode[1]
.sym 18003 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18005 io_ctrl_ins.o_pmod[7]
.sym 18010 io_ctrl_ins.rf_pin_state[0]
.sym 18011 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18013 o_rx_h_tx_l$SB_IO_OUT
.sym 18014 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18015 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18021 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18022 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18023 io_ctrl_ins.rf_pin_state[6]
.sym 18027 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18029 io_ctrl_ins.rf_pin_state[7]
.sym 18030 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18033 io_ctrl_ins.debug_mode[1]
.sym 18034 io_ctrl_ins.debug_mode[0]
.sym 18039 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18040 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18041 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18042 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18045 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18046 io_ctrl_ins.debug_mode[0]
.sym 18047 io_ctrl_ins.debug_mode[1]
.sym 18048 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18057 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18058 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18059 io_ctrl_ins.rf_pin_state[0]
.sym 18060 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18063 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18064 w_ioc[0]
.sym 18065 io_ctrl_ins.o_pmod[7]
.sym 18066 o_rx_h_tx_l$SB_IO_OUT
.sym 18067 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18068 r_counter_$glb_clk
.sym 18071 io_ctrl_ins.o_pmod[7]
.sym 18072 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 18073 io_ctrl_ins.o_pmod[6]
.sym 18074 io_ctrl_ins.o_pmod[4]
.sym 18075 io_ctrl_ins.o_pmod[5]
.sym 18076 io_ctrl_ins.o_pmod[0]
.sym 18083 w_rx_09_fifo_full
.sym 18091 w_lvds_rx_09_d0
.sym 18093 w_cs[2]
.sym 18095 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18096 i_smi_a2_SB_LUT4_I1_O[1]
.sym 18097 w_rx_data[5]
.sym 18098 w_rx_data[6]
.sym 18099 o_tr_vc1_b$SB_IO_OUT
.sym 18101 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18102 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18105 w_rx_data[1]
.sym 18113 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 18119 w_rx_data[3]
.sym 18120 w_rx_data[6]
.sym 18122 w_rx_data[5]
.sym 18123 w_ioc[0]
.sym 18124 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18125 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 18126 w_rx_data[7]
.sym 18128 w_rx_data[4]
.sym 18129 w_rx_data[1]
.sym 18136 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18146 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18147 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 18151 w_rx_data[1]
.sym 18158 w_rx_data[6]
.sym 18162 w_rx_data[3]
.sym 18168 w_rx_data[7]
.sym 18174 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 18175 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18176 w_ioc[0]
.sym 18182 w_rx_data[5]
.sym 18188 w_rx_data[4]
.sym 18190 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 18191 r_counter_$glb_clk
.sym 18194 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 18195 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18198 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18199 o_led1$SB_IO_OUT
.sym 18200 o_led0$SB_IO_OUT
.sym 18205 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 18207 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 18214 o_rx_h_tx_l$SB_IO_OUT
.sym 18220 w_rx_data[3]
.sym 18221 w_rx_data[7]
.sym 18235 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18236 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18239 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18240 io_ctrl_ins.rf_pin_state[5]
.sym 18241 io_ctrl_ins.rf_pin_state[4]
.sym 18243 io_ctrl_ins.rf_pin_state[1]
.sym 18245 io_ctrl_ins.rf_pin_state[3]
.sym 18247 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18249 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18252 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18255 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18256 i_smi_a2_SB_LUT4_I1_O[1]
.sym 18261 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18262 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18264 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 18265 io_ctrl_ins.rf_pin_state[2]
.sym 18267 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18268 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18270 io_ctrl_ins.rf_pin_state[4]
.sym 18274 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18275 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18276 io_ctrl_ins.rf_pin_state[5]
.sym 18279 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18280 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18281 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18282 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18285 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18286 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18287 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18288 io_ctrl_ins.rf_pin_state[2]
.sym 18291 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18294 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 18297 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18298 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18299 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18300 io_ctrl_ins.rf_pin_state[3]
.sym 18304 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18305 i_smi_a2_SB_LUT4_I1_O[1]
.sym 18309 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18311 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18312 io_ctrl_ins.rf_pin_state[1]
.sym 18313 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18314 r_counter_$glb_clk
.sym 18330 o_tr_vc2$SB_IO_OUT
.sym 18332 o_tr_vc1$SB_IO_OUT
.sym 18359 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18365 w_ioc[1]
.sym 18367 w_rx_data[5]
.sym 18368 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18369 w_ioc[0]
.sym 18370 w_rx_data[6]
.sym 18377 i_button_SB_LUT4_I2_I1[1]
.sym 18380 w_rx_data[3]
.sym 18381 w_rx_data[7]
.sym 18385 i_button_SB_LUT4_I2_I1[0]
.sym 18393 w_rx_data[5]
.sym 18398 w_rx_data[3]
.sym 18404 i_button_SB_LUT4_I2_I1[1]
.sym 18405 i_button_SB_LUT4_I2_I1[0]
.sym 18415 w_ioc[0]
.sym 18416 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18417 w_ioc[1]
.sym 18422 w_rx_data[7]
.sym 18426 w_rx_data[6]
.sym 18436 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18437 r_counter_$glb_clk
.sym 18457 $PACKER_VCC_NET
.sym 18463 i_button_SB_LUT4_I2_I1[1]
.sym 18467 i_config[1]$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_button_SB_LUT4_I2_I1[1]
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18656 io_smi_data[4]$SB_IO_OUT
.sym 18662 w_rx_09_fifo_pulled_data[20]
.sym 18666 w_rx_09_fifo_pulled_data[21]
.sym 18680 spi_if_ins.w_rx_data[6]
.sym 18683 spi_if_ins.w_rx_data[5]
.sym 18685 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 18693 i_sck$SB_IO_IN
.sym 18695 i_ss$SB_IO_IN
.sym 18704 spi_if_ins.spi.r_rx_done
.sym 18706 spi_if_ins.spi.r3_rx_done
.sym 18707 spi_if_ins.spi.r2_rx_done
.sym 18712 i_sck$SB_IO_IN
.sym 18715 i_smi_a3$SB_IO_IN
.sym 18725 spi_if_ins.spi.SCKr[0]
.sym 18726 w_smi_data_output[5]
.sym 18737 w_smi_data_output[5]
.sym 18739 i_smi_a3$SB_IO_IN
.sym 18748 spi_if_ins.spi.SCKr[0]
.sym 18757 spi_if_ins.spi.r2_rx_done
.sym 18761 spi_if_ins.spi.r_rx_done
.sym 18766 spi_if_ins.spi.r3_rx_done
.sym 18767 spi_if_ins.spi.r2_rx_done
.sym 18772 i_sck$SB_IO_IN
.sym 18783 r_counter_$glb_clk
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18790 w_rx_09_fifo_pulled_data[22]
.sym 18794 w_rx_09_fifo_pulled_data[23]
.sym 18810 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 18811 w_rx_09_fifo_data[13]
.sym 18817 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 18827 spi_if_ins.spi.SCKr[1]
.sym 18833 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18837 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 18839 i_smi_soe_se$SB_IO_IN
.sym 18843 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 18844 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 18846 rx_09_fifo.wr_addr[4]
.sym 18848 w_rx_09_fifo_pulled_data[6]
.sym 18849 rx_09_fifo.wr_addr[8]
.sym 18850 w_rx_09_fifo_pulled_data[21]
.sym 18851 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 18852 rx_09_fifo.wr_addr[2]
.sym 18853 rx_09_fifo.wr_addr[6]
.sym 18855 w_rx_09_fifo_pulled_data[7]
.sym 18870 i_ss$SB_IO_IN
.sym 18877 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 18886 i_smi_a3$SB_IO_IN
.sym 18892 w_smi_data_output[4]
.sym 18894 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18907 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18942 i_smi_a3$SB_IO_IN
.sym 18943 w_smi_data_output[4]
.sym 18945 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 18946 i_sck$SB_IO_IN_$glb_clk
.sym 18947 i_ss$SB_IO_IN
.sym 18949 w_rx_09_fifo_pulled_data[12]
.sym 18953 w_rx_09_fifo_pulled_data[13]
.sym 18959 w_rx_data[0]
.sym 18962 w_rx_09_fifo_data[15]
.sym 18966 w_rx_09_fifo_data[14]
.sym 18972 rx_09_fifo.rd_addr[4]
.sym 18973 $PACKER_VCC_NET
.sym 18974 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 18976 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 18977 $PACKER_VCC_NET
.sym 18978 w_rx_09_fifo_pulled_data[31]
.sym 18981 w_rx_09_fifo_pulled_data[20]
.sym 18982 rx_09_fifo.rd_addr[3]
.sym 18983 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 18990 w_rx_09_fifo_pulled_data[22]
.sym 18993 lvds_rx_09_inst.r_data[21]
.sym 18994 w_rx_09_fifo_pulled_data[23]
.sym 18996 w_rx_09_fifo_pulled_data[31]
.sym 19005 w_rx_09_fifo_pulled_data[30]
.sym 19006 lvds_rx_09_inst.r_data[18]
.sym 19007 smi_ctrl_ins.int_cnt_09[3]
.sym 19010 w_rx_09_fifo_pulled_data[15]
.sym 19011 smi_ctrl_ins.int_cnt_09[4]
.sym 19013 w_rx_09_fifo_pulled_data[6]
.sym 19014 w_rx_09_fifo_pulled_data[14]
.sym 19015 smi_ctrl_ins.int_cnt_09[3]
.sym 19018 lvds_rx_09_inst.r_data[20]
.sym 19019 smi_ctrl_ins.int_cnt_09[4]
.sym 19020 w_rx_09_fifo_pulled_data[7]
.sym 19022 smi_ctrl_ins.int_cnt_09[4]
.sym 19023 w_rx_09_fifo_pulled_data[22]
.sym 19024 smi_ctrl_ins.int_cnt_09[3]
.sym 19025 w_rx_09_fifo_pulled_data[6]
.sym 19028 w_rx_09_fifo_pulled_data[23]
.sym 19029 smi_ctrl_ins.int_cnt_09[3]
.sym 19030 smi_ctrl_ins.int_cnt_09[4]
.sym 19031 w_rx_09_fifo_pulled_data[7]
.sym 19034 w_rx_09_fifo_pulled_data[30]
.sym 19035 smi_ctrl_ins.int_cnt_09[3]
.sym 19036 w_rx_09_fifo_pulled_data[14]
.sym 19037 smi_ctrl_ins.int_cnt_09[4]
.sym 19042 lvds_rx_09_inst.r_data[18]
.sym 19053 lvds_rx_09_inst.r_data[21]
.sym 19060 lvds_rx_09_inst.r_data[20]
.sym 19064 w_rx_09_fifo_pulled_data[15]
.sym 19065 smi_ctrl_ins.int_cnt_09[4]
.sym 19066 w_rx_09_fifo_pulled_data[31]
.sym 19067 smi_ctrl_ins.int_cnt_09[3]
.sym 19068 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 19069 lvds_clock_$glb_clk
.sym 19072 w_rx_09_fifo_pulled_data[14]
.sym 19076 w_rx_09_fifo_pulled_data[15]
.sym 19080 w_rx_09_fifo_data[21]
.sym 19081 w_rx_09_fifo_data[21]
.sym 19095 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 19096 rx_09_fifo.rd_addr[8]
.sym 19097 rx_09_fifo.rd_addr[0]
.sym 19098 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 19099 rx_09_fifo.rd_addr[8]
.sym 19100 spi_if_ins.spi.SCKr[1]
.sym 19102 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 19105 rx_09_fifo.rd_addr[3]
.sym 19106 rx_09_fifo.rd_addr[0]
.sym 19113 w_rx_09_fifo_pulled_data[12]
.sym 19114 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 19115 smi_ctrl_ins.int_cnt_09[4]
.sym 19117 w_rx_09_fifo_pulled_data[13]
.sym 19118 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 19119 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 19120 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 19121 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 19122 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 19123 smi_ctrl_ins.int_cnt_09[4]
.sym 19124 smi_ctrl_ins.int_cnt_09[3]
.sym 19125 smi_ctrl_ins.int_cnt_09[3]
.sym 19126 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 19127 w_rx_09_fifo_pulled_data[21]
.sym 19129 w_rx_09_fifo_pulled_data[28]
.sym 19131 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 19133 w_rx_09_fifo_pulled_data[29]
.sym 19134 i_smi_a2_SB_LUT4_I1_O[0]
.sym 19135 w_rx_09_fifo_pulled_data[4]
.sym 19136 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 19137 smi_ctrl_ins.soe_and_reset
.sym 19139 i_smi_a1_SB_LUT4_I1_O
.sym 19141 w_rx_09_fifo_pulled_data[20]
.sym 19143 w_rx_09_fifo_pulled_data[5]
.sym 19145 i_smi_a2_SB_LUT4_I1_O[0]
.sym 19146 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 19147 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 19148 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 19151 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 19152 i_smi_a2_SB_LUT4_I1_O[0]
.sym 19153 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 19154 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 19157 smi_ctrl_ins.int_cnt_09[3]
.sym 19158 w_rx_09_fifo_pulled_data[12]
.sym 19159 smi_ctrl_ins.int_cnt_09[4]
.sym 19160 w_rx_09_fifo_pulled_data[28]
.sym 19163 w_rx_09_fifo_pulled_data[29]
.sym 19164 smi_ctrl_ins.int_cnt_09[4]
.sym 19165 w_rx_09_fifo_pulled_data[13]
.sym 19166 smi_ctrl_ins.int_cnt_09[3]
.sym 19175 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 19176 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 19177 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 19178 i_smi_a2_SB_LUT4_I1_O[0]
.sym 19181 w_rx_09_fifo_pulled_data[5]
.sym 19182 smi_ctrl_ins.int_cnt_09[3]
.sym 19183 w_rx_09_fifo_pulled_data[21]
.sym 19184 smi_ctrl_ins.int_cnt_09[4]
.sym 19187 w_rx_09_fifo_pulled_data[4]
.sym 19188 smi_ctrl_ins.int_cnt_09[4]
.sym 19189 smi_ctrl_ins.int_cnt_09[3]
.sym 19190 w_rx_09_fifo_pulled_data[20]
.sym 19191 i_smi_a1_SB_LUT4_I1_O
.sym 19192 smi_ctrl_ins.soe_and_reset
.sym 19195 w_rx_09_fifo_pulled_data[28]
.sym 19199 w_rx_09_fifo_pulled_data[29]
.sym 19216 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 19218 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 19219 rx_09_fifo.rd_addr[4]
.sym 19220 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19221 w_rx_09_fifo_pulled_data[4]
.sym 19222 w_rx_09_fifo_data[29]
.sym 19224 w_rx_09_fifo_data[28]
.sym 19225 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 19226 rx_09_fifo.rd_addr[6]
.sym 19228 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 19229 w_rx_09_fifo_pulled_data[5]
.sym 19241 lvds_rx_09_inst.r_data[5]
.sym 19248 lvds_rx_09_inst.r_data[27]
.sym 19250 lvds_rx_09_inst.r_data[26]
.sym 19263 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19264 lvds_rx_09_inst.r_data[2]
.sym 19266 lvds_rx_09_inst.r_data[4]
.sym 19270 lvds_rx_09_inst.r_data[4]
.sym 19283 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19287 lvds_rx_09_inst.r_data[2]
.sym 19301 lvds_rx_09_inst.r_data[5]
.sym 19306 lvds_rx_09_inst.r_data[27]
.sym 19313 lvds_rx_09_inst.r_data[26]
.sym 19314 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 19315 lvds_clock_$glb_clk
.sym 19318 w_rx_09_fifo_pulled_data[30]
.sym 19322 w_rx_09_fifo_pulled_data[31]
.sym 19330 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19337 smi_ctrl_ins.int_cnt_09[4]
.sym 19338 i_smi_a2_SB_LUT4_I1_O[0]
.sym 19339 smi_ctrl_ins.int_cnt_09[3]
.sym 19341 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19342 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 19343 rx_09_fifo.wr_addr[8]
.sym 19344 w_rx_09_fifo_pulled_data[6]
.sym 19345 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 19346 rx_09_fifo.rd_addr[7]
.sym 19347 rx_09_fifo.wr_addr[4]
.sym 19348 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 19349 rx_09_fifo.wr_addr[2]
.sym 19350 rx_09_fifo.wr_addr[6]
.sym 19352 w_rx_09_fifo_pulled_data[7]
.sym 19376 spi_if_ins.spi.r_rx_byte[6]
.sym 19377 spi_if_ins.spi.r_rx_byte[7]
.sym 19380 spi_if_ins.spi.r_rx_byte[5]
.sym 19385 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19415 spi_if_ins.spi.r_rx_byte[6]
.sym 19422 spi_if_ins.spi.r_rx_byte[5]
.sym 19430 spi_if_ins.spi.r_rx_byte[7]
.sym 19437 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19438 r_counter_$glb_clk
.sym 19441 w_rx_09_fifo_pulled_data[4]
.sym 19445 w_rx_09_fifo_pulled_data[5]
.sym 19451 w_rx_data[3]
.sym 19464 $PACKER_VCC_NET
.sym 19466 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19467 rx_09_fifo.rd_addr[3]
.sym 19468 $PACKER_VCC_NET
.sym 19469 rx_09_fifo.rd_addr[4]
.sym 19470 w_rx_09_fifo_pulled_data[31]
.sym 19472 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 19473 $PACKER_VCC_NET
.sym 19474 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 19495 w_smi_data_output[2]
.sym 19508 i_smi_a3$SB_IO_IN
.sym 19533 i_smi_a3$SB_IO_IN
.sym 19534 w_smi_data_output[2]
.sym 19564 w_rx_09_fifo_pulled_data[6]
.sym 19568 w_rx_09_fifo_pulled_data[7]
.sym 19576 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19589 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 19590 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 19591 rx_09_fifo.rd_addr[8]
.sym 19593 rx_09_fifo.rd_addr[3]
.sym 19595 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 19597 rx_09_fifo.rd_addr[0]
.sym 19604 spi_if_ins.state_if[2]
.sym 19608 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 19612 spi_if_ins.state_if[2]
.sym 19616 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19617 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19618 spi_if_ins.state_if[1]
.sym 19621 spi_if_ins.state_if[0]
.sym 19622 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19629 spi_if_ins.state_if[0]
.sym 19630 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 19631 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19645 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 19649 spi_if_ins.state_if[0]
.sym 19650 spi_if_ins.state_if[1]
.sym 19651 spi_if_ins.state_if[2]
.sym 19655 spi_if_ins.state_if[0]
.sym 19656 spi_if_ins.state_if[2]
.sym 19657 spi_if_ins.state_if[1]
.sym 19658 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19661 spi_if_ins.state_if[0]
.sym 19663 spi_if_ins.state_if[2]
.sym 19664 spi_if_ins.state_if[1]
.sym 19667 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19668 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 19669 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 19670 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19673 spi_if_ins.state_if[2]
.sym 19674 spi_if_ins.state_if[1]
.sym 19675 spi_if_ins.state_if[0]
.sym 19679 spi_if_ins.state_if[1]
.sym 19680 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19681 spi_if_ins.state_if[2]
.sym 19682 spi_if_ins.state_if[0]
.sym 19683 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19684 r_counter_$glb_clk
.sym 19685 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19687 w_rx_09_fifo_pulled_data[0]
.sym 19691 w_rx_09_fifo_pulled_data[1]
.sym 19699 i_glob_clock$SB_IO_IN
.sym 19700 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 19706 spi_if_ins.state_if[1]
.sym 19708 w_rx_09_fifo_data[30]
.sym 19710 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 19711 rx_09_fifo.wr_addr[8]
.sym 19712 rx_09_fifo.wr_addr[7]
.sym 19713 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19714 rx_09_fifo.rd_addr[6]
.sym 19716 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 19717 w_rx_09_fifo_data[17]
.sym 19719 rx_09_fifo.rd_addr[4]
.sym 19720 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19729 smi_ctrl_ins.int_cnt_09[3]
.sym 19731 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19732 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 19733 smi_ctrl_ins.int_cnt_09[4]
.sym 19736 spi_if_ins.state_if[0]
.sym 19737 spi_if_ins.state_if[1]
.sym 19743 spi_if_ins.state_if[2]
.sym 19744 w_rx_09_fifo_pulled_data[0]
.sym 19745 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 19750 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19753 w_rx_09_fifo_pulled_data[16]
.sym 19754 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 19760 smi_ctrl_ins.int_cnt_09[3]
.sym 19761 w_rx_09_fifo_pulled_data[0]
.sym 19762 smi_ctrl_ins.int_cnt_09[4]
.sym 19763 w_rx_09_fifo_pulled_data[16]
.sym 19766 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19767 spi_if_ins.state_if[0]
.sym 19768 spi_if_ins.state_if[1]
.sym 19769 spi_if_ins.state_if[2]
.sym 19778 spi_if_ins.state_if[1]
.sym 19779 spi_if_ins.state_if[0]
.sym 19790 spi_if_ins.state_if[1]
.sym 19791 spi_if_ins.state_if[0]
.sym 19792 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19793 spi_if_ins.state_if[2]
.sym 19796 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 19797 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19799 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 19805 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 19806 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19808 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19810 w_rx_09_fifo_pulled_data[2]
.sym 19814 w_rx_09_fifo_pulled_data[3]
.sym 19824 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19826 w_rx_09_fifo_data[25]
.sym 19833 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 19834 rx_09_fifo.wr_addr[2]
.sym 19835 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 19836 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 19837 rx_09_fifo.wr_addr[2]
.sym 19838 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19839 w_rx_09_fifo_pulled_data[16]
.sym 19840 rx_09_fifo.wr_addr[8]
.sym 19841 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 19842 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 19843 rx_09_fifo.wr_addr[6]
.sym 19844 rx_09_fifo.wr_addr[4]
.sym 19851 spi_if_ins.w_rx_data[0]
.sym 19857 spi_if_ins.w_rx_data[4]
.sym 19863 spi_if_ins.w_rx_data[3]
.sym 19866 spi_if_ins.w_rx_data[6]
.sym 19870 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19876 spi_if_ins.w_rx_data[5]
.sym 19877 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19883 spi_if_ins.w_rx_data[3]
.sym 19889 spi_if_ins.w_rx_data[5]
.sym 19892 spi_if_ins.w_rx_data[6]
.sym 19895 spi_if_ins.w_rx_data[6]
.sym 19901 spi_if_ins.w_rx_data[5]
.sym 19908 spi_if_ins.w_rx_data[0]
.sym 19916 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19922 spi_if_ins.w_rx_data[4]
.sym 19929 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19930 r_counter_$glb_clk
.sym 19933 w_rx_09_fifo_pulled_data[16]
.sym 19937 w_rx_09_fifo_pulled_data[17]
.sym 19946 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 19955 $PACKER_VCC_NET
.sym 19957 rx_09_fifo.rd_addr[4]
.sym 19958 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 19959 rx_09_fifo.rd_addr[3]
.sym 19960 $PACKER_VCC_NET
.sym 19961 w_rx_data[0]
.sym 19962 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 19963 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19967 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 19975 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19978 w_lvds_rx_09_d1
.sym 19980 spi_if_ins.w_rx_data[1]
.sym 19993 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20012 spi_if_ins.w_rx_data[1]
.sym 20019 w_lvds_rx_09_d1
.sym 20027 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20052 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20053 r_counter_$glb_clk
.sym 20056 w_rx_09_fifo_pulled_data[18]
.sym 20060 w_rx_09_fifo_pulled_data[19]
.sym 20070 i_smi_a1_SB_LUT4_I1_O
.sym 20074 w_rx_09_fifo_data[8]
.sym 20079 rx_09_fifo.rd_addr[8]
.sym 20080 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 20083 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 20087 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 20089 rx_09_fifo.rd_addr[0]
.sym 20098 w_lvds_rx_09_d0
.sym 20100 lvds_rx_09_inst.r_data[19]
.sym 20106 w_lvds_rx_09_d1
.sym 20141 w_lvds_rx_09_d0
.sym 20148 lvds_rx_09_inst.r_data[19]
.sym 20168 w_lvds_rx_09_d1
.sym 20175 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 20176 lvds_clock_$glb_clk
.sym 20179 w_rx_09_fifo_pulled_data[24]
.sym 20183 w_rx_09_fifo_pulled_data[25]
.sym 20194 w_rx_09_fifo_data[10]
.sym 20197 w_rx_09_fifo_data[11]
.sym 20200 lvds_rx_09_inst.r_push
.sym 20201 $PACKER_VCC_NET
.sym 20203 rx_09_fifo.wr_addr[8]
.sym 20204 rx_09_fifo.wr_addr[7]
.sym 20205 w_rx_09_fifo_pulled_data[8]
.sym 20206 i_smi_a2_SB_LUT4_I1_O[1]
.sym 20207 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 20208 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 20209 w_rx_09_fifo_data[17]
.sym 20210 rx_09_fifo.rd_addr[3]
.sym 20211 rx_09_fifo.rd_addr[6]
.sym 20212 rx_09_fifo.rd_addr[4]
.sym 20213 w_rx_09_fifo_data[3]
.sym 20220 w_rx_data[6]
.sym 20221 smi_ctrl_ins.int_cnt_09[3]
.sym 20222 w_rx_data[5]
.sym 20225 smi_ctrl_ins.int_cnt_09[4]
.sym 20228 w_rx_data[4]
.sym 20229 w_rx_09_fifo_pulled_data[8]
.sym 20230 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20231 w_rx_data[0]
.sym 20234 w_rx_data[7]
.sym 20236 w_rx_09_fifo_pulled_data[24]
.sym 20259 w_rx_data[7]
.sym 20264 smi_ctrl_ins.int_cnt_09[4]
.sym 20265 w_rx_09_fifo_pulled_data[8]
.sym 20266 smi_ctrl_ins.int_cnt_09[3]
.sym 20267 w_rx_09_fifo_pulled_data[24]
.sym 20272 w_rx_data[6]
.sym 20276 w_rx_data[4]
.sym 20282 w_rx_data[5]
.sym 20291 w_rx_data[0]
.sym 20298 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20299 r_counter_$glb_clk
.sym 20302 w_rx_09_fifo_pulled_data[26]
.sym 20306 w_rx_09_fifo_pulled_data[27]
.sym 20317 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20325 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20326 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20328 rx_09_fifo.wr_addr[6]
.sym 20330 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20331 rx_09_fifo.wr_addr[6]
.sym 20332 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20333 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 20334 rx_09_fifo.wr_addr[2]
.sym 20336 rx_09_fifo.wr_addr[4]
.sym 20343 o_tr_vc1$SB_IO_OUT
.sym 20344 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20345 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 20346 io_ctrl_ins.o_pmod[4]
.sym 20347 w_ioc[0]
.sym 20350 o_tr_vc1_b$SB_IO_OUT
.sym 20353 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20355 io_ctrl_ins.o_pmod[5]
.sym 20357 w_rx_data[1]
.sym 20358 w_rx_data[0]
.sym 20362 i_button_SB_LUT4_I2_I1[0]
.sym 20366 i_smi_a2_SB_LUT4_I1_O[1]
.sym 20381 w_ioc[0]
.sym 20382 io_ctrl_ins.o_pmod[5]
.sym 20383 o_tr_vc1$SB_IO_OUT
.sym 20384 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20387 i_button_SB_LUT4_I2_I1[0]
.sym 20388 i_smi_a2_SB_LUT4_I1_O[1]
.sym 20390 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 20405 o_tr_vc1_b$SB_IO_OUT
.sym 20406 io_ctrl_ins.o_pmod[4]
.sym 20407 w_ioc[0]
.sym 20408 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20413 w_rx_data[1]
.sym 20418 w_rx_data[0]
.sym 20421 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20423 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 20425 w_rx_09_fifo_pulled_data[8]
.sym 20429 w_rx_09_fifo_pulled_data[9]
.sym 20448 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 20449 rx_09_fifo.rd_addr[4]
.sym 20451 rx_09_fifo.rd_addr[3]
.sym 20454 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 20457 o_led1$SB_IO_OUT
.sym 20548 w_rx_09_fifo_pulled_data[10]
.sym 20552 w_rx_09_fifo_pulled_data[11]
.sym 20565 o_tr_vc1_b$SB_IO_OUT
.sym 20571 rx_09_fifo.rd_addr[8]
.sym 20575 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 20577 rx_09_fifo.rd_addr[0]
.sym 20579 i_config[0]$SB_IO_IN
.sym 20580 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 20672 i_config[0]$SB_IO_IN
.sym 20689 $PACKER_VCC_NET
.sym 20696 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 20698 w_rx_09_fifo_data[19]
.sym 20700 rx_09_fifo.rd_addr[6]
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20762 io_smi_data[5]$SB_IO_OUT
.sym 20776 i_ss_SB_LUT4_I3_O
.sym 20802 i_sck$SB_IO_IN
.sym 20814 $PACKER_VCC_NET
.sym 20820 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20822 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 20823 w_rx_09_fifo_data[13]
.sym 20827 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20828 w_rx_09_fifo_data[12]
.sym 20830 rx_09_fifo.wr_addr[2]
.sym 20831 rx_09_fifo.wr_addr[3]
.sym 20832 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 20834 rx_09_fifo.wr_addr[7]
.sym 20835 rx_09_fifo.wr_addr[8]
.sym 20837 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20839 rx_09_fifo.wr_addr[6]
.sym 20841 rx_09_fifo.wr_addr[4]
.sym 20844 i_mosi$SB_IO_IN
.sym 20862 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 20863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20865 rx_09_fifo.wr_addr[2]
.sym 20866 rx_09_fifo.wr_addr[3]
.sym 20867 rx_09_fifo.wr_addr[4]
.sym 20868 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20869 rx_09_fifo.wr_addr[6]
.sym 20870 rx_09_fifo.wr_addr[7]
.sym 20871 rx_09_fifo.wr_addr[8]
.sym 20872 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 20873 lvds_clock_$glb_clk
.sym 20874 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20876 w_rx_09_fifo_data[12]
.sym 20880 w_rx_09_fifo_data[13]
.sym 20883 $PACKER_VCC_NET
.sym 20892 w_rx_09_fifo_pulled_data[20]
.sym 20894 $PACKER_VCC_NET
.sym 20905 rx_09_fifo.wr_addr[3]
.sym 20914 int_miso
.sym 20925 rx_09_fifo.rd_addr[7]
.sym 20939 smi_ctrl_ins.soe_and_reset
.sym 20952 rx_09_fifo.rd_addr[8]
.sym 20954 rx_09_fifo.rd_addr[0]
.sym 20955 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 20961 w_rx_09_fifo_data[14]
.sym 20962 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 20963 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 20967 w_rx_09_fifo_data[15]
.sym 20972 rx_09_fifo.rd_addr[4]
.sym 20975 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 20978 rx_09_fifo.rd_addr[7]
.sym 20979 rx_09_fifo.rd_addr[6]
.sym 20981 $PACKER_VCC_NET
.sym 20982 rx_09_fifo.rd_addr[3]
.sym 20983 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 20986 smi_ctrl_ins.soe_and_reset
.sym 21000 rx_09_fifo.rd_addr[0]
.sym 21001 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21003 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21004 rx_09_fifo.rd_addr[3]
.sym 21005 rx_09_fifo.rd_addr[4]
.sym 21006 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21007 rx_09_fifo.rd_addr[6]
.sym 21008 rx_09_fifo.rd_addr[7]
.sym 21009 rx_09_fifo.rd_addr[8]
.sym 21010 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21011 r_counter_$glb_clk
.sym 21012 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21013 $PACKER_VCC_NET
.sym 21017 w_rx_09_fifo_data[15]
.sym 21021 w_rx_09_fifo_data[14]
.sym 21026 rx_09_fifo.rd_addr[8]
.sym 21028 rx_09_fifo.rd_addr[0]
.sym 21029 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21030 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21056 w_rx_09_fifo_data[21]
.sym 21057 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21058 rx_09_fifo.wr_addr[2]
.sym 21063 rx_09_fifo.wr_addr[8]
.sym 21065 w_rx_09_fifo_data[20]
.sym 21066 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21067 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21069 rx_09_fifo.wr_addr[4]
.sym 21073 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21074 $PACKER_VCC_NET
.sym 21075 rx_09_fifo.wr_addr[7]
.sym 21079 rx_09_fifo.wr_addr[6]
.sym 21081 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21084 rx_09_fifo.wr_addr[3]
.sym 21102 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21103 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21105 rx_09_fifo.wr_addr[2]
.sym 21106 rx_09_fifo.wr_addr[3]
.sym 21107 rx_09_fifo.wr_addr[4]
.sym 21108 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21109 rx_09_fifo.wr_addr[6]
.sym 21110 rx_09_fifo.wr_addr[7]
.sym 21111 rx_09_fifo.wr_addr[8]
.sym 21112 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21116 w_rx_09_fifo_data[20]
.sym 21120 w_rx_09_fifo_data[21]
.sym 21123 $PACKER_VCC_NET
.sym 21137 i_smi_a2_SB_LUT4_I1_O[1]
.sym 21138 i_smi_soe_se$SB_IO_IN
.sym 21142 smi_ctrl_ins.int_cnt_09[4]
.sym 21143 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21146 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21147 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21149 int_miso
.sym 21156 rx_09_fifo.rd_addr[6]
.sym 21160 rx_09_fifo.rd_addr[4]
.sym 21163 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21167 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21169 $PACKER_VCC_NET
.sym 21170 rx_09_fifo.rd_addr[3]
.sym 21172 rx_09_fifo.rd_addr[8]
.sym 21173 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21174 rx_09_fifo.rd_addr[0]
.sym 21178 w_rx_09_fifo_data[22]
.sym 21179 rx_09_fifo.rd_addr[7]
.sym 21182 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21183 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21185 w_rx_09_fifo_data[23]
.sym 21188 smi_ctrl_ins.int_cnt_09[3]
.sym 21194 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 21195 smi_ctrl_ins.int_cnt_09[4]
.sym 21204 rx_09_fifo.rd_addr[0]
.sym 21205 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21207 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21208 rx_09_fifo.rd_addr[3]
.sym 21209 rx_09_fifo.rd_addr[4]
.sym 21210 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21211 rx_09_fifo.rd_addr[6]
.sym 21212 rx_09_fifo.rd_addr[7]
.sym 21213 rx_09_fifo.rd_addr[8]
.sym 21214 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21215 r_counter_$glb_clk
.sym 21216 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_rx_09_fifo_data[23]
.sym 21225 w_rx_09_fifo_data[22]
.sym 21230 rx_09_fifo.rd_addr[6]
.sym 21235 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21236 rx_09_fifo.wr_addr[2]
.sym 21242 rx_09_fifo.rd_addr[7]
.sym 21243 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21247 smi_ctrl_ins.soe_and_reset
.sym 21248 rx_09_fifo.rd_addr[7]
.sym 21249 w_rx_09_fifo_pulled_data[30]
.sym 21251 smi_ctrl_ins.int_cnt_09[3]
.sym 21262 $PACKER_VCC_NET
.sym 21264 w_rx_09_fifo_data[5]
.sym 21266 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21269 w_rx_09_fifo_data[4]
.sym 21270 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21276 rx_09_fifo.wr_addr[4]
.sym 21278 rx_09_fifo.wr_addr[2]
.sym 21279 rx_09_fifo.wr_addr[7]
.sym 21280 rx_09_fifo.wr_addr[8]
.sym 21281 rx_09_fifo.wr_addr[3]
.sym 21282 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21285 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21287 rx_09_fifo.wr_addr[6]
.sym 21289 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21294 int_miso
.sym 21295 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 21306 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21307 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21309 rx_09_fifo.wr_addr[2]
.sym 21310 rx_09_fifo.wr_addr[3]
.sym 21311 rx_09_fifo.wr_addr[4]
.sym 21312 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21313 rx_09_fifo.wr_addr[6]
.sym 21314 rx_09_fifo.wr_addr[7]
.sym 21315 rx_09_fifo.wr_addr[8]
.sym 21316 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21320 w_rx_09_fifo_data[4]
.sym 21324 w_rx_09_fifo_data[5]
.sym 21327 $PACKER_VCC_NET
.sym 21332 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21333 w_smi_read_req
.sym 21340 w_rx_09_fifo_data[5]
.sym 21344 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 21350 rx_09_fifo.rd_addr[6]
.sym 21351 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 21352 smi_ctrl_ins.soe_and_reset
.sym 21353 rx_09_fifo.rd_addr[6]
.sym 21354 smi_ctrl_ins.int_cnt_09[4]
.sym 21355 rx_09_fifo.rd_addr[7]
.sym 21360 rx_09_fifo.rd_addr[8]
.sym 21361 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21362 rx_09_fifo.rd_addr[0]
.sym 21363 rx_09_fifo.rd_addr[3]
.sym 21364 rx_09_fifo.rd_addr[6]
.sym 21370 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21371 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21372 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21373 rx_09_fifo.rd_addr[4]
.sym 21375 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21376 w_rx_09_fifo_data[6]
.sym 21380 $PACKER_VCC_NET
.sym 21386 rx_09_fifo.rd_addr[7]
.sym 21389 w_rx_09_fifo_data[7]
.sym 21397 spi_if_ins.r_tx_data_valid
.sym 21398 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 21408 rx_09_fifo.rd_addr[0]
.sym 21409 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21411 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21412 rx_09_fifo.rd_addr[3]
.sym 21413 rx_09_fifo.rd_addr[4]
.sym 21414 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21415 rx_09_fifo.rd_addr[6]
.sym 21416 rx_09_fifo.rd_addr[7]
.sym 21417 rx_09_fifo.rd_addr[8]
.sym 21418 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21419 r_counter_$glb_clk
.sym 21420 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_rx_09_fifo_data[7]
.sym 21429 w_rx_09_fifo_data[6]
.sym 21436 spi_if_ins.spi.SCKr[1]
.sym 21448 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21453 rx_09_fifo.rd_addr[0]
.sym 21464 rx_09_fifo.wr_addr[4]
.sym 21465 rx_09_fifo.wr_addr[7]
.sym 21466 rx_09_fifo.wr_addr[2]
.sym 21468 rx_09_fifo.wr_addr[8]
.sym 21470 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21473 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21474 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21475 w_rx_09_fifo_data[29]
.sym 21477 w_rx_09_fifo_data[28]
.sym 21479 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21480 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21485 rx_09_fifo.wr_addr[3]
.sym 21487 rx_09_fifo.wr_addr[6]
.sym 21491 $PACKER_VCC_NET
.sym 21501 spi_if_ins.state_if[1]
.sym 21510 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21511 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21513 rx_09_fifo.wr_addr[2]
.sym 21514 rx_09_fifo.wr_addr[3]
.sym 21515 rx_09_fifo.wr_addr[4]
.sym 21516 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21517 rx_09_fifo.wr_addr[6]
.sym 21518 rx_09_fifo.wr_addr[7]
.sym 21519 rx_09_fifo.wr_addr[8]
.sym 21520 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21524 w_rx_09_fifo_data[28]
.sym 21528 w_rx_09_fifo_data[29]
.sym 21531 $PACKER_VCC_NET
.sym 21537 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 21541 rx_09_fifo.wr_addr[7]
.sym 21547 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21548 w_rx_09_fifo_data[27]
.sym 21549 rx_09_fifo.wr_addr[3]
.sym 21551 spi_if_ins.w_rx_data[5]
.sym 21552 spi_if_ins.w_rx_data[6]
.sym 21554 rx_09_fifo.wr_addr[3]
.sym 21558 smi_ctrl_ins.int_cnt_09[4]
.sym 21559 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21564 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21568 $PACKER_VCC_NET
.sym 21571 rx_09_fifo.rd_addr[3]
.sym 21573 rx_09_fifo.rd_addr[4]
.sym 21576 rx_09_fifo.rd_addr[7]
.sym 21577 w_rx_09_fifo_data[30]
.sym 21578 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21579 rx_09_fifo.rd_addr[6]
.sym 21580 w_rx_09_fifo_data[31]
.sym 21581 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21582 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21590 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21591 rx_09_fifo.rd_addr[0]
.sym 21593 rx_09_fifo.rd_addr[8]
.sym 21601 spi_if_ins.r_tx_byte[0]
.sym 21612 rx_09_fifo.rd_addr[0]
.sym 21613 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21615 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21616 rx_09_fifo.rd_addr[3]
.sym 21617 rx_09_fifo.rd_addr[4]
.sym 21618 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21619 rx_09_fifo.rd_addr[6]
.sym 21620 rx_09_fifo.rd_addr[7]
.sym 21621 rx_09_fifo.rd_addr[8]
.sym 21622 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21623 r_counter_$glb_clk
.sym 21624 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_rx_09_fifo_data[31]
.sym 21633 w_rx_09_fifo_data[30]
.sym 21644 i_glob_clock$SB_IO_IN
.sym 21650 w_rx_09_fifo_data[24]
.sym 21651 smi_ctrl_ins.soe_and_reset
.sym 21652 w_rx_09_fifo_pulled_data[1]
.sym 21653 spi_if_ins.r_tx_byte[0]
.sym 21654 w_cs[2]
.sym 21655 smi_ctrl_ins.int_cnt_09[3]
.sym 21657 w_rx_09_fifo_data[2]
.sym 21658 rx_09_fifo.rd_addr[7]
.sym 21659 w_smi_data_output[3]
.sym 21660 w_cs[1]
.sym 21667 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21670 $PACKER_VCC_NET
.sym 21672 w_rx_09_fifo_data[25]
.sym 21675 w_rx_09_fifo_data[24]
.sym 21677 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21680 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21682 rx_09_fifo.wr_addr[2]
.sym 21684 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21685 rx_09_fifo.wr_addr[7]
.sym 21687 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21688 rx_09_fifo.wr_addr[6]
.sym 21692 rx_09_fifo.wr_addr[3]
.sym 21693 rx_09_fifo.wr_addr[8]
.sym 21697 rx_09_fifo.wr_addr[4]
.sym 21698 w_cs[2]
.sym 21701 w_cs[1]
.sym 21702 w_cs[3]
.sym 21714 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21715 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21717 rx_09_fifo.wr_addr[2]
.sym 21718 rx_09_fifo.wr_addr[3]
.sym 21719 rx_09_fifo.wr_addr[4]
.sym 21720 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21721 rx_09_fifo.wr_addr[6]
.sym 21722 rx_09_fifo.wr_addr[7]
.sym 21723 rx_09_fifo.wr_addr[8]
.sym 21724 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21725 lvds_clock_$glb_clk
.sym 21726 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21728 w_rx_09_fifo_data[24]
.sym 21732 w_rx_09_fifo_data[25]
.sym 21735 $PACKER_VCC_NET
.sym 21743 $PACKER_VCC_NET
.sym 21746 $PACKER_VCC_NET
.sym 21749 $PACKER_GND_NET
.sym 21753 w_cs[3]
.sym 21754 w_smi_data_output[1]
.sym 21755 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 21758 w_rx_09_fifo_data[18]
.sym 21759 rx_09_fifo.rd_addr[7]
.sym 21761 rx_09_fifo.rd_addr[6]
.sym 21762 smi_ctrl_ins.int_cnt_09[4]
.sym 21763 rx_09_fifo.rd_addr[7]
.sym 21768 rx_09_fifo.rd_addr[6]
.sym 21769 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21770 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21772 $PACKER_VCC_NET
.sym 21775 rx_09_fifo.rd_addr[3]
.sym 21777 w_rx_09_fifo_data[27]
.sym 21778 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21779 rx_09_fifo.rd_addr[0]
.sym 21780 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21781 rx_09_fifo.rd_addr[8]
.sym 21786 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21793 w_rx_09_fifo_data[26]
.sym 21796 rx_09_fifo.rd_addr[7]
.sym 21797 rx_09_fifo.rd_addr[4]
.sym 21800 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 21801 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 21802 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 21804 w_smi_data_output[3]
.sym 21805 w_smi_data_output[2]
.sym 21807 w_smi_data_output[1]
.sym 21816 rx_09_fifo.rd_addr[0]
.sym 21817 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21819 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21820 rx_09_fifo.rd_addr[3]
.sym 21821 rx_09_fifo.rd_addr[4]
.sym 21822 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21823 rx_09_fifo.rd_addr[6]
.sym 21824 rx_09_fifo.rd_addr[7]
.sym 21825 rx_09_fifo.rd_addr[8]
.sym 21826 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21827 r_counter_$glb_clk
.sym 21828 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21829 $PACKER_VCC_NET
.sym 21833 w_rx_09_fifo_data[27]
.sym 21837 w_rx_09_fifo_data[26]
.sym 21845 w_cs[1]
.sym 21849 w_cs[2]
.sym 21853 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 21854 smi_ctrl_ins.int_cnt_09[4]
.sym 21856 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21858 i_smi_a2_SB_LUT4_I1_O[1]
.sym 21861 rx_09_fifo.rd_addr[0]
.sym 21870 w_rx_09_fifo_data[8]
.sym 21871 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21873 rx_09_fifo.wr_addr[7]
.sym 21874 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21875 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21876 rx_09_fifo.wr_addr[6]
.sym 21881 rx_09_fifo.wr_addr[8]
.sym 21883 rx_09_fifo.wr_addr[2]
.sym 21885 rx_09_fifo.wr_addr[4]
.sym 21888 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21889 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21895 w_rx_09_fifo_data[9]
.sym 21896 rx_09_fifo.wr_addr[3]
.sym 21899 $PACKER_VCC_NET
.sym 21902 lvds_rx_09_inst.r_push
.sym 21904 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 21905 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 21918 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21919 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21921 rx_09_fifo.wr_addr[2]
.sym 21922 rx_09_fifo.wr_addr[3]
.sym 21923 rx_09_fifo.wr_addr[4]
.sym 21924 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21925 rx_09_fifo.wr_addr[6]
.sym 21926 rx_09_fifo.wr_addr[7]
.sym 21927 rx_09_fifo.wr_addr[8]
.sym 21928 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21929 lvds_clock_$glb_clk
.sym 21930 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21932 w_rx_09_fifo_data[8]
.sym 21936 w_rx_09_fifo_data[9]
.sym 21939 $PACKER_VCC_NET
.sym 21956 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 21957 rx_09_fifo.wr_addr[3]
.sym 21958 w_rx_09_fifo_pulled_data[26]
.sym 21961 rx_09_fifo.wr_addr[8]
.sym 21966 smi_ctrl_ins.int_cnt_09[4]
.sym 21967 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21972 w_rx_09_fifo_data[11]
.sym 21973 rx_09_fifo.rd_addr[3]
.sym 21976 $PACKER_VCC_NET
.sym 21981 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21982 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21985 rx_09_fifo.rd_addr[4]
.sym 21986 rx_09_fifo.rd_addr[7]
.sym 21987 w_rx_09_fifo_data[10]
.sym 21988 rx_09_fifo.rd_addr[6]
.sym 21990 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21993 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21996 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21997 rx_09_fifo.rd_addr[8]
.sym 21999 rx_09_fifo.rd_addr[0]
.sym 22009 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 22010 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 22020 rx_09_fifo.rd_addr[0]
.sym 22021 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 22023 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22024 rx_09_fifo.rd_addr[3]
.sym 22025 rx_09_fifo.rd_addr[4]
.sym 22026 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 22027 rx_09_fifo.rd_addr[6]
.sym 22028 rx_09_fifo.rd_addr[7]
.sym 22029 rx_09_fifo.rd_addr[8]
.sym 22030 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 22031 r_counter_$glb_clk
.sym 22032 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 22033 $PACKER_VCC_NET
.sym 22037 w_rx_09_fifo_data[11]
.sym 22041 w_rx_09_fifo_data[10]
.sym 22048 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 22050 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 22058 $PACKER_VCC_NET
.sym 22059 rx_09_fifo.wr_addr[3]
.sym 22065 w_rx_09_fifo_data[2]
.sym 22066 rx_09_fifo.rd_addr[7]
.sym 22067 w_rx_09_fifo_data[16]
.sym 22068 w_rx_09_fifo_pulled_data[9]
.sym 22081 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 22083 rx_09_fifo.wr_addr[4]
.sym 22084 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 22085 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 22087 $PACKER_VCC_NET
.sym 22091 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 22092 w_rx_09_fifo_data[0]
.sym 22093 rx_09_fifo.wr_addr[7]
.sym 22095 rx_09_fifo.wr_addr[3]
.sym 22096 w_rx_09_fifo_data[1]
.sym 22099 rx_09_fifo.wr_addr[8]
.sym 22101 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22103 rx_09_fifo.wr_addr[2]
.sym 22105 rx_09_fifo.wr_addr[6]
.sym 22122 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 22123 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 22125 rx_09_fifo.wr_addr[2]
.sym 22126 rx_09_fifo.wr_addr[3]
.sym 22127 rx_09_fifo.wr_addr[4]
.sym 22128 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 22129 rx_09_fifo.wr_addr[6]
.sym 22130 rx_09_fifo.wr_addr[7]
.sym 22131 rx_09_fifo.wr_addr[8]
.sym 22132 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 22133 lvds_clock_$glb_clk
.sym 22134 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22136 w_rx_09_fifo_data[0]
.sym 22140 w_rx_09_fifo_data[1]
.sym 22143 $PACKER_VCC_NET
.sym 22155 $PACKER_VCC_NET
.sym 22162 w_rx_09_fifo_pulled_data[10]
.sym 22166 w_rx_09_fifo_data[18]
.sym 22167 rx_09_fifo.rd_addr[7]
.sym 22170 w_rx_09_fifo_pulled_data[11]
.sym 22177 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 22178 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 22181 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 22182 rx_09_fifo.rd_addr[4]
.sym 22184 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 22185 rx_09_fifo.rd_addr[8]
.sym 22187 rx_09_fifo.rd_addr[0]
.sym 22188 rx_09_fifo.rd_addr[3]
.sym 22189 rx_09_fifo.rd_addr[6]
.sym 22191 w_rx_09_fifo_data[3]
.sym 22194 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22196 $PACKER_VCC_NET
.sym 22203 w_rx_09_fifo_data[2]
.sym 22204 rx_09_fifo.rd_addr[7]
.sym 22224 rx_09_fifo.rd_addr[0]
.sym 22225 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 22227 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22228 rx_09_fifo.rd_addr[3]
.sym 22229 rx_09_fifo.rd_addr[4]
.sym 22230 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 22231 rx_09_fifo.rd_addr[6]
.sym 22232 rx_09_fifo.rd_addr[7]
.sym 22233 rx_09_fifo.rd_addr[8]
.sym 22234 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 22235 r_counter_$glb_clk
.sym 22236 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 22237 $PACKER_VCC_NET
.sym 22241 w_rx_09_fifo_data[3]
.sym 22245 w_rx_09_fifo_data[2]
.sym 22278 rx_09_fifo.wr_addr[8]
.sym 22279 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 22280 rx_09_fifo.wr_addr[6]
.sym 22281 rx_09_fifo.wr_addr[7]
.sym 22283 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 22284 w_rx_09_fifo_data[17]
.sym 22286 rx_09_fifo.wr_addr[3]
.sym 22287 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 22289 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22291 rx_09_fifo.wr_addr[2]
.sym 22293 rx_09_fifo.wr_addr[4]
.sym 22294 w_rx_09_fifo_data[16]
.sym 22295 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 22298 $PACKER_VCC_NET
.sym 22326 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 22327 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 22329 rx_09_fifo.wr_addr[2]
.sym 22330 rx_09_fifo.wr_addr[3]
.sym 22331 rx_09_fifo.wr_addr[4]
.sym 22332 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 22333 rx_09_fifo.wr_addr[6]
.sym 22334 rx_09_fifo.wr_addr[7]
.sym 22335 rx_09_fifo.wr_addr[8]
.sym 22336 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 22337 lvds_clock_$glb_clk
.sym 22338 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22340 w_rx_09_fifo_data[16]
.sym 22344 w_rx_09_fifo_data[17]
.sym 22347 $PACKER_VCC_NET
.sym 22374 o_led0$SB_IO_OUT
.sym 22384 $PACKER_VCC_NET
.sym 22387 rx_09_fifo.rd_addr[3]
.sym 22389 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22390 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 22393 rx_09_fifo.rd_addr[4]
.sym 22394 rx_09_fifo.rd_addr[7]
.sym 22395 w_rx_09_fifo_data[18]
.sym 22398 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 22400 w_rx_09_fifo_data[19]
.sym 22401 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 22402 rx_09_fifo.rd_addr[6]
.sym 22404 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 22405 rx_09_fifo.rd_addr[8]
.sym 22411 rx_09_fifo.rd_addr[0]
.sym 22424 rx_09_fifo.rd_addr[0]
.sym 22425 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 22427 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 22428 rx_09_fifo.rd_addr[3]
.sym 22429 rx_09_fifo.rd_addr[4]
.sym 22430 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 22431 rx_09_fifo.rd_addr[6]
.sym 22432 rx_09_fifo.rd_addr[7]
.sym 22433 rx_09_fifo.rd_addr[8]
.sym 22434 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 22435 r_counter_$glb_clk
.sym 22436 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 22437 $PACKER_VCC_NET
.sym 22441 w_rx_09_fifo_data[19]
.sym 22445 w_rx_09_fifo_data[18]
.sym 22451 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22496 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 i_ss_SB_LUT4_I3_O
.sym 22539 int_miso
.sym 22540 i_ss_SB_LUT4_I3_O
.sym 22565 smi_ctrl_ins.int_cnt_09[4]
.sym 22572 smi_ctrl_ins.soe_and_reset
.sym 22590 i_ss$SB_IO_IN
.sym 22653 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22681 smi_ctrl_ins.int_cnt_09[3]
.sym 22707 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22734 i_ss_SB_LUT4_I3_O
.sym 22855 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 22861 spi_if_ins.spi.SCKr[1]
.sym 22880 i_smi_a2_SB_LUT4_I1_O[1]
.sym 22883 i_smi_soe_se$SB_IO_IN
.sym 22916 i_smi_a2_SB_LUT4_I1_O[1]
.sym 22917 i_smi_soe_se$SB_IO_IN
.sym 22968 i_smi_a3$SB_IO_IN
.sym 22970 smi_ctrl_ins.soe_and_reset
.sym 23105 smi_ctrl_ins.int_cnt_09[4]
.sym 23107 smi_ctrl_ins.int_cnt_09[3]
.sym 23110 spi_if_ins.r_tx_byte[7]
.sym 23124 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23127 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 23131 smi_ctrl_ins.int_cnt_09[4]
.sym 23132 smi_ctrl_ins.soe_and_reset
.sym 23140 smi_ctrl_ins.int_cnt_09[3]
.sym 23147 i_smi_a2_SB_LUT4_I1_O[0]
.sym 23150 smi_ctrl_ins.int_cnt_09[3]
.sym 23185 i_smi_a2_SB_LUT4_I1_O[0]
.sym 23186 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23191 smi_ctrl_ins.int_cnt_09[3]
.sym 23192 smi_ctrl_ins.int_cnt_09[4]
.sym 23195 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 23196 smi_ctrl_ins.soe_and_reset
.sym 23197 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 23210 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23228 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23230 i_ss$SB_IO_IN
.sym 23241 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23244 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23246 spi_if_ins.spi.SCKr[1]
.sym 23253 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 23264 spi_if_ins.spi.SCKr[2]
.sym 23270 spi_if_ins.r_tx_byte[7]
.sym 23297 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23298 spi_if_ins.r_tx_byte[7]
.sym 23299 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 23302 spi_if_ins.spi.SCKr[1]
.sym 23303 spi_if_ins.spi.SCKr[2]
.sym 23304 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 23318 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23319 r_counter_$glb_clk
.sym 23322 spi_if_ins.spi.SCKr[2]
.sym 23323 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23335 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23348 spi_if_ins.state_if[1]
.sym 23353 spi_if_ins.spi.SCKr[1]
.sym 23356 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23373 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23375 spi_if_ins.r_tx_data_valid
.sym 23382 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23388 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23390 i_ss$SB_IO_IN
.sym 23425 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23432 i_ss$SB_IO_IN
.sym 23433 spi_if_ins.r_tx_data_valid
.sym 23441 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23442 r_counter_$glb_clk
.sym 23443 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23468 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23476 r_tx_data[0]
.sym 23487 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23503 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 23561 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 23564 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23565 r_counter_$glb_clk
.sym 23569 r_counter
.sym 23572 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23580 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 23601 w_smi_data_output[2]
.sym 23626 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23636 r_tx_data[0]
.sym 23673 r_tx_data[0]
.sym 23687 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23688 r_counter_$glb_clk
.sym 23705 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 23709 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23719 i_glob_clock$SB_IO_IN
.sym 23722 w_cs[2]
.sym 23723 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 23735 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 23736 spi_if_ins.w_rx_data[6]
.sym 23741 spi_if_ins.w_rx_data[5]
.sym 23749 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 23765 spi_if_ins.w_rx_data[6]
.sym 23767 spi_if_ins.w_rx_data[5]
.sym 23782 spi_if_ins.w_rx_data[5]
.sym 23784 spi_if_ins.w_rx_data[6]
.sym 23789 spi_if_ins.w_rx_data[5]
.sym 23791 spi_if_ins.w_rx_data[6]
.sym 23810 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 23811 r_counter_$glb_clk
.sym 23812 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 23847 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 23854 smi_ctrl_ins.soe_and_reset
.sym 23856 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 23857 w_rx_09_fifo_pulled_data[1]
.sym 23858 smi_ctrl_ins.int_cnt_09[3]
.sym 23860 smi_ctrl_ins.int_cnt_09[4]
.sym 23863 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 23864 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 23867 w_rx_09_fifo_pulled_data[17]
.sym 23868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 23869 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 23871 w_rx_09_fifo_pulled_data[18]
.sym 23872 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 23873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 23874 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 23875 w_rx_09_fifo_pulled_data[3]
.sym 23877 i_smi_a2_SB_LUT4_I1_O[0]
.sym 23878 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 23879 w_rx_09_fifo_pulled_data[2]
.sym 23880 smi_ctrl_ins.int_cnt_09[4]
.sym 23881 i_smi_a1_SB_LUT4_I1_O
.sym 23882 smi_ctrl_ins.int_cnt_09[3]
.sym 23883 w_rx_09_fifo_pulled_data[19]
.sym 23885 i_smi_a2_SB_LUT4_I1_O[0]
.sym 23887 smi_ctrl_ins.int_cnt_09[4]
.sym 23888 w_rx_09_fifo_pulled_data[18]
.sym 23889 w_rx_09_fifo_pulled_data[2]
.sym 23890 smi_ctrl_ins.int_cnt_09[3]
.sym 23893 smi_ctrl_ins.int_cnt_09[4]
.sym 23894 smi_ctrl_ins.int_cnt_09[3]
.sym 23895 w_rx_09_fifo_pulled_data[3]
.sym 23896 w_rx_09_fifo_pulled_data[19]
.sym 23899 smi_ctrl_ins.int_cnt_09[3]
.sym 23900 w_rx_09_fifo_pulled_data[1]
.sym 23901 w_rx_09_fifo_pulled_data[17]
.sym 23902 smi_ctrl_ins.int_cnt_09[4]
.sym 23911 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 23912 i_smi_a2_SB_LUT4_I1_O[0]
.sym 23913 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 23914 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 23917 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 23918 i_smi_a2_SB_LUT4_I1_O[0]
.sym 23919 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 23920 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 23929 i_smi_a2_SB_LUT4_I1_O[0]
.sym 23930 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 23931 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 23932 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 23933 i_smi_a1_SB_LUT4_I1_O
.sym 23934 smi_ctrl_ins.soe_and_reset
.sym 23950 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 23956 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 23980 w_rx_09_fifo_pulled_data[10]
.sym 23984 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 23985 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23988 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 23992 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 23993 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 23996 smi_ctrl_ins.int_cnt_09[3]
.sym 24002 smi_ctrl_ins.int_cnt_09[4]
.sym 24004 w_rx_09_fifo_pulled_data[26]
.sym 24005 w_rx_09_fifo_full
.sym 24010 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24011 w_rx_09_fifo_full
.sym 24013 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 24022 smi_ctrl_ins.int_cnt_09[4]
.sym 24023 smi_ctrl_ins.int_cnt_09[3]
.sym 24024 w_rx_09_fifo_pulled_data[26]
.sym 24025 w_rx_09_fifo_pulled_data[10]
.sym 24028 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 24029 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 24030 i_smi_a2_SB_LUT4_I1_O[1]
.sym 24031 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 24056 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 24057 lvds_clock_$glb_clk
.sym 24058 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 24076 w_rx_09_fifo_pulled_data[10]
.sym 24101 smi_ctrl_ins.int_cnt_09[4]
.sym 24113 w_rx_09_fifo_pulled_data[25]
.sym 24114 smi_ctrl_ins.int_cnt_09[4]
.sym 24116 smi_ctrl_ins.int_cnt_09[3]
.sym 24121 w_rx_09_fifo_pulled_data[27]
.sym 24122 w_rx_09_fifo_pulled_data[11]
.sym 24124 smi_ctrl_ins.int_cnt_09[3]
.sym 24127 w_rx_09_fifo_pulled_data[9]
.sym 24163 w_rx_09_fifo_pulled_data[27]
.sym 24164 smi_ctrl_ins.int_cnt_09[3]
.sym 24165 smi_ctrl_ins.int_cnt_09[4]
.sym 24166 w_rx_09_fifo_pulled_data[11]
.sym 24169 w_rx_09_fifo_pulled_data[25]
.sym 24170 smi_ctrl_ins.int_cnt_09[3]
.sym 24171 w_rx_09_fifo_pulled_data[9]
.sym 24172 smi_ctrl_ins.int_cnt_09[4]
.sym 24596 o_led0$SB_IO_OUT
.sym 24611 o_led0$SB_IO_OUT
.sym 25256 i_ss_SB_LUT4_I3_O
.sym 25644 spi_if_ins.spi.SCKr[1]
.sym 25652 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25668 spi_if_ins.spi.SCKr[1]
.sym 25672 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25707 r_counter_$glb_clk
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25945 i_smi_a2_SB_LUT4_I1_O[1]
.sym 25951 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 25955 r_counter
.sym 25962 i_glob_clock$SB_IO_IN
.sym 25966 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 25982 r_counter
.sym 26000 i_smi_a2_SB_LUT4_I1_O[1]
.sym 26001 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 26002 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 26017 i_glob_clock$SB_IO_IN
.sym 26656 o_rx_h_tx_l$SB_IO_OUT
.sym 26804 o_tr_vc2$SB_IO_OUT
.sym 26806 o_tr_vc1$SB_IO_OUT
.sym 27245 w_smi_read_req
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27297 w_smi_read_req
.sym 27304 i_smi_a3$SB_IO_IN
.sym 27429 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27444 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27459 r_counter
.sym 27460 $PACKER_VCC_NET
.sym 27479 r_counter
.sym 27480 $PACKER_VCC_NET
.sym 27486 $PACKER_GND_NET
.sym 27552 $PACKER_GND_NET
.sym 27563 $PACKER_GND_NET
.sym 27574 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27595 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27616 o_tr_vc1$SB_IO_OUT
.sym 27624 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27641 o_tr_vc1_b$SB_IO_OUT
.sym 27644 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27746 lvds_rx_24_inst.r_data[10]
.sym 27750 lvds_rx_24_inst.r_data[13]
.sym 27790 lvds_rx_24_inst.r_data[10]
.sym 27794 lvds_rx_24_inst.r_data[12]
.sym 27802 lvds_rx_24_inst.r_data[11]
.sym 27810 lvds_rx_24_inst.r_data[18]
.sym 27814 lvds_rx_24_inst.r_data[16]
.sym 27822 lvds_rx_24_inst.r_data[20]
.sym 27830 lvds_rx_24_inst.r_data[8]
.sym 27842 lvds_rx_24_inst.r_data[21]
.sym 27846 lvds_rx_24_inst.r_data[19]
.sym 27850 lvds_rx_24_inst.r_data[17]
.sym 27854 lvds_rx_24_inst.r_data[13]
.sym 27858 lvds_rx_24_inst.r_data[14]
.sym 27862 lvds_rx_24_inst.r_data[23]
.sym 27870 lvds_rx_24_inst.r_data[15]
.sym 27874 lvds_rx_24_inst.r_data[16]
.sym 27878 lvds_rx_24_inst.r_data[17]
.sym 27882 lvds_rx_24_inst.r_data[4]
.sym 27886 lvds_rx_24_inst.r_data[5]
.sym 27894 lvds_rx_24_inst.r_data[3]
.sym 27898 lvds_rx_24_inst.r_data[2]
.sym 27906 lvds_rx_24_inst.r_data[9]
.sym 27910 lvds_rx_24_inst.r_data[4]
.sym 27918 lvds_rx_24_inst.r_data[0]
.sym 27930 lvds_rx_24_inst.r_data[2]
.sym 27942 lvds_rx_24_inst.r_data[5]
.sym 27946 lvds_rx_24_inst.r_data[3]
.sym 27950 lvds_rx_24_inst.r_data[1]
.sym 27954 lvds_rx_24_inst.r_data[6]
.sym 27966 lvds_rx_24_inst.r_data[7]
.sym 27971 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 27976 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 27977 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 27980 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 27981 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 27984 rx_24_fifo.wr_addr[3]
.sym 27985 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 27988 rx_24_fifo.wr_addr[4]
.sym 27989 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 27992 rx_24_fifo.wr_addr[5]
.sym 27993 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 27996 rx_24_fifo.wr_addr[6]
.sym 27997 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 28000 rx_24_fifo.wr_addr[7]
.sym 28001 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 28004 rx_24_fifo.wr_addr[8]
.sym 28005 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 28008 rx_24_fifo.wr_addr[9]
.sym 28009 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[9]
.sym 28010 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 28014 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 28018 rx_24_fifo.rd_addr[7]
.sym 28019 rx_24_fifo.wr_addr[7]
.sym 28020 rx_24_fifo.rd_addr[8]
.sym 28021 rx_24_fifo.wr_addr[8]
.sym 28025 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 28026 rx_24_fifo.rd_addr[7]
.sym 28027 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 28028 rx_24_fifo.rd_addr[8]
.sym 28029 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 28043 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28044 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 28045 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 28050 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28051 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 28052 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 28053 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 28080 smi_ctrl_ins.int_cnt_24[3]
.sym 28081 smi_ctrl_ins.int_cnt_24[4]
.sym 28093 smi_ctrl_ins.int_cnt_24[3]
.sym 28098 w_lvds_rx_24_d0
.sym 28105 w_lvds_rx_24_d0
.sym 28106 w_lvds_rx_24_d1
.sym 28113 w_lvds_rx_24_d1
.sym 28117 w_lvds_rx_24_d1
.sym 28124 w_lvds_rx_24_d0
.sym 28125 w_lvds_rx_24_d1
.sym 28134 lvds_rx_24_inst.r_data[1]
.sym 28198 lvds_rx_24_inst.r_data[26]
.sym 28202 lvds_rx_24_inst.r_data[28]
.sym 28210 lvds_rx_24_inst.r_data[27]
.sym 28222 lvds_rx_24_inst.r_data[29]
.sym 28226 lvds_rx_24_inst.r_data[26]
.sym 28246 lvds_rx_24_inst.r_data[27]
.sym 28254 lvds_rx_24_inst.r_data[25]
.sym 28262 lvds_rx_24_inst.r_data[11]
.sym 28278 lvds_rx_24_inst.r_data[12]
.sym 28306 lvds_rx_24_inst.r_data[22]
.sym 28314 lvds_rx_24_inst.r_data[24]
.sym 28322 lvds_rx_24_inst.r_data[20]
.sym 28326 w_rx_24_fifo_pulled_data[5]
.sym 28327 w_rx_24_fifo_pulled_data[21]
.sym 28328 smi_ctrl_ins.int_cnt_24[3]
.sym 28329 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28334 w_rx_24_fifo_pulled_data[6]
.sym 28335 w_rx_24_fifo_pulled_data[22]
.sym 28336 smi_ctrl_ins.int_cnt_24[3]
.sym 28337 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28338 lvds_rx_24_inst.r_data[18]
.sym 28342 lvds_rx_24_inst.r_data[21]
.sym 28346 w_rx_24_fifo_pulled_data[4]
.sym 28347 w_rx_24_fifo_pulled_data[20]
.sym 28348 smi_ctrl_ins.int_cnt_24[3]
.sym 28349 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28350 lvds_rx_24_inst.r_data[24]
.sym 28354 lvds_rx_24_inst.r_data[19]
.sym 28362 lvds_rx_24_inst.r_data[22]
.sym 28366 w_rx_24_fifo_pulled_data[13]
.sym 28367 w_rx_24_fifo_pulled_data[29]
.sym 28368 smi_ctrl_ins.int_cnt_24[3]
.sym 28369 smi_ctrl_ins.int_cnt_24[4]
.sym 28374 w_rx_24_fifo_pulled_data[14]
.sym 28375 w_rx_24_fifo_pulled_data[30]
.sym 28376 smi_ctrl_ins.int_cnt_24[3]
.sym 28377 smi_ctrl_ins.int_cnt_24[4]
.sym 28378 w_rx_24_fifo_pulled_data[12]
.sym 28379 w_rx_24_fifo_pulled_data[28]
.sym 28380 smi_ctrl_ins.int_cnt_24[3]
.sym 28381 smi_ctrl_ins.int_cnt_24[4]
.sym 28387 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28392 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28393 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28396 rx_24_fifo.wr_addr[3]
.sym 28397 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 28400 rx_24_fifo.wr_addr[4]
.sym 28401 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 28404 rx_24_fifo.wr_addr[5]
.sym 28405 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[4]
.sym 28408 rx_24_fifo.wr_addr[6]
.sym 28409 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[5]
.sym 28412 rx_24_fifo.wr_addr[7]
.sym 28413 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[6]
.sym 28416 rx_24_fifo.wr_addr[8]
.sym 28417 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[7]
.sym 28420 rx_24_fifo.wr_addr[9]
.sym 28421 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[8]
.sym 28425 $nextpnr_ICESTORM_LC_8$I3
.sym 28426 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28427 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 28428 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28429 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 28430 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28431 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 28432 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 28433 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 28434 rx_24_fifo.rd_addr[8]
.sym 28435 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 28436 rx_24_fifo.rd_addr[9]
.sym 28437 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 28438 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28439 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28440 rx_24_fifo.rd_addr[5]
.sym 28441 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 28442 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28443 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28444 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[9]
.sym 28445 w_rx_24_fifo_push
.sym 28446 rx_24_fifo.rd_addr[6]
.sym 28447 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 28448 rx_24_fifo.rd_addr[7]
.sym 28449 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 28450 lvds_rx_24_inst.r_data[9]
.sym 28454 lvds_rx_24_inst.r_data[14]
.sym 28458 lvds_rx_24_inst.r_data[15]
.sym 28462 lvds_rx_24_inst.r_data[6]
.sym 28466 lvds_rx_24_inst.r_data[23]
.sym 28470 lvds_rx_24_inst.r_data[25]
.sym 28474 lvds_rx_24_inst.r_data[7]
.sym 28478 lvds_rx_24_inst.r_data[8]
.sym 28482 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28483 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28484 rx_24_fifo.rd_addr[9]
.sym 28485 rx_24_fifo.wr_addr[9]
.sym 28486 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 28491 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28492 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28493 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 28494 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 28495 rx_24_fifo.rd_addr[6]
.sym 28496 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28497 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 28498 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 28502 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 28506 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 28510 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 28514 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28515 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 28516 rx_24_fifo.rd_addr[9]
.sym 28517 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 28518 rx_24_fifo.rd_addr[6]
.sym 28519 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 28520 rx_24_fifo.rd_addr[5]
.sym 28521 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 28522 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 28523 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 28524 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 28525 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 28526 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 28530 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 28534 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28535 rx_24_fifo.wr_addr[3]
.sym 28536 rx_24_fifo.rd_addr[5]
.sym 28537 rx_24_fifo.wr_addr[5]
.sym 28538 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28539 rx_24_fifo.wr_addr[4]
.sym 28540 rx_24_fifo.rd_addr[6]
.sym 28541 rx_24_fifo.wr_addr[6]
.sym 28542 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 28543 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 28544 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 28545 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 28548 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28549 w_rx_24_fifo_push
.sym 28550 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 28551 rx_24_fifo.rd_addr[5]
.sym 28552 w_rx_24_fifo_push
.sym 28553 w_rx_24_fifo_full
.sym 28554 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28555 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28556 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28557 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28561 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 28562 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 28563 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28564 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28565 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 28566 w_rx_24_fifo_pulled_data[1]
.sym 28567 w_rx_24_fifo_pulled_data[17]
.sym 28568 smi_ctrl_ins.int_cnt_24[3]
.sym 28569 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28572 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 28573 rx_24_fifo.rd_addr[0]
.sym 28574 w_rx_24_fifo_pulled_data[0]
.sym 28575 w_rx_24_fifo_pulled_data[16]
.sym 28576 smi_ctrl_ins.int_cnt_24[3]
.sym 28577 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28582 lvds_rx_24_inst.r_push
.sym 28590 w_rx_24_fifo_pulled_data[3]
.sym 28591 w_rx_24_fifo_pulled_data[19]
.sym 28592 smi_ctrl_ins.int_cnt_24[3]
.sym 28593 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28594 w_rx_24_fifo_pulled_data[8]
.sym 28595 w_rx_24_fifo_pulled_data[24]
.sym 28596 smi_ctrl_ins.int_cnt_24[3]
.sym 28597 smi_ctrl_ins.int_cnt_24[4]
.sym 28600 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28601 w_rx_24_fifo_push
.sym 28606 w_rx_24_fifo_pulled_data[9]
.sym 28607 w_rx_24_fifo_pulled_data[25]
.sym 28608 smi_ctrl_ins.int_cnt_24[3]
.sym 28609 smi_ctrl_ins.int_cnt_24[4]
.sym 28611 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28612 lvds_rx_24_inst.o_debug_state[0]
.sym 28613 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28618 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28619 w_lvds_rx_24_d1
.sym 28620 w_lvds_rx_24_d0
.sym 28621 lvds_rx_24_inst.o_debug_state[0]
.sym 28622 w_rx_24_fifo_pulled_data[10]
.sym 28623 w_rx_24_fifo_pulled_data[26]
.sym 28624 smi_ctrl_ins.int_cnt_24[3]
.sym 28625 smi_ctrl_ins.int_cnt_24[4]
.sym 28626 w_rx_24_fifo_pulled_data[11]
.sym 28627 w_rx_24_fifo_pulled_data[27]
.sym 28628 smi_ctrl_ins.int_cnt_24[3]
.sym 28629 smi_ctrl_ins.int_cnt_24[4]
.sym 28630 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28631 w_lvds_rx_24_d1
.sym 28632 w_lvds_rx_24_d0
.sym 28633 lvds_rx_24_inst.o_debug_state[0]
.sym 28638 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28639 lvds_rx_24_inst.o_debug_state[0]
.sym 28640 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28641 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28646 w_lvds_rx_24_d1
.sym 28654 lvds_rx_24_inst.r_data[0]
.sym 28666 w_lvds_rx_24_d0
.sym 28721 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 28746 lvds_rx_09_inst.r_data[11]
.sym 28770 lvds_rx_09_inst.r_data[18]
.sym 28774 lvds_rx_09_inst.r_data[20]
.sym 28778 lvds_rx_09_inst.r_data[16]
.sym 28785 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 28786 lvds_rx_09_inst.r_data[9]
.sym 28798 lvds_rx_09_inst.r_data[11]
.sym 28802 lvds_rx_09_inst.r_data[14]
.sym 28806 lvds_rx_09_inst.r_data[19]
.sym 28810 lvds_rx_09_inst.r_data[7]
.sym 28816 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28817 w_rx_09_fifo_push
.sym 28822 lvds_rx_09_inst.r_data[13]
.sym 28826 lvds_rx_09_inst.r_data[21]
.sym 28834 lvds_rx_09_inst.r_data[15]
.sym 28842 lvds_rx_09_inst.r_data[25]
.sym 28846 lvds_rx_09_inst.r_data[23]
.sym 28850 lvds_rx_09_inst.r_data[3]
.sym 28854 lvds_rx_09_inst.r_data[5]
.sym 28858 w_rx_24_fifo_pulled_data[7]
.sym 28859 w_rx_24_fifo_pulled_data[23]
.sym 28860 smi_ctrl_ins.int_cnt_24[3]
.sym 28861 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28862 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 28863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 28864 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 28865 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 28870 lvds_rx_09_inst.r_data[9]
.sym 28882 lvds_rx_09_inst.r_data[24]
.sym 28886 lvds_rx_09_inst.r_data[8]
.sym 28890 lvds_rx_09_inst.r_data[25]
.sym 28894 w_rx_24_fifo_pulled_data[15]
.sym 28895 w_rx_24_fifo_pulled_data[31]
.sym 28896 smi_ctrl_ins.int_cnt_24[3]
.sym 28897 smi_ctrl_ins.int_cnt_24[4]
.sym 28898 lvds_rx_09_inst.r_data[23]
.sym 28902 lvds_rx_09_inst.r_data[28]
.sym 28906 lvds_rx_09_inst.r_data[7]
.sym 28913 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28917 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28922 lvds_rx_09_inst.r_data[22]
.sym 28926 lvds_rx_09_inst.r_data[15]
.sym 28931 smi_ctrl_ins.int_cnt_24[3]
.sym 28932 smi_ctrl_ins.int_cnt_24[4]
.sym 28933 w_rx_24_fifo_empty
.sym 28940 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28941 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 28963 rx_24_fifo.rd_addr[0]
.sym 28968 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28972 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28973 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28975 $PACKER_VCC_NET
.sym 28977 $nextpnr_ICESTORM_LC_13$I3
.sym 28980 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28984 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28985 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[4]
.sym 28988 rx_24_fifo.rd_addr[5]
.sym 28989 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[5]
.sym 28992 rx_24_fifo.rd_addr[6]
.sym 28993 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[6]
.sym 28996 rx_24_fifo.rd_addr[7]
.sym 28997 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 29000 rx_24_fifo.rd_addr[8]
.sym 29001 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[8]
.sym 29004 rx_24_fifo.rd_addr[9]
.sym 29005 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[9]
.sym 29009 $nextpnr_ICESTORM_LC_14$I3
.sym 29010 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29011 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 29012 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 29013 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 29014 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 29015 rx_24_fifo.wr_addr[6]
.sym 29016 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 29017 rx_24_fifo.wr_addr[4]
.sym 29018 rx_24_fifo.wr_addr[4]
.sym 29019 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 29020 rx_24_fifo.wr_addr[9]
.sym 29021 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 29022 rx_24_fifo.wr_addr[3]
.sym 29023 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 29024 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29025 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 29026 w_rx_09_fifo_full
.sym 29030 w_rx_09_fifo_empty
.sym 29038 w_rx_24_fifo_pulled_data[2]
.sym 29039 w_rx_24_fifo_pulled_data[18]
.sym 29040 smi_ctrl_ins.int_cnt_24[3]
.sym 29041 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29046 w_rx_24_fifo_full
.sym 29050 w_rx_24_fifo_empty
.sym 29054 rx_24_fifo.wr_addr[7]
.sym 29055 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 29056 rx_24_fifo.wr_addr[8]
.sym 29057 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 29078 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29079 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 29080 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 29081 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29086 lvds_rx_09_inst.r_push
.sym 29092 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 29093 rx_24_fifo.rd_addr[0]
.sym 29101 rx_24_fifo.rd_addr[0]
.sym 29110 i_smi_a1$SB_IO_IN
.sym 29111 i_smi_a3$SB_IO_IN
.sym 29112 i_smi_a2$SB_IO_IN
.sym 29113 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29126 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29127 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29128 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29129 lvds_rx_24_inst.o_debug_state[0]
.sym 29130 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29131 w_lvds_rx_24_d1
.sym 29132 w_lvds_rx_24_d0
.sym 29133 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 29138 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29139 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29140 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29141 lvds_rx_24_inst.o_debug_state[0]
.sym 29142 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29143 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29144 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29145 lvds_rx_24_inst.o_debug_state[0]
.sym 29147 w_rx_24_fifo_full
.sym 29148 lvds_rx_24_inst.o_debug_state[0]
.sym 29149 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29155 lvds_rx_24_inst.r_phase_count[0]
.sym 29159 lvds_rx_24_inst.r_phase_count[1]
.sym 29160 $PACKER_VCC_NET
.sym 29161 lvds_rx_24_inst.r_phase_count[0]
.sym 29162 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 29164 $PACKER_VCC_NET
.sym 29165 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 29169 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 29171 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 29172 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 29173 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 29174 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29175 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29176 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 29177 lvds_rx_24_inst.o_debug_state[0]
.sym 29178 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29179 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29180 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 29181 lvds_rx_24_inst.o_debug_state[0]
.sym 29182 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29183 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29184 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 29185 lvds_rx_24_inst.o_debug_state[0]
.sym 29218 lvds_rx_09_inst.r_data[10]
.sym 29234 lvds_rx_09_inst.r_data[12]
.sym 29266 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 29278 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29282 rx_09_fifo.rd_addr[3]
.sym 29283 rx_09_fifo.wr_addr[3]
.sym 29284 rx_09_fifo.rd_addr[8]
.sym 29285 rx_09_fifo.wr_addr[8]
.sym 29286 rx_09_fifo.rd_addr[6]
.sym 29287 rx_09_fifo.wr_addr[6]
.sym 29288 rx_09_fifo.wr_addr[2]
.sym 29289 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29290 rx_09_fifo.wr_addr[6]
.sym 29291 rx_09_fifo.rd_addr[6]
.sym 29292 rx_09_fifo.rd_addr[4]
.sym 29293 rx_09_fifo.wr_addr[4]
.sym 29294 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29295 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29296 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29297 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29298 w_rx_09_fifo_empty
.sym 29299 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 29300 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 29301 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 29303 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 29304 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 29305 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 29307 smi_ctrl_ins.int_cnt_09[4]
.sym 29308 smi_ctrl_ins.int_cnt_09[3]
.sym 29309 w_rx_09_fifo_empty
.sym 29310 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29311 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 29312 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29313 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 29315 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29320 rx_09_fifo.wr_addr[2]
.sym 29321 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29324 rx_09_fifo.wr_addr[3]
.sym 29325 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 29328 rx_09_fifo.wr_addr[4]
.sym 29329 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 29332 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29333 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 29336 rx_09_fifo.wr_addr[6]
.sym 29337 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 29340 rx_09_fifo.wr_addr[7]
.sym 29341 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 29344 rx_09_fifo.wr_addr[8]
.sym 29345 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 29348 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 29349 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 29353 $nextpnr_ICESTORM_LC_1$I3
.sym 29354 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 29355 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 29356 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 29357 w_rx_09_fifo_push
.sym 29358 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29359 rx_09_fifo.rd_addr[4]
.sym 29360 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 29361 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 29362 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29363 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29364 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 29365 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 29366 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 29367 rx_09_fifo.rd_addr[7]
.sym 29368 rx_09_fifo.rd_addr[8]
.sym 29369 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 29370 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29371 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 29372 rx_09_fifo.rd_addr[6]
.sym 29373 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 29374 rx_09_fifo.rd_addr[7]
.sym 29375 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 29376 rx_09_fifo.rd_addr[3]
.sym 29377 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 29378 lvds_rx_09_inst.r_data[26]
.sym 29382 lvds_rx_09_inst.r_data[24]
.sym 29386 lvds_rx_09_inst.r_data[6]
.sym 29390 lvds_rx_09_inst.r_data[22]
.sym 29394 lvds_rx_09_inst.r_data[8]
.sym 29398 w_lvds_rx_09_d1
.sym 29402 lvds_rx_09_inst.r_data[1]
.sym 29406 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 29407 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 29409 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 29410 $PACKER_VCC_NET
.sym 29417 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29437 w_cs[0]
.sym 29443 rx_24_fifo.rd_addr[0]
.sym 29448 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 29452 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29453 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29456 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29457 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29460 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29461 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29464 rx_24_fifo.rd_addr[5]
.sym 29465 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29468 rx_24_fifo.rd_addr[6]
.sym 29469 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29472 rx_24_fifo.rd_addr[7]
.sym 29473 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29476 rx_24_fifo.rd_addr[8]
.sym 29477 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29480 rx_24_fifo.rd_addr[9]
.sym 29481 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29488 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 29489 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29506 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 29507 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 29508 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29509 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 29510 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 29511 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29512 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 29513 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 29514 rx_24_fifo.wr_addr[5]
.sym 29515 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 29516 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 29517 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 29518 smi_ctrl_ins.r_fifo_24_pull
.sym 29523 smi_ctrl_ins.r_fifo_24_pull_1
.sym 29524 w_rx_24_fifo_empty
.sym 29525 smi_ctrl_ins.r_fifo_24_pull
.sym 29526 rx_24_fifo.wr_addr[6]
.sym 29527 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 29528 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29529 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 29530 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29531 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29532 w_rx_24_fifo_empty
.sym 29533 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29534 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 29538 lvds_rx_09_inst.r_data[14]
.sym 29542 lvds_rx_09_inst.r_data[6]
.sym 29554 lvds_rx_09_inst.r_data[1]
.sym 29567 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29568 w_cs[0]
.sym 29569 w_fetch
.sym 29571 lvds_rx_09_inst.r_phase_count[0]
.sym 29575 lvds_rx_09_inst.r_phase_count[1]
.sym 29576 $PACKER_VCC_NET
.sym 29577 lvds_rx_09_inst.r_phase_count[0]
.sym 29578 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 29580 $PACKER_VCC_NET
.sym 29581 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 29582 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 29583 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 29584 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 29585 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 29586 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29587 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 29588 w_cs[2]
.sym 29589 w_fetch
.sym 29592 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 29593 rx_24_fifo.rd_addr[0]
.sym 29597 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 29598 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 29599 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 29600 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 29601 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 29618 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29634 io_ctrl_ins.o_pmod[2]
.sym 29635 o_shdn_tx_lna$SB_IO_OUT
.sym 29636 w_ioc[0]
.sym 29637 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 29639 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 29640 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 29641 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 29643 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29644 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 29645 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29655 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 29656 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 29657 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 29663 w_ioc[0]
.sym 29664 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29665 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 29673 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 29731 rx_09_fifo.rd_addr[0]
.sym 29736 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 29740 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29741 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29744 rx_09_fifo.rd_addr[3]
.sym 29745 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29748 rx_09_fifo.rd_addr[4]
.sym 29749 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29752 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29753 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29756 rx_09_fifo.rd_addr[6]
.sym 29757 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29760 rx_09_fifo.rd_addr[7]
.sym 29761 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29764 rx_09_fifo.rd_addr[8]
.sym 29765 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29768 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 29769 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29772 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29773 sys_ctrl_ins.reset_cmd
.sym 29780 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 29781 rx_09_fifo.rd_addr[0]
.sym 29785 rx_09_fifo.rd_addr[0]
.sym 29789 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29794 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29795 rx_09_fifo.wr_addr[2]
.sym 29796 rx_09_fifo.rd_addr[7]
.sym 29797 rx_09_fifo.wr_addr[7]
.sym 29798 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 29802 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29806 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29807 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29808 w_rx_09_fifo_empty
.sym 29809 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29810 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[0]
.sym 29811 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 29812 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 29813 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 29814 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29815 w_rx_09_fifo_empty
.sym 29816 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29817 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29820 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29821 rx_09_fifo.rd_addr[0]
.sym 29822 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29823 w_rx_09_fifo_empty
.sym 29824 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29825 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29826 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29830 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29834 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29841 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29842 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29846 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29850 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29854 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29859 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29864 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29865 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29868 rx_09_fifo.wr_addr[2]
.sym 29869 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29872 rx_09_fifo.wr_addr[3]
.sym 29873 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 29876 rx_09_fifo.wr_addr[4]
.sym 29877 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 29880 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29881 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 29884 rx_09_fifo.wr_addr[6]
.sym 29885 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 29888 rx_09_fifo.wr_addr[7]
.sym 29889 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 29892 rx_09_fifo.wr_addr[8]
.sym 29893 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 29896 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 29897 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 29898 rx_09_fifo.rd_addr[4]
.sym 29899 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29900 rx_09_fifo.rd_addr[6]
.sym 29901 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29902 lvds_rx_09_inst.r_data[4]
.sym 29906 w_rx_09_fifo_push
.sym 29907 rx_09_fifo.rd_addr[7]
.sym 29908 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29909 w_rx_09_fifo_full
.sym 29910 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29911 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29912 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29913 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29914 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29915 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29916 rx_09_fifo.rd_addr[8]
.sym 29917 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29918 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29919 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29920 rx_09_fifo.rd_addr[3]
.sym 29921 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29926 $PACKER_GND_NET
.sym 29936 i_smi_a3$SB_IO_IN
.sym 29937 w_smi_data_output[1]
.sym 29944 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29945 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 29949 sys_ctrl_ins.reset_cmd
.sym 29956 w_rx_24_fifo_empty
.sym 29957 w_rx_09_fifo_empty
.sym 29958 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 29959 w_lvds_rx_09_d1
.sym 29960 w_lvds_rx_09_d0
.sym 29961 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 29970 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 29971 w_lvds_rx_09_d1
.sym 29972 w_lvds_rx_09_d0
.sym 29973 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 30002 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 30003 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 30004 w_lvds_rx_09_d0
.sym 30005 w_lvds_rx_09_d1
.sym 30007 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 30008 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 30009 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30014 spi_if_ins.w_rx_data[2]
.sym 30019 w_ioc[2]
.sym 30020 w_ioc[4]
.sym 30021 w_ioc[3]
.sym 30030 w_ioc[1]
.sym 30031 w_ioc[4]
.sym 30032 w_ioc[3]
.sym 30033 w_ioc[2]
.sym 30046 w_tx_data_sys[0]
.sym 30047 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30048 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 30049 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 30050 spi_if_ins.w_rx_data[2]
.sym 30055 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30056 w_cs[1]
.sym 30057 w_fetch
.sym 30058 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 30059 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 30060 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 30061 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 30065 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 30066 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 30067 w_lvds_rx_09_d1
.sym 30068 w_lvds_rx_09_d0
.sym 30069 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30072 w_ioc[1]
.sym 30073 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30078 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30079 w_tx_data_smi[0]
.sym 30080 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30081 w_tx_data_io[0]
.sym 30086 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 30087 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 30088 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 30089 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 30090 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 30091 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 30092 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 30093 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 30109 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 30114 w_rx_data[1]
.sym 30123 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30124 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 30126 w_rx_data[2]
.sym 30131 w_ioc[1]
.sym 30132 w_ioc[0]
.sym 30133 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30134 io_ctrl_ins.o_pmod[3]
.sym 30135 o_tr_vc2$SB_IO_OUT
.sym 30136 w_ioc[0]
.sym 30137 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30142 w_rx_data[3]
.sym 30146 w_ioc[0]
.sym 30147 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30148 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 30149 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 30150 io_ctrl_ins.pmod_dir_state[4]
.sym 30151 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30152 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30153 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30154 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 30155 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30156 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 30157 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 30158 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 30159 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30160 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 30161 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 30162 io_ctrl_ins.pmod_dir_state[3]
.sym 30163 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30164 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30165 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30167 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30168 w_ioc[0]
.sym 30169 w_ioc[1]
.sym 30171 w_ioc[1]
.sym 30172 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30173 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30175 w_ioc[1]
.sym 30176 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30177 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30186 lvds_rx_09_inst.r_data[17]
.sym 30216 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30217 lvds_rx_24_inst.o_debug_state[0]
.sym 30243 sys_ctrl_ins.reset_count[0]
.sym 30248 sys_ctrl_ins.reset_count[1]
.sym 30250 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30252 sys_ctrl_ins.reset_count[2]
.sym 30253 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30254 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30256 sys_ctrl_ins.reset_count[3]
.sym 30257 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30261 sys_ctrl_ins.reset_count[0]
.sym 30262 sys_ctrl_ins.reset_count[3]
.sym 30263 sys_ctrl_ins.reset_count[2]
.sym 30264 sys_ctrl_ins.reset_count[1]
.sym 30265 sys_ctrl_ins.reset_count[0]
.sym 30266 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30268 sys_ctrl_ins.reset_count[1]
.sym 30269 sys_ctrl_ins.reset_count[0]
.sym 30275 rx_09_fifo.rd_addr[0]
.sym 30280 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 30284 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 30285 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 30288 rx_09_fifo.rd_addr[3]
.sym 30289 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 30292 rx_09_fifo.rd_addr[4]
.sym 30293 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 30296 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 30297 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 30300 rx_09_fifo.rd_addr[6]
.sym 30301 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 30304 rx_09_fifo.rd_addr[7]
.sym 30305 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 30308 rx_09_fifo.rd_addr[8]
.sym 30309 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 30312 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 30313 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 30317 $nextpnr_ICESTORM_LC_11$I3
.sym 30318 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 30319 rx_09_fifo.wr_addr[3]
.sym 30320 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 30321 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 30322 rx_09_fifo.wr_addr[4]
.sym 30323 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 30324 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 30325 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 30326 rx_09_fifo.wr_addr[6]
.sym 30327 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 30328 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 30329 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 30331 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 30332 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 30333 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 30334 rx_09_fifo.wr_addr[7]
.sym 30335 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 30336 rx_09_fifo.wr_addr[8]
.sym 30337 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 30338 lvds_rx_09_inst.r_data[17]
.sym 30342 lvds_rx_09_inst.r_data[2]
.sym 30350 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 30351 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 30352 rx_09_fifo.wr_addr[2]
.sym 30353 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 30354 lvds_rx_09_inst.r_data[0]
.sym 30358 lvds_rx_09_inst.r_data[27]
.sym 30364 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 30365 rx_09_fifo.rd_addr[0]
.sym 30366 w_lvds_rx_09_d0
.sym 30378 lvds_rx_09_inst.r_data[16]
.sym 30382 lvds_rx_09_inst.r_data[29]
.sym 30386 lvds_rx_09_inst.r_data[0]
.sym 30398 lvds_rx_09_inst.r_data[3]
.sym 30403 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30407 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30408 $PACKER_VCC_NET
.sym 30411 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30412 $PACKER_VCC_NET
.sym 30413 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30417 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30425 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30431 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30432 $PACKER_VCC_NET
.sym 30433 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30434 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30435 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30436 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30437 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30438 spi_if_ins.spi.r_tx_byte[2]
.sym 30439 spi_if_ins.spi.r_tx_byte[6]
.sym 30440 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30441 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30442 spi_if_ins.r_tx_byte[6]
.sym 30446 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30447 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30448 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30449 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30454 spi_if_ins.spi.r_tx_byte[3]
.sym 30455 spi_if_ins.spi.r_tx_byte[7]
.sym 30456 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30457 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30458 spi_if_ins.r_tx_byte[7]
.sym 30462 spi_if_ins.spi.r_tx_byte[1]
.sym 30463 spi_if_ins.spi.r_tx_byte[5]
.sym 30464 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30465 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30466 spi_if_ins.r_tx_byte[3]
.sym 30470 spi_if_ins.r_tx_byte[2]
.sym 30474 spi_if_ins.r_tx_byte[5]
.sym 30481 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 30482 spi_if_ins.r_tx_byte[4]
.sym 30490 spi_if_ins.r_tx_byte[1]
.sym 30496 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30497 w_rx_09_fifo_push
.sym 30498 r_tx_data[5]
.sym 30506 r_tx_data[3]
.sym 30510 r_tx_data[2]
.sym 30514 r_tx_data[4]
.sym 30526 r_tx_data[1]
.sym 30530 spi_if_ins.w_rx_data[1]
.sym 30534 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30538 spi_if_ins.w_rx_data[4]
.sym 30542 spi_if_ins.w_rx_data[3]
.sym 30546 spi_if_ins.w_rx_data[0]
.sym 30550 w_cs[0]
.sym 30551 w_cs[1]
.sym 30552 w_cs[3]
.sym 30553 w_cs[2]
.sym 30554 w_cs[0]
.sym 30555 w_cs[2]
.sym 30556 w_cs[3]
.sym 30557 w_cs[1]
.sym 30558 w_cs[0]
.sym 30559 w_cs[2]
.sym 30560 w_cs[1]
.sym 30561 w_cs[3]
.sym 30562 w_cs[0]
.sym 30563 w_cs[2]
.sym 30564 w_cs[1]
.sym 30565 w_cs[3]
.sym 30566 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30567 w_tx_data_smi[2]
.sym 30568 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30569 w_tx_data_io[2]
.sym 30570 r_tx_data[6]
.sym 30574 w_cs[2]
.sym 30575 w_cs[1]
.sym 30576 w_cs[3]
.sym 30577 w_cs[0]
.sym 30581 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30582 r_tx_data[7]
.sym 30588 w_ioc[0]
.sym 30589 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30593 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30595 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30596 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30597 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30598 w_rx_data[0]
.sym 30602 w_rx_data[3]
.sym 30610 w_rx_data[2]
.sym 30614 w_rx_data[1]
.sym 30622 w_rx_data[4]
.sym 30627 io_ctrl_ins.pmod_dir_state[7]
.sym 30628 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30629 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 30634 io_ctrl_ins.o_pmod[6]
.sym 30635 o_rx_h_tx_l_b$SB_IO_OUT
.sym 30636 w_ioc[0]
.sym 30637 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30638 io_ctrl_ins.o_pmod[1]
.sym 30639 o_shdn_rx_lna$SB_IO_OUT
.sym 30640 w_ioc[0]
.sym 30641 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30642 io_ctrl_ins.o_pmod[0]
.sym 30643 io_ctrl_ins.mixer_en_state
.sym 30644 w_ioc[0]
.sym 30645 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30650 w_rx_data[0]
.sym 30654 w_rx_data[2]
.sym 30658 w_rx_data[1]
.sym 30662 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30663 io_ctrl_ins.debug_mode[0]
.sym 30664 i_button_SB_LUT4_I2_I1[0]
.sym 30665 o_led0$SB_IO_OUT
.sym 30666 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30667 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30668 i_button_SB_LUT4_I2_I1[0]
.sym 30669 i_config[1]$SB_IO_IN
.sym 30670 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30671 io_ctrl_ins.debug_mode[1]
.sym 30672 i_button_SB_LUT4_I2_I1[0]
.sym 30673 o_led1$SB_IO_OUT
.sym 30674 w_rx_data[0]
.sym 30678 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30679 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30680 i_button_SB_LUT4_I2_I1[0]
.sym 30681 i_config[0]$SB_IO_IN
.sym 30682 w_rx_data[2]
.sym 30686 w_rx_data[4]
.sym 30692 i_button_SB_LUT4_I2_I1[0]
.sym 30693 i_config[3]$SB_IO_IN
.sym 30695 i_button_SB_LUT4_I2_I1[0]
.sym 30696 i_button$SB_IO_IN
.sym 30697 i_button_SB_LUT4_I2_I3[2]
.sym 30701 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 30702 io_ctrl_ins.pmod_dir_state[6]
.sym 30703 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30704 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 30705 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 30706 io_ctrl_ins.pmod_dir_state[5]
.sym 30707 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30708 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 30709 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 30717 io_ctrl_ins.pmod_dir_state[3]
.sym 30754 lvds_rx_09_inst.r_data[12]
.sym 30766 lvds_rx_09_inst.r_data[13]
.sym 30773 i_smi_a3$SB_IO_IN
.sym 30774 lvds_rx_09_inst.r_data[10]
.sym 30780 i_smi_a3$SB_IO_IN
.sym 30781 w_smi_data_output[7]
.sym 30784 i_smi_a3$SB_IO_IN
.sym 30785 w_smi_data_output[6]
.sym 30787 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30792 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30796 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30797 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30798 i_ss$SB_IO_IN
.sym 30799 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30800 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30801 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30808 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30809 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30817 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30835 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30836 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30837 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30838 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 30839 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 30840 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 30841 i_smi_a2_SB_LUT4_I1_O[0]
.sym 30846 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 30847 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 30848 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 30849 i_smi_a2_SB_LUT4_I1_O[0]
.sym 30850 i_mosi$SB_IO_IN
.sym 30854 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30858 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30862 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30868 i_ss$SB_IO_IN
.sym 30869 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 30870 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30874 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30878 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30882 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30886 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30890 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30894 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30898 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30902 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30906 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30910 i_mosi$SB_IO_IN
.sym 30914 spi_if_ins.spi.r_rx_byte[0]
.sym 30922 spi_if_ins.spi.r_rx_byte[3]
.sym 30926 spi_if_ins.spi.r_rx_byte[4]
.sym 30930 spi_if_ins.spi.r_rx_byte[2]
.sym 30942 spi_if_ins.spi.r_rx_byte[1]
.sym 30947 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30948 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30949 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30950 spi_if_ins.spi.SCKr[2]
.sym 30951 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30952 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30953 spi_if_ins.spi.SCKr[1]
.sym 30958 spi_if_ins.r_tx_byte[0]
.sym 30968 i_smi_a3$SB_IO_IN
.sym 30969 w_smi_data_output[3]
.sym 30978 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 30989 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30993 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 31023 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 31024 spi_if_ins.state_if[2]
.sym 31025 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31028 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 31029 spi_if_ins.state_if[2]
.sym 31032 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31033 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31042 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 31043 w_tx_data_smi[1]
.sym 31044 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31045 w_tx_data_io[1]
.sym 31047 w_fetch
.sym 31048 w_cs[1]
.sym 31049 w_load
.sym 31052 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 31053 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 31056 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31057 w_tx_data_io[4]
.sym 31062 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 31063 w_tx_data_smi[3]
.sym 31064 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31065 w_tx_data_io[3]
.sym 31066 w_fetch
.sym 31067 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31068 w_load
.sym 31069 w_cs[0]
.sym 31071 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31072 w_tx_data_io[5]
.sym 31073 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 31076 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31077 w_tx_data_io[6]
.sym 31079 i_smi_a2$SB_IO_IN
.sym 31080 i_smi_a1$SB_IO_IN
.sym 31081 i_smi_a3$SB_IO_IN
.sym 31082 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31083 i_smi_a1$SB_IO_IN
.sym 31084 i_smi_a2$SB_IO_IN
.sym 31085 i_smi_a3$SB_IO_IN
.sym 31089 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 31099 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31100 w_tx_data_io[7]
.sym 31101 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 31107 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31108 io_ctrl_ins.rf_pin_state[6]
.sym 31109 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31111 io_ctrl_ins.rf_pin_state[7]
.sym 31112 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31113 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31116 io_ctrl_ins.debug_mode[0]
.sym 31117 io_ctrl_ins.debug_mode[1]
.sym 31118 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31119 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31120 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31121 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31122 io_ctrl_ins.debug_mode[0]
.sym 31123 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31124 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31125 io_ctrl_ins.debug_mode[1]
.sym 31130 io_ctrl_ins.rf_pin_state[0]
.sym 31131 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31132 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31133 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31134 io_ctrl_ins.o_pmod[7]
.sym 31135 o_rx_h_tx_l$SB_IO_OUT
.sym 31136 w_ioc[0]
.sym 31137 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31140 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31141 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 31142 w_rx_data[1]
.sym 31146 w_rx_data[6]
.sym 31150 w_rx_data[3]
.sym 31154 w_rx_data[7]
.sym 31159 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 31160 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31161 w_ioc[0]
.sym 31162 w_rx_data[5]
.sym 31166 w_rx_data[4]
.sym 31171 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31172 io_ctrl_ins.rf_pin_state[4]
.sym 31173 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31175 io_ctrl_ins.rf_pin_state[5]
.sym 31176 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31177 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31178 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31179 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31180 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31181 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31182 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31183 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31184 io_ctrl_ins.rf_pin_state[2]
.sym 31185 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31188 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31189 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 31190 io_ctrl_ins.rf_pin_state[3]
.sym 31191 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31192 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31193 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31196 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31197 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31199 io_ctrl_ins.rf_pin_state[1]
.sym 31200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31201 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31202 w_rx_data[5]
.sym 31206 w_rx_data[3]
.sym 31212 i_button_SB_LUT4_I2_I1[0]
.sym 31213 i_button_SB_LUT4_I2_I1[1]
.sym 31219 w_ioc[0]
.sym 31220 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31221 w_ioc[1]
.sym 31222 w_rx_data[7]
.sym 31226 w_rx_data[6]
.sym 31268 i_smi_a3$SB_IO_IN
.sym 31269 w_smi_data_output[5]
.sym 31274 spi_if_ins.spi.SCKr[0]
.sym 31278 spi_if_ins.spi.r2_rx_done
.sym 31282 spi_if_ins.spi.r_rx_done
.sym 31288 spi_if_ins.spi.r3_rx_done
.sym 31289 spi_if_ins.spi.r2_rx_done
.sym 31290 i_sck$SB_IO_IN
.sym 31302 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31328 i_smi_a3$SB_IO_IN
.sym 31329 w_smi_data_output[4]
.sym 31330 w_rx_09_fifo_pulled_data[6]
.sym 31331 w_rx_09_fifo_pulled_data[22]
.sym 31332 smi_ctrl_ins.int_cnt_09[3]
.sym 31333 smi_ctrl_ins.int_cnt_09[4]
.sym 31334 w_rx_09_fifo_pulled_data[7]
.sym 31335 w_rx_09_fifo_pulled_data[23]
.sym 31336 smi_ctrl_ins.int_cnt_09[3]
.sym 31337 smi_ctrl_ins.int_cnt_09[4]
.sym 31338 w_rx_09_fifo_pulled_data[14]
.sym 31339 w_rx_09_fifo_pulled_data[30]
.sym 31340 smi_ctrl_ins.int_cnt_09[4]
.sym 31341 smi_ctrl_ins.int_cnt_09[3]
.sym 31342 lvds_rx_09_inst.r_data[18]
.sym 31350 lvds_rx_09_inst.r_data[21]
.sym 31354 lvds_rx_09_inst.r_data[20]
.sym 31358 w_rx_09_fifo_pulled_data[15]
.sym 31359 w_rx_09_fifo_pulled_data[31]
.sym 31360 smi_ctrl_ins.int_cnt_09[4]
.sym 31361 smi_ctrl_ins.int_cnt_09[3]
.sym 31362 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 31363 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 31364 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 31365 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31366 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 31367 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 31368 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 31369 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31370 w_rx_09_fifo_pulled_data[12]
.sym 31371 w_rx_09_fifo_pulled_data[28]
.sym 31372 smi_ctrl_ins.int_cnt_09[4]
.sym 31373 smi_ctrl_ins.int_cnt_09[3]
.sym 31374 w_rx_09_fifo_pulled_data[13]
.sym 31375 w_rx_09_fifo_pulled_data[29]
.sym 31376 smi_ctrl_ins.int_cnt_09[4]
.sym 31377 smi_ctrl_ins.int_cnt_09[3]
.sym 31382 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 31383 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 31384 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 31385 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31386 w_rx_09_fifo_pulled_data[5]
.sym 31387 w_rx_09_fifo_pulled_data[21]
.sym 31388 smi_ctrl_ins.int_cnt_09[3]
.sym 31389 smi_ctrl_ins.int_cnt_09[4]
.sym 31390 w_rx_09_fifo_pulled_data[4]
.sym 31391 w_rx_09_fifo_pulled_data[20]
.sym 31392 smi_ctrl_ins.int_cnt_09[3]
.sym 31393 smi_ctrl_ins.int_cnt_09[4]
.sym 31394 lvds_rx_09_inst.r_data[4]
.sym 31405 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 31406 lvds_rx_09_inst.r_data[2]
.sym 31414 lvds_rx_09_inst.r_data[5]
.sym 31418 lvds_rx_09_inst.r_data[27]
.sym 31422 lvds_rx_09_inst.r_data[26]
.sym 31442 spi_if_ins.spi.r_rx_byte[6]
.sym 31446 spi_if_ins.spi.r_rx_byte[5]
.sym 31450 spi_if_ins.spi.r_rx_byte[7]
.sym 31472 i_smi_a3$SB_IO_IN
.sym 31473 w_smi_data_output[2]
.sym 31494 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 31499 spi_if_ins.state_if[2]
.sym 31500 spi_if_ins.state_if[0]
.sym 31501 spi_if_ins.state_if[1]
.sym 31502 spi_if_ins.state_if[2]
.sym 31503 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31504 spi_if_ins.state_if[0]
.sym 31505 spi_if_ins.state_if[1]
.sym 31507 spi_if_ins.state_if[2]
.sym 31508 spi_if_ins.state_if[1]
.sym 31509 spi_if_ins.state_if[0]
.sym 31510 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 31511 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31512 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 31513 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31515 spi_if_ins.state_if[2]
.sym 31516 spi_if_ins.state_if[0]
.sym 31517 spi_if_ins.state_if[1]
.sym 31518 spi_if_ins.state_if[0]
.sym 31519 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31520 spi_if_ins.state_if[2]
.sym 31521 spi_if_ins.state_if[1]
.sym 31522 w_rx_09_fifo_pulled_data[0]
.sym 31523 w_rx_09_fifo_pulled_data[16]
.sym 31524 smi_ctrl_ins.int_cnt_09[3]
.sym 31525 smi_ctrl_ins.int_cnt_09[4]
.sym 31526 spi_if_ins.state_if[2]
.sym 31527 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31528 spi_if_ins.state_if[0]
.sym 31529 spi_if_ins.state_if[1]
.sym 31536 spi_if_ins.state_if[0]
.sym 31537 spi_if_ins.state_if[1]
.sym 31542 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31543 spi_if_ins.state_if[2]
.sym 31544 spi_if_ins.state_if[0]
.sym 31545 spi_if_ins.state_if[1]
.sym 31547 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 31548 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 31549 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31550 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 31554 spi_if_ins.w_rx_data[3]
.sym 31560 spi_if_ins.w_rx_data[5]
.sym 31561 spi_if_ins.w_rx_data[6]
.sym 31562 spi_if_ins.w_rx_data[6]
.sym 31566 spi_if_ins.w_rx_data[5]
.sym 31570 spi_if_ins.w_rx_data[0]
.sym 31574 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31578 spi_if_ins.w_rx_data[4]
.sym 31590 spi_if_ins.w_rx_data[1]
.sym 31597 w_lvds_rx_09_d1
.sym 31601 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 31626 w_lvds_rx_09_d0
.sym 31630 lvds_rx_09_inst.r_data[19]
.sym 31642 w_lvds_rx_09_d1
.sym 31654 w_rx_data[7]
.sym 31658 w_rx_09_fifo_pulled_data[8]
.sym 31659 w_rx_09_fifo_pulled_data[24]
.sym 31660 smi_ctrl_ins.int_cnt_09[4]
.sym 31661 smi_ctrl_ins.int_cnt_09[3]
.sym 31662 w_rx_data[6]
.sym 31666 w_rx_data[4]
.sym 31670 w_rx_data[5]
.sym 31674 w_rx_data[0]
.sym 31686 io_ctrl_ins.o_pmod[5]
.sym 31687 o_tr_vc1$SB_IO_OUT
.sym 31688 w_ioc[0]
.sym 31689 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31691 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31692 i_button_SB_LUT4_I2_I1[0]
.sym 31693 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31702 io_ctrl_ins.o_pmod[4]
.sym 31703 o_tr_vc1_b$SB_IO_OUT
.sym 31704 w_ioc[0]
.sym 31705 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31706 w_rx_data[1]
.sym 31710 w_rx_data[0]
.sym 31805 i_ss$SB_IO_IN
.sym 31852 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31853 i_smi_soe_se$SB_IO_IN
.sym 31909 smi_ctrl_ins.int_cnt_09[3]
.sym 31932 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31933 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31936 smi_ctrl_ins.int_cnt_09[4]
.sym 31937 smi_ctrl_ins.int_cnt_09[3]
.sym 31955 spi_if_ins.r_tx_byte[7]
.sym 31956 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31957 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31959 spi_if_ins.spi.SCKr[2]
.sym 31960 spi_if_ins.spi.SCKr[1]
.sym 31961 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31990 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31996 i_ss$SB_IO_IN
.sym 31997 spi_if_ins.r_tx_data_valid
.sym 32030 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 32054 r_tx_data[0]
.sym 32068 spi_if_ins.w_rx_data[5]
.sym 32069 spi_if_ins.w_rx_data[6]
.sym 32080 spi_if_ins.w_rx_data[6]
.sym 32081 spi_if_ins.w_rx_data[5]
.sym 32084 spi_if_ins.w_rx_data[5]
.sym 32085 spi_if_ins.w_rx_data[6]
.sym 32098 w_rx_09_fifo_pulled_data[2]
.sym 32099 w_rx_09_fifo_pulled_data[18]
.sym 32100 smi_ctrl_ins.int_cnt_09[3]
.sym 32101 smi_ctrl_ins.int_cnt_09[4]
.sym 32102 w_rx_09_fifo_pulled_data[3]
.sym 32103 w_rx_09_fifo_pulled_data[19]
.sym 32104 smi_ctrl_ins.int_cnt_09[3]
.sym 32105 smi_ctrl_ins.int_cnt_09[4]
.sym 32106 w_rx_09_fifo_pulled_data[1]
.sym 32107 w_rx_09_fifo_pulled_data[17]
.sym 32108 smi_ctrl_ins.int_cnt_09[3]
.sym 32109 smi_ctrl_ins.int_cnt_09[4]
.sym 32114 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 32115 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 32116 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 32117 i_smi_a2_SB_LUT4_I1_O[0]
.sym 32118 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 32119 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 32120 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 32121 i_smi_a2_SB_LUT4_I1_O[0]
.sym 32126 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 32127 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 32128 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 32129 i_smi_a2_SB_LUT4_I1_O[0]
.sym 32131 w_rx_09_fifo_full
.sym 32132 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 32133 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 32138 w_rx_09_fifo_pulled_data[10]
.sym 32139 w_rx_09_fifo_pulled_data[26]
.sym 32140 smi_ctrl_ins.int_cnt_09[4]
.sym 32141 smi_ctrl_ins.int_cnt_09[3]
.sym 32142 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 32143 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 32144 i_smi_a2_SB_LUT4_I1_O[1]
.sym 32145 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 32182 w_rx_09_fifo_pulled_data[11]
.sym 32183 w_rx_09_fifo_pulled_data[27]
.sym 32184 smi_ctrl_ins.int_cnt_09[4]
.sym 32185 smi_ctrl_ins.int_cnt_09[3]
.sym 32186 w_rx_09_fifo_pulled_data[9]
.sym 32187 w_rx_09_fifo_pulled_data[25]
.sym 32188 smi_ctrl_ins.int_cnt_09[4]
.sym 32189 smi_ctrl_ins.int_cnt_09[3]
.sym 32486 spi_if_ins.spi.SCKr[1]
.sym 32490 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 32557 r_counter
.sym 32567 i_smi_a2_SB_LUT4_I1_O[1]
.sym 32568 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 32569 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
