Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a7a7aa2933444d02b6080c2c110af8f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Mux2to1_4bit_behav xil_defaultlib.tb_Mux2to1_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_4bit [mux2to1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux2to1_4bit
Built simulation snapshot tb_Mux2to1_4bit_behav
