# TSYSEQ
step sequencer, with margin/rotation logic 
and clock multiplier/divider ( dev - alpha version)

## work in progress .. unstable, subject to change.
