Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Frame.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Frame.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Frame"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Frame
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\MUX4T1_4.vf" into library work
Parsing module <MUX4T1_4>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\MB_DFF.vf" into library work
Parsing module <MB_DFF>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" into library work
Parsing module <Regs_8bit>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\MUX8T1_8.vf" into library work
Parsing module <MUX8T1_8>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\SSeg_map.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Seg_map.v" into library work
Parsing module <Seg_map>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\ScanSync.vf" into library work
Parsing module <ScanSync>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Reg32.v" into library work
Parsing module <Reg32>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\MUX8T1_32.vf" into library work
Parsing module <MUX8T1_8_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_32>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\MUX2T1_8.v" into library work
Parsing module <MUX2T1_8>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\LED_P2S_IO.v" into library work
Parsing module <LED_P2S>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Hex827Seg.v" into library work
Parsing module <Hex827Seg>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\HCT138_sch.vf" into library work
Parsing module <Decoder_38_sch_MUSER_HCT138_sch>.
Parsing module <HCT138_sch>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\DM74LS194.vf" into library work
Parsing module <DM74LS194>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\ADC32.vf" into library work
Parsing module <CLA_MUSER_ADC32>.
Parsing module <add_MUSER_ADC32>.
Parsing module <add4b_MUSER_ADC32>.
Parsing module <ADC32>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Timer.v" into library work
Parsing module <Timer>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\shift_32.v" into library work
Parsing module <shift_32>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Seg7_Dev.vf" into library work
Parsing module <ScanSync_MUSER_Seg7_Dev>.
Parsing module <Seg7_Dev>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Regs_8_32.v" into library work
Parsing module <Regs_8_32>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\PIO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\ms1.v" into library work
Parsing module <ms1>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\GPIO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Display.vf" into library work
Parsing module <Display>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Counter_4bit.vf" into library work
Parsing module <Counter_4bit>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\counter_32_rev.v" into library work
Parsing module <counter_32_rev>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\fundamentallogic\Cal_Exp12\Frame.vf" into library work
Parsing module <Display_MUSER_Frame>.
Parsing module <ScanSync_MUSER_Frame>.
Parsing module <Seg7_Dev_MUSER_Frame>.
Parsing module <Frame>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Frame>.

Elaborating module <ms1>.
WARNING:HDLCompiler:413 - "D:\fundamentallogic\Cal_Exp12\ms1.v" Line 37: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <Timer>.
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" Line 291: Assignment to Alarm ignored, since the identifier is never used

Elaborating module <shift_32>.

Elaborating module <DM74LS194>.

Elaborating module <OR4>.

Elaborating module <AND3>.

Elaborating module <VCC>.

Elaborating module <MB_DFF>.

Elaborating module <NAND3>.

Elaborating module <INV>.

Elaborating module <clkdiv>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\fundamentallogic\Cal_Exp12\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" Line 314: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Display_MUSER_Frame>.

Elaborating module <Hex827Seg>.

Elaborating module <Hex2Seg>.

Elaborating module <MC14495_ZJU>.

Elaborating module <AND4>.

Elaborating module <AND2>.

Elaborating module <OR3>.

Elaborating module <OR2>.

Elaborating module <SSeg_map>.

Elaborating module <MUX2T1_64>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "D:\fundamentallogic\Cal_Exp12\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\fundamentallogic\Cal_Exp12\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX8T1_8_MUSER_MUX8T1_32>.

Elaborating module <MUX4T1_4>.

Elaborating module <MUX8T1_8>.

Elaborating module <GPIO>.

Elaborating module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "D:\fundamentallogic\Cal_Exp12\LED_P2S_IO.v" Line 21: Empty module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <Seg7_Dev_MUSER_Frame>.

Elaborating module <ScanSync_MUSER_Frame>.

Elaborating module <GND>.

Elaborating module <BUF>.

Elaborating module <Seg_map>.

Elaborating module <MUX2T1_8>.

Elaborating module <PIO>.

Elaborating module <ALU>.

Elaborating module <ADC32>.

Elaborating module <CLA_MUSER_ADC32>.

Elaborating module <add4b_MUSER_ADC32>.

Elaborating module <add_MUSER_ADC32>.

Elaborating module <XOR2>.
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" Line 386: Assignment to XLXN_59 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" Line 388: Assignment to zero ignored, since the identifier is never used

Elaborating module <counter_32_rev>.

Elaborating module <Counter_4bit>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <XNOR2>.

Elaborating module <NOR2>.

Elaborating module <NOR3>.

Elaborating module <NOR4>.

Elaborating module <MUX2T1_32>.

Elaborating module <Regs_8_32>.

Elaborating module <Reg32>.

Elaborating module <BUFG>.

Elaborating module <Regs_8bit>.
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" Line 30: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" Line 31: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" Line 32: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" Line 33: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" Line 34: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" Line 35: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" Line 36: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" Line 37: Assignment to Qbar ignored, since the identifier is never used

Elaborating module <HCT138_sch>.

Elaborating module <Decoder_38_sch_MUSER_HCT138_sch>.

Elaborating module <NAND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Frame>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Frame.vf".
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" line 286: Output port <Alarm> of the instance <MTimer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" line 304: Output port <pulse_out> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" line 358: Output port <GPIOf0> of the instance <M6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" line 376: Output port <GPIOf0> of the instance <M8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" line 382: Output port <zero> of the instance <M10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Frame.vf" line 382: Output port <overflow> of the instance <M10> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Frame> synthesized.

Synthesizing Unit <ms1>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\ms1.v".
        COUNTER = 16
    Found 1-bit register for signal <second_m>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_2_o_add_2_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <ms1> synthesized.

Synthesizing Unit <Timer>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Timer.v".
    Found 1-bit register for signal <Alarm>.
    Found 2-bit register for signal <go>.
    Found 1-bit register for signal <cnt<31>>.
    Found 1-bit register for signal <cnt<30>>.
    Found 1-bit register for signal <cnt<29>>.
    Found 1-bit register for signal <cnt<28>>.
    Found 1-bit register for signal <cnt<27>>.
    Found 1-bit register for signal <cnt<26>>.
    Found 1-bit register for signal <cnt<25>>.
    Found 1-bit register for signal <cnt<24>>.
    Found 1-bit register for signal <cnt<23>>.
    Found 1-bit register for signal <cnt<22>>.
    Found 1-bit register for signal <cnt<21>>.
    Found 1-bit register for signal <cnt<20>>.
    Found 1-bit register for signal <cnt<19>>.
    Found 1-bit register for signal <cnt<18>>.
    Found 1-bit register for signal <cnt<17>>.
    Found 1-bit register for signal <cnt<16>>.
    Found 1-bit register for signal <cnt<15>>.
    Found 1-bit register for signal <cnt<14>>.
    Found 1-bit register for signal <cnt<13>>.
    Found 1-bit register for signal <cnt<12>>.
    Found 1-bit register for signal <cnt<11>>.
    Found 1-bit register for signal <cnt<10>>.
    Found 1-bit register for signal <cnt<9>>.
    Found 1-bit register for signal <cnt<8>>.
    Found 1-bit register for signal <cnt<7>>.
    Found 1-bit register for signal <cnt<6>>.
    Found 1-bit register for signal <cnt<5>>.
    Found 1-bit register for signal <cnt<4>>.
    Found 1-bit register for signal <cnt<3>>.
    Found 1-bit register for signal <cnt<2>>.
    Found 1-bit register for signal <cnt<1>>.
    Found 1-bit register for signal <cnt<0>>.
    Found 32-bit subtractor for signal <cnt[31]_GND_3_o_sub_3_OUT> created at line 44.
    Found 32-bit adder for signal <cnt[31]_GND_3_o_add_1_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Timer> synthesized.

Synthesizing Unit <shift_32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\shift_32.v".
    Summary:
	no macro.
Unit <shift_32> synthesized.

Synthesizing Unit <DM74LS194>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\DM74LS194.vf".
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\DM74LS194.vf" line 170: Output port <Qn> of the instance <XLXI_80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\DM74LS194.vf" line 176: Output port <Qn> of the instance <XLXI_81> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\DM74LS194.vf" line 182: Output port <Qn> of the instance <XLXI_82> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\DM74LS194.vf" line 188: Output port <Qn> of the instance <XLXI_83> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DM74LS194> synthesized.

Synthesizing Unit <MB_DFF>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\MB_DFF.vf".
    Summary:
	no macro.
Unit <MB_DFF> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_13_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <Display_MUSER_Frame>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Frame.vf".
    Summary:
	no macro.
Unit <Display_MUSER_Frame> synthesized.

Synthesizing Unit <Hex827Seg>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Hex827Seg.v".
    Summary:
	no macro.
Unit <Hex827Seg> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Hex2Seg.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\MC14495_ZJU.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\SSeg_map.v".
WARNING:Xst:647 - Input <Disp_num<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\MUX2T1_64.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8_MUSER_MUX8T1_32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_8_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX4T1_4>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\MUX4T1_4.vf".
    Summary:
	no macro.
Unit <MUX4T1_4> synthesized.

Synthesizing Unit <MUX8T1_8>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX8T1_8> synthesized.

Synthesizing Unit <GPIO>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\GPIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <GPIO> synthesized.

Synthesizing Unit <Seg7_Dev_MUSER_Frame>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Frame.vf".
    Summary:
	no macro.
Unit <Seg7_Dev_MUSER_Frame> synthesized.

Synthesizing Unit <ScanSync_MUSER_Frame>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Frame.vf".
    Summary:
	no macro.
Unit <ScanSync_MUSER_Frame> synthesized.

Synthesizing Unit <Seg_map>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Seg_map.v".
WARNING:Xst:647 - Input <Scan<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <Segg_map> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Seg_map> synthesized.

Synthesizing Unit <MUX2T1_8>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\MUX2T1_8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_8> synthesized.

Synthesizing Unit <PIO>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\PIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PIO> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\ALU.v".
WARNING:Xst:653 - Signal <zero> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
Unit <ALU> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\ADC32.vf".
    Summary:
	no macro.
Unit <ADC32> synthesized.

Synthesizing Unit <CLA_MUSER_ADC32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\ADC32.vf".
    Summary:
	no macro.
Unit <CLA_MUSER_ADC32> synthesized.

Synthesizing Unit <add4b_MUSER_ADC32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\ADC32.vf".
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\ADC32.vf" line 188: Output port <CO> of the instance <A0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\ADC32.vf" line 195: Output port <CO> of the instance <A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\ADC32.vf" line 202: Output port <CO> of the instance <A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\ADC32.vf" line 209: Output port <CO> of the instance <A3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <add4b_MUSER_ADC32> synthesized.

Synthesizing Unit <add_MUSER_ADC32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\ADC32.vf".
    Summary:
	no macro.
Unit <add_MUSER_ADC32> synthesized.

Synthesizing Unit <counter_32_rev>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\counter_32_rev.v".
    Found 1-bit register for signal <Rc>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit subtractor for signal <cnt[31]_GND_47_o_sub_3_OUT> created at line 33.
    Found 32-bit adder for signal <cnt[31]_GND_47_o_add_1_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_32_rev> synthesized.

Synthesizing Unit <Counter_4bit>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Counter_4bit.vf".
    Summary:
	no macro.
Unit <Counter_4bit> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <Regs_8_32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Regs_8_32.v".
    Summary:
	no macro.
Unit <Regs_8_32> synthesized.

Synthesizing Unit <Reg32>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Reg32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Reg32> synthesized.

Synthesizing Unit <Regs_8bit>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v".
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" line 30: Output port <Qn> of the instance <T0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" line 31: Output port <Qn> of the instance <T1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" line 32: Output port <Qn> of the instance <T2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" line 33: Output port <Qn> of the instance <T3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" line 34: Output port <Qn> of the instance <T4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" line 35: Output port <Qn> of the instance <T5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" line 36: Output port <Qn> of the instance <T6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fundamentallogic\Cal_Exp12\Regs_8bit.v" line 37: Output port <Qn> of the instance <T7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Regs_8bit> synthesized.

Synthesizing Unit <HCT138_sch>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\HCT138_sch.vf".
    Summary:
	no macro.
Unit <HCT138_sch> synthesized.

Synthesizing Unit <Decoder_38_sch_MUSER_HCT138_sch>.
    Related source file is "D:\fundamentallogic\Cal_Exp12\HCT138_sch.vf".
    Summary:
	no macro.
Unit <Decoder_38_sch_MUSER_HCT138_sch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 2
# Registers                                            : 44
 1-bit register                                        : 35
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 5
 8-bit register                                        : 2
# Multiplexers                                         : 15
 32-bit 2-to-1 multiplexer                             : 12
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <P2S.ngc>.
Reading core <LED_P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <M2>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <P2S> for timing and area information for instance <XLXI_4>.
Loading core <LED_P2S> for timing and area information for instance <LED_P2S>.
WARNING:Xst:1710 - FF/Latch <go_1> (without init value) has a constant value of 0 in block <MTimer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_8> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_9> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_10> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_11> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_12> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_13> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_14> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_15> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <M8>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <M8>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <counter_32_rev>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <counter_32_rev> synthesized (advanced).

Synthesizing (advanced) Unit <ms1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ms1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 32-bit up counter                                     : 1
 32-bit updown counter                                 : 1
# Registers                                            : 153
 Flip-Flops                                            : 153
# Multiplexers                                         : 14
 32-bit 2-to-1 multiplexer                             : 11
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <go_1> (without init value) has a constant value of 0 in block <Timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit DM74LS194 : the following signal(s) form a combinatorial loop: XLXI_80/XLXN_25, XLXI_80/XLXN_7, XLXI_80/Qn_DUMMY, QA_DUMMY.
WARNING:Xst:2170 - Unit DM74LS194 : the following signal(s) form a combinatorial loop: QB_DUMMY, XLXI_81/XLXN_25, XLXI_81/Qn_DUMMY, XLXI_81/XLXN_7.
WARNING:Xst:2170 - Unit DM74LS194 : the following signal(s) form a combinatorial loop: XLXI_82/XLXN_25, XLXI_82/Qn_DUMMY, QC_DUMMY, XLXI_82/XLXN_7.
WARNING:Xst:2170 - Unit DM74LS194 : the following signal(s) form a combinatorial loop: XLXI_83/XLXN_25, XLXI_83/XLXN_7, XLXI_83/Qn_DUMMY, QD_DUMMY.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T7/XLXN_25, Q<7>, T7/Qn_DUMMY, T7/XLXN_7.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T6/Qn_DUMMY, T6/XLXN_25, Q<6>, T6/XLXN_7.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T5/XLXN_7, T5/Qn_DUMMY, T5/XLXN_25, Q<5>.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T4/XLXN_25, T4/XLXN_7, T4/Qn_DUMMY, Q<4>.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: Q<3>, T3/XLXN_25, T3/Qn_DUMMY, T3/XLXN_7.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: Q<2>, T2/Qn_DUMMY, T2/XLXN_7, T2/XLXN_25.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T1/XLXN_25, Q<1>, T1/Qn_DUMMY, T1/XLXN_7.
WARNING:Xst:2170 - Unit Regs_8bit : the following signal(s) form a combinatorial loop: T0/Qn_DUMMY, T0/XLXN_7, T0/XLXN_25, Q<0>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    cnt_0 in unit <Timer>
    cnt_1 in unit <Timer>
    cnt_3 in unit <Timer>
    cnt_4 in unit <Timer>
    cnt_2 in unit <Timer>
    cnt_5 in unit <Timer>
    cnt_6 in unit <Timer>
    cnt_7 in unit <Timer>
    cnt_8 in unit <Timer>
    cnt_9 in unit <Timer>
    cnt_10 in unit <Timer>
    cnt_12 in unit <Timer>
    cnt_13 in unit <Timer>
    cnt_11 in unit <Timer>
    cnt_14 in unit <Timer>
    cnt_15 in unit <Timer>
    cnt_16 in unit <Timer>
    cnt_17 in unit <Timer>
    cnt_18 in unit <Timer>
    cnt_19 in unit <Timer>
    cnt_21 in unit <Timer>
    cnt_22 in unit <Timer>
    cnt_20 in unit <Timer>
    cnt_23 in unit <Timer>
    cnt_24 in unit <Timer>
    cnt_26 in unit <Timer>
    cnt_27 in unit <Timer>
    cnt_25 in unit <Timer>
    cnt_28 in unit <Timer>
    cnt_29 in unit <Timer>
    cnt_31 in unit <Timer>
    cnt_30 in unit <Timer>


Optimizing unit <MC14495_ZJU> ...

Optimizing unit <Multi_8CH32> ...

Optimizing unit <MUX8T1_8_MUSER_MUX8T1_32> ...

Optimizing unit <MUX4T1_4> ...

Optimizing unit <MUX8T1_8> ...

Optimizing unit <DM74LS194> ...

Optimizing unit <HCT138_sch> ...

Optimizing unit <Decoder_38_sch_MUSER_HCT138_sch> ...

Optimizing unit <ScanSync_MUSER_Frame> ...

Optimizing unit <ADC32> ...

Optimizing unit <CLA_MUSER_ADC32> ...

Optimizing unit <Counter_4bit> ...

Optimizing unit <Frame> ...

Optimizing unit <Hex827Seg> ...

Optimizing unit <GPIO> ...

Optimizing unit <PIO> ...

Optimizing unit <shift_32> ...

Optimizing unit <Regs_8_32> ...

Optimizing unit <Regs_8bit> ...

Optimizing unit <Timer> ...

Optimizing unit <counter_32_rev> ...

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <M6/GPIOf0_1> (without init value) has a constant value of 0 in block <Frame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M8/GPIOf0_1> (without init value) has a constant value of 0 in block <Frame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <M6/GPIOf0_31> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_30> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_29> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_28> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_27> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_26> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_25> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_24> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_23> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_22> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_21> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_20> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_19> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_18> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_17> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M6/GPIOf0_16> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_31> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_30> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_29> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_28> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_27> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_26> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_25> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_24> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_23> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_22> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_21> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_20> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_19> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_18> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_17> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_16> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_15> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_14> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_13> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_12> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_11> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_10> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_9> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <M8/GPIOf0_8> of sequential type is unconnected in block <Frame>.
WARNING:Xst:2677 - Node <MTimer/Alarm> of sequential type is unconnected in block <Frame>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Frame, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 221
 Flip-Flops                                            : 221

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Frame.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5266
#      AND2                        : 2048
#      AND3                        : 258
#      AND4                        : 111
#      BUF                         : 10
#      GND                         : 2
#      INV                         : 303
#      LUT1                        : 112
#      LUT2                        : 290
#      LUT3                        : 469
#      LUT4                        : 131
#      LUT5                        : 101
#      LUT6                        : 232
#      MULT_AND                    : 31
#      MUXCY                       : 198
#      MUXF7                       : 6
#      OR2                         : 267
#      OR3                         : 37
#      OR4                         : 408
#      VCC                         : 4
#      XNOR2                       : 3
#      XOR2                        : 64
#      XORCY                       : 181
# FlipFlops/Latches                : 552
#      FD                          : 242
#      FD_1                        : 7
#      FDC                         : 78
#      FDC_1                       : 15
#      FDCE                        : 4
#      FDE                         : 96
#      FDP                         : 32
#      FDPE                        : 1
#      FDR                         : 16
#      FDRE                        : 29
#      LDC                         : 32
# Clock Buffers                    : 12
#      BUFG                        : 11
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 21
#      OBUF                        : 36
# Logical                          : 1739
#      NAND2                       : 8
#      NAND3                       : 1728
#      NOR2                        : 1
#      NOR3                        : 1
#      NOR4                        : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             552  out of  202800     0%  
 Number of Slice LUTs:                 1638  out of  101400     1%  
    Number used as Logic:              1638  out of  101400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1875
   Number with an unused Flip Flop:    1323  out of   1875    70%  
   Number with an unused LUT:           237  out of   1875    12%  
   Number of fully used LUT-FF pairs:   315  out of   1875    16%  
   Number of unique control sets:       119

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of    400    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               12  out of     32    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+---------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)     | Load  |
---------------------------------------------------------------------------------+---------------------------+-------+
clk_100mhz                                                                       | BUFGP                     | 374   |
MS/second_m                                                                      | BUFG                      | 65    |
M1/clkdiv_26                                                                     | BUFG                      | 37    |
M2/clk1                                                                          | BUFG                      | 41    |
M4/push(M4/push1:O)                                                              | NONE(*)(M4/state_0)       | 3     |
MTimer/Start_Timing_const[0]_AND_96_o(MTimer/Start_Timing_const[0]_AND_96_o1:O)  | NONE(*)(MTimer/cnt_0_LDC) | 1     |
MTimer/Start_Timing_const[1]_AND_94_o(MTimer/Start_Timing_const[1]_AND_94_o1:O)  | NONE(*)(MTimer/cnt_1_LDC) | 1     |
MTimer/Start_Timing_const[3]_AND_90_o(MTimer/Start_Timing_const[3]_AND_90_o1:O)  | NONE(*)(MTimer/cnt_3_LDC) | 1     |
MTimer/Start_Timing_const[4]_AND_88_o(MTimer/Start_Timing_const[4]_AND_88_o1:O)  | NONE(*)(MTimer/cnt_4_LDC) | 1     |
MTimer/Start_Timing_const[2]_AND_92_o(MTimer/Start_Timing_const[2]_AND_92_o1:O)  | NONE(*)(MTimer/cnt_2_LDC) | 1     |
MTimer/Start_Timing_const[5]_AND_86_o(MTimer/Start_Timing_const[5]_AND_86_o1:O)  | NONE(*)(MTimer/cnt_5_LDC) | 1     |
MTimer/Start_Timing_const[6]_AND_84_o(MTimer/Start_Timing_const[6]_AND_84_o1:O)  | NONE(*)(MTimer/cnt_6_LDC) | 1     |
MTimer/Start_Timing_const[7]_AND_82_o(MTimer/Start_Timing_const[7]_AND_82_o1:O)  | NONE(*)(MTimer/cnt_7_LDC) | 1     |
MTimer/Start_Timing_const[8]_AND_80_o(MTimer/Start_Timing_const[8]_AND_80_o1:O)  | NONE(*)(MTimer/cnt_8_LDC) | 1     |
MTimer/Start_Timing_const[9]_AND_78_o(MTimer/Start_Timing_const[9]_AND_78_o1:O)  | NONE(*)(MTimer/cnt_9_LDC) | 1     |
MTimer/Start_Timing_const[10]_AND_76_o(MTimer/Start_Timing_const[10]_AND_76_o1:O)| NONE(*)(MTimer/cnt_10_LDC)| 1     |
MTimer/Start_Timing_const[12]_AND_72_o(MTimer/Start_Timing_const[12]_AND_72_o1:O)| NONE(*)(MTimer/cnt_12_LDC)| 1     |
MTimer/Start_Timing_const[13]_AND_70_o(MTimer/Start_Timing_const[13]_AND_70_o1:O)| NONE(*)(MTimer/cnt_13_LDC)| 1     |
MTimer/Start_Timing_const[11]_AND_74_o(MTimer/Start_Timing_const[11]_AND_74_o1:O)| NONE(*)(MTimer/cnt_11_LDC)| 1     |
MTimer/Start_Timing_const[14]_AND_68_o(MTimer/Start_Timing_const[14]_AND_68_o1:O)| NONE(*)(MTimer/cnt_14_LDC)| 1     |
MTimer/Start_Timing_const[15]_AND_66_o(MTimer/Start_Timing_const[15]_AND_66_o1:O)| NONE(*)(MTimer/cnt_15_LDC)| 1     |
MTimer/Start_Timing_const[16]_AND_64_o(MTimer/Start_Timing_const[16]_AND_64_o1:O)| NONE(*)(MTimer/cnt_16_LDC)| 1     |
MTimer/Start_Timing_const[17]_AND_62_o(MTimer/Start_Timing_const[17]_AND_62_o1:O)| NONE(*)(MTimer/cnt_17_LDC)| 1     |
MTimer/Start_Timing_const[18]_AND_60_o(MTimer/Start_Timing_const[18]_AND_60_o1:O)| NONE(*)(MTimer/cnt_18_LDC)| 1     |
MTimer/Start_Timing_const[19]_AND_58_o(MTimer/Start_Timing_const[19]_AND_58_o1:O)| NONE(*)(MTimer/cnt_19_LDC)| 1     |
MTimer/Start_Timing_const[21]_AND_54_o(MTimer/Start_Timing_const[21]_AND_54_o1:O)| NONE(*)(MTimer/cnt_21_LDC)| 1     |
MTimer/Start_Timing_const[22]_AND_52_o(MTimer/Start_Timing_const[22]_AND_52_o1:O)| NONE(*)(MTimer/cnt_22_LDC)| 1     |
MTimer/Start_Timing_const[20]_AND_56_o(MTimer/Start_Timing_const[20]_AND_56_o1:O)| NONE(*)(MTimer/cnt_20_LDC)| 1     |
MTimer/Start_Timing_const[23]_AND_50_o(MTimer/Start_Timing_const[23]_AND_50_o1:O)| NONE(*)(MTimer/cnt_23_LDC)| 1     |
MTimer/Start_Timing_const[24]_AND_48_o(MTimer/Start_Timing_const[24]_AND_48_o1:O)| NONE(*)(MTimer/cnt_24_LDC)| 1     |
MTimer/Start_Timing_const[26]_AND_44_o(MTimer/Start_Timing_const[26]_AND_44_o1:O)| NONE(*)(MTimer/cnt_26_LDC)| 1     |
MTimer/Start_Timing_const[27]_AND_42_o(MTimer/Start_Timing_const[27]_AND_42_o1:O)| NONE(*)(MTimer/cnt_27_LDC)| 1     |
MTimer/Start_Timing_const[25]_AND_46_o(MTimer/Start_Timing_const[25]_AND_46_o1:O)| NONE(*)(MTimer/cnt_25_LDC)| 1     |
MTimer/Start_Timing_const[28]_AND_40_o(MTimer/Start_Timing_const[28]_AND_40_o1:O)| NONE(*)(MTimer/cnt_28_LDC)| 1     |
MTimer/Start_Timing_const[29]_AND_38_o(MTimer/Start_Timing_const[29]_AND_38_o1:O)| NONE(*)(MTimer/cnt_29_LDC)| 1     |
MTimer/Start_Timing_const[31]_AND_34_o(MTimer/Start_Timing_const[31]_AND_34_o1:O)| NONE(*)(MTimer/cnt_31_LDC)| 1     |
MTimer/Start_Timing_const[30]_AND_36_o(MTimer/Start_Timing_const[30]_AND_36_o1:O)| NONE(*)(MTimer/cnt_30_LDC)| 1     |
---------------------------------------------------------------------------------+---------------------------+-------+
(*) These 33 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 497.102ns (Maximum Frequency: 2.012MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 500.724ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 497.102ns (frequency: 2.012MHz)
  Total number of paths / destination ports: 28223393712440016000000000000000 / 477
-------------------------------------------------------------------------
Delay:               497.102ns (Levels of Logic = 645)
  Source:            M4/Bi_8 (FF)
  Destination:       M3/XLXI_4/buffer_12 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: M4/Bi_8 to M3/XLXI_4/buffer_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.282   0.452  Bi_8 (Bi<8>)
     end scope: 'M4:Bi<8>'
     INV:I->O              2   0.393   0.731  XLXI_6/D/M1/XLXI_1 (XLXI_6/D/M1/XLXN_2)
     AND2:I1->O            2   0.067   0.731  XLXI_6/D/M1/XLXI_5 (XLXI_6/D/M1/XLXN_16)
     AND2:I1->O            1   0.067   0.725  XLXI_6/D/M1/XLXI_14 (XLXI_6/D/XLXN_10)
     NAND2:I1->O          32   0.067   0.755  XLXI_6/D/XLXI_8 (XLXI_6/Yi<6>)
     LUT3:I0->O            1   0.053   0.635  XLXI_6/R6/Mmux_Di181 (XLXI_6/R6/Di<25>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R6/R3/T1/XLXI_1 (XLXI_6/R6/R3/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R6/R3/T1/XLXI_2 (XLXI_6/R6/R3/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R6/R3/T1/XLXI_4 (XLXI_6/R6/R3/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R6/R3/T1/XLXI_3 (XLXI_6/R6/R3/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R6/R3/T1/XLXI_5 (XLXI_6/R6/R3/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R6/R3/T1/XLXI_6 (XLXI_6/Do6<25>)
     AND2:I0->O            1   0.053   0.725  XLXI_6/MUX_REGB/XLXI_4/M1/XLXI_14 (XLXI_6/MUX_REGB/XLXI_4/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  XLXI_6/MUX_REGB/XLXI_4/M1/XLXI_16 (XLXI_6/MUX_REGB/XLXI_4/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGB/XLXI_4/XLXI_9 (XLXI_6/MUX_REGB/XLXI_4/XLXN_4)
     OR2:I0->O             7   0.053   0.453  XLXI_6/MUX_REGB/XLXI_4/XLXI_10 (QB<25>)
     LUT2:I1->O            2   0.053   0.745  M10/Mxor_Bo_25_xo<0>1 (M10/Bo<25>)
     XOR2:I0->O            8   0.053   0.771  M10/ADD_32/XLXI_8/A1/XLXI_1 (M10/ADD_32/XLXI_8/XLXN_19)
     AND4:I1->O            1   0.067   0.602  M10/ADD_32/XLXI_8/XLXI_5/XLXI_6 (M10/ADD_32/XLXI_8/XLXI_5/XLXN_26)
     OR4:I3->O             2   0.190   0.745  M10/ADD_32/XLXI_8/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_8/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A3/XLXI_2 (M10/Sum<27>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M1/XLXI_29 (M10/MUX1/XLXI_4/M1/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M1/XLXI_31 (M10/MUX1/XLXI_4/o1<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_15 (M10/MUX1/XLXI_4/XLXN_8)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_16 (ALUout<27>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di201 (XLXI_6/R7/Di<27>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T3/XLXI_1 (XLXI_6/R7/R3/T3/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T3/XLXI_2 (XLXI_6/R7/R3/T3/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T3/XLXI_4 (XLXI_6/R7/R3/T3/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T3/XLXI_3 (XLXI_6/R7/R3/T3/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T3/XLXI_5 (XLXI_6/R7/R3/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T3/XLXI_6 (XLXI_6/Do7<27>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_30 (XLXI_6/MUX_REGA/XLXI_4/M1/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_31 (XLXI_6/MUX_REGA/XLXI_4/o1<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_15 (XLXI_6/MUX_REGA/XLXI_4/XLXN_8)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_16 (QA<27>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o201 (XLXN_89<27>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A3/XLXI_3 (M10/ADD_32/XLXI_8/XLXN_14)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_8/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_42)
     OR4:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_1/XLXI_24 (M10/ADD_32/XLXN_46)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A0/XLXI_2 (M10/Sum<28>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M3/XLXI_9 (M10/MUX1/XLXI_4/M3/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M3/XLXI_11 (M10/MUX1/XLXI_4/o3<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_18 (M10/MUX1/XLXI_4/XLXN_10)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_19 (ALUout<28>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di211 (XLXI_6/R7/Di<28>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T4/XLXI_1 (XLXI_6/R7/R3/T4/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T4/XLXI_2 (XLXI_6/R7/R3/T4/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T4/XLXI_4 (XLXI_6/R7/R3/T4/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T4/XLXI_3 (XLXI_6/R7/R3/T4/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T4/XLXI_5 (XLXI_6/R7/R3/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T4/XLXI_6 (XLXI_6/Do7<28>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_10 (XLXI_6/MUX_REGA/XLXI_4/M3/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_11 (XLXI_6/MUX_REGA/XLXI_4/o3<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_18 (XLXI_6/MUX_REGA/XLXI_4/XLXN_10)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_19 (QA<28>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o211 (XLXN_89<28>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_7/A0/XLXI_3 (M10/ADD_32/XLXI_7/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_7/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_7/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A1/XLXI_2 (M10/Sum<29>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M3/XLXI_14 (M10/MUX1/XLXI_4/M3/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M3/XLXI_16 (M10/MUX1/XLXI_4/o3<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_21 (M10/MUX1/XLXI_4/XLXN_12)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_22 (ALUout<29>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di221 (XLXI_6/R7/Di<29>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T5/XLXI_1 (XLXI_6/R7/R3/T5/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T5/XLXI_2 (XLXI_6/R7/R3/T5/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T5/XLXI_4 (XLXI_6/R7/R3/T5/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T5/XLXI_3 (XLXI_6/R7/R3/T5/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T5/XLXI_5 (XLXI_6/R7/R3/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T5/XLXI_6 (XLXI_6/Do7<29>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_4/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_16 (XLXI_6/MUX_REGA/XLXI_4/o3<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_21 (XLXI_6/MUX_REGA/XLXI_4/XLXN_12)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_22 (QA<29>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o221 (XLXN_89<29>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_7/A1/XLXI_3 (M10/ADD_32/XLXI_7/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_7/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_7/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A2/XLXI_2 (M10/Sum<30>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M3/XLXI_19 (M10/MUX1/XLXI_4/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M3/XLXI_21 (M10/MUX1/XLXI_4/o3<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_24 (M10/MUX1/XLXI_4/XLXN_14)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_25 (ALUout<30>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di241 (XLXI_6/R7/Di<30>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T6/XLXI_1 (XLXI_6/R7/R3/T6/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T6/XLXI_2 (XLXI_6/R7/R3/T6/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T6/XLXI_4 (XLXI_6/R7/R3/T6/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T6/XLXI_3 (XLXI_6/R7/R3/T6/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T6/XLXI_5 (XLXI_6/R7/R3/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T6/XLXI_6 (XLXI_6/Do7<30>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_20 (XLXI_6/MUX_REGA/XLXI_4/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_4/o3<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_24 (XLXI_6/MUX_REGA/XLXI_4/XLXN_14)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_25 (QA<30>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o241 (XLXN_89<30>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_7/A2/XLXI_3 (M10/ADD_32/XLXI_7/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_7/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_7/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A3/XLXI_2 (M10/Sum<31>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M3/XLXI_29 (M10/MUX1/XLXI_4/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M3/XLXI_31 (M10/MUX1/XLXI_4/o3<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_27 (M10/MUX1/XLXI_4/XLXN_16)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_28 (ALUout<31>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di251 (XLXI_6/R7/Di<31>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T7/XLXI_1 (XLXI_6/R7/R3/T7/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T7/XLXI_2 (XLXI_6/R7/R3/T7/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T7/XLXI_4 (XLXI_6/R7/R3/T7/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T7/XLXI_3 (XLXI_6/R7/R3/T7/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T7/XLXI_5 (XLXI_6/R7/R3/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T7/XLXI_6 (XLXI_6/Do7<31>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_30 (XLXI_6/MUX_REGA/XLXI_4/M3/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_31 (XLXI_6/MUX_REGA/XLXI_4/o3<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_27 (XLXI_6/MUX_REGA/XLXI_4/XLXN_16)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_28 (QA<31>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o251 (XLXN_89<31>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A3/XLXI_3 (M10/ADD_32/XLXI_7/XLXN_14)
     OR4:I0->O             1   0.053   0.739  M10/ADD_32/XLXI_7/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_44)
     OR4:I0->O             1   0.053   0.739  M10/ADD_32/XLXI_1/XLXI_25 (M10/ADD_32/XLXN_4)
     OR2:I0->O             3   0.053   0.413  M10/ADD_32/XLXI_3 (Co)
     INV:I->O              1   0.067   0.739  M10/Slt<0>1_INV_0 (M10/Slt<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/M1/XLXI_10 (M10/MUX1/XLXI_1/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  M10/MUX1/XLXI_1/M1/XLXI_11 (M10/MUX1/XLXI_1/o1<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_6 (M10/MUX1/XLXI_1/XLXN_2)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_7 (ALUout<0>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di110 (XLXI_6/R7/Di<0>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T0/XLXI_1 (XLXI_6/R7/R0/T0/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T0/XLXI_2 (XLXI_6/R7/R0/T0/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T0/XLXI_4 (XLXI_6/R7/R0/T0/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T0/XLXI_3 (XLXI_6/R7/R0/T0/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T0/XLXI_5 (XLXI_6/R7/R0/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T0/XLXI_6 (XLXI_6/Do7<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_10 (XLXI_6/MUX_REGA/XLXI_1/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_11 (XLXI_6/MUX_REGA/XLXI_1/o1<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_6 (XLXI_6/MUX_REGA/XLXI_1/XLXN_2)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_7 (QA<0>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o11 (XLXN_89<0>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_14/A0/XLXI_3 (M10/ADD_32/XLXI_14/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_14/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_14/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_14/A1/XLXI_2 (M10/Sum<1>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M1/XLXI_14 (M10/MUX1/XLXI_1/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M1/XLXI_16 (M10/MUX1/XLXI_1/o1<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_9 (M10/MUX1/XLXI_1/XLXN_4)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_10 (ALUout<1>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di121 (XLXI_6/R7/Di<1>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T1/XLXI_1 (XLXI_6/R7/R0/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T1/XLXI_2 (XLXI_6/R7/R0/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T1/XLXI_4 (XLXI_6/R7/R0/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T1/XLXI_3 (XLXI_6/R7/R0/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T1/XLXI_5 (XLXI_6/R7/R0/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T1/XLXI_6 (XLXI_6/Do7<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_1/M1/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_16 (XLXI_6/MUX_REGA/XLXI_1/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_9 (XLXI_6/MUX_REGA/XLXI_1/XLXN_4)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_10 (QA<1>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o121 (XLXN_89<1>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_14/A1/XLXI_3 (M10/ADD_32/XLXI_14/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_14/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_14/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_14/A2/XLXI_2 (M10/Sum<2>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M1/XLXI_19 (M10/MUX1/XLXI_1/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M1/XLXI_21 (M10/MUX1/XLXI_1/o1<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_12 (M10/MUX1/XLXI_1/XLXN_6)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_13 (ALUout<2>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di231 (XLXI_6/R7/Di<2>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T2/XLXI_1 (XLXI_6/R7/R0/T2/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T2/XLXI_2 (XLXI_6/R7/R0/T2/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T2/XLXI_4 (XLXI_6/R7/R0/T2/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T2/XLXI_3 (XLXI_6/R7/R0/T2/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T2/XLXI_5 (XLXI_6/R7/R0/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T2/XLXI_6 (XLXI_6/Do7<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_20 (XLXI_6/MUX_REGA/XLXI_1/M1/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_21 (XLXI_6/MUX_REGA/XLXI_1/o1<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_12 (XLXI_6/MUX_REGA/XLXI_1/XLXN_6)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_13 (QA<2>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o231 (XLXN_89<2>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_14/A2/XLXI_3 (M10/ADD_32/XLXI_14/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_14/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_14/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_14/A3/XLXI_2 (M10/Sum<3>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M1/XLXI_29 (M10/MUX1/XLXI_1/M1/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M1/XLXI_31 (M10/MUX1/XLXI_1/o1<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_15 (M10/MUX1/XLXI_1/XLXN_8)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_16 (ALUout<3>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di261 (XLXI_6/R7/Di<3>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T3/XLXI_1 (XLXI_6/R7/R0/T3/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T3/XLXI_2 (XLXI_6/R7/R0/T3/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T3/XLXI_4 (XLXI_6/R7/R0/T3/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T3/XLXI_3 (XLXI_6/R7/R0/T3/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T3/XLXI_5 (XLXI_6/R7/R0/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T3/XLXI_6 (XLXI_6/Do7<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_30 (XLXI_6/MUX_REGA/XLXI_1/M1/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_31 (XLXI_6/MUX_REGA/XLXI_1/o1<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_1/XLXN_8)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_16 (QA<3>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o261 (XLXN_89<3>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_14/A3/XLXI_3 (M10/ADD_32/XLXI_14/XLXN_14)
     OR4:I0->O             4   0.053   0.759  M10/ADD_32/XLXI_14/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_30)
     OR2:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_2/XLXI_2 (M10/ADD_32/XLXN_53)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A0/XLXI_2 (M10/Sum<4>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M3/XLXI_9 (M10/MUX1/XLXI_1/M3/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M3/XLXI_11 (M10/MUX1/XLXI_1/o3<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_18 (M10/MUX1/XLXI_1/XLXN_10)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_19 (ALUout<4>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di271 (XLXI_6/R7/Di<4>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T4/XLXI_1 (XLXI_6/R7/R0/T4/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T4/XLXI_2 (XLXI_6/R7/R0/T4/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T4/XLXI_4 (XLXI_6/R7/R0/T4/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T4/XLXI_3 (XLXI_6/R7/R0/T4/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T4/XLXI_5 (XLXI_6/R7/R0/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T4/XLXI_6 (XLXI_6/Do7<4>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_10 (XLXI_6/MUX_REGA/XLXI_1/M3/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_11 (XLXI_6/MUX_REGA/XLXI_1/o3<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_18 (XLXI_6/MUX_REGA/XLXI_1/XLXN_10)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_19 (QA<4>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o271 (XLXN_89<4>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_13/A0/XLXI_3 (M10/ADD_32/XLXI_13/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_13/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_13/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A1/XLXI_2 (M10/Sum<5>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M3/XLXI_14 (M10/MUX1/XLXI_1/M3/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M3/XLXI_16 (M10/MUX1/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_21 (M10/MUX1/XLXI_1/XLXN_12)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_22 (ALUout<5>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di281 (XLXI_6/R7/Di<5>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T5/XLXI_1 (XLXI_6/R7/R0/T5/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T5/XLXI_2 (XLXI_6/R7/R0/T5/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T5/XLXI_4 (XLXI_6/R7/R0/T5/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T5/XLXI_3 (XLXI_6/R7/R0/T5/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T5/XLXI_5 (XLXI_6/R7/R0/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T5/XLXI_6 (XLXI_6/Do7<5>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_1/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_16 (XLXI_6/MUX_REGA/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_21 (XLXI_6/MUX_REGA/XLXI_1/XLXN_12)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_22 (QA<5>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o281 (XLXN_89<5>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_13/A1/XLXI_3 (M10/ADD_32/XLXI_13/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_13/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_13/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A2/XLXI_2 (M10/Sum<6>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M3/XLXI_19 (M10/MUX1/XLXI_1/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M3/XLXI_21 (M10/MUX1/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_24 (M10/MUX1/XLXI_1/XLXN_14)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_25 (ALUout<6>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di291 (XLXI_6/R7/Di<6>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T6/XLXI_1 (XLXI_6/R7/R0/T6/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T6/XLXI_2 (XLXI_6/R7/R0/T6/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T6/XLXI_4 (XLXI_6/R7/R0/T6/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T6/XLXI_3 (XLXI_6/R7/R0/T6/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T6/XLXI_5 (XLXI_6/R7/R0/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T6/XLXI_6 (XLXI_6/Do7<6>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_20 (XLXI_6/MUX_REGA/XLXI_1/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_24 (XLXI_6/MUX_REGA/XLXI_1/XLXN_14)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_25 (QA<6>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o291 (XLXN_89<6>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_13/A2/XLXI_3 (M10/ADD_32/XLXI_13/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_13/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_13/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A3/XLXI_2 (M10/Sum<7>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M3/XLXI_29 (M10/MUX1/XLXI_1/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M3/XLXI_31 (M10/MUX1/XLXI_1/o3<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_27 (M10/MUX1/XLXI_1/XLXN_16)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_28 (ALUout<7>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di301 (XLXI_6/R7/Di<7>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T7/XLXI_1 (XLXI_6/R7/R0/T7/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T7/XLXI_2 (XLXI_6/R7/R0/T7/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T7/XLXI_4 (XLXI_6/R7/R0/T7/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T7/XLXI_3 (XLXI_6/R7/R0/T7/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T7/XLXI_5 (XLXI_6/R7/R0/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T7/XLXI_6 (XLXI_6/Do7<7>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_30 (XLXI_6/MUX_REGA/XLXI_1/M3/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_31 (XLXI_6/MUX_REGA/XLXI_1/o3<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_27 (XLXI_6/MUX_REGA/XLXI_1/XLXN_16)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_28 (QA<7>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o301 (XLXN_89<7>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A3/XLXI_3 (M10/ADD_32/XLXI_13/XLXN_14)
     OR4:I0->O             3   0.053   0.753  M10/ADD_32/XLXI_13/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_32)
     OR3:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_2/XLXI_5 (M10/ADD_32/XLXN_52)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A0/XLXI_2 (M10/Sum<8>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M1/XLXI_9 (M10/MUX1/XLXI_2/M1/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M1/XLXI_11 (M10/MUX1/XLXI_2/o1<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_6 (M10/MUX1/XLXI_2/XLXN_2)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_7 (ALUout<8>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di311 (XLXI_6/R7/Di<8>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T0/XLXI_1 (XLXI_6/R7/R1/T0/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T0/XLXI_2 (XLXI_6/R7/R1/T0/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T0/XLXI_4 (XLXI_6/R7/R1/T0/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T0/XLXI_3 (XLXI_6/R7/R1/T0/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T0/XLXI_5 (XLXI_6/R7/R1/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T0/XLXI_6 (XLXI_6/Do7<8>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_10 (XLXI_6/MUX_REGA/XLXI_2/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_11 (XLXI_6/MUX_REGA/XLXI_2/o1<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_6 (XLXI_6/MUX_REGA/XLXI_2/XLXN_2)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_7 (QA<8>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o311 (XLXN_89<8>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_12/A0/XLXI_3 (M10/ADD_32/XLXI_12/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_12/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_12/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A1/XLXI_2 (M10/Sum<9>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M1/XLXI_14 (M10/MUX1/XLXI_2/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M1/XLXI_16 (M10/MUX1/XLXI_2/o1<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_9 (M10/MUX1/XLXI_2/XLXN_4)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_10 (ALUout<9>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di321 (XLXI_6/R7/Di<9>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T1/XLXI_1 (XLXI_6/R7/R1/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T1/XLXI_2 (XLXI_6/R7/R1/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T1/XLXI_4 (XLXI_6/R7/R1/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T1/XLXI_3 (XLXI_6/R7/R1/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T1/XLXI_5 (XLXI_6/R7/R1/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T1/XLXI_6 (XLXI_6/Do7<9>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_2/M1/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_16 (XLXI_6/MUX_REGA/XLXI_2/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_9 (XLXI_6/MUX_REGA/XLXI_2/XLXN_4)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_10 (QA<9>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o321 (XLXN_89<9>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_12/A1/XLXI_3 (M10/ADD_32/XLXI_12/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_12/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_12/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A2/XLXI_2 (M10/Sum<10>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M1/XLXI_19 (M10/MUX1/XLXI_2/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M1/XLXI_21 (M10/MUX1/XLXI_2/o1<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_12 (M10/MUX1/XLXI_2/XLXN_6)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_13 (ALUout<10>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di210 (XLXI_6/R7/Di<10>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T2/XLXI_1 (XLXI_6/R7/R1/T2/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T2/XLXI_2 (XLXI_6/R7/R1/T2/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T2/XLXI_4 (XLXI_6/R7/R1/T2/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T2/XLXI_3 (XLXI_6/R7/R1/T2/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T2/XLXI_5 (XLXI_6/R7/R1/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T2/XLXI_6 (XLXI_6/Do7<10>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_20 (XLXI_6/MUX_REGA/XLXI_2/M1/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_21 (XLXI_6/MUX_REGA/XLXI_2/o1<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_12 (XLXI_6/MUX_REGA/XLXI_2/XLXN_6)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_13 (QA<10>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o21 (XLXN_89<10>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_12/A2/XLXI_3 (M10/ADD_32/XLXI_12/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_12/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_12/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A3/XLXI_2 (M10/Sum<11>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M1/XLXI_29 (M10/MUX1/XLXI_2/M1/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M1/XLXI_31 (M10/MUX1/XLXI_2/o1<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_15 (M10/MUX1/XLXI_2/XLXN_8)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_16 (ALUout<11>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di33 (XLXI_6/R7/Di<11>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T3/XLXI_1 (XLXI_6/R7/R1/T3/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T3/XLXI_2 (XLXI_6/R7/R1/T3/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T3/XLXI_4 (XLXI_6/R7/R1/T3/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T3/XLXI_3 (XLXI_6/R7/R1/T3/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T3/XLXI_5 (XLXI_6/R7/R1/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T3/XLXI_6 (XLXI_6/Do7<11>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_30 (XLXI_6/MUX_REGA/XLXI_2/M1/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_31 (XLXI_6/MUX_REGA/XLXI_2/o1<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_15 (XLXI_6/MUX_REGA/XLXI_2/XLXN_8)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_16 (QA<11>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o31 (XLXN_89<11>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A3/XLXI_3 (M10/ADD_32/XLXI_12/XLXN_14)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_12/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_34)
     OR4:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_2/XLXI_24 (M10/ADD_32/XLXN_51)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A0/XLXI_2 (M10/Sum<12>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M3/XLXI_9 (M10/MUX1/XLXI_2/M3/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M3/XLXI_11 (M10/MUX1/XLXI_2/o3<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_18 (M10/MUX1/XLXI_2/XLXN_10)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_19 (ALUout<12>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di41 (XLXI_6/R7/Di<12>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T4/XLXI_1 (XLXI_6/R7/R1/T4/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T4/XLXI_2 (XLXI_6/R7/R1/T4/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T4/XLXI_4 (XLXI_6/R7/R1/T4/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T4/XLXI_3 (XLXI_6/R7/R1/T4/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T4/XLXI_5 (XLXI_6/R7/R1/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T4/XLXI_6 (XLXI_6/Do7<12>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_10 (XLXI_6/MUX_REGA/XLXI_2/M3/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_11 (XLXI_6/MUX_REGA/XLXI_2/o3<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_18 (XLXI_6/MUX_REGA/XLXI_2/XLXN_10)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_19 (QA<12>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o41 (XLXN_89<12>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_11/A0/XLXI_3 (M10/ADD_32/XLXI_11/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_11/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_11/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A1/XLXI_2 (M10/Sum<13>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M3/XLXI_14 (M10/MUX1/XLXI_2/M3/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M3/XLXI_16 (M10/MUX1/XLXI_2/o3<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_21 (M10/MUX1/XLXI_2/XLXN_12)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_22 (ALUout<13>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di51 (XLXI_6/R7/Di<13>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T5/XLXI_1 (XLXI_6/R7/R1/T5/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T5/XLXI_2 (XLXI_6/R7/R1/T5/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T5/XLXI_4 (XLXI_6/R7/R1/T5/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T5/XLXI_3 (XLXI_6/R7/R1/T5/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T5/XLXI_5 (XLXI_6/R7/R1/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T5/XLXI_6 (XLXI_6/Do7<13>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_2/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_16 (XLXI_6/MUX_REGA/XLXI_2/o3<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_21 (XLXI_6/MUX_REGA/XLXI_2/XLXN_12)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_22 (QA<13>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o51 (XLXN_89<13>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_11/A1/XLXI_3 (M10/ADD_32/XLXI_11/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_11/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_11/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A2/XLXI_2 (M10/Sum<14>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M3/XLXI_19 (M10/MUX1/XLXI_2/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M3/XLXI_21 (M10/MUX1/XLXI_2/o3<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_24 (M10/MUX1/XLXI_2/XLXN_14)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_25 (ALUout<14>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di61 (XLXI_6/R7/Di<14>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T6/XLXI_1 (XLXI_6/R7/R1/T6/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T6/XLXI_2 (XLXI_6/R7/R1/T6/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T6/XLXI_4 (XLXI_6/R7/R1/T6/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T6/XLXI_3 (XLXI_6/R7/R1/T6/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T6/XLXI_5 (XLXI_6/R7/R1/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T6/XLXI_6 (XLXI_6/Do7<14>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_20 (XLXI_6/MUX_REGA/XLXI_2/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_2/o3<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_24 (XLXI_6/MUX_REGA/XLXI_2/XLXN_14)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_25 (QA<14>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o61 (XLXN_89<14>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_11/A2/XLXI_3 (M10/ADD_32/XLXI_11/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_11/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_11/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A3/XLXI_2 (M10/Sum<15>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M3/XLXI_29 (M10/MUX1/XLXI_2/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M3/XLXI_31 (M10/MUX1/XLXI_2/o3<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_27 (M10/MUX1/XLXI_2/XLXN_16)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_28 (ALUout<15>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di71 (XLXI_6/R7/Di<15>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T7/XLXI_1 (XLXI_6/R7/R1/T7/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T7/XLXI_2 (XLXI_6/R7/R1/T7/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T7/XLXI_4 (XLXI_6/R7/R1/T7/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T7/XLXI_3 (XLXI_6/R7/R1/T7/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T7/XLXI_5 (XLXI_6/R7/R1/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T7/XLXI_6 (XLXI_6/Do7<15>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_30 (XLXI_6/MUX_REGA/XLXI_2/M3/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_31 (XLXI_6/MUX_REGA/XLXI_2/o3<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_27 (XLXI_6/MUX_REGA/XLXI_2/XLXN_16)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_28 (QA<15>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o71 (XLXN_89<15>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A3/XLXI_3 (M10/ADD_32/XLXI_11/XLXN_14)
     OR4:I0->O             1   0.053   0.739  M10/ADD_32/XLXI_11/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_36)
     OR4:I0->O             1   0.053   0.739  M10/ADD_32/XLXI_2/XLXI_25 (M10/ADD_32/XLXN_3)
     OR2:I0->O             9   0.053   0.792  M10/ADD_32/XLXI_4 (M10/ADD_32/XLXN_50)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A0/XLXI_2 (M10/Sum<16>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M1/XLXI_9 (M10/MUX1/XLXI_3/M1/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M1/XLXI_11 (M10/MUX1/XLXI_3/o1<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_6 (M10/MUX1/XLXI_3/XLXN_2)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_7 (ALUout<16>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di81 (XLXI_6/R7/Di<16>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T0/XLXI_1 (XLXI_6/R7/R2/T0/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T0/XLXI_2 (XLXI_6/R7/R2/T0/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T0/XLXI_4 (XLXI_6/R7/R2/T0/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T0/XLXI_3 (XLXI_6/R7/R2/T0/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T0/XLXI_5 (XLXI_6/R7/R2/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T0/XLXI_6 (XLXI_6/Do7<16>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_10 (XLXI_6/MUX_REGA/XLXI_3/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_11 (XLXI_6/MUX_REGA/XLXI_3/o1<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_6 (XLXI_6/MUX_REGA/XLXI_3/XLXN_2)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_7 (QA<16>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o81 (XLXN_89<16>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_10/A0/XLXI_3 (M10/ADD_32/XLXI_10/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_10/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_10/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A1/XLXI_2 (M10/Sum<17>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M1/XLXI_14 (M10/MUX1/XLXI_3/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M1/XLXI_16 (M10/MUX1/XLXI_3/o1<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_9 (M10/MUX1/XLXI_3/XLXN_4)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_10 (ALUout<17>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di91 (XLXI_6/R7/Di<17>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T1/XLXI_1 (XLXI_6/R7/R2/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T1/XLXI_2 (XLXI_6/R7/R2/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T1/XLXI_4 (XLXI_6/R7/R2/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T1/XLXI_3 (XLXI_6/R7/R2/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T1/XLXI_5 (XLXI_6/R7/R2/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T1/XLXI_6 (XLXI_6/Do7<17>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_3/M1/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_16 (XLXI_6/MUX_REGA/XLXI_3/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_9 (XLXI_6/MUX_REGA/XLXI_3/XLXN_4)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_10 (QA<17>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o91 (XLXN_89<17>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_10/A1/XLXI_3 (M10/ADD_32/XLXI_10/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_10/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_10/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A2/XLXI_2 (M10/Sum<18>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M1/XLXI_19 (M10/MUX1/XLXI_3/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M1/XLXI_21 (M10/MUX1/XLXI_3/o1<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_12 (M10/MUX1/XLXI_3/XLXN_6)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_13 (ALUout<18>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di101 (XLXI_6/R7/Di<18>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T2/XLXI_1 (XLXI_6/R7/R2/T2/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T2/XLXI_2 (XLXI_6/R7/R2/T2/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T2/XLXI_4 (XLXI_6/R7/R2/T2/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T2/XLXI_3 (XLXI_6/R7/R2/T2/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T2/XLXI_5 (XLXI_6/R7/R2/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T2/XLXI_6 (XLXI_6/Do7<18>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_20 (XLXI_6/MUX_REGA/XLXI_3/M1/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_21 (XLXI_6/MUX_REGA/XLXI_3/o1<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_12 (XLXI_6/MUX_REGA/XLXI_3/XLXN_6)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_13 (QA<18>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o101 (XLXN_89<18>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_10/A2/XLXI_3 (M10/ADD_32/XLXI_10/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_10/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_10/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A3/XLXI_2 (M10/Sum<19>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M1/XLXI_29 (M10/MUX1/XLXI_3/M1/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M1/XLXI_31 (M10/MUX1/XLXI_3/o1<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_15 (M10/MUX1/XLXI_3/XLXN_8)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_16 (ALUout<19>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di111 (XLXI_6/R7/Di<19>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T3/XLXI_1 (XLXI_6/R7/R2/T3/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T3/XLXI_2 (XLXI_6/R7/R2/T3/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T3/XLXI_4 (XLXI_6/R7/R2/T3/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T3/XLXI_3 (XLXI_6/R7/R2/T3/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T3/XLXI_5 (XLXI_6/R7/R2/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T3/XLXI_6 (XLXI_6/Do7<19>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_30 (XLXI_6/MUX_REGA/XLXI_3/M1/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_31 (XLXI_6/MUX_REGA/XLXI_3/o1<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_3/XLXN_8)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_16 (QA<19>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o111 (XLXN_89<19>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A3/XLXI_3 (M10/ADD_32/XLXI_10/XLXN_14)
     OR4:I0->O             4   0.053   0.759  M10/ADD_32/XLXI_10/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_38)
     OR2:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_1/XLXI_2 (M10/ADD_32/XLXN_48)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A0/XLXI_2 (M10/Sum<20>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M3/XLXI_9 (M10/MUX1/XLXI_3/M3/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M3/XLXI_11 (M10/MUX1/XLXI_3/o3<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_18 (M10/MUX1/XLXI_3/XLXN_10)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_19 (ALUout<20>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di131 (XLXI_6/R7/Di<20>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T4/XLXI_1 (XLXI_6/R7/R2/T4/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T4/XLXI_2 (XLXI_6/R7/R2/T4/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T4/XLXI_4 (XLXI_6/R7/R2/T4/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T4/XLXI_3 (XLXI_6/R7/R2/T4/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T4/XLXI_5 (XLXI_6/R7/R2/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T4/XLXI_6 (XLXI_6/Do7<20>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_10 (XLXI_6/MUX_REGA/XLXI_3/M3/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_11 (XLXI_6/MUX_REGA/XLXI_3/o3<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_18 (XLXI_6/MUX_REGA/XLXI_3/XLXN_10)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_19 (QA<20>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o131 (XLXN_89<20>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_9/A0/XLXI_3 (M10/ADD_32/XLXI_9/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_9/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_9/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A1/XLXI_2 (M10/Sum<21>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M3/XLXI_14 (M10/MUX1/XLXI_3/M3/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M3/XLXI_16 (M10/MUX1/XLXI_3/o3<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_21 (M10/MUX1/XLXI_3/XLXN_12)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_22 (ALUout<21>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di141 (XLXI_6/R7/Di<21>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T5/XLXI_1 (XLXI_6/R7/R2/T5/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T5/XLXI_2 (XLXI_6/R7/R2/T5/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T5/XLXI_4 (XLXI_6/R7/R2/T5/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T5/XLXI_3 (XLXI_6/R7/R2/T5/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T5/XLXI_5 (XLXI_6/R7/R2/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T5/XLXI_6 (XLXI_6/Do7<21>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_3/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_16 (XLXI_6/MUX_REGA/XLXI_3/o3<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_3/XLXN_12)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_22 (QA<21>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o141 (XLXN_89<21>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_9/A1/XLXI_3 (M10/ADD_32/XLXI_9/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_9/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_9/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A2/XLXI_2 (M10/Sum<22>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M3/XLXI_19 (M10/MUX1/XLXI_3/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M3/XLXI_21 (M10/MUX1/XLXI_3/o3<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_24 (M10/MUX1/XLXI_3/XLXN_14)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_25 (ALUout<22>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di151 (XLXI_6/R7/Di<22>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T6/XLXI_1 (XLXI_6/R7/R2/T6/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T6/XLXI_2 (XLXI_6/R7/R2/T6/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T6/XLXI_4 (XLXI_6/R7/R2/T6/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T6/XLXI_3 (XLXI_6/R7/R2/T6/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T6/XLXI_5 (XLXI_6/R7/R2/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T6/XLXI_6 (XLXI_6/Do7<22>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_20 (XLXI_6/MUX_REGA/XLXI_3/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_3/o3<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_24 (XLXI_6/MUX_REGA/XLXI_3/XLXN_14)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_25 (QA<22>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o151 (XLXN_89<22>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_9/A2/XLXI_3 (M10/ADD_32/XLXI_9/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_9/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_9/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A3/XLXI_2 (M10/Sum<23>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M3/XLXI_29 (M10/MUX1/XLXI_3/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M3/XLXI_31 (M10/MUX1/XLXI_3/o3<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_27 (M10/MUX1/XLXI_3/XLXN_16)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_28 (ALUout<23>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di161 (XLXI_6/R7/Di<23>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T7/XLXI_1 (XLXI_6/R7/R2/T7/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T7/XLXI_2 (XLXI_6/R7/R2/T7/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T7/XLXI_4 (XLXI_6/R7/R2/T7/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T7/XLXI_3 (XLXI_6/R7/R2/T7/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T7/XLXI_5 (XLXI_6/R7/R2/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T7/XLXI_6 (XLXI_6/Do7<23>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_30 (XLXI_6/MUX_REGA/XLXI_3/M3/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_31 (XLXI_6/MUX_REGA/XLXI_3/o3<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_27 (XLXI_6/MUX_REGA/XLXI_3/XLXN_16)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_28 (QA<23>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o161 (XLXN_89<23>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A3/XLXI_3 (M10/ADD_32/XLXI_9/XLXN_14)
     OR4:I0->O             3   0.053   0.753  M10/ADD_32/XLXI_9/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_41)
     OR3:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_1/XLXI_5 (M10/ADD_32/XLXN_47)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A0/XLXI_2 (M10/Sum<24>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M1/XLXI_9 (M10/MUX1/XLXI_4/M1/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M1/XLXI_11 (M10/MUX1/XLXI_4/o1<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_6 (M10/MUX1/XLXI_4/XLXN_2)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_7 (ALUout<24>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di171 (XLXI_6/R7/Di<24>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T0/XLXI_1 (XLXI_6/R7/R3/T0/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T0/XLXI_2 (XLXI_6/R7/R3/T0/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T0/XLXI_4 (XLXI_6/R7/R3/T0/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T0/XLXI_3 (XLXI_6/R7/R3/T0/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T0/XLXI_5 (XLXI_6/R7/R3/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T0/XLXI_6 (XLXI_6/Do7<24>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_10 (XLXI_6/MUX_REGA/XLXI_4/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_11 (XLXI_6/MUX_REGA/XLXI_4/o1<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_6 (XLXI_6/MUX_REGA/XLXI_4/XLXN_2)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_7 (QA<24>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o171 (XLXN_89<24>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_8/A0/XLXI_3 (M10/ADD_32/XLXI_8/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_8/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_8/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A1/XLXI_2 (M10/Sum<25>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M1/XLXI_14 (M10/MUX1/XLXI_4/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M1/XLXI_16 (M10/MUX1/XLXI_4/o1<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_9 (M10/MUX1/XLXI_4/XLXN_4)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_10 (ALUout<25>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di181 (XLXI_6/R7/Di<25>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T1/XLXI_1 (XLXI_6/R7/R3/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T1/XLXI_2 (XLXI_6/R7/R3/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T1/XLXI_4 (XLXI_6/R7/R3/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T1/XLXI_3 (XLXI_6/R7/R3/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T1/XLXI_5 (XLXI_6/R7/R3/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T1/XLXI_6 (XLXI_6/Do7<25>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_4/M1/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_16 (XLXI_6/MUX_REGA/XLXI_4/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_9 (XLXI_6/MUX_REGA/XLXI_4/XLXN_4)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_10 (QA<25>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o181 (XLXN_89<25>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_8/A1/XLXI_3 (M10/ADD_32/XLXI_8/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_8/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_8/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A2/XLXI_2 (M10/Sum<26>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M1/XLXI_19 (M10/MUX1/XLXI_4/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M1/XLXI_21 (M10/MUX1/XLXI_4/o1<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_12 (M10/MUX1/XLXI_4/XLXN_6)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_13 (ALUout<26>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di191 (XLXI_6/R7/Di<26>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T2/XLXI_1 (XLXI_6/R7/R3/T2/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T2/XLXI_2 (XLXI_6/R7/R3/T2/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T2/XLXI_4 (XLXI_6/R7/R3/T2/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T2/XLXI_3 (XLXI_6/R7/R3/T2/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T2/XLXI_5 (XLXI_6/R7/R3/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T2/XLXI_6 (XLXI_6/Do7<26>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGB/XLXI_4/M1/XLXI_20 (XLXI_6/MUX_REGB/XLXI_4/M1/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGB/XLXI_4/M1/XLXI_21 (XLXI_6/MUX_REGB/XLXI_4/o1<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGB/XLXI_4/XLXI_12 (XLXI_6/MUX_REGB/XLXI_4/XLXN_6)
     OR2:I0->O             7   0.053   0.779  XLXI_6/MUX_REGB/XLXI_4/XLXI_13 (QB<26>)
     AND2:I0->O            1   0.053   0.725  M5/MUX1_DispData/XLXI_4/M1/XLXI_19 (M5/MUX1_DispData/XLXI_4/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M5/MUX1_DispData/XLXI_4/M1/XLXI_21 (M5/MUX1_DispData/XLXI_4/o1<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_12 (M5/MUX1_DispData/XLXI_4/XLXN_6)
     OR2:I0->O            15   0.053   0.491  M5/MUX1_DispData/XLXI_4/XLXI_13 (Disp_num<26>)
     INV:I->O              8   0.393   0.681  M3/XLXI_1/HTS1/MSEG/XLXI_107 (M3/XLXI_1/HTS1/MSEG/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M3/XLXI_1/HTS1/MSEG/A20 (M3/XLXI_1/HTS1/MSEG/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M3/XLXI_1/HTS1/MSEG/do (M3/XLXI_1/HTS1/MSEG/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M3/XLXI_1/HTS1/MSEG/XLXI_120 (M3/XLXN_15<12>)
     LUT3:I2->O            1   0.053   0.739  M3/XLXI_3/Mmux_o41 (M3/XLXN_9<12>)
     begin scope: 'M3/XLXI_4:P_Data<12>'
     LUT6:I0->O            1   0.053   0.000  buffer_12_rstpot (buffer_12_rstpot)
     FD:D                      0.011          buffer_12
    ----------------------------------------
    Total                    497.102ns (43.818ns logic, 453.285ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MS/second_m'
  Clock period: 3.807ns (frequency: 262.674MHz)
  Total number of paths / destination ports: 4416 / 65
-------------------------------------------------------------------------
Delay:               3.807ns (Levels of Logic = 4)
  Source:            MTimer/cnt_12_C_12 (FF)
  Destination:       MTimer/go_0 (FF)
  Source Clock:      MS/second_m rising
  Destination Clock: MS/second_m rising

  Data Path: MTimer/cnt_12_C_12 to MTimer/go_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.282   0.491  MTimer/cnt_12_C_12 (MTimer/cnt_12_C_12)
     LUT3:I1->O            4   0.053   0.759  MTimer/cnt_121 (MTimer/cnt_12)
     LUT6:I0->O            1   0.053   0.739  MTimer/_n0143_inv1 (MTimer/_n0143_inv1)
     LUT6:I0->O            1   0.053   0.725  MTimer/_n0143_inv7 (MTimer/_n0143_inv7)
     LUT6:I1->O            1   0.053   0.399  MTimer/_n0143_inv14 (MTimer/_n0143_inv)
     FDPE:CE                   0.200          MTimer/go_0
    ----------------------------------------
    Total                      3.807ns (0.694ns logic, 3.113ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/clkdiv_26'
  Clock period: 3.108ns (frequency: 321.750MHz)
  Total number of paths / destination ports: 1098 / 37
-------------------------------------------------------------------------
Delay:               3.108ns (Levels of Logic = 3)
  Source:            M12/A (FF)
  Destination:       M12/D (FF)
  Source Clock:      M1/clkdiv_26 rising
  Destination Clock: M1/clkdiv_26 rising

  Data Path: M12/A to M12/D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.282   0.419  M12/A (Qa)
     INV:I->O              4   0.393   0.759  M12/XLXI_8 (M12/XLXN_21)
     NOR2:I0->O            1   0.053   0.725  M12/XLXI_12 (M12/XLXN_13)
     XNOR2:I1->O           1   0.067   0.399  M12/XLXI_6 (M12/XLXN_8)
     FD:D                      0.011          M12/C
    ----------------------------------------
    Total                      3.108ns (0.806ns logic, 2.302ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/clk1'
  Clock period: 2.576ns (frequency: 388.199MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.576ns (Levels of Logic = 7)
  Source:            M2/counter_8 (FF)
  Destination:       M2/Key_x_0 (FF)
  Source Clock:      M2/clk1 rising
  Destination Clock: M2/clk1 rising

  Data Path: M2/counter_8 to M2/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.739  counter_8 (counter<8>)
     LUT5:I0->O            1   0.053   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.015   0.445  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.067   0.439  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.200          Key_x_0
    ----------------------------------------
    Total                      2.576ns (0.953ns logic, 1.623ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.277ns (frequency: 783.085MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.277ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.282   0.518  state_0 (state<0>)
     INV:I->O              1   0.067   0.399  Result<0>1_INV_0 (Result<0>)
     FDE:D                     0.011          state_0
    ----------------------------------------
    Total                      1.277ns (0.360ns logic, 0.917ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.498ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       M2/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to M2/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.753  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'M2:SW<2>'
     LUT6:I0->O            1   0.053   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.015   0.554  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.067   0.505  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.200          SW_OK_0
    ----------------------------------------
    Total                      2.498ns (0.686ns logic, 1.812ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M2/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       M2/Key_x_1 (FF)
  Destination Clock: M2/clk1 rising

  Data Path: K_COL<3> to M2/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.668  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'M2:Key_y<3>'
     LUT4:I0->O           12   0.053   0.811  out1 (n0016)
     LUT6:I0->O            3   0.053   0.427  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.053   0.413  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.053   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                     0.011          Key_x_4
    ----------------------------------------
    Total                      2.542ns (0.223ns logic, 2.319ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 27045495073311105000000000000000 / 27
-------------------------------------------------------------------------
Offset:              500.724ns (Levels of Logic = 650)
  Source:            M4/Bi_8 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: M4/Bi_8 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.282   0.452  Bi_8 (Bi<8>)
     end scope: 'M4:Bi<8>'
     INV:I->O              2   0.393   0.731  XLXI_6/D/M1/XLXI_1 (XLXI_6/D/M1/XLXN_2)
     AND2:I1->O            2   0.067   0.731  XLXI_6/D/M1/XLXI_5 (XLXI_6/D/M1/XLXN_16)
     AND2:I1->O            1   0.067   0.725  XLXI_6/D/M1/XLXI_14 (XLXI_6/D/XLXN_10)
     NAND2:I1->O          32   0.067   0.755  XLXI_6/D/XLXI_8 (XLXI_6/Yi<6>)
     LUT3:I0->O            1   0.053   0.635  XLXI_6/R6/Mmux_Di181 (XLXI_6/R6/Di<25>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R6/R3/T1/XLXI_1 (XLXI_6/R6/R3/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R6/R3/T1/XLXI_2 (XLXI_6/R6/R3/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R6/R3/T1/XLXI_4 (XLXI_6/R6/R3/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R6/R3/T1/XLXI_3 (XLXI_6/R6/R3/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R6/R3/T1/XLXI_5 (XLXI_6/R6/R3/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R6/R3/T1/XLXI_6 (XLXI_6/Do6<25>)
     AND2:I0->O            1   0.053   0.725  XLXI_6/MUX_REGB/XLXI_4/M1/XLXI_14 (XLXI_6/MUX_REGB/XLXI_4/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  XLXI_6/MUX_REGB/XLXI_4/M1/XLXI_16 (XLXI_6/MUX_REGB/XLXI_4/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGB/XLXI_4/XLXI_9 (XLXI_6/MUX_REGB/XLXI_4/XLXN_4)
     OR2:I0->O             7   0.053   0.453  XLXI_6/MUX_REGB/XLXI_4/XLXI_10 (QB<25>)
     LUT2:I1->O            2   0.053   0.745  M10/Mxor_Bo_25_xo<0>1 (M10/Bo<25>)
     XOR2:I0->O            8   0.053   0.771  M10/ADD_32/XLXI_8/A1/XLXI_1 (M10/ADD_32/XLXI_8/XLXN_19)
     AND4:I1->O            1   0.067   0.602  M10/ADD_32/XLXI_8/XLXI_5/XLXI_6 (M10/ADD_32/XLXI_8/XLXI_5/XLXN_26)
     OR4:I3->O             2   0.190   0.745  M10/ADD_32/XLXI_8/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_8/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A3/XLXI_2 (M10/Sum<27>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M1/XLXI_29 (M10/MUX1/XLXI_4/M1/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M1/XLXI_31 (M10/MUX1/XLXI_4/o1<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_15 (M10/MUX1/XLXI_4/XLXN_8)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_16 (ALUout<27>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di201 (XLXI_6/R7/Di<27>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T3/XLXI_1 (XLXI_6/R7/R3/T3/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T3/XLXI_2 (XLXI_6/R7/R3/T3/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T3/XLXI_4 (XLXI_6/R7/R3/T3/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T3/XLXI_3 (XLXI_6/R7/R3/T3/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T3/XLXI_5 (XLXI_6/R7/R3/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T3/XLXI_6 (XLXI_6/Do7<27>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_30 (XLXI_6/MUX_REGA/XLXI_4/M1/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_31 (XLXI_6/MUX_REGA/XLXI_4/o1<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_15 (XLXI_6/MUX_REGA/XLXI_4/XLXN_8)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_16 (QA<27>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o201 (XLXN_89<27>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A3/XLXI_3 (M10/ADD_32/XLXI_8/XLXN_14)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_8/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_42)
     OR4:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_1/XLXI_24 (M10/ADD_32/XLXN_46)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A0/XLXI_2 (M10/Sum<28>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M3/XLXI_9 (M10/MUX1/XLXI_4/M3/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M3/XLXI_11 (M10/MUX1/XLXI_4/o3<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_18 (M10/MUX1/XLXI_4/XLXN_10)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_19 (ALUout<28>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di211 (XLXI_6/R7/Di<28>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T4/XLXI_1 (XLXI_6/R7/R3/T4/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T4/XLXI_2 (XLXI_6/R7/R3/T4/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T4/XLXI_4 (XLXI_6/R7/R3/T4/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T4/XLXI_3 (XLXI_6/R7/R3/T4/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T4/XLXI_5 (XLXI_6/R7/R3/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T4/XLXI_6 (XLXI_6/Do7<28>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_10 (XLXI_6/MUX_REGA/XLXI_4/M3/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_11 (XLXI_6/MUX_REGA/XLXI_4/o3<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_18 (XLXI_6/MUX_REGA/XLXI_4/XLXN_10)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_19 (QA<28>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o211 (XLXN_89<28>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_7/A0/XLXI_3 (M10/ADD_32/XLXI_7/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_7/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_7/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A1/XLXI_2 (M10/Sum<29>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M3/XLXI_14 (M10/MUX1/XLXI_4/M3/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M3/XLXI_16 (M10/MUX1/XLXI_4/o3<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_21 (M10/MUX1/XLXI_4/XLXN_12)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_22 (ALUout<29>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di221 (XLXI_6/R7/Di<29>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T5/XLXI_1 (XLXI_6/R7/R3/T5/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T5/XLXI_2 (XLXI_6/R7/R3/T5/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T5/XLXI_4 (XLXI_6/R7/R3/T5/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T5/XLXI_3 (XLXI_6/R7/R3/T5/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T5/XLXI_5 (XLXI_6/R7/R3/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T5/XLXI_6 (XLXI_6/Do7<29>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_4/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_16 (XLXI_6/MUX_REGA/XLXI_4/o3<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_21 (XLXI_6/MUX_REGA/XLXI_4/XLXN_12)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_22 (QA<29>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o221 (XLXN_89<29>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_7/A1/XLXI_3 (M10/ADD_32/XLXI_7/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_7/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_7/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A2/XLXI_2 (M10/Sum<30>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M3/XLXI_19 (M10/MUX1/XLXI_4/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M3/XLXI_21 (M10/MUX1/XLXI_4/o3<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_24 (M10/MUX1/XLXI_4/XLXN_14)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_25 (ALUout<30>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di241 (XLXI_6/R7/Di<30>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T6/XLXI_1 (XLXI_6/R7/R3/T6/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T6/XLXI_2 (XLXI_6/R7/R3/T6/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T6/XLXI_4 (XLXI_6/R7/R3/T6/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T6/XLXI_3 (XLXI_6/R7/R3/T6/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T6/XLXI_5 (XLXI_6/R7/R3/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T6/XLXI_6 (XLXI_6/Do7<30>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_20 (XLXI_6/MUX_REGA/XLXI_4/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_4/o3<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_24 (XLXI_6/MUX_REGA/XLXI_4/XLXN_14)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_25 (QA<30>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o241 (XLXN_89<30>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_7/A2/XLXI_3 (M10/ADD_32/XLXI_7/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_7/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_7/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A3/XLXI_2 (M10/Sum<31>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M3/XLXI_29 (M10/MUX1/XLXI_4/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M3/XLXI_31 (M10/MUX1/XLXI_4/o3<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_27 (M10/MUX1/XLXI_4/XLXN_16)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_28 (ALUout<31>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di251 (XLXI_6/R7/Di<31>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T7/XLXI_1 (XLXI_6/R7/R3/T7/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T7/XLXI_2 (XLXI_6/R7/R3/T7/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T7/XLXI_4 (XLXI_6/R7/R3/T7/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T7/XLXI_3 (XLXI_6/R7/R3/T7/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T7/XLXI_5 (XLXI_6/R7/R3/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T7/XLXI_6 (XLXI_6/Do7<31>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_30 (XLXI_6/MUX_REGA/XLXI_4/M3/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M3/XLXI_31 (XLXI_6/MUX_REGA/XLXI_4/o3<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_27 (XLXI_6/MUX_REGA/XLXI_4/XLXN_16)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_28 (QA<31>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o251 (XLXN_89<31>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_7/A3/XLXI_3 (M10/ADD_32/XLXI_7/XLXN_14)
     OR4:I0->O             1   0.053   0.739  M10/ADD_32/XLXI_7/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_44)
     OR4:I0->O             1   0.053   0.739  M10/ADD_32/XLXI_1/XLXI_25 (M10/ADD_32/XLXN_4)
     OR2:I0->O             3   0.053   0.413  M10/ADD_32/XLXI_3 (Co)
     INV:I->O              1   0.067   0.739  M10/Slt<0>1_INV_0 (M10/Slt<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/M1/XLXI_10 (M10/MUX1/XLXI_1/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  M10/MUX1/XLXI_1/M1/XLXI_11 (M10/MUX1/XLXI_1/o1<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_6 (M10/MUX1/XLXI_1/XLXN_2)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_7 (ALUout<0>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di110 (XLXI_6/R7/Di<0>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T0/XLXI_1 (XLXI_6/R7/R0/T0/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T0/XLXI_2 (XLXI_6/R7/R0/T0/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T0/XLXI_4 (XLXI_6/R7/R0/T0/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T0/XLXI_3 (XLXI_6/R7/R0/T0/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T0/XLXI_5 (XLXI_6/R7/R0/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T0/XLXI_6 (XLXI_6/Do7<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_10 (XLXI_6/MUX_REGA/XLXI_1/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_11 (XLXI_6/MUX_REGA/XLXI_1/o1<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_6 (XLXI_6/MUX_REGA/XLXI_1/XLXN_2)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_7 (QA<0>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o11 (XLXN_89<0>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_14/A0/XLXI_3 (M10/ADD_32/XLXI_14/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_14/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_14/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_14/A1/XLXI_2 (M10/Sum<1>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M1/XLXI_14 (M10/MUX1/XLXI_1/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M1/XLXI_16 (M10/MUX1/XLXI_1/o1<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_9 (M10/MUX1/XLXI_1/XLXN_4)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_10 (ALUout<1>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di121 (XLXI_6/R7/Di<1>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T1/XLXI_1 (XLXI_6/R7/R0/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T1/XLXI_2 (XLXI_6/R7/R0/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T1/XLXI_4 (XLXI_6/R7/R0/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T1/XLXI_3 (XLXI_6/R7/R0/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T1/XLXI_5 (XLXI_6/R7/R0/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T1/XLXI_6 (XLXI_6/Do7<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_1/M1/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_16 (XLXI_6/MUX_REGA/XLXI_1/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_9 (XLXI_6/MUX_REGA/XLXI_1/XLXN_4)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_10 (QA<1>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o121 (XLXN_89<1>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_14/A1/XLXI_3 (M10/ADD_32/XLXI_14/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_14/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_14/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_14/A2/XLXI_2 (M10/Sum<2>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M1/XLXI_19 (M10/MUX1/XLXI_1/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M1/XLXI_21 (M10/MUX1/XLXI_1/o1<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_12 (M10/MUX1/XLXI_1/XLXN_6)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_13 (ALUout<2>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di231 (XLXI_6/R7/Di<2>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T2/XLXI_1 (XLXI_6/R7/R0/T2/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T2/XLXI_2 (XLXI_6/R7/R0/T2/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T2/XLXI_4 (XLXI_6/R7/R0/T2/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T2/XLXI_3 (XLXI_6/R7/R0/T2/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T2/XLXI_5 (XLXI_6/R7/R0/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T2/XLXI_6 (XLXI_6/Do7<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_20 (XLXI_6/MUX_REGA/XLXI_1/M1/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_21 (XLXI_6/MUX_REGA/XLXI_1/o1<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_12 (XLXI_6/MUX_REGA/XLXI_1/XLXN_6)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_13 (QA<2>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o231 (XLXN_89<2>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_14/A2/XLXI_3 (M10/ADD_32/XLXI_14/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_14/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_14/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_14/A3/XLXI_2 (M10/Sum<3>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M1/XLXI_29 (M10/MUX1/XLXI_1/M1/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M1/XLXI_31 (M10/MUX1/XLXI_1/o1<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_15 (M10/MUX1/XLXI_1/XLXN_8)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_16 (ALUout<3>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di261 (XLXI_6/R7/Di<3>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T3/XLXI_1 (XLXI_6/R7/R0/T3/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T3/XLXI_2 (XLXI_6/R7/R0/T3/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T3/XLXI_4 (XLXI_6/R7/R0/T3/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T3/XLXI_3 (XLXI_6/R7/R0/T3/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T3/XLXI_5 (XLXI_6/R7/R0/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T3/XLXI_6 (XLXI_6/Do7<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_30 (XLXI_6/MUX_REGA/XLXI_1/M1/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M1/XLXI_31 (XLXI_6/MUX_REGA/XLXI_1/o1<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_1/XLXN_8)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_16 (QA<3>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o261 (XLXN_89<3>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_14/A3/XLXI_3 (M10/ADD_32/XLXI_14/XLXN_14)
     OR4:I0->O             4   0.053   0.759  M10/ADD_32/XLXI_14/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_30)
     OR2:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_2/XLXI_2 (M10/ADD_32/XLXN_53)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A0/XLXI_2 (M10/Sum<4>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M3/XLXI_9 (M10/MUX1/XLXI_1/M3/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M3/XLXI_11 (M10/MUX1/XLXI_1/o3<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_18 (M10/MUX1/XLXI_1/XLXN_10)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_19 (ALUout<4>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di271 (XLXI_6/R7/Di<4>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T4/XLXI_1 (XLXI_6/R7/R0/T4/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T4/XLXI_2 (XLXI_6/R7/R0/T4/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T4/XLXI_4 (XLXI_6/R7/R0/T4/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T4/XLXI_3 (XLXI_6/R7/R0/T4/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T4/XLXI_5 (XLXI_6/R7/R0/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T4/XLXI_6 (XLXI_6/Do7<4>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_10 (XLXI_6/MUX_REGA/XLXI_1/M3/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_11 (XLXI_6/MUX_REGA/XLXI_1/o3<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_18 (XLXI_6/MUX_REGA/XLXI_1/XLXN_10)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_19 (QA<4>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o271 (XLXN_89<4>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_13/A0/XLXI_3 (M10/ADD_32/XLXI_13/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_13/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_13/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A1/XLXI_2 (M10/Sum<5>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M3/XLXI_14 (M10/MUX1/XLXI_1/M3/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M3/XLXI_16 (M10/MUX1/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_21 (M10/MUX1/XLXI_1/XLXN_12)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_22 (ALUout<5>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di281 (XLXI_6/R7/Di<5>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T5/XLXI_1 (XLXI_6/R7/R0/T5/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T5/XLXI_2 (XLXI_6/R7/R0/T5/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T5/XLXI_4 (XLXI_6/R7/R0/T5/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T5/XLXI_3 (XLXI_6/R7/R0/T5/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T5/XLXI_5 (XLXI_6/R7/R0/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T5/XLXI_6 (XLXI_6/Do7<5>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_1/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_16 (XLXI_6/MUX_REGA/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_21 (XLXI_6/MUX_REGA/XLXI_1/XLXN_12)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_22 (QA<5>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o281 (XLXN_89<5>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_13/A1/XLXI_3 (M10/ADD_32/XLXI_13/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_13/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_13/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A2/XLXI_2 (M10/Sum<6>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M3/XLXI_19 (M10/MUX1/XLXI_1/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M3/XLXI_21 (M10/MUX1/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_24 (M10/MUX1/XLXI_1/XLXN_14)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_25 (ALUout<6>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di291 (XLXI_6/R7/Di<6>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T6/XLXI_1 (XLXI_6/R7/R0/T6/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T6/XLXI_2 (XLXI_6/R7/R0/T6/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T6/XLXI_4 (XLXI_6/R7/R0/T6/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T6/XLXI_3 (XLXI_6/R7/R0/T6/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T6/XLXI_5 (XLXI_6/R7/R0/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T6/XLXI_6 (XLXI_6/Do7<6>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_20 (XLXI_6/MUX_REGA/XLXI_1/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_24 (XLXI_6/MUX_REGA/XLXI_1/XLXN_14)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_25 (QA<6>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o291 (XLXN_89<6>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_13/A2/XLXI_3 (M10/ADD_32/XLXI_13/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_13/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_13/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A3/XLXI_2 (M10/Sum<7>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_1/M3/XLXI_29 (M10/MUX1/XLXI_1/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_1/M3/XLXI_31 (M10/MUX1/XLXI_1/o3<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_1/XLXI_27 (M10/MUX1/XLXI_1/XLXN_16)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_1/XLXI_28 (ALUout<7>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di301 (XLXI_6/R7/Di<7>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R0/T7/XLXI_1 (XLXI_6/R7/R0/T7/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R0/T7/XLXI_2 (XLXI_6/R7/R0/T7/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R0/T7/XLXI_4 (XLXI_6/R7/R0/T7/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R0/T7/XLXI_3 (XLXI_6/R7/R0/T7/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R0/T7/XLXI_5 (XLXI_6/R7/R0/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R0/T7/XLXI_6 (XLXI_6/Do7<7>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_30 (XLXI_6/MUX_REGA/XLXI_1/M3/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/M3/XLXI_31 (XLXI_6/MUX_REGA/XLXI_1/o3<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_1/XLXI_27 (XLXI_6/MUX_REGA/XLXI_1/XLXN_16)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_1/XLXI_28 (QA<7>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o301 (XLXN_89<7>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_13/A3/XLXI_3 (M10/ADD_32/XLXI_13/XLXN_14)
     OR4:I0->O             3   0.053   0.753  M10/ADD_32/XLXI_13/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_32)
     OR3:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_2/XLXI_5 (M10/ADD_32/XLXN_52)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A0/XLXI_2 (M10/Sum<8>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M1/XLXI_9 (M10/MUX1/XLXI_2/M1/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M1/XLXI_11 (M10/MUX1/XLXI_2/o1<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_6 (M10/MUX1/XLXI_2/XLXN_2)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_7 (ALUout<8>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di311 (XLXI_6/R7/Di<8>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T0/XLXI_1 (XLXI_6/R7/R1/T0/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T0/XLXI_2 (XLXI_6/R7/R1/T0/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T0/XLXI_4 (XLXI_6/R7/R1/T0/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T0/XLXI_3 (XLXI_6/R7/R1/T0/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T0/XLXI_5 (XLXI_6/R7/R1/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T0/XLXI_6 (XLXI_6/Do7<8>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_10 (XLXI_6/MUX_REGA/XLXI_2/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_11 (XLXI_6/MUX_REGA/XLXI_2/o1<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_6 (XLXI_6/MUX_REGA/XLXI_2/XLXN_2)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_7 (QA<8>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o311 (XLXN_89<8>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_12/A0/XLXI_3 (M10/ADD_32/XLXI_12/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_12/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_12/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A1/XLXI_2 (M10/Sum<9>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M1/XLXI_14 (M10/MUX1/XLXI_2/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M1/XLXI_16 (M10/MUX1/XLXI_2/o1<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_9 (M10/MUX1/XLXI_2/XLXN_4)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_10 (ALUout<9>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di321 (XLXI_6/R7/Di<9>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T1/XLXI_1 (XLXI_6/R7/R1/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T1/XLXI_2 (XLXI_6/R7/R1/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T1/XLXI_4 (XLXI_6/R7/R1/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T1/XLXI_3 (XLXI_6/R7/R1/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T1/XLXI_5 (XLXI_6/R7/R1/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T1/XLXI_6 (XLXI_6/Do7<9>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_2/M1/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_16 (XLXI_6/MUX_REGA/XLXI_2/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_9 (XLXI_6/MUX_REGA/XLXI_2/XLXN_4)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_10 (QA<9>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o321 (XLXN_89<9>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_12/A1/XLXI_3 (M10/ADD_32/XLXI_12/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_12/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_12/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A2/XLXI_2 (M10/Sum<10>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M1/XLXI_19 (M10/MUX1/XLXI_2/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M1/XLXI_21 (M10/MUX1/XLXI_2/o1<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_12 (M10/MUX1/XLXI_2/XLXN_6)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_13 (ALUout<10>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di210 (XLXI_6/R7/Di<10>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T2/XLXI_1 (XLXI_6/R7/R1/T2/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T2/XLXI_2 (XLXI_6/R7/R1/T2/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T2/XLXI_4 (XLXI_6/R7/R1/T2/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T2/XLXI_3 (XLXI_6/R7/R1/T2/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T2/XLXI_5 (XLXI_6/R7/R1/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T2/XLXI_6 (XLXI_6/Do7<10>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_20 (XLXI_6/MUX_REGA/XLXI_2/M1/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_21 (XLXI_6/MUX_REGA/XLXI_2/o1<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_12 (XLXI_6/MUX_REGA/XLXI_2/XLXN_6)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_13 (QA<10>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o21 (XLXN_89<10>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_12/A2/XLXI_3 (M10/ADD_32/XLXI_12/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_12/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_12/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A3/XLXI_2 (M10/Sum<11>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M1/XLXI_29 (M10/MUX1/XLXI_2/M1/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M1/XLXI_31 (M10/MUX1/XLXI_2/o1<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_15 (M10/MUX1/XLXI_2/XLXN_8)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_16 (ALUout<11>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di33 (XLXI_6/R7/Di<11>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T3/XLXI_1 (XLXI_6/R7/R1/T3/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T3/XLXI_2 (XLXI_6/R7/R1/T3/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T3/XLXI_4 (XLXI_6/R7/R1/T3/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T3/XLXI_3 (XLXI_6/R7/R1/T3/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T3/XLXI_5 (XLXI_6/R7/R1/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T3/XLXI_6 (XLXI_6/Do7<11>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_30 (XLXI_6/MUX_REGA/XLXI_2/M1/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M1/XLXI_31 (XLXI_6/MUX_REGA/XLXI_2/o1<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_15 (XLXI_6/MUX_REGA/XLXI_2/XLXN_8)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_16 (QA<11>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o31 (XLXN_89<11>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_12/A3/XLXI_3 (M10/ADD_32/XLXI_12/XLXN_14)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_12/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_34)
     OR4:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_2/XLXI_24 (M10/ADD_32/XLXN_51)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A0/XLXI_2 (M10/Sum<12>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M3/XLXI_9 (M10/MUX1/XLXI_2/M3/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M3/XLXI_11 (M10/MUX1/XLXI_2/o3<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_18 (M10/MUX1/XLXI_2/XLXN_10)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_19 (ALUout<12>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di41 (XLXI_6/R7/Di<12>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T4/XLXI_1 (XLXI_6/R7/R1/T4/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T4/XLXI_2 (XLXI_6/R7/R1/T4/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T4/XLXI_4 (XLXI_6/R7/R1/T4/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T4/XLXI_3 (XLXI_6/R7/R1/T4/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T4/XLXI_5 (XLXI_6/R7/R1/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T4/XLXI_6 (XLXI_6/Do7<12>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_10 (XLXI_6/MUX_REGA/XLXI_2/M3/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_11 (XLXI_6/MUX_REGA/XLXI_2/o3<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_18 (XLXI_6/MUX_REGA/XLXI_2/XLXN_10)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_19 (QA<12>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o41 (XLXN_89<12>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_11/A0/XLXI_3 (M10/ADD_32/XLXI_11/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_11/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_11/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A1/XLXI_2 (M10/Sum<13>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M3/XLXI_14 (M10/MUX1/XLXI_2/M3/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M3/XLXI_16 (M10/MUX1/XLXI_2/o3<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_21 (M10/MUX1/XLXI_2/XLXN_12)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_22 (ALUout<13>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di51 (XLXI_6/R7/Di<13>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T5/XLXI_1 (XLXI_6/R7/R1/T5/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T5/XLXI_2 (XLXI_6/R7/R1/T5/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T5/XLXI_4 (XLXI_6/R7/R1/T5/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T5/XLXI_3 (XLXI_6/R7/R1/T5/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T5/XLXI_5 (XLXI_6/R7/R1/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T5/XLXI_6 (XLXI_6/Do7<13>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_2/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_16 (XLXI_6/MUX_REGA/XLXI_2/o3<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_21 (XLXI_6/MUX_REGA/XLXI_2/XLXN_12)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_22 (QA<13>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o51 (XLXN_89<13>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_11/A1/XLXI_3 (M10/ADD_32/XLXI_11/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_11/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_11/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A2/XLXI_2 (M10/Sum<14>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M3/XLXI_19 (M10/MUX1/XLXI_2/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M3/XLXI_21 (M10/MUX1/XLXI_2/o3<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_24 (M10/MUX1/XLXI_2/XLXN_14)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_25 (ALUout<14>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di61 (XLXI_6/R7/Di<14>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T6/XLXI_1 (XLXI_6/R7/R1/T6/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T6/XLXI_2 (XLXI_6/R7/R1/T6/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T6/XLXI_4 (XLXI_6/R7/R1/T6/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T6/XLXI_3 (XLXI_6/R7/R1/T6/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T6/XLXI_5 (XLXI_6/R7/R1/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T6/XLXI_6 (XLXI_6/Do7<14>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_20 (XLXI_6/MUX_REGA/XLXI_2/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_2/o3<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_24 (XLXI_6/MUX_REGA/XLXI_2/XLXN_14)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_25 (QA<14>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o61 (XLXN_89<14>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_11/A2/XLXI_3 (M10/ADD_32/XLXI_11/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_11/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_11/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A3/XLXI_2 (M10/Sum<15>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_2/M3/XLXI_29 (M10/MUX1/XLXI_2/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_2/M3/XLXI_31 (M10/MUX1/XLXI_2/o3<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_2/XLXI_27 (M10/MUX1/XLXI_2/XLXN_16)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_2/XLXI_28 (ALUout<15>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di71 (XLXI_6/R7/Di<15>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R1/T7/XLXI_1 (XLXI_6/R7/R1/T7/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R1/T7/XLXI_2 (XLXI_6/R7/R1/T7/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R1/T7/XLXI_4 (XLXI_6/R7/R1/T7/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R1/T7/XLXI_3 (XLXI_6/R7/R1/T7/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R1/T7/XLXI_5 (XLXI_6/R7/R1/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R1/T7/XLXI_6 (XLXI_6/Do7<15>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_30 (XLXI_6/MUX_REGA/XLXI_2/M3/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/M3/XLXI_31 (XLXI_6/MUX_REGA/XLXI_2/o3<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_2/XLXI_27 (XLXI_6/MUX_REGA/XLXI_2/XLXN_16)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_2/XLXI_28 (QA<15>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o71 (XLXN_89<15>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_11/A3/XLXI_3 (M10/ADD_32/XLXI_11/XLXN_14)
     OR4:I0->O             1   0.053   0.739  M10/ADD_32/XLXI_11/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_36)
     OR4:I0->O             1   0.053   0.739  M10/ADD_32/XLXI_2/XLXI_25 (M10/ADD_32/XLXN_3)
     OR2:I0->O             9   0.053   0.792  M10/ADD_32/XLXI_4 (M10/ADD_32/XLXN_50)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A0/XLXI_2 (M10/Sum<16>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M1/XLXI_9 (M10/MUX1/XLXI_3/M1/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M1/XLXI_11 (M10/MUX1/XLXI_3/o1<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_6 (M10/MUX1/XLXI_3/XLXN_2)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_7 (ALUout<16>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di81 (XLXI_6/R7/Di<16>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T0/XLXI_1 (XLXI_6/R7/R2/T0/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T0/XLXI_2 (XLXI_6/R7/R2/T0/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T0/XLXI_4 (XLXI_6/R7/R2/T0/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T0/XLXI_3 (XLXI_6/R7/R2/T0/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T0/XLXI_5 (XLXI_6/R7/R2/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T0/XLXI_6 (XLXI_6/Do7<16>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_10 (XLXI_6/MUX_REGA/XLXI_3/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_11 (XLXI_6/MUX_REGA/XLXI_3/o1<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_6 (XLXI_6/MUX_REGA/XLXI_3/XLXN_2)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_7 (QA<16>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o81 (XLXN_89<16>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_10/A0/XLXI_3 (M10/ADD_32/XLXI_10/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_10/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_10/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A1/XLXI_2 (M10/Sum<17>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M1/XLXI_14 (M10/MUX1/XLXI_3/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M1/XLXI_16 (M10/MUX1/XLXI_3/o1<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_9 (M10/MUX1/XLXI_3/XLXN_4)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_10 (ALUout<17>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di91 (XLXI_6/R7/Di<17>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T1/XLXI_1 (XLXI_6/R7/R2/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T1/XLXI_2 (XLXI_6/R7/R2/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T1/XLXI_4 (XLXI_6/R7/R2/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T1/XLXI_3 (XLXI_6/R7/R2/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T1/XLXI_5 (XLXI_6/R7/R2/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T1/XLXI_6 (XLXI_6/Do7<17>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_3/M1/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_16 (XLXI_6/MUX_REGA/XLXI_3/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_9 (XLXI_6/MUX_REGA/XLXI_3/XLXN_4)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_10 (QA<17>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o91 (XLXN_89<17>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_10/A1/XLXI_3 (M10/ADD_32/XLXI_10/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_10/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_10/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A2/XLXI_2 (M10/Sum<18>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M1/XLXI_19 (M10/MUX1/XLXI_3/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M1/XLXI_21 (M10/MUX1/XLXI_3/o1<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_12 (M10/MUX1/XLXI_3/XLXN_6)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_13 (ALUout<18>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di101 (XLXI_6/R7/Di<18>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T2/XLXI_1 (XLXI_6/R7/R2/T2/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T2/XLXI_2 (XLXI_6/R7/R2/T2/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T2/XLXI_4 (XLXI_6/R7/R2/T2/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T2/XLXI_3 (XLXI_6/R7/R2/T2/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T2/XLXI_5 (XLXI_6/R7/R2/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T2/XLXI_6 (XLXI_6/Do7<18>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_20 (XLXI_6/MUX_REGA/XLXI_3/M1/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_21 (XLXI_6/MUX_REGA/XLXI_3/o1<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_12 (XLXI_6/MUX_REGA/XLXI_3/XLXN_6)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_13 (QA<18>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o101 (XLXN_89<18>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_10/A2/XLXI_3 (M10/ADD_32/XLXI_10/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_10/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_10/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A3/XLXI_2 (M10/Sum<19>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M1/XLXI_29 (M10/MUX1/XLXI_3/M1/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M1/XLXI_31 (M10/MUX1/XLXI_3/o1<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_15 (M10/MUX1/XLXI_3/XLXN_8)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_16 (ALUout<19>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di111 (XLXI_6/R7/Di<19>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T3/XLXI_1 (XLXI_6/R7/R2/T3/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T3/XLXI_2 (XLXI_6/R7/R2/T3/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T3/XLXI_4 (XLXI_6/R7/R2/T3/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T3/XLXI_3 (XLXI_6/R7/R2/T3/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T3/XLXI_5 (XLXI_6/R7/R2/T3/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T3/XLXI_6 (XLXI_6/Do7<19>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_30 (XLXI_6/MUX_REGA/XLXI_3/M1/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M1/XLXI_31 (XLXI_6/MUX_REGA/XLXI_3/o1<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_3/XLXN_8)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_16 (QA<19>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o111 (XLXN_89<19>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_10/A3/XLXI_3 (M10/ADD_32/XLXI_10/XLXN_14)
     OR4:I0->O             4   0.053   0.759  M10/ADD_32/XLXI_10/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_38)
     OR2:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_1/XLXI_2 (M10/ADD_32/XLXN_48)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A0/XLXI_2 (M10/Sum<20>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M3/XLXI_9 (M10/MUX1/XLXI_3/M3/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M3/XLXI_11 (M10/MUX1/XLXI_3/o3<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_18 (M10/MUX1/XLXI_3/XLXN_10)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_19 (ALUout<20>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di131 (XLXI_6/R7/Di<20>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T4/XLXI_1 (XLXI_6/R7/R2/T4/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T4/XLXI_2 (XLXI_6/R7/R2/T4/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T4/XLXI_4 (XLXI_6/R7/R2/T4/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T4/XLXI_3 (XLXI_6/R7/R2/T4/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T4/XLXI_5 (XLXI_6/R7/R2/T4/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T4/XLXI_6 (XLXI_6/Do7<20>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_10 (XLXI_6/MUX_REGA/XLXI_3/M3/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_11 (XLXI_6/MUX_REGA/XLXI_3/o3<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_18 (XLXI_6/MUX_REGA/XLXI_3/XLXN_10)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_19 (QA<20>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o131 (XLXN_89<20>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_9/A0/XLXI_3 (M10/ADD_32/XLXI_9/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_9/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_9/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A1/XLXI_2 (M10/Sum<21>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M3/XLXI_14 (M10/MUX1/XLXI_3/M3/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M3/XLXI_16 (M10/MUX1/XLXI_3/o3<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_21 (M10/MUX1/XLXI_3/XLXN_12)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_22 (ALUout<21>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di141 (XLXI_6/R7/Di<21>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T5/XLXI_1 (XLXI_6/R7/R2/T5/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T5/XLXI_2 (XLXI_6/R7/R2/T5/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T5/XLXI_4 (XLXI_6/R7/R2/T5/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T5/XLXI_3 (XLXI_6/R7/R2/T5/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T5/XLXI_5 (XLXI_6/R7/R2/T5/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T5/XLXI_6 (XLXI_6/Do7<21>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_15 (XLXI_6/MUX_REGA/XLXI_3/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_16 (XLXI_6/MUX_REGA/XLXI_3/o3<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_3/XLXN_12)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_22 (QA<21>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o141 (XLXN_89<21>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_9/A1/XLXI_3 (M10/ADD_32/XLXI_9/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_9/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_9/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A2/XLXI_2 (M10/Sum<22>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M3/XLXI_19 (M10/MUX1/XLXI_3/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M3/XLXI_21 (M10/MUX1/XLXI_3/o3<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_24 (M10/MUX1/XLXI_3/XLXN_14)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_25 (ALUout<22>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di151 (XLXI_6/R7/Di<22>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T6/XLXI_1 (XLXI_6/R7/R2/T6/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T6/XLXI_2 (XLXI_6/R7/R2/T6/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T6/XLXI_4 (XLXI_6/R7/R2/T6/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T6/XLXI_3 (XLXI_6/R7/R2/T6/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T6/XLXI_5 (XLXI_6/R7/R2/T6/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T6/XLXI_6 (XLXI_6/Do7<22>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_20 (XLXI_6/MUX_REGA/XLXI_3/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_21 (XLXI_6/MUX_REGA/XLXI_3/o3<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_24 (XLXI_6/MUX_REGA/XLXI_3/XLXN_14)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_25 (QA<22>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o151 (XLXN_89<22>)
     AND2:I0->O            3   0.053   0.753  M10/ADD_32/XLXI_9/A2/XLXI_3 (M10/ADD_32/XLXI_9/XLXN_16)
     OR4:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_9/XLXI_5/XLXI_24 (M10/ADD_32/XLXI_9/XLXN_22)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A3/XLXI_2 (M10/Sum<23>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_3/M3/XLXI_29 (M10/MUX1/XLXI_3/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_3/M3/XLXI_31 (M10/MUX1/XLXI_3/o3<3>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_3/XLXI_27 (M10/MUX1/XLXI_3/XLXN_16)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_3/XLXI_28 (ALUout<23>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di161 (XLXI_6/R7/Di<23>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R2/T7/XLXI_1 (XLXI_6/R7/R2/T7/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R2/T7/XLXI_2 (XLXI_6/R7/R2/T7/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R2/T7/XLXI_4 (XLXI_6/R7/R2/T7/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R2/T7/XLXI_3 (XLXI_6/R7/R2/T7/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R2/T7/XLXI_5 (XLXI_6/R7/R2/T7/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R2/T7/XLXI_6 (XLXI_6/Do7<23>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_30 (XLXI_6/MUX_REGA/XLXI_3/M3/XLXN_37)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/M3/XLXI_31 (XLXI_6/MUX_REGA/XLXI_3/o3<3>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_3/XLXI_27 (XLXI_6/MUX_REGA/XLXI_3/XLXN_16)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_3/XLXI_28 (QA<23>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o161 (XLXN_89<23>)
     AND2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_9/A3/XLXI_3 (M10/ADD_32/XLXI_9/XLXN_14)
     OR4:I0->O             3   0.053   0.753  M10/ADD_32/XLXI_9/XLXI_5/XLXI_25 (M10/ADD_32/XLXN_41)
     OR3:I0->O             5   0.053   0.766  M10/ADD_32/XLXI_1/XLXI_5 (M10/ADD_32/XLXN_47)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A0/XLXI_2 (M10/Sum<24>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M1/XLXI_9 (M10/MUX1/XLXI_4/M1/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M1/XLXI_11 (M10/MUX1/XLXI_4/o1<0>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_6 (M10/MUX1/XLXI_4/XLXN_2)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_7 (ALUout<24>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di171 (XLXI_6/R7/Di<24>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T0/XLXI_1 (XLXI_6/R7/R3/T0/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T0/XLXI_2 (XLXI_6/R7/R3/T0/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T0/XLXI_4 (XLXI_6/R7/R3/T0/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T0/XLXI_3 (XLXI_6/R7/R3/T0/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T0/XLXI_5 (XLXI_6/R7/R3/T0/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T0/XLXI_6 (XLXI_6/Do7<24>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_10 (XLXI_6/MUX_REGA/XLXI_4/M1/XLXN_16)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_11 (XLXI_6/MUX_REGA/XLXI_4/o1<0>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_6 (XLXI_6/MUX_REGA/XLXI_4/XLXN_2)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_7 (QA<24>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o171 (XLXN_89<24>)
     AND2:I0->O            5   0.053   0.766  M10/ADD_32/XLXI_8/A0/XLXI_3 (M10/ADD_32/XLXI_8/XLXN_20)
     OR2:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_8/XLXI_5/XLXI_2 (M10/ADD_32/XLXI_8/XLXN_24)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A1/XLXI_2 (M10/Sum<25>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M1/XLXI_14 (M10/MUX1/XLXI_4/M1/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M1/XLXI_16 (M10/MUX1/XLXI_4/o1<1>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_9 (M10/MUX1/XLXI_4/XLXN_4)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_10 (ALUout<25>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di181 (XLXI_6/R7/Di<25>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T1/XLXI_1 (XLXI_6/R7/R3/T1/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T1/XLXI_2 (XLXI_6/R7/R3/T1/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T1/XLXI_4 (XLXI_6/R7/R3/T1/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T1/XLXI_3 (XLXI_6/R7/R3/T1/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T1/XLXI_5 (XLXI_6/R7/R3/T1/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T1/XLXI_6 (XLXI_6/Do7<25>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_15 (XLXI_6/MUX_REGA/XLXI_4/M1/XLXN_22)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/M1/XLXI_16 (XLXI_6/MUX_REGA/XLXI_4/o1<1>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGA/XLXI_4/XLXI_9 (XLXI_6/MUX_REGA/XLXI_4/XLXN_4)
     OR2:I0->O             1   0.053   0.413  XLXI_6/MUX_REGA/XLXI_4/XLXI_10 (QA<25>)
     LUT3:I2->O            7   0.053   0.779  XLXI_5/Mmux_o181 (XLXN_89<25>)
     AND2:I0->O            4   0.053   0.759  M10/ADD_32/XLXI_8/A1/XLXI_3 (M10/ADD_32/XLXI_8/XLXN_18)
     OR3:I0->O             2   0.053   0.745  M10/ADD_32/XLXI_8/XLXI_5/XLXI_5 (M10/ADD_32/XLXI_8/XLXN_23)
     XOR2:I0->O            2   0.053   0.745  M10/ADD_32/XLXI_8/A2/XLXI_2 (M10/Sum<26>)
     AND2:I0->O            1   0.053   0.725  M10/MUX1/XLXI_4/M1/XLXI_19 (M10/MUX1/XLXI_4/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M10/MUX1/XLXI_4/M1/XLXI_21 (M10/MUX1/XLXI_4/o1<2>)
     AND2:I0->O            1   0.053   0.739  M10/MUX1/XLXI_4/XLXI_12 (M10/MUX1/XLXI_4/XLXN_6)
     OR2:I0->O             9   0.053   0.538  M10/MUX1/XLXI_4/XLXI_13 (ALUout<26>)
     LUT3:I1->O            1   0.053   0.635  XLXI_6/R7/Mmux_Di191 (XLXI_6/R7/Di<26>)
     NAND3:I2->O           2   0.157   0.745  XLXI_6/R7/R3/T2/XLXI_1 (XLXI_6/R7/R3/T2/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  XLXI_6/R7/R3/T2/XLXI_2 (XLXI_6/R7/R3/T2/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  XLXI_6/R7/R3/T2/XLXI_4 (XLXI_6/R7/R3/T2/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  XLXI_6/R7/R3/T2/XLXI_3 (XLXI_6/R7/R3/T2/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  XLXI_6/R7/R3/T2/XLXI_5 (XLXI_6/R7/R3/T2/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.759  XLXI_6/R7/R3/T2/XLXI_6 (XLXI_6/Do7<26>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGB/XLXI_4/M1/XLXI_20 (XLXI_6/MUX_REGB/XLXI_4/M1/XLXN_27)
     OR4:I0->O             1   0.053   0.739  XLXI_6/MUX_REGB/XLXI_4/M1/XLXI_21 (XLXI_6/MUX_REGB/XLXI_4/o1<2>)
     AND2:I0->O            1   0.053   0.739  XLXI_6/MUX_REGB/XLXI_4/XLXI_12 (XLXI_6/MUX_REGB/XLXI_4/XLXN_6)
     OR2:I0->O             7   0.053   0.779  XLXI_6/MUX_REGB/XLXI_4/XLXI_13 (QB<26>)
     AND2:I0->O            1   0.053   0.725  M5/MUX1_DispData/XLXI_4/M1/XLXI_19 (M5/MUX1_DispData/XLXI_4/M1/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M5/MUX1_DispData/XLXI_4/M1/XLXI_21 (M5/MUX1_DispData/XLXI_4/o1<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_12 (M5/MUX1_DispData/XLXI_4/XLXN_6)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_4/XLXI_13 (Disp_num<26>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M3/XLXI_19 (M7/XLXI_1/XLXI_1/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_21 (M7/XLXI_1/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_24 (M7/XLXI_1/XLXI_1/XLXN_14)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                    500.724ns (44.373ns logic, 456.352ns route)
                                       (8.9% logic, 91.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/clk1'
  Total number of paths / destination ports: 3115819132655910 / 14
-------------------------------------------------------------------------
Offset:              185.163ns (Levels of Logic = 233)
  Source:            M2/pulse_out_1 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M2/clk1 rising

  Data Path: M2/pulse_out_1 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             139   0.282   0.575  pulse_out_1 (BTN_OK<1>)
     end scope: 'M2:BTN_OK<1>'
     INV:I->O              8   0.393   0.785  M_shift/SH0/XLXI_110 (M_shift/SH0/XLXN_159)
     AND3:I0->O            1   0.053   0.635  M_shift/SH0/XLXI_37 (M_shift/SH0/XLXN_23)
     OR4:I2->O             1   0.157   0.635  M_shift/SH0/XLXI_34 (M_shift/SH0/XLXN_86)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH0/XLXI_83/XLXI_1 (M_shift/SH0/XLXI_83/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH0/XLXI_83/XLXI_2 (M_shift/SH0/XLXI_83/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH0/XLXI_83/XLXI_4 (M_shift/SH0/XLXI_83/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH0/XLXI_83/XLXI_3 (M_shift/SH0/XLXI_83/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH0/XLXI_83/XLXI_5 (M_shift/SH0/XLXI_83/Qn_DUMMY)
     NAND3:I0->O           4   0.053   0.655  M_shift/SH0/XLXI_83/XLXI_6 (Qshift<0>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH0/XLXI_32 (M_shift/SH0/XLXN_19)
     OR4:I2->O             1   0.157   0.635  M_shift/SH0/XLXI_29 (M_shift/SH0/XLXN_85)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH0/XLXI_82/XLXI_1 (M_shift/SH0/XLXI_82/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH0/XLXI_82/XLXI_2 (M_shift/SH0/XLXI_82/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH0/XLXI_82/XLXI_4 (M_shift/SH0/XLXI_82/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH0/XLXI_82/XLXI_3 (M_shift/SH0/XLXI_82/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH0/XLXI_82/XLXI_5 (M_shift/SH0/XLXI_82/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH0/XLXI_82/XLXI_6 (Qshift<1>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH0/XLXI_17 (M_shift/SH0/XLXN_7)
     OR4:I2->O             1   0.157   0.635  M_shift/SH0/XLXI_14 (M_shift/SH0/XLXN_84)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH0/XLXI_81/XLXI_1 (M_shift/SH0/XLXI_81/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH0/XLXI_81/XLXI_2 (M_shift/SH0/XLXI_81/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH0/XLXI_81/XLXI_4 (M_shift/SH0/XLXI_81/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH0/XLXI_81/XLXI_3 (M_shift/SH0/XLXI_81/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH0/XLXI_81/XLXI_5 (M_shift/SH0/XLXI_81/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH0/XLXI_81/XLXI_6 (Qshift<2>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH0/XLXI_4 (M_shift/SH0/XLXN_3)
     OR4:I2->O             1   0.157   0.635  M_shift/SH0/XLXI_1 (M_shift/SH0/XLXN_83)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH0/XLXI_80/XLXI_1 (M_shift/SH0/XLXI_80/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH0/XLXI_80/XLXI_2 (M_shift/SH0/XLXI_80/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH0/XLXI_80/XLXI_4 (M_shift/SH0/XLXI_80/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH0/XLXI_80/XLXI_3 (M_shift/SH0/XLXI_80/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH0/XLXI_80/XLXI_5 (M_shift/SH0/XLXI_80/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH0/XLXI_80/XLXI_6 (Qshift<3>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH1/XLXI_37 (M_shift/SH1/XLXN_23)
     OR4:I2->O             1   0.157   0.635  M_shift/SH1/XLXI_34 (M_shift/SH1/XLXN_86)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH1/XLXI_83/XLXI_1 (M_shift/SH1/XLXI_83/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH1/XLXI_83/XLXI_2 (M_shift/SH1/XLXI_83/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH1/XLXI_83/XLXI_4 (M_shift/SH1/XLXI_83/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH1/XLXI_83/XLXI_3 (M_shift/SH1/XLXI_83/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH1/XLXI_83/XLXI_5 (M_shift/SH1/XLXI_83/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH1/XLXI_83/XLXI_6 (Qshift<4>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH1/XLXI_32 (M_shift/SH1/XLXN_19)
     OR4:I2->O             1   0.157   0.635  M_shift/SH1/XLXI_29 (M_shift/SH1/XLXN_85)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH1/XLXI_82/XLXI_1 (M_shift/SH1/XLXI_82/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH1/XLXI_82/XLXI_2 (M_shift/SH1/XLXI_82/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH1/XLXI_82/XLXI_4 (M_shift/SH1/XLXI_82/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH1/XLXI_82/XLXI_3 (M_shift/SH1/XLXI_82/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH1/XLXI_82/XLXI_5 (M_shift/SH1/XLXI_82/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH1/XLXI_82/XLXI_6 (Qshift<5>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH1/XLXI_17 (M_shift/SH1/XLXN_7)
     OR4:I2->O             1   0.157   0.635  M_shift/SH1/XLXI_14 (M_shift/SH1/XLXN_84)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH1/XLXI_81/XLXI_1 (M_shift/SH1/XLXI_81/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH1/XLXI_81/XLXI_2 (M_shift/SH1/XLXI_81/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH1/XLXI_81/XLXI_4 (M_shift/SH1/XLXI_81/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH1/XLXI_81/XLXI_3 (M_shift/SH1/XLXI_81/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH1/XLXI_81/XLXI_5 (M_shift/SH1/XLXI_81/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH1/XLXI_81/XLXI_6 (Qshift<6>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH1/XLXI_4 (M_shift/SH1/XLXN_3)
     OR4:I2->O             1   0.157   0.635  M_shift/SH1/XLXI_1 (M_shift/SH1/XLXN_83)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH1/XLXI_80/XLXI_1 (M_shift/SH1/XLXI_80/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH1/XLXI_80/XLXI_2 (M_shift/SH1/XLXI_80/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH1/XLXI_80/XLXI_4 (M_shift/SH1/XLXI_80/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH1/XLXI_80/XLXI_3 (M_shift/SH1/XLXI_80/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH1/XLXI_80/XLXI_5 (M_shift/SH1/XLXI_80/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH1/XLXI_80/XLXI_6 (Qshift<7>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH2/XLXI_37 (M_shift/SH2/XLXN_23)
     OR4:I2->O             1   0.157   0.635  M_shift/SH2/XLXI_34 (M_shift/SH2/XLXN_86)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH2/XLXI_83/XLXI_1 (M_shift/SH2/XLXI_83/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH2/XLXI_83/XLXI_2 (M_shift/SH2/XLXI_83/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH2/XLXI_83/XLXI_4 (M_shift/SH2/XLXI_83/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH2/XLXI_83/XLXI_3 (M_shift/SH2/XLXI_83/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH2/XLXI_83/XLXI_5 (M_shift/SH2/XLXI_83/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH2/XLXI_83/XLXI_6 (Qshift<8>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH2/XLXI_32 (M_shift/SH2/XLXN_19)
     OR4:I2->O             1   0.157   0.635  M_shift/SH2/XLXI_29 (M_shift/SH2/XLXN_85)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH2/XLXI_82/XLXI_1 (M_shift/SH2/XLXI_82/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH2/XLXI_82/XLXI_2 (M_shift/SH2/XLXI_82/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH2/XLXI_82/XLXI_4 (M_shift/SH2/XLXI_82/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH2/XLXI_82/XLXI_3 (M_shift/SH2/XLXI_82/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH2/XLXI_82/XLXI_5 (M_shift/SH2/XLXI_82/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH2/XLXI_82/XLXI_6 (Qshift<9>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH2/XLXI_17 (M_shift/SH2/XLXN_7)
     OR4:I2->O             1   0.157   0.635  M_shift/SH2/XLXI_14 (M_shift/SH2/XLXN_84)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH2/XLXI_81/XLXI_1 (M_shift/SH2/XLXI_81/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH2/XLXI_81/XLXI_2 (M_shift/SH2/XLXI_81/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH2/XLXI_81/XLXI_4 (M_shift/SH2/XLXI_81/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH2/XLXI_81/XLXI_3 (M_shift/SH2/XLXI_81/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH2/XLXI_81/XLXI_5 (M_shift/SH2/XLXI_81/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH2/XLXI_81/XLXI_6 (Qshift<10>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH2/XLXI_4 (M_shift/SH2/XLXN_3)
     OR4:I2->O             1   0.157   0.635  M_shift/SH2/XLXI_1 (M_shift/SH2/XLXN_83)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH2/XLXI_80/XLXI_1 (M_shift/SH2/XLXI_80/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH2/XLXI_80/XLXI_2 (M_shift/SH2/XLXI_80/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH2/XLXI_80/XLXI_4 (M_shift/SH2/XLXI_80/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH2/XLXI_80/XLXI_3 (M_shift/SH2/XLXI_80/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH2/XLXI_80/XLXI_5 (M_shift/SH2/XLXI_80/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH2/XLXI_80/XLXI_6 (Qshift<11>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH3/XLXI_37 (M_shift/SH3/XLXN_23)
     OR4:I2->O             1   0.157   0.635  M_shift/SH3/XLXI_34 (M_shift/SH3/XLXN_86)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH3/XLXI_83/XLXI_1 (M_shift/SH3/XLXI_83/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH3/XLXI_83/XLXI_2 (M_shift/SH3/XLXI_83/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH3/XLXI_83/XLXI_4 (M_shift/SH3/XLXI_83/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH3/XLXI_83/XLXI_3 (M_shift/SH3/XLXI_83/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH3/XLXI_83/XLXI_5 (M_shift/SH3/XLXI_83/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH3/XLXI_83/XLXI_6 (Qshift<12>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH3/XLXI_32 (M_shift/SH3/XLXN_19)
     OR4:I2->O             1   0.157   0.635  M_shift/SH3/XLXI_29 (M_shift/SH3/XLXN_85)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH3/XLXI_82/XLXI_1 (M_shift/SH3/XLXI_82/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH3/XLXI_82/XLXI_2 (M_shift/SH3/XLXI_82/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH3/XLXI_82/XLXI_4 (M_shift/SH3/XLXI_82/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH3/XLXI_82/XLXI_3 (M_shift/SH3/XLXI_82/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH3/XLXI_82/XLXI_5 (M_shift/SH3/XLXI_82/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH3/XLXI_82/XLXI_6 (Qshift<13>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH3/XLXI_17 (M_shift/SH3/XLXN_7)
     OR4:I2->O             1   0.157   0.635  M_shift/SH3/XLXI_14 (M_shift/SH3/XLXN_84)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH3/XLXI_81/XLXI_1 (M_shift/SH3/XLXI_81/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH3/XLXI_81/XLXI_2 (M_shift/SH3/XLXI_81/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH3/XLXI_81/XLXI_4 (M_shift/SH3/XLXI_81/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH3/XLXI_81/XLXI_3 (M_shift/SH3/XLXI_81/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH3/XLXI_81/XLXI_5 (M_shift/SH3/XLXI_81/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH3/XLXI_81/XLXI_6 (Qshift<14>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH3/XLXI_4 (M_shift/SH3/XLXN_3)
     OR4:I2->O             1   0.157   0.635  M_shift/SH3/XLXI_1 (M_shift/SH3/XLXN_83)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH3/XLXI_80/XLXI_1 (M_shift/SH3/XLXI_80/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH3/XLXI_80/XLXI_2 (M_shift/SH3/XLXI_80/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH3/XLXI_80/XLXI_4 (M_shift/SH3/XLXI_80/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH3/XLXI_80/XLXI_3 (M_shift/SH3/XLXI_80/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH3/XLXI_80/XLXI_5 (M_shift/SH3/XLXI_80/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH3/XLXI_80/XLXI_6 (Qshift<15>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH4/XLXI_37 (M_shift/SH4/XLXN_23)
     OR4:I2->O             1   0.157   0.635  M_shift/SH4/XLXI_34 (M_shift/SH4/XLXN_86)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH4/XLXI_83/XLXI_1 (M_shift/SH4/XLXI_83/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH4/XLXI_83/XLXI_2 (M_shift/SH4/XLXI_83/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH4/XLXI_83/XLXI_4 (M_shift/SH4/XLXI_83/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH4/XLXI_83/XLXI_3 (M_shift/SH4/XLXI_83/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH4/XLXI_83/XLXI_5 (M_shift/SH4/XLXI_83/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH4/XLXI_83/XLXI_6 (Qshift<16>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH4/XLXI_32 (M_shift/SH4/XLXN_19)
     OR4:I2->O             1   0.157   0.635  M_shift/SH4/XLXI_29 (M_shift/SH4/XLXN_85)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH4/XLXI_82/XLXI_1 (M_shift/SH4/XLXI_82/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH4/XLXI_82/XLXI_2 (M_shift/SH4/XLXI_82/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH4/XLXI_82/XLXI_4 (M_shift/SH4/XLXI_82/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH4/XLXI_82/XLXI_3 (M_shift/SH4/XLXI_82/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH4/XLXI_82/XLXI_5 (M_shift/SH4/XLXI_82/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH4/XLXI_82/XLXI_6 (Qshift<17>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH4/XLXI_17 (M_shift/SH4/XLXN_7)
     OR4:I2->O             1   0.157   0.635  M_shift/SH4/XLXI_14 (M_shift/SH4/XLXN_84)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH4/XLXI_81/XLXI_1 (M_shift/SH4/XLXI_81/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH4/XLXI_81/XLXI_2 (M_shift/SH4/XLXI_81/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH4/XLXI_81/XLXI_4 (M_shift/SH4/XLXI_81/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH4/XLXI_81/XLXI_3 (M_shift/SH4/XLXI_81/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH4/XLXI_81/XLXI_5 (M_shift/SH4/XLXI_81/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH4/XLXI_81/XLXI_6 (Qshift<18>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH4/XLXI_4 (M_shift/SH4/XLXN_3)
     OR4:I2->O             1   0.157   0.635  M_shift/SH4/XLXI_1 (M_shift/SH4/XLXN_83)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH4/XLXI_80/XLXI_1 (M_shift/SH4/XLXI_80/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH4/XLXI_80/XLXI_2 (M_shift/SH4/XLXI_80/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH4/XLXI_80/XLXI_4 (M_shift/SH4/XLXI_80/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH4/XLXI_80/XLXI_3 (M_shift/SH4/XLXI_80/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH4/XLXI_80/XLXI_5 (M_shift/SH4/XLXI_80/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH4/XLXI_80/XLXI_6 (Qshift<19>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH5/XLXI_37 (M_shift/SH5/XLXN_23)
     OR4:I2->O             1   0.157   0.635  M_shift/SH5/XLXI_34 (M_shift/SH5/XLXN_86)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH5/XLXI_83/XLXI_1 (M_shift/SH5/XLXI_83/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH5/XLXI_83/XLXI_2 (M_shift/SH5/XLXI_83/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH5/XLXI_83/XLXI_4 (M_shift/SH5/XLXI_83/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH5/XLXI_83/XLXI_3 (M_shift/SH5/XLXI_83/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH5/XLXI_83/XLXI_5 (M_shift/SH5/XLXI_83/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH5/XLXI_83/XLXI_6 (Qshift<20>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH5/XLXI_32 (M_shift/SH5/XLXN_19)
     OR4:I2->O             1   0.157   0.635  M_shift/SH5/XLXI_29 (M_shift/SH5/XLXN_85)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH5/XLXI_82/XLXI_1 (M_shift/SH5/XLXI_82/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH5/XLXI_82/XLXI_2 (M_shift/SH5/XLXI_82/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH5/XLXI_82/XLXI_4 (M_shift/SH5/XLXI_82/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH5/XLXI_82/XLXI_3 (M_shift/SH5/XLXI_82/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH5/XLXI_82/XLXI_5 (M_shift/SH5/XLXI_82/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH5/XLXI_82/XLXI_6 (Qshift<21>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH5/XLXI_17 (M_shift/SH5/XLXN_7)
     OR4:I2->O             1   0.157   0.635  M_shift/SH5/XLXI_14 (M_shift/SH5/XLXN_84)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH5/XLXI_81/XLXI_1 (M_shift/SH5/XLXI_81/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH5/XLXI_81/XLXI_2 (M_shift/SH5/XLXI_81/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH5/XLXI_81/XLXI_4 (M_shift/SH5/XLXI_81/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH5/XLXI_81/XLXI_3 (M_shift/SH5/XLXI_81/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH5/XLXI_81/XLXI_5 (M_shift/SH5/XLXI_81/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH5/XLXI_81/XLXI_6 (Qshift<22>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH5/XLXI_4 (M_shift/SH5/XLXN_3)
     OR4:I2->O             1   0.157   0.635  M_shift/SH5/XLXI_1 (M_shift/SH5/XLXN_83)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH5/XLXI_80/XLXI_1 (M_shift/SH5/XLXI_80/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH5/XLXI_80/XLXI_2 (M_shift/SH5/XLXI_80/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH5/XLXI_80/XLXI_4 (M_shift/SH5/XLXI_80/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH5/XLXI_80/XLXI_3 (M_shift/SH5/XLXI_80/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH5/XLXI_80/XLXI_5 (M_shift/SH5/XLXI_80/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH5/XLXI_80/XLXI_6 (Qshift<23>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH6/XLXI_37 (M_shift/SH6/XLXN_23)
     OR4:I2->O             1   0.157   0.635  M_shift/SH6/XLXI_34 (M_shift/SH6/XLXN_86)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH6/XLXI_83/XLXI_1 (M_shift/SH6/XLXI_83/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH6/XLXI_83/XLXI_2 (M_shift/SH6/XLXI_83/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH6/XLXI_83/XLXI_4 (M_shift/SH6/XLXI_83/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH6/XLXI_83/XLXI_3 (M_shift/SH6/XLXI_83/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH6/XLXI_83/XLXI_5 (M_shift/SH6/XLXI_83/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH6/XLXI_83/XLXI_6 (Qshift<24>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH6/XLXI_32 (M_shift/SH6/XLXN_19)
     OR4:I2->O             1   0.157   0.635  M_shift/SH6/XLXI_29 (M_shift/SH6/XLXN_85)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH6/XLXI_82/XLXI_1 (M_shift/SH6/XLXI_82/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH6/XLXI_82/XLXI_2 (M_shift/SH6/XLXI_82/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH6/XLXI_82/XLXI_4 (M_shift/SH6/XLXI_82/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH6/XLXI_82/XLXI_3 (M_shift/SH6/XLXI_82/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH6/XLXI_82/XLXI_5 (M_shift/SH6/XLXI_82/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.662  M_shift/SH6/XLXI_82/XLXI_6 (Qshift<25>)
     AND3:I2->O            1   0.157   0.635  M_shift/SH6/XLXI_17 (M_shift/SH6/XLXN_7)
     OR4:I2->O             1   0.157   0.635  M_shift/SH6/XLXI_14 (M_shift/SH6/XLXN_84)
     NAND3:I2->O           2   0.157   0.745  M_shift/SH6/XLXI_81/XLXI_1 (M_shift/SH6/XLXI_81/XLXN_25)
     NAND3:I0->O           1   0.053   0.725  M_shift/SH6/XLXI_81/XLXI_2 (M_shift/SH6/XLXI_81/XLXN_21)
     NAND3:I1->O           3   0.067   0.649  M_shift/SH6/XLXI_81/XLXI_4 (M_shift/SH6/XLXI_81/XLXN_18)
     NAND3:I2->O           2   0.157   0.731  M_shift/SH6/XLXI_81/XLXI_3 (M_shift/SH6/XLXI_81/XLXN_7)
     NAND3:I1->O           1   0.067   0.739  M_shift/SH6/XLXI_81/XLXI_5 (M_shift/SH6/XLXI_81/Qn_DUMMY)
     NAND3:I0->O           5   0.053   0.766  M_shift/SH6/XLXI_81/XLXI_6 (Qshift<26>)
     AND2:I0->O            1   0.053   0.635  M5/MUX1_DispData/XLXI_4/M1/XLXI_18 (M5/MUX1_DispData/XLXI_4/M1/XLXN_28)
     OR4:I2->O             1   0.157   0.739  M5/MUX1_DispData/XLXI_4/M1/XLXI_21 (M5/MUX1_DispData/XLXI_4/o1<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_12 (M5/MUX1_DispData/XLXI_4/XLXN_6)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_4/XLXI_13 (Disp_num<26>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M3/XLXI_19 (M7/XLXI_1/XLXI_1/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_21 (M7/XLXI_1/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_24 (M7/XLXI_1/XLXI_1/XLXN_14)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                    185.163ns (25.802ns logic, 159.361ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[26]_AND_44_o'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_26_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[26]_AND_44_o falling

  Data Path: MTimer/cnt_26_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_26_LDC (MTimer/cnt_26_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_261 (MTimer/cnt_26)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_4/M1/XLXI_17 (M5/MUX1_DispData/XLXI_4/M1/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_4/M1/XLXI_21 (M5/MUX1_DispData/XLXI_4/o1<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_12 (M5/MUX1_DispData/XLXI_4/XLXN_6)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_4/XLXI_13 (Disp_num<26>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M3/XLXI_19 (M7/XLXI_1/XLXI_1/M3/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_21 (M7/XLXI_1/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_24 (M7/XLXI_1/XLXI_1/XLXN_14)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.441ns (2.270ns logic, 10.171ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MS/second_m'
  Total number of paths / destination ports: 1440 / 8
-------------------------------------------------------------------------
Offset:              12.219ns (Levels of Logic = 16)
  Source:            MTimer/cnt_30_C_30 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MS/second_m rising

  Data Path: MTimer/cnt_30_C_30 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.282   0.499  MTimer/cnt_30_C_30 (MTimer/cnt_30_C_30)
     LUT3:I1->O            3   0.053   0.753  MTimer/cnt_301 (MTimer/cnt_30)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_4/M3/XLXI_17 (M5/MUX1_DispData/XLXI_4/M3/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_4/M3/XLXI_21 (M5/MUX1_DispData/XLXI_4/o3<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_24 (M5/MUX1_DispData/XLXI_4/XLXN_14)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_4/XLXI_25 (Disp_num<30>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_20 (M7/XLXI_1/XLXI_1/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_21 (M7/XLXI_1/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_24 (M7/XLXI_1/XLXI_1/XLXN_14)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.219ns (2.149ns logic, 10.070ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M1/clkdiv_26'
  Total number of paths / destination ports: 720 / 8
-------------------------------------------------------------------------
Offset:              11.673ns (Levels of Logic = 15)
  Source:            M11/cnt_29 (FF)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      M1/clkdiv_26 rising

  Data Path: M11/cnt_29 to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.282   0.759  M11/cnt_29 (M11/cnt_29)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/M2/XLXI_15 (M5/MUX1_DispData/XLXI_4/M2/XLXN_22)
     OR4:I0->O             1   0.053   0.739  M5/MUX1_DispData/XLXI_4/M2/XLXI_16 (M5/MUX1_DispData/XLXI_4/o2<1>)
     AND2:I0->O            1   0.053   0.725  M5/MUX1_DispData/XLXI_4/XLXI_20 (M5/MUX1_DispData/XLXI_4/XLXN_11)
     OR2:I1->O            15   0.067   0.831  M5/MUX1_DispData/XLXI_4/XLXI_22 (Disp_num<29>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_15 (M7/XLXI_1/XLXI_1/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_16 (M7/XLXI_1/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_21 (M7/XLXI_1/XLXI_1/XLXN_12)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_22 (M7/XLXI_1/Hex<5>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_14 (M7/Hex<1>)
     INV:I->O              8   0.393   0.771  M7/XLXI_2/XLXI_108 (M7/XLXI_2/XLXN_7)
     AND4:I1->O            2   0.067   0.608  M7/XLXI_2/A18 (M7/XLXI_2/XLXN_16)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/fo (M7/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_118 (M7/seg<5>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o6 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     11.673ns (1.883ns logic, 9.790ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[30]_AND_36_o'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              12.443ns (Levels of Logic = 16)
  Source:            MTimer/cnt_30_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[30]_AND_36_o falling

  Data Path: MTimer/cnt_30_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.389   0.616  MTimer/cnt_30_LDC (MTimer/cnt_30_LDC)
     LUT3:I0->O            3   0.053   0.753  MTimer/cnt_301 (MTimer/cnt_30)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_4/M3/XLXI_17 (M5/MUX1_DispData/XLXI_4/M3/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_4/M3/XLXI_21 (M5/MUX1_DispData/XLXI_4/o3<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_24 (M5/MUX1_DispData/XLXI_4/XLXN_14)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_4/XLXI_25 (Disp_num<30>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_20 (M7/XLXI_1/XLXI_1/M3/XLXN_27)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_21 (M7/XLXI_1/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_24 (M7/XLXI_1/XLXI_1/XLXN_14)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.443ns (2.256ns logic, 10.187ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[28]_AND_40_o'
  Total number of paths / destination ports: 22 / 8
-------------------------------------------------------------------------
Offset:              12.440ns (Levels of Logic = 16)
  Source:            MTimer/cnt_28_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      MTimer/Start_Timing_const[28]_AND_40_o falling

  Data Path: MTimer/cnt_28_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_28_LDC (MTimer/cnt_28_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_281 (MTimer/cnt_28)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_4/M3/XLXI_7 (M5/MUX1_DispData/XLXI_4/M3/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_4/M3/XLXI_11 (M5/MUX1_DispData/XLXI_4/o3<0>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_18 (M5/MUX1_DispData/XLXI_4/XLXN_10)
     OR2:I0->O            16   0.053   0.837  M5/MUX1_DispData/XLXI_4/XLXI_19 (Disp_num<28>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_10 (M7/XLXI_1/XLXI_1/M3/XLXN_16)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_11 (M7/XLXI_1/XLXI_1/o3<0>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_18 (M7/XLXI_1/XLXI_1/XLXN_10)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_19 (M7/XLXI_1/Hex<4>)
     BUF:I->O             12   0.393   0.471  M7/XLXI_1/XLXI_13 (M7/Hex<0>)
     INV:I->O              6   0.393   0.772  M7/XLXI_2/XLXI_109 (M7/XLXI_2/XLXN_8)
     AND3:I0->O            2   0.053   0.731  M7/XLXI_2/A14 (M7/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.067   0.725  M7/XLXI_2/bo (M7/XLXI_2/XLXN_34)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_122 (M7/seg<1>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o2 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                     12.440ns (2.029ns logic, 10.411ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[24]_AND_48_o'
  Total number of paths / destination ports: 22 / 8
-------------------------------------------------------------------------
Offset:              12.440ns (Levels of Logic = 16)
  Source:            MTimer/cnt_24_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      MTimer/Start_Timing_const[24]_AND_48_o falling

  Data Path: MTimer/cnt_24_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_24_LDC (MTimer/cnt_24_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_241 (MTimer/cnt_24)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_4/M1/XLXI_7 (M5/MUX1_DispData/XLXI_4/M1/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_4/M1/XLXI_11 (M5/MUX1_DispData/XLXI_4/o1<0>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_6 (M5/MUX1_DispData/XLXI_4/XLXN_2)
     OR2:I0->O            16   0.053   0.837  M5/MUX1_DispData/XLXI_4/XLXI_7 (Disp_num<24>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M3/XLXI_9 (M7/XLXI_1/XLXI_1/M3/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_11 (M7/XLXI_1/XLXI_1/o3<0>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_18 (M7/XLXI_1/XLXI_1/XLXN_10)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_19 (M7/XLXI_1/Hex<4>)
     BUF:I->O             12   0.393   0.471  M7/XLXI_1/XLXI_13 (M7/Hex<0>)
     INV:I->O              6   0.393   0.772  M7/XLXI_2/XLXI_109 (M7/XLXI_2/XLXN_8)
     AND3:I0->O            2   0.053   0.731  M7/XLXI_2/A14 (M7/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.067   0.725  M7/XLXI_2/bo (M7/XLXI_2/XLXN_34)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_122 (M7/seg<1>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o2 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                     12.440ns (2.043ns logic, 10.397ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[13]_AND_70_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_13_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      MTimer/Start_Timing_const[13]_AND_70_o falling

  Data Path: MTimer/cnt_13_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_13_LDC (MTimer/cnt_13_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_131 (MTimer/cnt_13)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_2/M3/XLXI_12 (M5/MUX1_DispData/XLXI_2/M3/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_2/M3/XLXI_16 (M5/MUX1_DispData/XLXI_2/o3<1>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_2/XLXI_21 (M5/MUX1_DispData/XLXI_2/XLXN_12)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_2/XLXI_22 (Disp_num<13>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_15 (M7/XLXI_1/XLXI_1/M2/XLXN_22)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_16 (M7/XLXI_1/XLXI_1/o2<1>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_20 (M7/XLXI_1/XLXI_1/XLXN_11)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_22 (M7/XLXI_1/Hex<5>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_14 (M7/Hex<1>)
     INV:I->O              8   0.393   0.771  M7/XLXI_2/XLXI_108 (M7/XLXI_2/XLXN_7)
     AND4:I1->O            2   0.067   0.608  M7/XLXI_2/A18 (M7/XLXI_2/XLXN_16)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/fo (M7/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_118 (M7/seg<5>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o6 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     12.441ns (2.180ns logic, 10.261ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[15]_AND_66_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.421ns (Levels of Logic = 16)
  Source:            MTimer/cnt_15_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[15]_AND_66_o falling

  Data Path: MTimer/cnt_15_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_15_LDC (MTimer/cnt_15_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_151 (MTimer/cnt_15)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_2/M3/XLXI_27 (M5/MUX1_DispData/XLXI_2/M3/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_2/M3/XLXI_31 (M5/MUX1_DispData/XLXI_2/o3<3>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_2/XLXI_27 (M5/MUX1_DispData/XLXI_2/XLXN_16)
     OR2:I0->O            12   0.053   0.811  M5/MUX1_DispData/XLXI_2/XLXI_28 (Disp_num<15>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_30 (M7/XLXI_1/XLXI_1/M2/XLXN_37)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_31 (M7/XLXI_1/XLXI_1/o2<3>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_26 (M7/XLXI_1/XLXI_1/XLXN_15)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_28 (M7/XLXI_1/Hex<7>)
     BUF:I->O              8   0.393   0.445  M7/XLXI_1/XLXI_16 (M7/Hex<3>)
     INV:I->O             11   0.393   0.668  M7/XLXI_2/XLXI_106 (M7/XLXI_2/XLXN_5)
     AND4:I3->O            2   0.190   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.421ns (2.303ns logic, 10.118ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[14]_AND_68_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_14_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[14]_AND_68_o falling

  Data Path: MTimer/cnt_14_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_14_LDC (MTimer/cnt_14_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_141 (MTimer/cnt_14)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_2/M3/XLXI_17 (M5/MUX1_DispData/XLXI_2/M3/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_2/M3/XLXI_21 (M5/MUX1_DispData/XLXI_2/o3<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_2/XLXI_24 (M5/MUX1_DispData/XLXI_2/XLXN_14)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_2/XLXI_25 (Disp_num<14>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_20 (M7/XLXI_1/XLXI_1/M2/XLXN_27)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_21 (M7/XLXI_1/XLXI_1/o2<2>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_23 (M7/XLXI_1/XLXI_1/XLXN_13)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.441ns (2.270ns logic, 10.171ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[12]_AND_72_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.440ns (Levels of Logic = 16)
  Source:            MTimer/cnt_12_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      MTimer/Start_Timing_const[12]_AND_72_o falling

  Data Path: MTimer/cnt_12_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_12_LDC (MTimer/cnt_12_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_121 (MTimer/cnt_12)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_2/M3/XLXI_7 (M5/MUX1_DispData/XLXI_2/M3/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_2/M3/XLXI_11 (M5/MUX1_DispData/XLXI_2/o3<0>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_2/XLXI_18 (M5/MUX1_DispData/XLXI_2/XLXN_10)
     OR2:I0->O            16   0.053   0.837  M5/MUX1_DispData/XLXI_2/XLXI_19 (Disp_num<12>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_10 (M7/XLXI_1/XLXI_1/M2/XLXN_16)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_11 (M7/XLXI_1/XLXI_1/o2<0>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_17 (M7/XLXI_1/XLXI_1/XLXN_9)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_19 (M7/XLXI_1/Hex<4>)
     BUF:I->O             12   0.393   0.471  M7/XLXI_1/XLXI_13 (M7/Hex<0>)
     INV:I->O              6   0.393   0.772  M7/XLXI_2/XLXI_109 (M7/XLXI_2/XLXN_8)
     AND3:I0->O            2   0.053   0.731  M7/XLXI_2/A14 (M7/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.067   0.725  M7/XLXI_2/bo (M7/XLXI_2/XLXN_34)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_122 (M7/seg<1>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o2 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                     12.440ns (2.043ns logic, 10.397ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/push'
  Total number of paths / destination ports: 168 / 7
-------------------------------------------------------------------------
Offset:              10.822ns (Levels of Logic = 15)
  Source:            M4/state_0 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      M4/push rising

  Data Path: M4/state_0 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.282   0.858  state_0 (state<0>)
     LUT6:I0->O            2   0.053   0.745  Mmux_blink71 (blink<6>)
     end scope: 'M4:blink<6>'
     AND2:I0->O            1   0.053   0.635  M5/MUX2_Blink/M2/XLXI_18 (M5/MUX2_Blink/M2/XLXN_28)
     OR4:I2->O             1   0.157   0.739  M5/MUX2_Blink/M2/XLXI_21 (M5/MUX2_Blink/o2<2>)
     AND2:I0->O            1   0.053   0.725  M5/MUX2_Blink/XLXI_23 (M5/MUX2_Blink/XLXN_13)
     OR2:I1->O             2   0.067   0.745  M5/MUX2_Blink/XLXI_25 (LE_out<6>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_2/M3/XLXI_29 (M7/XLXI_1/XLXI_2/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_2/M3/XLXI_31 (M7/XLXI_1/XLXI_2/o3<3>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_2/XLXI_27 (M7/XLXI_1/XLXI_2/XLXN_16)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_2/XLXI_28 (M7/XLXI_1/COM<7>)
     BUF:I->O              1   0.393   0.739  M7/XLXI_1/XLXI_17 (M7/XLXN_32)
     AND2:I0->O            7   0.053   0.779  M7/XLXI_11 (M7/XLXN_31)
     OR2:I0->O             1   0.053   0.413  M7/XLXI_2/XLXI_117 (M7/seg<6>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o7 (SEGMENT_6_OBUF)
     OBUF:I->O                 0.000          SEGMENT_6_OBUF (SEGMENT<6>)
    ----------------------------------------
    Total                     10.822ns (1.443ns logic, 9.379ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[20]_AND_56_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.440ns (Levels of Logic = 16)
  Source:            MTimer/cnt_20_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      MTimer/Start_Timing_const[20]_AND_56_o falling

  Data Path: MTimer/cnt_20_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_20_LDC (MTimer/cnt_20_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_201 (MTimer/cnt_20)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_3/M3/XLXI_7 (M5/MUX1_DispData/XLXI_3/M3/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_3/M3/XLXI_11 (M5/MUX1_DispData/XLXI_3/o3<0>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_3/XLXI_18 (M5/MUX1_DispData/XLXI_3/XLXN_10)
     OR2:I0->O            16   0.053   0.837  M5/MUX1_DispData/XLXI_3/XLXI_19 (Disp_num<20>)
     AND2:I0->O            1   0.053   0.635  M7/XLXI_1/XLXI_1/M3/XLXI_8 (M7/XLXI_1/XLXI_1/M3/XLXN_14)
     OR4:I2->O             1   0.157   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_11 (M7/XLXI_1/XLXI_1/o3<0>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_18 (M7/XLXI_1/XLXI_1/XLXN_10)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_19 (M7/XLXI_1/Hex<4>)
     BUF:I->O             12   0.393   0.471  M7/XLXI_1/XLXI_13 (M7/Hex<0>)
     INV:I->O              6   0.393   0.772  M7/XLXI_2/XLXI_109 (M7/XLXI_2/XLXN_8)
     AND3:I0->O            2   0.053   0.731  M7/XLXI_2/A14 (M7/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.067   0.725  M7/XLXI_2/bo (M7/XLXI_2/XLXN_34)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_122 (M7/seg<1>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o2 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                     12.440ns (2.133ns logic, 10.307ns route)
                                       (17.1% logic, 82.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[16]_AND_64_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.440ns (Levels of Logic = 16)
  Source:            MTimer/cnt_16_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      MTimer/Start_Timing_const[16]_AND_64_o falling

  Data Path: MTimer/cnt_16_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_16_LDC (MTimer/cnt_16_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_161 (MTimer/cnt_16)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_3/M1/XLXI_7 (M5/MUX1_DispData/XLXI_3/M1/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_3/M1/XLXI_11 (M5/MUX1_DispData/XLXI_3/o1<0>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_3/XLXI_6 (M5/MUX1_DispData/XLXI_3/XLXN_2)
     OR2:I0->O            16   0.053   0.837  M5/MUX1_DispData/XLXI_3/XLXI_7 (Disp_num<16>)
     AND2:I0->O            1   0.053   0.602  M7/XLXI_1/XLXI_1/M3/XLXI_7 (M7/XLXI_1/XLXI_1/M3/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_11 (M7/XLXI_1/XLXI_1/o3<0>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_18 (M7/XLXI_1/XLXI_1/XLXN_10)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_19 (M7/XLXI_1/Hex<4>)
     BUF:I->O             12   0.393   0.471  M7/XLXI_1/XLXI_13 (M7/Hex<0>)
     INV:I->O              6   0.393   0.772  M7/XLXI_2/XLXI_109 (M7/XLXI_2/XLXN_8)
     AND3:I0->O            2   0.053   0.731  M7/XLXI_2/A14 (M7/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.067   0.725  M7/XLXI_2/bo (M7/XLXI_2/XLXN_34)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_122 (M7/seg<1>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o2 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                     12.440ns (2.166ns logic, 10.274ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[8]_AND_80_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.440ns (Levels of Logic = 16)
  Source:            MTimer/cnt_8_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      MTimer/Start_Timing_const[8]_AND_80_o falling

  Data Path: MTimer/cnt_8_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_8_LDC (MTimer/cnt_8_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_81 (MTimer/cnt_8)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_2/M1/XLXI_7 (M5/MUX1_DispData/XLXI_2/M1/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_2/M1/XLXI_11 (M5/MUX1_DispData/XLXI_2/o1<0>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_2/XLXI_6 (M5/MUX1_DispData/XLXI_2/XLXN_2)
     OR2:I0->O            16   0.053   0.837  M5/MUX1_DispData/XLXI_2/XLXI_7 (Disp_num<8>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M2/XLXI_9 (M7/XLXI_1/XLXI_1/M2/XLXN_15)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_11 (M7/XLXI_1/XLXI_1/o2<0>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_17 (M7/XLXI_1/XLXI_1/XLXN_9)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_19 (M7/XLXI_1/Hex<4>)
     BUF:I->O             12   0.393   0.471  M7/XLXI_1/XLXI_13 (M7/Hex<0>)
     INV:I->O              6   0.393   0.772  M7/XLXI_2/XLXI_109 (M7/XLXI_2/XLXN_8)
     AND3:I0->O            2   0.053   0.731  M7/XLXI_2/A14 (M7/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.067   0.725  M7/XLXI_2/bo (M7/XLXI_2/XLXN_34)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_122 (M7/seg<1>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o2 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                     12.440ns (2.057ns logic, 10.383ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[4]_AND_88_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.440ns (Levels of Logic = 16)
  Source:            MTimer/cnt_4_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      MTimer/Start_Timing_const[4]_AND_88_o falling

  Data Path: MTimer/cnt_4_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_4_LDC (MTimer/cnt_4_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_41 (MTimer/cnt_4)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_1/M3/XLXI_7 (M5/MUX1_DispData/XLXI_1/M3/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_1/M3/XLXI_11 (M5/MUX1_DispData/XLXI_1/o3<0>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_1/XLXI_18 (M5/MUX1_DispData/XLXI_1/XLXN_10)
     OR2:I0->O            16   0.053   0.837  M5/MUX1_DispData/XLXI_1/XLXI_19 (Disp_num<4>)
     AND2:I0->O            1   0.053   0.635  M7/XLXI_1/XLXI_1/M2/XLXI_8 (M7/XLXI_1/XLXI_1/M2/XLXN_14)
     OR4:I2->O             1   0.157   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_11 (M7/XLXI_1/XLXI_1/o2<0>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_17 (M7/XLXI_1/XLXI_1/XLXN_9)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_19 (M7/XLXI_1/Hex<4>)
     BUF:I->O             12   0.393   0.471  M7/XLXI_1/XLXI_13 (M7/Hex<0>)
     INV:I->O              6   0.393   0.772  M7/XLXI_2/XLXI_109 (M7/XLXI_2/XLXN_8)
     AND3:I0->O            2   0.053   0.731  M7/XLXI_2/A14 (M7/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.067   0.725  M7/XLXI_2/bo (M7/XLXI_2/XLXN_34)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_122 (M7/seg<1>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o2 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                     12.440ns (2.147ns logic, 10.293ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[0]_AND_96_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.440ns (Levels of Logic = 16)
  Source:            MTimer/cnt_0_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      MTimer/Start_Timing_const[0]_AND_96_o falling

  Data Path: MTimer/cnt_0_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_0_LDC (MTimer/cnt_0_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_01 (MTimer/cnt_0)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_1/M1/XLXI_7 (M5/MUX1_DispData/XLXI_1/M1/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_1/M1/XLXI_11 (M5/MUX1_DispData/XLXI_1/o1<0>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_1/XLXI_6 (M5/MUX1_DispData/XLXI_1/XLXN_2)
     OR2:I0->O            16   0.053   0.837  M5/MUX1_DispData/XLXI_1/XLXI_7 (Disp_num<0>)
     AND2:I0->O            1   0.053   0.602  M7/XLXI_1/XLXI_1/M2/XLXI_7 (M7/XLXI_1/XLXI_1/M2/XLXN_13)
     OR4:I3->O             1   0.190   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_11 (M7/XLXI_1/XLXI_1/o2<0>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_17 (M7/XLXI_1/XLXI_1/XLXN_9)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_19 (M7/XLXI_1/Hex<4>)
     BUF:I->O             12   0.393   0.471  M7/XLXI_1/XLXI_13 (M7/Hex<0>)
     INV:I->O              6   0.393   0.772  M7/XLXI_2/XLXI_109 (M7/XLXI_2/XLXN_8)
     AND3:I0->O            2   0.053   0.731  M7/XLXI_2/A14 (M7/XLXI_2/XLXN_22)
     OR4:I1->O             1   0.067   0.725  M7/XLXI_2/bo (M7/XLXI_2/XLXN_34)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_122 (M7/seg<1>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o2 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                     12.440ns (2.180ns logic, 10.260ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[29]_AND_38_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_29_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      MTimer/Start_Timing_const[29]_AND_38_o falling

  Data Path: MTimer/cnt_29_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_29_LDC (MTimer/cnt_29_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_291 (MTimer/cnt_29)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_4/M3/XLXI_12 (M5/MUX1_DispData/XLXI_4/M3/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_4/M3/XLXI_16 (M5/MUX1_DispData/XLXI_4/o3<1>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_21 (M5/MUX1_DispData/XLXI_4/XLXN_12)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_4/XLXI_22 (Disp_num<29>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_15 (M7/XLXI_1/XLXI_1/M3/XLXN_22)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_16 (M7/XLXI_1/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_21 (M7/XLXI_1/XLXI_1/XLXN_12)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_22 (M7/XLXI_1/Hex<5>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_14 (M7/Hex<1>)
     INV:I->O              8   0.393   0.771  M7/XLXI_2/XLXI_108 (M7/XLXI_2/XLXN_7)
     AND4:I1->O            2   0.067   0.608  M7/XLXI_2/A18 (M7/XLXI_2/XLXN_16)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/fo (M7/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_118 (M7/seg<5>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o6 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     12.441ns (2.166ns logic, 10.275ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[25]_AND_46_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_25_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      MTimer/Start_Timing_const[25]_AND_46_o falling

  Data Path: MTimer/cnt_25_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_25_LDC (MTimer/cnt_25_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_251 (MTimer/cnt_25)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_4/M1/XLXI_12 (M5/MUX1_DispData/XLXI_4/M1/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_4/M1/XLXI_16 (M5/MUX1_DispData/XLXI_4/o1<1>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_9 (M5/MUX1_DispData/XLXI_4/XLXN_4)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_4/XLXI_10 (Disp_num<25>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M3/XLXI_14 (M7/XLXI_1/XLXI_1/M3/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_16 (M7/XLXI_1/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_21 (M7/XLXI_1/XLXI_1/XLXN_12)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_22 (M7/XLXI_1/Hex<5>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_14 (M7/Hex<1>)
     INV:I->O              8   0.393   0.771  M7/XLXI_2/XLXI_108 (M7/XLXI_2/XLXN_7)
     AND4:I1->O            2   0.067   0.608  M7/XLXI_2/A18 (M7/XLXI_2/XLXN_16)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/fo (M7/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_118 (M7/seg<5>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o6 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     12.441ns (2.180ns logic, 10.261ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[21]_AND_54_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_21_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      MTimer/Start_Timing_const[21]_AND_54_o falling

  Data Path: MTimer/cnt_21_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_21_LDC (MTimer/cnt_21_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_211 (MTimer/cnt_21)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_3/M3/XLXI_12 (M5/MUX1_DispData/XLXI_3/M3/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_3/M3/XLXI_16 (M5/MUX1_DispData/XLXI_3/o3<1>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_3/XLXI_21 (M5/MUX1_DispData/XLXI_3/XLXN_12)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_3/XLXI_22 (Disp_num<21>)
     AND2:I0->O            1   0.053   0.635  M7/XLXI_1/XLXI_1/M3/XLXI_13 (M7/XLXI_1/XLXI_1/M3/XLXN_23)
     OR4:I2->O             1   0.157   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_16 (M7/XLXI_1/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_21 (M7/XLXI_1/XLXI_1/XLXN_12)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_22 (M7/XLXI_1/Hex<5>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_14 (M7/Hex<1>)
     INV:I->O              8   0.393   0.771  M7/XLXI_2/XLXI_108 (M7/XLXI_2/XLXN_7)
     AND4:I1->O            2   0.067   0.608  M7/XLXI_2/A18 (M7/XLXI_2/XLXN_16)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/fo (M7/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_118 (M7/seg<5>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o6 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     12.441ns (2.270ns logic, 10.171ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[17]_AND_62_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_17_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      MTimer/Start_Timing_const[17]_AND_62_o falling

  Data Path: MTimer/cnt_17_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_17_LDC (MTimer/cnt_17_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_171 (MTimer/cnt_17)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_3/M1/XLXI_12 (M5/MUX1_DispData/XLXI_3/M1/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_3/M1/XLXI_16 (M5/MUX1_DispData/XLXI_3/o1<1>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_3/XLXI_9 (M5/MUX1_DispData/XLXI_3/XLXN_4)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_3/XLXI_10 (Disp_num<17>)
     AND2:I0->O            1   0.053   0.602  M7/XLXI_1/XLXI_1/M3/XLXI_12 (M7/XLXI_1/XLXI_1/M3/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_16 (M7/XLXI_1/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_21 (M7/XLXI_1/XLXI_1/XLXN_12)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_22 (M7/XLXI_1/Hex<5>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_14 (M7/Hex<1>)
     INV:I->O              8   0.393   0.771  M7/XLXI_2/XLXI_108 (M7/XLXI_2/XLXN_7)
     AND4:I1->O            2   0.067   0.608  M7/XLXI_2/A18 (M7/XLXI_2/XLXN_16)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/fo (M7/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_118 (M7/seg<5>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o6 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     12.441ns (2.303ns logic, 10.138ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[9]_AND_78_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_9_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      MTimer/Start_Timing_const[9]_AND_78_o falling

  Data Path: MTimer/cnt_9_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_9_LDC (MTimer/cnt_9_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_91 (MTimer/cnt_9)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_2/M1/XLXI_12 (M5/MUX1_DispData/XLXI_2/M1/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_2/M1/XLXI_16 (M5/MUX1_DispData/XLXI_2/o1<1>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_2/XLXI_9 (M5/MUX1_DispData/XLXI_2/XLXN_4)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_2/XLXI_10 (Disp_num<9>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M2/XLXI_14 (M7/XLXI_1/XLXI_1/M2/XLXN_25)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_16 (M7/XLXI_1/XLXI_1/o2<1>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_20 (M7/XLXI_1/XLXI_1/XLXN_11)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_22 (M7/XLXI_1/Hex<5>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_14 (M7/Hex<1>)
     INV:I->O              8   0.393   0.771  M7/XLXI_2/XLXI_108 (M7/XLXI_2/XLXN_7)
     AND4:I1->O            2   0.067   0.608  M7/XLXI_2/A18 (M7/XLXI_2/XLXN_16)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/fo (M7/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_118 (M7/seg<5>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o6 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     12.441ns (2.194ns logic, 10.247ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[5]_AND_86_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_5_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      MTimer/Start_Timing_const[5]_AND_86_o falling

  Data Path: MTimer/cnt_5_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_5_LDC (MTimer/cnt_5_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_51 (MTimer/cnt_5)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_1/M3/XLXI_12 (M5/MUX1_DispData/XLXI_1/M3/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_1/M3/XLXI_16 (M5/MUX1_DispData/XLXI_1/o3<1>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_1/XLXI_21 (M5/MUX1_DispData/XLXI_1/XLXN_12)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_1/XLXI_22 (Disp_num<5>)
     AND2:I0->O            1   0.053   0.635  M7/XLXI_1/XLXI_1/M2/XLXI_13 (M7/XLXI_1/XLXI_1/M2/XLXN_23)
     OR4:I2->O             1   0.157   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_16 (M7/XLXI_1/XLXI_1/o2<1>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_20 (M7/XLXI_1/XLXI_1/XLXN_11)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_22 (M7/XLXI_1/Hex<5>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_14 (M7/Hex<1>)
     INV:I->O              8   0.393   0.771  M7/XLXI_2/XLXI_108 (M7/XLXI_2/XLXN_7)
     AND4:I1->O            2   0.067   0.608  M7/XLXI_2/A18 (M7/XLXI_2/XLXN_16)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/fo (M7/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_118 (M7/seg<5>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o6 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     12.441ns (2.284ns logic, 10.157ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[1]_AND_94_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_1_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      MTimer/Start_Timing_const[1]_AND_94_o falling

  Data Path: MTimer/cnt_1_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_1_LDC (MTimer/cnt_1_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_110 (MTimer/cnt_1)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_1/M1/XLXI_12 (M5/MUX1_DispData/XLXI_1/M1/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_1/M1/XLXI_16 (M5/MUX1_DispData/XLXI_1/o1<1>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_1/XLXI_9 (M5/MUX1_DispData/XLXI_1/XLXN_4)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_1/XLXI_10 (Disp_num<1>)
     AND2:I0->O            1   0.053   0.602  M7/XLXI_1/XLXI_1/M2/XLXI_12 (M7/XLXI_1/XLXI_1/M2/XLXN_21)
     OR4:I3->O             1   0.190   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_16 (M7/XLXI_1/XLXI_1/o2<1>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_20 (M7/XLXI_1/XLXI_1/XLXN_11)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_22 (M7/XLXI_1/Hex<5>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_14 (M7/Hex<1>)
     INV:I->O              8   0.393   0.771  M7/XLXI_2/XLXI_108 (M7/XLXI_2/XLXN_7)
     AND4:I1->O            2   0.067   0.608  M7/XLXI_2/A18 (M7/XLXI_2/XLXN_16)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/fo (M7/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_118 (M7/seg<5>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o6 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     12.441ns (2.317ns logic, 10.124ns route)
                                       (18.6% logic, 81.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[22]_AND_52_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_22_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[22]_AND_52_o falling

  Data Path: MTimer/cnt_22_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_22_LDC (MTimer/cnt_22_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_221 (MTimer/cnt_22)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_3/M3/XLXI_17 (M5/MUX1_DispData/XLXI_3/M3/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_3/M3/XLXI_21 (M5/MUX1_DispData/XLXI_3/o3<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_3/XLXI_24 (M5/MUX1_DispData/XLXI_3/XLXN_14)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_3/XLXI_25 (Disp_num<22>)
     AND2:I0->O            1   0.053   0.635  M7/XLXI_1/XLXI_1/M3/XLXI_18 (M7/XLXI_1/XLXI_1/M3/XLXN_28)
     OR4:I2->O             1   0.157   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_21 (M7/XLXI_1/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_24 (M7/XLXI_1/XLXI_1/XLXN_14)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.441ns (2.360ns logic, 10.081ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[18]_AND_60_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_18_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[18]_AND_60_o falling

  Data Path: MTimer/cnt_18_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_18_LDC (MTimer/cnt_18_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_181 (MTimer/cnt_18)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_3/M1/XLXI_17 (M5/MUX1_DispData/XLXI_3/M1/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_3/M1/XLXI_21 (M5/MUX1_DispData/XLXI_3/o1<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_3/XLXI_12 (M5/MUX1_DispData/XLXI_3/XLXN_6)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_3/XLXI_13 (Disp_num<18>)
     AND2:I0->O            1   0.053   0.602  M7/XLXI_1/XLXI_1/M3/XLXI_17 (M7/XLXI_1/XLXI_1/M3/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_21 (M7/XLXI_1/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_24 (M7/XLXI_1/XLXI_1/XLXN_14)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.441ns (2.393ns logic, 10.048ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[10]_AND_76_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_10_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[10]_AND_76_o falling

  Data Path: MTimer/cnt_10_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_10_LDC (MTimer/cnt_10_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_101 (MTimer/cnt_10)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_2/M1/XLXI_17 (M5/MUX1_DispData/XLXI_2/M1/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_2/M1/XLXI_21 (M5/MUX1_DispData/XLXI_2/o1<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_2/XLXI_12 (M5/MUX1_DispData/XLXI_2/XLXN_6)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_2/XLXI_13 (Disp_num<10>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M2/XLXI_19 (M7/XLXI_1/XLXI_1/M2/XLXN_30)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_21 (M7/XLXI_1/XLXI_1/o2<2>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_23 (M7/XLXI_1/XLXI_1/XLXN_13)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.441ns (2.284ns logic, 10.157ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[6]_AND_84_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_6_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[6]_AND_84_o falling

  Data Path: MTimer/cnt_6_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_6_LDC (MTimer/cnt_6_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_61 (MTimer/cnt_6)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_1/M3/XLXI_17 (M5/MUX1_DispData/XLXI_1/M3/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_1/M3/XLXI_21 (M5/MUX1_DispData/XLXI_1/o3<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_1/XLXI_24 (M5/MUX1_DispData/XLXI_1/XLXN_14)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_1/XLXI_25 (Disp_num<6>)
     AND2:I0->O            1   0.053   0.635  M7/XLXI_1/XLXI_1/M2/XLXI_18 (M7/XLXI_1/XLXI_1/M2/XLXN_28)
     OR4:I2->O             1   0.157   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_21 (M7/XLXI_1/XLXI_1/o2<2>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_23 (M7/XLXI_1/XLXI_1/XLXN_13)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.441ns (2.374ns logic, 10.067ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[2]_AND_92_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.441ns (Levels of Logic = 16)
  Source:            MTimer/cnt_2_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[2]_AND_92_o falling

  Data Path: MTimer/cnt_2_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_2_LDC (MTimer/cnt_2_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_210 (MTimer/cnt_2)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_1/M1/XLXI_17 (M5/MUX1_DispData/XLXI_1/M1/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_1/M1/XLXI_21 (M5/MUX1_DispData/XLXI_1/o1<2>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_1/XLXI_12 (M5/MUX1_DispData/XLXI_1/XLXN_6)
     OR2:I0->O            15   0.053   0.831  M5/MUX1_DispData/XLXI_1/XLXI_13 (Disp_num<2>)
     AND2:I0->O            1   0.053   0.602  M7/XLXI_1/XLXI_1/M2/XLXI_17 (M7/XLXI_1/XLXI_1/M2/XLXN_26)
     OR4:I3->O             1   0.190   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_21 (M7/XLXI_1/XLXI_1/o2<2>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_23 (M7/XLXI_1/XLXI_1/XLXN_13)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_25 (M7/XLXI_1/Hex<6>)
     BUF:I->O             11   0.393   0.465  M7/XLXI_1/XLXI_15 (M7/Hex<2>)
     INV:I->O              8   0.393   0.681  M7/XLXI_2/XLXI_107 (M7/XLXI_2/XLXN_6)
     AND4:I2->O            2   0.157   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.441ns (2.407ns logic, 10.034ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[31]_AND_34_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.421ns (Levels of Logic = 16)
  Source:            MTimer/cnt_31_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[31]_AND_34_o falling

  Data Path: MTimer/cnt_31_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_31_LDC (MTimer/cnt_31_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_311 (MTimer/cnt_31)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_4/M3/XLXI_27 (M5/MUX1_DispData/XLXI_4/M3/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_4/M3/XLXI_31 (M5/MUX1_DispData/XLXI_4/o3<3>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_27 (M5/MUX1_DispData/XLXI_4/XLXN_16)
     OR2:I0->O            12   0.053   0.811  M5/MUX1_DispData/XLXI_4/XLXI_28 (Disp_num<31>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_30 (M7/XLXI_1/XLXI_1/M3/XLXN_37)
     OR4:I0->O             1   0.053   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_31 (M7/XLXI_1/XLXI_1/o3<3>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_27 (M7/XLXI_1/XLXI_1/XLXN_16)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_28 (M7/XLXI_1/Hex<7>)
     BUF:I->O              8   0.393   0.445  M7/XLXI_1/XLXI_16 (M7/Hex<3>)
     INV:I->O             11   0.393   0.668  M7/XLXI_2/XLXI_106 (M7/XLXI_2/XLXN_5)
     AND4:I3->O            2   0.190   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.421ns (2.289ns logic, 10.132ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[27]_AND_42_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.421ns (Levels of Logic = 16)
  Source:            MTimer/cnt_27_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[27]_AND_42_o falling

  Data Path: MTimer/cnt_27_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_27_LDC (MTimer/cnt_27_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_271 (MTimer/cnt_27)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_4/M1/XLXI_27 (M5/MUX1_DispData/XLXI_4/M1/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_4/M1/XLXI_31 (M5/MUX1_DispData/XLXI_4/o1<3>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_4/XLXI_15 (M5/MUX1_DispData/XLXI_4/XLXN_8)
     OR2:I0->O            12   0.053   0.811  M5/MUX1_DispData/XLXI_4/XLXI_16 (Disp_num<27>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M3/XLXI_29 (M7/XLXI_1/XLXI_1/M3/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_31 (M7/XLXI_1/XLXI_1/o3<3>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_27 (M7/XLXI_1/XLXI_1/XLXN_16)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_28 (M7/XLXI_1/Hex<7>)
     BUF:I->O              8   0.393   0.445  M7/XLXI_1/XLXI_16 (M7/Hex<3>)
     INV:I->O             11   0.393   0.668  M7/XLXI_2/XLXI_106 (M7/XLXI_2/XLXN_5)
     AND4:I3->O            2   0.190   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.421ns (2.303ns logic, 10.118ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[23]_AND_50_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.421ns (Levels of Logic = 16)
  Source:            MTimer/cnt_23_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[23]_AND_50_o falling

  Data Path: MTimer/cnt_23_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_23_LDC (MTimer/cnt_23_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_231 (MTimer/cnt_23)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_3/M3/XLXI_27 (M5/MUX1_DispData/XLXI_3/M3/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_3/M3/XLXI_31 (M5/MUX1_DispData/XLXI_3/o3<3>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_3/XLXI_27 (M5/MUX1_DispData/XLXI_3/XLXN_16)
     OR2:I0->O            12   0.053   0.811  M5/MUX1_DispData/XLXI_3/XLXI_28 (Disp_num<23>)
     AND2:I0->O            1   0.053   0.635  M7/XLXI_1/XLXI_1/M3/XLXI_28 (M7/XLXI_1/XLXI_1/M3/XLXN_38)
     OR4:I2->O             1   0.157   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_31 (M7/XLXI_1/XLXI_1/o3<3>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_27 (M7/XLXI_1/XLXI_1/XLXN_16)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_28 (M7/XLXI_1/Hex<7>)
     BUF:I->O              8   0.393   0.445  M7/XLXI_1/XLXI_16 (M7/Hex<3>)
     INV:I->O             11   0.393   0.668  M7/XLXI_2/XLXI_106 (M7/XLXI_2/XLXN_5)
     AND4:I3->O            2   0.190   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.421ns (2.393ns logic, 10.028ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[19]_AND_58_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.421ns (Levels of Logic = 16)
  Source:            MTimer/cnt_19_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[19]_AND_58_o falling

  Data Path: MTimer/cnt_19_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_19_LDC (MTimer/cnt_19_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_191 (MTimer/cnt_19)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_3/M1/XLXI_27 (M5/MUX1_DispData/XLXI_3/M1/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_3/M1/XLXI_31 (M5/MUX1_DispData/XLXI_3/o1<3>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_3/XLXI_15 (M5/MUX1_DispData/XLXI_3/XLXN_8)
     OR2:I0->O            12   0.053   0.811  M5/MUX1_DispData/XLXI_3/XLXI_16 (Disp_num<19>)
     AND2:I0->O            1   0.053   0.602  M7/XLXI_1/XLXI_1/M3/XLXI_27 (M7/XLXI_1/XLXI_1/M3/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M7/XLXI_1/XLXI_1/M3/XLXI_31 (M7/XLXI_1/XLXI_1/o3<3>)
     AND2:I0->O            1   0.053   0.739  M7/XLXI_1/XLXI_1/XLXI_27 (M7/XLXI_1/XLXI_1/XLXN_16)
     OR2:I0->O             1   0.053   0.399  M7/XLXI_1/XLXI_1/XLXI_28 (M7/XLXI_1/Hex<7>)
     BUF:I->O              8   0.393   0.445  M7/XLXI_1/XLXI_16 (M7/Hex<3>)
     INV:I->O             11   0.393   0.668  M7/XLXI_2/XLXI_106 (M7/XLXI_2/XLXN_5)
     AND4:I3->O            2   0.190   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.421ns (2.426ns logic, 9.995ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[11]_AND_74_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.421ns (Levels of Logic = 16)
  Source:            MTimer/cnt_11_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[11]_AND_74_o falling

  Data Path: MTimer/cnt_11_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_11_LDC (MTimer/cnt_11_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_111 (MTimer/cnt_11)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_2/M1/XLXI_27 (M5/MUX1_DispData/XLXI_2/M1/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_2/M1/XLXI_31 (M5/MUX1_DispData/XLXI_2/o1<3>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_2/XLXI_15 (M5/MUX1_DispData/XLXI_2/XLXN_8)
     OR2:I0->O            12   0.053   0.811  M5/MUX1_DispData/XLXI_2/XLXI_16 (Disp_num<11>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/M2/XLXI_29 (M7/XLXI_1/XLXI_1/M2/XLXN_40)
     OR4:I1->O             1   0.067   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_31 (M7/XLXI_1/XLXI_1/o2<3>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_26 (M7/XLXI_1/XLXI_1/XLXN_15)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_28 (M7/XLXI_1/Hex<7>)
     BUF:I->O              8   0.393   0.445  M7/XLXI_1/XLXI_16 (M7/Hex<3>)
     INV:I->O             11   0.393   0.668  M7/XLXI_2/XLXI_106 (M7/XLXI_2/XLXN_5)
     AND4:I3->O            2   0.190   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.421ns (2.317ns logic, 10.104ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[7]_AND_82_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.421ns (Levels of Logic = 16)
  Source:            MTimer/cnt_7_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[7]_AND_82_o falling

  Data Path: MTimer/cnt_7_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_7_LDC (MTimer/cnt_7_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_71 (MTimer/cnt_7)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_1/M3/XLXI_27 (M5/MUX1_DispData/XLXI_1/M3/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_1/M3/XLXI_31 (M5/MUX1_DispData/XLXI_1/o3<3>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_1/XLXI_27 (M5/MUX1_DispData/XLXI_1/XLXN_16)
     OR2:I0->O            12   0.053   0.811  M5/MUX1_DispData/XLXI_1/XLXI_28 (Disp_num<7>)
     AND2:I0->O            1   0.053   0.635  M7/XLXI_1/XLXI_1/M2/XLXI_28 (M7/XLXI_1/XLXI_1/M2/XLXN_38)
     OR4:I2->O             1   0.157   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_31 (M7/XLXI_1/XLXI_1/o2<3>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_26 (M7/XLXI_1/XLXI_1/XLXN_15)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_28 (M7/XLXI_1/Hex<7>)
     BUF:I->O              8   0.393   0.445  M7/XLXI_1/XLXI_16 (M7/Hex<3>)
     INV:I->O             11   0.393   0.668  M7/XLXI_2/XLXI_106 (M7/XLXI_2/XLXN_5)
     AND4:I3->O            2   0.190   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.421ns (2.407ns logic, 10.014ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MTimer/Start_Timing_const[3]_AND_90_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              12.421ns (Levels of Logic = 16)
  Source:            MTimer/cnt_3_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MTimer/Start_Timing_const[3]_AND_90_o falling

  Data Path: MTimer/cnt_3_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.608  MTimer/cnt_3_LDC (MTimer/cnt_3_LDC)
     LUT3:I0->O            4   0.053   0.759  MTimer/cnt_32 (MTimer/cnt_3)
     AND2:I0->O            1   0.053   0.602  M5/MUX1_DispData/XLXI_1/M1/XLXI_27 (M5/MUX1_DispData/XLXI_1/M1/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M5/MUX1_DispData/XLXI_1/M1/XLXI_31 (M5/MUX1_DispData/XLXI_1/o1<3>)
     AND2:I0->O            1   0.053   0.739  M5/MUX1_DispData/XLXI_1/XLXI_15 (M5/MUX1_DispData/XLXI_1/XLXN_8)
     OR2:I0->O            12   0.053   0.811  M5/MUX1_DispData/XLXI_1/XLXI_16 (Disp_num<3>)
     AND2:I0->O            1   0.053   0.602  M7/XLXI_1/XLXI_1/M2/XLXI_27 (M7/XLXI_1/XLXI_1/M2/XLXN_36)
     OR4:I3->O             1   0.190   0.739  M7/XLXI_1/XLXI_1/M2/XLXI_31 (M7/XLXI_1/XLXI_1/o2<3>)
     AND2:I0->O            1   0.053   0.725  M7/XLXI_1/XLXI_1/XLXI_26 (M7/XLXI_1/XLXI_1/XLXN_15)
     OR2:I1->O             1   0.067   0.399  M7/XLXI_1/XLXI_1/XLXI_28 (M7/XLXI_1/Hex<7>)
     BUF:I->O              8   0.393   0.445  M7/XLXI_1/XLXI_16 (M7/Hex<3>)
     INV:I->O             11   0.393   0.668  M7/XLXI_2/XLXI_106 (M7/XLXI_2/XLXN_5)
     AND4:I3->O            2   0.190   0.608  M7/XLXI_2/A20 (M7/XLXI_2/XLXN_17)
     OR4:I3->O             1   0.190   0.725  M7/XLXI_2/do (M7/XLXI_2/XLXN_32)
     OR2:I1->O             1   0.067   0.413  M7/XLXI_2/XLXI_120 (M7/seg<3>)
     LUT3:I2->O            1   0.053   0.399  M7/XLXI_4/Mmux_o4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.421ns (2.440ns logic, 9.981ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M1/clkdiv_26
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M1/clkdiv_26   |    3.108|         |         |         |
M2/clk1        |    2.831|         |         |         |
clk_100mhz     |    2.698|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |    2.576|         |         |         |
clk_100mhz     |    1.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |    1.151|         |         |         |
M4/push        |    1.277|         |         |         |
clk_100mhz     |    1.597|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MS/second_m
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
M2/clk1                               |    1.843|         |         |         |
MS/second_m                           |    3.807|         |         |         |
MTimer/Start_Timing_const[0]_AND_96_o |         |    3.927|         |         |
MTimer/Start_Timing_const[10]_AND_76_o|         |    3.673|         |         |
MTimer/Start_Timing_const[11]_AND_74_o|         |    4.017|         |         |
MTimer/Start_Timing_const[12]_AND_72_o|         |    4.031|         |         |
MTimer/Start_Timing_const[13]_AND_70_o|         |    3.927|         |         |
MTimer/Start_Timing_const[14]_AND_68_o|         |    3.894|         |         |
MTimer/Start_Timing_const[15]_AND_66_o|         |    3.777|         |         |
MTimer/Start_Timing_const[16]_AND_64_o|         |    3.705|         |         |
MTimer/Start_Timing_const[17]_AND_62_o|         |    4.003|         |         |
MTimer/Start_Timing_const[18]_AND_60_o|         |    4.017|         |         |
MTimer/Start_Timing_const[19]_AND_58_o|         |    3.913|         |         |
MTimer/Start_Timing_const[1]_AND_94_o |         |    3.823|         |         |
MTimer/Start_Timing_const[20]_AND_56_o|         |    3.880|         |         |
MTimer/Start_Timing_const[21]_AND_54_o|         |    3.763|         |         |
MTimer/Start_Timing_const[22]_AND_52_o|         |    3.691|         |         |
MTimer/Start_Timing_const[23]_AND_50_o|         |    3.763|         |         |
MTimer/Start_Timing_const[24]_AND_48_o|         |    3.777|         |         |
MTimer/Start_Timing_const[25]_AND_46_o|         |    3.673|         |         |
MTimer/Start_Timing_const[26]_AND_44_o|         |    3.640|         |         |
MTimer/Start_Timing_const[27]_AND_42_o|         |    3.523|         |         |
MTimer/Start_Timing_const[28]_AND_40_o|         |    3.451|         |         |
MTimer/Start_Timing_const[29]_AND_38_o|         |    3.691|         |         |
MTimer/Start_Timing_const[2]_AND_92_o |         |    3.790|         |         |
MTimer/Start_Timing_const[30]_AND_36_o|         |    3.213|         |         |
MTimer/Start_Timing_const[31]_AND_34_o|         |    3.601|         |         |
MTimer/Start_Timing_const[3]_AND_90_o |         |    3.673|         |         |
MTimer/Start_Timing_const[4]_AND_88_o |         |    3.601|         |         |
MTimer/Start_Timing_const[5]_AND_86_o |         |    3.880|         |         |
MTimer/Start_Timing_const[6]_AND_84_o |         |    3.894|         |         |
MTimer/Start_Timing_const[7]_AND_82_o |         |    3.790|         |         |
MTimer/Start_Timing_const[8]_AND_80_o |         |    3.777|         |         |
MTimer/Start_Timing_const[9]_AND_78_o |         |    3.640|         |         |
clk_100mhz                            |    3.286|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[0]_AND_96_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.550|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[10]_AND_76_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[11]_AND_74_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[12]_AND_72_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.550|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[13]_AND_70_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[14]_AND_68_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[15]_AND_66_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[16]_AND_64_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.550|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[17]_AND_62_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[18]_AND_60_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[19]_AND_58_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[1]_AND_94_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[20]_AND_56_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.550|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[21]_AND_54_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[22]_AND_52_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[23]_AND_50_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[24]_AND_48_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.550|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[25]_AND_46_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[26]_AND_44_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[27]_AND_42_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[28]_AND_40_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[29]_AND_38_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.537|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[2]_AND_92_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[30]_AND_36_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.537|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[31]_AND_34_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.524|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[3]_AND_90_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[4]_AND_88_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.550|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[5]_AND_86_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[6]_AND_84_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[7]_AND_82_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[8]_AND_80_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.550|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MTimer/Start_Timing_const[9]_AND_78_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.726|         |
clk_100mhz     |         |         |    1.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
M1/clkdiv_26                          |    8.123|         |    2.322|         |
M2/clk1                               |  181.541|         |         |         |
M4/push                               |    7.084|         |         |         |
MS/second_m                           |    8.669|         |         |         |
MTimer/Start_Timing_const[0]_AND_96_o |         |    8.884|         |         |
MTimer/Start_Timing_const[10]_AND_76_o|         |    8.891|         |         |
MTimer/Start_Timing_const[11]_AND_74_o|         |    8.891|         |         |
MTimer/Start_Timing_const[12]_AND_72_o|         |    8.884|         |         |
MTimer/Start_Timing_const[13]_AND_70_o|         |    8.891|         |         |
MTimer/Start_Timing_const[14]_AND_68_o|         |    8.891|         |         |
MTimer/Start_Timing_const[15]_AND_66_o|         |    8.891|         |         |
MTimer/Start_Timing_const[16]_AND_64_o|         |    8.884|         |         |
MTimer/Start_Timing_const[17]_AND_62_o|         |    8.891|         |         |
MTimer/Start_Timing_const[18]_AND_60_o|         |    8.891|         |         |
MTimer/Start_Timing_const[19]_AND_58_o|         |    8.891|         |         |
MTimer/Start_Timing_const[1]_AND_94_o |         |    8.891|         |         |
MTimer/Start_Timing_const[20]_AND_56_o|         |    8.812|         |         |
MTimer/Start_Timing_const[21]_AND_54_o|         |    8.819|         |         |
MTimer/Start_Timing_const[22]_AND_52_o|         |    8.819|         |         |
MTimer/Start_Timing_const[23]_AND_50_o|         |    8.819|         |         |
MTimer/Start_Timing_const[24]_AND_48_o|         |    8.812|         |         |
MTimer/Start_Timing_const[25]_AND_46_o|         |    8.819|         |         |
MTimer/Start_Timing_const[26]_AND_44_o|         |    8.819|         |         |
MTimer/Start_Timing_const[27]_AND_42_o|         |    8.819|         |         |
MTimer/Start_Timing_const[28]_AND_40_o|         |    8.884|         |         |
MTimer/Start_Timing_const[29]_AND_38_o|         |    8.891|         |         |
MTimer/Start_Timing_const[2]_AND_92_o |         |    8.891|         |         |
MTimer/Start_Timing_const[30]_AND_36_o|         |    8.893|         |         |
MTimer/Start_Timing_const[31]_AND_34_o|         |    8.891|         |         |
MTimer/Start_Timing_const[3]_AND_90_o |         |    8.891|         |         |
MTimer/Start_Timing_const[4]_AND_88_o |         |    8.884|         |         |
MTimer/Start_Timing_const[5]_AND_86_o |         |    8.891|         |         |
MTimer/Start_Timing_const[6]_AND_84_o |         |    8.891|         |         |
MTimer/Start_Timing_const[7]_AND_82_o |         |    8.891|         |         |
MTimer/Start_Timing_const[8]_AND_80_o |         |    8.884|         |         |
MTimer/Start_Timing_const[9]_AND_78_o |         |    8.891|         |         |
clk_100mhz                            |  497.102|    1.558|   91.218|         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.38 secs
 
--> 

Total memory usage is 4649548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  120 (   0 filtered)
Number of infos    :   23 (   0 filtered)

