// Auto-flattened Verilog file

// ===== Macros =====
`define XFR_IDLE        2'b00
`define XFR_WRITE       2'b01
`define XFR_READ        2'b10
`define XFR_RDWT        2'b11
`define MGM_POWERUP         3'b000
`define MGM_PRECHARGE    3'b001
`define MGM_PCHWT        3'b010
`define MGM_REFRESH      3'b011
`define MGM_REFWT        3'b100
`define MGM_MODE_REG     3'b101
`define MGM_MODE_WT      3'b110
`define MGM_ACTIVE       3'b111
`define   ACT       0
`define   NOP       1
`define   READ      2
`define   WRITE     3
`define   PRECH     4
`define   A_REF     5
`define   BST       6
`define   LMR       7
`define BANK_IDLE         3'b000
`define BANK_PRE          3'b001
`define BANK_ACT          3'b010
`define BANK_XFR          3'b011
`define BANK_DMA_LAST_PRE 3'b100
`define SDR_REQ_ID_W       4
`define SDR_RFSH_TIMER_W    12
`define SDR_RFSH_ROW_CNT_W   3
`define OP_PRE           2'b00
`define OP_ACT           2'b01
`define OP_RD            2'b10
`define OP_WR            2'b11
`define SDR_DESEL        4'b1111
`define SDR_NOOP         4'b0111
`define SDR_ACTIVATE     4'b0011
`define SDR_READ         4'b0101
`define SDR_WRITE        4'b0100
`define SDR_BT           4'b0110
`define SDR_PRECHARGE    4'b0010
`define SDR_REFRESH      4'b0001
`define SDR_MODE         4'b0000
`define  ASIC            1'b1
`define  FPGA            1'b0
`define  TARGET_DESIGN   `FPGA
`define  REQ_BW    (`TARGET_DESIGN == `FPGA) ? 6 : 12   //  Request Width
`define   ACT       0
`define   NOP       1
`define   READ      2
`define   READ_A    3
`define   WRITE     4
`define   WRITE_A   5
`define   PRECH     6
`define   A_REF     7
`define   BST       8
`define   LMR       9
`define REQ_IDLE        2'b00
`define REQ_ACTIVE      2'b01
`define REQ_PAGE_WRAP   2'b10
`define   ACT       0
`define   NOP       1
`define   READ      2
`define   READ_A    3
`define   SDRAM_WRITE     4
`define   WRITE_A   5
`define   SDRAM_PRECH     6
`define   SDRAM_A_REF     7
`define   SDRAM_BST       8
`define   SDRAM_LMR       9

