baseURL = 'https://lukasvik.io/'
languageCode = 'en-us'
title = 'Lukas Vik'

# ------------------------------------------------------------------------------
# Theme settings
# ------------------------------------------------------------------------------
theme = "hugo-story"
disableKinds = ["taxonomy", "section"]

# ------------------------------------------------------------------------------
# Contact links
# ------------------------------------------------------------------------------
[[Params.social]]
name = "Linkedin"
icon = "brands fa-linkedin"
link = "https://www.linkedin.com/in/lukas-vik"

[[Params.social]]
name = "GitHub"
icon = "brands fa-github"
link = "https://github.com/LukasVik"

[[Params.social]]
name = "Email"
icon = "fa-envelope"
link = "mailto:lukas.vik.biz@gmail.com"

[[Params.social]]
name = "Telegram"
icon = "brands fa-telegram"
link = "https://telegram.me/lukasvik89"

[[Params.social]]
name = "YouTube"
icon = "brands fa-youtube"
link = "https://www.youtube.com/@lukasvik89"

# ------------------------------------------------------------------------------
# Open-source projects
# ------------------------------------------------------------------------------
[[Params.open_source]]
name = "hdl-modules"
website = "https://hdl-modules.com"
description = """
I am the author and maintainer of hdl-modules, a collection of reusable, high-quality,
peer-reviewed VHDL building blocks.
"""

[[Params.open_source]]
name = "hdl-registers"
website = "https://hdl-registers.com"
description = """
I am the author and maintainer of hdl-registers, an HDL register code generator fast enough
to run in real time.
"""

[[Params.open_source]]
name = "tsfpga"
website = "https://tsfpga.com"
description = """
I am the author and maintainer of tsfpga, a flexible and scalable development platform for
modern FPGA projects.
"""

# ------------------------------------------------------------------------------
# Publications
# ------------------------------------------------------------------------------
[[Params.publication]]
url = "https://www.linkedin.com/pulse/reliable-cdc-constraints-5-asynchronous-fifo-lukas-vik-snlgf"
title = "Reliable FPGA CDC constraints #5: Asynchronous FIFO"
year = 2024
type = "article"

[[Params.publication]]
url = "https://www.linkedin.com/pulse/reliable-cdc-constraints-4-build-tool-settings-lukas-vik-yknsc"
title = "Reliable FPGA CDC constraints #4: Build tool settings"
year = 2024
type = "article"

[[Params.publication]]
url = "https://www.linkedin.com/pulse/reliable-cdc-constraints-3-pulses-lukas-vik-31tif"
title = "Reliable FPGA CDC constraints #3: Pulses"
year = 2024
type = "article"

[[Params.publication]]
url = "https://www.linkedin.com/pulse/reliable-cdc-constraints-2-counters-fifos-lukas-vik-ist5c"
title = "Reliable FPGA CDC constraints #2: Counters and FIFOs"
year = 2024
type = "article"

[[Params.publication]]
url = "https://www.linkedin.com/pulse/reliable-cdc-constraints-1-lukas-vik-copcf"
title = "Reliable FPGA CDC constraints #1: The simple single-bit level CDC"
year = 2024
type = "article"

# Separator
[[Params.publication]]
url = ""

[[Params.publication]]
url = "https://www.linkedin.com/pulse/io-timing-constraints-fpgaasic-6-sink-synchronous-output-lukas-vik-yod6f"
title = "I/O timing constraints for FPGA/ASIC #6: Sink-synchronous output"
year = 2025
type = "article"

[[Params.publication]]
url = "https://www.linkedin.com/pulse/io-timing-constraints-fpgaasic-5-system-synchronous-output-lukas-vik-bv86f"
title = "I/O timing constraints for FPGA/ASIC #5: System-synchronous output"
year = 2025
type = "article"

[[Params.publication]]
url = "https://www.linkedin.com/pulse/io-timing-constraints-fpgaasic-4-source-synchronous-output-lukas-vik-fudxc"
title = "I/O timing constraints for FPGA/ASIC #4: Source-synchronous output"
year = 2025
type = "article"

[[Params.publication]]
url = "https://www.linkedin.com/pulse/io-timing-constraints-fpgaasic-3-sink-synchronous-input-lukas-vik-iuxuf"
title = "I/O timing constraints for FPGA/ASIC #3: Sink-synchronous input"
year = 2025
type = "article"

[[Params.publication]]
url = "https://www.linkedin.com/pulse/io-timing-constraints-fpgaasic-2-system-synchronous-input-lukas-vik-gpnkf"
title = "I/O timing constraints for FPGA/ASIC #2: System-synchronous input"
year = 2025
type = "article"

[[Params.publication]]
url = "https://www.linkedin.com/pulse/io-timing-constraints-fpgaasic-1-source-synchronous-input-lukas-vik-0xslf"
title = "I/O timing constraints for FPGA/ASIC #1: Source-synchronous input"
year = 2025
type = "article"

# Separator
[[Params.publication]]
url = ""

[[Params.publication]]
url = "https://www.linkedin.com/pulse/many-ways-mess-up-readyvalid-handshaking-lukas-vik-2mqdf"
title = "The many ways to mess up ready/valid handshaking"
year = 2024
type = "article"

[[Params.publication]]
url = "https://www.youtube.com/watch?v=AA-YJNMIDJw"
title = "Why is CDC so hard? Presentation at CERN"
year = 2024
type = "conference talk"

[[Params.publication]]
url = "https://youtu.be/kt4FGFKl5E0"
title = "Simulate FPGA design with Vivado simulation libraries"
year = 2024
type = "video tutorial"

# Separator
[[Params.publication]]
url = ""

[[Params.publication]]
url = "http://liu.diva-portal.org/smash/get/diva2:747961/FULLTEXT01.pdf"
title = "Real-time stereoscopic object tracking on FPGA using neural networks"
year = 2014
type = "master thesis"
