Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\SUB.vf" into library work
Parsing module <ADSU8_HXILINX_SUB>.
Parsing module <SUB>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\SHL.vf" into library work
Parsing module <INV8_HXILINX_SHL>.
Parsing module <SHL>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\DIV10.vf" into library work
Parsing module <DIV10>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\CATEXOR.vf" into library work
Parsing module <CATEXOR>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\ADD.vf" into library work
Parsing module <ADD8_HXILINX_ADD>.
Parsing module <ADD>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\SELECTOR.vf" into library work
Parsing module <SELECTOR>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\OPERATER.vf" into library work
Parsing module <ADD8_HXILINX_OPERATER>.
Parsing module <INV8_HXILINX_OPERATER>.
Parsing module <ADSU8_HXILINX_OPERATER>.
Parsing module <CATEXOR_MUSER_OPERATER>.
Parsing module <SHL_MUSER_OPERATER>.
Parsing module <SUB_MUSER_OPERATER>.
Parsing module <ADD_MUSER_OPERATER>.
Parsing module <OPERATER>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\MUX8to1.vf" into library work
Parsing module <M4_1E_HXILINX_MUX8to1>.
Parsing module <M2_1_HXILINX_MUX8to1>.
Parsing module <MUX8to1>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\Div100K.vf" into library work
Parsing module <DIV10_MUSER_Div100K>.
Parsing module <Div100K>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\Display_LED.vf" into library work
Parsing module <Display_LED>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\BCD_TO_7SEG.vf" into library work
Parsing module <D4_16E_HXILINX_BCD_TO_7SEG>.
Parsing module <OR6_HXILINX_BCD_TO_7SEG>.
Parsing module <BCD_TO_7SEG>.
Analyzing Verilog file "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" into library work
Parsing module <D4_16E_HXILINX_ALU>.
Parsing module <ADD8_HXILINX_ALU>.
Parsing module <INV8_HXILINX_ALU>.
Parsing module <OR6_HXILINX_ALU>.
Parsing module <ADSU8_HXILINX_ALU>.
Parsing module <M4_1E_HXILINX_ALU>.
Parsing module <M2_1_HXILINX_ALU>.
Parsing module <DIV10_MUSER_ALU>.
Parsing module <Div100K_MUSER_ALU>.
Parsing module <MUX8to1_MUSER_ALU>.
Parsing module <CATEXOR_MUSER_ALU>.
Parsing module <SHL_MUSER_ALU>.
Parsing module <SUB_MUSER_ALU>.
Parsing module <ADD_MUSER_ALU>.
Parsing module <OPERATER_MUSER_ALU>.
Parsing module <Display_LED_MUSER_ALU>.
Parsing module <BCD_TO_7SEG_MUSER_ALU>.
Parsing module <SELECTOR_MUSER_ALU>.
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.

Elaborating module <SELECTOR_MUSER_ALU>.

Elaborating module <FDP>.

Elaborating module <FDC>.

Elaborating module <OR2>.

Elaborating module <BCD_TO_7SEG_MUSER_ALU>.

Elaborating module <D4_16E_HXILINX_ALU>.
WARNING:HDLCompiler:1127 - "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" Line 649: Assignment to D8 ignored, since the identifier is never used

Elaborating module <OR4>.

Elaborating module <OR6_HXILINX_ALU>.

Elaborating module <OR5>.

Elaborating module <INV>.

Elaborating module <VCC>.

Elaborating module <Display_LED_MUSER_ALU>.

Elaborating module <BUF>.

Elaborating module <OPERATER_MUSER_ALU>.

Elaborating module <ADD_MUSER_ALU>.

Elaborating module <ADD8_HXILINX_ALU>.

Elaborating module <GND>.

Elaborating module <SUB_MUSER_ALU>.

Elaborating module <ADSU8_HXILINX_ALU>.
WARNING:HDLCompiler:1127 - "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" Line 520: Assignment to XLXN_7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" Line 521: Assignment to XLXN_7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" Line 524: Assignment to XLXN_7 ignored, since the identifier is never used

Elaborating module <SHL_MUSER_ALU>.

Elaborating module <INV8_HXILINX_ALU>.

Elaborating module <CATEXOR_MUSER_ALU>.

Elaborating module <XOR2>.

Elaborating module <MUX8to1_MUSER_ALU>.

Elaborating module <M4_1E_HXILINX_ALU>.

Elaborating module <M2_1_HXILINX_ALU>.

Elaborating module <Div100K_MUSER_ALU>.

Elaborating module <DIV10_MUSER_ALU>.

Elaborating module <AND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <SELECTOR_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	no macro.
Unit <SELECTOR_MUSER_ALU> synthesized.

Synthesizing Unit <BCD_TO_7SEG_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Set property "HU_SET = XLXI_1_56" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_54" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_6_55" for instance <XLXI_6>.
INFO:Xst:3210 - "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" line 636: Output port <D8> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <BCD_TO_7SEG_MUSER_ALU> synthesized.

Synthesizing Unit <D4_16E_HXILINX_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	inferred  16 Multiplexer(s).
Unit <D4_16E_HXILINX_ALU> synthesized.

Synthesizing Unit <OR6_HXILINX_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	no macro.
Unit <OR6_HXILINX_ALU> synthesized.

Synthesizing Unit <Display_LED_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	no macro.
Unit <Display_LED_MUSER_ALU> synthesized.

Synthesizing Unit <OPERATER_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	no macro.
Unit <OPERATER_MUSER_ALU> synthesized.

Synthesizing Unit <ADD_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Set property "HU_SET = XLXI_1_53" for instance <XLXI_1>.
INFO:Xst:3210 - "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" line 539: Output port <CO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" line 539: Output port <OFL> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ADD_MUSER_ALU> synthesized.

Synthesizing Unit <ADD8_HXILINX_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Found 9-bit adder for signal <n0019> created at line 107.
    Found 9-bit adder for signal <n0010> created at line 107.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_ALU> synthesized.

Synthesizing Unit <SUB_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Set property "HU_SET = XLXI_4_52" for instance <XLXI_4>.
INFO:Xst:3210 - "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" line 516: Output port <CO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf" line 516: Output port <OFL> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SUB_MUSER_ALU> synthesized.

Synthesizing Unit <ADSU8_HXILINX_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Found 9-bit subtractor for signal <GND_20_o_GND_20_o_sub_3_OUT> created at line 160.
    Found 9-bit subtractor for signal <GND_20_o_GND_20_o_sub_4_OUT> created at line 160.
    Found 9-bit adder for signal <n0039> created at line 158.
    Found 9-bit adder for signal <BUS_0001_GND_20_o_add_1_OUT> created at line 158.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU8_HXILINX_ALU> synthesized.

Synthesizing Unit <SHL_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Set property "HU_SET = XLXI_1_51" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <SHL_MUSER_ALU> synthesized.

Synthesizing Unit <INV8_HXILINX_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	no macro.
Unit <INV8_HXILINX_ALU> synthesized.

Synthesizing Unit <CATEXOR_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	no macro.
Unit <CATEXOR_MUSER_ALU> synthesized.

Synthesizing Unit <MUX8to1_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Set property "HU_SET = XLXI_1_39" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_46" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_40" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_43" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_41" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_44" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_42" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_45" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_18_47" for instance <XLXI_18>.
    Set property "HU_SET = XLXI_19_48" for instance <XLXI_19>.
    Set property "HU_SET = XLXI_20_49" for instance <XLXI_20>.
    Set property "HU_SET = XLXI_21_50" for instance <XLXI_21>.
    Summary:
	no macro.
Unit <MUX8to1_MUSER_ALU> synthesized.

Synthesizing Unit <M4_1E_HXILINX_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 191.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_ALU> synthesized.

Synthesizing Unit <M2_1_HXILINX_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_ALU> synthesized.

Synthesizing Unit <Div100K_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	no macro.
Unit <Div100K_MUSER_ALU> synthesized.

Synthesizing Unit <DIV10_MUSER_ALU>.
    Related source file is "C:\Users\beaut\Desktop\flie\LAB9NEW\ALU.vf".
    Summary:
	no macro.
Unit <DIV10_MUSER_ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 9-bit adder                                           : 2
 9-bit addsub                                          : 2
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 4-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 9-bit adder carry in                                  : 1
 9-bit addsub                                          : 2
# Registers                                            : 24
 Flip-Flops                                            : 24
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 26
 1-bit 4-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <DIV10_MUSER_ALU> ...

Optimizing unit <BCD_TO_7SEG_MUSER_ALU> ...

Optimizing unit <ADD8_HXILINX_ALU> ...

Optimizing unit <ADSU8_HXILINX_ALU> ...

Optimizing unit <INV8_HXILINX_ALU> ...

Optimizing unit <XLXI_21> ...

Optimizing unit <XLXI_20> ...

Optimizing unit <XLXI_19> ...

Optimizing unit <XLXI_18> ...

Optimizing unit <MUX8to1_MUSER_ALU> ...

Optimizing unit <M4_1E_HXILINX_ALU> ...

Optimizing unit <D4_16E_HXILINX_ALU> ...

Optimizing unit <OR6_HXILINX_ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 180
#      AND2                        : 5
#      BUF                         : 16
#      GND                         : 1
#      INV                         : 51
#      LUT2                        : 8
#      LUT3                        : 12
#      LUT4                        : 15
#      LUT5                        : 1
#      LUT6                        : 9
#      MUXCY                       : 21
#      OR2                         : 2
#      OR4                         : 3
#      OR5                         : 2
#      VCC                         : 2
#      XOR2                        : 8
#      XORCY                       : 24
# FlipFlops/Latches                : 24
#      FD                          : 10
#      FDC                         : 13
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 44
#      IBUF                        : 17
#      OBUF                        : 27

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  11440     0%  
 Number of Slice LUTs:                   96  out of   5720     1%  
    Number used as Logic:                96  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    120
   Number with an unused Flip Flop:      96  out of    120    80%  
   Number with an unused LUT:            24  out of    120    20%  
   Number of fully used LUT-FF pairs:     0  out of    120     0%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    102    45%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
xl                                 | BUFGP                         | 4     |
XLXI_139/XLXI_27/XLXN_51           | NONE(XLXI_139/XLXI_27/XLXI_17)| 1     |
XLXI_139/XLXI_27/XLXN_50           | NONE(XLXI_139/XLXI_27/XLXI_16)| 1     |
XLXI_139/XLXI_26/XLXN_51           | NONE(XLXI_139/XLXI_26/XLXI_17)| 1     |
XLXI_139/XLXI_26/XLXN_50           | NONE(XLXI_139/XLXI_26/XLXI_16)| 1     |
XLXI_139/XLXI_25/XLXN_51           | NONE(XLXI_139/XLXI_25/XLXI_17)| 1     |
XLXI_139/XLXI_25/XLXN_50           | NONE(XLXI_139/XLXI_25/XLXI_16)| 1     |
XLXI_139/XLXI_24/XLXN_51           | NONE(XLXI_139/XLXI_24/XLXI_17)| 1     |
XLXI_139/XLXI_24/XLXN_50           | NONE(XLXI_139/XLXI_24/XLXI_16)| 1     |
XLXI_139/XLXI_23/XLXN_51           | NONE(XLXI_139/XLXI_23/XLXI_17)| 1     |
XLXI_139/XLXI_23/XLXN_50           | NONE(XLXI_139/XLXI_23/XLXI_16)| 1     |
XLXI_139/XLXI_27/XLXN_48           | NONE(XLXI_139/XLXI_27/XLXI_15)| 1     |
XLXI_139/XLXI_26/XLXN_41           | NONE(XLXI_139/XLXI_27/XLXI_14)| 1     |
XLXI_139/XLXI_26/XLXN_48           | NONE(XLXI_139/XLXI_26/XLXI_15)| 1     |
XLXI_139/XLXI_25/XLXN_41           | NONE(XLXI_139/XLXI_26/XLXI_14)| 1     |
XLXI_139/XLXI_25/XLXN_48           | NONE(XLXI_139/XLXI_25/XLXI_15)| 1     |
XLXI_139/XLXI_24/XLXN_41           | NONE(XLXI_139/XLXI_25/XLXI_14)| 1     |
XLXI_139/XLXI_24/XLXN_48           | NONE(XLXI_139/XLXI_24/XLXI_15)| 1     |
XLXI_139/XLXI_23/XLXN_41           | NONE(XLXI_139/XLXI_24/XLXI_14)| 1     |
XLXI_139/XLXI_23/XLXN_48           | NONE(XLXI_139/XLXI_23/XLXI_15)| 1     |
OSC                                | BUFGP                         | 1     |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.678ns (Maximum Frequency: 373.483MHz)
   Minimum input arrival time before clock: 2.335ns
   Maximum output required time after clock: 10.915ns
   Maximum combinational path delay: 12.752ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'xl'
  Clock period: 1.199ns (frequency: 833.854MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.199ns (Levels of Logic = 0)
  Source:            XLXI_4/XLXI_10 (FF)
  Destination:       XLXI_4/XLXI_4 (FF)
  Source Clock:      xl rising
  Destination Clock: xl rising

  Data Path: XLXI_4/XLXI_10 to XLXI_4/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  XLXI_4/XLXI_10 (XLXI_4/XLXN_23)
     FDP:D                     0.102          XLXI_4/XLXI_4
    ----------------------------------------
    Total                      1.199ns (0.549ns logic, 0.650ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_27/XLXN_51'
  Clock period: 2.678ns (frequency: 373.483MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_27/XLXI_17 (FF)
  Destination:       XLXI_139/XLXI_27/XLXI_17 (FF)
  Source Clock:      XLXI_139/XLXI_27/XLXN_51 falling
  Destination Clock: XLXI_139/XLXI_27/XLXN_51 falling

  Data Path: XLXI_139/XLXI_27/XLXI_17 to XLXI_139/XLXI_27/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_139/XLXI_27/XLXI_17 (XLXI_139/XLXI_27/XLXN_41)
     AND2:I1->O            2   0.223   0.616  XLXI_139/XLXI_27/XLXI_34 (XLXI_139/XLXI_27/XLXN_45)
     FDC:CLR                   0.430          XLXI_139/XLXI_27/XLXI_17
    ----------------------------------------
    Total                      2.678ns (1.100ns logic, 1.578ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_27/XLXN_50'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_27/XLXI_16 (FF)
  Destination:       XLXI_139/XLXI_27/XLXI_16 (FF)
  Source Clock:      XLXI_139/XLXI_27/XLXN_50 falling
  Destination Clock: XLXI_139/XLXI_27/XLXN_50 falling

  Data Path: XLXI_139/XLXI_27/XLXI_16 to XLXI_139/XLXI_27/XLXI_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_139/XLXI_27/XLXI_16 (XLXI_139/XLXI_27/XLXN_51)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_27/XLXI_33 (XLXI_139/XLXI_27/XLXN_38)
     FDC:D                     0.102          XLXI_139/XLXI_27/XLXI_16
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_26/XLXN_51'
  Clock period: 2.678ns (frequency: 373.483MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_26/XLXI_17 (FF)
  Destination:       XLXI_139/XLXI_26/XLXI_17 (FF)
  Source Clock:      XLXI_139/XLXI_26/XLXN_51 falling
  Destination Clock: XLXI_139/XLXI_26/XLXN_51 falling

  Data Path: XLXI_139/XLXI_26/XLXI_17 to XLXI_139/XLXI_26/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_139/XLXI_26/XLXI_17 (XLXI_139/XLXI_26/XLXN_41)
     AND2:I1->O            2   0.223   0.616  XLXI_139/XLXI_26/XLXI_34 (XLXI_139/XLXI_26/XLXN_45)
     FDC:CLR                   0.430          XLXI_139/XLXI_26/XLXI_17
    ----------------------------------------
    Total                      2.678ns (1.100ns logic, 1.578ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_26/XLXN_50'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_26/XLXI_16 (FF)
  Destination:       XLXI_139/XLXI_26/XLXI_16 (FF)
  Source Clock:      XLXI_139/XLXI_26/XLXN_50 falling
  Destination Clock: XLXI_139/XLXI_26/XLXN_50 falling

  Data Path: XLXI_139/XLXI_26/XLXI_16 to XLXI_139/XLXI_26/XLXI_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_139/XLXI_26/XLXI_16 (XLXI_139/XLXI_26/XLXN_51)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_26/XLXI_33 (XLXI_139/XLXI_26/XLXN_38)
     FDC:D                     0.102          XLXI_139/XLXI_26/XLXI_16
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_25/XLXN_51'
  Clock period: 2.678ns (frequency: 373.483MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_25/XLXI_17 (FF)
  Destination:       XLXI_139/XLXI_25/XLXI_17 (FF)
  Source Clock:      XLXI_139/XLXI_25/XLXN_51 falling
  Destination Clock: XLXI_139/XLXI_25/XLXN_51 falling

  Data Path: XLXI_139/XLXI_25/XLXI_17 to XLXI_139/XLXI_25/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_139/XLXI_25/XLXI_17 (XLXI_139/XLXI_25/XLXN_41)
     AND2:I1->O            2   0.223   0.616  XLXI_139/XLXI_25/XLXI_34 (XLXI_139/XLXI_25/XLXN_45)
     FDC:CLR                   0.430          XLXI_139/XLXI_25/XLXI_17
    ----------------------------------------
    Total                      2.678ns (1.100ns logic, 1.578ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_25/XLXN_50'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_25/XLXI_16 (FF)
  Destination:       XLXI_139/XLXI_25/XLXI_16 (FF)
  Source Clock:      XLXI_139/XLXI_25/XLXN_50 falling
  Destination Clock: XLXI_139/XLXI_25/XLXN_50 falling

  Data Path: XLXI_139/XLXI_25/XLXI_16 to XLXI_139/XLXI_25/XLXI_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_139/XLXI_25/XLXI_16 (XLXI_139/XLXI_25/XLXN_51)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_25/XLXI_33 (XLXI_139/XLXI_25/XLXN_38)
     FDC:D                     0.102          XLXI_139/XLXI_25/XLXI_16
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_24/XLXN_51'
  Clock period: 2.678ns (frequency: 373.483MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_24/XLXI_17 (FF)
  Destination:       XLXI_139/XLXI_24/XLXI_17 (FF)
  Source Clock:      XLXI_139/XLXI_24/XLXN_51 falling
  Destination Clock: XLXI_139/XLXI_24/XLXN_51 falling

  Data Path: XLXI_139/XLXI_24/XLXI_17 to XLXI_139/XLXI_24/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_139/XLXI_24/XLXI_17 (XLXI_139/XLXI_24/XLXN_41)
     AND2:I1->O            2   0.223   0.616  XLXI_139/XLXI_24/XLXI_34 (XLXI_139/XLXI_24/XLXN_45)
     FDC:CLR                   0.430          XLXI_139/XLXI_24/XLXI_17
    ----------------------------------------
    Total                      2.678ns (1.100ns logic, 1.578ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_24/XLXN_50'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_24/XLXI_16 (FF)
  Destination:       XLXI_139/XLXI_24/XLXI_16 (FF)
  Source Clock:      XLXI_139/XLXI_24/XLXN_50 falling
  Destination Clock: XLXI_139/XLXI_24/XLXN_50 falling

  Data Path: XLXI_139/XLXI_24/XLXI_16 to XLXI_139/XLXI_24/XLXI_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_139/XLXI_24/XLXI_16 (XLXI_139/XLXI_24/XLXN_51)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_24/XLXI_33 (XLXI_139/XLXI_24/XLXN_38)
     FDC:D                     0.102          XLXI_139/XLXI_24/XLXI_16
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_23/XLXN_51'
  Clock period: 2.678ns (frequency: 373.483MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_23/XLXI_17 (FF)
  Destination:       XLXI_139/XLXI_23/XLXI_17 (FF)
  Source Clock:      XLXI_139/XLXI_23/XLXN_51 falling
  Destination Clock: XLXI_139/XLXI_23/XLXN_51 falling

  Data Path: XLXI_139/XLXI_23/XLXI_17 to XLXI_139/XLXI_23/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_139/XLXI_23/XLXI_17 (XLXI_139/XLXI_23/XLXN_41)
     AND2:I1->O            2   0.223   0.616  XLXI_139/XLXI_23/XLXI_34 (XLXI_139/XLXI_23/XLXN_45)
     FDC:CLR                   0.430          XLXI_139/XLXI_23/XLXI_17
    ----------------------------------------
    Total                      2.678ns (1.100ns logic, 1.578ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_23/XLXN_50'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_23/XLXI_16 (FF)
  Destination:       XLXI_139/XLXI_23/XLXI_16 (FF)
  Source Clock:      XLXI_139/XLXI_23/XLXN_50 falling
  Destination Clock: XLXI_139/XLXI_23/XLXN_50 falling

  Data Path: XLXI_139/XLXI_23/XLXI_16 to XLXI_139/XLXI_23/XLXI_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_139/XLXI_23/XLXI_16 (XLXI_139/XLXI_23/XLXN_51)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_23/XLXI_33 (XLXI_139/XLXI_23/XLXN_38)
     FDC:D                     0.102          XLXI_139/XLXI_23/XLXI_16
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_27/XLXN_48'
  Clock period: 2.350ns (frequency: 425.622MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.350ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_27/XLXI_15 (FF)
  Destination:       XLXI_139/XLXI_27/XLXI_15 (FF)
  Source Clock:      XLXI_139/XLXI_27/XLXN_48 falling
  Destination Clock: XLXI_139/XLXI_27/XLXN_48 falling

  Data Path: XLXI_139/XLXI_27/XLXI_15 to XLXI_139/XLXI_27/XLXI_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_139/XLXI_27/XLXI_15 (XLXI_139/XLXI_27/XLXN_50)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_27/XLXI_32 (XLXI_139/XLXI_27/XLXN_36)
     FD:D                      0.102          XLXI_139/XLXI_27/XLXI_15
    ----------------------------------------
    Total                      2.350ns (1.117ns logic, 1.233ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_26/XLXN_41'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_27/XLXI_14 (FF)
  Destination:       XLXI_139/XLXI_27/XLXI_14 (FF)
  Source Clock:      XLXI_139/XLXI_26/XLXN_41 falling
  Destination Clock: XLXI_139/XLXI_26/XLXN_41 falling

  Data Path: XLXI_139/XLXI_27/XLXI_14 to XLXI_139/XLXI_27/XLXI_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_139/XLXI_27/XLXI_14 (XLXI_139/XLXI_27/XLXN_48)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_27/XLXI_18 (XLXI_139/XLXI_27/XLXN_49)
     FD:D                      0.102          XLXI_139/XLXI_27/XLXI_14
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_26/XLXN_48'
  Clock period: 2.350ns (frequency: 425.622MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.350ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_26/XLXI_15 (FF)
  Destination:       XLXI_139/XLXI_26/XLXI_15 (FF)
  Source Clock:      XLXI_139/XLXI_26/XLXN_48 falling
  Destination Clock: XLXI_139/XLXI_26/XLXN_48 falling

  Data Path: XLXI_139/XLXI_26/XLXI_15 to XLXI_139/XLXI_26/XLXI_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_139/XLXI_26/XLXI_15 (XLXI_139/XLXI_26/XLXN_50)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_26/XLXI_32 (XLXI_139/XLXI_26/XLXN_36)
     FD:D                      0.102          XLXI_139/XLXI_26/XLXI_15
    ----------------------------------------
    Total                      2.350ns (1.117ns logic, 1.233ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_25/XLXN_41'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_26/XLXI_14 (FF)
  Destination:       XLXI_139/XLXI_26/XLXI_14 (FF)
  Source Clock:      XLXI_139/XLXI_25/XLXN_41 falling
  Destination Clock: XLXI_139/XLXI_25/XLXN_41 falling

  Data Path: XLXI_139/XLXI_26/XLXI_14 to XLXI_139/XLXI_26/XLXI_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_139/XLXI_26/XLXI_14 (XLXI_139/XLXI_26/XLXN_48)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_26/XLXI_18 (XLXI_139/XLXI_26/XLXN_49)
     FD:D                      0.102          XLXI_139/XLXI_26/XLXI_14
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_25/XLXN_48'
  Clock period: 2.350ns (frequency: 425.622MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.350ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_25/XLXI_15 (FF)
  Destination:       XLXI_139/XLXI_25/XLXI_15 (FF)
  Source Clock:      XLXI_139/XLXI_25/XLXN_48 falling
  Destination Clock: XLXI_139/XLXI_25/XLXN_48 falling

  Data Path: XLXI_139/XLXI_25/XLXI_15 to XLXI_139/XLXI_25/XLXI_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_139/XLXI_25/XLXI_15 (XLXI_139/XLXI_25/XLXN_50)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_25/XLXI_32 (XLXI_139/XLXI_25/XLXN_36)
     FD:D                      0.102          XLXI_139/XLXI_25/XLXI_15
    ----------------------------------------
    Total                      2.350ns (1.117ns logic, 1.233ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_24/XLXN_41'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_25/XLXI_14 (FF)
  Destination:       XLXI_139/XLXI_25/XLXI_14 (FF)
  Source Clock:      XLXI_139/XLXI_24/XLXN_41 falling
  Destination Clock: XLXI_139/XLXI_24/XLXN_41 falling

  Data Path: XLXI_139/XLXI_25/XLXI_14 to XLXI_139/XLXI_25/XLXI_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_139/XLXI_25/XLXI_14 (XLXI_139/XLXI_25/XLXN_48)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_25/XLXI_18 (XLXI_139/XLXI_25/XLXN_49)
     FD:D                      0.102          XLXI_139/XLXI_25/XLXI_14
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_24/XLXN_48'
  Clock period: 2.350ns (frequency: 425.622MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.350ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_24/XLXI_15 (FF)
  Destination:       XLXI_139/XLXI_24/XLXI_15 (FF)
  Source Clock:      XLXI_139/XLXI_24/XLXN_48 falling
  Destination Clock: XLXI_139/XLXI_24/XLXN_48 falling

  Data Path: XLXI_139/XLXI_24/XLXI_15 to XLXI_139/XLXI_24/XLXI_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_139/XLXI_24/XLXI_15 (XLXI_139/XLXI_24/XLXN_50)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_24/XLXI_32 (XLXI_139/XLXI_24/XLXN_36)
     FD:D                      0.102          XLXI_139/XLXI_24/XLXI_15
    ----------------------------------------
    Total                      2.350ns (1.117ns logic, 1.233ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_23/XLXN_41'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_24/XLXI_14 (FF)
  Destination:       XLXI_139/XLXI_24/XLXI_14 (FF)
  Source Clock:      XLXI_139/XLXI_23/XLXN_41 falling
  Destination Clock: XLXI_139/XLXI_23/XLXN_41 falling

  Data Path: XLXI_139/XLXI_24/XLXI_14 to XLXI_139/XLXI_24/XLXI_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_139/XLXI_24/XLXI_14 (XLXI_139/XLXI_24/XLXN_48)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_24/XLXI_18 (XLXI_139/XLXI_24/XLXN_49)
     FD:D                      0.102          XLXI_139/XLXI_24/XLXI_14
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_139/XLXI_23/XLXN_48'
  Clock period: 2.350ns (frequency: 425.622MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.350ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_23/XLXI_15 (FF)
  Destination:       XLXI_139/XLXI_23/XLXI_15 (FF)
  Source Clock:      XLXI_139/XLXI_23/XLXN_48 falling
  Destination Clock: XLXI_139/XLXI_23/XLXN_48 falling

  Data Path: XLXI_139/XLXI_23/XLXI_15 to XLXI_139/XLXI_23/XLXI_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_139/XLXI_23/XLXI_15 (XLXI_139/XLXI_23/XLXN_50)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_23/XLXI_32 (XLXI_139/XLXI_23/XLXN_36)
     FD:D                      0.102          XLXI_139/XLXI_23/XLXI_15
    ----------------------------------------
    Total                      2.350ns (1.117ns logic, 1.233ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_139/XLXI_23/XLXI_14 (FF)
  Destination:       XLXI_139/XLXI_23/XLXI_14 (FF)
  Source Clock:      OSC rising
  Destination Clock: OSC rising

  Data Path: XLXI_139/XLXI_23/XLXI_14 to XLXI_139/XLXI_23/XLXI_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_139/XLXI_23/XLXI_14 (XLXI_139/XLXI_23/XLXN_48)
     INV:I->O              2   0.568   0.616  XLXI_139/XLXI_23/XLXI_18 (XLXI_139/XLXI_23/XLXN_49)
     FD:D                      0.102          XLXI_139/XLXI_23/XLXI_14
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xl'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.335ns (Levels of Logic = 1)
  Source:            SW2 (PAD)
  Destination:       XLXI_4/XLXI_10 (FF)
  Destination Clock: xl rising

  Data Path: SW2 to XLXI_4/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  SW2_IBUF (SW2_IBUF)
     FDP:PRE                   0.430          XLXI_4/XLXI_4
    ----------------------------------------
    Total                      2.335ns (1.652ns logic, 0.683ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xl'
  Total number of paths / destination ports: 1088 / 7
-------------------------------------------------------------------------
Offset:              10.915ns (Levels of Logic = 10)
  Source:            XLXI_4/XLXI_10 (FF)
  Destination:       SEG<6> (PAD)
  Source Clock:      xl rising

  Data Path: XLXI_4/XLXI_10 to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  XLXI_4/XLXI_10 (XLXI_4/XLXN_23)
     OR2:I0->O             8   0.203   1.167  XLXI_4/XLXI_11 (S1)
     begin scope: 'XLXI_137/XLXI_1:S0'
     LUT6:I0->O            1   0.203   0.684  Mmux_O11 (O)
     end scope: 'XLXI_137/XLXI_1:O'
     begin scope: 'XLXI_137/XLXI_20:D0'
     LUT3:I1->O           15   0.203   1.210  Mmux_O11 (O)
     end scope: 'XLXI_137/XLXI_20:O'
     begin scope: 'XLXI_14/XLXI_1:A2'
     LUT4:I1->O            5   0.205   0.962  Mmux_D1111 (D1)
     end scope: 'XLXI_14/XLXI_1:D1'
     OR4:I2->O             1   0.320   0.579  XLXI_14/XLXI_8 (XLXI_14/XLXN_7)
     INV:I->O              1   0.568   0.579  XLXI_14/XLXI_16 (SEG_6_OBUF)
     OBUF:I->O                 2.571          SEG_6_OBUF (SEG<6>)
    ----------------------------------------
    Total                     10.915ns (4.720ns logic, 6.195ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_139/XLXI_27/XLXN_51'
  Total number of paths / destination ports: 138 / 9
-------------------------------------------------------------------------
Offset:              9.820ns (Levels of Logic = 8)
  Source:            XLXI_139/XLXI_27/XLXI_17 (FF)
  Destination:       SEG<6> (PAD)
  Source Clock:      XLXI_139/XLXI_27/XLXN_51 falling

  Data Path: XLXI_139/XLXI_27/XLXI_17 to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  XLXI_139/XLXI_27/XLXI_17 (XLXI_139/XLXI_27/XLXN_41)
     INV:I->O              6   0.568   0.973  XLXI_139/XLXI_27/XLXI_35 (XLXN_263)
     begin scope: 'XLXI_137/XLXI_18:S0'
     LUT3:I0->O           15   0.205   1.229  Mmux_O11 (O)
     end scope: 'XLXI_137/XLXI_18:O'
     begin scope: 'XLXI_14/XLXI_1:A0'
     LUT4:I0->O            5   0.203   0.962  Mmux_D1111 (D1)
     end scope: 'XLXI_14/XLXI_1:D1'
     OR4:I2->O             1   0.320   0.579  XLXI_14/XLXI_8 (XLXI_14/XLXN_7)
     INV:I->O              1   0.568   0.579  XLXI_14/XLXI_16 (SEG_6_OBUF)
     OBUF:I->O                 2.571          SEG_6_OBUF (SEG<6>)
    ----------------------------------------
    Total                      9.820ns (4.882ns logic, 4.938ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 17118 / 23
-------------------------------------------------------------------------
Delay:               12.752ns (Levels of Logic = 17)
  Source:            S<0> (PAD)
  Destination:       SEG<6> (PAD)

  Data Path: S<0> to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  S_0_IBUF (S_0_IBUF)
     begin scope: 'XLXI_72/XLXI_2/XLXI_4:A<0>'
     INV:I->O              1   0.206   0.000  Mmux_adsu_tmp_A_rs_lut<0>1_INV_0 (Mmux_adsu_tmp_A_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_adsu_tmp_A_rs_cy<0> (Mmux_adsu_tmp_A_rs_cy<0>)
     XORCY:CI->O           1   0.180   0.808  Mmux_adsu_tmp_A_rs_xor<1> (Mmux_adsu_tmp_rs_A<1>)
     LUT3:I0->O            1   0.205   0.000  Mmux_adsu_tmp_rs_lut<1> (Mmux_adsu_tmp_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_adsu_tmp_rs_cy<1> (Mmux_adsu_tmp_rs_cy<1>)
     XORCY:CI->O           1   0.180   0.808  Mmux_adsu_tmp_rs_xor<2> (S<2>)
     end scope: 'XLXI_72/XLXI_2/XLXI_4:S<2>'
     begin scope: 'XLXI_137/XLXI_1:D1'
     LUT6:I3->O            1   0.205   0.684  Mmux_O11 (O)
     end scope: 'XLXI_137/XLXI_1:O'
     begin scope: 'XLXI_137/XLXI_20:D0'
     LUT3:I1->O           15   0.203   1.210  Mmux_O11 (O)
     end scope: 'XLXI_137/XLXI_20:O'
     begin scope: 'XLXI_14/XLXI_1:A2'
     LUT4:I1->O            5   0.205   0.962  Mmux_D1111 (D1)
     end scope: 'XLXI_14/XLXI_1:D1'
     OR4:I2->O             1   0.320   0.579  XLXI_14/XLXI_8 (XLXI_14/XLXN_7)
     INV:I->O              1   0.568   0.579  XLXI_14/XLXI_16 (SEG_6_OBUF)
     OBUF:I->O                 2.571          SEG_6_OBUF (SEG<6>)
    ----------------------------------------
    Total                     12.752ns (6.409ns logic, 6.343ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    2.312|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_23/XLXN_41
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_23/XLXN_41|         |         |    2.312|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_23/XLXN_48
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_23/XLXN_48|         |         |    2.350|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_23/XLXN_50
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_23/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_23/XLXN_50|         |         |    2.312|         |
XLXI_139/XLXI_23/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_23/XLXN_51
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_23/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_23/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_24/XLXN_41
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_24/XLXN_41|         |         |    2.312|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_24/XLXN_48
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_24/XLXN_48|         |         |    2.350|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_24/XLXN_50
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_24/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_24/XLXN_50|         |         |    2.312|         |
XLXI_139/XLXI_24/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_24/XLXN_51
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_24/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_24/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_25/XLXN_41
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_25/XLXN_41|         |         |    2.312|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_25/XLXN_48
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_25/XLXN_48|         |         |    2.350|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_25/XLXN_50
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_25/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_25/XLXN_50|         |         |    2.312|         |
XLXI_139/XLXI_25/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_25/XLXN_51
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_25/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_25/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_26/XLXN_41
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_26/XLXN_41|         |         |    2.312|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_26/XLXN_48
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_26/XLXN_48|         |         |    2.350|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_26/XLXN_50
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_26/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_26/XLXN_50|         |         |    2.312|         |
XLXI_139/XLXI_26/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_26/XLXN_51
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_26/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_26/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_27/XLXN_48
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_27/XLXN_48|         |         |    2.350|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_27/XLXN_50
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_27/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_27/XLXN_50|         |         |    2.312|         |
XLXI_139/XLXI_27/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_139/XLXI_27/XLXN_51
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_139/XLXI_27/XLXN_48|         |         |    2.678|         |
XLXI_139/XLXI_27/XLXN_51|         |         |    2.678|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xl             |    1.199|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.49 secs
 
--> 

Total memory usage is 4486120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    7 (   0 filtered)

