/*
###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID pcl-ysyx)
#  Generated on:      Tue Jan  9 16:41:24 2024
#  Design:            gcd
#  Command:           saveNetlist ../output/gcd.v -excludeCellInst {PAD60NU PAD60GU top_sr asic_top_DM asic_top_DODPO}
###############################################################
*/
/*
###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID pcl-ysyx)
#  Generated on:      Tue Jan  9 16:38:47 2024
#  Design:            gcd
#  Command:           saveDesign ../DB/gcd_V2/gcd_floorplan.enc
###############################################################
*/
/*
###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID pcl-ysyx)
#  Generated on:      Tue Jan  9 16:35:54 2024
#  Design:            gcd
#  Command:           saveDesign ../DB/gcd_V2/gcd_initialize.enc
###############################################################
*/
module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e_0 (
	a_mux_sel, 
	a_reg_en, 
	b_mux_sel, 
	b_reg_en, 
	clk, 
	is_a_lt_b, 
	is_b_zero, 
	req_msg_a, 
	req_msg_b, 
	reset, 
	resp_msg);
   input [1:0] a_mux_sel;
   input [0:0] a_reg_en;
   input [0:0] b_mux_sel;
   input [0:0] b_reg_en;
   input [0:0] clk;
   output [0:0] is_a_lt_b;
   output [0:0] is_b_zero;
   input [15:0] req_msg_a;
   input [15:0] req_msg_b;
   input [0:0] reset;
   output [15:0] resp_msg;

   // Internal wires
   wire n15;
   wire [15:0] a_reg_out;
   wire [15:0] a_mux_out;
   wire [15:0] b_mux_out;
   wire [15:0] b_reg_out;

   BUFFD3BWP40P140 U1 (.I(n15),
	.Z(resp_msg[0]));
   RegEn_0x68db79c4ec1d6e5b_3 a_reg (.clk(clk),
	.en(a_reg_en),
	.in_(a_mux_out),
	.out(a_reg_out),
	.reset(1'b0));
   LtComparator_0x422b1f52edd46a85_0 a_lt_b (.clk(1'b0),
	.in0(a_reg_out),
	.in1(b_reg_out),
	.out(is_a_lt_b),
	.reset(1'b0));
   ZeroComparator_0x422b1f52edd46a85_0 b_zero (.clk(1'b0),
	.in_(b_reg_out),
	.out(is_b_zero),
	.reset(1'b0));
   Mux_0x683fa1a418b072c9_0 a_mux (.clk(1'b0),
	.in__000(req_msg_a),
	.in__001(resp_msg),
	.in__002(b_reg_out),
	.out(a_mux_out),
	.reset(1'b0),
	.sel(a_mux_sel));
   Mux_0xdd6473406d1a99a_0 b_mux (.clk(1'b0),
	.in__000(a_reg_out),
	.in__001(req_msg_b),
	.out(b_mux_out),
	.reset(1'b0),
	.sel(b_mux_sel));
   Subtractor_0x422b1f52edd46a85_0 sub (.clk(1'b0),
	.in0(a_reg_out),
	.in1(b_reg_out),
	.out({ resp_msg[15],
		resp_msg[14],
		resp_msg[13],
		resp_msg[12],
		resp_msg[11],
		resp_msg[10],
		resp_msg[9],
		resp_msg[8],
		resp_msg[7],
		resp_msg[6],
		resp_msg[5],
		resp_msg[4],
		resp_msg[3],
		resp_msg[2],
		resp_msg[1],
		n15 }),
	.reset(1'b0));
   RegEn_0x68db79c4ec1d6e5b_2 b_reg (.clk(clk),
	.en(b_reg_en),
	.in_(b_mux_out),
	.out(b_reg_out),
	.reset(1'b0));
endmodule

module RegEn_0x68db79c4ec1d6e5b_2 (
	clk, 
	en, 
	in_, 
	out, 
	reset);
   input [0:0] clk;
   input [0:0] en;
   input [15:0] in_;
   output [15:0] out;
   input [0:0] reset;

   // Internal wires
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n1;

   DFQD1BWP40P140 out_reg_15_ (.CP(clk[0]),
	.D(n17),
	.Q(out[15]));
   DFQD1BWP40P140 out_reg_14_ (.CP(clk[0]),
	.D(n16),
	.Q(out[14]));
   DFQD1BWP40P140 out_reg_13_ (.CP(clk[0]),
	.D(n15),
	.Q(out[13]));
   DFQD1BWP40P140 out_reg_12_ (.CP(clk[0]),
	.D(n14),
	.Q(out[12]));
   DFQD1BWP40P140 out_reg_11_ (.CP(clk[0]),
	.D(n13),
	.Q(out[11]));
   DFQD1BWP40P140 out_reg_10_ (.CP(clk[0]),
	.D(n12),
	.Q(out[10]));
   DFQD1BWP40P140 out_reg_9_ (.CP(clk[0]),
	.D(n11),
	.Q(out[9]));
   DFQD1BWP40P140 out_reg_8_ (.CP(clk[0]),
	.D(n10),
	.Q(out[8]));
   DFQD1BWP40P140 out_reg_7_ (.CP(clk[0]),
	.D(n9),
	.Q(out[7]));
   DFQD1BWP40P140 out_reg_6_ (.CP(clk[0]),
	.D(n8),
	.Q(out[6]));
   DFQD1BWP40P140 out_reg_5_ (.CP(clk[0]),
	.D(n7),
	.Q(out[5]));
   DFQD1BWP40P140 out_reg_4_ (.CP(clk[0]),
	.D(n6),
	.Q(out[4]));
   DFQD1BWP40P140 out_reg_3_ (.CP(clk[0]),
	.D(n5),
	.Q(out[3]));
   DFQD1BWP40P140 out_reg_2_ (.CP(clk[0]),
	.D(n4),
	.Q(out[2]));
   DFQD1BWP40P140 out_reg_0_ (.CP(clk[0]),
	.D(n2),
	.Q(out[0]));
   DFQD1BWP40P140 out_reg_1_ (.CP(clk[0]),
	.D(n3),
	.Q(out[1]));
   INVD1BWP40P140 U2 (.I(en[0]),
	.ZN(n1));
   AO22D1BWP40P140 U3 (.A1(en[0]),
	.A2(in_[15]),
	.B1(out[15]),
	.B2(n1),
	.Z(n17));
   AO22D1BWP40P140 U4 (.A1(en[0]),
	.A2(in_[14]),
	.B1(out[14]),
	.B2(n1),
	.Z(n16));
   AO22D1BWP40P140 U5 (.A1(en[0]),
	.A2(in_[13]),
	.B1(out[13]),
	.B2(n1),
	.Z(n15));
   AO22D1BWP40P140 U6 (.A1(en[0]),
	.A2(in_[12]),
	.B1(out[12]),
	.B2(n1),
	.Z(n14));
   AO22D1BWP40P140 U7 (.A1(en[0]),
	.A2(in_[11]),
	.B1(out[11]),
	.B2(n1),
	.Z(n13));
   AO22D1BWP40P140 U8 (.A1(en[0]),
	.A2(in_[10]),
	.B1(out[10]),
	.B2(n1),
	.Z(n12));
   AO22D1BWP40P140 U9 (.A1(en[0]),
	.A2(in_[9]),
	.B1(out[9]),
	.B2(n1),
	.Z(n11));
   AO22D1BWP40P140 U10 (.A1(en[0]),
	.A2(in_[8]),
	.B1(out[8]),
	.B2(n1),
	.Z(n10));
   AO22D1BWP40P140 U11 (.A1(en[0]),
	.A2(in_[7]),
	.B1(out[7]),
	.B2(n1),
	.Z(n9));
   AO22D1BWP40P140 U12 (.A1(en[0]),
	.A2(in_[6]),
	.B1(out[6]),
	.B2(n1),
	.Z(n8));
   AO22D1BWP40P140 U13 (.A1(en[0]),
	.A2(in_[5]),
	.B1(out[5]),
	.B2(n1),
	.Z(n7));
   AO22D1BWP40P140 U14 (.A1(en[0]),
	.A2(in_[4]),
	.B1(out[4]),
	.B2(n1),
	.Z(n6));
   AO22D1BWP40P140 U15 (.A1(en[0]),
	.A2(in_[3]),
	.B1(out[3]),
	.B2(n1),
	.Z(n5));
   AO22D1BWP40P140 U16 (.A1(en[0]),
	.A2(in_[2]),
	.B1(out[2]),
	.B2(n1),
	.Z(n4));
   AO22D1BWP40P140 U17 (.A1(en[0]),
	.A2(in_[1]),
	.B1(out[1]),
	.B2(n1),
	.Z(n3));
   AO22D1BWP40P140 U18 (.A1(en[0]),
	.A2(in_[0]),
	.B1(out[0]),
	.B2(n1),
	.Z(n2));
endmodule

module Subtractor_0x422b1f52edd46a85_0 (
	clk, 
	in0, 
	in1, 
	out, 
	reset);
   input [0:0] clk;
   input [15:0] in0;
   input [15:0] in1;
   output [15:0] out;
   input [0:0] reset;

   // Internal wires
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n1;
   wire n3;
   wire n5;
   wire n7;
   wire n9;
   wire n11;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;

   INVD3BWP40P140 U1 (.I(n1),
	.ZN(out[1]));
   INVD3BWP40P140 U2 (.I(n11),
	.ZN(out[11]));
   INVD3BWP40P140 U3 (.I(n9),
	.ZN(out[12]));
   INVD3BWP40P140 U4 (.I(n7),
	.ZN(out[13]));
   INVD3BWP40P140 U5 (.I(n5),
	.ZN(out[14]));
   INVD3BWP40P140 U6 (.I(n3),
	.ZN(out[6]));
   INVD1BWP40P140 U7 (.I(in1[0]),
	.ZN(n44));
   INVD1BWP40P140 U8 (.I(n45),
	.ZN(n5));
   INVD1BWP40P140 U9 (.I(n46),
	.ZN(n7));
   INVD1BWP40P140 U10 (.I(n47),
	.ZN(n9));
   INVD1BWP40P140 U11 (.I(n48),
	.ZN(n11));
   FA1D4BWP40P140 U12 (.A(in0[10]),
	.B(n20),
	.CI(n19),
	.CO(n27),
	.S(out[10]));
   FA1D4BWP40P140 U13 (.A(n30),
	.B(in0[9]),
	.CI(n29),
	.CO(n19),
	.S(out[9]));
   FA1D4BWP40P140 U14 (.A(n22),
	.B(in0[8]),
	.CI(n21),
	.CO(n29),
	.S(out[8]));
   FA1D4BWP40P140 U15 (.A(n32),
	.B(in0[7]),
	.CI(n31),
	.CO(n21),
	.S(out[7]));
   FA1D4BWP40P140 U16 (.A(in0[5]),
	.B(n34),
	.CI(n33),
	.CO(n23),
	.S(out[5]));
   FA1D4BWP40P140 U17 (.A(n26),
	.B(in0[4]),
	.CI(n25),
	.CO(n33),
	.S(out[4]));
   FA1D4BWP40P140 U18 (.A(n36),
	.B(in0[3]),
	.CI(n35),
	.CO(n25),
	.S(out[3]));
   FA1D4BWP40P140 U19 (.A(n16),
	.B(in0[2]),
	.CI(n15),
	.CO(n35),
	.S(out[2]));
   OR2D1BWP40P140 U20 (.A1(n44),
	.A2(in0[0]),
	.Z(n13));
   INVD1BWP40P140 U21 (.I(in1[10]),
	.ZN(n20));
   INVD1BWP40P140 U22 (.I(in1[11]),
	.ZN(n28));
   INVD1BWP40P140 U23 (.I(in1[7]),
	.ZN(n32));
   INVD1BWP40P140 U24 (.I(in1[9]),
	.ZN(n30));
   INVD1BWP40P140 U25 (.I(in1[6]),
	.ZN(n24));
   INVD1BWP40P140 U26 (.I(in1[3]),
	.ZN(n36));
   INVD1BWP40P140 U27 (.I(in1[4]),
	.ZN(n26));
   INVD1BWP40P140 U28 (.I(in1[5]),
	.ZN(n34));
   INVD1BWP40P140 U29 (.I(in1[1]),
	.ZN(n14));
   INVD1BWP40P140 U30 (.I(in1[2]),
	.ZN(n16));
   FA1D1BWP40P140 U31 (.A(n24),
	.B(in0[6]),
	.CI(n23),
	.CO(n31),
	.S(n49));
   FA1D1BWP40P140 U32 (.A(n28),
	.B(in0[11]),
	.CI(n27),
	.CO(n17),
	.S(n48));
   FA1D1BWP40P140 U33 (.A(n41),
	.B(in0[14]),
	.CI(n40),
	.CO(n42),
	.S(n45));
   INVD1BWP40P140 U34 (.I(in1[14]),
	.ZN(n41));
   FA1D1BWP40P140 U35 (.A(n14),
	.B(in0[1]),
	.CI(n13),
	.CO(n15),
	.S(n50));
   FA1D1BWP40P140 U36 (.A(n18),
	.B(in0[12]),
	.CI(n17),
	.CO(n37),
	.S(n47));
   INVD1BWP40P140 U37 (.I(in1[12]),
	.ZN(n18));
   FA1D1BWP40P140 U38 (.A(n38),
	.B(in0[13]),
	.CI(n37),
	.CO(n40),
	.S(n46));
   INVD1BWP40P140 U39 (.I(in1[13]),
	.ZN(n38));
   XNR2UD1BWP40P140 U40 (.A1(in0[0]),
	.A2(n44),
	.ZN(out[0]));
   INVD1BWP40P140 U41 (.I(n50),
	.ZN(n1));
   INVD1BWP40P140 U42 (.I(n49),
	.ZN(n3));
   XOR2UD1BWP40P140 U43 (.A1(n39),
	.A2(in0[15]),
	.Z(n43));
   INVD1BWP40P140 U44 (.I(in1[8]),
	.ZN(n22));
   INVD1BWP40P140 U45 (.I(in1[15]),
	.ZN(n39));
   XOR2D4BWP40P140 U46 (.A1(n43),
	.A2(n42),
	.Z(out[15]));
endmodule

module Mux_0xdd6473406d1a99a_0 (
	clk, 
	in__000, 
	in__001, 
	out, 
	reset, 
	sel);
   input [0:0] clk;
   input [15:0] in__000;
   input [15:0] in__001;
   output [15:0] out;
   input [0:0] reset;
   input [0:0] sel;

   // Internal wires
   wire n1;

   INVD1BWP40P140 U1 (.I(sel[0]),
	.ZN(n1));
   AO22D1BWP40P140 U2 (.A1(sel[0]),
	.A2(in__001[0]),
	.B1(in__000[0]),
	.B2(n1),
	.Z(out[0]));
   AO22D1BWP40P140 U3 (.A1(sel[0]),
	.A2(in__001[1]),
	.B1(in__000[1]),
	.B2(n1),
	.Z(out[1]));
   AO22D1BWP40P140 U4 (.A1(sel[0]),
	.A2(in__001[2]),
	.B1(in__000[2]),
	.B2(n1),
	.Z(out[2]));
   AO22D1BWP40P140 U5 (.A1(sel[0]),
	.A2(in__001[3]),
	.B1(in__000[3]),
	.B2(n1),
	.Z(out[3]));
   AO22D1BWP40P140 U6 (.A1(sel[0]),
	.A2(in__001[4]),
	.B1(in__000[4]),
	.B2(n1),
	.Z(out[4]));
   AO22D1BWP40P140 U7 (.A1(sel[0]),
	.A2(in__001[5]),
	.B1(in__000[5]),
	.B2(n1),
	.Z(out[5]));
   AO22D1BWP40P140 U8 (.A1(sel[0]),
	.A2(in__001[6]),
	.B1(in__000[6]),
	.B2(n1),
	.Z(out[6]));
   AO22D1BWP40P140 U9 (.A1(sel[0]),
	.A2(in__001[7]),
	.B1(in__000[7]),
	.B2(n1),
	.Z(out[7]));
   AO22D1BWP40P140 U10 (.A1(sel[0]),
	.A2(in__001[8]),
	.B1(in__000[8]),
	.B2(n1),
	.Z(out[8]));
   AO22D1BWP40P140 U11 (.A1(sel[0]),
	.A2(in__001[9]),
	.B1(in__000[9]),
	.B2(n1),
	.Z(out[9]));
   AO22D1BWP40P140 U12 (.A1(sel[0]),
	.A2(in__001[10]),
	.B1(in__000[10]),
	.B2(n1),
	.Z(out[10]));
   AO22D1BWP40P140 U13 (.A1(sel[0]),
	.A2(in__001[11]),
	.B1(in__000[11]),
	.B2(n1),
	.Z(out[11]));
   AO22D1BWP40P140 U14 (.A1(sel[0]),
	.A2(in__001[12]),
	.B1(in__000[12]),
	.B2(n1),
	.Z(out[12]));
   AO22D1BWP40P140 U15 (.A1(sel[0]),
	.A2(in__001[13]),
	.B1(in__000[13]),
	.B2(n1),
	.Z(out[13]));
   AO22D1BWP40P140 U16 (.A1(sel[0]),
	.A2(in__001[14]),
	.B1(in__000[14]),
	.B2(n1),
	.Z(out[14]));
   AO22D1BWP40P140 U17 (.A1(sel[0]),
	.A2(in__001[15]),
	.B1(in__000[15]),
	.B2(n1),
	.Z(out[15]));
endmodule

module Mux_0x683fa1a418b072c9_0 (
	clk, 
	in__000, 
	in__001, 
	in__002, 
	out, 
	reset, 
	sel);
   input [0:0] clk;
   input [15:0] in__000;
   input [15:0] in__001;
   input [15:0] in__002;
   output [15:0] out;
   input [0:0] reset;
   input [1:0] sel;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;

   IOA21D1BWP40P140 U1 (.A1(n18),
	.A2(in__001[14]),
	.B(n1),
	.ZN(out[14]));
   INR2D1BWP40P140 U2 (.A1(sel[0]),
	.B1(sel[1]),
	.ZN(n18));
   NR2D1BWP40P140 U3 (.A1(sel[1]),
	.A2(sel[0]),
	.ZN(n16));
   AOI22D1BWP40P140 U4 (.A1(sel[1]),
	.A2(in__002[14]),
	.B1(n16),
	.B2(in__000[14]),
	.ZN(n1));
   AOI22D1BWP40P140 U5 (.A1(sel[1]),
	.A2(in__002[11]),
	.B1(n16),
	.B2(in__000[11]),
	.ZN(n2));
   IOA21D1BWP40P140 U6 (.A1(n18),
	.A2(in__001[11]),
	.B(n2),
	.ZN(out[11]));
   AOI22D1BWP40P140 U7 (.A1(sel[1]),
	.A2(in__002[1]),
	.B1(n16),
	.B2(in__000[1]),
	.ZN(n3));
   IOA21D1BWP40P140 U8 (.A1(n18),
	.A2(in__001[1]),
	.B(n3),
	.ZN(out[1]));
   AOI22D1BWP40P140 U9 (.A1(sel[1]),
	.A2(in__002[8]),
	.B1(n16),
	.B2(in__000[8]),
	.ZN(n4));
   IOA21D1BWP40P140 U10 (.A1(n18),
	.A2(in__001[8]),
	.B(n4),
	.ZN(out[8]));
   AOI22D1BWP40P140 U11 (.A1(sel[1]),
	.A2(in__002[0]),
	.B1(n16),
	.B2(in__000[0]),
	.ZN(n5));
   IOA21D1BWP40P140 U12 (.A1(n18),
	.A2(in__001[0]),
	.B(n5),
	.ZN(out[0]));
   AOI22D1BWP40P140 U13 (.A1(sel[1]),
	.A2(in__002[3]),
	.B1(n16),
	.B2(in__000[3]),
	.ZN(n6));
   IOA21D1BWP40P140 U14 (.A1(n18),
	.A2(in__001[3]),
	.B(n6),
	.ZN(out[3]));
   AOI22D1BWP40P140 U15 (.A1(sel[1]),
	.A2(in__002[4]),
	.B1(n16),
	.B2(in__000[4]),
	.ZN(n7));
   IOA21D1BWP40P140 U16 (.A1(n18),
	.A2(in__001[4]),
	.B(n7),
	.ZN(out[4]));
   AOI22D1BWP40P140 U17 (.A1(sel[1]),
	.A2(in__002[2]),
	.B1(n16),
	.B2(in__000[2]),
	.ZN(n8));
   IOA21D1BWP40P140 U18 (.A1(n18),
	.A2(in__001[2]),
	.B(n8),
	.ZN(out[2]));
   AOI22D1BWP40P140 U19 (.A1(sel[1]),
	.A2(in__002[7]),
	.B1(n16),
	.B2(in__000[7]),
	.ZN(n9));
   IOA21D1BWP40P140 U20 (.A1(n18),
	.A2(in__001[7]),
	.B(n9),
	.ZN(out[7]));
   AOI22D1BWP40P140 U21 (.A1(sel[1]),
	.A2(in__002[12]),
	.B1(n16),
	.B2(in__000[12]),
	.ZN(n10));
   IOA21D1BWP40P140 U22 (.A1(n18),
	.A2(in__001[12]),
	.B(n10),
	.ZN(out[12]));
   AOI22D1BWP40P140 U23 (.A1(sel[1]),
	.A2(in__002[13]),
	.B1(n16),
	.B2(in__000[13]),
	.ZN(n11));
   IOA21D1BWP40P140 U24 (.A1(n18),
	.A2(in__001[13]),
	.B(n11),
	.ZN(out[13]));
   AOI22D1BWP40P140 U25 (.A1(sel[1]),
	.A2(in__002[15]),
	.B1(n16),
	.B2(in__000[15]),
	.ZN(n12));
   IOA21D1BWP40P140 U26 (.A1(n18),
	.A2(in__001[15]),
	.B(n12),
	.ZN(out[15]));
   AOI22D1BWP40P140 U27 (.A1(sel[1]),
	.A2(in__002[5]),
	.B1(n16),
	.B2(in__000[5]),
	.ZN(n13));
   IOA21D1BWP40P140 U28 (.A1(n18),
	.A2(in__001[5]),
	.B(n13),
	.ZN(out[5]));
   AOI22D1BWP40P140 U29 (.A1(sel[1]),
	.A2(in__002[6]),
	.B1(n16),
	.B2(in__000[6]),
	.ZN(n14));
   IOA21D1BWP40P140 U30 (.A1(n18),
	.A2(in__001[6]),
	.B(n14),
	.ZN(out[6]));
   AOI22D1BWP40P140 U31 (.A1(sel[1]),
	.A2(in__002[9]),
	.B1(n16),
	.B2(in__000[9]),
	.ZN(n15));
   IOA21D1BWP40P140 U32 (.A1(n18),
	.A2(in__001[9]),
	.B(n15),
	.ZN(out[9]));
   AOI22D1BWP40P140 U33 (.A1(sel[1]),
	.A2(in__002[10]),
	.B1(n16),
	.B2(in__000[10]),
	.ZN(n17));
   IOA21D1BWP40P140 U34 (.A1(n18),
	.A2(in__001[10]),
	.B(n17),
	.ZN(out[10]));
endmodule

module ZeroComparator_0x422b1f52edd46a85_0 (
	clk, 
	in_, 
	out, 
	reset);
   input [0:0] clk;
   input [15:0] in_;
   output [0:0] out;
   input [0:0] reset;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;

   OR4D1BWP40P140 U1 (.A1(in_[12]),
	.A2(in_[13]),
	.A3(in_[14]),
	.A4(in_[15]),
	.Z(n4));
   OR4D1BWP40P140 U2 (.A1(in_[8]),
	.A2(in_[9]),
	.A3(in_[10]),
	.A4(in_[11]),
	.Z(n3));
   OR4D1BWP40P140 U3 (.A1(in_[4]),
	.A2(in_[5]),
	.A3(in_[6]),
	.A4(in_[7]),
	.Z(n2));
   OR4D1BWP40P140 U4 (.A1(in_[0]),
	.A2(in_[1]),
	.A3(in_[2]),
	.A4(in_[3]),
	.Z(n1));
   NR4D1BWP40P140 U5 (.A1(n4),
	.A2(n3),
	.A3(n2),
	.A4(n1),
	.ZN(out[0]));
endmodule

module LtComparator_0x422b1f52edd46a85_0 (
	clk, 
	in0, 
	in1, 
	out, 
	reset);
   input [0:0] clk;
   input [15:0] in0;
   input [15:0] in1;
   output [0:0] out;
   input [0:0] reset;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;

   INVD1BWP40P140 U1 (.I(in0[15]),
	.ZN(n37));
   INVD1BWP40P140 U2 (.I(in0[13]),
	.ZN(n32));
   INVD1BWP40P140 U3 (.I(in0[11]),
	.ZN(n27));
   INVD1BWP40P140 U4 (.I(in0[10]),
	.ZN(n24));
   INVD1BWP40P140 U5 (.I(in1[9]),
	.ZN(n18));
   MAOI22D1BWP40P140 U6 (.A1(in0[9]),
	.A2(n18),
	.B1(n24),
	.B2(in1[10]),
	.ZN(n23));
   INVD1BWP40P140 U7 (.I(in0[5]),
	.ZN(n10));
   INVD1BWP40P140 U8 (.I(in1[3]),
	.ZN(n4));
   INVD1BWP40P140 U9 (.I(in1[4]),
	.ZN(n12));
   AOI22D1BWP40P140 U10 (.A1(in0[3]),
	.A2(n4),
	.B1(in0[4]),
	.B2(n12),
	.ZN(n9));
   INVD1BWP40P140 U11 (.I(in1[1]),
	.ZN(n3));
   INVD1BWP40P140 U12 (.I(in1[0]),
	.ZN(n1));
   OAI22D1BWP40P140 U13 (.A1(in0[1]),
	.A2(n3),
	.B1(n1),
	.B2(in0[0]),
	.ZN(n2));
   IOA21D1BWP40P140 U14 (.A1(n3),
	.A2(in0[1]),
	.B(n2),
	.ZN(n7));
   OR2D1BWP40P140 U15 (.A1(in0[3]),
	.A2(n4),
	.Z(n6));
   IOA21D1BWP40P140 U16 (.A1(n7),
	.A2(in0[2]),
	.B(in1[2]),
	.ZN(n5));
   OAI211D1BWP40P140 U17 (.A1(n7),
	.A2(in0[2]),
	.B(n6),
	.C(n5),
	.ZN(n8));
   AOI22D1BWP40P140 U18 (.A1(in1[5]),
	.A2(n10),
	.B1(n9),
	.B2(n8),
	.ZN(n13));
   INVD1BWP40P140 U19 (.I(in1[6]),
	.ZN(n14));
   MOAI22D1BWP40P140 U20 (.A1(in1[5]),
	.A2(n10),
	.B1(n14),
	.B2(in0[6]),
	.ZN(n11));
   AOI221D1BWP40P140 U21 (.A1(in0[4]),
	.A2(n13),
	.B1(n12),
	.B2(n13),
	.C(n11),
	.ZN(n17));
   INVD1BWP40P140 U22 (.I(in0[7]),
	.ZN(n15));
   MOAI22D1BWP40P140 U23 (.A1(in0[6]),
	.A2(n14),
	.B1(n15),
	.B2(in1[7]),
	.ZN(n16));
   OAI22D1BWP40P140 U24 (.A1(n17),
	.A2(n16),
	.B1(in1[7]),
	.B2(n15),
	.ZN(n21));
   OR2D1BWP40P140 U25 (.A1(in0[9]),
	.A2(n18),
	.Z(n20));
   IOA21D1BWP40P140 U26 (.A1(n21),
	.A2(in0[8]),
	.B(in1[8]),
	.ZN(n19));
   OAI211D1BWP40P140 U27 (.A1(n21),
	.A2(in0[8]),
	.B(n20),
	.C(n19),
	.ZN(n22));
   AOI22D1BWP40P140 U28 (.A1(in1[10]),
	.A2(n24),
	.B1(n23),
	.B2(n22),
	.ZN(n25));
   IOA21D1BWP40P140 U29 (.A1(n27),
	.A2(in1[11]),
	.B(n25),
	.ZN(n26));
   OAI21D1BWP40P140 U30 (.A1(in1[11]),
	.A2(n27),
	.B(n26),
	.ZN(n30));
   ND2D1BWP40P140 U31 (.A1(n32),
	.A2(in1[13]),
	.ZN(n29));
   IOA21D1BWP40P140 U32 (.A1(n30),
	.A2(in0[12]),
	.B(in1[12]),
	.ZN(n28));
   OAI211D1BWP40P140 U33 (.A1(n30),
	.A2(in0[12]),
	.B(n29),
	.C(n28),
	.ZN(n31));
   OAI21D1BWP40P140 U34 (.A1(in1[13]),
	.A2(n32),
	.B(n31),
	.ZN(n35));
   ND2D1BWP40P140 U35 (.A1(n37),
	.A2(in1[15]),
	.ZN(n34));
   IOA21D1BWP40P140 U36 (.A1(n35),
	.A2(in0[14]),
	.B(in1[14]),
	.ZN(n33));
   OAI211D1BWP40P140 U37 (.A1(n35),
	.A2(in0[14]),
	.B(n34),
	.C(n33),
	.ZN(n36));
   OA21D1BWP40P140 U38 (.A1(in1[15]),
	.A2(n37),
	.B(n36),
	.Z(out[0]));
endmodule

module RegEn_0x68db79c4ec1d6e5b_3 (
	clk, 
	en, 
	in_, 
	out, 
	reset);
   input [0:0] clk;
   input [0:0] en;
   input [15:0] in_;
   output [15:0] out;
   input [0:0] reset;

   // Internal wires
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n1;
   wire n18;
   wire n19;

   DFQD1BWP40P140 out_reg_15_ (.CP(clk[0]),
	.D(n17),
	.Q(out[15]));
   DFQD1BWP40P140 out_reg_14_ (.CP(clk[0]),
	.D(n16),
	.Q(out[14]));
   DFQD1BWP40P140 out_reg_13_ (.CP(clk[0]),
	.D(n15),
	.Q(out[13]));
   DFQD1BWP40P140 out_reg_12_ (.CP(clk[0]),
	.D(n14),
	.Q(out[12]));
   DFQD1BWP40P140 out_reg_11_ (.CP(clk[0]),
	.D(n13),
	.Q(out[11]));
   DFQD1BWP40P140 out_reg_9_ (.CP(clk[0]),
	.D(n11),
	.Q(out[9]));
   DFQD1BWP40P140 out_reg_8_ (.CP(clk[0]),
	.D(n10),
	.Q(out[8]));
   DFQD1BWP40P140 out_reg_7_ (.CP(clk[0]),
	.D(n9),
	.Q(out[7]));
   DFQD1BWP40P140 out_reg_6_ (.CP(clk[0]),
	.D(n8),
	.Q(out[6]));
   DFQD1BWP40P140 out_reg_5_ (.CP(clk[0]),
	.D(n7),
	.Q(out[5]));
   DFQD1BWP40P140 out_reg_4_ (.CP(clk[0]),
	.D(n6),
	.Q(out[4]));
   DFQD1BWP40P140 out_reg_3_ (.CP(clk[0]),
	.D(n5),
	.Q(out[3]));
   DFQD1BWP40P140 out_reg_2_ (.CP(clk[0]),
	.D(n4),
	.Q(out[2]));
   DFQD1BWP40P140 out_reg_0_ (.CP(clk[0]),
	.D(n2),
	.Q(out[0]));
   DFQD1BWP40P140 out_reg_1_ (.CP(clk[0]),
	.D(n3),
	.Q(out[1]));
   MOAI22D1BWP40P140 U2 (.A1(n18),
	.A2(n1),
	.B1(out[14]),
	.B2(n18),
	.ZN(n16));
   INVD1BWP40P140 U3 (.I(in_[14]),
	.ZN(n1));
   INVD1BWP40P140 U4 (.I(en[0]),
	.ZN(n18));
   AO22D1BWP40P140 U5 (.A1(en[0]),
	.A2(in_[15]),
	.B1(out[15]),
	.B2(n18),
	.Z(n17));
   AO22D1BWP40P140 U6 (.A1(en[0]),
	.A2(in_[13]),
	.B1(out[13]),
	.B2(n18),
	.Z(n15));
   AO22D1BWP40P140 U7 (.A1(en[0]),
	.A2(in_[12]),
	.B1(out[12]),
	.B2(n18),
	.Z(n14));
   AO22D1BWP40P140 U8 (.A1(en[0]),
	.A2(in_[11]),
	.B1(out[11]),
	.B2(n18),
	.Z(n13));
   AO22D1BWP40P140 U9 (.A1(en[0]),
	.A2(in_[10]),
	.B1(out[10]),
	.B2(n18),
	.Z(n12));
   AO22D1BWP40P140 U10 (.A1(en[0]),
	.A2(in_[9]),
	.B1(out[9]),
	.B2(n18),
	.Z(n11));
   AO22D1BWP40P140 U11 (.A1(en[0]),
	.A2(in_[8]),
	.B1(out[8]),
	.B2(n18),
	.Z(n10));
   AO22D1BWP40P140 U12 (.A1(en[0]),
	.A2(in_[7]),
	.B1(out[7]),
	.B2(n18),
	.Z(n9));
   AO22D1BWP40P140 U13 (.A1(en[0]),
	.A2(in_[6]),
	.B1(out[6]),
	.B2(n18),
	.Z(n8));
   AO22D1BWP40P140 U14 (.A1(en[0]),
	.A2(in_[5]),
	.B1(out[5]),
	.B2(n18),
	.Z(n7));
   AO22D1BWP40P140 U15 (.A1(en[0]),
	.A2(in_[4]),
	.B1(out[4]),
	.B2(n18),
	.Z(n6));
   AO22D1BWP40P140 U16 (.A1(en[0]),
	.A2(in_[3]),
	.B1(out[3]),
	.B2(n18),
	.Z(n5));
   AO22D1BWP40P140 U17 (.A1(en[0]),
	.A2(in_[2]),
	.B1(out[2]),
	.B2(n18),
	.Z(n4));
   AO22D1BWP40P140 U18 (.A1(en[0]),
	.A2(in_[1]),
	.B1(out[1]),
	.B2(n18),
	.Z(n3));
   AO22D1BWP40P140 U19 (.A1(en[0]),
	.A2(in_[0]),
	.B1(out[0]),
	.B2(n18),
	.Z(n2));
   DFKCNQD1BWP40P140 out_reg_10_ (.CN(n12),
	.CP(clk[0]),
	.D(n19),
	.Q(out[10]));
   TIEHBWP40P140LVT U20 (.Z(n19));
endmodule

module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e_0 (
	a_mux_sel, 
	a_reg_en, 
	b_mux_sel, 
	b_reg_en, 
	clk, 
	is_a_lt_b, 
	is_b_zero, 
	req_rdy, 
	req_val, 
	reset, 
	resp_rdy, 
	resp_val);
   output [1:0] a_mux_sel;
   output [0:0] a_reg_en;
   output [0:0] b_mux_sel;
   output [0:0] b_reg_en;
   input [0:0] clk;
   input [0:0] is_a_lt_b;
   input [0:0] is_b_zero;
   output [0:0] req_rdy;
   input [0:0] req_val;
   input [0:0] reset;
   input [0:0] resp_rdy;
   output [0:0] resp_val;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire [1:0] state_out;
   wire [1:0] next_state__0;

   AOI21D1BWP40P140 U3 (.A1(state_out[0]),
	.A2(n3),
	.B(state_out[1]),
	.ZN(b_reg_en[0]));
   INVD1BWP40P140 U4 (.I(state_out[1]),
	.ZN(a_reg_en[0]));
   NR2D1BWP40P140 U5 (.A1(state_out[1]),
	.A2(state_out[0]),
	.ZN(b_mux_sel[0]));
   BUFFD3BWP40P140 U7 (.I(b_mux_sel[0]),
	.Z(req_rdy[0]));
   ND2D1BWP40P140 U8 (.A1(a_reg_en[0]),
	.A2(state_out[0]),
	.ZN(n2));
   NR2D1BWP40P140 U9 (.A1(is_a_lt_b[0]),
	.A2(n2),
	.ZN(a_mux_sel[0]));
   AOI21D1BWP40P140 U10 (.A1(req_val[0]),
	.A2(a_reg_en[0]),
	.B(state_out[0]),
	.ZN(n1));
   AOI21D1BWP40P140 U11 (.A1(is_b_zero[0]),
	.A2(a_mux_sel[0]),
	.B(n1),
	.ZN(next_state__0[0]));
   INVD1BWP40P140 U12 (.I(is_a_lt_b[0]),
	.ZN(n3));
   NR2D1BWP40P140 U13 (.A1(n3),
	.A2(n2),
	.ZN(a_mux_sel[1]));
   INVD1BWP40P140 U14 (.I(state_out[0]),
	.ZN(n5));
   ND2D1BWP40P140 U15 (.A1(a_mux_sel[0]),
	.A2(is_b_zero[0]),
	.ZN(n4));
   AOI22D1BWP40P140 U16 (.A1(n5),
	.A2(resp_rdy[0]),
	.B1(n4),
	.B2(a_reg_en[0]),
	.ZN(next_state__0[1]));
   RegRst_0x9f365fdf6c8998a_0 state (.clk(clk),
	.in_(next_state__0),
	.out(state_out),
	.reset(reset));
   NR2OPTPAD4BWP40P140 U6 (.A1(state_out[0]),
	.A2(a_reg_en[0]),
	.ZN(resp_val[0]));
endmodule

module RegRst_0x9f365fdf6c8998a_0 (
	clk, 
	in_, 
	out, 
	reset);
   input [0:0] clk;
   input [1:0] in_;
   output [1:0] out;
   input [0:0] reset;

   // Internal wires
   wire n1;

   DFKCNQD1BWP40P140 out_reg_1_ (.CN(n1),
	.CP(clk[0]),
	.D(in_[1]),
	.Q(out[1]));
   DFKCNQD1BWP40P140 out_reg_0_ (.CN(n1),
	.CP(clk[0]),
	.D(in_[0]),
	.Q(out[0]));
   INVD1BWP40P140 U3 (.I(reset[0]),
	.ZN(n1));
endmodule

/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : R-2020.09-SP3a
// Date      : Fri Jan  5 18:02:53 2024
/////////////////////////////////////////////////////////////
module gcd (
	clk, 
	req_msg, 
	req_rdy, 
	req_val, 
	reset, 
	resp_msg, 
	resp_rdy, 
	resp_val);
   input clk;
   input [31:0] req_msg;
   output req_rdy;
   input req_val;
   input reset;
   output [15:0] resp_msg;
   input resp_rdy;
   output resp_val;

   // Internal wires
   wire ctrl_b_mux_sel_0_;
   wire ctrl_b_reg_en_0_;
   wire ctrl_a_reg_en_0_;
   wire dpath_is_b_zero_0_;
   wire dpath_is_a_lt_b_0_;
   wire [1:0] ctrl_a_mux_sel;

   GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e_0 ctrl (.a_mux_sel(ctrl_a_mux_sel),
	.a_reg_en(ctrl_a_reg_en_0_),
	.b_mux_sel(ctrl_b_mux_sel_0_),
	.b_reg_en(ctrl_b_reg_en_0_),
	.clk(clk),
	.is_a_lt_b(dpath_is_a_lt_b_0_),
	.is_b_zero(dpath_is_b_zero_0_),
	.req_rdy(req_rdy),
	.req_val(req_val),
	.reset(reset),
	.resp_rdy(resp_rdy),
	.resp_val(resp_val));
   GcdUnitDpathRTL_0x4d0fc71ead8d3d9e_0 dpath (.a_mux_sel(ctrl_a_mux_sel),
	.a_reg_en(ctrl_a_reg_en_0_),
	.b_mux_sel(ctrl_b_mux_sel_0_),
	.b_reg_en(ctrl_b_reg_en_0_),
	.clk(clk),
	.is_a_lt_b(dpath_is_a_lt_b_0_),
	.is_b_zero(dpath_is_b_zero_0_),
	.req_msg_a({ req_msg[31],
		req_msg[30],
		req_msg[29],
		req_msg[28],
		req_msg[27],
		req_msg[26],
		req_msg[25],
		req_msg[24],
		req_msg[23],
		req_msg[22],
		req_msg[21],
		req_msg[20],
		req_msg[19],
		req_msg[18],
		req_msg[17],
		req_msg[16] }),
	.req_msg_b({ req_msg[15],
		req_msg[14],
		req_msg[13],
		req_msg[12],
		req_msg[11],
		req_msg[10],
		req_msg[9],
		req_msg[8],
		req_msg[7],
		req_msg[6],
		req_msg[5],
		req_msg[4],
		req_msg[3],
		req_msg[2],
		req_msg[1],
		req_msg[0] }),
	.reset(1'b0),
	.resp_msg(resp_msg));
endmodule

