-------------------------------------------------------------------------------
AGILENT 3070 BOARD TEST GRADER               Sat Jul 21 09:36:19 2018  page 1  

Analog  Functional     Quality REPORT
-------------------------------------------------------------------------------

Board Path:              ./
Board Serial #:          Board1
Date of Data generation: Fri Jul 20 10:41:20 2018

Number of test runs (in config.bdg): 10
Number of tests: 44

Report Flags:
          F = Test failed
          M = Mean not centered 66.67%
          C = Coefficient of producibility too small 10.00

Designator            ---Programmed----   --------Computed---------   #  Flg Com
                      Nom    Low   High   Mean StdDev    CPK     CP  Bad     Ref

pwr_check,P3_3VA      N/A   3.14   3.47   3.32   269u    180    205    0     ...
pwr_check,P3V3_SSD    N/A   3.14   3.47   3.30   115u    475    478    0     ...
pwr_check,P12V        N/A   11.4   12.6   12.1   586u    283    341    0     ...
pwr_check,P1V8        N/A   1.71   1.89   1.81  48.8u    575    615    0     ...
pwr_check,P3_3V       N/A   3.14   3.47   3.30  81.8u    672    672    0     ...
pwr_check,P1V05C      N/A   998m   1.10   1.06   120u    120    146    0     ...
pwr_check,VCCSUS3_3
                      N/A   3.14   3.47   3.31  2.10m   25.0   26.2    0     ...
pwr_check,P2_5VA      N/A   2.38   2.63   2.51   126u    304    331    0     ...
pwr_check,P1_2VA      N/A   1.14   1.26   1.22   248u   51.4   80.7    0     ...
pwr_check,P5V         N/A   4.75   5.25   5.15  1.54m   20.6   54.0    0     ...
pwr_check,P1V7        N/A   1.62   1.79   1.73   160u    117    178    0     ...
pwr_check,P1V5_PCH    N/A   1.43   1.58   1.50   156u    152    161    0     ...
pwr_check,P1V3        N/A   1.24   1.37   1.31   130u    154    167    0     ...
pwr_check,P1V2_VDDQ
                      N/A   1.14   1.26   1.22   243u   58.0   82.3    0     ...
pwr_check,P0V6_VTT    N/A   570m   630m   617m   224u   19.2   44.7    0     ...
pwr_check,DDR4_VPP    N/A   2.38   2.63   2.51   597u   63.2   69.8    0     ...
pwr_check,PVCCIN      N/A   1.71   1.89   1.81   180u    144    166    0     ...
u1,VIN                N/A   3.10   3.50   3.33   450u    125    148    0     ...
u1,VO                 N/A   540m   660m   617m   243u   58.6   82.2    0     ...
u1_5v,VIN1            N/A   11.4   12.6   12.1   727u    227    275    0     ...
u1_5v,SW1             N/A   4.94   5.46   5.15  1.64m   43.8   53.0    0     ...
u1_5v,SW2             N/A   1.62   1.79   1.73   176u    106    161    0     ...
u1_91_mvr,VOLT_IN     N/A   11.2   12.5   12.1   436u    302    516    0     ...
u1_91_mvr,VOLT_OUT    N/A   1.08   1.32   1.22   228u    150    176    0     ...
u1_91_vr,VOLT_IN      N/A   11.2   12.5   12.1   582u    227    387    0     ...
u1_91_vr,VOLT_OUT     N/A   1.62   1.89   1.81   245u    106    184    0     ...
u1_92_vr,VOLT_IN      N/A   11.2   12.5   12.1   727u    181    309    0     ...
u1_92_vr,VOLT_OUT     N/A   1.62   1.89   1.81   156u    167    289    0     ...
u1_98_mvr,VOLT_IN     N/A   11.2   12.5   12.1   875u    151    257    0     ...
u1_98_mvr,VOLT_OUT    N/A   900m   1.10   1.06   194u   69.3    172    0     ...
u1_adv,VIN1           N/A   11.4   12.6   12.1   582u    284    344    0     ...
u1_adv,SW1            N/A   1.14   1.26   1.22   167u   76.3    120    0     ...
u1_adv,SW2            N/A   3.14   3.47   3.33   368u    121    150    0     ...
u1_vpp,VIN1           N/A   11.4   12.6   12.1   786u    210    255    0     ...
u1_vpp,SW1            N/A   3.14   3.47   3.32  2.01m   24.5   27.4    0     ...
u1_vpp,SW2            N/A   2.34   2.86   2.51   543u    106    160    0     ...
u2,VIN1               N/A   1.62   1.79   1.73   152u    123    186    0     ...
u2,VOUT1              N/A   1.24   1.37   1.30   112u    179    194    0     ...
u2_adv,IN             N/A   2.97   3.63   3.33   272u    366    404    0     ...
u2_adv,OUT            N/A   2.13   2.88   2.51   142u    856    880    0     ...
u25,VIN1              N/A   1.62   1.79   1.73   257u   72.7    110    0     ...
u25,VOUT1             N/A   1.43   1.58   1.50   116u    203    216    0     ...
u150,VIN              N/A   3.14   3.47   3.31   168u    306    328    0     ...
u150,VOUT             N/A   1.71   1.89   1.82   132u    182    227    0     ...




The columns have the following meaning:
Designator: This is the main device designator.  If a device test has several
            test statements (e.g. diode tests on the emitter-base and
            base-collector junctions of a transistor) a sub-designator is added
Thr:        The threshold for determining an open or closed result.
O/C:        Open or closed, depending on the test.
Nom:        The nominal value in the test statement.
Low:        The lower limit in the test statement.
High:       The upper limit in the test statement.
Mean:       The mean of the values obtained by repeating the test.
StdDev:     The standard deviation of the obtained by repeating the test.
Margin:     The difference between the threshold and the closed measurements.
CPK:        The coefficient of producibility. CPK greater than 10 provides
            confidence in the producibility and stability of the test.
CP:         The minimum value where the CPK is determined by the limit 
	    closest to the mean.  CP is equal to CPK where the mean 
            is centered.  
# Bad:      The number of times the test failed. 
Flg:        These columns will have a warning flag character in the
            corresponding column (e.g. M if the mean is not centered in the
            limits band).
Com Ref:    This will allow the user to enter the comment number specified in
            the comment files.


For more Information, please examine: ana_fun_qua.dat
