Analysis & Synthesis report for CMOS_VIP_HDL_Demo
Fri Aug 15 16:08:31 2014
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2
 17. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated
 19. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p
 20. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 21. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram
 22. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp
 23. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp
 24. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
 25. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11
 26. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
 27. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11
 28. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component
 29. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated
 30. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p
 31. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p
 32. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram
 33. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_d98:rs_dgwp
 34. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3
 35. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp
 36. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp
 37. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 38. Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4
 39. Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay
 40. Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component
 41. Parameter Settings for User Entity Instance: i2c_timing_ctrl:u_i2c_timing_ctrl
 42. Parameter Settings for User Entity Instance: CMOS_Capture_RGB565:u_CMOS_Capture_RGB565
 43. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor
 44. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector
 45. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector
 46. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit
 47. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit
 48. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
 49. Parameter Settings for User Entity Instance: key_counter_scan:u_key_counter_scan
 50. Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port
 51. Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1
 52. Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1
 53. Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component
 55. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 56. altpll Parameter Settings by Entity Instance
 57. altshift_taps Parameter Settings by Entity Instance
 58. dcfifo Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "led_74595_driver:u_led_74595_driver"
 60. Port Connectivity Checks: "lcd_driver:u_lcd_driver"
 61. Port Connectivity Checks: "Sdram_Control_2Port:u_Sdram_Control_2Port"
 62. Port Connectivity Checks: "key_counter_scan:u_key_counter_scan"
 63. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit"
 64. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"
 65. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor"
 66. Port Connectivity Checks: "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"
 67. Port Connectivity Checks: "i2c_timing_ctrl:u_i2c_timing_ctrl"
 68. Port Connectivity Checks: "system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay"
 69. SignalTap II Logic Analyzer Settings
 70. Elapsed Time Per Partition
 71. Connections to In-System Debugging Instance "auto_signaltap_0"
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 15 16:08:31 2014       ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; CMOS_VIP_HDL_Demo                           ;
; Top-level Entity Name              ; CMOS_VIP_HDL_Demo                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,939                                       ;
;     Total combinational functions  ; 1,544                                       ;
;     Dedicated logic registers      ; 1,134                                       ;
; Total registers                    ; 1134                                        ;
; Total pins                         ; 93                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 353,532                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F17C8       ;                    ;
; Top-level entity name                                                      ; CMOS_VIP_HDL_Demo  ; CMOS_VIP_HDL_Demo  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                 ; Library ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; ../src/Video_Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v                                                  ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v ;         ;
; ../src/Video_Image_Processor/VIP_Bit_Dilation_Detector.v                                                     ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Bit_Dilation_Detector.v    ;         ;
; ../src/Video_Image_Processor/Line_Shift_RAM_1Bit.v                                                           ; yes             ; User Wizard-Generated File   ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Line_Shift_RAM_1Bit.v          ;         ;
; ../src/Video_Image_Processor/VIP_YCbCr422_YCbCr444.v                                                         ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_YCbCr422_YCbCr444.v        ;         ;
; ../src/Video_Image_Processor/VIP_Skin_Detector.v                                                             ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Skin_Detector.v            ;         ;
; ../src/key_counter_scan.v                                                                                    ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/key_counter_scan.v                                   ;         ;
; ../src/CMOS_VIP_HDL_Demo.v                                                                                   ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v                                  ;         ;
; ../src/Video_Image_Processor/Video_Image_Processor.v                                                         ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Video_Image_Processor.v        ;         ;
; ../src/system_index/system_init_delay.v                                                                      ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_init_delay.v                     ;         ;
; ../src/system_index/system_ctrl_pll.v                                                                        ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v                       ;         ;
; ../src/system_index/sys_pll.v                                                                                ; yes             ; User Wizard-Generated File   ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v                               ;         ;
; ../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v                                                                     ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v                    ;         ;
; ../src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v                                                                 ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v                ;         ;
; ../src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v                                                            ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v           ;         ;
; ../src/lcd_24bit_ip/lcd_para.v                                                                               ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/lcd_24bit_ip/lcd_para.v                              ;         ;
; ../src/lcd_24bit_ip/lcd_driver.v                                                                             ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/lcd_24bit_ip/lcd_driver.v                            ;         ;
; ../src/led_display_index/led_74595_driver.v                                                                  ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/led_display_index/led_74595_driver.v                 ;         ;
; ../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v                                                            ; yes             ; User Wizard-Generated File   ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v           ;         ;
; ../src/Sdram_Control_2Port_1MX32Bit/Sdram_Params.h                                                           ; yes             ; User Unspecified File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Params.h          ;         ;
; ../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v                                                    ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v   ;         ;
; ../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v                                                             ; yes             ; User Wizard-Generated File   ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v            ;         ;
; ../src/Sdram_Control_2Port_1MX32Bit/control_interface.v                                                      ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/control_interface.v     ;         ;
; ../src/Sdram_Control_2Port_1MX32Bit/command.v                                                                ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v               ;         ;
; altpll.tdf                                                                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                                                    ;         ;
; aglobal130.inc                                                                                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                                ;         ;
; stratix_pll.inc                                                                                              ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                                               ;         ;
; stratixii_pll.inc                                                                                            ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;         ;
; cycloneii_pll.inc                                                                                            ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;         ;
; db/sys_pll_altpll.v                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v                                  ;         ;
; altshift_taps.tdf                                                                                            ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf                                             ;         ;
; altdpram.inc                                                                                                 ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; lpm_counter.inc                                                                                              ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                                               ;         ;
; lpm_compare.inc                                                                                              ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                                               ;         ;
; lpm_constant.inc                                                                                             ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                                              ;         ;
; db/shift_taps_0rv.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/shift_taps_0rv.tdf                                ;         ;
; db/altsyncram_fga1.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_fga1.tdf                               ;         ;
; db/cntr_3uf.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_3uf.tdf                                      ;         ;
; db/cmpr_7ic.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_7ic.tdf                                      ;         ;
; dcfifo.tdf                                                                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf                                                    ;         ;
; lpm_add_sub.inc                                                                                              ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;         ;
; a_graycounter.inc                                                                                            ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/a_graycounter.inc                                             ;         ;
; a_fefifo.inc                                                                                                 ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/a_fefifo.inc                                                  ;         ;
; a_gray2bin.inc                                                                                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                ;         ;
; dffpipe.inc                                                                                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc                                                   ;         ;
; alt_sync_fifo.inc                                                                                            ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                             ;         ;
; altsyncram_fifo.inc                                                                                          ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                           ;         ;
; db/dcfifo_hhj1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf                                   ;         ;
; db/a_gray2bin_6ib.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_gray2bin_6ib.tdf                                ;         ;
; db/a_graycounter_577.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_577.tdf                             ;         ;
; db/a_graycounter_1lc.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_1lc.tdf                             ;         ;
; db/altsyncram_sj31.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_sj31.tdf                               ;         ;
; db/dffpipe_oe9.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dffpipe_oe9.tdf                                   ;         ;
; db/alt_synch_pipe_ud8.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_ud8.tdf                            ;         ;
; db/dffpipe_pe9.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dffpipe_pe9.tdf                                   ;         ;
; db/cmpr_b66.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_b66.tdf                                      ;         ;
; db/mux_j28.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mux_j28.tdf                                       ;         ;
; db/dcfifo_4ij1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf                                   ;         ;
; db/alt_synch_pipe_d98.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_d98.tdf                            ;         ;
; db/alt_synch_pipe_vd8.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_vd8.tdf                            ;         ;
; db/dffpipe_qe9.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dffpipe_qe9.tdf                                   ;         ;
; sld_signaltap.vhd                                                                                            ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                             ;         ;
; sld_signaltap_impl.vhd                                                                                       ; yes             ; Encrypted Megafunction       ; d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                        ;         ;
; sld_ela_control.vhd                                                                                          ; yes             ; Encrypted Megafunction       ; d:/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                           ;         ;
; lpm_shiftreg.tdf                                                                                             ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                              ;         ;
; dffeea.inc                                                                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                                                    ;         ;
; sld_mbpmg.vhd                                                                                                ; yes             ; Encrypted Megafunction       ; d:/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                 ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                                                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                  ;         ;
; sld_buffer_manager.vhd                                                                                       ; yes             ; Encrypted Megafunction       ; d:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                        ;         ;
; altsyncram.tdf                                                                                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                                                                                        ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                                                                                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                                                                                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; a_rdenreg.inc                                                                                                ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                                                                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                                                                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; db/altsyncram_au14.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_au14.tdf                               ;         ;
; db/decode_rsa.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/decode_rsa.tdf                                    ;         ;
; db/mux_8nb.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mux_8nb.tdf                                       ;         ;
; altdpram.tdf                                                                                                 ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                                                  ;         ;
; memmodes.inc                                                                                                 ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc                                                ;         ;
; a_hdffe.inc                                                                                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                                                   ;         ;
; alt_le_rden_reg.inc                                                                                          ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                           ;         ;
; altsyncram.inc                                                                                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc                                                ;         ;
; lpm_mux.tdf                                                                                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;         ;
; muxlut.inc                                                                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                                                    ;         ;
; bypassff.inc                                                                                                 ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                                                  ;         ;
; altshift.inc                                                                                                 ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                                                  ;         ;
; db/mux_ssc.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mux_ssc.tdf                                       ;         ;
; lpm_decode.tdf                                                                                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                ;         ;
; declut.inc                                                                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/declut.inc                                                    ;         ;
; db/decode_dvf.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/decode_dvf.tdf                                    ;         ;
; lpm_counter.tdf                                                                                              ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;         ;
; cmpconst.inc                                                                                                 ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                                                  ;         ;
; alt_counter_stratix.inc                                                                                      ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;         ;
; db/cntr_sei.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_sei.tdf                                      ;         ;
; db/cmpr_pgc.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_pgc.tdf                                      ;         ;
; db/cntr_gbj.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_gbj.tdf                                      ;         ;
; db/cntr_ggi.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_ggi.tdf                                      ;         ;
; db/cmpr_sgc.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_sgc.tdf                                      ;         ;
; db/cntr_23j.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_23j.tdf                                      ;         ;
; db/cmpr_ngc.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_ngc.tdf                                      ;         ;
; sld_rom_sr.vhd                                                                                               ; yes             ; Encrypted Megafunction       ; d:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;         ;
; sld_hub.vhd                                                                                                  ; yes             ; Encrypted Megafunction       ; d:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                                                   ;         ;
; sld_jtag_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction       ; d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Sobel_Edge_Detector.v      ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Sobel_Edge_Detector.v      ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/SQRT.v                         ; yes             ; User Wizard-Generated File   ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/SQRT.v                         ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Sobel_Threshold_Adj.v          ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Sobel_Threshold_Adj.v          ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v ; yes             ; User Verilog HDL File        ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/shift_taps_7rv.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/shift_taps_7rv.tdf                                ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_pja1.tdf                               ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_pja1.tdf                               ;         ;
; d:/altera/13.0/quartus/libraries/megafunctions/altsqrt.tdf                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altsqrt.tdf                                                   ;         ;
; d:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                               ;         ;
; d:/altera/13.0/quartus/libraries/megafunctions/addcore.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/addcore.inc                                                   ;         ;
; d:/altera/13.0/quartus/libraries/megafunctions/look_add.inc                                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/look_add.inc                                                  ;         ;
; d:/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                       ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                       ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_qqc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_qqc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_pqc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_pqc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_oqc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_oqc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_nqc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_nqc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_fpc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_fpc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_epc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_epc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_dpc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_dpc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_cpc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_cpc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_bpc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_bpc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_apc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_apc.tdf                                   ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_8pc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/add_sub_8pc.tdf                                   ;         ;
; d:/altera/13.0/quartus/libraries/megafunctions/dffpipe.tdf                                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/dffpipe.tdf                                                   ;         ;
; d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                  ;         ;
; d:/altera/13.0/quartus/libraries/megafunctions/multcore.inc                                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/multcore.inc                                                  ;         ;
; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mult_oct.tdf                                      ; yes             ; Auto-Generated Megafunction  ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mult_oct.tdf                                      ;         ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimated Total logic elements              ; 1,939                                         ;
;                                             ;                                               ;
; Total combinational functions               ; 1544                                          ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 769                                           ;
;     -- 3 input functions                    ; 307                                           ;
;     -- <=2 input functions                  ; 468                                           ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 1295                                          ;
;     -- arithmetic mode                      ; 249                                           ;
;                                             ;                                               ;
; Total registers                             ; 1134                                          ;
;     -- Dedicated logic registers            ; 1134                                          ;
;     -- I/O registers                        ; 0                                             ;
;                                             ;                                               ;
; I/O pins                                    ; 93                                            ;
; Total memory bits                           ; 353532                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                             ;
; Total PLLs                                  ; 1                                             ;
;     -- PLLs                                 ; 1                                             ;
;                                             ;                                               ;
; Maximum fan-out node                        ; system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0 ;
; Maximum fan-out                             ; 577                                           ;
; Total fan-out                               ; 11332                                         ;
; Average fan-out                             ; 3.79                                          ;
+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CMOS_VIP_HDL_Demo                                                                                      ; 1544 (4)          ; 1134 (0)     ; 353532      ; 0            ; 0       ; 0         ; 93   ; 0            ; |CMOS_VIP_HDL_Demo                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|                                                          ; 23 (23)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565                                                                                                                                                                                                                                                                                           ;              ;
;    |I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config|                                                ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config                                                                                                                                                                                                                                                                                 ;              ;
;    |Sdram_Control_2Port:u_Sdram_Control_2Port|                                                          ; 534 (193)         ; 367 (85)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port                                                                                                                                                                                                                                                                                           ;              ;
;       |command:command1|                                                                                ; 58 (58)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1                                                                                                                                                                                                                                                                          ;              ;
;       |control_interface:control1|                                                                      ; 83 (83)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1                                                                                                                                                                                                                                                                ;              ;
;       |read_fifo1:u_read_fifo1|                                                                         ; 99 (0)            ; 90 (0)       ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1                                                                                                                                                                                                                                                                   ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 99 (0)            ; 90 (0)       ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                           ;              ;
;             |dcfifo_4ij1:auto_generated|                                                                ; 99 (16)           ; 90 (34)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated                                                                                                                                                                                                                ;              ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                ;              ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                ;              ;
;                |a_graycounter_1lc:wrptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                    ;              ;
;                |a_graycounter_577:rdptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                    ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                     ;              ;
;                   |dffpipe_qe9:dffpipe4|                                                                ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4                                                                                                                                                                ;              ;
;                |altsyncram_sj31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram                                                                                                                                                                                       ;              ;
;                |dffpipe_oe9:ws_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                             ;              ;
;                |dffpipe_oe9:ws_bwp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                             ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                  ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                  ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                 ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                 ;              ;
;       |write_fifo1:u_write_fifo1|                                                                       ; 101 (0)           ; 90 (0)       ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1                                                                                                                                                                                                                                                                 ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 101 (0)           ; 90 (0)       ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                         ;              ;
;             |dcfifo_hhj1:auto_generated|                                                                ; 101 (15)          ; 90 (34)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated                                                                                                                                                                                                              ;              ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                              ;              ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                              ;              ;
;                |a_graycounter_1lc:wrptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                  ;              ;
;                |a_graycounter_577:rdptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                  ;              ;
;                |alt_synch_pipe_ud8:rs_dgwp|                                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                                                                                                                                                                                   ;              ;
;                   |dffpipe_pe9:dffpipe11|                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11                                                                                                                                                             ;              ;
;                |altsyncram_sj31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram                                                                                                                                                                                     ;              ;
;                |dffpipe_oe9:rs_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                           ;              ;
;                |dffpipe_oe9:rs_bwp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                           ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                               ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                               ;              ;
;    |Video_Image_Processor:u_Video_Image_Processor|                                                      ; 69 (0)            ; 93 (0)       ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor                                                                                                                                                                                                                                                                                       ;              ;
;       |VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|                                           ; 30 (5)            ; 28 (6)       ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector                                                                                                                                                                                                                                 ;              ;
;          |VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|                                  ; 25 (10)           ; 22 (12)      ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit                                                                                                                                                                     ;              ;
;             |Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|                                                 ; 15 (0)            ; 10 (0)       ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                                                                                                                           ;              ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                  ; 15 (0)            ; 10 (0)       ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                                                     ;              ;
;                   |shift_taps_0rv:auto_generated|                                                       ; 15 (0)            ; 10 (0)       ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated                                                       ;              ;
;                      |altsyncram_fga1:altsyncram2|                                                      ; 0 (0)             ; 0 (0)        ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2                           ;              ;
;                      |cntr_3uf:cntr1|                                                                   ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1                                        ;              ;
;                         |cmpr_7ic:cmpr4|                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4                         ;              ;
;       |VIP_Skin_Detector:u_VIP_Skin_Detector|                                                           ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector                                                                                                                                                                                                                                                 ;              ;
;       |VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|                                                   ; 30 (30)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444                                                                                                                                                                                                                                         ;              ;
;    |i2c_timing_ctrl:u_i2c_timing_ctrl|                                                                  ; 201 (201)         ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl                                                                                                                                                                                                                                                                                                   ;              ;
;    |lcd_driver:u_lcd_driver|                                                                            ; 70 (70)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|lcd_driver:u_lcd_driver                                                                                                                                                                                                                                                                                                             ;              ;
;    |led_74595_driver:u_led_74595_driver|                                                                ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|led_74595_driver:u_led_74595_driver                                                                                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 361 (1)           ; 445 (10)     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 360 (0)           ; 435 (0)      ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 360 (19)          ; 435 (64)     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 35 (0)            ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ;              ;
;                |lpm_mux:mux|                                                                            ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                   |mux_ssc:auto_generated|                                                              ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                       ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 28 (0)            ; 3 (0)        ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;                |altsyncram_au14:auto_generated|                                                         ; 28 (0)            ; 3 (3)        ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated                                                                                                                                          ;              ;
;                   |decode_rsa:decode2|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2                                                                                                                       ;              ;
;                   |mux_8nb:mux3|                                                                        ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|mux_8nb:mux3                                                                                                                             ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 116 (116)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;             |sld_ela_control:ela_control|                                                               ; 13 (1)            ; 41 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 10 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 2 (2)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 113 (10)          ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 5 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ;              ;
;                   |cntr_sei:auto_generated|                                                             ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated                                                      ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                   |cntr_gbj:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated                                                                               ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                   |cntr_ggi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                     ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
;    |system_ctrl_pll:u_system_ctrl_pll|                                                                  ; 42 (3)            ; 27 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll                                                                                                                                                                                                                                                                                                   ;              ;
;       |sys_pll:u_sys_pll|                                                                               ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll                                                                                                                                                                                                                                                                                 ;              ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component                                                                                                                                                                                                                                                         ;              ;
;             |sys_pll_altpll:auto_generated|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                                                                                                                                                           ;              ;
;       |system_init_delay:u_system_init_delay|                                                           ; 39 (39)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay                                                                                                                                                                                                                                                             ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 512          ; 24           ; 512          ; 24           ; 12288  ; None ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 24           ; 512          ; 24           ; 12288  ; None ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 638          ; 2            ; 638          ; 2            ; 1276   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; 65536        ; 5            ; 65536        ; 5            ; 327680 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                              ; IP Include File                                                                                     ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1                                                                                                                                         ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v   ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1                                                                                                                                       ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v  ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Line_Shift_RAM_1Bit.v ;
; Altera ; ALTPLL                     ; N/A     ; N/A          ; N/A          ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll                                                                                                                                                       ; D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v                      ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state ;
+---------------+---------------+---------------+---------------+---------------+---------------+------------------------------------------+
; Name          ; yuv_state.101 ; yuv_state.100 ; yuv_state.011 ; yuv_state.010 ; yuv_state.001 ; yuv_state.000                            ;
+---------------+---------------+---------------+---------------+---------------+---------------+------------------------------------------+
; yuv_state.000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                                        ;
; yuv_state.001 ; 0             ; 0             ; 0             ; 0             ; 1             ; 1                                        ;
; yuv_state.010 ; 0             ; 0             ; 0             ; 1             ; 0             ; 1                                        ;
; yuv_state.011 ; 0             ; 0             ; 1             ; 0             ; 0             ; 1                                        ;
; yuv_state.100 ; 0             ; 1             ; 0             ; 0             ; 0             ; 1                                        ;
; yuv_state.101 ; 1             ; 0             ; 0             ; 0             ; 0             ; 1                                        ;
+---------------+---------------+---------------+---------------+---------------+---------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; led_74595_driver:u_led_74595_driver|led_data_r[0..7]                                                                                                 ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[9]   ; Lost fanout                                                                               ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[9]   ; Lost fanout                                                                               ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[9] ; Lost fanout                                                                               ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[9] ; Lost fanout                                                                               ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[0..6]                                                                                             ; Merged with Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[7]                         ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[0..6]                                                                                             ; Merged with Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[7]                         ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|WR_MASK                                                                                                    ; Merged with Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                 ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|RD_MASK                                                                                                    ; Merged with Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                 ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[0..6]                                                                                              ; Merged with Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[7]                          ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CKE                                                                                       ; Merged with Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CS_N               ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[0..6]                                                                                                ; Merged with Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[7]                            ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[0..6]                                                                     ; Merged with Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[7] ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[7]                                                                                                 ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[7]                                                                                                ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[7]                                                                                                ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[7]                                                                        ; Stuck at GND due to stuck port data_in                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state~6                                              ; Lost fanout                                                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state~7                                              ; Lost fanout                                                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state~8                                              ; Lost fanout                                                                               ;
; Total Number of Removed Registers = 58                                                                                                               ;                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+-------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+-------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[7] ; Stuck at GND              ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[7],                           ;
;                                                       ; due to stuck port data_in ; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|SADDR[7] ;
+-------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1134  ;
; Number of registers using Synchronous Clear  ; 58    ;
; Number of registers using Synchronous Load   ; 85    ;
; Number of registers using Asynchronous Clear ; 771   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 591   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; 1       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; 1       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; 8       ;
; led_74595_driver:u_led_74595_driver|update_flag                                                                                                                                ; 1       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                      ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                                                                 ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; 1       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; 1       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                  ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[21]                                                                                                                         ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                     ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 40                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|BA[0]                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[5]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[3]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|led_74595_driver:u_led_74595_driver|delay_cnt[1]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[9]                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[7]                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[2]                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[9]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[2]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|led_74595_driver:u_led_74595_driver|led_cnt[0]                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[0]                                                                                                     ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[13]                                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[0]                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|ST[4]                                                                                                                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                        ;
; 10:1               ; 13 bits   ; 78 LEs        ; 13 LEs               ; 65 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[11]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl|Mux12                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl|Mux10                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                           ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                              ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                               ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                              ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                               ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay ;
+----------------+--------------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                     ;
+----------------+--------------------------+--------------------------------------------------------------------------+
; SYS_DELAY_TOP  ; 001001100010010110100000 ; Unsigned Binary                                                          ;
+----------------+--------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                         ;
+-------------------------------+---------------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sys_pll ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                      ;
; LOCK_LOW                      ; 1                         ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                      ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                      ;
; BANDWIDTH                     ; 0                         ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 12                        ; Signed Integer                                               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer                                               ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 25                        ; Signed Integer                                               ;
; CLK2_DIVIDE_BY                ; 2                         ; Signed Integer                                               ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -2500                     ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer                                               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                                               ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                      ;
; VCO_MIN                       ; 0                         ; Untyped                                                      ;
; VCO_MAX                       ; 0                         ; Untyped                                                      ;
; VCO_CENTER                    ; 0                         ; Untyped                                                      ;
; PFD_MIN                       ; 0                         ; Untyped                                                      ;
; PFD_MAX                       ; 0                         ; Untyped                                                      ;
; M_INITIAL                     ; 0                         ; Untyped                                                      ;
; M                             ; 0                         ; Untyped                                                      ;
; N                             ; 1                         ; Untyped                                                      ;
; M2                            ; 1                         ; Untyped                                                      ;
; N2                            ; 1                         ; Untyped                                                      ;
; SS                            ; 1                         ; Untyped                                                      ;
; C0_HIGH                       ; 0                         ; Untyped                                                      ;
; C1_HIGH                       ; 0                         ; Untyped                                                      ;
; C2_HIGH                       ; 0                         ; Untyped                                                      ;
; C3_HIGH                       ; 0                         ; Untyped                                                      ;
; C4_HIGH                       ; 0                         ; Untyped                                                      ;
; C5_HIGH                       ; 0                         ; Untyped                                                      ;
; C6_HIGH                       ; 0                         ; Untyped                                                      ;
; C7_HIGH                       ; 0                         ; Untyped                                                      ;
; C8_HIGH                       ; 0                         ; Untyped                                                      ;
; C9_HIGH                       ; 0                         ; Untyped                                                      ;
; C0_LOW                        ; 0                         ; Untyped                                                      ;
; C1_LOW                        ; 0                         ; Untyped                                                      ;
; C2_LOW                        ; 0                         ; Untyped                                                      ;
; C3_LOW                        ; 0                         ; Untyped                                                      ;
; C4_LOW                        ; 0                         ; Untyped                                                      ;
; C5_LOW                        ; 0                         ; Untyped                                                      ;
; C6_LOW                        ; 0                         ; Untyped                                                      ;
; C7_LOW                        ; 0                         ; Untyped                                                      ;
; C8_LOW                        ; 0                         ; Untyped                                                      ;
; C9_LOW                        ; 0                         ; Untyped                                                      ;
; C0_INITIAL                    ; 0                         ; Untyped                                                      ;
; C1_INITIAL                    ; 0                         ; Untyped                                                      ;
; C2_INITIAL                    ; 0                         ; Untyped                                                      ;
; C3_INITIAL                    ; 0                         ; Untyped                                                      ;
; C4_INITIAL                    ; 0                         ; Untyped                                                      ;
; C5_INITIAL                    ; 0                         ; Untyped                                                      ;
; C6_INITIAL                    ; 0                         ; Untyped                                                      ;
; C7_INITIAL                    ; 0                         ; Untyped                                                      ;
; C8_INITIAL                    ; 0                         ; Untyped                                                      ;
; C9_INITIAL                    ; 0                         ; Untyped                                                      ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                      ;
; C0_PH                         ; 0                         ; Untyped                                                      ;
; C1_PH                         ; 0                         ; Untyped                                                      ;
; C2_PH                         ; 0                         ; Untyped                                                      ;
; C3_PH                         ; 0                         ; Untyped                                                      ;
; C4_PH                         ; 0                         ; Untyped                                                      ;
; C5_PH                         ; 0                         ; Untyped                                                      ;
; C6_PH                         ; 0                         ; Untyped                                                      ;
; C7_PH                         ; 0                         ; Untyped                                                      ;
; C8_PH                         ; 0                         ; Untyped                                                      ;
; C9_PH                         ; 0                         ; Untyped                                                      ;
; L0_HIGH                       ; 1                         ; Untyped                                                      ;
; L1_HIGH                       ; 1                         ; Untyped                                                      ;
; G0_HIGH                       ; 1                         ; Untyped                                                      ;
; G1_HIGH                       ; 1                         ; Untyped                                                      ;
; G2_HIGH                       ; 1                         ; Untyped                                                      ;
; G3_HIGH                       ; 1                         ; Untyped                                                      ;
; E0_HIGH                       ; 1                         ; Untyped                                                      ;
; E1_HIGH                       ; 1                         ; Untyped                                                      ;
; E2_HIGH                       ; 1                         ; Untyped                                                      ;
; E3_HIGH                       ; 1                         ; Untyped                                                      ;
; L0_LOW                        ; 1                         ; Untyped                                                      ;
; L1_LOW                        ; 1                         ; Untyped                                                      ;
; G0_LOW                        ; 1                         ; Untyped                                                      ;
; G1_LOW                        ; 1                         ; Untyped                                                      ;
; G2_LOW                        ; 1                         ; Untyped                                                      ;
; G3_LOW                        ; 1                         ; Untyped                                                      ;
; E0_LOW                        ; 1                         ; Untyped                                                      ;
; E1_LOW                        ; 1                         ; Untyped                                                      ;
; E2_LOW                        ; 1                         ; Untyped                                                      ;
; E3_LOW                        ; 1                         ; Untyped                                                      ;
; L0_INITIAL                    ; 1                         ; Untyped                                                      ;
; L1_INITIAL                    ; 1                         ; Untyped                                                      ;
; G0_INITIAL                    ; 1                         ; Untyped                                                      ;
; G1_INITIAL                    ; 1                         ; Untyped                                                      ;
; G2_INITIAL                    ; 1                         ; Untyped                                                      ;
; G3_INITIAL                    ; 1                         ; Untyped                                                      ;
; E0_INITIAL                    ; 1                         ; Untyped                                                      ;
; E1_INITIAL                    ; 1                         ; Untyped                                                      ;
; E2_INITIAL                    ; 1                         ; Untyped                                                      ;
; E3_INITIAL                    ; 1                         ; Untyped                                                      ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                      ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                      ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                      ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                      ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                      ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                      ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                      ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                      ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                      ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                      ;
; L0_PH                         ; 0                         ; Untyped                                                      ;
; L1_PH                         ; 0                         ; Untyped                                                      ;
; G0_PH                         ; 0                         ; Untyped                                                      ;
; G1_PH                         ; 0                         ; Untyped                                                      ;
; G2_PH                         ; 0                         ; Untyped                                                      ;
; G3_PH                         ; 0                         ; Untyped                                                      ;
; E0_PH                         ; 0                         ; Untyped                                                      ;
; E1_PH                         ; 0                         ; Untyped                                                      ;
; E2_PH                         ; 0                         ; Untyped                                                      ;
; E3_PH                         ; 0                         ; Untyped                                                      ;
; M_PH                          ; 0                         ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                      ;
; CBXI_PARAMETER                ; sys_pll_altpll            ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                               ;
+-------------------------------+---------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_timing_ctrl:u_i2c_timing_ctrl ;
+----------------+-----------+---------------------------------------------------+
; Parameter Name ; Value     ; Type                                              ;
+----------------+-----------+---------------------------------------------------+
; CLK_FREQ       ; 100000000 ; Signed Integer                                    ;
; I2C_FREQ       ; 400000    ; Signed Integer                                    ;
+----------------+-----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 ;
+--------------------+-------+-----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                      ;
+--------------------+-------+-----------------------------------------------------------+
; CMOS_FRAME_WAITCNT ; 1010  ; Unsigned Binary                                           ;
+--------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor ;
+----------------+------------+--------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                         ;
+----------------+------------+--------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                              ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                              ;
+----------------+------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                    ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                    ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                               ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                                    ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                                    ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                           ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                                                                                                ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                                                                                                ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                     ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_Length     ; 1010000000 ; Unsigned Binary                                                                                                                                                                                                          ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 1010000000     ; Unsigned Binary                                                                                                                                                                                                                                            ;
; WIDTH          ; 1              ; Signed Integer                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_0rv ; Untyped                                                                                                                                                                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_counter_scan:u_key_counter_scan ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; KEY_WIDTH      ; 2     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port ;
+----------------+------------------+----------------------------------------------------+
; Parameter Name ; Value            ; Type                                               ;
+----------------+------------------+----------------------------------------------------+
; INIT_PER       ; 0110000110101000 ; Unsigned Binary                                    ;
; REF_PER        ; 0000011110100001 ; Unsigned Binary                                    ;
; SC_CL          ; 3                ; Signed Integer                                     ;
; SC_RCD         ; 3                ; Signed Integer                                     ;
; SC_PM          ; 1                ; Signed Integer                                     ;
; SC_BL          ; 1                ; Signed Integer                                     ;
; SDR_BL         ; 111              ; Unsigned Binary                                    ;
; SDR_BT         ; 0                ; Unsigned Binary                                    ;
; SDR_CL         ; 011              ; Unsigned Binary                                    ;
+----------------+------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1 ;
+----------------+------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                          ;
+----------------+------------------+-------------------------------------------------------------------------------+
; INIT_PER       ; 0110000110101000 ; Unsigned Binary                                                               ;
; REF_PER        ; 0000011110100001 ; Unsigned Binary                                                               ;
; SC_CL          ; 3                ; Signed Integer                                                                ;
; SC_RCD         ; 3                ; Signed Integer                                                                ;
; SC_PM          ; 1                ; Signed Integer                                                                ;
; SC_BL          ; 1                ; Signed Integer                                                                ;
; SDR_BL         ; 111              ; Unsigned Binary                                                               ;
; SDR_BT         ; 0                ; Unsigned Binary                                                               ;
; SDR_CL         ; 011              ; Unsigned Binary                                                               ;
+----------------+------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1 ;
+----------------+------------------+---------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                ;
+----------------+------------------+---------------------------------------------------------------------+
; INIT_PER       ; 0110000110101000 ; Unsigned Binary                                                     ;
; REF_PER        ; 0000011110100001 ; Unsigned Binary                                                     ;
; SC_CL          ; 3                ; Signed Integer                                                      ;
; SC_RCD         ; 3                ; Signed Integer                                                      ;
; SC_PM          ; 1                ; Signed Integer                                                      ;
; SC_BL          ; 1                ; Signed Integer                                                      ;
; SDR_BL         ; 111              ; Unsigned Binary                                                     ;
; SDR_BT         ; 0                ; Unsigned Binary                                                     ;
; SDR_CL         ; 011              ; Unsigned Binary                                                     ;
+----------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 24           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_hhj1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 24           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_4ij1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                  ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                                  ; Value                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                 ; String         ;
; sld_node_info                                   ; 805334528                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                             ; Signed Integer ;
; sld_data_bits                                   ; 5                                             ; Untyped        ;
; sld_trigger_bits                                ; 5                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 55299                                         ; Untyped        ;
; sld_node_crc_loword                             ; 25256                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                             ; Signed Integer ;
; sld_sample_depth                                ; 65536                                         ; Untyped        ;
; sld_segment_size                                ; 65536                                         ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                          ; String         ;
; sld_state_bits                                  ; 11                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                          ; String         ;
; sld_inversion_mask_length                       ; 45                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; Value                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                           ;
; Entity Instance               ; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                               ;
; Entity Instance            ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 1010000000                                                                                                                                                                                                                                      ;
;     -- WIDTH               ; 1                                                                                                                                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                           ;
; Entity Instance            ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 24                                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 24                                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_74595_driver:u_led_74595_driver"                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; led_data       ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "led_data[7..5]" will be connected to GND. ;
; led_data[4..1] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_driver:u_lcd_driver"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_sync ; Output ; Info     ; Explicitly unconnected                                                              ;
; lcd_en   ; Output ; Info     ; Explicitly unconnected                                                              ;
; lcd_xpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_ypos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_2Port:u_Sdram_Control_2Port"                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; DQM                 ; Output ; Info     ; Explicitly unconnected                                                              ;
; WR_LOAD             ; Input  ; Info     ; Stuck at GND                                                                        ;
; WR_MIN_ADDR         ; Input  ; Info     ; Stuck at GND                                                                        ;
; WR_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; WR_MAX_ADDR[21..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; WR_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; WR_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; WR_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; WR_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; WR_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; WR_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; WR_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RD_LOAD             ; Input  ; Info     ; Stuck at GND                                                                        ;
; RD_MIN_ADDR         ; Input  ; Info     ; Stuck at GND                                                                        ;
; RD_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RD_MAX_ADDR[21..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; RD_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; RD_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; RD_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RD_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RD_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; RD_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; RD_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Sdram_Init_Done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Sdram_Read_Valid    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Sdram_PingPong_EN   ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_counter_scan:u_key_counter_scan"                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; key_flag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor"                                                                                                                      ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; post_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; post_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; post_frame_clken ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; Sobel_Threshold  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Sobel_Threshold[7..1]" will be connected to GND. ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_fps_rate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_timing_ctrl:u_i2c_timing_ctrl"                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_config_data[21..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_config_data[23]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_config_data[22]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_config_data[17]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_config_data[16]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_rdata               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay" ;
+-------+-------+----------+--------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                  ;
+-------+-------+----------+--------------------------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                                             ;
+-------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 5                   ; 5                ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                          ;
+---------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------+---------+
; Name                                                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                            ; Details ;
+---------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------+---------+
; Video_Image_Processor:u_Video_Image_Processor|clk             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cmos_pclk                                                    ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|clk             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cmos_pclk                                                    ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|per_frame_clken ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_clken~0 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|per_frame_clken ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_clken~0 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|per_frame_href  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_href~0  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|per_frame_href  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_href~0  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|per_frame_vsync ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_vsync~0 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|per_frame_vsync ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_vsync~0 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|rst_n           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0_wirecell       ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|rst_n           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0_wirecell       ; N/A     ;
; clk                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                          ; N/A     ;
+---------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Aug 15 16:08:17 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_matrix_generate_3x3_1bit.v
    Info (12023): Found entity 1: VIP_Matrix_Generate_3X3_1Bit
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_bit_dilation_detector.v
    Info (12023): Found entity 1: VIP_Bit_Dilation_Detector
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/line_shift_ram_1bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_1Bit
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_ycbcr422_ycbcr444.v
    Info (12023): Found entity 1: VIP_YCbCr422_YCbCr444
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_skin_detector.v
    Info (12023): Found entity 1: VIP_Skin_Detector
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/key_counter_scan.v
    Info (12023): Found entity 1: key_counter_scan
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_vip_hdl_demo.v
    Info (12023): Found entity 1: CMOS_VIP_HDL_Demo
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/video_image_processor.v
    Info (12023): Found entity 1: Video_Image_Processor
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/line_shift_ram_8bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_8Bit
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_init_delay.v
    Info (12023): Found entity 1: system_init_delay
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_ctrl_pll.v
    Info (12023): Found entity 1: system_ctrl_pll
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/sys_pll.v
    Info (12023): Found entity 1: sys_pll
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_timing_ctrl.v
    Info (12023): Found entity 1: i2c_timing_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/cmos_capture_rgb565.v
    Info (12023): Found entity 1: CMOS_Capture_RGB565
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_ov7725_yuv422_config.v
    Info (12023): Found entity 1: I2C_OV7725_YUV422_Config
Info (12021): Found 0 design units, including 0 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/led_display_index/led_74595_driver.v
    Info (12023): Found entity 1: led_74595_driver
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/write_fifo1.v
    Info (12023): Found entity 1: write_fifo1
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/sdram_control_2port.v
    Info (12023): Found entity 1: Sdram_Control_2Port
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/read_fifo1.v
    Info (12023): Found entity 1: read_fifo1
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/command.v
    Info (12023): Found entity 1: command
Warning (10236): Verilog HDL Implicit Net warning at CMOS_VIP_HDL_Demo.v(214): created implicit net for "Sobel_Threshold"
Warning (10236): Verilog HDL Implicit Net warning at CMOS_VIP_HDL_Demo.v(340): created implicit net for "Sobel_Grade"
Info (12127): Elaborating entity "CMOS_VIP_HDL_Demo" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at CMOS_VIP_HDL_Demo.v(246): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "system_ctrl_pll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll"
Info (12128): Elaborating entity "system_init_delay" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay"
Info (12128): Elaborating entity "sys_pll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sys_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v
    Info (12023): Found entity 1: sys_pll_altpll
Info (12128): Elaborating entity "sys_pll_altpll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated"
Info (12128): Elaborating entity "i2c_timing_ctrl" for hierarchy "i2c_timing_ctrl:u_i2c_timing_ctrl"
Info (10264): Verilog HDL Case Statement information at i2c_timing_ctrl.v(422): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "I2C_OV7725_YUV422_Config" for hierarchy "I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config"
Info (12128): Elaborating entity "CMOS_Capture_RGB565" for hierarchy "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"
Info (12128): Elaborating entity "Video_Image_Processor" for hierarchy "Video_Image_Processor:u_Video_Image_Processor"
Info (12128): Elaborating entity "VIP_YCbCr422_YCbCr444" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444"
Info (12128): Elaborating entity "VIP_Skin_Detector" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector"
Warning (10230): Verilog HDL assignment warning at VIP_Skin_Detector.v(68): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "VIP_Bit_Dilation_Detector" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"
Info (12128): Elaborating entity "VIP_Matrix_Generate_3X3_1Bit" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"
Info (12128): Elaborating entity "Line_Shift_RAM_1Bit" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1010000000"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0rv.tdf
    Info (12023): Found entity 1: shift_taps_0rv
Info (12128): Elaborating entity "shift_taps_0rv" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fga1.tdf
    Info (12023): Found entity 1: altsyncram_fga1
Info (12128): Elaborating entity "altsyncram_fga1" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "key_counter_scan" for hierarchy "key_counter_scan:u_key_counter_scan"
Info (12128): Elaborating entity "Sdram_Control_2Port" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1"
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1"
Info (12128): Elaborating entity "write_fifo1" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hhj1.tdf
    Info (12023): Found entity 1: dcfifo_hhj1
Info (12128): Elaborating entity "dcfifo_hhj1" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
    Info (12023): Found entity 1: altsyncram_sj31
Info (12128): Elaborating entity "altsyncram_sj31" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ud8
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "read_fifo1" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4ij1.tdf
    Info (12023): Found entity 1: dcfifo_4ij1
Info (12128): Elaborating entity "dcfifo_4ij1" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d98
Info (12128): Elaborating entity "alt_synch_pipe_d98" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_d98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd_driver:u_lcd_driver"
Info (12128): Elaborating entity "led_74595_driver" for hierarchy "led_74595_driver:u_led_74595_driver"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf
    Info (12023): Found entity 1: altsyncram_au14
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8nb.tdf
    Info (12023): Found entity 1: mux_8nb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sei.tdf
    Info (12023): Found entity 1: cntr_sei
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf
    Info (12023): Found entity 1: cntr_gbj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led595_dout" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 11 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key_data[0]"
    Warning (15610): No output dependent on input pin "key_data[1]"
Info (21057): Implemented 2176 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 54 output pins
    Info (21060): Implemented 25 bidirectional pins
    Info (21061): Implemented 1987 logic cells
    Info (21064): Implemented 90 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 423 megabytes
    Info: Processing ended: Fri Aug 15 16:08:31 2014
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.map.smsg.


