#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 31 22:21:52 2025
# Process ID: 9556
# Current directory: C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent51532 C:\Users\Bricksburg-Akataka\Desktop\浙江大学\课程文件\数字系统\clothes_system\clothes_system\clothes_system.xpr
# Log file: C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system/vivado.log
# Journal file: C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system/clothes_system.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system'
INFO: [Project 1-313] Project file moved from 'D:/Xilinx/Vivado/clothes_system' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat May 31 22:33:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system/clothes_system.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat May 31 22:34:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system/clothes_system.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat May 31 22:36:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system/clothes_system.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 31 22:38:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system/clothes_system.runs/synth_1/runme.log
[Sat May 31 22:38:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system/clothes_system.runs/impl_1/runme.log
update_compile_order -fileset sources_1
save_project_as clothes C:/Users/Bricksburg-Akataka/clothes/clothes -force
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat May 31 22:40:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat May 31 22:41:20 2025] Launched impl_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.runs/impl_1/runme.log
close [ open C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.srcs/sources_1/new/main_DHT11.v w ]
add_files C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.srcs/sources_1/new/main_DHT11.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.srcs/sources_1/new/main.v] -no_script -reset -force -quiet
remove_files  C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.srcs/sources_1/new/main.v
close_project
open_project C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
import_files -force -norecurse {C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.srcs/sources_1/new/clothes_system.v C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.srcs/sources_1/new/DHT11.v C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.srcs/sources_1/new/clothing_advice.v C:/Users/Bricksburg-Akataka/clothes/clothes/clothes.srcs/sources_1/new/main_DHT11.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
[Sat May 31 23:01:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/synth_1/runme.log
[Sat May 31 23:01:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system/.Xil/Vivado-9556-LAPTOP-1HBU4FKJ/dcp2/Top_Module_Test2.xdc]
Finished Parsing XDC File [C:/Users/Bricksburg-Akataka/Desktop/浙江大学/课程文件/数字系统/clothes_system/clothes_system/.Xil/Vivado-9556-LAPTOP-1HBU4FKJ/dcp2/Top_Module_Test2.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1308.906 ; gain = 7.203
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1308.906 ; gain = 7.203
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.266 ; gain = 463.387
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list dht11]]
place_ports dht11 A15
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 31 23:06:25 2025] Launched impl_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/Top_Module_Test2.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/Top_Module_Test2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 31 23:10:15 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/synth_1/runme.log
[Sat May 31 23:10:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/Top_Module_Test2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 31 23:13:45 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/synth_1/runme.log
[Sat May 31 23:13:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/Top_Module_Test2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/Top_Module_Test2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jun  1 08:53:13 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/synth_1/runme.log
[Sun Jun  1 08:53:13 2025] Launched impl_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/Top_Module_Test2.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/Top_Module_Test2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jun  1 08:59:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/synth_1/runme.log
[Sun Jun  1 08:59:38 2025] Launched impl_1...
Run output will be captured here: C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/Top_Module_Test2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bricksburg-Akataka/Clock_G1/Clock_G1.runs/impl_1/Top_Module_Test2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  1 09:55:04 2025...
