cscope 15 $HOME/workspace/zhilet_stm32_github               0001579430
	@Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l051xx.h

52 #iâdeà
__STM32L051xx_H


53 
	#__STM32L051xx_H


	)

55 #ifdeà
__ýlu¥lus


66 
	#__CM0PLUS_REV
 0

	)

67 
	#__MPU_PRESENT
 1

	)

68 
	#__VTOR_PRESENT
 1

	)

69 
	#__NVIC_PRIO_BITS
 2

	)

70 
	#__V’dÜ_SysTickCÚfig
 0

	)

89 
NÚMaskabËIÁ_IRQn
 = -14,

90 
H¬dFauÉ_IRQn
 = -13,

91 
SVC_IRQn
 = -5,

92 
P’dSV_IRQn
 = -2,

93 
SysTick_IRQn
 = -1,

96 
WWDG_IRQn
 = 0,

97 
PVD_IRQn
 = 1,

98 
RTC_IRQn
 = 2,

99 
FLASH_IRQn
 = 3,

100 
RCC_IRQn
 = 4,

101 
EXTI0_1_IRQn
 = 5,

102 
EXTI2_3_IRQn
 = 6,

103 
EXTI4_15_IRQn
 = 7,

104 
DMA1_ChªÃl1_IRQn
 = 9,

105 
DMA1_ChªÃl2_3_IRQn
 = 10,

106 
DMA1_ChªÃl4_5_6_7_IRQn
 = 11,

107 
ADC1_COMP_IRQn
 = 12,

108 
LPTIM1_IRQn
 = 13,

109 
TIM2_IRQn
 = 15,

110 
TIM6_IRQn
 = 17,

111 
TIM21_IRQn
 = 20,

112 
TIM22_IRQn
 = 22,

113 
I2C1_IRQn
 = 23,

114 
I2C2_IRQn
 = 24,

115 
SPI1_IRQn
 = 25,

116 
SPI2_IRQn
 = 26,

117 
USART1_IRQn
 = 27,

118 
USART2_IRQn
 = 28,

119 
LPUART1_IRQn
 = 29,

120 } 
	tIRQn_Ty³
;

126 
	~"cÜe_cm0¶us.h
"

127 
	~"sy¡em_¡m32l0xx.h
"

128 
	~<¡dšt.h
>

140 
__IO
 
ušt32_t
 
ISR
;

141 
__IO
 
ušt32_t
 
IER
;

142 
__IO
 
ušt32_t
 
CR
;

143 
__IO
 
ušt32_t
 
CFGR1
;

144 
__IO
 
ušt32_t
 
CFGR2
;

145 
__IO
 
ušt32_t
 
SMPR
;

146 
ušt32_t
 
RESERVED1
;

147 
ušt32_t
 
RESERVED2
;

148 
__IO
 
ušt32_t
 
TR
;

149 
ušt32_t
 
RESERVED3
;

150 
__IO
 
ušt32_t
 
CHSELR
;

151 
ušt32_t
 
RESERVED4
[5];

152 
__IO
 
ušt32_t
 
DR
;

153 
ušt32_t
 
RESERVED5
[28];

154 
__IO
 
ušt32_t
 
CALFACT
;

155 } 
	tADC_Ty³Def
;

159 
__IO
 
ušt32_t
 
CCR
;

160 } 
	tADC_CommÚ_Ty³Def
;

169 
__IO
 
ušt32_t
 
CSR
;

170 } 
	tCOMP_Ty³Def
;

174 
__IO
 
ušt32_t
 
CSR
;

175 } 
	tCOMP_CommÚ_Ty³Def
;

184 
__IO
 
ušt32_t
 
DR
;

185 
__IO
 
ušt8_t
 
IDR
;

186 
ušt8_t
 
RESERVED0
;

187 
ušt16_t
 
RESERVED1
;

188 
__IO
 
ušt32_t
 
CR
;

189 
ušt32_t
 
RESERVED2
;

190 
__IO
 
ušt32_t
 
INIT
;

191 
__IO
 
ušt32_t
 
POL
;

192 } 
	tCRC_Ty³Def
;

200 
__IO
 
ušt32_t
 
IDCODE
;

201 
__IO
 
ušt32_t
 
CR
;

202 
__IO
 
ušt32_t
 
APB1FZ
;

203 
__IO
 
ušt32_t
 
APB2FZ
;

204 }
	tDBGMCU_Ty³Def
;

212 
__IO
 
ušt32_t
 
CCR
;

213 
__IO
 
ušt32_t
 
CNDTR
;

214 
__IO
 
ušt32_t
 
CPAR
;

215 
__IO
 
ušt32_t
 
CMAR
;

216 } 
	tDMA_ChªÃl_Ty³Def
;

220 
__IO
 
ušt32_t
 
ISR
;

221 
__IO
 
ušt32_t
 
IFCR
;

222 } 
	tDMA_Ty³Def
;

226 
__IO
 
ušt32_t
 
CSELR
;

227 } 
	tDMA_Reque¡_Ty³Def
;

235 
__IO
 
ušt32_t
 
IMR
;

236 
__IO
 
ušt32_t
 
EMR
;

237 
__IO
 
ušt32_t
 
RTSR
;

238 
__IO
 
ušt32_t
 
FTSR
;

239 
__IO
 
ušt32_t
 
SWIER
;

240 
__IO
 
ušt32_t
 
PR
;

241 }
	tEXTI_Ty³Def
;

248 
__IO
 
ušt32_t
 
ACR
;

249 
__IO
 
ušt32_t
 
PECR
;

250 
__IO
 
ušt32_t
 
PDKEYR
;

251 
__IO
 
ušt32_t
 
PEKEYR
;

252 
__IO
 
ušt32_t
 
PRGKEYR
;

253 
__IO
 
ušt32_t
 
OPTKEYR
;

254 
__IO
 
ušt32_t
 
SR
;

255 
__IO
 
ušt32_t
 
OPTR
;

256 
__IO
 
ušt32_t
 
WRPR
;

257 } 
	tFLASH_Ty³Def
;

265 
__IO
 
ušt32_t
 
RDP
;

266 
__IO
 
ušt32_t
 
USER
;

267 
__IO
 
ušt32_t
 
WRP01
;

268 } 
	tOB_Ty³Def
;

277 
__IO
 
ušt32_t
 
MODER
;

278 
__IO
 
ušt32_t
 
OTYPER
;

279 
__IO
 
ušt32_t
 
OSPEEDR
;

280 
__IO
 
ušt32_t
 
PUPDR
;

281 
__IO
 
ušt32_t
 
IDR
;

282 
__IO
 
ušt32_t
 
ODR
;

283 
__IO
 
ušt32_t
 
BSRR
;

284 
__IO
 
ušt32_t
 
LCKR
;

285 
__IO
 
ušt32_t
 
AFR
[2];

286 
__IO
 
ušt32_t
 
BRR
;

287 }
	tGPIO_Ty³Def
;

294 
__IO
 
ušt32_t
 
ISR
;

295 
__IO
 
ušt32_t
 
ICR
;

296 
__IO
 
ušt32_t
 
IER
;

297 
__IO
 
ušt32_t
 
CFGR
;

298 
__IO
 
ušt32_t
 
CR
;

299 
__IO
 
ušt32_t
 
CMP
;

300 
__IO
 
ušt32_t
 
ARR
;

301 
__IO
 
ušt32_t
 
CNT
;

302 } 
	tLPTIM_Ty³Def
;

310 
__IO
 
ušt32_t
 
CFGR1
;

311 
__IO
 
ušt32_t
 
CFGR2
;

312 
__IO
 
ušt32_t
 
EXTICR
[4];

313 
ušt32_t
 
RESERVED
[2];

314 
__IO
 
ušt32_t
 
CFGR3
;

315 } 
	tSYSCFG_Ty³Def
;

325 
__IO
 
ušt32_t
 
CR1
;

326 
__IO
 
ušt32_t
 
CR2
;

327 
__IO
 
ušt32_t
 
OAR1
;

328 
__IO
 
ušt32_t
 
OAR2
;

329 
__IO
 
ušt32_t
 
TIMINGR
;

330 
__IO
 
ušt32_t
 
TIMEOUTR
;

331 
__IO
 
ušt32_t
 
ISR
;

332 
__IO
 
ušt32_t
 
ICR
;

333 
__IO
 
ušt32_t
 
PECR
;

334 
__IO
 
ušt32_t
 
RXDR
;

335 
__IO
 
ušt32_t
 
TXDR
;

336 }
	tI2C_Ty³Def
;

344 
__IO
 
ušt32_t
 
KR
;

345 
__IO
 
ušt32_t
 
PR
;

346 
__IO
 
ušt32_t
 
RLR
;

347 
__IO
 
ušt32_t
 
SR
;

348 
__IO
 
ušt32_t
 
WINR
;

349 } 
	tIWDG_Ty³Def
;

356 
__IO
 
ušt32_t
 
CSSA
;

357 
__IO
 
ušt32_t
 
CSL
;

358 
__IO
 
ušt32_t
 
NVDSSA
;

359 
__IO
 
ušt32_t
 
NVDSL
;

360 
__IO
 
ušt32_t
 
VDSSA
 ;

361 
__IO
 
ušt32_t
 
VDSL
 ;

362 
__IO
 
ušt32_t
 
LSSA
 ;

363 
__IO
 
ušt32_t
 
LSL
 ;

364 
__IO
 
ušt32_t
 
CR
 ;

366 } 
	tFIREWALL_Ty³Def
;

373 
__IO
 
ušt32_t
 
CR
;

374 
__IO
 
ušt32_t
 
CSR
;

375 } 
	tPWR_Ty³Def
;

382 
__IO
 
ušt32_t
 
CR
;

383 
__IO
 
ušt32_t
 
ICSCR
;

384 
__IO
 
ušt32_t
 
CRRCR
;

385 
__IO
 
ušt32_t
 
CFGR
;

386 
__IO
 
ušt32_t
 
CIER
;

387 
__IO
 
ušt32_t
 
CIFR
;

388 
__IO
 
ušt32_t
 
CICR
;

389 
__IO
 
ušt32_t
 
IOPRSTR
;

390 
__IO
 
ušt32_t
 
AHBRSTR
;

391 
__IO
 
ušt32_t
 
APB2RSTR
;

392 
__IO
 
ušt32_t
 
APB1RSTR
;

393 
__IO
 
ušt32_t
 
IOPENR
;

394 
__IO
 
ušt32_t
 
AHBENR
;

395 
__IO
 
ušt32_t
 
APB2ENR
;

396 
__IO
 
ušt32_t
 
APB1ENR
;

397 
__IO
 
ušt32_t
 
IOPSMENR
;

398 
__IO
 
ušt32_t
 
AHBSMENR
;

399 
__IO
 
ušt32_t
 
APB2SMENR
;

400 
__IO
 
ušt32_t
 
APB1SMENR
;

401 
__IO
 
ušt32_t
 
CCIPR
;

402 
__IO
 
ušt32_t
 
CSR
;

403 } 
	tRCC_Ty³Def
;

410 
__IO
 
ušt32_t
 
TR
;

411 
__IO
 
ušt32_t
 
DR
;

412 
__IO
 
ušt32_t
 
CR
;

413 
__IO
 
ušt32_t
 
ISR
;

414 
__IO
 
ušt32_t
 
PRER
;

415 
__IO
 
ušt32_t
 
WUTR
;

416 
ušt32_t
 
RESERVED
;

417 
__IO
 
ušt32_t
 
ALRMAR
;

418 
__IO
 
ušt32_t
 
ALRMBR
;

419 
__IO
 
ušt32_t
 
WPR
;

420 
__IO
 
ušt32_t
 
SSR
;

421 
__IO
 
ušt32_t
 
SHIFTR
;

422 
__IO
 
ušt32_t
 
TSTR
;

423 
__IO
 
ušt32_t
 
TSDR
;

424 
__IO
 
ušt32_t
 
TSSSR
;

425 
__IO
 
ušt32_t
 
CALR
;

426 
__IO
 
ušt32_t
 
TAMPCR
;

427 
__IO
 
ušt32_t
 
ALRMASSR
;

428 
__IO
 
ušt32_t
 
ALRMBSSR
;

429 
__IO
 
ušt32_t
 
OR
;

430 
__IO
 
ušt32_t
 
BKP0R
;

431 
__IO
 
ušt32_t
 
BKP1R
;

432 
__IO
 
ušt32_t
 
BKP2R
;

433 
__IO
 
ušt32_t
 
BKP3R
;

434 
__IO
 
ušt32_t
 
BKP4R
;

435 } 
	tRTC_Ty³Def
;

443 
__IO
 
ušt32_t
 
CR1
;

444 
__IO
 
ušt32_t
 
CR2
;

445 
__IO
 
ušt32_t
 
SR
;

446 
__IO
 
ušt32_t
 
DR
;

447 
__IO
 
ušt32_t
 
CRCPR
;

448 
__IO
 
ušt32_t
 
RXCRCR
;

449 
__IO
 
ušt32_t
 
TXCRCR
;

450 
__IO
 
ušt32_t
 
I2SCFGR
;

451 
__IO
 
ušt32_t
 
I2SPR
;

452 } 
	tSPI_Ty³Def
;

459 
__IO
 
ušt32_t
 
CR1
;

460 
__IO
 
ušt32_t
 
CR2
;

461 
__IO
 
ušt32_t
 
SMCR
;

462 
__IO
 
ušt32_t
 
DIER
;

463 
__IO
 
ušt32_t
 
SR
;

464 
__IO
 
ušt32_t
 
EGR
;

465 
__IO
 
ušt32_t
 
CCMR1
;

466 
__IO
 
ušt32_t
 
CCMR2
;

467 
__IO
 
ušt32_t
 
CCER
;

468 
__IO
 
ušt32_t
 
CNT
;

469 
__IO
 
ušt32_t
 
PSC
;

470 
__IO
 
ušt32_t
 
ARR
;

471 
ušt32_t
 
RESERVED12
;

472 
__IO
 
ušt32_t
 
CCR1
;

473 
__IO
 
ušt32_t
 
CCR2
;

474 
__IO
 
ušt32_t
 
CCR3
;

475 
__IO
 
ušt32_t
 
CCR4
;

476 
ušt32_t
 
RESERVED17
;

477 
__IO
 
ušt32_t
 
DCR
;

478 
__IO
 
ušt32_t
 
DMAR
;

479 
__IO
 
ušt32_t
 
OR
;

480 } 
	tTIM_Ty³Def
;

487 
__IO
 
ušt32_t
 
CR1
;

488 
__IO
 
ušt32_t
 
CR2
;

489 
__IO
 
ušt32_t
 
CR3
;

490 
__IO
 
ušt32_t
 
BRR
;

491 
__IO
 
ušt32_t
 
GTPR
;

492 
__IO
 
ušt32_t
 
RTOR
;

493 
__IO
 
ušt32_t
 
RQR
;

494 
__IO
 
ušt32_t
 
ISR
;

495 
__IO
 
ušt32_t
 
ICR
;

496 
__IO
 
ušt32_t
 
RDR
;

497 
__IO
 
ušt32_t
 
TDR
;

498 } 
	tUSART_Ty³Def
;

505 
__IO
 
ušt32_t
 
CR
;

506 
__IO
 
ušt32_t
 
CFR
;

507 
__IO
 
ušt32_t
 
SR
;

508 } 
	tWWDG_Ty³Def
;

518 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000Uè

	)

519 
	#FLASH_END
 ((
ušt32_t
)0x0800FFFFUè

	)

520 
	#DATA_EEPROM_BASE
 ((
ušt32_t
)0x08080000Uè

	)

521 
	#DATA_EEPROM_END
 ((
ušt32_t
)0x080807FFUè

	)

522 
	#SRAM_BASE
 ((
ušt32_t
)0x20000000Uè

	)

523 
	#SRAM_SIZE_MAX
 ((
ušt32_t
)0x00002000Uè

	)

525 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000Uè

	)

528 
	#APBPERIPH_BASE
 
PERIPH_BASE


	)

529 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000U)

	)

530 
	#IOPPERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000U)

	)

532 
	#TIM2_BASE
 (
APBPERIPH_BASE
 + 0x00000000U)

	)

533 
	#TIM6_BASE
 (
APBPERIPH_BASE
 + 0x00001000U)

	)

534 
	#RTC_BASE
 (
APBPERIPH_BASE
 + 0x00002800U)

	)

535 
	#WWDG_BASE
 (
APBPERIPH_BASE
 + 0x00002C00U)

	)

536 
	#IWDG_BASE
 (
APBPERIPH_BASE
 + 0x00003000U)

	)

537 
	#SPI2_BASE
 (
APBPERIPH_BASE
 + 0x00003800U)

	)

538 
	#USART2_BASE
 (
APBPERIPH_BASE
 + 0x00004400U)

	)

539 
	#LPUART1_BASE
 (
APBPERIPH_BASE
 + 0x00004800U)

	)

540 
	#I2C1_BASE
 (
APBPERIPH_BASE
 + 0x00005400U)

	)

541 
	#I2C2_BASE
 (
APBPERIPH_BASE
 + 0x00005800U)

	)

542 
	#PWR_BASE
 (
APBPERIPH_BASE
 + 0x00007000U)

	)

543 
	#LPTIM1_BASE
 (
APBPERIPH_BASE
 + 0x00007C00U)

	)

545 
	#SYSCFG_BASE
 (
APBPERIPH_BASE
 + 0x00010000U)

	)

546 
	#COMP1_BASE
 (
APBPERIPH_BASE
 + 0x00010018U)

	)

547 
	#COMP2_BASE
 (
APBPERIPH_BASE
 + 0x0001001CU)

	)

548 
	#COMP12_COMMON
 ((
COMP_CommÚ_Ty³Def
 *è
COMP1_BASE
)

	)

549 
	#EXTI_BASE
 (
APBPERIPH_BASE
 + 0x00010400U)

	)

550 
	#TIM21_BASE
 (
APBPERIPH_BASE
 + 0x00010800U)

	)

551 
	#TIM22_BASE
 (
APBPERIPH_BASE
 + 0x00011400U)

	)

552 
	#FIREWALL_BASE
 (
APBPERIPH_BASE
 + 0x00011C00U)

	)

553 
	#ADC1_BASE
 (
APBPERIPH_BASE
 + 0x00012400U)

	)

554 
	#ADC_BASE
 (
APBPERIPH_BASE
 + 0x00012708U)

	)

555 
	#SPI1_BASE
 (
APBPERIPH_BASE
 + 0x00013000U)

	)

556 
	#USART1_BASE
 (
APBPERIPH_BASE
 + 0x00013800U)

	)

557 
	#DBGMCU_BASE
 (
APBPERIPH_BASE
 + 0x00015800U)

	)

559 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x00000000U)

	)

560 
	#DMA1_ChªÃl1_BASE
 (
DMA1_BASE
 + 0x00000008U)

	)

561 
	#DMA1_ChªÃl2_BASE
 (
DMA1_BASE
 + 0x0000001CU)

	)

562 
	#DMA1_ChªÃl3_BASE
 (
DMA1_BASE
 + 0x00000030U)

	)

563 
	#DMA1_ChªÃl4_BASE
 (
DMA1_BASE
 + 0x00000044U)

	)

564 
	#DMA1_ChªÃl5_BASE
 (
DMA1_BASE
 + 0x00000058U)

	)

565 
	#DMA1_ChªÃl6_BASE
 (
DMA1_BASE
 + 0x0000006CU)

	)

566 
	#DMA1_ChªÃl7_BASE
 (
DMA1_BASE
 + 0x00000080U)

	)

567 
	#DMA1_CSELR_BASE
 (
DMA1_BASE
 + 0x000000A8U)

	)

570 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x00001000U)

	)

571 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x00002000Uè

	)

572 
	#OB_BASE
 ((
ušt32_t
)0x1FF80000Uè

	)

573 
	#FLASHSIZE_BASE
 ((
ušt32_t
)0x1FF8007CUè

	)

574 
	#UID_BASE
 ((
ušt32_t
)0x1FF80050Uè

	)

575 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x00003000U)

	)

577 
	#GPIOA_BASE
 (
IOPPERIPH_BASE
 + 0x00000000U)

	)

578 
	#GPIOB_BASE
 (
IOPPERIPH_BASE
 + 0x00000400U)

	)

579 
	#GPIOC_BASE
 (
IOPPERIPH_BASE
 + 0x00000800U)

	)

580 
	#GPIOD_BASE
 (
IOPPERIPH_BASE
 + 0x00000C00U)

	)

581 
	#GPIOH_BASE
 (
IOPPERIPH_BASE
 + 0x00001C00U)

	)

591 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

592 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

593 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

594 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

595 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

596 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

597 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

598 
	#LPUART1
 ((
USART_Ty³Def
 *è
LPUART1_BASE
)

	)

599 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

600 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

601 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

602 
	#LPTIM1
 ((
LPTIM_Ty³Def
 *è
LPTIM1_BASE
)

	)

604 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

605 
	#COMP1
 ((
COMP_Ty³Def
 *è
COMP1_BASE
)

	)

606 
	#COMP2
 ((
COMP_Ty³Def
 *è
COMP2_BASE
)

	)

607 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

608 
	#TIM21
 ((
TIM_Ty³Def
 *è
TIM21_BASE
)

	)

609 
	#TIM22
 ((
TIM_Ty³Def
 *è
TIM22_BASE
)

	)

610 
	#FIREWALL
 ((
FIREWALL_Ty³Def
 *è
FIREWALL_BASE
)

	)

611 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

612 
	#ADC1_COMMON
 ((
ADC_CommÚ_Ty³Def
 *è
ADC_BASE
)

	)

614 
	#ADC
 
ADC1_COMMON


	)

615 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

616 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

617 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

619 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

620 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

621 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

622 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

623 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

624 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

625 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl6_BASE
)

	)

626 
	#DMA1_ChªÃl7
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl7_BASE
)

	)

627 
	#DMA1_CSELR
 ((
DMA_Reque¡_Ty³Def
 *è
DMA1_CSELR_BASE
)

	)

630 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

631 
	#OB
 ((
OB_Ty³Def
 *è
OB_BASE
)

	)

632 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

633 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

635 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

636 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

637 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

638 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

639 
	#GPIOH
 ((
GPIO_Ty³Def
 *è
GPIOH_BASE
)

	)

662 
	#ADC_ISR_EOCAL_Pos
 (11U)

	)

663 
	#ADC_ISR_EOCAL_Msk
 (0x1U << 
ADC_ISR_EOCAL_Pos
è

	)

664 
	#ADC_ISR_EOCAL
 
ADC_ISR_EOCAL_Msk


	)

665 
	#ADC_ISR_AWD_Pos
 (7U)

	)

666 
	#ADC_ISR_AWD_Msk
 (0x1U << 
ADC_ISR_AWD_Pos
è

	)

667 
	#ADC_ISR_AWD
 
ADC_ISR_AWD_Msk


	)

668 
	#ADC_ISR_OVR_Pos
 (4U)

	)

669 
	#ADC_ISR_OVR_Msk
 (0x1U << 
ADC_ISR_OVR_Pos
è

	)

670 
	#ADC_ISR_OVR
 
ADC_ISR_OVR_Msk


	)

671 
	#ADC_ISR_EOSEQ_Pos
 (3U)

	)

672 
	#ADC_ISR_EOSEQ_Msk
 (0x1U << 
ADC_ISR_EOSEQ_Pos
è

	)

673 
	#ADC_ISR_EOSEQ
 
ADC_ISR_EOSEQ_Msk


	)

674 
	#ADC_ISR_EOC_Pos
 (2U)

	)

675 
	#ADC_ISR_EOC_Msk
 (0x1U << 
ADC_ISR_EOC_Pos
è

	)

676 
	#ADC_ISR_EOC
 
ADC_ISR_EOC_Msk


	)

677 
	#ADC_ISR_EOSMP_Pos
 (1U)

	)

678 
	#ADC_ISR_EOSMP_Msk
 (0x1U << 
ADC_ISR_EOSMP_Pos
è

	)

679 
	#ADC_ISR_EOSMP
 
ADC_ISR_EOSMP_Msk


	)

680 
	#ADC_ISR_ADRDY_Pos
 (0U)

	)

681 
	#ADC_ISR_ADRDY_Msk
 (0x1U << 
ADC_ISR_ADRDY_Pos
è

	)

682 
	#ADC_ISR_ADRDY
 
ADC_ISR_ADRDY_Msk


	)

685 
	#ADC_ISR_EOS
 
ADC_ISR_EOSEQ


	)

688 
	#ADC_IER_EOCALIE_Pos
 (11U)

	)

689 
	#ADC_IER_EOCALIE_Msk
 (0x1U << 
ADC_IER_EOCALIE_Pos
è

	)

690 
	#ADC_IER_EOCALIE
 
ADC_IER_EOCALIE_Msk


	)

691 
	#ADC_IER_AWDIE_Pos
 (7U)

	)

692 
	#ADC_IER_AWDIE_Msk
 (0x1U << 
ADC_IER_AWDIE_Pos
è

	)

693 
	#ADC_IER_AWDIE
 
ADC_IER_AWDIE_Msk


	)

694 
	#ADC_IER_OVRIE_Pos
 (4U)

	)

695 
	#ADC_IER_OVRIE_Msk
 (0x1U << 
ADC_IER_OVRIE_Pos
è

	)

696 
	#ADC_IER_OVRIE
 
ADC_IER_OVRIE_Msk


	)

697 
	#ADC_IER_EOSEQIE_Pos
 (3U)

	)

698 
	#ADC_IER_EOSEQIE_Msk
 (0x1U << 
ADC_IER_EOSEQIE_Pos
è

	)

699 
	#ADC_IER_EOSEQIE
 
ADC_IER_EOSEQIE_Msk


	)

700 
	#ADC_IER_EOCIE_Pos
 (2U)

	)

701 
	#ADC_IER_EOCIE_Msk
 (0x1U << 
ADC_IER_EOCIE_Pos
è

	)

702 
	#ADC_IER_EOCIE
 
ADC_IER_EOCIE_Msk


	)

703 
	#ADC_IER_EOSMPIE_Pos
 (1U)

	)

704 
	#ADC_IER_EOSMPIE_Msk
 (0x1U << 
ADC_IER_EOSMPIE_Pos
è

	)

705 
	#ADC_IER_EOSMPIE
 
ADC_IER_EOSMPIE_Msk


	)

706 
	#ADC_IER_ADRDYIE_Pos
 (0U)

	)

707 
	#ADC_IER_ADRDYIE_Msk
 (0x1U << 
ADC_IER_ADRDYIE_Pos
è

	)

708 
	#ADC_IER_ADRDYIE
 
ADC_IER_ADRDYIE_Msk


	)

711 
	#ADC_IER_EOSIE
 
ADC_IER_EOSEQIE


	)

714 
	#ADC_CR_ADCAL_Pos
 (31U)

	)

715 
	#ADC_CR_ADCAL_Msk
 (0x1U << 
ADC_CR_ADCAL_Pos
è

	)

716 
	#ADC_CR_ADCAL
 
ADC_CR_ADCAL_Msk


	)

717 
	#ADC_CR_ADVREGEN_Pos
 (28U)

	)

718 
	#ADC_CR_ADVREGEN_Msk
 (0x1U << 
ADC_CR_ADVREGEN_Pos
è

	)

719 
	#ADC_CR_ADVREGEN
 
ADC_CR_ADVREGEN_Msk


	)

720 
	#ADC_CR_ADSTP_Pos
 (4U)

	)

721 
	#ADC_CR_ADSTP_Msk
 (0x1U << 
ADC_CR_ADSTP_Pos
è

	)

722 
	#ADC_CR_ADSTP
 
ADC_CR_ADSTP_Msk


	)

723 
	#ADC_CR_ADSTART_Pos
 (2U)

	)

724 
	#ADC_CR_ADSTART_Msk
 (0x1U << 
ADC_CR_ADSTART_Pos
è

	)

725 
	#ADC_CR_ADSTART
 
ADC_CR_ADSTART_Msk


	)

726 
	#ADC_CR_ADDIS_Pos
 (1U)

	)

727 
	#ADC_CR_ADDIS_Msk
 (0x1U << 
ADC_CR_ADDIS_Pos
è

	)

728 
	#ADC_CR_ADDIS
 
ADC_CR_ADDIS_Msk


	)

729 
	#ADC_CR_ADEN_Pos
 (0U)

	)

730 
	#ADC_CR_ADEN_Msk
 (0x1U << 
ADC_CR_ADEN_Pos
è

	)

731 
	#ADC_CR_ADEN
 
ADC_CR_ADEN_Msk


	)

734 
	#ADC_CFGR1_AWDCH_Pos
 (26U)

	)

735 
	#ADC_CFGR1_AWDCH_Msk
 (0x1FU << 
ADC_CFGR1_AWDCH_Pos
è

	)

736 
	#ADC_CFGR1_AWDCH
 
ADC_CFGR1_AWDCH_Msk


	)

737 
	#ADC_CFGR1_AWDCH_0
 (0x01U << 
ADC_CFGR1_AWDCH_Pos
è

	)

738 
	#ADC_CFGR1_AWDCH_1
 (0x02U << 
ADC_CFGR1_AWDCH_Pos
è

	)

739 
	#ADC_CFGR1_AWDCH_2
 (0x04U << 
ADC_CFGR1_AWDCH_Pos
è

	)

740 
	#ADC_CFGR1_AWDCH_3
 (0x08U << 
ADC_CFGR1_AWDCH_Pos
è

	)

741 
	#ADC_CFGR1_AWDCH_4
 (0x10U << 
ADC_CFGR1_AWDCH_Pos
è

	)

742 
	#ADC_CFGR1_AWDEN_Pos
 (23U)

	)

743 
	#ADC_CFGR1_AWDEN_Msk
 (0x1U << 
ADC_CFGR1_AWDEN_Pos
è

	)

744 
	#ADC_CFGR1_AWDEN
 
ADC_CFGR1_AWDEN_Msk


	)

745 
	#ADC_CFGR1_AWDSGL_Pos
 (22U)

	)

746 
	#ADC_CFGR1_AWDSGL_Msk
 (0x1U << 
ADC_CFGR1_AWDSGL_Pos
è

	)

747 
	#ADC_CFGR1_AWDSGL
 
ADC_CFGR1_AWDSGL_Msk


	)

748 
	#ADC_CFGR1_DISCEN_Pos
 (16U)

	)

749 
	#ADC_CFGR1_DISCEN_Msk
 (0x1U << 
ADC_CFGR1_DISCEN_Pos
è

	)

750 
	#ADC_CFGR1_DISCEN
 
ADC_CFGR1_DISCEN_Msk


	)

751 
	#ADC_CFGR1_AUTOFF_Pos
 (15U)

	)

752 
	#ADC_CFGR1_AUTOFF_Msk
 (0x1U << 
ADC_CFGR1_AUTOFF_Pos
è

	)

753 
	#ADC_CFGR1_AUTOFF
 
ADC_CFGR1_AUTOFF_Msk


	)

754 
	#ADC_CFGR1_WAIT_Pos
 (14U)

	)

755 
	#ADC_CFGR1_WAIT_Msk
 (0x1U << 
ADC_CFGR1_WAIT_Pos
è

	)

756 
	#ADC_CFGR1_WAIT
 
ADC_CFGR1_WAIT_Msk


	)

757 
	#ADC_CFGR1_CONT_Pos
 (13U)

	)

758 
	#ADC_CFGR1_CONT_Msk
 (0x1U << 
ADC_CFGR1_CONT_Pos
è

	)

759 
	#ADC_CFGR1_CONT
 
ADC_CFGR1_CONT_Msk


	)

760 
	#ADC_CFGR1_OVRMOD_Pos
 (12U)

	)

761 
	#ADC_CFGR1_OVRMOD_Msk
 (0x1U << 
ADC_CFGR1_OVRMOD_Pos
è

	)

762 
	#ADC_CFGR1_OVRMOD
 
ADC_CFGR1_OVRMOD_Msk


	)

763 
	#ADC_CFGR1_EXTEN_Pos
 (10U)

	)

764 
	#ADC_CFGR1_EXTEN_Msk
 (0x3U << 
ADC_CFGR1_EXTEN_Pos
è

	)

765 
	#ADC_CFGR1_EXTEN
 
ADC_CFGR1_EXTEN_Msk


	)

766 
	#ADC_CFGR1_EXTEN_0
 (0x1U << 
ADC_CFGR1_EXTEN_Pos
è

	)

767 
	#ADC_CFGR1_EXTEN_1
 (0x2U << 
ADC_CFGR1_EXTEN_Pos
è

	)

768 
	#ADC_CFGR1_EXTSEL_Pos
 (6U)

	)

769 
	#ADC_CFGR1_EXTSEL_Msk
 (0x7U << 
ADC_CFGR1_EXTSEL_Pos
è

	)

770 
	#ADC_CFGR1_EXTSEL
 
ADC_CFGR1_EXTSEL_Msk


	)

771 
	#ADC_CFGR1_EXTSEL_0
 (0x1U << 
ADC_CFGR1_EXTSEL_Pos
è

	)

772 
	#ADC_CFGR1_EXTSEL_1
 (0x2U << 
ADC_CFGR1_EXTSEL_Pos
è

	)

773 
	#ADC_CFGR1_EXTSEL_2
 (0x4U << 
ADC_CFGR1_EXTSEL_Pos
è

	)

774 
	#ADC_CFGR1_ALIGN_Pos
 (5U)

	)

775 
	#ADC_CFGR1_ALIGN_Msk
 (0x1U << 
ADC_CFGR1_ALIGN_Pos
è

	)

776 
	#ADC_CFGR1_ALIGN
 
ADC_CFGR1_ALIGN_Msk


	)

777 
	#ADC_CFGR1_RES_Pos
 (3U)

	)

778 
	#ADC_CFGR1_RES_Msk
 (0x3U << 
ADC_CFGR1_RES_Pos
è

	)

779 
	#ADC_CFGR1_RES
 
ADC_CFGR1_RES_Msk


	)

780 
	#ADC_CFGR1_RES_0
 (0x1U << 
ADC_CFGR1_RES_Pos
è

	)

781 
	#ADC_CFGR1_RES_1
 (0x2U << 
ADC_CFGR1_RES_Pos
è

	)

782 
	#ADC_CFGR1_SCANDIR_Pos
 (2U)

	)

783 
	#ADC_CFGR1_SCANDIR_Msk
 (0x1U << 
ADC_CFGR1_SCANDIR_Pos
è

	)

784 
	#ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR_Msk


	)

785 
	#ADC_CFGR1_DMACFG_Pos
 (1U)

	)

786 
	#ADC_CFGR1_DMACFG_Msk
 (0x1U << 
ADC_CFGR1_DMACFG_Pos
è

	)

787 
	#ADC_CFGR1_DMACFG
 
ADC_CFGR1_DMACFG_Msk


	)

788 
	#ADC_CFGR1_DMAEN_Pos
 (0U)

	)

789 
	#ADC_CFGR1_DMAEN_Msk
 (0x1U << 
ADC_CFGR1_DMAEN_Pos
è

	)

790 
	#ADC_CFGR1_DMAEN
 
ADC_CFGR1_DMAEN_Msk


	)

793 
	#ADC_CFGR1_AUTDLY
 
ADC_CFGR1_WAIT


	)

796 
	#ADC_CFGR2_TOVS_Pos
 (9U)

	)

797 
	#ADC_CFGR2_TOVS_Msk
 (0x1U << 
ADC_CFGR2_TOVS_Pos
è

	)

798 
	#ADC_CFGR2_TOVS
 
ADC_CFGR2_TOVS_Msk


	)

799 
	#ADC_CFGR2_OVSS_Pos
 (5U)

	)

800 
	#ADC_CFGR2_OVSS_Msk
 (0xFU << 
ADC_CFGR2_OVSS_Pos
è

	)

801 
	#ADC_CFGR2_OVSS
 
ADC_CFGR2_OVSS_Msk


	)

802 
	#ADC_CFGR2_OVSS_0
 (0x1U << 
ADC_CFGR2_OVSS_Pos
è

	)

803 
	#ADC_CFGR2_OVSS_1
 (0x2U << 
ADC_CFGR2_OVSS_Pos
è

	)

804 
	#ADC_CFGR2_OVSS_2
 (0x4U << 
ADC_CFGR2_OVSS_Pos
è

	)

805 
	#ADC_CFGR2_OVSS_3
 (0x8U << 
ADC_CFGR2_OVSS_Pos
è

	)

806 
	#ADC_CFGR2_OVSR_Pos
 (2U)

	)

807 
	#ADC_CFGR2_OVSR_Msk
 (0x7U << 
ADC_CFGR2_OVSR_Pos
è

	)

808 
	#ADC_CFGR2_OVSR
 
ADC_CFGR2_OVSR_Msk


	)

809 
	#ADC_CFGR2_OVSR_0
 (0x1U << 
ADC_CFGR2_OVSR_Pos
è

	)

810 
	#ADC_CFGR2_OVSR_1
 (0x2U << 
ADC_CFGR2_OVSR_Pos
è

	)

811 
	#ADC_CFGR2_OVSR_2
 (0x4U << 
ADC_CFGR2_OVSR_Pos
è

	)

812 
	#ADC_CFGR2_OVSE_Pos
 (0U)

	)

813 
	#ADC_CFGR2_OVSE_Msk
 (0x1U << 
ADC_CFGR2_OVSE_Pos
è

	)

814 
	#ADC_CFGR2_OVSE
 
ADC_CFGR2_OVSE_Msk


	)

815 
	#ADC_CFGR2_CKMODE_Pos
 (30U)

	)

816 
	#ADC_CFGR2_CKMODE_Msk
 (0x3U << 
ADC_CFGR2_CKMODE_Pos
è

	)

817 
	#ADC_CFGR2_CKMODE
 
ADC_CFGR2_CKMODE_Msk


	)

818 
	#ADC_CFGR2_CKMODE_0
 (0x1U << 
ADC_CFGR2_CKMODE_Pos
è

	)

819 
	#ADC_CFGR2_CKMODE_1
 (0x2U << 
ADC_CFGR2_CKMODE_Pos
è

	)

823 
	#ADC_SMPR_SMP_Pos
 (0U)

	)

824 
	#ADC_SMPR_SMP_Msk
 (0x7U << 
ADC_SMPR_SMP_Pos
è

	)

825 
	#ADC_SMPR_SMP
 
ADC_SMPR_SMP_Msk


	)

826 
	#ADC_SMPR_SMP_0
 (0x1U << 
ADC_SMPR_SMP_Pos
è

	)

827 
	#ADC_SMPR_SMP_1
 (0x2U << 
ADC_SMPR_SMP_Pos
è

	)

828 
	#ADC_SMPR_SMP_2
 (0x4U << 
ADC_SMPR_SMP_Pos
è

	)

831 
	#ADC_SMPR_SMPR
 
ADC_SMPR_SMP


	)

832 
	#ADC_SMPR_SMPR_0
 
ADC_SMPR_SMP_0


	)

833 
	#ADC_SMPR_SMPR_1
 
ADC_SMPR_SMP_1


	)

834 
	#ADC_SMPR_SMPR_2
 
ADC_SMPR_SMP_2


	)

837 
	#ADC_TR_HT_Pos
 (16U)

	)

838 
	#ADC_TR_HT_Msk
 (0xFFFU << 
ADC_TR_HT_Pos
è

	)

839 
	#ADC_TR_HT
 
ADC_TR_HT_Msk


	)

840 
	#ADC_TR_LT_Pos
 (0U)

	)

841 
	#ADC_TR_LT_Msk
 (0xFFFU << 
ADC_TR_LT_Pos
è

	)

842 
	#ADC_TR_LT
 
ADC_TR_LT_Msk


	)

845 
	#ADC_CHSELR_CHSEL_Pos
 (0U)

	)

846 
	#ADC_CHSELR_CHSEL_Msk
 (0x7FFFFU << 
ADC_CHSELR_CHSEL_Pos
è

	)

847 
	#ADC_CHSELR_CHSEL
 
ADC_CHSELR_CHSEL_Msk


	)

848 
	#ADC_CHSELR_CHSEL18_Pos
 (18U)

	)

849 
	#ADC_CHSELR_CHSEL18_Msk
 (0x1U << 
ADC_CHSELR_CHSEL18_Pos
è

	)

850 
	#ADC_CHSELR_CHSEL18
 
ADC_CHSELR_CHSEL18_Msk


	)

851 
	#ADC_CHSELR_CHSEL17_Pos
 (17U)

	)

852 
	#ADC_CHSELR_CHSEL17_Msk
 (0x1U << 
ADC_CHSELR_CHSEL17_Pos
è

	)

853 
	#ADC_CHSELR_CHSEL17
 
ADC_CHSELR_CHSEL17_Msk


	)

854 
	#ADC_CHSELR_CHSEL15_Pos
 (15U)

	)

855 
	#ADC_CHSELR_CHSEL15_Msk
 (0x1U << 
ADC_CHSELR_CHSEL15_Pos
è

	)

856 
	#ADC_CHSELR_CHSEL15
 
ADC_CHSELR_CHSEL15_Msk


	)

857 
	#ADC_CHSELR_CHSEL14_Pos
 (14U)

	)

858 
	#ADC_CHSELR_CHSEL14_Msk
 (0x1U << 
ADC_CHSELR_CHSEL14_Pos
è

	)

859 
	#ADC_CHSELR_CHSEL14
 
ADC_CHSELR_CHSEL14_Msk


	)

860 
	#ADC_CHSELR_CHSEL13_Pos
 (13U)

	)

861 
	#ADC_CHSELR_CHSEL13_Msk
 (0x1U << 
ADC_CHSELR_CHSEL13_Pos
è

	)

862 
	#ADC_CHSELR_CHSEL13
 
ADC_CHSELR_CHSEL13_Msk


	)

863 
	#ADC_CHSELR_CHSEL12_Pos
 (12U)

	)

864 
	#ADC_CHSELR_CHSEL12_Msk
 (0x1U << 
ADC_CHSELR_CHSEL12_Pos
è

	)

865 
	#ADC_CHSELR_CHSEL12
 
ADC_CHSELR_CHSEL12_Msk


	)

866 
	#ADC_CHSELR_CHSEL11_Pos
 (11U)

	)

867 
	#ADC_CHSELR_CHSEL11_Msk
 (0x1U << 
ADC_CHSELR_CHSEL11_Pos
è

	)

868 
	#ADC_CHSELR_CHSEL11
 
ADC_CHSELR_CHSEL11_Msk


	)

869 
	#ADC_CHSELR_CHSEL10_Pos
 (10U)

	)

870 
	#ADC_CHSELR_CHSEL10_Msk
 (0x1U << 
ADC_CHSELR_CHSEL10_Pos
è

	)

871 
	#ADC_CHSELR_CHSEL10
 
ADC_CHSELR_CHSEL10_Msk


	)

872 
	#ADC_CHSELR_CHSEL9_Pos
 (9U)

	)

873 
	#ADC_CHSELR_CHSEL9_Msk
 (0x1U << 
ADC_CHSELR_CHSEL9_Pos
è

	)

874 
	#ADC_CHSELR_CHSEL9
 
ADC_CHSELR_CHSEL9_Msk


	)

875 
	#ADC_CHSELR_CHSEL8_Pos
 (8U)

	)

876 
	#ADC_CHSELR_CHSEL8_Msk
 (0x1U << 
ADC_CHSELR_CHSEL8_Pos
è

	)

877 
	#ADC_CHSELR_CHSEL8
 
ADC_CHSELR_CHSEL8_Msk


	)

878 
	#ADC_CHSELR_CHSEL7_Pos
 (7U)

	)

879 
	#ADC_CHSELR_CHSEL7_Msk
 (0x1U << 
ADC_CHSELR_CHSEL7_Pos
è

	)

880 
	#ADC_CHSELR_CHSEL7
 
ADC_CHSELR_CHSEL7_Msk


	)

881 
	#ADC_CHSELR_CHSEL6_Pos
 (6U)

	)

882 
	#ADC_CHSELR_CHSEL6_Msk
 (0x1U << 
ADC_CHSELR_CHSEL6_Pos
è

	)

883 
	#ADC_CHSELR_CHSEL6
 
ADC_CHSELR_CHSEL6_Msk


	)

884 
	#ADC_CHSELR_CHSEL5_Pos
 (5U)

	)

885 
	#ADC_CHSELR_CHSEL5_Msk
 (0x1U << 
ADC_CHSELR_CHSEL5_Pos
è

	)

886 
	#ADC_CHSELR_CHSEL5
 
ADC_CHSELR_CHSEL5_Msk


	)

887 
	#ADC_CHSELR_CHSEL4_Pos
 (4U)

	)

888 
	#ADC_CHSELR_CHSEL4_Msk
 (0x1U << 
ADC_CHSELR_CHSEL4_Pos
è

	)

889 
	#ADC_CHSELR_CHSEL4
 
ADC_CHSELR_CHSEL4_Msk


	)

890 
	#ADC_CHSELR_CHSEL3_Pos
 (3U)

	)

891 
	#ADC_CHSELR_CHSEL3_Msk
 (0x1U << 
ADC_CHSELR_CHSEL3_Pos
è

	)

892 
	#ADC_CHSELR_CHSEL3
 
ADC_CHSELR_CHSEL3_Msk


	)

893 
	#ADC_CHSELR_CHSEL2_Pos
 (2U)

	)

894 
	#ADC_CHSELR_CHSEL2_Msk
 (0x1U << 
ADC_CHSELR_CHSEL2_Pos
è

	)

895 
	#ADC_CHSELR_CHSEL2
 
ADC_CHSELR_CHSEL2_Msk


	)

896 
	#ADC_CHSELR_CHSEL1_Pos
 (1U)

	)

897 
	#ADC_CHSELR_CHSEL1_Msk
 (0x1U << 
ADC_CHSELR_CHSEL1_Pos
è

	)

898 
	#ADC_CHSELR_CHSEL1
 
ADC_CHSELR_CHSEL1_Msk


	)

899 
	#ADC_CHSELR_CHSEL0_Pos
 (0U)

	)

900 
	#ADC_CHSELR_CHSEL0_Msk
 (0x1U << 
ADC_CHSELR_CHSEL0_Pos
è

	)

901 
	#ADC_CHSELR_CHSEL0
 
ADC_CHSELR_CHSEL0_Msk


	)

904 
	#ADC_DR_DATA_Pos
 (0U)

	)

905 
	#ADC_DR_DATA_Msk
 (0xFFFFU << 
ADC_DR_DATA_Pos
è

	)

906 
	#ADC_DR_DATA
 
ADC_DR_DATA_Msk


	)

909 
	#ADC_CALFACT_CALFACT_Pos
 (0U)

	)

910 
	#ADC_CALFACT_CALFACT_Msk
 (0x7FU << 
ADC_CALFACT_CALFACT_Pos
è

	)

911 
	#ADC_CALFACT_CALFACT
 
ADC_CALFACT_CALFACT_Msk


	)

914 
	#ADC_CCR_LFMEN_Pos
 (25U)

	)

915 
	#ADC_CCR_LFMEN_Msk
 (0x1U << 
ADC_CCR_LFMEN_Pos
è

	)

916 
	#ADC_CCR_LFMEN
 
ADC_CCR_LFMEN_Msk


	)

917 
	#ADC_CCR_TSEN_Pos
 (23U)

	)

918 
	#ADC_CCR_TSEN_Msk
 (0x1U << 
ADC_CCR_TSEN_Pos
è

	)

919 
	#ADC_CCR_TSEN
 
ADC_CCR_TSEN_Msk


	)

920 
	#ADC_CCR_VREFEN_Pos
 (22U)

	)

921 
	#ADC_CCR_VREFEN_Msk
 (0x1U << 
ADC_CCR_VREFEN_Pos
è

	)

922 
	#ADC_CCR_VREFEN
 
ADC_CCR_VREFEN_Msk


	)

923 
	#ADC_CCR_PRESC_Pos
 (18U)

	)

924 
	#ADC_CCR_PRESC_Msk
 (0xFU << 
ADC_CCR_PRESC_Pos
è

	)

925 
	#ADC_CCR_PRESC
 
ADC_CCR_PRESC_Msk


	)

926 
	#ADC_CCR_PRESC_0
 (0x1U << 
ADC_CCR_PRESC_Pos
è

	)

927 
	#ADC_CCR_PRESC_1
 (0x2U << 
ADC_CCR_PRESC_Pos
è

	)

928 
	#ADC_CCR_PRESC_2
 (0x4U << 
ADC_CCR_PRESC_Pos
è

	)

929 
	#ADC_CCR_PRESC_3
 (0x8U << 
ADC_CCR_PRESC_Pos
è

	)

938 
	#COMP_CSR_COMP1EN_Pos
 (0U)

	)

939 
	#COMP_CSR_COMP1EN_Msk
 (0x1U << 
COMP_CSR_COMP1EN_Pos
è

	)

940 
	#COMP_CSR_COMP1EN
 
COMP_CSR_COMP1EN_Msk


	)

941 
	#COMP_CSR_COMP1INNSEL_Pos
 (4U)

	)

942 
	#COMP_CSR_COMP1INNSEL_Msk
 (0x3U << 
COMP_CSR_COMP1INNSEL_Pos
è

	)

943 
	#COMP_CSR_COMP1INNSEL
 
COMP_CSR_COMP1INNSEL_Msk


	)

944 
	#COMP_CSR_COMP1INNSEL_0
 (0x1U << 
COMP_CSR_COMP1INNSEL_Pos
è

	)

945 
	#COMP_CSR_COMP1INNSEL_1
 (0x2U << 
COMP_CSR_COMP1INNSEL_Pos
è

	)

946 
	#COMP_CSR_COMP1WM_Pos
 (8U)

	)

947 
	#COMP_CSR_COMP1WM_Msk
 (0x1U << 
COMP_CSR_COMP1WM_Pos
è

	)

948 
	#COMP_CSR_COMP1WM
 
COMP_CSR_COMP1WM_Msk


	)

949 
	#COMP_CSR_COMP1LPTIM1IN1_Pos
 (12U)

	)

950 
	#COMP_CSR_COMP1LPTIM1IN1_Msk
 (0x1U << 
COMP_CSR_COMP1LPTIM1IN1_Pos
è

	)

951 
	#COMP_CSR_COMP1LPTIM1IN1
 
COMP_CSR_COMP1LPTIM1IN1_Msk


	)

952 
	#COMP_CSR_COMP1POLARITY_Pos
 (15U)

	)

953 
	#COMP_CSR_COMP1POLARITY_Msk
 (0x1U << 
COMP_CSR_COMP1POLARITY_Pos
è

	)

954 
	#COMP_CSR_COMP1POLARITY
 
COMP_CSR_COMP1POLARITY_Msk


	)

955 
	#COMP_CSR_COMP1VALUE_Pos
 (30U)

	)

956 
	#COMP_CSR_COMP1VALUE_Msk
 (0x1U << 
COMP_CSR_COMP1VALUE_Pos
è

	)

957 
	#COMP_CSR_COMP1VALUE
 
COMP_CSR_COMP1VALUE_Msk


	)

958 
	#COMP_CSR_COMP1LOCK_Pos
 (31U)

	)

959 
	#COMP_CSR_COMP1LOCK_Msk
 (0x1U << 
COMP_CSR_COMP1LOCK_Pos
è

	)

960 
	#COMP_CSR_COMP1LOCK
 
COMP_CSR_COMP1LOCK_Msk


	)

962 
	#COMP_CSR_COMP2EN_Pos
 (0U)

	)

963 
	#COMP_CSR_COMP2EN_Msk
 (0x1U << 
COMP_CSR_COMP2EN_Pos
è

	)

964 
	#COMP_CSR_COMP2EN
 
COMP_CSR_COMP2EN_Msk


	)

965 
	#COMP_CSR_COMP2SPEED_Pos
 (3U)

	)

966 
	#COMP_CSR_COMP2SPEED_Msk
 (0x1U << 
COMP_CSR_COMP2SPEED_Pos
è

	)

967 
	#COMP_CSR_COMP2SPEED
 
COMP_CSR_COMP2SPEED_Msk


	)

968 
	#COMP_CSR_COMP2INNSEL_Pos
 (4U)

	)

969 
	#COMP_CSR_COMP2INNSEL_Msk
 (0x7U << 
COMP_CSR_COMP2INNSEL_Pos
è

	)

970 
	#COMP_CSR_COMP2INNSEL
 
COMP_CSR_COMP2INNSEL_Msk


	)

971 
	#COMP_CSR_COMP2INNSEL_0
 (0x1U << 
COMP_CSR_COMP2INNSEL_Pos
è

	)

972 
	#COMP_CSR_COMP2INNSEL_1
 (0x2U << 
COMP_CSR_COMP2INNSEL_Pos
è

	)

973 
	#COMP_CSR_COMP2INNSEL_2
 (0x4U << 
COMP_CSR_COMP2INNSEL_Pos
è

	)

974 
	#COMP_CSR_COMP2INPSEL_Pos
 (8U)

	)

975 
	#COMP_CSR_COMP2INPSEL_Msk
 (0x7U << 
COMP_CSR_COMP2INPSEL_Pos
è

	)

976 
	#COMP_CSR_COMP2INPSEL
 
COMP_CSR_COMP2INPSEL_Msk


	)

977 
	#COMP_CSR_COMP2INPSEL_0
 (0x1U << 
COMP_CSR_COMP2INPSEL_Pos
è

	)

978 
	#COMP_CSR_COMP2INPSEL_1
 (0x2U << 
COMP_CSR_COMP2INPSEL_Pos
è

	)

979 
	#COMP_CSR_COMP2INPSEL_2
 (0x4U << 
COMP_CSR_COMP2INPSEL_Pos
è

	)

980 
	#COMP_CSR_COMP2LPTIM1IN2_Pos
 (12U)

	)

981 
	#COMP_CSR_COMP2LPTIM1IN2_Msk
 (0x1U << 
COMP_CSR_COMP2LPTIM1IN2_Pos
è

	)

982 
	#COMP_CSR_COMP2LPTIM1IN2
 
COMP_CSR_COMP2LPTIM1IN2_Msk


	)

983 
	#COMP_CSR_COMP2LPTIM1IN1_Pos
 (13U)

	)

984 
	#COMP_CSR_COMP2LPTIM1IN1_Msk
 (0x1U << 
COMP_CSR_COMP2LPTIM1IN1_Pos
è

	)

985 
	#COMP_CSR_COMP2LPTIM1IN1
 
COMP_CSR_COMP2LPTIM1IN1_Msk


	)

986 
	#COMP_CSR_COMP2POLARITY_Pos
 (15U)

	)

987 
	#COMP_CSR_COMP2POLARITY_Msk
 (0x1U << 
COMP_CSR_COMP2POLARITY_Pos
è

	)

988 
	#COMP_CSR_COMP2POLARITY
 
COMP_CSR_COMP2POLARITY_Msk


	)

989 
	#COMP_CSR_COMP2VALUE_Pos
 (30U)

	)

990 
	#COMP_CSR_COMP2VALUE_Msk
 (0x1U << 
COMP_CSR_COMP2VALUE_Pos
è

	)

991 
	#COMP_CSR_COMP2VALUE
 
COMP_CSR_COMP2VALUE_Msk


	)

992 
	#COMP_CSR_COMP2LOCK_Pos
 (31U)

	)

993 
	#COMP_CSR_COMP2LOCK_Msk
 (0x1U << 
COMP_CSR_COMP2LOCK_Pos
è

	)

994 
	#COMP_CSR_COMP2LOCK
 
COMP_CSR_COMP2LOCK_Msk


	)

997 
	#COMP_CSR_COMPxEN_Pos
 (0U)

	)

998 
	#COMP_CSR_COMPxEN_Msk
 (0x1U << 
COMP_CSR_COMPxEN_Pos
è

	)

999 
	#COMP_CSR_COMPxEN
 
COMP_CSR_COMPxEN_Msk


	)

1000 
	#COMP_CSR_COMPxPOLARITY_Pos
 (15U)

	)

1001 
	#COMP_CSR_COMPxPOLARITY_Msk
 (0x1U << 
COMP_CSR_COMPxPOLARITY_Pos
è

	)

1002 
	#COMP_CSR_COMPxPOLARITY
 
COMP_CSR_COMPxPOLARITY_Msk


	)

1003 
	#COMP_CSR_COMPxOUTVALUE_Pos
 (30U)

	)

1004 
	#COMP_CSR_COMPxOUTVALUE_Msk
 (0x1U << 
COMP_CSR_COMPxOUTVALUE_Pos
è

	)

1005 
	#COMP_CSR_COMPxOUTVALUE
 
COMP_CSR_COMPxOUTVALUE_Msk


	)

1006 
	#COMP_CSR_COMPxLOCK_Pos
 (31U)

	)

1007 
	#COMP_CSR_COMPxLOCK_Msk
 (0x1U << 
COMP_CSR_COMPxLOCK_Pos
è

	)

1008 
	#COMP_CSR_COMPxLOCK
 
COMP_CSR_COMPxLOCK_Msk


	)

1011 
	#COMP_CSR_WINMODE
 
COMP_CSR_COMP1WM


	)

1019 
	#CRC_DR_DR_Pos
 (0U)

	)

1020 
	#CRC_DR_DR_Msk
 (0xFFFFFFFFU << 
CRC_DR_DR_Pos
è

	)

1021 
	#CRC_DR_DR
 
CRC_DR_DR_Msk


	)

1024 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFUè

	)

1027 
	#CRC_CR_RESET_Pos
 (0U)

	)

1028 
	#CRC_CR_RESET_Msk
 (0x1U << 
CRC_CR_RESET_Pos
è

	)

1029 
	#CRC_CR_RESET
 
CRC_CR_RESET_Msk


	)

1030 
	#CRC_CR_POLYSIZE_Pos
 (3U)

	)

1031 
	#CRC_CR_POLYSIZE_Msk
 (0x3U << 
CRC_CR_POLYSIZE_Pos
è

	)

1032 
	#CRC_CR_POLYSIZE
 
CRC_CR_POLYSIZE_Msk


	)

1033 
	#CRC_CR_POLYSIZE_0
 (0x1U << 
CRC_CR_POLYSIZE_Pos
è

	)

1034 
	#CRC_CR_POLYSIZE_1
 (0x2U << 
CRC_CR_POLYSIZE_Pos
è

	)

1035 
	#CRC_CR_REV_IN_Pos
 (5U)

	)

1036 
	#CRC_CR_REV_IN_Msk
 (0x3U << 
CRC_CR_REV_IN_Pos
è

	)

1037 
	#CRC_CR_REV_IN
 
CRC_CR_REV_IN_Msk


	)

1038 
	#CRC_CR_REV_IN_0
 (0x1U << 
CRC_CR_REV_IN_Pos
è

	)

1039 
	#CRC_CR_REV_IN_1
 (0x2U << 
CRC_CR_REV_IN_Pos
è

	)

1040 
	#CRC_CR_REV_OUT_Pos
 (7U)

	)

1041 
	#CRC_CR_REV_OUT_Msk
 (0x1U << 
CRC_CR_REV_OUT_Pos
è

	)

1042 
	#CRC_CR_REV_OUT
 
CRC_CR_REV_OUT_Msk


	)

1045 
	#CRC_INIT_INIT_Pos
 (0U)

	)

1046 
	#CRC_INIT_INIT_Msk
 (0xFFFFFFFFU << 
CRC_INIT_INIT_Pos
è

	)

1047 
	#CRC_INIT_INIT
 
CRC_INIT_INIT_Msk


	)

1050 
	#CRC_POL_POL_Pos
 (0U)

	)

1051 
	#CRC_POL_POL_Msk
 (0xFFFFFFFFU << 
CRC_POL_POL_Pos
è

	)

1052 
	#CRC_POL_POL
 
CRC_POL_POL_Msk


	)

1061 
	#DBGMCU_IDCODE_DEV_ID_Pos
 (0U)

	)

1062 
	#DBGMCU_IDCODE_DEV_ID_Msk
 (0xFFFU << 
DBGMCU_IDCODE_DEV_ID_Pos
è

	)

1063 
	#DBGMCU_IDCODE_DEV_ID
 
DBGMCU_IDCODE_DEV_ID_Msk


	)

1065 
	#DBGMCU_IDCODE_REV_ID_Pos
 (16U)

	)

1066 
	#DBGMCU_IDCODE_REV_ID_Msk
 (0xFFFFU << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1067 
	#DBGMCU_IDCODE_REV_ID
 
DBGMCU_IDCODE_REV_ID_Msk


	)

1068 
	#DBGMCU_IDCODE_REV_ID_0
 (0x0001U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1069 
	#DBGMCU_IDCODE_REV_ID_1
 (0x0002U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1070 
	#DBGMCU_IDCODE_REV_ID_2
 (0x0004U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1071 
	#DBGMCU_IDCODE_REV_ID_3
 (0x0008U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1072 
	#DBGMCU_IDCODE_REV_ID_4
 (0x0010U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1073 
	#DBGMCU_IDCODE_REV_ID_5
 (0x0020U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1074 
	#DBGMCU_IDCODE_REV_ID_6
 (0x0040U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1075 
	#DBGMCU_IDCODE_REV_ID_7
 (0x0080U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1076 
	#DBGMCU_IDCODE_REV_ID_8
 (0x0100U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1077 
	#DBGMCU_IDCODE_REV_ID_9
 (0x0200U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1078 
	#DBGMCU_IDCODE_REV_ID_10
 (0x0400U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1079 
	#DBGMCU_IDCODE_REV_ID_11
 (0x0800U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1080 
	#DBGMCU_IDCODE_REV_ID_12
 (0x1000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1081 
	#DBGMCU_IDCODE_REV_ID_13
 (0x2000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1082 
	#DBGMCU_IDCODE_REV_ID_14
 (0x4000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1083 
	#DBGMCU_IDCODE_REV_ID_15
 (0x8000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

1086 
	#DBGMCU_CR_DBG_Pos
 (0U)

	)

1087 
	#DBGMCU_CR_DBG_Msk
 (0x7U << 
DBGMCU_CR_DBG_Pos
è

	)

1088 
	#DBGMCU_CR_DBG
 
DBGMCU_CR_DBG_Msk


	)

1089 
	#DBGMCU_CR_DBG_SLEEP_Pos
 (0U)

	)

1090 
	#DBGMCU_CR_DBG_SLEEP_Msk
 (0x1U << 
DBGMCU_CR_DBG_SLEEP_Pos
è

	)

1091 
	#DBGMCU_CR_DBG_SLEEP
 
DBGMCU_CR_DBG_SLEEP_Msk


	)

1092 
	#DBGMCU_CR_DBG_STOP_Pos
 (1U)

	)

1093 
	#DBGMCU_CR_DBG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_STOP_Pos
è

	)

1094 
	#DBGMCU_CR_DBG_STOP
 
DBGMCU_CR_DBG_STOP_Msk


	)

1095 
	#DBGMCU_CR_DBG_STANDBY_Pos
 (2U)

	)

1096 
	#DBGMCU_CR_DBG_STANDBY_Msk
 (0x1U << 
DBGMCU_CR_DBG_STANDBY_Pos
è

	)

1097 
	#DBGMCU_CR_DBG_STANDBY
 
DBGMCU_CR_DBG_STANDBY_Msk


	)

1100 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
 (0U)

	)

1101 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
è

	)

1102 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk


	)

1103 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos
 (4U)

	)

1104 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos
è

	)

1105 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk


	)

1106 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
 (10U)

	)

1107 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
è

	)

1108 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk


	)

1109 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
 (11U)

	)

1110 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
è

	)

1111 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk


	)

1112 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
 (12U)

	)

1113 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
è

	)

1114 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk


	)

1115 
	#DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos
 (21U)

	)

1116 
	#DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos
è

	)

1117 
	#DBGMCU_APB1_FZ_DBG_I2C1_STOP
 
DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk


	)

1118 
	#DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos
 (22U)

	)

1119 
	#DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos
è

	)

1120 
	#DBGMCU_APB1_FZ_DBG_I2C2_STOP
 
DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk


	)

1121 
	#DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos
 (31U)

	)

1122 
	#DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos
è

	)

1123 
	#DBGMCU_APB1_FZ_DBG_LPTIMER_STOP
 
DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk


	)

1125 
	#DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos
 (5U)

	)

1126 
	#DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos
è

	)

1127 
	#DBGMCU_APB2_FZ_DBG_TIM22_STOP
 
DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk


	)

1128 
	#DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos
 (2U)

	)

1129 
	#DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos
è

	)

1130 
	#DBGMCU_APB2_FZ_DBG_TIM21_STOP
 
DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk


	)

1139 
	#DMA_ISR_GIF1_Pos
 (0U)

	)

1140 
	#DMA_ISR_GIF1_Msk
 (0x1U << 
DMA_ISR_GIF1_Pos
è

	)

1141 
	#DMA_ISR_GIF1
 
DMA_ISR_GIF1_Msk


	)

1142 
	#DMA_ISR_TCIF1_Pos
 (1U)

	)

1143 
	#DMA_ISR_TCIF1_Msk
 (0x1U << 
DMA_ISR_TCIF1_Pos
è

	)

1144 
	#DMA_ISR_TCIF1
 
DMA_ISR_TCIF1_Msk


	)

1145 
	#DMA_ISR_HTIF1_Pos
 (2U)

	)

1146 
	#DMA_ISR_HTIF1_Msk
 (0x1U << 
DMA_ISR_HTIF1_Pos
è

	)

1147 
	#DMA_ISR_HTIF1
 
DMA_ISR_HTIF1_Msk


	)

1148 
	#DMA_ISR_TEIF1_Pos
 (3U)

	)

1149 
	#DMA_ISR_TEIF1_Msk
 (0x1U << 
DMA_ISR_TEIF1_Pos
è

	)

1150 
	#DMA_ISR_TEIF1
 
DMA_ISR_TEIF1_Msk


	)

1151 
	#DMA_ISR_GIF2_Pos
 (4U)

	)

1152 
	#DMA_ISR_GIF2_Msk
 (0x1U << 
DMA_ISR_GIF2_Pos
è

	)

1153 
	#DMA_ISR_GIF2
 
DMA_ISR_GIF2_Msk


	)

1154 
	#DMA_ISR_TCIF2_Pos
 (5U)

	)

1155 
	#DMA_ISR_TCIF2_Msk
 (0x1U << 
DMA_ISR_TCIF2_Pos
è

	)

1156 
	#DMA_ISR_TCIF2
 
DMA_ISR_TCIF2_Msk


	)

1157 
	#DMA_ISR_HTIF2_Pos
 (6U)

	)

1158 
	#DMA_ISR_HTIF2_Msk
 (0x1U << 
DMA_ISR_HTIF2_Pos
è

	)

1159 
	#DMA_ISR_HTIF2
 
DMA_ISR_HTIF2_Msk


	)

1160 
	#DMA_ISR_TEIF2_Pos
 (7U)

	)

1161 
	#DMA_ISR_TEIF2_Msk
 (0x1U << 
DMA_ISR_TEIF2_Pos
è

	)

1162 
	#DMA_ISR_TEIF2
 
DMA_ISR_TEIF2_Msk


	)

1163 
	#DMA_ISR_GIF3_Pos
 (8U)

	)

1164 
	#DMA_ISR_GIF3_Msk
 (0x1U << 
DMA_ISR_GIF3_Pos
è

	)

1165 
	#DMA_ISR_GIF3
 
DMA_ISR_GIF3_Msk


	)

1166 
	#DMA_ISR_TCIF3_Pos
 (9U)

	)

1167 
	#DMA_ISR_TCIF3_Msk
 (0x1U << 
DMA_ISR_TCIF3_Pos
è

	)

1168 
	#DMA_ISR_TCIF3
 
DMA_ISR_TCIF3_Msk


	)

1169 
	#DMA_ISR_HTIF3_Pos
 (10U)

	)

1170 
	#DMA_ISR_HTIF3_Msk
 (0x1U << 
DMA_ISR_HTIF3_Pos
è

	)

1171 
	#DMA_ISR_HTIF3
 
DMA_ISR_HTIF3_Msk


	)

1172 
	#DMA_ISR_TEIF3_Pos
 (11U)

	)

1173 
	#DMA_ISR_TEIF3_Msk
 (0x1U << 
DMA_ISR_TEIF3_Pos
è

	)

1174 
	#DMA_ISR_TEIF3
 
DMA_ISR_TEIF3_Msk


	)

1175 
	#DMA_ISR_GIF4_Pos
 (12U)

	)

1176 
	#DMA_ISR_GIF4_Msk
 (0x1U << 
DMA_ISR_GIF4_Pos
è

	)

1177 
	#DMA_ISR_GIF4
 
DMA_ISR_GIF4_Msk


	)

1178 
	#DMA_ISR_TCIF4_Pos
 (13U)

	)

1179 
	#DMA_ISR_TCIF4_Msk
 (0x1U << 
DMA_ISR_TCIF4_Pos
è

	)

1180 
	#DMA_ISR_TCIF4
 
DMA_ISR_TCIF4_Msk


	)

1181 
	#DMA_ISR_HTIF4_Pos
 (14U)

	)

1182 
	#DMA_ISR_HTIF4_Msk
 (0x1U << 
DMA_ISR_HTIF4_Pos
è

	)

1183 
	#DMA_ISR_HTIF4
 
DMA_ISR_HTIF4_Msk


	)

1184 
	#DMA_ISR_TEIF4_Pos
 (15U)

	)

1185 
	#DMA_ISR_TEIF4_Msk
 (0x1U << 
DMA_ISR_TEIF4_Pos
è

	)

1186 
	#DMA_ISR_TEIF4
 
DMA_ISR_TEIF4_Msk


	)

1187 
	#DMA_ISR_GIF5_Pos
 (16U)

	)

1188 
	#DMA_ISR_GIF5_Msk
 (0x1U << 
DMA_ISR_GIF5_Pos
è

	)

1189 
	#DMA_ISR_GIF5
 
DMA_ISR_GIF5_Msk


	)

1190 
	#DMA_ISR_TCIF5_Pos
 (17U)

	)

1191 
	#DMA_ISR_TCIF5_Msk
 (0x1U << 
DMA_ISR_TCIF5_Pos
è

	)

1192 
	#DMA_ISR_TCIF5
 
DMA_ISR_TCIF5_Msk


	)

1193 
	#DMA_ISR_HTIF5_Pos
 (18U)

	)

1194 
	#DMA_ISR_HTIF5_Msk
 (0x1U << 
DMA_ISR_HTIF5_Pos
è

	)

1195 
	#DMA_ISR_HTIF5
 
DMA_ISR_HTIF5_Msk


	)

1196 
	#DMA_ISR_TEIF5_Pos
 (19U)

	)

1197 
	#DMA_ISR_TEIF5_Msk
 (0x1U << 
DMA_ISR_TEIF5_Pos
è

	)

1198 
	#DMA_ISR_TEIF5
 
DMA_ISR_TEIF5_Msk


	)

1199 
	#DMA_ISR_GIF6_Pos
 (20U)

	)

1200 
	#DMA_ISR_GIF6_Msk
 (0x1U << 
DMA_ISR_GIF6_Pos
è

	)

1201 
	#DMA_ISR_GIF6
 
DMA_ISR_GIF6_Msk


	)

1202 
	#DMA_ISR_TCIF6_Pos
 (21U)

	)

1203 
	#DMA_ISR_TCIF6_Msk
 (0x1U << 
DMA_ISR_TCIF6_Pos
è

	)

1204 
	#DMA_ISR_TCIF6
 
DMA_ISR_TCIF6_Msk


	)

1205 
	#DMA_ISR_HTIF6_Pos
 (22U)

	)

1206 
	#DMA_ISR_HTIF6_Msk
 (0x1U << 
DMA_ISR_HTIF6_Pos
è

	)

1207 
	#DMA_ISR_HTIF6
 
DMA_ISR_HTIF6_Msk


	)

1208 
	#DMA_ISR_TEIF6_Pos
 (23U)

	)

1209 
	#DMA_ISR_TEIF6_Msk
 (0x1U << 
DMA_ISR_TEIF6_Pos
è

	)

1210 
	#DMA_ISR_TEIF6
 
DMA_ISR_TEIF6_Msk


	)

1211 
	#DMA_ISR_GIF7_Pos
 (24U)

	)

1212 
	#DMA_ISR_GIF7_Msk
 (0x1U << 
DMA_ISR_GIF7_Pos
è

	)

1213 
	#DMA_ISR_GIF7
 
DMA_ISR_GIF7_Msk


	)

1214 
	#DMA_ISR_TCIF7_Pos
 (25U)

	)

1215 
	#DMA_ISR_TCIF7_Msk
 (0x1U << 
DMA_ISR_TCIF7_Pos
è

	)

1216 
	#DMA_ISR_TCIF7
 
DMA_ISR_TCIF7_Msk


	)

1217 
	#DMA_ISR_HTIF7_Pos
 (26U)

	)

1218 
	#DMA_ISR_HTIF7_Msk
 (0x1U << 
DMA_ISR_HTIF7_Pos
è

	)

1219 
	#DMA_ISR_HTIF7
 
DMA_ISR_HTIF7_Msk


	)

1220 
	#DMA_ISR_TEIF7_Pos
 (27U)

	)

1221 
	#DMA_ISR_TEIF7_Msk
 (0x1U << 
DMA_ISR_TEIF7_Pos
è

	)

1222 
	#DMA_ISR_TEIF7
 
DMA_ISR_TEIF7_Msk


	)

1225 
	#DMA_IFCR_CGIF1_Pos
 (0U)

	)

1226 
	#DMA_IFCR_CGIF1_Msk
 (0x1U << 
DMA_IFCR_CGIF1_Pos
è

	)

1227 
	#DMA_IFCR_CGIF1
 
DMA_IFCR_CGIF1_Msk


	)

1228 
	#DMA_IFCR_CTCIF1_Pos
 (1U)

	)

1229 
	#DMA_IFCR_CTCIF1_Msk
 (0x1U << 
DMA_IFCR_CTCIF1_Pos
è

	)

1230 
	#DMA_IFCR_CTCIF1
 
DMA_IFCR_CTCIF1_Msk


	)

1231 
	#DMA_IFCR_CHTIF1_Pos
 (2U)

	)

1232 
	#DMA_IFCR_CHTIF1_Msk
 (0x1U << 
DMA_IFCR_CHTIF1_Pos
è

	)

1233 
	#DMA_IFCR_CHTIF1
 
DMA_IFCR_CHTIF1_Msk


	)

1234 
	#DMA_IFCR_CTEIF1_Pos
 (3U)

	)

1235 
	#DMA_IFCR_CTEIF1_Msk
 (0x1U << 
DMA_IFCR_CTEIF1_Pos
è

	)

1236 
	#DMA_IFCR_CTEIF1
 
DMA_IFCR_CTEIF1_Msk


	)

1237 
	#DMA_IFCR_CGIF2_Pos
 (4U)

	)

1238 
	#DMA_IFCR_CGIF2_Msk
 (0x1U << 
DMA_IFCR_CGIF2_Pos
è

	)

1239 
	#DMA_IFCR_CGIF2
 
DMA_IFCR_CGIF2_Msk


	)

1240 
	#DMA_IFCR_CTCIF2_Pos
 (5U)

	)

1241 
	#DMA_IFCR_CTCIF2_Msk
 (0x1U << 
DMA_IFCR_CTCIF2_Pos
è

	)

1242 
	#DMA_IFCR_CTCIF2
 
DMA_IFCR_CTCIF2_Msk


	)

1243 
	#DMA_IFCR_CHTIF2_Pos
 (6U)

	)

1244 
	#DMA_IFCR_CHTIF2_Msk
 (0x1U << 
DMA_IFCR_CHTIF2_Pos
è

	)

1245 
	#DMA_IFCR_CHTIF2
 
DMA_IFCR_CHTIF2_Msk


	)

1246 
	#DMA_IFCR_CTEIF2_Pos
 (7U)

	)

1247 
	#DMA_IFCR_CTEIF2_Msk
 (0x1U << 
DMA_IFCR_CTEIF2_Pos
è

	)

1248 
	#DMA_IFCR_CTEIF2
 
DMA_IFCR_CTEIF2_Msk


	)

1249 
	#DMA_IFCR_CGIF3_Pos
 (8U)

	)

1250 
	#DMA_IFCR_CGIF3_Msk
 (0x1U << 
DMA_IFCR_CGIF3_Pos
è

	)

1251 
	#DMA_IFCR_CGIF3
 
DMA_IFCR_CGIF3_Msk


	)

1252 
	#DMA_IFCR_CTCIF3_Pos
 (9U)

	)

1253 
	#DMA_IFCR_CTCIF3_Msk
 (0x1U << 
DMA_IFCR_CTCIF3_Pos
è

	)

1254 
	#DMA_IFCR_CTCIF3
 
DMA_IFCR_CTCIF3_Msk


	)

1255 
	#DMA_IFCR_CHTIF3_Pos
 (10U)

	)

1256 
	#DMA_IFCR_CHTIF3_Msk
 (0x1U << 
DMA_IFCR_CHTIF3_Pos
è

	)

1257 
	#DMA_IFCR_CHTIF3
 
DMA_IFCR_CHTIF3_Msk


	)

1258 
	#DMA_IFCR_CTEIF3_Pos
 (11U)

	)

1259 
	#DMA_IFCR_CTEIF3_Msk
 (0x1U << 
DMA_IFCR_CTEIF3_Pos
è

	)

1260 
	#DMA_IFCR_CTEIF3
 
DMA_IFCR_CTEIF3_Msk


	)

1261 
	#DMA_IFCR_CGIF4_Pos
 (12U)

	)

1262 
	#DMA_IFCR_CGIF4_Msk
 (0x1U << 
DMA_IFCR_CGIF4_Pos
è

	)

1263 
	#DMA_IFCR_CGIF4
 
DMA_IFCR_CGIF4_Msk


	)

1264 
	#DMA_IFCR_CTCIF4_Pos
 (13U)

	)

1265 
	#DMA_IFCR_CTCIF4_Msk
 (0x1U << 
DMA_IFCR_CTCIF4_Pos
è

	)

1266 
	#DMA_IFCR_CTCIF4
 
DMA_IFCR_CTCIF4_Msk


	)

1267 
	#DMA_IFCR_CHTIF4_Pos
 (14U)

	)

1268 
	#DMA_IFCR_CHTIF4_Msk
 (0x1U << 
DMA_IFCR_CHTIF4_Pos
è

	)

1269 
	#DMA_IFCR_CHTIF4
 
DMA_IFCR_CHTIF4_Msk


	)

1270 
	#DMA_IFCR_CTEIF4_Pos
 (15U)

	)

1271 
	#DMA_IFCR_CTEIF4_Msk
 (0x1U << 
DMA_IFCR_CTEIF4_Pos
è

	)

1272 
	#DMA_IFCR_CTEIF4
 
DMA_IFCR_CTEIF4_Msk


	)

1273 
	#DMA_IFCR_CGIF5_Pos
 (16U)

	)

1274 
	#DMA_IFCR_CGIF5_Msk
 (0x1U << 
DMA_IFCR_CGIF5_Pos
è

	)

1275 
	#DMA_IFCR_CGIF5
 
DMA_IFCR_CGIF5_Msk


	)

1276 
	#DMA_IFCR_CTCIF5_Pos
 (17U)

	)

1277 
	#DMA_IFCR_CTCIF5_Msk
 (0x1U << 
DMA_IFCR_CTCIF5_Pos
è

	)

1278 
	#DMA_IFCR_CTCIF5
 
DMA_IFCR_CTCIF5_Msk


	)

1279 
	#DMA_IFCR_CHTIF5_Pos
 (18U)

	)

1280 
	#DMA_IFCR_CHTIF5_Msk
 (0x1U << 
DMA_IFCR_CHTIF5_Pos
è

	)

1281 
	#DMA_IFCR_CHTIF5
 
DMA_IFCR_CHTIF5_Msk


	)

1282 
	#DMA_IFCR_CTEIF5_Pos
 (19U)

	)

1283 
	#DMA_IFCR_CTEIF5_Msk
 (0x1U << 
DMA_IFCR_CTEIF5_Pos
è

	)

1284 
	#DMA_IFCR_CTEIF5
 
DMA_IFCR_CTEIF5_Msk


	)

1285 
	#DMA_IFCR_CGIF6_Pos
 (20U)

	)

1286 
	#DMA_IFCR_CGIF6_Msk
 (0x1U << 
DMA_IFCR_CGIF6_Pos
è

	)

1287 
	#DMA_IFCR_CGIF6
 
DMA_IFCR_CGIF6_Msk


	)

1288 
	#DMA_IFCR_CTCIF6_Pos
 (21U)

	)

1289 
	#DMA_IFCR_CTCIF6_Msk
 (0x1U << 
DMA_IFCR_CTCIF6_Pos
è

	)

1290 
	#DMA_IFCR_CTCIF6
 
DMA_IFCR_CTCIF6_Msk


	)

1291 
	#DMA_IFCR_CHTIF6_Pos
 (22U)

	)

1292 
	#DMA_IFCR_CHTIF6_Msk
 (0x1U << 
DMA_IFCR_CHTIF6_Pos
è

	)

1293 
	#DMA_IFCR_CHTIF6
 
DMA_IFCR_CHTIF6_Msk


	)

1294 
	#DMA_IFCR_CTEIF6_Pos
 (23U)

	)

1295 
	#DMA_IFCR_CTEIF6_Msk
 (0x1U << 
DMA_IFCR_CTEIF6_Pos
è

	)

1296 
	#DMA_IFCR_CTEIF6
 
DMA_IFCR_CTEIF6_Msk


	)

1297 
	#DMA_IFCR_CGIF7_Pos
 (24U)

	)

1298 
	#DMA_IFCR_CGIF7_Msk
 (0x1U << 
DMA_IFCR_CGIF7_Pos
è

	)

1299 
	#DMA_IFCR_CGIF7
 
DMA_IFCR_CGIF7_Msk


	)

1300 
	#DMA_IFCR_CTCIF7_Pos
 (25U)

	)

1301 
	#DMA_IFCR_CTCIF7_Msk
 (0x1U << 
DMA_IFCR_CTCIF7_Pos
è

	)

1302 
	#DMA_IFCR_CTCIF7
 
DMA_IFCR_CTCIF7_Msk


	)

1303 
	#DMA_IFCR_CHTIF7_Pos
 (26U)

	)

1304 
	#DMA_IFCR_CHTIF7_Msk
 (0x1U << 
DMA_IFCR_CHTIF7_Pos
è

	)

1305 
	#DMA_IFCR_CHTIF7
 
DMA_IFCR_CHTIF7_Msk


	)

1306 
	#DMA_IFCR_CTEIF7_Pos
 (27U)

	)

1307 
	#DMA_IFCR_CTEIF7_Msk
 (0x1U << 
DMA_IFCR_CTEIF7_Pos
è

	)

1308 
	#DMA_IFCR_CTEIF7
 
DMA_IFCR_CTEIF7_Msk


	)

1311 
	#DMA_CCR_EN_Pos
 (0U)

	)

1312 
	#DMA_CCR_EN_Msk
 (0x1U << 
DMA_CCR_EN_Pos
è

	)

1313 
	#DMA_CCR_EN
 
DMA_CCR_EN_Msk


	)

1314 
	#DMA_CCR_TCIE_Pos
 (1U)

	)

1315 
	#DMA_CCR_TCIE_Msk
 (0x1U << 
DMA_CCR_TCIE_Pos
è

	)

1316 
	#DMA_CCR_TCIE
 
DMA_CCR_TCIE_Msk


	)

1317 
	#DMA_CCR_HTIE_Pos
 (2U)

	)

1318 
	#DMA_CCR_HTIE_Msk
 (0x1U << 
DMA_CCR_HTIE_Pos
è

	)

1319 
	#DMA_CCR_HTIE
 
DMA_CCR_HTIE_Msk


	)

1320 
	#DMA_CCR_TEIE_Pos
 (3U)

	)

1321 
	#DMA_CCR_TEIE_Msk
 (0x1U << 
DMA_CCR_TEIE_Pos
è

	)

1322 
	#DMA_CCR_TEIE
 
DMA_CCR_TEIE_Msk


	)

1323 
	#DMA_CCR_DIR_Pos
 (4U)

	)

1324 
	#DMA_CCR_DIR_Msk
 (0x1U << 
DMA_CCR_DIR_Pos
è

	)

1325 
	#DMA_CCR_DIR
 
DMA_CCR_DIR_Msk


	)

1326 
	#DMA_CCR_CIRC_Pos
 (5U)

	)

1327 
	#DMA_CCR_CIRC_Msk
 (0x1U << 
DMA_CCR_CIRC_Pos
è

	)

1328 
	#DMA_CCR_CIRC
 
DMA_CCR_CIRC_Msk


	)

1329 
	#DMA_CCR_PINC_Pos
 (6U)

	)

1330 
	#DMA_CCR_PINC_Msk
 (0x1U << 
DMA_CCR_PINC_Pos
è

	)

1331 
	#DMA_CCR_PINC
 
DMA_CCR_PINC_Msk


	)

1332 
	#DMA_CCR_MINC_Pos
 (7U)

	)

1333 
	#DMA_CCR_MINC_Msk
 (0x1U << 
DMA_CCR_MINC_Pos
è

	)

1334 
	#DMA_CCR_MINC
 
DMA_CCR_MINC_Msk


	)

1336 
	#DMA_CCR_PSIZE_Pos
 (8U)

	)

1337 
	#DMA_CCR_PSIZE_Msk
 (0x3U << 
DMA_CCR_PSIZE_Pos
è

	)

1338 
	#DMA_CCR_PSIZE
 
DMA_CCR_PSIZE_Msk


	)

1339 
	#DMA_CCR_PSIZE_0
 (0x1U << 
DMA_CCR_PSIZE_Pos
è

	)

1340 
	#DMA_CCR_PSIZE_1
 (0x2U << 
DMA_CCR_PSIZE_Pos
è

	)

1342 
	#DMA_CCR_MSIZE_Pos
 (10U)

	)

1343 
	#DMA_CCR_MSIZE_Msk
 (0x3U << 
DMA_CCR_MSIZE_Pos
è

	)

1344 
	#DMA_CCR_MSIZE
 
DMA_CCR_MSIZE_Msk


	)

1345 
	#DMA_CCR_MSIZE_0
 (0x1U << 
DMA_CCR_MSIZE_Pos
è

	)

1346 
	#DMA_CCR_MSIZE_1
 (0x2U << 
DMA_CCR_MSIZE_Pos
è

	)

1348 
	#DMA_CCR_PL_Pos
 (12U)

	)

1349 
	#DMA_CCR_PL_Msk
 (0x3U << 
DMA_CCR_PL_Pos
è

	)

1350 
	#DMA_CCR_PL
 
DMA_CCR_PL_Msk


	)

1351 
	#DMA_CCR_PL_0
 (0x1U << 
DMA_CCR_PL_Pos
è

	)

1352 
	#DMA_CCR_PL_1
 (0x2U << 
DMA_CCR_PL_Pos
è

	)

1354 
	#DMA_CCR_MEM2MEM_Pos
 (14U)

	)

1355 
	#DMA_CCR_MEM2MEM_Msk
 (0x1U << 
DMA_CCR_MEM2MEM_Pos
è

	)

1356 
	#DMA_CCR_MEM2MEM
 
DMA_CCR_MEM2MEM_Msk


	)

1359 
	#DMA_CNDTR_NDT_Pos
 (0U)

	)

1360 
	#DMA_CNDTR_NDT_Msk
 (0xFFFFU << 
DMA_CNDTR_NDT_Pos
è

	)

1361 
	#DMA_CNDTR_NDT
 
DMA_CNDTR_NDT_Msk


	)

1364 
	#DMA_CPAR_PA_Pos
 (0U)

	)

1365 
	#DMA_CPAR_PA_Msk
 (0xFFFFFFFFU << 
DMA_CPAR_PA_Pos
è

	)

1366 
	#DMA_CPAR_PA
 
DMA_CPAR_PA_Msk


	)

1369 
	#DMA_CMAR_MA_Pos
 (0U)

	)

1370 
	#DMA_CMAR_MA_Msk
 (0xFFFFFFFFU << 
DMA_CMAR_MA_Pos
è

	)

1371 
	#DMA_CMAR_MA
 
DMA_CMAR_MA_Msk


	)

1375 
	#DMA_CSELR_C1S_Pos
 (0U)

	)

1376 
	#DMA_CSELR_C1S_Msk
 (0xFU << 
DMA_CSELR_C1S_Pos
è

	)

1377 
	#DMA_CSELR_C1S
 
DMA_CSELR_C1S_Msk


	)

1378 
	#DMA_CSELR_C2S_Pos
 (4U)

	)

1379 
	#DMA_CSELR_C2S_Msk
 (0xFU << 
DMA_CSELR_C2S_Pos
è

	)

1380 
	#DMA_CSELR_C2S
 
DMA_CSELR_C2S_Msk


	)

1381 
	#DMA_CSELR_C3S_Pos
 (8U)

	)

1382 
	#DMA_CSELR_C3S_Msk
 (0xFU << 
DMA_CSELR_C3S_Pos
è

	)

1383 
	#DMA_CSELR_C3S
 
DMA_CSELR_C3S_Msk


	)

1384 
	#DMA_CSELR_C4S_Pos
 (12U)

	)

1385 
	#DMA_CSELR_C4S_Msk
 (0xFU << 
DMA_CSELR_C4S_Pos
è

	)

1386 
	#DMA_CSELR_C4S
 
DMA_CSELR_C4S_Msk


	)

1387 
	#DMA_CSELR_C5S_Pos
 (16U)

	)

1388 
	#DMA_CSELR_C5S_Msk
 (0xFU << 
DMA_CSELR_C5S_Pos
è

	)

1389 
	#DMA_CSELR_C5S
 
DMA_CSELR_C5S_Msk


	)

1390 
	#DMA_CSELR_C6S_Pos
 (20U)

	)

1391 
	#DMA_CSELR_C6S_Msk
 (0xFU << 
DMA_CSELR_C6S_Pos
è

	)

1392 
	#DMA_CSELR_C6S
 
DMA_CSELR_C6S_Msk


	)

1393 
	#DMA_CSELR_C7S_Pos
 (24U)

	)

1394 
	#DMA_CSELR_C7S_Msk
 (0xFU << 
DMA_CSELR_C7S_Pos
è

	)

1395 
	#DMA_CSELR_C7S
 
DMA_CSELR_C7S_Msk


	)

1404 
	#EXTI_IMR_IM0_Pos
 (0U)

	)

1405 
	#EXTI_IMR_IM0_Msk
 (0x1U << 
EXTI_IMR_IM0_Pos
è

	)

1406 
	#EXTI_IMR_IM0
 
EXTI_IMR_IM0_Msk


	)

1407 
	#EXTI_IMR_IM1_Pos
 (1U)

	)

1408 
	#EXTI_IMR_IM1_Msk
 (0x1U << 
EXTI_IMR_IM1_Pos
è

	)

1409 
	#EXTI_IMR_IM1
 
EXTI_IMR_IM1_Msk


	)

1410 
	#EXTI_IMR_IM2_Pos
 (2U)

	)

1411 
	#EXTI_IMR_IM2_Msk
 (0x1U << 
EXTI_IMR_IM2_Pos
è

	)

1412 
	#EXTI_IMR_IM2
 
EXTI_IMR_IM2_Msk


	)

1413 
	#EXTI_IMR_IM3_Pos
 (3U)

	)

1414 
	#EXTI_IMR_IM3_Msk
 (0x1U << 
EXTI_IMR_IM3_Pos
è

	)

1415 
	#EXTI_IMR_IM3
 
EXTI_IMR_IM3_Msk


	)

1416 
	#EXTI_IMR_IM4_Pos
 (4U)

	)

1417 
	#EXTI_IMR_IM4_Msk
 (0x1U << 
EXTI_IMR_IM4_Pos
è

	)

1418 
	#EXTI_IMR_IM4
 
EXTI_IMR_IM4_Msk


	)

1419 
	#EXTI_IMR_IM5_Pos
 (5U)

	)

1420 
	#EXTI_IMR_IM5_Msk
 (0x1U << 
EXTI_IMR_IM5_Pos
è

	)

1421 
	#EXTI_IMR_IM5
 
EXTI_IMR_IM5_Msk


	)

1422 
	#EXTI_IMR_IM6_Pos
 (6U)

	)

1423 
	#EXTI_IMR_IM6_Msk
 (0x1U << 
EXTI_IMR_IM6_Pos
è

	)

1424 
	#EXTI_IMR_IM6
 
EXTI_IMR_IM6_Msk


	)

1425 
	#EXTI_IMR_IM7_Pos
 (7U)

	)

1426 
	#EXTI_IMR_IM7_Msk
 (0x1U << 
EXTI_IMR_IM7_Pos
è

	)

1427 
	#EXTI_IMR_IM7
 
EXTI_IMR_IM7_Msk


	)

1428 
	#EXTI_IMR_IM8_Pos
 (8U)

	)

1429 
	#EXTI_IMR_IM8_Msk
 (0x1U << 
EXTI_IMR_IM8_Pos
è

	)

1430 
	#EXTI_IMR_IM8
 
EXTI_IMR_IM8_Msk


	)

1431 
	#EXTI_IMR_IM9_Pos
 (9U)

	)

1432 
	#EXTI_IMR_IM9_Msk
 (0x1U << 
EXTI_IMR_IM9_Pos
è

	)

1433 
	#EXTI_IMR_IM9
 
EXTI_IMR_IM9_Msk


	)

1434 
	#EXTI_IMR_IM10_Pos
 (10U)

	)

1435 
	#EXTI_IMR_IM10_Msk
 (0x1U << 
EXTI_IMR_IM10_Pos
è

	)

1436 
	#EXTI_IMR_IM10
 
EXTI_IMR_IM10_Msk


	)

1437 
	#EXTI_IMR_IM11_Pos
 (11U)

	)

1438 
	#EXTI_IMR_IM11_Msk
 (0x1U << 
EXTI_IMR_IM11_Pos
è

	)

1439 
	#EXTI_IMR_IM11
 
EXTI_IMR_IM11_Msk


	)

1440 
	#EXTI_IMR_IM12_Pos
 (12U)

	)

1441 
	#EXTI_IMR_IM12_Msk
 (0x1U << 
EXTI_IMR_IM12_Pos
è

	)

1442 
	#EXTI_IMR_IM12
 
EXTI_IMR_IM12_Msk


	)

1443 
	#EXTI_IMR_IM13_Pos
 (13U)

	)

1444 
	#EXTI_IMR_IM13_Msk
 (0x1U << 
EXTI_IMR_IM13_Pos
è

	)

1445 
	#EXTI_IMR_IM13
 
EXTI_IMR_IM13_Msk


	)

1446 
	#EXTI_IMR_IM14_Pos
 (14U)

	)

1447 
	#EXTI_IMR_IM14_Msk
 (0x1U << 
EXTI_IMR_IM14_Pos
è

	)

1448 
	#EXTI_IMR_IM14
 
EXTI_IMR_IM14_Msk


	)

1449 
	#EXTI_IMR_IM15_Pos
 (15U)

	)

1450 
	#EXTI_IMR_IM15_Msk
 (0x1U << 
EXTI_IMR_IM15_Pos
è

	)

1451 
	#EXTI_IMR_IM15
 
EXTI_IMR_IM15_Msk


	)

1452 
	#EXTI_IMR_IM16_Pos
 (16U)

	)

1453 
	#EXTI_IMR_IM16_Msk
 (0x1U << 
EXTI_IMR_IM16_Pos
è

	)

1454 
	#EXTI_IMR_IM16
 
EXTI_IMR_IM16_Msk


	)

1455 
	#EXTI_IMR_IM17_Pos
 (17U)

	)

1456 
	#EXTI_IMR_IM17_Msk
 (0x1U << 
EXTI_IMR_IM17_Pos
è

	)

1457 
	#EXTI_IMR_IM17
 
EXTI_IMR_IM17_Msk


	)

1458 
	#EXTI_IMR_IM18_Pos
 (18U)

	)

1459 
	#EXTI_IMR_IM18_Msk
 (0x1U << 
EXTI_IMR_IM18_Pos
è

	)

1460 
	#EXTI_IMR_IM18
 
EXTI_IMR_IM18_Msk


	)

1461 
	#EXTI_IMR_IM19_Pos
 (19U)

	)

1462 
	#EXTI_IMR_IM19_Msk
 (0x1U << 
EXTI_IMR_IM19_Pos
è

	)

1463 
	#EXTI_IMR_IM19
 
EXTI_IMR_IM19_Msk


	)

1464 
	#EXTI_IMR_IM20_Pos
 (20U)

	)

1465 
	#EXTI_IMR_IM20_Msk
 (0x1U << 
EXTI_IMR_IM20_Pos
è

	)

1466 
	#EXTI_IMR_IM20
 
EXTI_IMR_IM20_Msk


	)

1467 
	#EXTI_IMR_IM21_Pos
 (21U)

	)

1468 
	#EXTI_IMR_IM21_Msk
 (0x1U << 
EXTI_IMR_IM21_Pos
è

	)

1469 
	#EXTI_IMR_IM21
 
EXTI_IMR_IM21_Msk


	)

1470 
	#EXTI_IMR_IM22_Pos
 (22U)

	)

1471 
	#EXTI_IMR_IM22_Msk
 (0x1U << 
EXTI_IMR_IM22_Pos
è

	)

1472 
	#EXTI_IMR_IM22
 
EXTI_IMR_IM22_Msk


	)

1473 
	#EXTI_IMR_IM23_Pos
 (23U)

	)

1474 
	#EXTI_IMR_IM23_Msk
 (0x1U << 
EXTI_IMR_IM23_Pos
è

	)

1475 
	#EXTI_IMR_IM23
 
EXTI_IMR_IM23_Msk


	)

1476 
	#EXTI_IMR_IM25_Pos
 (25U)

	)

1477 
	#EXTI_IMR_IM25_Msk
 (0x1U << 
EXTI_IMR_IM25_Pos
è

	)

1478 
	#EXTI_IMR_IM25
 
EXTI_IMR_IM25_Msk


	)

1479 
	#EXTI_IMR_IM26_Pos
 (26U)

	)

1480 
	#EXTI_IMR_IM26_Msk
 (0x1U << 
EXTI_IMR_IM26_Pos
è

	)

1481 
	#EXTI_IMR_IM26
 
EXTI_IMR_IM26_Msk


	)

1482 
	#EXTI_IMR_IM28_Pos
 (28U)

	)

1483 
	#EXTI_IMR_IM28_Msk
 (0x1U << 
EXTI_IMR_IM28_Pos
è

	)

1484 
	#EXTI_IMR_IM28
 
EXTI_IMR_IM28_Msk


	)

1485 
	#EXTI_IMR_IM29_Pos
 (29U)

	)

1486 
	#EXTI_IMR_IM29_Msk
 (0x1U << 
EXTI_IMR_IM29_Pos
è

	)

1487 
	#EXTI_IMR_IM29
 
EXTI_IMR_IM29_Msk


	)

1489 
	#EXTI_IMR_IM_Pos
 (0U)

	)

1490 
	#EXTI_IMR_IM_Msk
 (0x36FFFFFFU << 
EXTI_IMR_IM_Pos
è

	)

1491 
	#EXTI_IMR_IM
 
EXTI_IMR_IM_Msk


	)

1494 
	#EXTI_EMR_EM0_Pos
 (0U)

	)

1495 
	#EXTI_EMR_EM0_Msk
 (0x1U << 
EXTI_EMR_EM0_Pos
è

	)

1496 
	#EXTI_EMR_EM0
 
EXTI_EMR_EM0_Msk


	)

1497 
	#EXTI_EMR_EM1_Pos
 (1U)

	)

1498 
	#EXTI_EMR_EM1_Msk
 (0x1U << 
EXTI_EMR_EM1_Pos
è

	)

1499 
	#EXTI_EMR_EM1
 
EXTI_EMR_EM1_Msk


	)

1500 
	#EXTI_EMR_EM2_Pos
 (2U)

	)

1501 
	#EXTI_EMR_EM2_Msk
 (0x1U << 
EXTI_EMR_EM2_Pos
è

	)

1502 
	#EXTI_EMR_EM2
 
EXTI_EMR_EM2_Msk


	)

1503 
	#EXTI_EMR_EM3_Pos
 (3U)

	)

1504 
	#EXTI_EMR_EM3_Msk
 (0x1U << 
EXTI_EMR_EM3_Pos
è

	)

1505 
	#EXTI_EMR_EM3
 
EXTI_EMR_EM3_Msk


	)

1506 
	#EXTI_EMR_EM4_Pos
 (4U)

	)

1507 
	#EXTI_EMR_EM4_Msk
 (0x1U << 
EXTI_EMR_EM4_Pos
è

	)

1508 
	#EXTI_EMR_EM4
 
EXTI_EMR_EM4_Msk


	)

1509 
	#EXTI_EMR_EM5_Pos
 (5U)

	)

1510 
	#EXTI_EMR_EM5_Msk
 (0x1U << 
EXTI_EMR_EM5_Pos
è

	)

1511 
	#EXTI_EMR_EM5
 
EXTI_EMR_EM5_Msk


	)

1512 
	#EXTI_EMR_EM6_Pos
 (6U)

	)

1513 
	#EXTI_EMR_EM6_Msk
 (0x1U << 
EXTI_EMR_EM6_Pos
è

	)

1514 
	#EXTI_EMR_EM6
 
EXTI_EMR_EM6_Msk


	)

1515 
	#EXTI_EMR_EM7_Pos
 (7U)

	)

1516 
	#EXTI_EMR_EM7_Msk
 (0x1U << 
EXTI_EMR_EM7_Pos
è

	)

1517 
	#EXTI_EMR_EM7
 
EXTI_EMR_EM7_Msk


	)

1518 
	#EXTI_EMR_EM8_Pos
 (8U)

	)

1519 
	#EXTI_EMR_EM8_Msk
 (0x1U << 
EXTI_EMR_EM8_Pos
è

	)

1520 
	#EXTI_EMR_EM8
 
EXTI_EMR_EM8_Msk


	)

1521 
	#EXTI_EMR_EM9_Pos
 (9U)

	)

1522 
	#EXTI_EMR_EM9_Msk
 (0x1U << 
EXTI_EMR_EM9_Pos
è

	)

1523 
	#EXTI_EMR_EM9
 
EXTI_EMR_EM9_Msk


	)

1524 
	#EXTI_EMR_EM10_Pos
 (10U)

	)

1525 
	#EXTI_EMR_EM10_Msk
 (0x1U << 
EXTI_EMR_EM10_Pos
è

	)

1526 
	#EXTI_EMR_EM10
 
EXTI_EMR_EM10_Msk


	)

1527 
	#EXTI_EMR_EM11_Pos
 (11U)

	)

1528 
	#EXTI_EMR_EM11_Msk
 (0x1U << 
EXTI_EMR_EM11_Pos
è

	)

1529 
	#EXTI_EMR_EM11
 
EXTI_EMR_EM11_Msk


	)

1530 
	#EXTI_EMR_EM12_Pos
 (12U)

	)

1531 
	#EXTI_EMR_EM12_Msk
 (0x1U << 
EXTI_EMR_EM12_Pos
è

	)

1532 
	#EXTI_EMR_EM12
 
EXTI_EMR_EM12_Msk


	)

1533 
	#EXTI_EMR_EM13_Pos
 (13U)

	)

1534 
	#EXTI_EMR_EM13_Msk
 (0x1U << 
EXTI_EMR_EM13_Pos
è

	)

1535 
	#EXTI_EMR_EM13
 
EXTI_EMR_EM13_Msk


	)

1536 
	#EXTI_EMR_EM14_Pos
 (14U)

	)

1537 
	#EXTI_EMR_EM14_Msk
 (0x1U << 
EXTI_EMR_EM14_Pos
è

	)

1538 
	#EXTI_EMR_EM14
 
EXTI_EMR_EM14_Msk


	)

1539 
	#EXTI_EMR_EM15_Pos
 (15U)

	)

1540 
	#EXTI_EMR_EM15_Msk
 (0x1U << 
EXTI_EMR_EM15_Pos
è

	)

1541 
	#EXTI_EMR_EM15
 
EXTI_EMR_EM15_Msk


	)

1542 
	#EXTI_EMR_EM16_Pos
 (16U)

	)

1543 
	#EXTI_EMR_EM16_Msk
 (0x1U << 
EXTI_EMR_EM16_Pos
è

	)

1544 
	#EXTI_EMR_EM16
 
EXTI_EMR_EM16_Msk


	)

1545 
	#EXTI_EMR_EM17_Pos
 (17U)

	)

1546 
	#EXTI_EMR_EM17_Msk
 (0x1U << 
EXTI_EMR_EM17_Pos
è

	)

1547 
	#EXTI_EMR_EM17
 
EXTI_EMR_EM17_Msk


	)

1548 
	#EXTI_EMR_EM18_Pos
 (18U)

	)

1549 
	#EXTI_EMR_EM18_Msk
 (0x1U << 
EXTI_EMR_EM18_Pos
è

	)

1550 
	#EXTI_EMR_EM18
 
EXTI_EMR_EM18_Msk


	)

1551 
	#EXTI_EMR_EM19_Pos
 (19U)

	)

1552 
	#EXTI_EMR_EM19_Msk
 (0x1U << 
EXTI_EMR_EM19_Pos
è

	)

1553 
	#EXTI_EMR_EM19
 
EXTI_EMR_EM19_Msk


	)

1554 
	#EXTI_EMR_EM20_Pos
 (20U)

	)

1555 
	#EXTI_EMR_EM20_Msk
 (0x1U << 
EXTI_EMR_EM20_Pos
è

	)

1556 
	#EXTI_EMR_EM20
 
EXTI_EMR_EM20_Msk


	)

1557 
	#EXTI_EMR_EM21_Pos
 (21U)

	)

1558 
	#EXTI_EMR_EM21_Msk
 (0x1U << 
EXTI_EMR_EM21_Pos
è

	)

1559 
	#EXTI_EMR_EM21
 
EXTI_EMR_EM21_Msk


	)

1560 
	#EXTI_EMR_EM22_Pos
 (22U)

	)

1561 
	#EXTI_EMR_EM22_Msk
 (0x1U << 
EXTI_EMR_EM22_Pos
è

	)

1562 
	#EXTI_EMR_EM22
 
EXTI_EMR_EM22_Msk


	)

1563 
	#EXTI_EMR_EM23_Pos
 (23U)

	)

1564 
	#EXTI_EMR_EM23_Msk
 (0x1U << 
EXTI_EMR_EM23_Pos
è

	)

1565 
	#EXTI_EMR_EM23
 
EXTI_EMR_EM23_Msk


	)

1566 
	#EXTI_EMR_EM25_Pos
 (25U)

	)

1567 
	#EXTI_EMR_EM25_Msk
 (0x1U << 
EXTI_EMR_EM25_Pos
è

	)

1568 
	#EXTI_EMR_EM25
 
EXTI_EMR_EM25_Msk


	)

1569 
	#EXTI_EMR_EM26_Pos
 (26U)

	)

1570 
	#EXTI_EMR_EM26_Msk
 (0x1U << 
EXTI_EMR_EM26_Pos
è

	)

1571 
	#EXTI_EMR_EM26
 
EXTI_EMR_EM26_Msk


	)

1572 
	#EXTI_EMR_EM28_Pos
 (28U)

	)

1573 
	#EXTI_EMR_EM28_Msk
 (0x1U << 
EXTI_EMR_EM28_Pos
è

	)

1574 
	#EXTI_EMR_EM28
 
EXTI_EMR_EM28_Msk


	)

1575 
	#EXTI_EMR_EM29_Pos
 (29U)

	)

1576 
	#EXTI_EMR_EM29_Msk
 (0x1U << 
EXTI_EMR_EM29_Pos
è

	)

1577 
	#EXTI_EMR_EM29
 
EXTI_EMR_EM29_Msk


	)

1580 
	#EXTI_RTSR_RT0_Pos
 (0U)

	)

1581 
	#EXTI_RTSR_RT0_Msk
 (0x1U << 
EXTI_RTSR_RT0_Pos
è

	)

1582 
	#EXTI_RTSR_RT0
 
EXTI_RTSR_RT0_Msk


	)

1583 
	#EXTI_RTSR_RT1_Pos
 (1U)

	)

1584 
	#EXTI_RTSR_RT1_Msk
 (0x1U << 
EXTI_RTSR_RT1_Pos
è

	)

1585 
	#EXTI_RTSR_RT1
 
EXTI_RTSR_RT1_Msk


	)

1586 
	#EXTI_RTSR_RT2_Pos
 (2U)

	)

1587 
	#EXTI_RTSR_RT2_Msk
 (0x1U << 
EXTI_RTSR_RT2_Pos
è

	)

1588 
	#EXTI_RTSR_RT2
 
EXTI_RTSR_RT2_Msk


	)

1589 
	#EXTI_RTSR_RT3_Pos
 (3U)

	)

1590 
	#EXTI_RTSR_RT3_Msk
 (0x1U << 
EXTI_RTSR_RT3_Pos
è

	)

1591 
	#EXTI_RTSR_RT3
 
EXTI_RTSR_RT3_Msk


	)

1592 
	#EXTI_RTSR_RT4_Pos
 (4U)

	)

1593 
	#EXTI_RTSR_RT4_Msk
 (0x1U << 
EXTI_RTSR_RT4_Pos
è

	)

1594 
	#EXTI_RTSR_RT4
 
EXTI_RTSR_RT4_Msk


	)

1595 
	#EXTI_RTSR_RT5_Pos
 (5U)

	)

1596 
	#EXTI_RTSR_RT5_Msk
 (0x1U << 
EXTI_RTSR_RT5_Pos
è

	)

1597 
	#EXTI_RTSR_RT5
 
EXTI_RTSR_RT5_Msk


	)

1598 
	#EXTI_RTSR_RT6_Pos
 (6U)

	)

1599 
	#EXTI_RTSR_RT6_Msk
 (0x1U << 
EXTI_RTSR_RT6_Pos
è

	)

1600 
	#EXTI_RTSR_RT6
 
EXTI_RTSR_RT6_Msk


	)

1601 
	#EXTI_RTSR_RT7_Pos
 (7U)

	)

1602 
	#EXTI_RTSR_RT7_Msk
 (0x1U << 
EXTI_RTSR_RT7_Pos
è

	)

1603 
	#EXTI_RTSR_RT7
 
EXTI_RTSR_RT7_Msk


	)

1604 
	#EXTI_RTSR_RT8_Pos
 (8U)

	)

1605 
	#EXTI_RTSR_RT8_Msk
 (0x1U << 
EXTI_RTSR_RT8_Pos
è

	)

1606 
	#EXTI_RTSR_RT8
 
EXTI_RTSR_RT8_Msk


	)

1607 
	#EXTI_RTSR_RT9_Pos
 (9U)

	)

1608 
	#EXTI_RTSR_RT9_Msk
 (0x1U << 
EXTI_RTSR_RT9_Pos
è

	)

1609 
	#EXTI_RTSR_RT9
 
EXTI_RTSR_RT9_Msk


	)

1610 
	#EXTI_RTSR_RT10_Pos
 (10U)

	)

1611 
	#EXTI_RTSR_RT10_Msk
 (0x1U << 
EXTI_RTSR_RT10_Pos
è

	)

1612 
	#EXTI_RTSR_RT10
 
EXTI_RTSR_RT10_Msk


	)

1613 
	#EXTI_RTSR_RT11_Pos
 (11U)

	)

1614 
	#EXTI_RTSR_RT11_Msk
 (0x1U << 
EXTI_RTSR_RT11_Pos
è

	)

1615 
	#EXTI_RTSR_RT11
 
EXTI_RTSR_RT11_Msk


	)

1616 
	#EXTI_RTSR_RT12_Pos
 (12U)

	)

1617 
	#EXTI_RTSR_RT12_Msk
 (0x1U << 
EXTI_RTSR_RT12_Pos
è

	)

1618 
	#EXTI_RTSR_RT12
 
EXTI_RTSR_RT12_Msk


	)

1619 
	#EXTI_RTSR_RT13_Pos
 (13U)

	)

1620 
	#EXTI_RTSR_RT13_Msk
 (0x1U << 
EXTI_RTSR_RT13_Pos
è

	)

1621 
	#EXTI_RTSR_RT13
 
EXTI_RTSR_RT13_Msk


	)

1622 
	#EXTI_RTSR_RT14_Pos
 (14U)

	)

1623 
	#EXTI_RTSR_RT14_Msk
 (0x1U << 
EXTI_RTSR_RT14_Pos
è

	)

1624 
	#EXTI_RTSR_RT14
 
EXTI_RTSR_RT14_Msk


	)

1625 
	#EXTI_RTSR_RT15_Pos
 (15U)

	)

1626 
	#EXTI_RTSR_RT15_Msk
 (0x1U << 
EXTI_RTSR_RT15_Pos
è

	)

1627 
	#EXTI_RTSR_RT15
 
EXTI_RTSR_RT15_Msk


	)

1628 
	#EXTI_RTSR_RT16_Pos
 (16U)

	)

1629 
	#EXTI_RTSR_RT16_Msk
 (0x1U << 
EXTI_RTSR_RT16_Pos
è

	)

1630 
	#EXTI_RTSR_RT16
 
EXTI_RTSR_RT16_Msk


	)

1631 
	#EXTI_RTSR_RT17_Pos
 (17U)

	)

1632 
	#EXTI_RTSR_RT17_Msk
 (0x1U << 
EXTI_RTSR_RT17_Pos
è

	)

1633 
	#EXTI_RTSR_RT17
 
EXTI_RTSR_RT17_Msk


	)

1634 
	#EXTI_RTSR_RT19_Pos
 (19U)

	)

1635 
	#EXTI_RTSR_RT19_Msk
 (0x1U << 
EXTI_RTSR_RT19_Pos
è

	)

1636 
	#EXTI_RTSR_RT19
 
EXTI_RTSR_RT19_Msk


	)

1637 
	#EXTI_RTSR_RT20_Pos
 (20U)

	)

1638 
	#EXTI_RTSR_RT20_Msk
 (0x1U << 
EXTI_RTSR_RT20_Pos
è

	)

1639 
	#EXTI_RTSR_RT20
 
EXTI_RTSR_RT20_Msk


	)

1640 
	#EXTI_RTSR_RT21_Pos
 (21U)

	)

1641 
	#EXTI_RTSR_RT21_Msk
 (0x1U << 
EXTI_RTSR_RT21_Pos
è

	)

1642 
	#EXTI_RTSR_RT21
 
EXTI_RTSR_RT21_Msk


	)

1643 
	#EXTI_RTSR_RT22_Pos
 (22U)

	)

1644 
	#EXTI_RTSR_RT22_Msk
 (0x1U << 
EXTI_RTSR_RT22_Pos
è

	)

1645 
	#EXTI_RTSR_RT22
 
EXTI_RTSR_RT22_Msk


	)

1648 
	#EXTI_RTSR_TR0
 
EXTI_RTSR_RT0


	)

1649 
	#EXTI_RTSR_TR1
 
EXTI_RTSR_RT1


	)

1650 
	#EXTI_RTSR_TR2
 
EXTI_RTSR_RT2


	)

1651 
	#EXTI_RTSR_TR3
 
EXTI_RTSR_RT3


	)

1652 
	#EXTI_RTSR_TR4
 
EXTI_RTSR_RT4


	)

1653 
	#EXTI_RTSR_TR5
 
EXTI_RTSR_RT5


	)

1654 
	#EXTI_RTSR_TR6
 
EXTI_RTSR_RT6


	)

1655 
	#EXTI_RTSR_TR7
 
EXTI_RTSR_RT7


	)

1656 
	#EXTI_RTSR_TR8
 
EXTI_RTSR_RT8


	)

1657 
	#EXTI_RTSR_TR9
 
EXTI_RTSR_RT9


	)

1658 
	#EXTI_RTSR_TR10
 
EXTI_RTSR_RT10


	)

1659 
	#EXTI_RTSR_TR11
 
EXTI_RTSR_RT11


	)

1660 
	#EXTI_RTSR_TR12
 
EXTI_RTSR_RT12


	)

1661 
	#EXTI_RTSR_TR13
 
EXTI_RTSR_RT13


	)

1662 
	#EXTI_RTSR_TR14
 
EXTI_RTSR_RT14


	)

1663 
	#EXTI_RTSR_TR15
 
EXTI_RTSR_RT15


	)

1664 
	#EXTI_RTSR_TR16
 
EXTI_RTSR_RT16


	)

1665 
	#EXTI_RTSR_TR17
 
EXTI_RTSR_RT17


	)

1666 
	#EXTI_RTSR_TR19
 
EXTI_RTSR_RT19


	)

1667 
	#EXTI_RTSR_TR20
 
EXTI_RTSR_RT20


	)

1668 
	#EXTI_RTSR_TR21
 
EXTI_RTSR_RT21


	)

1669 
	#EXTI_RTSR_TR22
 
EXTI_RTSR_RT22


	)

1672 
	#EXTI_FTSR_FT0_Pos
 (0U)

	)

1673 
	#EXTI_FTSR_FT0_Msk
 (0x1U << 
EXTI_FTSR_FT0_Pos
è

	)

1674 
	#EXTI_FTSR_FT0
 
EXTI_FTSR_FT0_Msk


	)

1675 
	#EXTI_FTSR_FT1_Pos
 (1U)

	)

1676 
	#EXTI_FTSR_FT1_Msk
 (0x1U << 
EXTI_FTSR_FT1_Pos
è

	)

1677 
	#EXTI_FTSR_FT1
 
EXTI_FTSR_FT1_Msk


	)

1678 
	#EXTI_FTSR_FT2_Pos
 (2U)

	)

1679 
	#EXTI_FTSR_FT2_Msk
 (0x1U << 
EXTI_FTSR_FT2_Pos
è

	)

1680 
	#EXTI_FTSR_FT2
 
EXTI_FTSR_FT2_Msk


	)

1681 
	#EXTI_FTSR_FT3_Pos
 (3U)

	)

1682 
	#EXTI_FTSR_FT3_Msk
 (0x1U << 
EXTI_FTSR_FT3_Pos
è

	)

1683 
	#EXTI_FTSR_FT3
 
EXTI_FTSR_FT3_Msk


	)

1684 
	#EXTI_FTSR_FT4_Pos
 (4U)

	)

1685 
	#EXTI_FTSR_FT4_Msk
 (0x1U << 
EXTI_FTSR_FT4_Pos
è

	)

1686 
	#EXTI_FTSR_FT4
 
EXTI_FTSR_FT4_Msk


	)

1687 
	#EXTI_FTSR_FT5_Pos
 (5U)

	)

1688 
	#EXTI_FTSR_FT5_Msk
 (0x1U << 
EXTI_FTSR_FT5_Pos
è

	)

1689 
	#EXTI_FTSR_FT5
 
EXTI_FTSR_FT5_Msk


	)

1690 
	#EXTI_FTSR_FT6_Pos
 (6U)

	)

1691 
	#EXTI_FTSR_FT6_Msk
 (0x1U << 
EXTI_FTSR_FT6_Pos
è

	)

1692 
	#EXTI_FTSR_FT6
 
EXTI_FTSR_FT6_Msk


	)

1693 
	#EXTI_FTSR_FT7_Pos
 (7U)

	)

1694 
	#EXTI_FTSR_FT7_Msk
 (0x1U << 
EXTI_FTSR_FT7_Pos
è

	)

1695 
	#EXTI_FTSR_FT7
 
EXTI_FTSR_FT7_Msk


	)

1696 
	#EXTI_FTSR_FT8_Pos
 (8U)

	)

1697 
	#EXTI_FTSR_FT8_Msk
 (0x1U << 
EXTI_FTSR_FT8_Pos
è

	)

1698 
	#EXTI_FTSR_FT8
 
EXTI_FTSR_FT8_Msk


	)

1699 
	#EXTI_FTSR_FT9_Pos
 (9U)

	)

1700 
	#EXTI_FTSR_FT9_Msk
 (0x1U << 
EXTI_FTSR_FT9_Pos
è

	)

1701 
	#EXTI_FTSR_FT9
 
EXTI_FTSR_FT9_Msk


	)

1702 
	#EXTI_FTSR_FT10_Pos
 (10U)

	)

1703 
	#EXTI_FTSR_FT10_Msk
 (0x1U << 
EXTI_FTSR_FT10_Pos
è

	)

1704 
	#EXTI_FTSR_FT10
 
EXTI_FTSR_FT10_Msk


	)

1705 
	#EXTI_FTSR_FT11_Pos
 (11U)

	)

1706 
	#EXTI_FTSR_FT11_Msk
 (0x1U << 
EXTI_FTSR_FT11_Pos
è

	)

1707 
	#EXTI_FTSR_FT11
 
EXTI_FTSR_FT11_Msk


	)

1708 
	#EXTI_FTSR_FT12_Pos
 (12U)

	)

1709 
	#EXTI_FTSR_FT12_Msk
 (0x1U << 
EXTI_FTSR_FT12_Pos
è

	)

1710 
	#EXTI_FTSR_FT12
 
EXTI_FTSR_FT12_Msk


	)

1711 
	#EXTI_FTSR_FT13_Pos
 (13U)

	)

1712 
	#EXTI_FTSR_FT13_Msk
 (0x1U << 
EXTI_FTSR_FT13_Pos
è

	)

1713 
	#EXTI_FTSR_FT13
 
EXTI_FTSR_FT13_Msk


	)

1714 
	#EXTI_FTSR_FT14_Pos
 (14U)

	)

1715 
	#EXTI_FTSR_FT14_Msk
 (0x1U << 
EXTI_FTSR_FT14_Pos
è

	)

1716 
	#EXTI_FTSR_FT14
 
EXTI_FTSR_FT14_Msk


	)

1717 
	#EXTI_FTSR_FT15_Pos
 (15U)

	)

1718 
	#EXTI_FTSR_FT15_Msk
 (0x1U << 
EXTI_FTSR_FT15_Pos
è

	)

1719 
	#EXTI_FTSR_FT15
 
EXTI_FTSR_FT15_Msk


	)

1720 
	#EXTI_FTSR_FT16_Pos
 (16U)

	)

1721 
	#EXTI_FTSR_FT16_Msk
 (0x1U << 
EXTI_FTSR_FT16_Pos
è

	)

1722 
	#EXTI_FTSR_FT16
 
EXTI_FTSR_FT16_Msk


	)

1723 
	#EXTI_FTSR_FT17_Pos
 (17U)

	)

1724 
	#EXTI_FTSR_FT17_Msk
 (0x1U << 
EXTI_FTSR_FT17_Pos
è

	)

1725 
	#EXTI_FTSR_FT17
 
EXTI_FTSR_FT17_Msk


	)

1726 
	#EXTI_FTSR_FT19_Pos
 (19U)

	)

1727 
	#EXTI_FTSR_FT19_Msk
 (0x1U << 
EXTI_FTSR_FT19_Pos
è

	)

1728 
	#EXTI_FTSR_FT19
 
EXTI_FTSR_FT19_Msk


	)

1729 
	#EXTI_FTSR_FT20_Pos
 (20U)

	)

1730 
	#EXTI_FTSR_FT20_Msk
 (0x1U << 
EXTI_FTSR_FT20_Pos
è

	)

1731 
	#EXTI_FTSR_FT20
 
EXTI_FTSR_FT20_Msk


	)

1732 
	#EXTI_FTSR_FT21_Pos
 (21U)

	)

1733 
	#EXTI_FTSR_FT21_Msk
 (0x1U << 
EXTI_FTSR_FT21_Pos
è

	)

1734 
	#EXTI_FTSR_FT21
 
EXTI_FTSR_FT21_Msk


	)

1735 
	#EXTI_FTSR_FT22_Pos
 (22U)

	)

1736 
	#EXTI_FTSR_FT22_Msk
 (0x1U << 
EXTI_FTSR_FT22_Pos
è

	)

1737 
	#EXTI_FTSR_FT22
 
EXTI_FTSR_FT22_Msk


	)

1740 
	#EXTI_FTSR_TR0
 
EXTI_FTSR_FT0


	)

1741 
	#EXTI_FTSR_TR1
 
EXTI_FTSR_FT1


	)

1742 
	#EXTI_FTSR_TR2
 
EXTI_FTSR_FT2


	)

1743 
	#EXTI_FTSR_TR3
 
EXTI_FTSR_FT3


	)

1744 
	#EXTI_FTSR_TR4
 
EXTI_FTSR_FT4


	)

1745 
	#EXTI_FTSR_TR5
 
EXTI_FTSR_FT5


	)

1746 
	#EXTI_FTSR_TR6
 
EXTI_FTSR_FT6


	)

1747 
	#EXTI_FTSR_TR7
 
EXTI_FTSR_FT7


	)

1748 
	#EXTI_FTSR_TR8
 
EXTI_FTSR_FT8


	)

1749 
	#EXTI_FTSR_TR9
 
EXTI_FTSR_FT9


	)

1750 
	#EXTI_FTSR_TR10
 
EXTI_FTSR_FT10


	)

1751 
	#EXTI_FTSR_TR11
 
EXTI_FTSR_FT11


	)

1752 
	#EXTI_FTSR_TR12
 
EXTI_FTSR_FT12


	)

1753 
	#EXTI_FTSR_TR13
 
EXTI_FTSR_FT13


	)

1754 
	#EXTI_FTSR_TR14
 
EXTI_FTSR_FT14


	)

1755 
	#EXTI_FTSR_TR15
 
EXTI_FTSR_FT15


	)

1756 
	#EXTI_FTSR_TR16
 
EXTI_FTSR_FT16


	)

1757 
	#EXTI_FTSR_TR17
 
EXTI_FTSR_FT17


	)

1758 
	#EXTI_FTSR_TR19
 
EXTI_FTSR_FT19


	)

1759 
	#EXTI_FTSR_TR20
 
EXTI_FTSR_FT20


	)

1760 
	#EXTI_FTSR_TR21
 
EXTI_FTSR_FT21


	)

1761 
	#EXTI_FTSR_TR22
 
EXTI_FTSR_FT22


	)

1764 
	#EXTI_SWIER_SWI0_Pos
 (0U)

	)

1765 
	#EXTI_SWIER_SWI0_Msk
 (0x1U << 
EXTI_SWIER_SWI0_Pos
è

	)

1766 
	#EXTI_SWIER_SWI0
 
EXTI_SWIER_SWI0_Msk


	)

1767 
	#EXTI_SWIER_SWI1_Pos
 (1U)

	)

1768 
	#EXTI_SWIER_SWI1_Msk
 (0x1U << 
EXTI_SWIER_SWI1_Pos
è

	)

1769 
	#EXTI_SWIER_SWI1
 
EXTI_SWIER_SWI1_Msk


	)

1770 
	#EXTI_SWIER_SWI2_Pos
 (2U)

	)

1771 
	#EXTI_SWIER_SWI2_Msk
 (0x1U << 
EXTI_SWIER_SWI2_Pos
è

	)

1772 
	#EXTI_SWIER_SWI2
 
EXTI_SWIER_SWI2_Msk


	)

1773 
	#EXTI_SWIER_SWI3_Pos
 (3U)

	)

1774 
	#EXTI_SWIER_SWI3_Msk
 (0x1U << 
EXTI_SWIER_SWI3_Pos
è

	)

1775 
	#EXTI_SWIER_SWI3
 
EXTI_SWIER_SWI3_Msk


	)

1776 
	#EXTI_SWIER_SWI4_Pos
 (4U)

	)

1777 
	#EXTI_SWIER_SWI4_Msk
 (0x1U << 
EXTI_SWIER_SWI4_Pos
è

	)

1778 
	#EXTI_SWIER_SWI4
 
EXTI_SWIER_SWI4_Msk


	)

1779 
	#EXTI_SWIER_SWI5_Pos
 (5U)

	)

1780 
	#EXTI_SWIER_SWI5_Msk
 (0x1U << 
EXTI_SWIER_SWI5_Pos
è

	)

1781 
	#EXTI_SWIER_SWI5
 
EXTI_SWIER_SWI5_Msk


	)

1782 
	#EXTI_SWIER_SWI6_Pos
 (6U)

	)

1783 
	#EXTI_SWIER_SWI6_Msk
 (0x1U << 
EXTI_SWIER_SWI6_Pos
è

	)

1784 
	#EXTI_SWIER_SWI6
 
EXTI_SWIER_SWI6_Msk


	)

1785 
	#EXTI_SWIER_SWI7_Pos
 (7U)

	)

1786 
	#EXTI_SWIER_SWI7_Msk
 (0x1U << 
EXTI_SWIER_SWI7_Pos
è

	)

1787 
	#EXTI_SWIER_SWI7
 
EXTI_SWIER_SWI7_Msk


	)

1788 
	#EXTI_SWIER_SWI8_Pos
 (8U)

	)

1789 
	#EXTI_SWIER_SWI8_Msk
 (0x1U << 
EXTI_SWIER_SWI8_Pos
è

	)

1790 
	#EXTI_SWIER_SWI8
 
EXTI_SWIER_SWI8_Msk


	)

1791 
	#EXTI_SWIER_SWI9_Pos
 (9U)

	)

1792 
	#EXTI_SWIER_SWI9_Msk
 (0x1U << 
EXTI_SWIER_SWI9_Pos
è

	)

1793 
	#EXTI_SWIER_SWI9
 
EXTI_SWIER_SWI9_Msk


	)

1794 
	#EXTI_SWIER_SWI10_Pos
 (10U)

	)

1795 
	#EXTI_SWIER_SWI10_Msk
 (0x1U << 
EXTI_SWIER_SWI10_Pos
è

	)

1796 
	#EXTI_SWIER_SWI10
 
EXTI_SWIER_SWI10_Msk


	)

1797 
	#EXTI_SWIER_SWI11_Pos
 (11U)

	)

1798 
	#EXTI_SWIER_SWI11_Msk
 (0x1U << 
EXTI_SWIER_SWI11_Pos
è

	)

1799 
	#EXTI_SWIER_SWI11
 
EXTI_SWIER_SWI11_Msk


	)

1800 
	#EXTI_SWIER_SWI12_Pos
 (12U)

	)

1801 
	#EXTI_SWIER_SWI12_Msk
 (0x1U << 
EXTI_SWIER_SWI12_Pos
è

	)

1802 
	#EXTI_SWIER_SWI12
 
EXTI_SWIER_SWI12_Msk


	)

1803 
	#EXTI_SWIER_SWI13_Pos
 (13U)

	)

1804 
	#EXTI_SWIER_SWI13_Msk
 (0x1U << 
EXTI_SWIER_SWI13_Pos
è

	)

1805 
	#EXTI_SWIER_SWI13
 
EXTI_SWIER_SWI13_Msk


	)

1806 
	#EXTI_SWIER_SWI14_Pos
 (14U)

	)

1807 
	#EXTI_SWIER_SWI14_Msk
 (0x1U << 
EXTI_SWIER_SWI14_Pos
è

	)

1808 
	#EXTI_SWIER_SWI14
 
EXTI_SWIER_SWI14_Msk


	)

1809 
	#EXTI_SWIER_SWI15_Pos
 (15U)

	)

1810 
	#EXTI_SWIER_SWI15_Msk
 (0x1U << 
EXTI_SWIER_SWI15_Pos
è

	)

1811 
	#EXTI_SWIER_SWI15
 
EXTI_SWIER_SWI15_Msk


	)

1812 
	#EXTI_SWIER_SWI16_Pos
 (16U)

	)

1813 
	#EXTI_SWIER_SWI16_Msk
 (0x1U << 
EXTI_SWIER_SWI16_Pos
è

	)

1814 
	#EXTI_SWIER_SWI16
 
EXTI_SWIER_SWI16_Msk


	)

1815 
	#EXTI_SWIER_SWI17_Pos
 (17U)

	)

1816 
	#EXTI_SWIER_SWI17_Msk
 (0x1U << 
EXTI_SWIER_SWI17_Pos
è

	)

1817 
	#EXTI_SWIER_SWI17
 
EXTI_SWIER_SWI17_Msk


	)

1818 
	#EXTI_SWIER_SWI19_Pos
 (19U)

	)

1819 
	#EXTI_SWIER_SWI19_Msk
 (0x1U << 
EXTI_SWIER_SWI19_Pos
è

	)

1820 
	#EXTI_SWIER_SWI19
 
EXTI_SWIER_SWI19_Msk


	)

1821 
	#EXTI_SWIER_SWI20_Pos
 (20U)

	)

1822 
	#EXTI_SWIER_SWI20_Msk
 (0x1U << 
EXTI_SWIER_SWI20_Pos
è

	)

1823 
	#EXTI_SWIER_SWI20
 
EXTI_SWIER_SWI20_Msk


	)

1824 
	#EXTI_SWIER_SWI21_Pos
 (21U)

	)

1825 
	#EXTI_SWIER_SWI21_Msk
 (0x1U << 
EXTI_SWIER_SWI21_Pos
è

	)

1826 
	#EXTI_SWIER_SWI21
 
EXTI_SWIER_SWI21_Msk


	)

1827 
	#EXTI_SWIER_SWI22_Pos
 (22U)

	)

1828 
	#EXTI_SWIER_SWI22_Msk
 (0x1U << 
EXTI_SWIER_SWI22_Pos
è

	)

1829 
	#EXTI_SWIER_SWI22
 
EXTI_SWIER_SWI22_Msk


	)

1832 
	#EXTI_SWIER_SWIER0
 
EXTI_SWIER_SWI0


	)

1833 
	#EXTI_SWIER_SWIER1
 
EXTI_SWIER_SWI1


	)

1834 
	#EXTI_SWIER_SWIER2
 
EXTI_SWIER_SWI2


	)

1835 
	#EXTI_SWIER_SWIER3
 
EXTI_SWIER_SWI3


	)

1836 
	#EXTI_SWIER_SWIER4
 
EXTI_SWIER_SWI4


	)

1837 
	#EXTI_SWIER_SWIER5
 
EXTI_SWIER_SWI5


	)

1838 
	#EXTI_SWIER_SWIER6
 
EXTI_SWIER_SWI6


	)

1839 
	#EXTI_SWIER_SWIER7
 
EXTI_SWIER_SWI7


	)

1840 
	#EXTI_SWIER_SWIER8
 
EXTI_SWIER_SWI8


	)

1841 
	#EXTI_SWIER_SWIER9
 
EXTI_SWIER_SWI9


	)

1842 
	#EXTI_SWIER_SWIER10
 
EXTI_SWIER_SWI10


	)

1843 
	#EXTI_SWIER_SWIER11
 
EXTI_SWIER_SWI11


	)

1844 
	#EXTI_SWIER_SWIER12
 
EXTI_SWIER_SWI12


	)

1845 
	#EXTI_SWIER_SWIER13
 
EXTI_SWIER_SWI13


	)

1846 
	#EXTI_SWIER_SWIER14
 
EXTI_SWIER_SWI14


	)

1847 
	#EXTI_SWIER_SWIER15
 
EXTI_SWIER_SWI15


	)

1848 
	#EXTI_SWIER_SWIER16
 
EXTI_SWIER_SWI16


	)

1849 
	#EXTI_SWIER_SWIER17
 
EXTI_SWIER_SWI17


	)

1850 
	#EXTI_SWIER_SWIER19
 
EXTI_SWIER_SWI19


	)

1851 
	#EXTI_SWIER_SWIER20
 
EXTI_SWIER_SWI20


	)

1852 
	#EXTI_SWIER_SWIER21
 
EXTI_SWIER_SWI21


	)

1853 
	#EXTI_SWIER_SWIER22
 
EXTI_SWIER_SWI22


	)

1856 
	#EXTI_PR_PIF0_Pos
 (0U)

	)

1857 
	#EXTI_PR_PIF0_Msk
 (0x1U << 
EXTI_PR_PIF0_Pos
è

	)

1858 
	#EXTI_PR_PIF0
 
EXTI_PR_PIF0_Msk


	)

1859 
	#EXTI_PR_PIF1_Pos
 (1U)

	)

1860 
	#EXTI_PR_PIF1_Msk
 (0x1U << 
EXTI_PR_PIF1_Pos
è

	)

1861 
	#EXTI_PR_PIF1
 
EXTI_PR_PIF1_Msk


	)

1862 
	#EXTI_PR_PIF2_Pos
 (2U)

	)

1863 
	#EXTI_PR_PIF2_Msk
 (0x1U << 
EXTI_PR_PIF2_Pos
è

	)

1864 
	#EXTI_PR_PIF2
 
EXTI_PR_PIF2_Msk


	)

1865 
	#EXTI_PR_PIF3_Pos
 (3U)

	)

1866 
	#EXTI_PR_PIF3_Msk
 (0x1U << 
EXTI_PR_PIF3_Pos
è

	)

1867 
	#EXTI_PR_PIF3
 
EXTI_PR_PIF3_Msk


	)

1868 
	#EXTI_PR_PIF4_Pos
 (4U)

	)

1869 
	#EXTI_PR_PIF4_Msk
 (0x1U << 
EXTI_PR_PIF4_Pos
è

	)

1870 
	#EXTI_PR_PIF4
 
EXTI_PR_PIF4_Msk


	)

1871 
	#EXTI_PR_PIF5_Pos
 (5U)

	)

1872 
	#EXTI_PR_PIF5_Msk
 (0x1U << 
EXTI_PR_PIF5_Pos
è

	)

1873 
	#EXTI_PR_PIF5
 
EXTI_PR_PIF5_Msk


	)

1874 
	#EXTI_PR_PIF6_Pos
 (6U)

	)

1875 
	#EXTI_PR_PIF6_Msk
 (0x1U << 
EXTI_PR_PIF6_Pos
è

	)

1876 
	#EXTI_PR_PIF6
 
EXTI_PR_PIF6_Msk


	)

1877 
	#EXTI_PR_PIF7_Pos
 (7U)

	)

1878 
	#EXTI_PR_PIF7_Msk
 (0x1U << 
EXTI_PR_PIF7_Pos
è

	)

1879 
	#EXTI_PR_PIF7
 
EXTI_PR_PIF7_Msk


	)

1880 
	#EXTI_PR_PIF8_Pos
 (8U)

	)

1881 
	#EXTI_PR_PIF8_Msk
 (0x1U << 
EXTI_PR_PIF8_Pos
è

	)

1882 
	#EXTI_PR_PIF8
 
EXTI_PR_PIF8_Msk


	)

1883 
	#EXTI_PR_PIF9_Pos
 (9U)

	)

1884 
	#EXTI_PR_PIF9_Msk
 (0x1U << 
EXTI_PR_PIF9_Pos
è

	)

1885 
	#EXTI_PR_PIF9
 
EXTI_PR_PIF9_Msk


	)

1886 
	#EXTI_PR_PIF10_Pos
 (10U)

	)

1887 
	#EXTI_PR_PIF10_Msk
 (0x1U << 
EXTI_PR_PIF10_Pos
è

	)

1888 
	#EXTI_PR_PIF10
 
EXTI_PR_PIF10_Msk


	)

1889 
	#EXTI_PR_PIF11_Pos
 (11U)

	)

1890 
	#EXTI_PR_PIF11_Msk
 (0x1U << 
EXTI_PR_PIF11_Pos
è

	)

1891 
	#EXTI_PR_PIF11
 
EXTI_PR_PIF11_Msk


	)

1892 
	#EXTI_PR_PIF12_Pos
 (12U)

	)

1893 
	#EXTI_PR_PIF12_Msk
 (0x1U << 
EXTI_PR_PIF12_Pos
è

	)

1894 
	#EXTI_PR_PIF12
 
EXTI_PR_PIF12_Msk


	)

1895 
	#EXTI_PR_PIF13_Pos
 (13U)

	)

1896 
	#EXTI_PR_PIF13_Msk
 (0x1U << 
EXTI_PR_PIF13_Pos
è

	)

1897 
	#EXTI_PR_PIF13
 
EXTI_PR_PIF13_Msk


	)

1898 
	#EXTI_PR_PIF14_Pos
 (14U)

	)

1899 
	#EXTI_PR_PIF14_Msk
 (0x1U << 
EXTI_PR_PIF14_Pos
è

	)

1900 
	#EXTI_PR_PIF14
 
EXTI_PR_PIF14_Msk


	)

1901 
	#EXTI_PR_PIF15_Pos
 (15U)

	)

1902 
	#EXTI_PR_PIF15_Msk
 (0x1U << 
EXTI_PR_PIF15_Pos
è

	)

1903 
	#EXTI_PR_PIF15
 
EXTI_PR_PIF15_Msk


	)

1904 
	#EXTI_PR_PIF16_Pos
 (16U)

	)

1905 
	#EXTI_PR_PIF16_Msk
 (0x1U << 
EXTI_PR_PIF16_Pos
è

	)

1906 
	#EXTI_PR_PIF16
 
EXTI_PR_PIF16_Msk


	)

1907 
	#EXTI_PR_PIF17_Pos
 (17U)

	)

1908 
	#EXTI_PR_PIF17_Msk
 (0x1U << 
EXTI_PR_PIF17_Pos
è

	)

1909 
	#EXTI_PR_PIF17
 
EXTI_PR_PIF17_Msk


	)

1910 
	#EXTI_PR_PIF19_Pos
 (19U)

	)

1911 
	#EXTI_PR_PIF19_Msk
 (0x1U << 
EXTI_PR_PIF19_Pos
è

	)

1912 
	#EXTI_PR_PIF19
 
EXTI_PR_PIF19_Msk


	)

1913 
	#EXTI_PR_PIF20_Pos
 (20U)

	)

1914 
	#EXTI_PR_PIF20_Msk
 (0x1U << 
EXTI_PR_PIF20_Pos
è

	)

1915 
	#EXTI_PR_PIF20
 
EXTI_PR_PIF20_Msk


	)

1916 
	#EXTI_PR_PIF21_Pos
 (21U)

	)

1917 
	#EXTI_PR_PIF21_Msk
 (0x1U << 
EXTI_PR_PIF21_Pos
è

	)

1918 
	#EXTI_PR_PIF21
 
EXTI_PR_PIF21_Msk


	)

1919 
	#EXTI_PR_PIF22_Pos
 (22U)

	)

1920 
	#EXTI_PR_PIF22_Msk
 (0x1U << 
EXTI_PR_PIF22_Pos
è

	)

1921 
	#EXTI_PR_PIF22
 
EXTI_PR_PIF22_Msk


	)

1924 
	#EXTI_PR_PR0
 
EXTI_PR_PIF0


	)

1925 
	#EXTI_PR_PR1
 
EXTI_PR_PIF1


	)

1926 
	#EXTI_PR_PR2
 
EXTI_PR_PIF2


	)

1927 
	#EXTI_PR_PR3
 
EXTI_PR_PIF3


	)

1928 
	#EXTI_PR_PR4
 
EXTI_PR_PIF4


	)

1929 
	#EXTI_PR_PR5
 
EXTI_PR_PIF5


	)

1930 
	#EXTI_PR_PR6
 
EXTI_PR_PIF6


	)

1931 
	#EXTI_PR_PR7
 
EXTI_PR_PIF7


	)

1932 
	#EXTI_PR_PR8
 
EXTI_PR_PIF8


	)

1933 
	#EXTI_PR_PR9
 
EXTI_PR_PIF9


	)

1934 
	#EXTI_PR_PR10
 
EXTI_PR_PIF10


	)

1935 
	#EXTI_PR_PR11
 
EXTI_PR_PIF11


	)

1936 
	#EXTI_PR_PR12
 
EXTI_PR_PIF12


	)

1937 
	#EXTI_PR_PR13
 
EXTI_PR_PIF13


	)

1938 
	#EXTI_PR_PR14
 
EXTI_PR_PIF14


	)

1939 
	#EXTI_PR_PR15
 
EXTI_PR_PIF15


	)

1940 
	#EXTI_PR_PR16
 
EXTI_PR_PIF16


	)

1941 
	#EXTI_PR_PR17
 
EXTI_PR_PIF17


	)

1942 
	#EXTI_PR_PR19
 
EXTI_PR_PIF19


	)

1943 
	#EXTI_PR_PR20
 
EXTI_PR_PIF20


	)

1944 
	#EXTI_PR_PR21
 
EXTI_PR_PIF21


	)

1945 
	#EXTI_PR_PR22
 
EXTI_PR_PIF22


	)

1954 
	#FLASH_ACR_LATENCY_Pos
 (0U)

	)

1955 
	#FLASH_ACR_LATENCY_Msk
 (0x1U << 
FLASH_ACR_LATENCY_Pos
è

	)

1956 
	#FLASH_ACR_LATENCY
 
FLASH_ACR_LATENCY_Msk


	)

1957 
	#FLASH_ACR_PRFTEN_Pos
 (1U)

	)

1958 
	#FLASH_ACR_PRFTEN_Msk
 (0x1U << 
FLASH_ACR_PRFTEN_Pos
è

	)

1959 
	#FLASH_ACR_PRFTEN
 
FLASH_ACR_PRFTEN_Msk


	)

1960 
	#FLASH_ACR_SLEEP_PD_Pos
 (3U)

	)

1961 
	#FLASH_ACR_SLEEP_PD_Msk
 (0x1U << 
FLASH_ACR_SLEEP_PD_Pos
è

	)

1962 
	#FLASH_ACR_SLEEP_PD
 
FLASH_ACR_SLEEP_PD_Msk


	)

1963 
	#FLASH_ACR_RUN_PD_Pos
 (4U)

	)

1964 
	#FLASH_ACR_RUN_PD_Msk
 (0x1U << 
FLASH_ACR_RUN_PD_Pos
è

	)

1965 
	#FLASH_ACR_RUN_PD
 
FLASH_ACR_RUN_PD_Msk


	)

1966 
	#FLASH_ACR_DISAB_BUF_Pos
 (5U)

	)

1967 
	#FLASH_ACR_DISAB_BUF_Msk
 (0x1U << 
FLASH_ACR_DISAB_BUF_Pos
è

	)

1968 
	#FLASH_ACR_DISAB_BUF
 
FLASH_ACR_DISAB_BUF_Msk


	)

1969 
	#FLASH_ACR_PRE_READ_Pos
 (6U)

	)

1970 
	#FLASH_ACR_PRE_READ_Msk
 (0x1U << 
FLASH_ACR_PRE_READ_Pos
è

	)

1971 
	#FLASH_ACR_PRE_READ
 
FLASH_ACR_PRE_READ_Msk


	)

1974 
	#FLASH_PECR_PELOCK_Pos
 (0U)

	)

1975 
	#FLASH_PECR_PELOCK_Msk
 (0x1U << 
FLASH_PECR_PELOCK_Pos
è

	)

1976 
	#FLASH_PECR_PELOCK
 
FLASH_PECR_PELOCK_Msk


	)

1977 
	#FLASH_PECR_PRGLOCK_Pos
 (1U)

	)

1978 
	#FLASH_PECR_PRGLOCK_Msk
 (0x1U << 
FLASH_PECR_PRGLOCK_Pos
è

	)

1979 
	#FLASH_PECR_PRGLOCK
 
FLASH_PECR_PRGLOCK_Msk


	)

1980 
	#FLASH_PECR_OPTLOCK_Pos
 (2U)

	)

1981 
	#FLASH_PECR_OPTLOCK_Msk
 (0x1U << 
FLASH_PECR_OPTLOCK_Pos
è

	)

1982 
	#FLASH_PECR_OPTLOCK
 
FLASH_PECR_OPTLOCK_Msk


	)

1983 
	#FLASH_PECR_PROG_Pos
 (3U)

	)

1984 
	#FLASH_PECR_PROG_Msk
 (0x1U << 
FLASH_PECR_PROG_Pos
è

	)

1985 
	#FLASH_PECR_PROG
 
FLASH_PECR_PROG_Msk


	)

1986 
	#FLASH_PECR_DATA_Pos
 (4U)

	)

1987 
	#FLASH_PECR_DATA_Msk
 (0x1U << 
FLASH_PECR_DATA_Pos
è

	)

1988 
	#FLASH_PECR_DATA
 
FLASH_PECR_DATA_Msk


	)

1989 
	#FLASH_PECR_FIX_Pos
 (8U)

	)

1990 
	#FLASH_PECR_FIX_Msk
 (0x1U << 
FLASH_PECR_FIX_Pos
è

	)

1991 
	#FLASH_PECR_FIX
 
FLASH_PECR_FIX_Msk


	)

1992 
	#FLASH_PECR_ERASE_Pos
 (9U)

	)

1993 
	#FLASH_PECR_ERASE_Msk
 (0x1U << 
FLASH_PECR_ERASE_Pos
è

	)

1994 
	#FLASH_PECR_ERASE
 
FLASH_PECR_ERASE_Msk


	)

1995 
	#FLASH_PECR_FPRG_Pos
 (10U)

	)

1996 
	#FLASH_PECR_FPRG_Msk
 (0x1U << 
FLASH_PECR_FPRG_Pos
è

	)

1997 
	#FLASH_PECR_FPRG
 
FLASH_PECR_FPRG_Msk


	)

1998 
	#FLASH_PECR_EOPIE_Pos
 (16U)

	)

1999 
	#FLASH_PECR_EOPIE_Msk
 (0x1U << 
FLASH_PECR_EOPIE_Pos
è

	)

2000 
	#FLASH_PECR_EOPIE
 
FLASH_PECR_EOPIE_Msk


	)

2001 
	#FLASH_PECR_ERRIE_Pos
 (17U)

	)

2002 
	#FLASH_PECR_ERRIE_Msk
 (0x1U << 
FLASH_PECR_ERRIE_Pos
è

	)

2003 
	#FLASH_PECR_ERRIE
 
FLASH_PECR_ERRIE_Msk


	)

2004 
	#FLASH_PECR_OBL_LAUNCH_Pos
 (18U)

	)

2005 
	#FLASH_PECR_OBL_LAUNCH_Msk
 (0x1U << 
FLASH_PECR_OBL_LAUNCH_Pos
è

	)

2006 
	#FLASH_PECR_OBL_LAUNCH
 
FLASH_PECR_OBL_LAUNCH_Msk


	)

2007 
	#FLASH_PECR_HALF_ARRAY_Pos
 (19U)

	)

2008 
	#FLASH_PECR_HALF_ARRAY_Msk
 (0x1U << 
FLASH_PECR_HALF_ARRAY_Pos
è

	)

2009 
	#FLASH_PECR_HALF_ARRAY
 
FLASH_PECR_HALF_ARRAY_Msk


	)

2012 
	#FLASH_PDKEYR_PDKEYR_Pos
 (0U)

	)

2013 
	#FLASH_PDKEYR_PDKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_PDKEYR_PDKEYR_Pos
è

	)

2014 
	#FLASH_PDKEYR_PDKEYR
 
FLASH_PDKEYR_PDKEYR_Msk


	)

2017 
	#FLASH_PEKEYR_PEKEYR_Pos
 (0U)

	)

2018 
	#FLASH_PEKEYR_PEKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_PEKEYR_PEKEYR_Pos
è

	)

2019 
	#FLASH_PEKEYR_PEKEYR
 
FLASH_PEKEYR_PEKEYR_Msk


	)

2022 
	#FLASH_PRGKEYR_PRGKEYR_Pos
 (0U)

	)

2023 
	#FLASH_PRGKEYR_PRGKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_PRGKEYR_PRGKEYR_Pos
è

	)

2024 
	#FLASH_PRGKEYR_PRGKEYR
 
FLASH_PRGKEYR_PRGKEYR_Msk


	)

2027 
	#FLASH_OPTKEYR_OPTKEYR_Pos
 (0U)

	)

2028 
	#FLASH_OPTKEYR_OPTKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_OPTKEYR_OPTKEYR_Pos
è

	)

2029 
	#FLASH_OPTKEYR_OPTKEYR
 
FLASH_OPTKEYR_OPTKEYR_Msk


	)

2032 
	#FLASH_SR_BSY_Pos
 (0U)

	)

2033 
	#FLASH_SR_BSY_Msk
 (0x1U << 
FLASH_SR_BSY_Pos
è

	)

2034 
	#FLASH_SR_BSY
 
FLASH_SR_BSY_Msk


	)

2035 
	#FLASH_SR_EOP_Pos
 (1U)

	)

2036 
	#FLASH_SR_EOP_Msk
 (0x1U << 
FLASH_SR_EOP_Pos
è

	)

2037 
	#FLASH_SR_EOP
 
FLASH_SR_EOP_Msk


	)

2038 
	#FLASH_SR_HVOFF_Pos
 (2U)

	)

2039 
	#FLASH_SR_HVOFF_Msk
 (0x1U << 
FLASH_SR_HVOFF_Pos
è

	)

2040 
	#FLASH_SR_HVOFF
 
FLASH_SR_HVOFF_Msk


	)

2041 
	#FLASH_SR_READY_Pos
 (3U)

	)

2042 
	#FLASH_SR_READY_Msk
 (0x1U << 
FLASH_SR_READY_Pos
è

	)

2043 
	#FLASH_SR_READY
 
FLASH_SR_READY_Msk


	)

2045 
	#FLASH_SR_WRPERR_Pos
 (8U)

	)

2046 
	#FLASH_SR_WRPERR_Msk
 (0x1U << 
FLASH_SR_WRPERR_Pos
è

	)

2047 
	#FLASH_SR_WRPERR
 
FLASH_SR_WRPERR_Msk


	)

2048 
	#FLASH_SR_PGAERR_Pos
 (9U)

	)

2049 
	#FLASH_SR_PGAERR_Msk
 (0x1U << 
FLASH_SR_PGAERR_Pos
è

	)

2050 
	#FLASH_SR_PGAERR
 
FLASH_SR_PGAERR_Msk


	)

2051 
	#FLASH_SR_SIZERR_Pos
 (10U)

	)

2052 
	#FLASH_SR_SIZERR_Msk
 (0x1U << 
FLASH_SR_SIZERR_Pos
è

	)

2053 
	#FLASH_SR_SIZERR
 
FLASH_SR_SIZERR_Msk


	)

2054 
	#FLASH_SR_OPTVERR_Pos
 (11U)

	)

2055 
	#FLASH_SR_OPTVERR_Msk
 (0x1U << 
FLASH_SR_OPTVERR_Pos
è

	)

2056 
	#FLASH_SR_OPTVERR
 
FLASH_SR_OPTVERR_Msk


	)

2057 
	#FLASH_SR_RDERR_Pos
 (13U)

	)

2058 
	#FLASH_SR_RDERR_Msk
 (0x1U << 
FLASH_SR_RDERR_Pos
è

	)

2059 
	#FLASH_SR_RDERR
 
FLASH_SR_RDERR_Msk


	)

2060 
	#FLASH_SR_NOTZEROERR_Pos
 (16U)

	)

2061 
	#FLASH_SR_NOTZEROERR_Msk
 (0x1U << 
FLASH_SR_NOTZEROERR_Pos
è

	)

2062 
	#FLASH_SR_NOTZEROERR
 
FLASH_SR_NOTZEROERR_Msk


	)

2063 
	#FLASH_SR_FWWERR_Pos
 (17U)

	)

2064 
	#FLASH_SR_FWWERR_Msk
 (0x1U << 
FLASH_SR_FWWERR_Pos
è

	)

2065 
	#FLASH_SR_FWWERR
 
FLASH_SR_FWWERR_Msk


	)

2068 
	#FLASH_SR_FWWER
 
FLASH_SR_FWWERR


	)

2069 
	#FLASH_SR_ENHV
 
FLASH_SR_HVOFF


	)

2070 
	#FLASH_SR_ENDHV
 
FLASH_SR_HVOFF


	)

2073 
	#FLASH_OPTR_RDPROT_Pos
 (0U)

	)

2074 
	#FLASH_OPTR_RDPROT_Msk
 (0xFFU << 
FLASH_OPTR_RDPROT_Pos
è

	)

2075 
	#FLASH_OPTR_RDPROT
 
FLASH_OPTR_RDPROT_Msk


	)

2076 
	#FLASH_OPTR_WPRMOD_Pos
 (8U)

	)

2077 
	#FLASH_OPTR_WPRMOD_Msk
 (0x1U << 
FLASH_OPTR_WPRMOD_Pos
è

	)

2078 
	#FLASH_OPTR_WPRMOD
 
FLASH_OPTR_WPRMOD_Msk


	)

2079 
	#FLASH_OPTR_BOR_LEV_Pos
 (16U)

	)

2080 
	#FLASH_OPTR_BOR_LEV_Msk
 (0xFU << 
FLASH_OPTR_BOR_LEV_Pos
è

	)

2081 
	#FLASH_OPTR_BOR_LEV
 
FLASH_OPTR_BOR_LEV_Msk


	)

2082 
	#FLASH_OPTR_IWDG_SW_Pos
 (20U)

	)

2083 
	#FLASH_OPTR_IWDG_SW_Msk
 (0x1U << 
FLASH_OPTR_IWDG_SW_Pos
è

	)

2084 
	#FLASH_OPTR_IWDG_SW
 
FLASH_OPTR_IWDG_SW_Msk


	)

2085 
	#FLASH_OPTR_nRST_STOP_Pos
 (21U)

	)

2086 
	#FLASH_OPTR_nRST_STOP_Msk
 (0x1U << 
FLASH_OPTR_nRST_STOP_Pos
è

	)

2087 
	#FLASH_OPTR_nRST_STOP
 
FLASH_OPTR_nRST_STOP_Msk


	)

2088 
	#FLASH_OPTR_nRST_STDBY_Pos
 (22U)

	)

2089 
	#FLASH_OPTR_nRST_STDBY_Msk
 (0x1U << 
FLASH_OPTR_nRST_STDBY_Pos
è

	)

2090 
	#FLASH_OPTR_nRST_STDBY
 
FLASH_OPTR_nRST_STDBY_Msk


	)

2091 
	#FLASH_OPTR_USER_Pos
 (20U)

	)

2092 
	#FLASH_OPTR_USER_Msk
 (0x7U << 
FLASH_OPTR_USER_Pos
è

	)

2093 
	#FLASH_OPTR_USER
 
FLASH_OPTR_USER_Msk


	)

2094 
	#FLASH_OPTR_BOOT1_Pos
 (31U)

	)

2095 
	#FLASH_OPTR_BOOT1_Msk
 (0x1U << 
FLASH_OPTR_BOOT1_Pos
è

	)

2096 
	#FLASH_OPTR_BOOT1
 
FLASH_OPTR_BOOT1_Msk


	)

2099 
	#FLASH_WRPR_WRP_Pos
 (0U)

	)

2100 
	#FLASH_WRPR_WRP_Msk
 (0xFFFFU << 
FLASH_WRPR_WRP_Pos
è

	)

2101 
	#FLASH_WRPR_WRP
 
FLASH_WRPR_WRP_Msk


	)

2109 
	#GPIO_MODER_MODE0_Pos
 (0U)

	)

2110 
	#GPIO_MODER_MODE0_Msk
 (0x3U << 
GPIO_MODER_MODE0_Pos
è

	)

2111 
	#GPIO_MODER_MODE0
 
GPIO_MODER_MODE0_Msk


	)

2112 
	#GPIO_MODER_MODE0_0
 (0x1U << 
GPIO_MODER_MODE0_Pos
è

	)

2113 
	#GPIO_MODER_MODE0_1
 (0x2U << 
GPIO_MODER_MODE0_Pos
è

	)

2114 
	#GPIO_MODER_MODE1_Pos
 (2U)

	)

2115 
	#GPIO_MODER_MODE1_Msk
 (0x3U << 
GPIO_MODER_MODE1_Pos
è

	)

2116 
	#GPIO_MODER_MODE1
 
GPIO_MODER_MODE1_Msk


	)

2117 
	#GPIO_MODER_MODE1_0
 (0x1U << 
GPIO_MODER_MODE1_Pos
è

	)

2118 
	#GPIO_MODER_MODE1_1
 (0x2U << 
GPIO_MODER_MODE1_Pos
è

	)

2119 
	#GPIO_MODER_MODE2_Pos
 (4U)

	)

2120 
	#GPIO_MODER_MODE2_Msk
 (0x3U << 
GPIO_MODER_MODE2_Pos
è

	)

2121 
	#GPIO_MODER_MODE2
 
GPIO_MODER_MODE2_Msk


	)

2122 
	#GPIO_MODER_MODE2_0
 (0x1U << 
GPIO_MODER_MODE2_Pos
è

	)

2123 
	#GPIO_MODER_MODE2_1
 (0x2U << 
GPIO_MODER_MODE2_Pos
è

	)

2124 
	#GPIO_MODER_MODE3_Pos
 (6U)

	)

2125 
	#GPIO_MODER_MODE3_Msk
 (0x3U << 
GPIO_MODER_MODE3_Pos
è

	)

2126 
	#GPIO_MODER_MODE3
 
GPIO_MODER_MODE3_Msk


	)

2127 
	#GPIO_MODER_MODE3_0
 (0x1U << 
GPIO_MODER_MODE3_Pos
è

	)

2128 
	#GPIO_MODER_MODE3_1
 (0x2U << 
GPIO_MODER_MODE3_Pos
è

	)

2129 
	#GPIO_MODER_MODE4_Pos
 (8U)

	)

2130 
	#GPIO_MODER_MODE4_Msk
 (0x3U << 
GPIO_MODER_MODE4_Pos
è

	)

2131 
	#GPIO_MODER_MODE4
 
GPIO_MODER_MODE4_Msk


	)

2132 
	#GPIO_MODER_MODE4_0
 (0x1U << 
GPIO_MODER_MODE4_Pos
è

	)

2133 
	#GPIO_MODER_MODE4_1
 (0x2U << 
GPIO_MODER_MODE4_Pos
è

	)

2134 
	#GPIO_MODER_MODE5_Pos
 (10U)

	)

2135 
	#GPIO_MODER_MODE5_Msk
 (0x3U << 
GPIO_MODER_MODE5_Pos
è

	)

2136 
	#GPIO_MODER_MODE5
 
GPIO_MODER_MODE5_Msk


	)

2137 
	#GPIO_MODER_MODE5_0
 (0x1U << 
GPIO_MODER_MODE5_Pos
è

	)

2138 
	#GPIO_MODER_MODE5_1
 (0x2U << 
GPIO_MODER_MODE5_Pos
è

	)

2139 
	#GPIO_MODER_MODE6_Pos
 (12U)

	)

2140 
	#GPIO_MODER_MODE6_Msk
 (0x3U << 
GPIO_MODER_MODE6_Pos
è

	)

2141 
	#GPIO_MODER_MODE6
 
GPIO_MODER_MODE6_Msk


	)

2142 
	#GPIO_MODER_MODE6_0
 (0x1U << 
GPIO_MODER_MODE6_Pos
è

	)

2143 
	#GPIO_MODER_MODE6_1
 (0x2U << 
GPIO_MODER_MODE6_Pos
è

	)

2144 
	#GPIO_MODER_MODE7_Pos
 (14U)

	)

2145 
	#GPIO_MODER_MODE7_Msk
 (0x3U << 
GPIO_MODER_MODE7_Pos
è

	)

2146 
	#GPIO_MODER_MODE7
 
GPIO_MODER_MODE7_Msk


	)

2147 
	#GPIO_MODER_MODE7_0
 (0x1U << 
GPIO_MODER_MODE7_Pos
è

	)

2148 
	#GPIO_MODER_MODE7_1
 (0x2U << 
GPIO_MODER_MODE7_Pos
è

	)

2149 
	#GPIO_MODER_MODE8_Pos
 (16U)

	)

2150 
	#GPIO_MODER_MODE8_Msk
 (0x3U << 
GPIO_MODER_MODE8_Pos
è

	)

2151 
	#GPIO_MODER_MODE8
 
GPIO_MODER_MODE8_Msk


	)

2152 
	#GPIO_MODER_MODE8_0
 (0x1U << 
GPIO_MODER_MODE8_Pos
è

	)

2153 
	#GPIO_MODER_MODE8_1
 (0x2U << 
GPIO_MODER_MODE8_Pos
è

	)

2154 
	#GPIO_MODER_MODE9_Pos
 (18U)

	)

2155 
	#GPIO_MODER_MODE9_Msk
 (0x3U << 
GPIO_MODER_MODE9_Pos
è

	)

2156 
	#GPIO_MODER_MODE9
 
GPIO_MODER_MODE9_Msk


	)

2157 
	#GPIO_MODER_MODE9_0
 (0x1U << 
GPIO_MODER_MODE9_Pos
è

	)

2158 
	#GPIO_MODER_MODE9_1
 (0x2U << 
GPIO_MODER_MODE9_Pos
è

	)

2159 
	#GPIO_MODER_MODE10_Pos
 (20U)

	)

2160 
	#GPIO_MODER_MODE10_Msk
 (0x3U << 
GPIO_MODER_MODE10_Pos
è

	)

2161 
	#GPIO_MODER_MODE10
 
GPIO_MODER_MODE10_Msk


	)

2162 
	#GPIO_MODER_MODE10_0
 (0x1U << 
GPIO_MODER_MODE10_Pos
è

	)

2163 
	#GPIO_MODER_MODE10_1
 (0x2U << 
GPIO_MODER_MODE10_Pos
è

	)

2164 
	#GPIO_MODER_MODE11_Pos
 (22U)

	)

2165 
	#GPIO_MODER_MODE11_Msk
 (0x3U << 
GPIO_MODER_MODE11_Pos
è

	)

2166 
	#GPIO_MODER_MODE11
 
GPIO_MODER_MODE11_Msk


	)

2167 
	#GPIO_MODER_MODE11_0
 (0x1U << 
GPIO_MODER_MODE11_Pos
è

	)

2168 
	#GPIO_MODER_MODE11_1
 (0x2U << 
GPIO_MODER_MODE11_Pos
è

	)

2169 
	#GPIO_MODER_MODE12_Pos
 (24U)

	)

2170 
	#GPIO_MODER_MODE12_Msk
 (0x3U << 
GPIO_MODER_MODE12_Pos
è

	)

2171 
	#GPIO_MODER_MODE12
 
GPIO_MODER_MODE12_Msk


	)

2172 
	#GPIO_MODER_MODE12_0
 (0x1U << 
GPIO_MODER_MODE12_Pos
è

	)

2173 
	#GPIO_MODER_MODE12_1
 (0x2U << 
GPIO_MODER_MODE12_Pos
è

	)

2174 
	#GPIO_MODER_MODE13_Pos
 (26U)

	)

2175 
	#GPIO_MODER_MODE13_Msk
 (0x3U << 
GPIO_MODER_MODE13_Pos
è

	)

2176 
	#GPIO_MODER_MODE13
 
GPIO_MODER_MODE13_Msk


	)

2177 
	#GPIO_MODER_MODE13_0
 (0x1U << 
GPIO_MODER_MODE13_Pos
è

	)

2178 
	#GPIO_MODER_MODE13_1
 (0x2U << 
GPIO_MODER_MODE13_Pos
è

	)

2179 
	#GPIO_MODER_MODE14_Pos
 (28U)

	)

2180 
	#GPIO_MODER_MODE14_Msk
 (0x3U << 
GPIO_MODER_MODE14_Pos
è

	)

2181 
	#GPIO_MODER_MODE14
 
GPIO_MODER_MODE14_Msk


	)

2182 
	#GPIO_MODER_MODE14_0
 (0x1U << 
GPIO_MODER_MODE14_Pos
è

	)

2183 
	#GPIO_MODER_MODE14_1
 (0x2U << 
GPIO_MODER_MODE14_Pos
è

	)

2184 
	#GPIO_MODER_MODE15_Pos
 (30U)

	)

2185 
	#GPIO_MODER_MODE15_Msk
 (0x3U << 
GPIO_MODER_MODE15_Pos
è

	)

2186 
	#GPIO_MODER_MODE15
 
GPIO_MODER_MODE15_Msk


	)

2187 
	#GPIO_MODER_MODE15_0
 (0x1U << 
GPIO_MODER_MODE15_Pos
è

	)

2188 
	#GPIO_MODER_MODE15_1
 (0x2U << 
GPIO_MODER_MODE15_Pos
è

	)

2191 
	#GPIO_OTYPER_OT_0
 (0x00000001U)

	)

2192 
	#GPIO_OTYPER_OT_1
 (0x00000002U)

	)

2193 
	#GPIO_OTYPER_OT_2
 (0x00000004U)

	)

2194 
	#GPIO_OTYPER_OT_3
 (0x00000008U)

	)

2195 
	#GPIO_OTYPER_OT_4
 (0x00000010U)

	)

2196 
	#GPIO_OTYPER_OT_5
 (0x00000020U)

	)

2197 
	#GPIO_OTYPER_OT_6
 (0x00000040U)

	)

2198 
	#GPIO_OTYPER_OT_7
 (0x00000080U)

	)

2199 
	#GPIO_OTYPER_OT_8
 (0x00000100U)

	)

2200 
	#GPIO_OTYPER_OT_9
 (0x00000200U)

	)

2201 
	#GPIO_OTYPER_OT_10
 (0x00000400U)

	)

2202 
	#GPIO_OTYPER_OT_11
 (0x00000800U)

	)

2203 
	#GPIO_OTYPER_OT_12
 (0x00001000U)

	)

2204 
	#GPIO_OTYPER_OT_13
 (0x00002000U)

	)

2205 
	#GPIO_OTYPER_OT_14
 (0x00004000U)

	)

2206 
	#GPIO_OTYPER_OT_15
 (0x00008000U)

	)

2209 
	#GPIO_OSPEEDER_OSPEED0_Pos
 (0U)

	)

2210 
	#GPIO_OSPEEDER_OSPEED0_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED0_Pos
è

	)

2211 
	#GPIO_OSPEEDER_OSPEED0
 
GPIO_OSPEEDER_OSPEED0_Msk


	)

2212 
	#GPIO_OSPEEDER_OSPEED0_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED0_Pos
è

	)

2213 
	#GPIO_OSPEEDER_OSPEED0_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED0_Pos
è

	)

2214 
	#GPIO_OSPEEDER_OSPEED1_Pos
 (2U)

	)

2215 
	#GPIO_OSPEEDER_OSPEED1_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED1_Pos
è

	)

2216 
	#GPIO_OSPEEDER_OSPEED1
 
GPIO_OSPEEDER_OSPEED1_Msk


	)

2217 
	#GPIO_OSPEEDER_OSPEED1_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED1_Pos
è

	)

2218 
	#GPIO_OSPEEDER_OSPEED1_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED1_Pos
è

	)

2219 
	#GPIO_OSPEEDER_OSPEED2_Pos
 (4U)

	)

2220 
	#GPIO_OSPEEDER_OSPEED2_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED2_Pos
è

	)

2221 
	#GPIO_OSPEEDER_OSPEED2
 
GPIO_OSPEEDER_OSPEED2_Msk


	)

2222 
	#GPIO_OSPEEDER_OSPEED2_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED2_Pos
è

	)

2223 
	#GPIO_OSPEEDER_OSPEED2_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED2_Pos
è

	)

2224 
	#GPIO_OSPEEDER_OSPEED3_Pos
 (6U)

	)

2225 
	#GPIO_OSPEEDER_OSPEED3_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED3_Pos
è

	)

2226 
	#GPIO_OSPEEDER_OSPEED3
 
GPIO_OSPEEDER_OSPEED3_Msk


	)

2227 
	#GPIO_OSPEEDER_OSPEED3_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED3_Pos
è

	)

2228 
	#GPIO_OSPEEDER_OSPEED3_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED3_Pos
è

	)

2229 
	#GPIO_OSPEEDER_OSPEED4_Pos
 (8U)

	)

2230 
	#GPIO_OSPEEDER_OSPEED4_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED4_Pos
è

	)

2231 
	#GPIO_OSPEEDER_OSPEED4
 
GPIO_OSPEEDER_OSPEED4_Msk


	)

2232 
	#GPIO_OSPEEDER_OSPEED4_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED4_Pos
è

	)

2233 
	#GPIO_OSPEEDER_OSPEED4_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED4_Pos
è

	)

2234 
	#GPIO_OSPEEDER_OSPEED5_Pos
 (10U)

	)

2235 
	#GPIO_OSPEEDER_OSPEED5_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED5_Pos
è

	)

2236 
	#GPIO_OSPEEDER_OSPEED5
 
GPIO_OSPEEDER_OSPEED5_Msk


	)

2237 
	#GPIO_OSPEEDER_OSPEED5_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED5_Pos
è

	)

2238 
	#GPIO_OSPEEDER_OSPEED5_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED5_Pos
è

	)

2239 
	#GPIO_OSPEEDER_OSPEED6_Pos
 (12U)

	)

2240 
	#GPIO_OSPEEDER_OSPEED6_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED6_Pos
è

	)

2241 
	#GPIO_OSPEEDER_OSPEED6
 
GPIO_OSPEEDER_OSPEED6_Msk


	)

2242 
	#GPIO_OSPEEDER_OSPEED6_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED6_Pos
è

	)

2243 
	#GPIO_OSPEEDER_OSPEED6_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED6_Pos
è

	)

2244 
	#GPIO_OSPEEDER_OSPEED7_Pos
 (14U)

	)

2245 
	#GPIO_OSPEEDER_OSPEED7_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED7_Pos
è

	)

2246 
	#GPIO_OSPEEDER_OSPEED7
 
GPIO_OSPEEDER_OSPEED7_Msk


	)

2247 
	#GPIO_OSPEEDER_OSPEED7_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED7_Pos
è

	)

2248 
	#GPIO_OSPEEDER_OSPEED7_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED7_Pos
è

	)

2249 
	#GPIO_OSPEEDER_OSPEED8_Pos
 (16U)

	)

2250 
	#GPIO_OSPEEDER_OSPEED8_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED8_Pos
è

	)

2251 
	#GPIO_OSPEEDER_OSPEED8
 
GPIO_OSPEEDER_OSPEED8_Msk


	)

2252 
	#GPIO_OSPEEDER_OSPEED8_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED8_Pos
è

	)

2253 
	#GPIO_OSPEEDER_OSPEED8_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED8_Pos
è

	)

2254 
	#GPIO_OSPEEDER_OSPEED9_Pos
 (18U)

	)

2255 
	#GPIO_OSPEEDER_OSPEED9_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED9_Pos
è

	)

2256 
	#GPIO_OSPEEDER_OSPEED9
 
GPIO_OSPEEDER_OSPEED9_Msk


	)

2257 
	#GPIO_OSPEEDER_OSPEED9_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED9_Pos
è

	)

2258 
	#GPIO_OSPEEDER_OSPEED9_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED9_Pos
è

	)

2259 
	#GPIO_OSPEEDER_OSPEED10_Pos
 (20U)

	)

2260 
	#GPIO_OSPEEDER_OSPEED10_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED10_Pos
è

	)

2261 
	#GPIO_OSPEEDER_OSPEED10
 
GPIO_OSPEEDER_OSPEED10_Msk


	)

2262 
	#GPIO_OSPEEDER_OSPEED10_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED10_Pos
è

	)

2263 
	#GPIO_OSPEEDER_OSPEED10_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED10_Pos
è

	)

2264 
	#GPIO_OSPEEDER_OSPEED11_Pos
 (22U)

	)

2265 
	#GPIO_OSPEEDER_OSPEED11_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED11_Pos
è

	)

2266 
	#GPIO_OSPEEDER_OSPEED11
 
GPIO_OSPEEDER_OSPEED11_Msk


	)

2267 
	#GPIO_OSPEEDER_OSPEED11_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED11_Pos
è

	)

2268 
	#GPIO_OSPEEDER_OSPEED11_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED11_Pos
è

	)

2269 
	#GPIO_OSPEEDER_OSPEED12_Pos
 (24U)

	)

2270 
	#GPIO_OSPEEDER_OSPEED12_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED12_Pos
è

	)

2271 
	#GPIO_OSPEEDER_OSPEED12
 
GPIO_OSPEEDER_OSPEED12_Msk


	)

2272 
	#GPIO_OSPEEDER_OSPEED12_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED12_Pos
è

	)

2273 
	#GPIO_OSPEEDER_OSPEED12_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED12_Pos
è

	)

2274 
	#GPIO_OSPEEDER_OSPEED13_Pos
 (26U)

	)

2275 
	#GPIO_OSPEEDER_OSPEED13_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED13_Pos
è

	)

2276 
	#GPIO_OSPEEDER_OSPEED13
 
GPIO_OSPEEDER_OSPEED13_Msk


	)

2277 
	#GPIO_OSPEEDER_OSPEED13_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED13_Pos
è

	)

2278 
	#GPIO_OSPEEDER_OSPEED13_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED13_Pos
è

	)

2279 
	#GPIO_OSPEEDER_OSPEED14_Pos
 (28U)

	)

2280 
	#GPIO_OSPEEDER_OSPEED14_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED14_Pos
è

	)

2281 
	#GPIO_OSPEEDER_OSPEED14
 
GPIO_OSPEEDER_OSPEED14_Msk


	)

2282 
	#GPIO_OSPEEDER_OSPEED14_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED14_Pos
è

	)

2283 
	#GPIO_OSPEEDER_OSPEED14_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED14_Pos
è

	)

2284 
	#GPIO_OSPEEDER_OSPEED15_Pos
 (30U)

	)

2285 
	#GPIO_OSPEEDER_OSPEED15_Msk
 (0x3U << 
GPIO_OSPEEDER_OSPEED15_Pos
è

	)

2286 
	#GPIO_OSPEEDER_OSPEED15
 
GPIO_OSPEEDER_OSPEED15_Msk


	)

2287 
	#GPIO_OSPEEDER_OSPEED15_0
 (0x1U << 
GPIO_OSPEEDER_OSPEED15_Pos
è

	)

2288 
	#GPIO_OSPEEDER_OSPEED15_1
 (0x2U << 
GPIO_OSPEEDER_OSPEED15_Pos
è

	)

2291 
	#GPIO_PUPDR_PUPD0_Pos
 (0U)

	)

2292 
	#GPIO_PUPDR_PUPD0_Msk
 (0x3U << 
GPIO_PUPDR_PUPD0_Pos
è

	)

2293 
	#GPIO_PUPDR_PUPD0
 
GPIO_PUPDR_PUPD0_Msk


	)

2294 
	#GPIO_PUPDR_PUPD0_0
 (0x1U << 
GPIO_PUPDR_PUPD0_Pos
è

	)

2295 
	#GPIO_PUPDR_PUPD0_1
 (0x2U << 
GPIO_PUPDR_PUPD0_Pos
è

	)

2296 
	#GPIO_PUPDR_PUPD1_Pos
 (2U)

	)

2297 
	#GPIO_PUPDR_PUPD1_Msk
 (0x3U << 
GPIO_PUPDR_PUPD1_Pos
è

	)

2298 
	#GPIO_PUPDR_PUPD1
 
GPIO_PUPDR_PUPD1_Msk


	)

2299 
	#GPIO_PUPDR_PUPD1_0
 (0x1U << 
GPIO_PUPDR_PUPD1_Pos
è

	)

2300 
	#GPIO_PUPDR_PUPD1_1
 (0x2U << 
GPIO_PUPDR_PUPD1_Pos
è

	)

2301 
	#GPIO_PUPDR_PUPD2_Pos
 (4U)

	)

2302 
	#GPIO_PUPDR_PUPD2_Msk
 (0x3U << 
GPIO_PUPDR_PUPD2_Pos
è

	)

2303 
	#GPIO_PUPDR_PUPD2
 
GPIO_PUPDR_PUPD2_Msk


	)

2304 
	#GPIO_PUPDR_PUPD2_0
 (0x1U << 
GPIO_PUPDR_PUPD2_Pos
è

	)

2305 
	#GPIO_PUPDR_PUPD2_1
 (0x2U << 
GPIO_PUPDR_PUPD2_Pos
è

	)

2306 
	#GPIO_PUPDR_PUPD3_Pos
 (6U)

	)

2307 
	#GPIO_PUPDR_PUPD3_Msk
 (0x3U << 
GPIO_PUPDR_PUPD3_Pos
è

	)

2308 
	#GPIO_PUPDR_PUPD3
 
GPIO_PUPDR_PUPD3_Msk


	)

2309 
	#GPIO_PUPDR_PUPD3_0
 (0x1U << 
GPIO_PUPDR_PUPD3_Pos
è

	)

2310 
	#GPIO_PUPDR_PUPD3_1
 (0x2U << 
GPIO_PUPDR_PUPD3_Pos
è

	)

2311 
	#GPIO_PUPDR_PUPD4_Pos
 (8U)

	)

2312 
	#GPIO_PUPDR_PUPD4_Msk
 (0x3U << 
GPIO_PUPDR_PUPD4_Pos
è

	)

2313 
	#GPIO_PUPDR_PUPD4
 
GPIO_PUPDR_PUPD4_Msk


	)

2314 
	#GPIO_PUPDR_PUPD4_0
 (0x1U << 
GPIO_PUPDR_PUPD4_Pos
è

	)

2315 
	#GPIO_PUPDR_PUPD4_1
 (0x2U << 
GPIO_PUPDR_PUPD4_Pos
è

	)

2316 
	#GPIO_PUPDR_PUPD5_Pos
 (10U)

	)

2317 
	#GPIO_PUPDR_PUPD5_Msk
 (0x3U << 
GPIO_PUPDR_PUPD5_Pos
è

	)

2318 
	#GPIO_PUPDR_PUPD5
 
GPIO_PUPDR_PUPD5_Msk


	)

2319 
	#GPIO_PUPDR_PUPD5_0
 (0x1U << 
GPIO_PUPDR_PUPD5_Pos
è

	)

2320 
	#GPIO_PUPDR_PUPD5_1
 (0x2U << 
GPIO_PUPDR_PUPD5_Pos
è

	)

2321 
	#GPIO_PUPDR_PUPD6_Pos
 (12U)

	)

2322 
	#GPIO_PUPDR_PUPD6_Msk
 (0x3U << 
GPIO_PUPDR_PUPD6_Pos
è

	)

2323 
	#GPIO_PUPDR_PUPD6
 
GPIO_PUPDR_PUPD6_Msk


	)

2324 
	#GPIO_PUPDR_PUPD6_0
 (0x1U << 
GPIO_PUPDR_PUPD6_Pos
è

	)

2325 
	#GPIO_PUPDR_PUPD6_1
 (0x2U << 
GPIO_PUPDR_PUPD6_Pos
è

	)

2326 
	#GPIO_PUPDR_PUPD7_Pos
 (14U)

	)

2327 
	#GPIO_PUPDR_PUPD7_Msk
 (0x3U << 
GPIO_PUPDR_PUPD7_Pos
è

	)

2328 
	#GPIO_PUPDR_PUPD7
 
GPIO_PUPDR_PUPD7_Msk


	)

2329 
	#GPIO_PUPDR_PUPD7_0
 (0x1U << 
GPIO_PUPDR_PUPD7_Pos
è

	)

2330 
	#GPIO_PUPDR_PUPD7_1
 (0x2U << 
GPIO_PUPDR_PUPD7_Pos
è

	)

2331 
	#GPIO_PUPDR_PUPD8_Pos
 (16U)

	)

2332 
	#GPIO_PUPDR_PUPD8_Msk
 (0x3U << 
GPIO_PUPDR_PUPD8_Pos
è

	)

2333 
	#GPIO_PUPDR_PUPD8
 
GPIO_PUPDR_PUPD8_Msk


	)

2334 
	#GPIO_PUPDR_PUPD8_0
 (0x1U << 
GPIO_PUPDR_PUPD8_Pos
è

	)

2335 
	#GPIO_PUPDR_PUPD8_1
 (0x2U << 
GPIO_PUPDR_PUPD8_Pos
è

	)

2336 
	#GPIO_PUPDR_PUPD9_Pos
 (18U)

	)

2337 
	#GPIO_PUPDR_PUPD9_Msk
 (0x3U << 
GPIO_PUPDR_PUPD9_Pos
è

	)

2338 
	#GPIO_PUPDR_PUPD9
 
GPIO_PUPDR_PUPD9_Msk


	)

2339 
	#GPIO_PUPDR_PUPD9_0
 (0x1U << 
GPIO_PUPDR_PUPD9_Pos
è

	)

2340 
	#GPIO_PUPDR_PUPD9_1
 (0x2U << 
GPIO_PUPDR_PUPD9_Pos
è

	)

2341 
	#GPIO_PUPDR_PUPD10_Pos
 (20U)

	)

2342 
	#GPIO_PUPDR_PUPD10_Msk
 (0x3U << 
GPIO_PUPDR_PUPD10_Pos
è

	)

2343 
	#GPIO_PUPDR_PUPD10
 
GPIO_PUPDR_PUPD10_Msk


	)

2344 
	#GPIO_PUPDR_PUPD10_0
 (0x1U << 
GPIO_PUPDR_PUPD10_Pos
è

	)

2345 
	#GPIO_PUPDR_PUPD10_1
 (0x2U << 
GPIO_PUPDR_PUPD10_Pos
è

	)

2346 
	#GPIO_PUPDR_PUPD11_Pos
 (22U)

	)

2347 
	#GPIO_PUPDR_PUPD11_Msk
 (0x3U << 
GPIO_PUPDR_PUPD11_Pos
è

	)

2348 
	#GPIO_PUPDR_PUPD11
 
GPIO_PUPDR_PUPD11_Msk


	)

2349 
	#GPIO_PUPDR_PUPD11_0
 (0x1U << 
GPIO_PUPDR_PUPD11_Pos
è

	)

2350 
	#GPIO_PUPDR_PUPD11_1
 (0x2U << 
GPIO_PUPDR_PUPD11_Pos
è

	)

2351 
	#GPIO_PUPDR_PUPD12_Pos
 (24U)

	)

2352 
	#GPIO_PUPDR_PUPD12_Msk
 (0x3U << 
GPIO_PUPDR_PUPD12_Pos
è

	)

2353 
	#GPIO_PUPDR_PUPD12
 
GPIO_PUPDR_PUPD12_Msk


	)

2354 
	#GPIO_PUPDR_PUPD12_0
 (0x1U << 
GPIO_PUPDR_PUPD12_Pos
è

	)

2355 
	#GPIO_PUPDR_PUPD12_1
 (0x2U << 
GPIO_PUPDR_PUPD12_Pos
è

	)

2356 
	#GPIO_PUPDR_PUPD13_Pos
 (26U)

	)

2357 
	#GPIO_PUPDR_PUPD13_Msk
 (0x3U << 
GPIO_PUPDR_PUPD13_Pos
è

	)

2358 
	#GPIO_PUPDR_PUPD13
 
GPIO_PUPDR_PUPD13_Msk


	)

2359 
	#GPIO_PUPDR_PUPD13_0
 (0x1U << 
GPIO_PUPDR_PUPD13_Pos
è

	)

2360 
	#GPIO_PUPDR_PUPD13_1
 (0x2U << 
GPIO_PUPDR_PUPD13_Pos
è

	)

2361 
	#GPIO_PUPDR_PUPD14_Pos
 (28U)

	)

2362 
	#GPIO_PUPDR_PUPD14_Msk
 (0x3U << 
GPIO_PUPDR_PUPD14_Pos
è

	)

2363 
	#GPIO_PUPDR_PUPD14
 
GPIO_PUPDR_PUPD14_Msk


	)

2364 
	#GPIO_PUPDR_PUPD14_0
 (0x1U << 
GPIO_PUPDR_PUPD14_Pos
è

	)

2365 
	#GPIO_PUPDR_PUPD14_1
 (0x2U << 
GPIO_PUPDR_PUPD14_Pos
è

	)

2366 
	#GPIO_PUPDR_PUPD15_Pos
 (30U)

	)

2367 
	#GPIO_PUPDR_PUPD15_Msk
 (0x3U << 
GPIO_PUPDR_PUPD15_Pos
è

	)

2368 
	#GPIO_PUPDR_PUPD15
 
GPIO_PUPDR_PUPD15_Msk


	)

2369 
	#GPIO_PUPDR_PUPD15_0
 (0x1U << 
GPIO_PUPDR_PUPD15_Pos
è

	)

2370 
	#GPIO_PUPDR_PUPD15_1
 (0x2U << 
GPIO_PUPDR_PUPD15_Pos
è

	)

2373 
	#GPIO_IDR_ID0_Pos
 (0U)

	)

2374 
	#GPIO_IDR_ID0_Msk
 (0x1U << 
GPIO_IDR_ID0_Pos
è

	)

2375 
	#GPIO_IDR_ID0
 
GPIO_IDR_ID0_Msk


	)

2376 
	#GPIO_IDR_ID1_Pos
 (1U)

	)

2377 
	#GPIO_IDR_ID1_Msk
 (0x1U << 
GPIO_IDR_ID1_Pos
è

	)

2378 
	#GPIO_IDR_ID1
 
GPIO_IDR_ID1_Msk


	)

2379 
	#GPIO_IDR_ID2_Pos
 (2U)

	)

2380 
	#GPIO_IDR_ID2_Msk
 (0x1U << 
GPIO_IDR_ID2_Pos
è

	)

2381 
	#GPIO_IDR_ID2
 
GPIO_IDR_ID2_Msk


	)

2382 
	#GPIO_IDR_ID3_Pos
 (3U)

	)

2383 
	#GPIO_IDR_ID3_Msk
 (0x1U << 
GPIO_IDR_ID3_Pos
è

	)

2384 
	#GPIO_IDR_ID3
 
GPIO_IDR_ID3_Msk


	)

2385 
	#GPIO_IDR_ID4_Pos
 (4U)

	)

2386 
	#GPIO_IDR_ID4_Msk
 (0x1U << 
GPIO_IDR_ID4_Pos
è

	)

2387 
	#GPIO_IDR_ID4
 
GPIO_IDR_ID4_Msk


	)

2388 
	#GPIO_IDR_ID5_Pos
 (5U)

	)

2389 
	#GPIO_IDR_ID5_Msk
 (0x1U << 
GPIO_IDR_ID5_Pos
è

	)

2390 
	#GPIO_IDR_ID5
 
GPIO_IDR_ID5_Msk


	)

2391 
	#GPIO_IDR_ID6_Pos
 (6U)

	)

2392 
	#GPIO_IDR_ID6_Msk
 (0x1U << 
GPIO_IDR_ID6_Pos
è

	)

2393 
	#GPIO_IDR_ID6
 
GPIO_IDR_ID6_Msk


	)

2394 
	#GPIO_IDR_ID7_Pos
 (7U)

	)

2395 
	#GPIO_IDR_ID7_Msk
 (0x1U << 
GPIO_IDR_ID7_Pos
è

	)

2396 
	#GPIO_IDR_ID7
 
GPIO_IDR_ID7_Msk


	)

2397 
	#GPIO_IDR_ID8_Pos
 (8U)

	)

2398 
	#GPIO_IDR_ID8_Msk
 (0x1U << 
GPIO_IDR_ID8_Pos
è

	)

2399 
	#GPIO_IDR_ID8
 
GPIO_IDR_ID8_Msk


	)

2400 
	#GPIO_IDR_ID9_Pos
 (9U)

	)

2401 
	#GPIO_IDR_ID9_Msk
 (0x1U << 
GPIO_IDR_ID9_Pos
è

	)

2402 
	#GPIO_IDR_ID9
 
GPIO_IDR_ID9_Msk


	)

2403 
	#GPIO_IDR_ID10_Pos
 (10U)

	)

2404 
	#GPIO_IDR_ID10_Msk
 (0x1U << 
GPIO_IDR_ID10_Pos
è

	)

2405 
	#GPIO_IDR_ID10
 
GPIO_IDR_ID10_Msk


	)

2406 
	#GPIO_IDR_ID11_Pos
 (11U)

	)

2407 
	#GPIO_IDR_ID11_Msk
 (0x1U << 
GPIO_IDR_ID11_Pos
è

	)

2408 
	#GPIO_IDR_ID11
 
GPIO_IDR_ID11_Msk


	)

2409 
	#GPIO_IDR_ID12_Pos
 (12U)

	)

2410 
	#GPIO_IDR_ID12_Msk
 (0x1U << 
GPIO_IDR_ID12_Pos
è

	)

2411 
	#GPIO_IDR_ID12
 
GPIO_IDR_ID12_Msk


	)

2412 
	#GPIO_IDR_ID13_Pos
 (13U)

	)

2413 
	#GPIO_IDR_ID13_Msk
 (0x1U << 
GPIO_IDR_ID13_Pos
è

	)

2414 
	#GPIO_IDR_ID13
 
GPIO_IDR_ID13_Msk


	)

2415 
	#GPIO_IDR_ID14_Pos
 (14U)

	)

2416 
	#GPIO_IDR_ID14_Msk
 (0x1U << 
GPIO_IDR_ID14_Pos
è

	)

2417 
	#GPIO_IDR_ID14
 
GPIO_IDR_ID14_Msk


	)

2418 
	#GPIO_IDR_ID15_Pos
 (15U)

	)

2419 
	#GPIO_IDR_ID15_Msk
 (0x1U << 
GPIO_IDR_ID15_Pos
è

	)

2420 
	#GPIO_IDR_ID15
 
GPIO_IDR_ID15_Msk


	)

2423 
	#GPIO_ODR_OD0_Pos
 (0U)

	)

2424 
	#GPIO_ODR_OD0_Msk
 (0x1U << 
GPIO_ODR_OD0_Pos
è

	)

2425 
	#GPIO_ODR_OD0
 
GPIO_ODR_OD0_Msk


	)

2426 
	#GPIO_ODR_OD1_Pos
 (1U)

	)

2427 
	#GPIO_ODR_OD1_Msk
 (0x1U << 
GPIO_ODR_OD1_Pos
è

	)

2428 
	#GPIO_ODR_OD1
 
GPIO_ODR_OD1_Msk


	)

2429 
	#GPIO_ODR_OD2_Pos
 (2U)

	)

2430 
	#GPIO_ODR_OD2_Msk
 (0x1U << 
GPIO_ODR_OD2_Pos
è

	)

2431 
	#GPIO_ODR_OD2
 
GPIO_ODR_OD2_Msk


	)

2432 
	#GPIO_ODR_OD3_Pos
 (3U)

	)

2433 
	#GPIO_ODR_OD3_Msk
 (0x1U << 
GPIO_ODR_OD3_Pos
è

	)

2434 
	#GPIO_ODR_OD3
 
GPIO_ODR_OD3_Msk


	)

2435 
	#GPIO_ODR_OD4_Pos
 (4U)

	)

2436 
	#GPIO_ODR_OD4_Msk
 (0x1U << 
GPIO_ODR_OD4_Pos
è

	)

2437 
	#GPIO_ODR_OD4
 
GPIO_ODR_OD4_Msk


	)

2438 
	#GPIO_ODR_OD5_Pos
 (5U)

	)

2439 
	#GPIO_ODR_OD5_Msk
 (0x1U << 
GPIO_ODR_OD5_Pos
è

	)

2440 
	#GPIO_ODR_OD5
 
GPIO_ODR_OD5_Msk


	)

2441 
	#GPIO_ODR_OD6_Pos
 (6U)

	)

2442 
	#GPIO_ODR_OD6_Msk
 (0x1U << 
GPIO_ODR_OD6_Pos
è

	)

2443 
	#GPIO_ODR_OD6
 
GPIO_ODR_OD6_Msk


	)

2444 
	#GPIO_ODR_OD7_Pos
 (7U)

	)

2445 
	#GPIO_ODR_OD7_Msk
 (0x1U << 
GPIO_ODR_OD7_Pos
è

	)

2446 
	#GPIO_ODR_OD7
 
GPIO_ODR_OD7_Msk


	)

2447 
	#GPIO_ODR_OD8_Pos
 (8U)

	)

2448 
	#GPIO_ODR_OD8_Msk
 (0x1U << 
GPIO_ODR_OD8_Pos
è

	)

2449 
	#GPIO_ODR_OD8
 
GPIO_ODR_OD8_Msk


	)

2450 
	#GPIO_ODR_OD9_Pos
 (9U)

	)

2451 
	#GPIO_ODR_OD9_Msk
 (0x1U << 
GPIO_ODR_OD9_Pos
è

	)

2452 
	#GPIO_ODR_OD9
 
GPIO_ODR_OD9_Msk


	)

2453 
	#GPIO_ODR_OD10_Pos
 (10U)

	)

2454 
	#GPIO_ODR_OD10_Msk
 (0x1U << 
GPIO_ODR_OD10_Pos
è

	)

2455 
	#GPIO_ODR_OD10
 
GPIO_ODR_OD10_Msk


	)

2456 
	#GPIO_ODR_OD11_Pos
 (11U)

	)

2457 
	#GPIO_ODR_OD11_Msk
 (0x1U << 
GPIO_ODR_OD11_Pos
è

	)

2458 
	#GPIO_ODR_OD11
 
GPIO_ODR_OD11_Msk


	)

2459 
	#GPIO_ODR_OD12_Pos
 (12U)

	)

2460 
	#GPIO_ODR_OD12_Msk
 (0x1U << 
GPIO_ODR_OD12_Pos
è

	)

2461 
	#GPIO_ODR_OD12
 
GPIO_ODR_OD12_Msk


	)

2462 
	#GPIO_ODR_OD13_Pos
 (13U)

	)

2463 
	#GPIO_ODR_OD13_Msk
 (0x1U << 
GPIO_ODR_OD13_Pos
è

	)

2464 
	#GPIO_ODR_OD13
 
GPIO_ODR_OD13_Msk


	)

2465 
	#GPIO_ODR_OD14_Pos
 (14U)

	)

2466 
	#GPIO_ODR_OD14_Msk
 (0x1U << 
GPIO_ODR_OD14_Pos
è

	)

2467 
	#GPIO_ODR_OD14
 
GPIO_ODR_OD14_Msk


	)

2468 
	#GPIO_ODR_OD15_Pos
 (15U)

	)

2469 
	#GPIO_ODR_OD15_Msk
 (0x1U << 
GPIO_ODR_OD15_Pos
è

	)

2470 
	#GPIO_ODR_OD15
 
GPIO_ODR_OD15_Msk


	)

2473 
	#GPIO_BSRR_BS_0
 (0x00000001U)

	)

2474 
	#GPIO_BSRR_BS_1
 (0x00000002U)

	)

2475 
	#GPIO_BSRR_BS_2
 (0x00000004U)

	)

2476 
	#GPIO_BSRR_BS_3
 (0x00000008U)

	)

2477 
	#GPIO_BSRR_BS_4
 (0x00000010U)

	)

2478 
	#GPIO_BSRR_BS_5
 (0x00000020U)

	)

2479 
	#GPIO_BSRR_BS_6
 (0x00000040U)

	)

2480 
	#GPIO_BSRR_BS_7
 (0x00000080U)

	)

2481 
	#GPIO_BSRR_BS_8
 (0x00000100U)

	)

2482 
	#GPIO_BSRR_BS_9
 (0x00000200U)

	)

2483 
	#GPIO_BSRR_BS_10
 (0x00000400U)

	)

2484 
	#GPIO_BSRR_BS_11
 (0x00000800U)

	)

2485 
	#GPIO_BSRR_BS_12
 (0x00001000U)

	)

2486 
	#GPIO_BSRR_BS_13
 (0x00002000U)

	)

2487 
	#GPIO_BSRR_BS_14
 (0x00004000U)

	)

2488 
	#GPIO_BSRR_BS_15
 (0x00008000U)

	)

2489 
	#GPIO_BSRR_BR_0
 (0x00010000U)

	)

2490 
	#GPIO_BSRR_BR_1
 (0x00020000U)

	)

2491 
	#GPIO_BSRR_BR_2
 (0x00040000U)

	)

2492 
	#GPIO_BSRR_BR_3
 (0x00080000U)

	)

2493 
	#GPIO_BSRR_BR_4
 (0x00100000U)

	)

2494 
	#GPIO_BSRR_BR_5
 (0x00200000U)

	)

2495 
	#GPIO_BSRR_BR_6
 (0x00400000U)

	)

2496 
	#GPIO_BSRR_BR_7
 (0x00800000U)

	)

2497 
	#GPIO_BSRR_BR_8
 (0x01000000U)

	)

2498 
	#GPIO_BSRR_BR_9
 (0x02000000U)

	)

2499 
	#GPIO_BSRR_BR_10
 (0x04000000U)

	)

2500 
	#GPIO_BSRR_BR_11
 (0x08000000U)

	)

2501 
	#GPIO_BSRR_BR_12
 (0x10000000U)

	)

2502 
	#GPIO_BSRR_BR_13
 (0x20000000U)

	)

2503 
	#GPIO_BSRR_BR_14
 (0x40000000U)

	)

2504 
	#GPIO_BSRR_BR_15
 (0x80000000U)

	)

2507 
	#GPIO_LCKR_LCK0_Pos
 (0U)

	)

2508 
	#GPIO_LCKR_LCK0_Msk
 (0x1U << 
GPIO_LCKR_LCK0_Pos
è

	)

2509 
	#GPIO_LCKR_LCK0
 
GPIO_LCKR_LCK0_Msk


	)

2510 
	#GPIO_LCKR_LCK1_Pos
 (1U)

	)

2511 
	#GPIO_LCKR_LCK1_Msk
 (0x1U << 
GPIO_LCKR_LCK1_Pos
è

	)

2512 
	#GPIO_LCKR_LCK1
 
GPIO_LCKR_LCK1_Msk


	)

2513 
	#GPIO_LCKR_LCK2_Pos
 (2U)

	)

2514 
	#GPIO_LCKR_LCK2_Msk
 (0x1U << 
GPIO_LCKR_LCK2_Pos
è

	)

2515 
	#GPIO_LCKR_LCK2
 
GPIO_LCKR_LCK2_Msk


	)

2516 
	#GPIO_LCKR_LCK3_Pos
 (3U)

	)

2517 
	#GPIO_LCKR_LCK3_Msk
 (0x1U << 
GPIO_LCKR_LCK3_Pos
è

	)

2518 
	#GPIO_LCKR_LCK3
 
GPIO_LCKR_LCK3_Msk


	)

2519 
	#GPIO_LCKR_LCK4_Pos
 (4U)

	)

2520 
	#GPIO_LCKR_LCK4_Msk
 (0x1U << 
GPIO_LCKR_LCK4_Pos
è

	)

2521 
	#GPIO_LCKR_LCK4
 
GPIO_LCKR_LCK4_Msk


	)

2522 
	#GPIO_LCKR_LCK5_Pos
 (5U)

	)

2523 
	#GPIO_LCKR_LCK5_Msk
 (0x1U << 
GPIO_LCKR_LCK5_Pos
è

	)

2524 
	#GPIO_LCKR_LCK5
 
GPIO_LCKR_LCK5_Msk


	)

2525 
	#GPIO_LCKR_LCK6_Pos
 (6U)

	)

2526 
	#GPIO_LCKR_LCK6_Msk
 (0x1U << 
GPIO_LCKR_LCK6_Pos
è

	)

2527 
	#GPIO_LCKR_LCK6
 
GPIO_LCKR_LCK6_Msk


	)

2528 
	#GPIO_LCKR_LCK7_Pos
 (7U)

	)

2529 
	#GPIO_LCKR_LCK7_Msk
 (0x1U << 
GPIO_LCKR_LCK7_Pos
è

	)

2530 
	#GPIO_LCKR_LCK7
 
GPIO_LCKR_LCK7_Msk


	)

2531 
	#GPIO_LCKR_LCK8_Pos
 (8U)

	)

2532 
	#GPIO_LCKR_LCK8_Msk
 (0x1U << 
GPIO_LCKR_LCK8_Pos
è

	)

2533 
	#GPIO_LCKR_LCK8
 
GPIO_LCKR_LCK8_Msk


	)

2534 
	#GPIO_LCKR_LCK9_Pos
 (9U)

	)

2535 
	#GPIO_LCKR_LCK9_Msk
 (0x1U << 
GPIO_LCKR_LCK9_Pos
è

	)

2536 
	#GPIO_LCKR_LCK9
 
GPIO_LCKR_LCK9_Msk


	)

2537 
	#GPIO_LCKR_LCK10_Pos
 (10U)

	)

2538 
	#GPIO_LCKR_LCK10_Msk
 (0x1U << 
GPIO_LCKR_LCK10_Pos
è

	)

2539 
	#GPIO_LCKR_LCK10
 
GPIO_LCKR_LCK10_Msk


	)

2540 
	#GPIO_LCKR_LCK11_Pos
 (11U)

	)

2541 
	#GPIO_LCKR_LCK11_Msk
 (0x1U << 
GPIO_LCKR_LCK11_Pos
è

	)

2542 
	#GPIO_LCKR_LCK11
 
GPIO_LCKR_LCK11_Msk


	)

2543 
	#GPIO_LCKR_LCK12_Pos
 (12U)

	)

2544 
	#GPIO_LCKR_LCK12_Msk
 (0x1U << 
GPIO_LCKR_LCK12_Pos
è

	)

2545 
	#GPIO_LCKR_LCK12
 
GPIO_LCKR_LCK12_Msk


	)

2546 
	#GPIO_LCKR_LCK13_Pos
 (13U)

	)

2547 
	#GPIO_LCKR_LCK13_Msk
 (0x1U << 
GPIO_LCKR_LCK13_Pos
è

	)

2548 
	#GPIO_LCKR_LCK13
 
GPIO_LCKR_LCK13_Msk


	)

2549 
	#GPIO_LCKR_LCK14_Pos
 (14U)

	)

2550 
	#GPIO_LCKR_LCK14_Msk
 (0x1U << 
GPIO_LCKR_LCK14_Pos
è

	)

2551 
	#GPIO_LCKR_LCK14
 
GPIO_LCKR_LCK14_Msk


	)

2552 
	#GPIO_LCKR_LCK15_Pos
 (15U)

	)

2553 
	#GPIO_LCKR_LCK15_Msk
 (0x1U << 
GPIO_LCKR_LCK15_Pos
è

	)

2554 
	#GPIO_LCKR_LCK15
 
GPIO_LCKR_LCK15_Msk


	)

2555 
	#GPIO_LCKR_LCKK_Pos
 (16U)

	)

2556 
	#GPIO_LCKR_LCKK_Msk
 (0x1U << 
GPIO_LCKR_LCKK_Pos
è

	)

2557 
	#GPIO_LCKR_LCKK
 
GPIO_LCKR_LCKK_Msk


	)

2560 
	#GPIO_AFRL_AFRL0_Pos
 (0U)

	)

2561 
	#GPIO_AFRL_AFRL0_Msk
 (0xFU << 
GPIO_AFRL_AFRL0_Pos
è

	)

2562 
	#GPIO_AFRL_AFRL0
 
GPIO_AFRL_AFRL0_Msk


	)

2563 
	#GPIO_AFRL_AFRL1_Pos
 (4U)

	)

2564 
	#GPIO_AFRL_AFRL1_Msk
 (0xFU << 
GPIO_AFRL_AFRL1_Pos
è

	)

2565 
	#GPIO_AFRL_AFRL1
 
GPIO_AFRL_AFRL1_Msk


	)

2566 
	#GPIO_AFRL_AFRL2_Pos
 (8U)

	)

2567 
	#GPIO_AFRL_AFRL2_Msk
 (0xFU << 
GPIO_AFRL_AFRL2_Pos
è

	)

2568 
	#GPIO_AFRL_AFRL2
 
GPIO_AFRL_AFRL2_Msk


	)

2569 
	#GPIO_AFRL_AFRL3_Pos
 (12U)

	)

2570 
	#GPIO_AFRL_AFRL3_Msk
 (0xFU << 
GPIO_AFRL_AFRL3_Pos
è

	)

2571 
	#GPIO_AFRL_AFRL3
 
GPIO_AFRL_AFRL3_Msk


	)

2572 
	#GPIO_AFRL_AFRL4_Pos
 (16U)

	)

2573 
	#GPIO_AFRL_AFRL4_Msk
 (0xFU << 
GPIO_AFRL_AFRL4_Pos
è

	)

2574 
	#GPIO_AFRL_AFRL4
 
GPIO_AFRL_AFRL4_Msk


	)

2575 
	#GPIO_AFRL_AFRL5_Pos
 (20U)

	)

2576 
	#GPIO_AFRL_AFRL5_Msk
 (0xFU << 
GPIO_AFRL_AFRL5_Pos
è

	)

2577 
	#GPIO_AFRL_AFRL5
 
GPIO_AFRL_AFRL5_Msk


	)

2578 
	#GPIO_AFRL_AFRL6_Pos
 (24U)

	)

2579 
	#GPIO_AFRL_AFRL6_Msk
 (0xFU << 
GPIO_AFRL_AFRL6_Pos
è

	)

2580 
	#GPIO_AFRL_AFRL6
 
GPIO_AFRL_AFRL6_Msk


	)

2581 
	#GPIO_AFRL_AFRL7_Pos
 (28U)

	)

2582 
	#GPIO_AFRL_AFRL7_Msk
 (0xFU << 
GPIO_AFRL_AFRL7_Pos
è

	)

2583 
	#GPIO_AFRL_AFRL7
 
GPIO_AFRL_AFRL7_Msk


	)

2586 
	#GPIO_AFRH_AFRH0_Pos
 (0U)

	)

2587 
	#GPIO_AFRH_AFRH0_Msk
 (0xFU << 
GPIO_AFRH_AFRH0_Pos
è

	)

2588 
	#GPIO_AFRH_AFRH0
 
GPIO_AFRH_AFRH0_Msk


	)

2589 
	#GPIO_AFRH_AFRH1_Pos
 (4U)

	)

2590 
	#GPIO_AFRH_AFRH1_Msk
 (0xFU << 
GPIO_AFRH_AFRH1_Pos
è

	)

2591 
	#GPIO_AFRH_AFRH1
 
GPIO_AFRH_AFRH1_Msk


	)

2592 
	#GPIO_AFRH_AFRH2_Pos
 (8U)

	)

2593 
	#GPIO_AFRH_AFRH2_Msk
 (0xFU << 
GPIO_AFRH_AFRH2_Pos
è

	)

2594 
	#GPIO_AFRH_AFRH2
 
GPIO_AFRH_AFRH2_Msk


	)

2595 
	#GPIO_AFRH_AFRH3_Pos
 (12U)

	)

2596 
	#GPIO_AFRH_AFRH3_Msk
 (0xFU << 
GPIO_AFRH_AFRH3_Pos
è

	)

2597 
	#GPIO_AFRH_AFRH3
 
GPIO_AFRH_AFRH3_Msk


	)

2598 
	#GPIO_AFRH_AFRH4_Pos
 (16U)

	)

2599 
	#GPIO_AFRH_AFRH4_Msk
 (0xFU << 
GPIO_AFRH_AFRH4_Pos
è

	)

2600 
	#GPIO_AFRH_AFRH4
 
GPIO_AFRH_AFRH4_Msk


	)

2601 
	#GPIO_AFRH_AFRH5_Pos
 (20U)

	)

2602 
	#GPIO_AFRH_AFRH5_Msk
 (0xFU << 
GPIO_AFRH_AFRH5_Pos
è

	)

2603 
	#GPIO_AFRH_AFRH5
 
GPIO_AFRH_AFRH5_Msk


	)

2604 
	#GPIO_AFRH_AFRH6_Pos
 (24U)

	)

2605 
	#GPIO_AFRH_AFRH6_Msk
 (0xFU << 
GPIO_AFRH_AFRH6_Pos
è

	)

2606 
	#GPIO_AFRH_AFRH6
 
GPIO_AFRH_AFRH6_Msk


	)

2607 
	#GPIO_AFRH_AFRH7_Pos
 (28U)

	)

2608 
	#GPIO_AFRH_AFRH7_Msk
 (0xFU << 
GPIO_AFRH_AFRH7_Pos
è

	)

2609 
	#GPIO_AFRH_AFRH7
 
GPIO_AFRH_AFRH7_Msk


	)

2612 
	#GPIO_BRR_BR_0
 (0x00000001U)

	)

2613 
	#GPIO_BRR_BR_1
 (0x00000002U)

	)

2614 
	#GPIO_BRR_BR_2
 (0x00000004U)

	)

2615 
	#GPIO_BRR_BR_3
 (0x00000008U)

	)

2616 
	#GPIO_BRR_BR_4
 (0x00000010U)

	)

2617 
	#GPIO_BRR_BR_5
 (0x00000020U)

	)

2618 
	#GPIO_BRR_BR_6
 (0x00000040U)

	)

2619 
	#GPIO_BRR_BR_7
 (0x00000080U)

	)

2620 
	#GPIO_BRR_BR_8
 (0x00000100U)

	)

2621 
	#GPIO_BRR_BR_9
 (0x00000200U)

	)

2622 
	#GPIO_BRR_BR_10
 (0x00000400U)

	)

2623 
	#GPIO_BRR_BR_11
 (0x00000800U)

	)

2624 
	#GPIO_BRR_BR_12
 (0x00001000U)

	)

2625 
	#GPIO_BRR_BR_13
 (0x00002000U)

	)

2626 
	#GPIO_BRR_BR_14
 (0x00004000U)

	)

2627 
	#GPIO_BRR_BR_15
 (0x00008000U)

	)

2636 
	#I2C_CR1_PE_Pos
 (0U)

	)

2637 
	#I2C_CR1_PE_Msk
 (0x1U << 
I2C_CR1_PE_Pos
è

	)

2638 
	#I2C_CR1_PE
 
I2C_CR1_PE_Msk


	)

2639 
	#I2C_CR1_TXIE_Pos
 (1U)

	)

2640 
	#I2C_CR1_TXIE_Msk
 (0x1U << 
I2C_CR1_TXIE_Pos
è

	)

2641 
	#I2C_CR1_TXIE
 
I2C_CR1_TXIE_Msk


	)

2642 
	#I2C_CR1_RXIE_Pos
 (2U)

	)

2643 
	#I2C_CR1_RXIE_Msk
 (0x1U << 
I2C_CR1_RXIE_Pos
è

	)

2644 
	#I2C_CR1_RXIE
 
I2C_CR1_RXIE_Msk


	)

2645 
	#I2C_CR1_ADDRIE_Pos
 (3U)

	)

2646 
	#I2C_CR1_ADDRIE_Msk
 (0x1U << 
I2C_CR1_ADDRIE_Pos
è

	)

2647 
	#I2C_CR1_ADDRIE
 
I2C_CR1_ADDRIE_Msk


	)

2648 
	#I2C_CR1_NACKIE_Pos
 (4U)

	)

2649 
	#I2C_CR1_NACKIE_Msk
 (0x1U << 
I2C_CR1_NACKIE_Pos
è

	)

2650 
	#I2C_CR1_NACKIE
 
I2C_CR1_NACKIE_Msk


	)

2651 
	#I2C_CR1_STOPIE_Pos
 (5U)

	)

2652 
	#I2C_CR1_STOPIE_Msk
 (0x1U << 
I2C_CR1_STOPIE_Pos
è

	)

2653 
	#I2C_CR1_STOPIE
 
I2C_CR1_STOPIE_Msk


	)

2654 
	#I2C_CR1_TCIE_Pos
 (6U)

	)

2655 
	#I2C_CR1_TCIE_Msk
 (0x1U << 
I2C_CR1_TCIE_Pos
è

	)

2656 
	#I2C_CR1_TCIE
 
I2C_CR1_TCIE_Msk


	)

2657 
	#I2C_CR1_ERRIE_Pos
 (7U)

	)

2658 
	#I2C_CR1_ERRIE_Msk
 (0x1U << 
I2C_CR1_ERRIE_Pos
è

	)

2659 
	#I2C_CR1_ERRIE
 
I2C_CR1_ERRIE_Msk


	)

2660 
	#I2C_CR1_DNF_Pos
 (8U)

	)

2661 
	#I2C_CR1_DNF_Msk
 (0xFU << 
I2C_CR1_DNF_Pos
è

	)

2662 
	#I2C_CR1_DNF
 
I2C_CR1_DNF_Msk


	)

2663 
	#I2C_CR1_ANFOFF_Pos
 (12U)

	)

2664 
	#I2C_CR1_ANFOFF_Msk
 (0x1U << 
I2C_CR1_ANFOFF_Pos
è

	)

2665 
	#I2C_CR1_ANFOFF
 
I2C_CR1_ANFOFF_Msk


	)

2666 
	#I2C_CR1_TXDMAEN_Pos
 (14U)

	)

2667 
	#I2C_CR1_TXDMAEN_Msk
 (0x1U << 
I2C_CR1_TXDMAEN_Pos
è

	)

2668 
	#I2C_CR1_TXDMAEN
 
I2C_CR1_TXDMAEN_Msk


	)

2669 
	#I2C_CR1_RXDMAEN_Pos
 (15U)

	)

2670 
	#I2C_CR1_RXDMAEN_Msk
 (0x1U << 
I2C_CR1_RXDMAEN_Pos
è

	)

2671 
	#I2C_CR1_RXDMAEN
 
I2C_CR1_RXDMAEN_Msk


	)

2672 
	#I2C_CR1_SBC_Pos
 (16U)

	)

2673 
	#I2C_CR1_SBC_Msk
 (0x1U << 
I2C_CR1_SBC_Pos
è

	)

2674 
	#I2C_CR1_SBC
 
I2C_CR1_SBC_Msk


	)

2675 
	#I2C_CR1_NOSTRETCH_Pos
 (17U)

	)

2676 
	#I2C_CR1_NOSTRETCH_Msk
 (0x1U << 
I2C_CR1_NOSTRETCH_Pos
è

	)

2677 
	#I2C_CR1_NOSTRETCH
 
I2C_CR1_NOSTRETCH_Msk


	)

2678 
	#I2C_CR1_WUPEN_Pos
 (18U)

	)

2679 
	#I2C_CR1_WUPEN_Msk
 (0x1U << 
I2C_CR1_WUPEN_Pos
è

	)

2680 
	#I2C_CR1_WUPEN
 
I2C_CR1_WUPEN_Msk


	)

2681 
	#I2C_CR1_GCEN_Pos
 (19U)

	)

2682 
	#I2C_CR1_GCEN_Msk
 (0x1U << 
I2C_CR1_GCEN_Pos
è

	)

2683 
	#I2C_CR1_GCEN
 
I2C_CR1_GCEN_Msk


	)

2684 
	#I2C_CR1_SMBHEN_Pos
 (20U)

	)

2685 
	#I2C_CR1_SMBHEN_Msk
 (0x1U << 
I2C_CR1_SMBHEN_Pos
è

	)

2686 
	#I2C_CR1_SMBHEN
 
I2C_CR1_SMBHEN_Msk


	)

2687 
	#I2C_CR1_SMBDEN_Pos
 (21U)

	)

2688 
	#I2C_CR1_SMBDEN_Msk
 (0x1U << 
I2C_CR1_SMBDEN_Pos
è

	)

2689 
	#I2C_CR1_SMBDEN
 
I2C_CR1_SMBDEN_Msk


	)

2690 
	#I2C_CR1_ALERTEN_Pos
 (22U)

	)

2691 
	#I2C_CR1_ALERTEN_Msk
 (0x1U << 
I2C_CR1_ALERTEN_Pos
è

	)

2692 
	#I2C_CR1_ALERTEN
 
I2C_CR1_ALERTEN_Msk


	)

2693 
	#I2C_CR1_PECEN_Pos
 (23U)

	)

2694 
	#I2C_CR1_PECEN_Msk
 (0x1U << 
I2C_CR1_PECEN_Pos
è

	)

2695 
	#I2C_CR1_PECEN
 
I2C_CR1_PECEN_Msk


	)

2698 
	#I2C_CR2_SADD_Pos
 (0U)

	)

2699 
	#I2C_CR2_SADD_Msk
 (0x3FFU << 
I2C_CR2_SADD_Pos
è

	)

2700 
	#I2C_CR2_SADD
 
I2C_CR2_SADD_Msk


	)

2701 
	#I2C_CR2_RD_WRN_Pos
 (10U)

	)

2702 
	#I2C_CR2_RD_WRN_Msk
 (0x1U << 
I2C_CR2_RD_WRN_Pos
è

	)

2703 
	#I2C_CR2_RD_WRN
 
I2C_CR2_RD_WRN_Msk


	)

2704 
	#I2C_CR2_ADD10_Pos
 (11U)

	)

2705 
	#I2C_CR2_ADD10_Msk
 (0x1U << 
I2C_CR2_ADD10_Pos
è

	)

2706 
	#I2C_CR2_ADD10
 
I2C_CR2_ADD10_Msk


	)

2707 
	#I2C_CR2_HEAD10R_Pos
 (12U)

	)

2708 
	#I2C_CR2_HEAD10R_Msk
 (0x1U << 
I2C_CR2_HEAD10R_Pos
è

	)

2709 
	#I2C_CR2_HEAD10R
 
I2C_CR2_HEAD10R_Msk


	)

2710 
	#I2C_CR2_START_Pos
 (13U)

	)

2711 
	#I2C_CR2_START_Msk
 (0x1U << 
I2C_CR2_START_Pos
è

	)

2712 
	#I2C_CR2_START
 
I2C_CR2_START_Msk


	)

2713 
	#I2C_CR2_STOP_Pos
 (14U)

	)

2714 
	#I2C_CR2_STOP_Msk
 (0x1U << 
I2C_CR2_STOP_Pos
è

	)

2715 
	#I2C_CR2_STOP
 
I2C_CR2_STOP_Msk


	)

2716 
	#I2C_CR2_NACK_Pos
 (15U)

	)

2717 
	#I2C_CR2_NACK_Msk
 (0x1U << 
I2C_CR2_NACK_Pos
è

	)

2718 
	#I2C_CR2_NACK
 
I2C_CR2_NACK_Msk


	)

2719 
	#I2C_CR2_NBYTES_Pos
 (16U)

	)

2720 
	#I2C_CR2_NBYTES_Msk
 (0xFFU << 
I2C_CR2_NBYTES_Pos
è

	)

2721 
	#I2C_CR2_NBYTES
 
I2C_CR2_NBYTES_Msk


	)

2722 
	#I2C_CR2_RELOAD_Pos
 (24U)

	)

2723 
	#I2C_CR2_RELOAD_Msk
 (0x1U << 
I2C_CR2_RELOAD_Pos
è

	)

2724 
	#I2C_CR2_RELOAD
 
I2C_CR2_RELOAD_Msk


	)

2725 
	#I2C_CR2_AUTOEND_Pos
 (25U)

	)

2726 
	#I2C_CR2_AUTOEND_Msk
 (0x1U << 
I2C_CR2_AUTOEND_Pos
è

	)

2727 
	#I2C_CR2_AUTOEND
 
I2C_CR2_AUTOEND_Msk


	)

2728 
	#I2C_CR2_PECBYTE_Pos
 (26U)

	)

2729 
	#I2C_CR2_PECBYTE_Msk
 (0x1U << 
I2C_CR2_PECBYTE_Pos
è

	)

2730 
	#I2C_CR2_PECBYTE
 
I2C_CR2_PECBYTE_Msk


	)

2733 
	#I2C_OAR1_OA1_Pos
 (0U)

	)

2734 
	#I2C_OAR1_OA1_Msk
 (0x3FFU << 
I2C_OAR1_OA1_Pos
è

	)

2735 
	#I2C_OAR1_OA1
 
I2C_OAR1_OA1_Msk


	)

2736 
	#I2C_OAR1_OA1MODE_Pos
 (10U)

	)

2737 
	#I2C_OAR1_OA1MODE_Msk
 (0x1U << 
I2C_OAR1_OA1MODE_Pos
è

	)

2738 
	#I2C_OAR1_OA1MODE
 
I2C_OAR1_OA1MODE_Msk


	)

2739 
	#I2C_OAR1_OA1EN_Pos
 (15U)

	)

2740 
	#I2C_OAR1_OA1EN_Msk
 (0x1U << 
I2C_OAR1_OA1EN_Pos
è

	)

2741 
	#I2C_OAR1_OA1EN
 
I2C_OAR1_OA1EN_Msk


	)

2744 
	#I2C_OAR2_OA2_Pos
 (1U)

	)

2745 
	#I2C_OAR2_OA2_Msk
 (0x7FU << 
I2C_OAR2_OA2_Pos
è

	)

2746 
	#I2C_OAR2_OA2
 
I2C_OAR2_OA2_Msk


	)

2747 
	#I2C_OAR2_OA2MSK_Pos
 (8U)

	)

2748 
	#I2C_OAR2_OA2MSK_Msk
 (0x7U << 
I2C_OAR2_OA2MSK_Pos
è

	)

2749 
	#I2C_OAR2_OA2MSK
 
I2C_OAR2_OA2MSK_Msk


	)

2750 
	#I2C_OAR2_OA2NOMASK
 (0x00000000Uè

	)

2751 
	#I2C_OAR2_OA2MASK01_Pos
 (8U)

	)

2752 
	#I2C_OAR2_OA2MASK01_Msk
 (0x1U << 
I2C_OAR2_OA2MASK01_Pos
è

	)

2753 
	#I2C_OAR2_OA2MASK01
 
I2C_OAR2_OA2MASK01_Msk


	)

2754 
	#I2C_OAR2_OA2MASK02_Pos
 (9U)

	)

2755 
	#I2C_OAR2_OA2MASK02_Msk
 (0x1U << 
I2C_OAR2_OA2MASK02_Pos
è

	)

2756 
	#I2C_OAR2_OA2MASK02
 
I2C_OAR2_OA2MASK02_Msk


	)

2757 
	#I2C_OAR2_OA2MASK03_Pos
 (8U)

	)

2758 
	#I2C_OAR2_OA2MASK03_Msk
 (0x3U << 
I2C_OAR2_OA2MASK03_Pos
è

	)

2759 
	#I2C_OAR2_OA2MASK03
 
I2C_OAR2_OA2MASK03_Msk


	)

2760 
	#I2C_OAR2_OA2MASK04_Pos
 (10U)

	)

2761 
	#I2C_OAR2_OA2MASK04_Msk
 (0x1U << 
I2C_OAR2_OA2MASK04_Pos
è

	)

2762 
	#I2C_OAR2_OA2MASK04
 
I2C_OAR2_OA2MASK04_Msk


	)

2763 
	#I2C_OAR2_OA2MASK05_Pos
 (8U)

	)

2764 
	#I2C_OAR2_OA2MASK05_Msk
 (0x5U << 
I2C_OAR2_OA2MASK05_Pos
è

	)

2765 
	#I2C_OAR2_OA2MASK05
 
I2C_OAR2_OA2MASK05_Msk


	)

2766 
	#I2C_OAR2_OA2MASK06_Pos
 (9U)

	)

2767 
	#I2C_OAR2_OA2MASK06_Msk
 (0x3U << 
I2C_OAR2_OA2MASK06_Pos
è

	)

2768 
	#I2C_OAR2_OA2MASK06
 
I2C_OAR2_OA2MASK06_Msk


	)

2769 
	#I2C_OAR2_OA2MASK07_Pos
 (8U)

	)

2770 
	#I2C_OAR2_OA2MASK07_Msk
 (0x7U << 
I2C_OAR2_OA2MASK07_Pos
è

	)

2771 
	#I2C_OAR2_OA2MASK07
 
I2C_OAR2_OA2MASK07_Msk


	)

2772 
	#I2C_OAR2_OA2EN_Pos
 (15U)

	)

2773 
	#I2C_OAR2_OA2EN_Msk
 (0x1U << 
I2C_OAR2_OA2EN_Pos
è

	)

2774 
	#I2C_OAR2_OA2EN
 
I2C_OAR2_OA2EN_Msk


	)

2777 
	#I2C_TIMINGR_SCLL_Pos
 (0U)

	)

2778 
	#I2C_TIMINGR_SCLL_Msk
 (0xFFU << 
I2C_TIMINGR_SCLL_Pos
è

	)

2779 
	#I2C_TIMINGR_SCLL
 
I2C_TIMINGR_SCLL_Msk


	)

2780 
	#I2C_TIMINGR_SCLH_Pos
 (8U)

	)

2781 
	#I2C_TIMINGR_SCLH_Msk
 (0xFFU << 
I2C_TIMINGR_SCLH_Pos
è

	)

2782 
	#I2C_TIMINGR_SCLH
 
I2C_TIMINGR_SCLH_Msk


	)

2783 
	#I2C_TIMINGR_SDADEL_Pos
 (16U)

	)

2784 
	#I2C_TIMINGR_SDADEL_Msk
 (0xFU << 
I2C_TIMINGR_SDADEL_Pos
è

	)

2785 
	#I2C_TIMINGR_SDADEL
 
I2C_TIMINGR_SDADEL_Msk


	)

2786 
	#I2C_TIMINGR_SCLDEL_Pos
 (20U)

	)

2787 
	#I2C_TIMINGR_SCLDEL_Msk
 (0xFU << 
I2C_TIMINGR_SCLDEL_Pos
è

	)

2788 
	#I2C_TIMINGR_SCLDEL
 
I2C_TIMINGR_SCLDEL_Msk


	)

2789 
	#I2C_TIMINGR_PRESC_Pos
 (28U)

	)

2790 
	#I2C_TIMINGR_PRESC_Msk
 (0xFU << 
I2C_TIMINGR_PRESC_Pos
è

	)

2791 
	#I2C_TIMINGR_PRESC
 
I2C_TIMINGR_PRESC_Msk


	)

2794 
	#I2C_TIMEOUTR_TIMEOUTA_Pos
 (0U)

	)

2795 
	#I2C_TIMEOUTR_TIMEOUTA_Msk
 (0xFFFU << 
I2C_TIMEOUTR_TIMEOUTA_Pos
è

	)

2796 
	#I2C_TIMEOUTR_TIMEOUTA
 
I2C_TIMEOUTR_TIMEOUTA_Msk


	)

2797 
	#I2C_TIMEOUTR_TIDLE_Pos
 (12U)

	)

2798 
	#I2C_TIMEOUTR_TIDLE_Msk
 (0x1U << 
I2C_TIMEOUTR_TIDLE_Pos
è

	)

2799 
	#I2C_TIMEOUTR_TIDLE
 
I2C_TIMEOUTR_TIDLE_Msk


	)

2800 
	#I2C_TIMEOUTR_TIMOUTEN_Pos
 (15U)

	)

2801 
	#I2C_TIMEOUTR_TIMOUTEN_Msk
 (0x1U << 
I2C_TIMEOUTR_TIMOUTEN_Pos
è

	)

2802 
	#I2C_TIMEOUTR_TIMOUTEN
 
I2C_TIMEOUTR_TIMOUTEN_Msk


	)

2803 
	#I2C_TIMEOUTR_TIMEOUTB_Pos
 (16U)

	)

2804 
	#I2C_TIMEOUTR_TIMEOUTB_Msk
 (0xFFFU << 
I2C_TIMEOUTR_TIMEOUTB_Pos
è

	)

2805 
	#I2C_TIMEOUTR_TIMEOUTB
 
I2C_TIMEOUTR_TIMEOUTB_Msk


	)

2806 
	#I2C_TIMEOUTR_TEXTEN_Pos
 (31U)

	)

2807 
	#I2C_TIMEOUTR_TEXTEN_Msk
 (0x1U << 
I2C_TIMEOUTR_TEXTEN_Pos
è

	)

2808 
	#I2C_TIMEOUTR_TEXTEN
 
I2C_TIMEOUTR_TEXTEN_Msk


	)

2811 
	#I2C_ISR_TXE_Pos
 (0U)

	)

2812 
	#I2C_ISR_TXE_Msk
 (0x1U << 
I2C_ISR_TXE_Pos
è

	)

2813 
	#I2C_ISR_TXE
 
I2C_ISR_TXE_Msk


	)

2814 
	#I2C_ISR_TXIS_Pos
 (1U)

	)

2815 
	#I2C_ISR_TXIS_Msk
 (0x1U << 
I2C_ISR_TXIS_Pos
è

	)

2816 
	#I2C_ISR_TXIS
 
I2C_ISR_TXIS_Msk


	)

2817 
	#I2C_ISR_RXNE_Pos
 (2U)

	)

2818 
	#I2C_ISR_RXNE_Msk
 (0x1U << 
I2C_ISR_RXNE_Pos
è

	)

2819 
	#I2C_ISR_RXNE
 
I2C_ISR_RXNE_Msk


	)

2820 
	#I2C_ISR_ADDR_Pos
 (3U)

	)

2821 
	#I2C_ISR_ADDR_Msk
 (0x1U << 
I2C_ISR_ADDR_Pos
è

	)

2822 
	#I2C_ISR_ADDR
 
I2C_ISR_ADDR_Msk


	)

2823 
	#I2C_ISR_NACKF_Pos
 (4U)

	)

2824 
	#I2C_ISR_NACKF_Msk
 (0x1U << 
I2C_ISR_NACKF_Pos
è

	)

2825 
	#I2C_ISR_NACKF
 
I2C_ISR_NACKF_Msk


	)

2826 
	#I2C_ISR_STOPF_Pos
 (5U)

	)

2827 
	#I2C_ISR_STOPF_Msk
 (0x1U << 
I2C_ISR_STOPF_Pos
è

	)

2828 
	#I2C_ISR_STOPF
 
I2C_ISR_STOPF_Msk


	)

2829 
	#I2C_ISR_TC_Pos
 (6U)

	)

2830 
	#I2C_ISR_TC_Msk
 (0x1U << 
I2C_ISR_TC_Pos
è

	)

2831 
	#I2C_ISR_TC
 
I2C_ISR_TC_Msk


	)

2832 
	#I2C_ISR_TCR_Pos
 (7U)

	)

2833 
	#I2C_ISR_TCR_Msk
 (0x1U << 
I2C_ISR_TCR_Pos
è

	)

2834 
	#I2C_ISR_TCR
 
I2C_ISR_TCR_Msk


	)

2835 
	#I2C_ISR_BERR_Pos
 (8U)

	)

2836 
	#I2C_ISR_BERR_Msk
 (0x1U << 
I2C_ISR_BERR_Pos
è

	)

2837 
	#I2C_ISR_BERR
 
I2C_ISR_BERR_Msk


	)

2838 
	#I2C_ISR_ARLO_Pos
 (9U)

	)

2839 
	#I2C_ISR_ARLO_Msk
 (0x1U << 
I2C_ISR_ARLO_Pos
è

	)

2840 
	#I2C_ISR_ARLO
 
I2C_ISR_ARLO_Msk


	)

2841 
	#I2C_ISR_OVR_Pos
 (10U)

	)

2842 
	#I2C_ISR_OVR_Msk
 (0x1U << 
I2C_ISR_OVR_Pos
è

	)

2843 
	#I2C_ISR_OVR
 
I2C_ISR_OVR_Msk


	)

2844 
	#I2C_ISR_PECERR_Pos
 (11U)

	)

2845 
	#I2C_ISR_PECERR_Msk
 (0x1U << 
I2C_ISR_PECERR_Pos
è

	)

2846 
	#I2C_ISR_PECERR
 
I2C_ISR_PECERR_Msk


	)

2847 
	#I2C_ISR_TIMEOUT_Pos
 (12U)

	)

2848 
	#I2C_ISR_TIMEOUT_Msk
 (0x1U << 
I2C_ISR_TIMEOUT_Pos
è

	)

2849 
	#I2C_ISR_TIMEOUT
 
I2C_ISR_TIMEOUT_Msk


	)

2850 
	#I2C_ISR_ALERT_Pos
 (13U)

	)

2851 
	#I2C_ISR_ALERT_Msk
 (0x1U << 
I2C_ISR_ALERT_Pos
è

	)

2852 
	#I2C_ISR_ALERT
 
I2C_ISR_ALERT_Msk


	)

2853 
	#I2C_ISR_BUSY_Pos
 (15U)

	)

2854 
	#I2C_ISR_BUSY_Msk
 (0x1U << 
I2C_ISR_BUSY_Pos
è

	)

2855 
	#I2C_ISR_BUSY
 
I2C_ISR_BUSY_Msk


	)

2856 
	#I2C_ISR_DIR_Pos
 (16U)

	)

2857 
	#I2C_ISR_DIR_Msk
 (0x1U << 
I2C_ISR_DIR_Pos
è

	)

2858 
	#I2C_ISR_DIR
 
I2C_ISR_DIR_Msk


	)

2859 
	#I2C_ISR_ADDCODE_Pos
 (17U)

	)

2860 
	#I2C_ISR_ADDCODE_Msk
 (0x7FU << 
I2C_ISR_ADDCODE_Pos
è

	)

2861 
	#I2C_ISR_ADDCODE
 
I2C_ISR_ADDCODE_Msk


	)

2864 
	#I2C_ICR_ADDRCF_Pos
 (3U)

	)

2865 
	#I2C_ICR_ADDRCF_Msk
 (0x1U << 
I2C_ICR_ADDRCF_Pos
è

	)

2866 
	#I2C_ICR_ADDRCF
 
I2C_ICR_ADDRCF_Msk


	)

2867 
	#I2C_ICR_NACKCF_Pos
 (4U)

	)

2868 
	#I2C_ICR_NACKCF_Msk
 (0x1U << 
I2C_ICR_NACKCF_Pos
è

	)

2869 
	#I2C_ICR_NACKCF
 
I2C_ICR_NACKCF_Msk


	)

2870 
	#I2C_ICR_STOPCF_Pos
 (5U)

	)

2871 
	#I2C_ICR_STOPCF_Msk
 (0x1U << 
I2C_ICR_STOPCF_Pos
è

	)

2872 
	#I2C_ICR_STOPCF
 
I2C_ICR_STOPCF_Msk


	)

2873 
	#I2C_ICR_BERRCF_Pos
 (8U)

	)

2874 
	#I2C_ICR_BERRCF_Msk
 (0x1U << 
I2C_ICR_BERRCF_Pos
è

	)

2875 
	#I2C_ICR_BERRCF
 
I2C_ICR_BERRCF_Msk


	)

2876 
	#I2C_ICR_ARLOCF_Pos
 (9U)

	)

2877 
	#I2C_ICR_ARLOCF_Msk
 (0x1U << 
I2C_ICR_ARLOCF_Pos
è

	)

2878 
	#I2C_ICR_ARLOCF
 
I2C_ICR_ARLOCF_Msk


	)

2879 
	#I2C_ICR_OVRCF_Pos
 (10U)

	)

2880 
	#I2C_ICR_OVRCF_Msk
 (0x1U << 
I2C_ICR_OVRCF_Pos
è

	)

2881 
	#I2C_ICR_OVRCF
 
I2C_ICR_OVRCF_Msk


	)

2882 
	#I2C_ICR_PECCF_Pos
 (11U)

	)

2883 
	#I2C_ICR_PECCF_Msk
 (0x1U << 
I2C_ICR_PECCF_Pos
è

	)

2884 
	#I2C_ICR_PECCF
 
I2C_ICR_PECCF_Msk


	)

2885 
	#I2C_ICR_TIMOUTCF_Pos
 (12U)

	)

2886 
	#I2C_ICR_TIMOUTCF_Msk
 (0x1U << 
I2C_ICR_TIMOUTCF_Pos
è

	)

2887 
	#I2C_ICR_TIMOUTCF
 
I2C_ICR_TIMOUTCF_Msk


	)

2888 
	#I2C_ICR_ALERTCF_Pos
 (13U)

	)

2889 
	#I2C_ICR_ALERTCF_Msk
 (0x1U << 
I2C_ICR_ALERTCF_Pos
è

	)

2890 
	#I2C_ICR_ALERTCF
 
I2C_ICR_ALERTCF_Msk


	)

2893 
	#I2C_PECR_PEC_Pos
 (0U)

	)

2894 
	#I2C_PECR_PEC_Msk
 (0xFFU << 
I2C_PECR_PEC_Pos
è

	)

2895 
	#I2C_PECR_PEC
 
I2C_PECR_PEC_Msk


	)

2898 
	#I2C_RXDR_RXDATA_Pos
 (0U)

	)

2899 
	#I2C_RXDR_RXDATA_Msk
 (0xFFU << 
I2C_RXDR_RXDATA_Pos
è

	)

2900 
	#I2C_RXDR_RXDATA
 
I2C_RXDR_RXDATA_Msk


	)

2903 
	#I2C_TXDR_TXDATA_Pos
 (0U)

	)

2904 
	#I2C_TXDR_TXDATA_Msk
 (0xFFU << 
I2C_TXDR_TXDATA_Pos
è

	)

2905 
	#I2C_TXDR_TXDATA
 
I2C_TXDR_TXDATA_Msk


	)

2913 
	#IWDG_KR_KEY_Pos
 (0U)

	)

2914 
	#IWDG_KR_KEY_Msk
 (0xFFFFU << 
IWDG_KR_KEY_Pos
è

	)

2915 
	#IWDG_KR_KEY
 
IWDG_KR_KEY_Msk


	)

2918 
	#IWDG_PR_PR_Pos
 (0U)

	)

2919 
	#IWDG_PR_PR_Msk
 (0x7U << 
IWDG_PR_PR_Pos
è

	)

2920 
	#IWDG_PR_PR
 
IWDG_PR_PR_Msk


	)

2921 
	#IWDG_PR_PR_0
 (0x1U << 
IWDG_PR_PR_Pos
è

	)

2922 
	#IWDG_PR_PR_1
 (0x2U << 
IWDG_PR_PR_Pos
è

	)

2923 
	#IWDG_PR_PR_2
 (0x4U << 
IWDG_PR_PR_Pos
è

	)

2926 
	#IWDG_RLR_RL_Pos
 (0U)

	)

2927 
	#IWDG_RLR_RL_Msk
 (0xFFFU << 
IWDG_RLR_RL_Pos
è

	)

2928 
	#IWDG_RLR_RL
 
IWDG_RLR_RL_Msk


	)

2931 
	#IWDG_SR_PVU_Pos
 (0U)

	)

2932 
	#IWDG_SR_PVU_Msk
 (0x1U << 
IWDG_SR_PVU_Pos
è

	)

2933 
	#IWDG_SR_PVU
 
IWDG_SR_PVU_Msk


	)

2934 
	#IWDG_SR_RVU_Pos
 (1U)

	)

2935 
	#IWDG_SR_RVU_Msk
 (0x1U << 
IWDG_SR_RVU_Pos
è

	)

2936 
	#IWDG_SR_RVU
 
IWDG_SR_RVU_Msk


	)

2937 
	#IWDG_SR_WVU_Pos
 (2U)

	)

2938 
	#IWDG_SR_WVU_Msk
 (0x1U << 
IWDG_SR_WVU_Pos
è

	)

2939 
	#IWDG_SR_WVU
 
IWDG_SR_WVU_Msk


	)

2942 
	#IWDG_WINR_WIN_Pos
 (0U)

	)

2943 
	#IWDG_WINR_WIN_Msk
 (0xFFFU << 
IWDG_WINR_WIN_Pos
è

	)

2944 
	#IWDG_WINR_WIN
 
IWDG_WINR_WIN_Msk


	)

2952 
	#LPTIM_ISR_CMPM_Pos
 (0U)

	)

2953 
	#LPTIM_ISR_CMPM_Msk
 (0x1U << 
LPTIM_ISR_CMPM_Pos
è

	)

2954 
	#LPTIM_ISR_CMPM
 
LPTIM_ISR_CMPM_Msk


	)

2955 
	#LPTIM_ISR_ARRM_Pos
 (1U)

	)

2956 
	#LPTIM_ISR_ARRM_Msk
 (0x1U << 
LPTIM_ISR_ARRM_Pos
è

	)

2957 
	#LPTIM_ISR_ARRM
 
LPTIM_ISR_ARRM_Msk


	)

2958 
	#LPTIM_ISR_EXTTRIG_Pos
 (2U)

	)

2959 
	#LPTIM_ISR_EXTTRIG_Msk
 (0x1U << 
LPTIM_ISR_EXTTRIG_Pos
è

	)

2960 
	#LPTIM_ISR_EXTTRIG
 
LPTIM_ISR_EXTTRIG_Msk


	)

2961 
	#LPTIM_ISR_CMPOK_Pos
 (3U)

	)

2962 
	#LPTIM_ISR_CMPOK_Msk
 (0x1U << 
LPTIM_ISR_CMPOK_Pos
è

	)

2963 
	#LPTIM_ISR_CMPOK
 
LPTIM_ISR_CMPOK_Msk


	)

2964 
	#LPTIM_ISR_ARROK_Pos
 (4U)

	)

2965 
	#LPTIM_ISR_ARROK_Msk
 (0x1U << 
LPTIM_ISR_ARROK_Pos
è

	)

2966 
	#LPTIM_ISR_ARROK
 
LPTIM_ISR_ARROK_Msk


	)

2967 
	#LPTIM_ISR_UP_Pos
 (5U)

	)

2968 
	#LPTIM_ISR_UP_Msk
 (0x1U << 
LPTIM_ISR_UP_Pos
è

	)

2969 
	#LPTIM_ISR_UP
 
LPTIM_ISR_UP_Msk


	)

2970 
	#LPTIM_ISR_DOWN_Pos
 (6U)

	)

2971 
	#LPTIM_ISR_DOWN_Msk
 (0x1U << 
LPTIM_ISR_DOWN_Pos
è

	)

2972 
	#LPTIM_ISR_DOWN
 
LPTIM_ISR_DOWN_Msk


	)

2975 
	#LPTIM_ICR_CMPMCF_Pos
 (0U)

	)

2976 
	#LPTIM_ICR_CMPMCF_Msk
 (0x1U << 
LPTIM_ICR_CMPMCF_Pos
è

	)

2977 
	#LPTIM_ICR_CMPMCF
 
LPTIM_ICR_CMPMCF_Msk


	)

2978 
	#LPTIM_ICR_ARRMCF_Pos
 (1U)

	)

2979 
	#LPTIM_ICR_ARRMCF_Msk
 (0x1U << 
LPTIM_ICR_ARRMCF_Pos
è

	)

2980 
	#LPTIM_ICR_ARRMCF
 
LPTIM_ICR_ARRMCF_Msk


	)

2981 
	#LPTIM_ICR_EXTTRIGCF_Pos
 (2U)

	)

2982 
	#LPTIM_ICR_EXTTRIGCF_Msk
 (0x1U << 
LPTIM_ICR_EXTTRIGCF_Pos
è

	)

2983 
	#LPTIM_ICR_EXTTRIGCF
 
LPTIM_ICR_EXTTRIGCF_Msk


	)

2984 
	#LPTIM_ICR_CMPOKCF_Pos
 (3U)

	)

2985 
	#LPTIM_ICR_CMPOKCF_Msk
 (0x1U << 
LPTIM_ICR_CMPOKCF_Pos
è

	)

2986 
	#LPTIM_ICR_CMPOKCF
 
LPTIM_ICR_CMPOKCF_Msk


	)

2987 
	#LPTIM_ICR_ARROKCF_Pos
 (4U)

	)

2988 
	#LPTIM_ICR_ARROKCF_Msk
 (0x1U << 
LPTIM_ICR_ARROKCF_Pos
è

	)

2989 
	#LPTIM_ICR_ARROKCF
 
LPTIM_ICR_ARROKCF_Msk


	)

2990 
	#LPTIM_ICR_UPCF_Pos
 (5U)

	)

2991 
	#LPTIM_ICR_UPCF_Msk
 (0x1U << 
LPTIM_ICR_UPCF_Pos
è

	)

2992 
	#LPTIM_ICR_UPCF
 
LPTIM_ICR_UPCF_Msk


	)

2993 
	#LPTIM_ICR_DOWNCF_Pos
 (6U)

	)

2994 
	#LPTIM_ICR_DOWNCF_Msk
 (0x1U << 
LPTIM_ICR_DOWNCF_Pos
è

	)

2995 
	#LPTIM_ICR_DOWNCF
 
LPTIM_ICR_DOWNCF_Msk


	)

2998 
	#LPTIM_IER_CMPMIE_Pos
 (0U)

	)

2999 
	#LPTIM_IER_CMPMIE_Msk
 (0x1U << 
LPTIM_IER_CMPMIE_Pos
è

	)

3000 
	#LPTIM_IER_CMPMIE
 
LPTIM_IER_CMPMIE_Msk


	)

3001 
	#LPTIM_IER_ARRMIE_Pos
 (1U)

	)

3002 
	#LPTIM_IER_ARRMIE_Msk
 (0x1U << 
LPTIM_IER_ARRMIE_Pos
è

	)

3003 
	#LPTIM_IER_ARRMIE
 
LPTIM_IER_ARRMIE_Msk


	)

3004 
	#LPTIM_IER_EXTTRIGIE_Pos
 (2U)

	)

3005 
	#LPTIM_IER_EXTTRIGIE_Msk
 (0x1U << 
LPTIM_IER_EXTTRIGIE_Pos
è

	)

3006 
	#LPTIM_IER_EXTTRIGIE
 
LPTIM_IER_EXTTRIGIE_Msk


	)

3007 
	#LPTIM_IER_CMPOKIE_Pos
 (3U)

	)

3008 
	#LPTIM_IER_CMPOKIE_Msk
 (0x1U << 
LPTIM_IER_CMPOKIE_Pos
è

	)

3009 
	#LPTIM_IER_CMPOKIE
 
LPTIM_IER_CMPOKIE_Msk


	)

3010 
	#LPTIM_IER_ARROKIE_Pos
 (4U)

	)

3011 
	#LPTIM_IER_ARROKIE_Msk
 (0x1U << 
LPTIM_IER_ARROKIE_Pos
è

	)

3012 
	#LPTIM_IER_ARROKIE
 
LPTIM_IER_ARROKIE_Msk


	)

3013 
	#LPTIM_IER_UPIE_Pos
 (5U)

	)

3014 
	#LPTIM_IER_UPIE_Msk
 (0x1U << 
LPTIM_IER_UPIE_Pos
è

	)

3015 
	#LPTIM_IER_UPIE
 
LPTIM_IER_UPIE_Msk


	)

3016 
	#LPTIM_IER_DOWNIE_Pos
 (6U)

	)

3017 
	#LPTIM_IER_DOWNIE_Msk
 (0x1U << 
LPTIM_IER_DOWNIE_Pos
è

	)

3018 
	#LPTIM_IER_DOWNIE
 
LPTIM_IER_DOWNIE_Msk


	)

3021 
	#LPTIM_CFGR_CKSEL_Pos
 (0U)

	)

3022 
	#LPTIM_CFGR_CKSEL_Msk
 (0x1U << 
LPTIM_CFGR_CKSEL_Pos
è

	)

3023 
	#LPTIM_CFGR_CKSEL
 
LPTIM_CFGR_CKSEL_Msk


	)

3025 
	#LPTIM_CFGR_CKPOL_Pos
 (1U)

	)

3026 
	#LPTIM_CFGR_CKPOL_Msk
 (0x3U << 
LPTIM_CFGR_CKPOL_Pos
è

	)

3027 
	#LPTIM_CFGR_CKPOL
 
LPTIM_CFGR_CKPOL_Msk


	)

3028 
	#LPTIM_CFGR_CKPOL_0
 (0x1U << 
LPTIM_CFGR_CKPOL_Pos
è

	)

3029 
	#LPTIM_CFGR_CKPOL_1
 (0x2U << 
LPTIM_CFGR_CKPOL_Pos
è

	)

3031 
	#LPTIM_CFGR_CKFLT_Pos
 (3U)

	)

3032 
	#LPTIM_CFGR_CKFLT_Msk
 (0x3U << 
LPTIM_CFGR_CKFLT_Pos
è

	)

3033 
	#LPTIM_CFGR_CKFLT
 
LPTIM_CFGR_CKFLT_Msk


	)

3034 
	#LPTIM_CFGR_CKFLT_0
 (0x1U << 
LPTIM_CFGR_CKFLT_Pos
è

	)

3035 
	#LPTIM_CFGR_CKFLT_1
 (0x2U << 
LPTIM_CFGR_CKFLT_Pos
è

	)

3037 
	#LPTIM_CFGR_TRGFLT_Pos
 (6U)

	)

3038 
	#LPTIM_CFGR_TRGFLT_Msk
 (0x3U << 
LPTIM_CFGR_TRGFLT_Pos
è

	)

3039 
	#LPTIM_CFGR_TRGFLT
 
LPTIM_CFGR_TRGFLT_Msk


	)

3040 
	#LPTIM_CFGR_TRGFLT_0
 (0x1U << 
LPTIM_CFGR_TRGFLT_Pos
è

	)

3041 
	#LPTIM_CFGR_TRGFLT_1
 (0x2U << 
LPTIM_CFGR_TRGFLT_Pos
è

	)

3043 
	#LPTIM_CFGR_PRESC_Pos
 (9U)

	)

3044 
	#LPTIM_CFGR_PRESC_Msk
 (0x7U << 
LPTIM_CFGR_PRESC_Pos
è

	)

3045 
	#LPTIM_CFGR_PRESC
 
LPTIM_CFGR_PRESC_Msk


	)

3046 
	#LPTIM_CFGR_PRESC_0
 (0x1U << 
LPTIM_CFGR_PRESC_Pos
è

	)

3047 
	#LPTIM_CFGR_PRESC_1
 (0x2U << 
LPTIM_CFGR_PRESC_Pos
è

	)

3048 
	#LPTIM_CFGR_PRESC_2
 (0x4U << 
LPTIM_CFGR_PRESC_Pos
è

	)

3050 
	#LPTIM_CFGR_TRIGSEL_Pos
 (13U)

	)

3051 
	#LPTIM_CFGR_TRIGSEL_Msk
 (0x7U << 
LPTIM_CFGR_TRIGSEL_Pos
è

	)

3052 
	#LPTIM_CFGR_TRIGSEL
 
LPTIM_CFGR_TRIGSEL_Msk


	)

3053 
	#LPTIM_CFGR_TRIGSEL_0
 (0x1U << 
LPTIM_CFGR_TRIGSEL_Pos
è

	)

3054 
	#LPTIM_CFGR_TRIGSEL_1
 (0x2U << 
LPTIM_CFGR_TRIGSEL_Pos
è

	)

3055 
	#LPTIM_CFGR_TRIGSEL_2
 (0x4U << 
LPTIM_CFGR_TRIGSEL_Pos
è

	)

3057 
	#LPTIM_CFGR_TRIGEN_Pos
 (17U)

	)

3058 
	#LPTIM_CFGR_TRIGEN_Msk
 (0x3U << 
LPTIM_CFGR_TRIGEN_Pos
è

	)

3059 
	#LPTIM_CFGR_TRIGEN
 
LPTIM_CFGR_TRIGEN_Msk


	)

3060 
	#LPTIM_CFGR_TRIGEN_0
 (0x1U << 
LPTIM_CFGR_TRIGEN_Pos
è

	)

3061 
	#LPTIM_CFGR_TRIGEN_1
 (0x2U << 
LPTIM_CFGR_TRIGEN_Pos
è

	)

3063 
	#LPTIM_CFGR_TIMOUT_Pos
 (19U)

	)

3064 
	#LPTIM_CFGR_TIMOUT_Msk
 (0x1U << 
LPTIM_CFGR_TIMOUT_Pos
è

	)

3065 
	#LPTIM_CFGR_TIMOUT
 
LPTIM_CFGR_TIMOUT_Msk


	)

3066 
	#LPTIM_CFGR_WAVE_Pos
 (20U)

	)

3067 
	#LPTIM_CFGR_WAVE_Msk
 (0x1U << 
LPTIM_CFGR_WAVE_Pos
è

	)

3068 
	#LPTIM_CFGR_WAVE
 
LPTIM_CFGR_WAVE_Msk


	)

3069 
	#LPTIM_CFGR_WAVPOL_Pos
 (21U)

	)

3070 
	#LPTIM_CFGR_WAVPOL_Msk
 (0x1U << 
LPTIM_CFGR_WAVPOL_Pos
è

	)

3071 
	#LPTIM_CFGR_WAVPOL
 
LPTIM_CFGR_WAVPOL_Msk


	)

3072 
	#LPTIM_CFGR_PRELOAD_Pos
 (22U)

	)

3073 
	#LPTIM_CFGR_PRELOAD_Msk
 (0x1U << 
LPTIM_CFGR_PRELOAD_Pos
è

	)

3074 
	#LPTIM_CFGR_PRELOAD
 
LPTIM_CFGR_PRELOAD_Msk


	)

3075 
	#LPTIM_CFGR_COUNTMODE_Pos
 (23U)

	)

3076 
	#LPTIM_CFGR_COUNTMODE_Msk
 (0x1U << 
LPTIM_CFGR_COUNTMODE_Pos
è

	)

3077 
	#LPTIM_CFGR_COUNTMODE
 
LPTIM_CFGR_COUNTMODE_Msk


	)

3078 
	#LPTIM_CFGR_ENC_Pos
 (24U)

	)

3079 
	#LPTIM_CFGR_ENC_Msk
 (0x1U << 
LPTIM_CFGR_ENC_Pos
è

	)

3080 
	#LPTIM_CFGR_ENC
 
LPTIM_CFGR_ENC_Msk


	)

3083 
	#LPTIM_CR_ENABLE_Pos
 (0U)

	)

3084 
	#LPTIM_CR_ENABLE_Msk
 (0x1U << 
LPTIM_CR_ENABLE_Pos
è

	)

3085 
	#LPTIM_CR_ENABLE
 
LPTIM_CR_ENABLE_Msk


	)

3086 
	#LPTIM_CR_SNGSTRT_Pos
 (1U)

	)

3087 
	#LPTIM_CR_SNGSTRT_Msk
 (0x1U << 
LPTIM_CR_SNGSTRT_Pos
è

	)

3088 
	#LPTIM_CR_SNGSTRT
 
LPTIM_CR_SNGSTRT_Msk


	)

3089 
	#LPTIM_CR_CNTSTRT_Pos
 (2U)

	)

3090 
	#LPTIM_CR_CNTSTRT_Msk
 (0x1U << 
LPTIM_CR_CNTSTRT_Pos
è

	)

3091 
	#LPTIM_CR_CNTSTRT
 
LPTIM_CR_CNTSTRT_Msk


	)

3094 
	#LPTIM_CMP_CMP_Pos
 (0U)

	)

3095 
	#LPTIM_CMP_CMP_Msk
 (0xFFFFU << 
LPTIM_CMP_CMP_Pos
è

	)

3096 
	#LPTIM_CMP_CMP
 
LPTIM_CMP_CMP_Msk


	)

3099 
	#LPTIM_ARR_ARR_Pos
 (0U)

	)

3100 
	#LPTIM_ARR_ARR_Msk
 (0xFFFFU << 
LPTIM_ARR_ARR_Pos
è

	)

3101 
	#LPTIM_ARR_ARR
 
LPTIM_ARR_ARR_Msk


	)

3104 
	#LPTIM_CNT_CNT_Pos
 (0U)

	)

3105 
	#LPTIM_CNT_CNT_Msk
 (0xFFFFU << 
LPTIM_CNT_CNT_Pos
è

	)

3106 
	#LPTIM_CNT_CNT
 
LPTIM_CNT_CNT_Msk


	)

3115 
	#FW_CSSA_ADD_Pos
 (8U)

	)

3116 
	#FW_CSSA_ADD_Msk
 (0xFFFFU << 
FW_CSSA_ADD_Pos
è

	)

3117 
	#FW_CSSA_ADD
 
FW_CSSA_ADD_Msk


	)

3118 
	#FW_CSL_LENG_Pos
 (8U)

	)

3119 
	#FW_CSL_LENG_Msk
 (0x3FFFU << 
FW_CSL_LENG_Pos
è

	)

3120 
	#FW_CSL_LENG
 
FW_CSL_LENG_Msk


	)

3121 
	#FW_NVDSSA_ADD_Pos
 (8U)

	)

3122 
	#FW_NVDSSA_ADD_Msk
 (0xFFFFU << 
FW_NVDSSA_ADD_Pos
è

	)

3123 
	#FW_NVDSSA_ADD
 
FW_NVDSSA_ADD_Msk


	)

3124 
	#FW_NVDSL_LENG_Pos
 (8U)

	)

3125 
	#FW_NVDSL_LENG_Msk
 (0x3FFFU << 
FW_NVDSL_LENG_Pos
è

	)

3126 
	#FW_NVDSL_LENG
 
FW_NVDSL_LENG_Msk


	)

3127 
	#FW_VDSSA_ADD_Pos
 (6U)

	)

3128 
	#FW_VDSSA_ADD_Msk
 (0x3FFU << 
FW_VDSSA_ADD_Pos
è

	)

3129 
	#FW_VDSSA_ADD
 
FW_VDSSA_ADD_Msk


	)

3130 
	#FW_VDSL_LENG_Pos
 (6U)

	)

3131 
	#FW_VDSL_LENG_Msk
 (0x3FFU << 
FW_VDSL_LENG_Pos
è

	)

3132 
	#FW_VDSL_LENG
 
FW_VDSL_LENG_Msk


	)

3135 
	#FW_CR_FPA_Pos
 (0U)

	)

3136 
	#FW_CR_FPA_Msk
 (0x1U << 
FW_CR_FPA_Pos
è

	)

3137 
	#FW_CR_FPA
 
FW_CR_FPA_Msk


	)

3138 
	#FW_CR_VDS_Pos
 (1U)

	)

3139 
	#FW_CR_VDS_Msk
 (0x1U << 
FW_CR_VDS_Pos
è

	)

3140 
	#FW_CR_VDS
 
FW_CR_VDS_Msk


	)

3141 
	#FW_CR_VDE_Pos
 (2U)

	)

3142 
	#FW_CR_VDE_Msk
 (0x1U << 
FW_CR_VDE_Pos
è

	)

3143 
	#FW_CR_VDE
 
FW_CR_VDE_Msk


	)

3151 
	#PWR_PVD_SUPPORT


	)

3154 
	#PWR_CR_LPSDSR_Pos
 (0U)

	)

3155 
	#PWR_CR_LPSDSR_Msk
 (0x1U << 
PWR_CR_LPSDSR_Pos
è

	)

3156 
	#PWR_CR_LPSDSR
 
PWR_CR_LPSDSR_Msk


	)

3157 
	#PWR_CR_PDDS_Pos
 (1U)

	)

3158 
	#PWR_CR_PDDS_Msk
 (0x1U << 
PWR_CR_PDDS_Pos
è

	)

3159 
	#PWR_CR_PDDS
 
PWR_CR_PDDS_Msk


	)

3160 
	#PWR_CR_CWUF_Pos
 (2U)

	)

3161 
	#PWR_CR_CWUF_Msk
 (0x1U << 
PWR_CR_CWUF_Pos
è

	)

3162 
	#PWR_CR_CWUF
 
PWR_CR_CWUF_Msk


	)

3163 
	#PWR_CR_CSBF_Pos
 (3U)

	)

3164 
	#PWR_CR_CSBF_Msk
 (0x1U << 
PWR_CR_CSBF_Pos
è

	)

3165 
	#PWR_CR_CSBF
 
PWR_CR_CSBF_Msk


	)

3166 
	#PWR_CR_PVDE_Pos
 (4U)

	)

3167 
	#PWR_CR_PVDE_Msk
 (0x1U << 
PWR_CR_PVDE_Pos
è

	)

3168 
	#PWR_CR_PVDE
 
PWR_CR_PVDE_Msk


	)

3170 
	#PWR_CR_PLS_Pos
 (5U)

	)

3171 
	#PWR_CR_PLS_Msk
 (0x7U << 
PWR_CR_PLS_Pos
è

	)

3172 
	#PWR_CR_PLS
 
PWR_CR_PLS_Msk


	)

3173 
	#PWR_CR_PLS_0
 (0x1U << 
PWR_CR_PLS_Pos
è

	)

3174 
	#PWR_CR_PLS_1
 (0x2U << 
PWR_CR_PLS_Pos
è

	)

3175 
	#PWR_CR_PLS_2
 (0x4U << 
PWR_CR_PLS_Pos
è

	)

3178 
	#PWR_CR_PLS_LEV0
 (0x00000000Uè

	)

3179 
	#PWR_CR_PLS_LEV1
 (0x00000020Uè

	)

3180 
	#PWR_CR_PLS_LEV2
 (0x00000040Uè

	)

3181 
	#PWR_CR_PLS_LEV3
 (0x00000060Uè

	)

3182 
	#PWR_CR_PLS_LEV4
 (0x00000080Uè

	)

3183 
	#PWR_CR_PLS_LEV5
 (0x000000A0Uè

	)

3184 
	#PWR_CR_PLS_LEV6
 (0x000000C0Uè

	)

3185 
	#PWR_CR_PLS_LEV7
 (0x000000E0Uè

	)

3187 
	#PWR_CR_DBP_Pos
 (8U)

	)

3188 
	#PWR_CR_DBP_Msk
 (0x1U << 
PWR_CR_DBP_Pos
è

	)

3189 
	#PWR_CR_DBP
 
PWR_CR_DBP_Msk


	)

3190 
	#PWR_CR_ULP_Pos
 (9U)

	)

3191 
	#PWR_CR_ULP_Msk
 (0x1U << 
PWR_CR_ULP_Pos
è

	)

3192 
	#PWR_CR_ULP
 
PWR_CR_ULP_Msk


	)

3193 
	#PWR_CR_FWU_Pos
 (10U)

	)

3194 
	#PWR_CR_FWU_Msk
 (0x1U << 
PWR_CR_FWU_Pos
è

	)

3195 
	#PWR_CR_FWU
 
PWR_CR_FWU_Msk


	)

3197 
	#PWR_CR_VOS_Pos
 (11U)

	)

3198 
	#PWR_CR_VOS_Msk
 (0x3U << 
PWR_CR_VOS_Pos
è

	)

3199 
	#PWR_CR_VOS
 
PWR_CR_VOS_Msk


	)

3200 
	#PWR_CR_VOS_0
 (0x1U << 
PWR_CR_VOS_Pos
è

	)

3201 
	#PWR_CR_VOS_1
 (0x2U << 
PWR_CR_VOS_Pos
è

	)

3202 
	#PWR_CR_DSEEKOFF_Pos
 (13U)

	)

3203 
	#PWR_CR_DSEEKOFF_Msk
 (0x1U << 
PWR_CR_DSEEKOFF_Pos
è

	)

3204 
	#PWR_CR_DSEEKOFF
 
PWR_CR_DSEEKOFF_Msk


	)

3205 
	#PWR_CR_LPRUN_Pos
 (14U)

	)

3206 
	#PWR_CR_LPRUN_Msk
 (0x1U << 
PWR_CR_LPRUN_Pos
è

	)

3207 
	#PWR_CR_LPRUN
 
PWR_CR_LPRUN_Msk


	)

3210 
	#PWR_CSR_WUF_Pos
 (0U)

	)

3211 
	#PWR_CSR_WUF_Msk
 (0x1U << 
PWR_CSR_WUF_Pos
è

	)

3212 
	#PWR_CSR_WUF
 
PWR_CSR_WUF_Msk


	)

3213 
	#PWR_CSR_SBF_Pos
 (1U)

	)

3214 
	#PWR_CSR_SBF_Msk
 (0x1U << 
PWR_CSR_SBF_Pos
è

	)

3215 
	#PWR_CSR_SBF
 
PWR_CSR_SBF_Msk


	)

3216 
	#PWR_CSR_PVDO_Pos
 (2U)

	)

3217 
	#PWR_CSR_PVDO_Msk
 (0x1U << 
PWR_CSR_PVDO_Pos
è

	)

3218 
	#PWR_CSR_PVDO
 
PWR_CSR_PVDO_Msk


	)

3219 
	#PWR_CSR_VREFINTRDYF_Pos
 (3U)

	)

3220 
	#PWR_CSR_VREFINTRDYF_Msk
 (0x1U << 
PWR_CSR_VREFINTRDYF_Pos
è

	)

3221 
	#PWR_CSR_VREFINTRDYF
 
PWR_CSR_VREFINTRDYF_Msk


	)

3222 
	#PWR_CSR_VOSF_Pos
 (4U)

	)

3223 
	#PWR_CSR_VOSF_Msk
 (0x1U << 
PWR_CSR_VOSF_Pos
è

	)

3224 
	#PWR_CSR_VOSF
 
PWR_CSR_VOSF_Msk


	)

3225 
	#PWR_CSR_REGLPF_Pos
 (5U)

	)

3226 
	#PWR_CSR_REGLPF_Msk
 (0x1U << 
PWR_CSR_REGLPF_Pos
è

	)

3227 
	#PWR_CSR_REGLPF
 
PWR_CSR_REGLPF_Msk


	)

3229 
	#PWR_CSR_EWUP1_Pos
 (8U)

	)

3230 
	#PWR_CSR_EWUP1_Msk
 (0x1U << 
PWR_CSR_EWUP1_Pos
è

	)

3231 
	#PWR_CSR_EWUP1
 
PWR_CSR_EWUP1_Msk


	)

3232 
	#PWR_CSR_EWUP2_Pos
 (9U)

	)

3233 
	#PWR_CSR_EWUP2_Msk
 (0x1U << 
PWR_CSR_EWUP2_Pos
è

	)

3234 
	#PWR_CSR_EWUP2
 
PWR_CSR_EWUP2_Msk


	)

3242 
	#RCC_HSECSS_SUPPORT


	)

3245 
	#RCC_CR_HSION_Pos
 (0U)

	)

3246 
	#RCC_CR_HSION_Msk
 (0x1U << 
RCC_CR_HSION_Pos
è

	)

3247 
	#RCC_CR_HSION
 
RCC_CR_HSION_Msk


	)

3248 
	#RCC_CR_HSIKERON_Pos
 (1U)

	)

3249 
	#RCC_CR_HSIKERON_Msk
 (0x1U << 
RCC_CR_HSIKERON_Pos
è

	)

3250 
	#RCC_CR_HSIKERON
 
RCC_CR_HSIKERON_Msk


	)

3251 
	#RCC_CR_HSIRDY_Pos
 (2U)

	)

3252 
	#RCC_CR_HSIRDY_Msk
 (0x1U << 
RCC_CR_HSIRDY_Pos
è

	)

3253 
	#RCC_CR_HSIRDY
 
RCC_CR_HSIRDY_Msk


	)

3254 
	#RCC_CR_HSIDIVEN_Pos
 (3U)

	)

3255 
	#RCC_CR_HSIDIVEN_Msk
 (0x1U << 
RCC_CR_HSIDIVEN_Pos
è

	)

3256 
	#RCC_CR_HSIDIVEN
 
RCC_CR_HSIDIVEN_Msk


	)

3257 
	#RCC_CR_HSIDIVF_Pos
 (4U)

	)

3258 
	#RCC_CR_HSIDIVF_Msk
 (0x1U << 
RCC_CR_HSIDIVF_Pos
è

	)

3259 
	#RCC_CR_HSIDIVF
 
RCC_CR_HSIDIVF_Msk


	)

3260 
	#RCC_CR_MSION_Pos
 (8U)

	)

3261 
	#RCC_CR_MSION_Msk
 (0x1U << 
RCC_CR_MSION_Pos
è

	)

3262 
	#RCC_CR_MSION
 
RCC_CR_MSION_Msk


	)

3263 
	#RCC_CR_MSIRDY_Pos
 (9U)

	)

3264 
	#RCC_CR_MSIRDY_Msk
 (0x1U << 
RCC_CR_MSIRDY_Pos
è

	)

3265 
	#RCC_CR_MSIRDY
 
RCC_CR_MSIRDY_Msk


	)

3266 
	#RCC_CR_HSEON_Pos
 (16U)

	)

3267 
	#RCC_CR_HSEON_Msk
 (0x1U << 
RCC_CR_HSEON_Pos
è

	)

3268 
	#RCC_CR_HSEON
 
RCC_CR_HSEON_Msk


	)

3269 
	#RCC_CR_HSERDY_Pos
 (17U)

	)

3270 
	#RCC_CR_HSERDY_Msk
 (0x1U << 
RCC_CR_HSERDY_Pos
è

	)

3271 
	#RCC_CR_HSERDY
 
RCC_CR_HSERDY_Msk


	)

3272 
	#RCC_CR_HSEBYP_Pos
 (18U)

	)

3273 
	#RCC_CR_HSEBYP_Msk
 (0x1U << 
RCC_CR_HSEBYP_Pos
è

	)

3274 
	#RCC_CR_HSEBYP
 
RCC_CR_HSEBYP_Msk


	)

3275 
	#RCC_CR_CSSHSEON_Pos
 (19U)

	)

3276 
	#RCC_CR_CSSHSEON_Msk
 (0x1U << 
RCC_CR_CSSHSEON_Pos
è

	)

3277 
	#RCC_CR_CSSHSEON
 
RCC_CR_CSSHSEON_Msk


	)

3278 
	#RCC_CR_RTCPRE_Pos
 (20U)

	)

3279 
	#RCC_CR_RTCPRE_Msk
 (0x3U << 
RCC_CR_RTCPRE_Pos
è

	)

3280 
	#RCC_CR_RTCPRE
 
RCC_CR_RTCPRE_Msk


	)

3281 
	#RCC_CR_RTCPRE_0
 (0x1U << 
RCC_CR_RTCPRE_Pos
è

	)

3282 
	#RCC_CR_RTCPRE_1
 (0x2U << 
RCC_CR_RTCPRE_Pos
è

	)

3283 
	#RCC_CR_PLLON_Pos
 (24U)

	)

3284 
	#RCC_CR_PLLON_Msk
 (0x1U << 
RCC_CR_PLLON_Pos
è

	)

3285 
	#RCC_CR_PLLON
 
RCC_CR_PLLON_Msk


	)

3286 
	#RCC_CR_PLLRDY_Pos
 (25U)

	)

3287 
	#RCC_CR_PLLRDY_Msk
 (0x1U << 
RCC_CR_PLLRDY_Pos
è

	)

3288 
	#RCC_CR_PLLRDY
 
RCC_CR_PLLRDY_Msk


	)

3291 
	#RCC_CR_CSSON
 
RCC_CR_CSSHSEON


	)

3294 
	#RCC_ICSCR_HSICAL_Pos
 (0U)

	)

3295 
	#RCC_ICSCR_HSICAL_Msk
 (0xFFU << 
RCC_ICSCR_HSICAL_Pos
è

	)

3296 
	#RCC_ICSCR_HSICAL
 
RCC_ICSCR_HSICAL_Msk


	)

3297 
	#RCC_ICSCR_HSITRIM_Pos
 (8U)

	)

3298 
	#RCC_ICSCR_HSITRIM_Msk
 (0x1FU << 
RCC_ICSCR_HSITRIM_Pos
è

	)

3299 
	#RCC_ICSCR_HSITRIM
 
RCC_ICSCR_HSITRIM_Msk


	)

3301 
	#RCC_ICSCR_MSIRANGE_Pos
 (13U)

	)

3302 
	#RCC_ICSCR_MSIRANGE_Msk
 (0x7U << 
RCC_ICSCR_MSIRANGE_Pos
è

	)

3303 
	#RCC_ICSCR_MSIRANGE
 
RCC_ICSCR_MSIRANGE_Msk


	)

3304 
	#RCC_ICSCR_MSIRANGE_0
 (0x0U << 
RCC_ICSCR_MSIRANGE_Pos
è

	)

3305 
	#RCC_ICSCR_MSIRANGE_1
 (0x1U << 
RCC_ICSCR_MSIRANGE_Pos
è

	)

3306 
	#RCC_ICSCR_MSIRANGE_2
 (0x2U << 
RCC_ICSCR_MSIRANGE_Pos
è

	)

3307 
	#RCC_ICSCR_MSIRANGE_3
 (0x3U << 
RCC_ICSCR_MSIRANGE_Pos
è

	)

3308 
	#RCC_ICSCR_MSIRANGE_4
 (0x4U << 
RCC_ICSCR_MSIRANGE_Pos
è

	)

3309 
	#RCC_ICSCR_MSIRANGE_5
 (0x5U << 
RCC_ICSCR_MSIRANGE_Pos
è

	)

3310 
	#RCC_ICSCR_MSIRANGE_6
 (0x6U << 
RCC_ICSCR_MSIRANGE_Pos
è

	)

3311 
	#RCC_ICSCR_MSICAL_Pos
 (16U)

	)

3312 
	#RCC_ICSCR_MSICAL_Msk
 (0xFFU << 
RCC_ICSCR_MSICAL_Pos
è

	)

3313 
	#RCC_ICSCR_MSICAL
 
RCC_ICSCR_MSICAL_Msk


	)

3314 
	#RCC_ICSCR_MSITRIM_Pos
 (24U)

	)

3315 
	#RCC_ICSCR_MSITRIM_Msk
 (0xFFU << 
RCC_ICSCR_MSITRIM_Pos
è

	)

3316 
	#RCC_ICSCR_MSITRIM
 
RCC_ICSCR_MSITRIM_Msk


	)

3321 
	#RCC_CFGR_SW_Pos
 (0U)

	)

3322 
	#RCC_CFGR_SW_Msk
 (0x3U << 
RCC_CFGR_SW_Pos
è

	)

3323 
	#RCC_CFGR_SW
 
RCC_CFGR_SW_Msk


	)

3324 
	#RCC_CFGR_SW_0
 (0x1U << 
RCC_CFGR_SW_Pos
è

	)

3325 
	#RCC_CFGR_SW_1
 (0x2U << 
RCC_CFGR_SW_Pos
è

	)

3327 
	#RCC_CFGR_SW_MSI
 (0x00000000Uè

	)

3328 
	#RCC_CFGR_SW_HSI
 (0x00000001Uè

	)

3329 
	#RCC_CFGR_SW_HSE
 (0x00000002Uè

	)

3330 
	#RCC_CFGR_SW_PLL
 (0x00000003Uè

	)

3333 
	#RCC_CFGR_SWS_Pos
 (2U)

	)

3334 
	#RCC_CFGR_SWS_Msk
 (0x3U << 
RCC_CFGR_SWS_Pos
è

	)

3335 
	#RCC_CFGR_SWS
 
RCC_CFGR_SWS_Msk


	)

3336 
	#RCC_CFGR_SWS_0
 (0x1U << 
RCC_CFGR_SWS_Pos
è

	)

3337 
	#RCC_CFGR_SWS_1
 (0x2U << 
RCC_CFGR_SWS_Pos
è

	)

3339 
	#RCC_CFGR_SWS_MSI
 (0x00000000Uè

	)

3340 
	#RCC_CFGR_SWS_HSI
 (0x00000004Uè

	)

3341 
	#RCC_CFGR_SWS_HSE
 (0x00000008Uè

	)

3342 
	#RCC_CFGR_SWS_PLL
 (0x0000000CUè

	)

3345 
	#RCC_CFGR_HPRE_Pos
 (4U)

	)

3346 
	#RCC_CFGR_HPRE_Msk
 (0xFU << 
RCC_CFGR_HPRE_Pos
è

	)

3347 
	#RCC_CFGR_HPRE
 
RCC_CFGR_HPRE_Msk


	)

3348 
	#RCC_CFGR_HPRE_0
 (0x1U << 
RCC_CFGR_HPRE_Pos
è

	)

3349 
	#RCC_CFGR_HPRE_1
 (0x2U << 
RCC_CFGR_HPRE_Pos
è

	)

3350 
	#RCC_CFGR_HPRE_2
 (0x4U << 
RCC_CFGR_HPRE_Pos
è

	)

3351 
	#RCC_CFGR_HPRE_3
 (0x8U << 
RCC_CFGR_HPRE_Pos
è

	)

3353 
	#RCC_CFGR_HPRE_DIV1
 (0x00000000Uè

	)

3354 
	#RCC_CFGR_HPRE_DIV2
 (0x00000080Uè

	)

3355 
	#RCC_CFGR_HPRE_DIV4
 (0x00000090Uè

	)

3356 
	#RCC_CFGR_HPRE_DIV8
 (0x000000A0Uè

	)

3357 
	#RCC_CFGR_HPRE_DIV16
 (0x000000B0Uè

	)

3358 
	#RCC_CFGR_HPRE_DIV64
 (0x000000C0Uè

	)

3359 
	#RCC_CFGR_HPRE_DIV128
 (0x000000D0Uè

	)

3360 
	#RCC_CFGR_HPRE_DIV256
 (0x000000E0Uè

	)

3361 
	#RCC_CFGR_HPRE_DIV512
 (0x000000F0Uè

	)

3364 
	#RCC_CFGR_PPRE1_Pos
 (8U)

	)

3365 
	#RCC_CFGR_PPRE1_Msk
 (0x7U << 
RCC_CFGR_PPRE1_Pos
è

	)

3366 
	#RCC_CFGR_PPRE1
 
RCC_CFGR_PPRE1_Msk


	)

3367 
	#RCC_CFGR_PPRE1_0
 (0x1U << 
RCC_CFGR_PPRE1_Pos
è

	)

3368 
	#RCC_CFGR_PPRE1_1
 (0x2U << 
RCC_CFGR_PPRE1_Pos
è

	)

3369 
	#RCC_CFGR_PPRE1_2
 (0x4U << 
RCC_CFGR_PPRE1_Pos
è

	)

3371 
	#RCC_CFGR_PPRE1_DIV1
 (0x00000000Uè

	)

3372 
	#RCC_CFGR_PPRE1_DIV2
 (0x00000400Uè

	)

3373 
	#RCC_CFGR_PPRE1_DIV4
 (0x00000500Uè

	)

3374 
	#RCC_CFGR_PPRE1_DIV8
 (0x00000600Uè

	)

3375 
	#RCC_CFGR_PPRE1_DIV16
 (0x00000700Uè

	)

3378 
	#RCC_CFGR_PPRE2_Pos
 (11U)

	)

3379 
	#RCC_CFGR_PPRE2_Msk
 (0x7U << 
RCC_CFGR_PPRE2_Pos
è

	)

3380 
	#RCC_CFGR_PPRE2
 
RCC_CFGR_PPRE2_Msk


	)

3381 
	#RCC_CFGR_PPRE2_0
 (0x1U << 
RCC_CFGR_PPRE2_Pos
è

	)

3382 
	#RCC_CFGR_PPRE2_1
 (0x2U << 
RCC_CFGR_PPRE2_Pos
è

	)

3383 
	#RCC_CFGR_PPRE2_2
 (0x4U << 
RCC_CFGR_PPRE2_Pos
è

	)

3385 
	#RCC_CFGR_PPRE2_DIV1
 (0x00000000Uè

	)

3386 
	#RCC_CFGR_PPRE2_DIV2
 (0x00002000Uè

	)

3387 
	#RCC_CFGR_PPRE2_DIV4
 (0x00002800Uè

	)

3388 
	#RCC_CFGR_PPRE2_DIV8
 (0x00003000Uè

	)

3389 
	#RCC_CFGR_PPRE2_DIV16
 (0x00003800Uè

	)

3391 
	#RCC_CFGR_STOPWUCK_Pos
 (15U)

	)

3392 
	#RCC_CFGR_STOPWUCK_Msk
 (0x1U << 
RCC_CFGR_STOPWUCK_Pos
è

	)

3393 
	#RCC_CFGR_STOPWUCK
 
RCC_CFGR_STOPWUCK_Msk


	)

3396 
	#RCC_CFGR_PLLSRC_Pos
 (16U)

	)

3397 
	#RCC_CFGR_PLLSRC_Msk
 (0x1U << 
RCC_CFGR_PLLSRC_Pos
è

	)

3398 
	#RCC_CFGR_PLLSRC
 
RCC_CFGR_PLLSRC_Msk


	)

3400 
	#RCC_CFGR_PLLSRC_HSI
 (0x00000000Uè

	)

3401 
	#RCC_CFGR_PLLSRC_HSE
 (0x00010000Uè

	)

3405 
	#RCC_CFGR_PLLMUL_Pos
 (18U)

	)

3406 
	#RCC_CFGR_PLLMUL_Msk
 (0xFU << 
RCC_CFGR_PLLMUL_Pos
è

	)

3407 
	#RCC_CFGR_PLLMUL
 
RCC_CFGR_PLLMUL_Msk


	)

3408 
	#RCC_CFGR_PLLMUL_0
 (0x1U << 
RCC_CFGR_PLLMUL_Pos
è

	)

3409 
	#RCC_CFGR_PLLMUL_1
 (0x2U << 
RCC_CFGR_PLLMUL_Pos
è

	)

3410 
	#RCC_CFGR_PLLMUL_2
 (0x4U << 
RCC_CFGR_PLLMUL_Pos
è

	)

3411 
	#RCC_CFGR_PLLMUL_3
 (0x8U << 
RCC_CFGR_PLLMUL_Pos
è

	)

3413 
	#RCC_CFGR_PLLMUL3
 (0x00000000Uè

	)

3414 
	#RCC_CFGR_PLLMUL4
 (0x00040000Uè

	)

3415 
	#RCC_CFGR_PLLMUL6
 (0x00080000Uè

	)

3416 
	#RCC_CFGR_PLLMUL8
 (0x000C0000Uè

	)

3417 
	#RCC_CFGR_PLLMUL12
 (0x00100000Uè

	)

3418 
	#RCC_CFGR_PLLMUL16
 (0x00140000Uè

	)

3419 
	#RCC_CFGR_PLLMUL24
 (0x00180000Uè

	)

3420 
	#RCC_CFGR_PLLMUL32
 (0x001C0000Uè

	)

3421 
	#RCC_CFGR_PLLMUL48
 (0x00200000Uè

	)

3424 
	#RCC_CFGR_PLLDIV_Pos
 (22U)

	)

3425 
	#RCC_CFGR_PLLDIV_Msk
 (0x3U << 
RCC_CFGR_PLLDIV_Pos
è

	)

3426 
	#RCC_CFGR_PLLDIV
 
RCC_CFGR_PLLDIV_Msk


	)

3427 
	#RCC_CFGR_PLLDIV_0
 (0x1U << 
RCC_CFGR_PLLDIV_Pos
è

	)

3428 
	#RCC_CFGR_PLLDIV_1
 (0x2U << 
RCC_CFGR_PLLDIV_Pos
è

	)

3430 
	#RCC_CFGR_PLLDIV2_Pos
 (22U)

	)

3431 
	#RCC_CFGR_PLLDIV2_Msk
 (0x1U << 
RCC_CFGR_PLLDIV2_Pos
è

	)

3432 
	#RCC_CFGR_PLLDIV2
 
RCC_CFGR_PLLDIV2_Msk


	)

3433 
	#RCC_CFGR_PLLDIV3_Pos
 (23U)

	)

3434 
	#RCC_CFGR_PLLDIV3_Msk
 (0x1U << 
RCC_CFGR_PLLDIV3_Pos
è

	)

3435 
	#RCC_CFGR_PLLDIV3
 
RCC_CFGR_PLLDIV3_Msk


	)

3436 
	#RCC_CFGR_PLLDIV4_Pos
 (22U)

	)

3437 
	#RCC_CFGR_PLLDIV4_Msk
 (0x3U << 
RCC_CFGR_PLLDIV4_Pos
è

	)

3438 
	#RCC_CFGR_PLLDIV4
 
RCC_CFGR_PLLDIV4_Msk


	)

3441 
	#RCC_CFGR_MCOSEL_Pos
 (24U)

	)

3442 
	#RCC_CFGR_MCOSEL_Msk
 (0xFU << 
RCC_CFGR_MCOSEL_Pos
è

	)

3443 
	#RCC_CFGR_MCOSEL
 
RCC_CFGR_MCOSEL_Msk


	)

3444 
	#RCC_CFGR_MCOSEL_0
 (0x1U << 
RCC_CFGR_MCOSEL_Pos
è

	)

3445 
	#RCC_CFGR_MCOSEL_1
 (0x2U << 
RCC_CFGR_MCOSEL_Pos
è

	)

3446 
	#RCC_CFGR_MCOSEL_2
 (0x4U << 
RCC_CFGR_MCOSEL_Pos
è

	)

3447 
	#RCC_CFGR_MCOSEL_3
 (0x8U << 
RCC_CFGR_MCOSEL_Pos
è

	)

3449 
	#RCC_CFGR_MCOSEL_NOCLOCK
 (0x00000000Uè

	)

3450 
	#RCC_CFGR_MCOSEL_SYSCLK_Pos
 (24U)

	)

3451 
	#RCC_CFGR_MCOSEL_SYSCLK_Msk
 (0x1U << 
RCC_CFGR_MCOSEL_SYSCLK_Pos
è

	)

3452 
	#RCC_CFGR_MCOSEL_SYSCLK
 
RCC_CFGR_MCOSEL_SYSCLK_Msk


	)

3453 
	#RCC_CFGR_MCOSEL_HSI_Pos
 (25U)

	)

3454 
	#RCC_CFGR_MCOSEL_HSI_Msk
 (0x1U << 
RCC_CFGR_MCOSEL_HSI_Pos
è

	)

3455 
	#RCC_CFGR_MCOSEL_HSI
 
RCC_CFGR_MCOSEL_HSI_Msk


	)

3456 
	#RCC_CFGR_MCOSEL_MSI_Pos
 (24U)

	)

3457 
	#RCC_CFGR_MCOSEL_MSI_Msk
 (0x3U << 
RCC_CFGR_MCOSEL_MSI_Pos
è

	)

3458 
	#RCC_CFGR_MCOSEL_MSI
 
RCC_CFGR_MCOSEL_MSI_Msk


	)

3459 
	#RCC_CFGR_MCOSEL_HSE_Pos
 (26U)

	)

3460 
	#RCC_CFGR_MCOSEL_HSE_Msk
 (0x1U << 
RCC_CFGR_MCOSEL_HSE_Pos
è

	)

3461 
	#RCC_CFGR_MCOSEL_HSE
 
RCC_CFGR_MCOSEL_HSE_Msk


	)

3462 
	#RCC_CFGR_MCOSEL_PLL_Pos
 (24U)

	)

3463 
	#RCC_CFGR_MCOSEL_PLL_Msk
 (0x5U << 
RCC_CFGR_MCOSEL_PLL_Pos
è

	)

3464 
	#RCC_CFGR_MCOSEL_PLL
 
RCC_CFGR_MCOSEL_PLL_Msk


	)

3465 
	#RCC_CFGR_MCOSEL_LSI_Pos
 (25U)

	)

3466 
	#RCC_CFGR_MCOSEL_LSI_Msk
 (0x3U << 
RCC_CFGR_MCOSEL_LSI_Pos
è

	)

3467 
	#RCC_CFGR_MCOSEL_LSI
 
RCC_CFGR_MCOSEL_LSI_Msk


	)

3468 
	#RCC_CFGR_MCOSEL_LSE_Pos
 (24U)

	)

3469 
	#RCC_CFGR_MCOSEL_LSE_Msk
 (0x7U << 
RCC_CFGR_MCOSEL_LSE_Pos
è

	)

3470 
	#RCC_CFGR_MCOSEL_LSE
 
RCC_CFGR_MCOSEL_LSE_Msk


	)

3472 
	#RCC_CFGR_MCOPRE_Pos
 (28U)

	)

3473 
	#RCC_CFGR_MCOPRE_Msk
 (0x7U << 
RCC_CFGR_MCOPRE_Pos
è

	)

3474 
	#RCC_CFGR_MCOPRE
 
RCC_CFGR_MCOPRE_Msk


	)

3475 
	#RCC_CFGR_MCOPRE_0
 (0x1U << 
RCC_CFGR_MCOPRE_Pos
è

	)

3476 
	#RCC_CFGR_MCOPRE_1
 (0x2U << 
RCC_CFGR_MCOPRE_Pos
è

	)

3477 
	#RCC_CFGR_MCOPRE_2
 (0x4U << 
RCC_CFGR_MCOPRE_Pos
è

	)

3479 
	#RCC_CFGR_MCOPRE_DIV1
 (0x00000000Uè

	)

3480 
	#RCC_CFGR_MCOPRE_DIV2
 (0x10000000Uè

	)

3481 
	#RCC_CFGR_MCOPRE_DIV4
 (0x20000000Uè

	)

3482 
	#RCC_CFGR_MCOPRE_DIV8
 (0x30000000Uè

	)

3483 
	#RCC_CFGR_MCOPRE_DIV16
 (0x40000000Uè

	)

3486 
	#RCC_CFGR_MCO_NOCLOCK
 
RCC_CFGR_MCOSEL_NOCLOCK


	)

3487 
	#RCC_CFGR_MCO_SYSCLK
 
RCC_CFGR_MCOSEL_SYSCLK


	)

3488 
	#RCC_CFGR_MCO_HSI
 
RCC_CFGR_MCOSEL_HSI


	)

3489 
	#RCC_CFGR_MCO_MSI
 
RCC_CFGR_MCOSEL_MSI


	)

3490 
	#RCC_CFGR_MCO_HSE
 
RCC_CFGR_MCOSEL_HSE


	)

3491 
	#RCC_CFGR_MCO_PLL
 
RCC_CFGR_MCOSEL_PLL


	)

3492 
	#RCC_CFGR_MCO_LSI
 
RCC_CFGR_MCOSEL_LSI


	)

3493 
	#RCC_CFGR_MCO_LSE
 
RCC_CFGR_MCOSEL_LSE


	)

3494 #ifdeà
RCC_CFGR_MCOSEL_HSI48


3495 
	#RCC_CFGR_MCO_HSI48
 
RCC_CFGR_MCOSEL_HSI48


	)

3498 
	#RCC_CFGR_MCO_PRE
 
RCC_CFGR_MCOPRE


	)

3499 
	#RCC_CFGR_MCO_PRE_1
 
RCC_CFGR_MCOPRE_DIV1


	)

3500 
	#RCC_CFGR_MCO_PRE_2
 
RCC_CFGR_MCOPRE_DIV2


	)

3501 
	#RCC_CFGR_MCO_PRE_4
 
RCC_CFGR_MCOPRE_DIV4


	)

3502 
	#RCC_CFGR_MCO_PRE_8
 
RCC_CFGR_MCOPRE_DIV8


	)

3503 
	#RCC_CFGR_MCO_PRE_16
 
RCC_CFGR_MCOPRE_DIV16


	)

3506 
	#RCC_CIER_LSIRDYIE_Pos
 (0U)

	)

3507 
	#RCC_CIER_LSIRDYIE_Msk
 (0x1U << 
RCC_CIER_LSIRDYIE_Pos
è

	)

3508 
	#RCC_CIER_LSIRDYIE
 
RCC_CIER_LSIRDYIE_Msk


	)

3509 
	#RCC_CIER_LSERDYIE_Pos
 (1U)

	)

3510 
	#RCC_CIER_LSERDYIE_Msk
 (0x1U << 
RCC_CIER_LSERDYIE_Pos
è

	)

3511 
	#RCC_CIER_LSERDYIE
 
RCC_CIER_LSERDYIE_Msk


	)

3512 
	#RCC_CIER_HSIRDYIE_Pos
 (2U)

	)

3513 
	#RCC_CIER_HSIRDYIE_Msk
 (0x1U << 
RCC_CIER_HSIRDYIE_Pos
è

	)

3514 
	#RCC_CIER_HSIRDYIE
 
RCC_CIER_HSIRDYIE_Msk


	)

3515 
	#RCC_CIER_HSERDYIE_Pos
 (3U)

	)

3516 
	#RCC_CIER_HSERDYIE_Msk
 (0x1U << 
RCC_CIER_HSERDYIE_Pos
è

	)

3517 
	#RCC_CIER_HSERDYIE
 
RCC_CIER_HSERDYIE_Msk


	)

3518 
	#RCC_CIER_PLLRDYIE_Pos
 (4U)

	)

3519 
	#RCC_CIER_PLLRDYIE_Msk
 (0x1U << 
RCC_CIER_PLLRDYIE_Pos
è

	)

3520 
	#RCC_CIER_PLLRDYIE
 
RCC_CIER_PLLRDYIE_Msk


	)

3521 
	#RCC_CIER_MSIRDYIE_Pos
 (5U)

	)

3522 
	#RCC_CIER_MSIRDYIE_Msk
 (0x1U << 
RCC_CIER_MSIRDYIE_Pos
è

	)

3523 
	#RCC_CIER_MSIRDYIE
 
RCC_CIER_MSIRDYIE_Msk


	)

3524 
	#RCC_CIER_CSSLSE_Pos
 (7U)

	)

3525 
	#RCC_CIER_CSSLSE_Msk
 (0x1U << 
RCC_CIER_CSSLSE_Pos
è

	)

3526 
	#RCC_CIER_CSSLSE
 
RCC_CIER_CSSLSE_Msk


	)

3529 
	#RCC_CIER_LSECSSIE
 
RCC_CIER_CSSLSE


	)

3532 
	#RCC_CIFR_LSIRDYF_Pos
 (0U)

	)

3533 
	#RCC_CIFR_LSIRDYF_Msk
 (0x1U << 
RCC_CIFR_LSIRDYF_Pos
è

	)

3534 
	#RCC_CIFR_LSIRDYF
 
RCC_CIFR_LSIRDYF_Msk


	)

3535 
	#RCC_CIFR_LSERDYF_Pos
 (1U)

	)

3536 
	#RCC_CIFR_LSERDYF_Msk
 (0x1U << 
RCC_CIFR_LSERDYF_Pos
è

	)

3537 
	#RCC_CIFR_LSERDYF
 
RCC_CIFR_LSERDYF_Msk


	)

3538 
	#RCC_CIFR_HSIRDYF_Pos
 (2U)

	)

3539 
	#RCC_CIFR_HSIRDYF_Msk
 (0x1U << 
RCC_CIFR_HSIRDYF_Pos
è

	)

3540 
	#RCC_CIFR_HSIRDYF
 
RCC_CIFR_HSIRDYF_Msk


	)

3541 
	#RCC_CIFR_HSERDYF_Pos
 (3U)

	)

3542 
	#RCC_CIFR_HSERDYF_Msk
 (0x1U << 
RCC_CIFR_HSERDYF_Pos
è

	)

3543 
	#RCC_CIFR_HSERDYF
 
RCC_CIFR_HSERDYF_Msk


	)

3544 
	#RCC_CIFR_PLLRDYF_Pos
 (4U)

	)

3545 
	#RCC_CIFR_PLLRDYF_Msk
 (0x1U << 
RCC_CIFR_PLLRDYF_Pos
è

	)

3546 
	#RCC_CIFR_PLLRDYF
 
RCC_CIFR_PLLRDYF_Msk


	)

3547 
	#RCC_CIFR_MSIRDYF_Pos
 (5U)

	)

3548 
	#RCC_CIFR_MSIRDYF_Msk
 (0x1U << 
RCC_CIFR_MSIRDYF_Pos
è

	)

3549 
	#RCC_CIFR_MSIRDYF
 
RCC_CIFR_MSIRDYF_Msk


	)

3550 
	#RCC_CIFR_CSSLSEF_Pos
 (7U)

	)

3551 
	#RCC_CIFR_CSSLSEF_Msk
 (0x1U << 
RCC_CIFR_CSSLSEF_Pos
è

	)

3552 
	#RCC_CIFR_CSSLSEF
 
RCC_CIFR_CSSLSEF_Msk


	)

3553 
	#RCC_CIFR_CSSHSEF_Pos
 (8U)

	)

3554 
	#RCC_CIFR_CSSHSEF_Msk
 (0x1U << 
RCC_CIFR_CSSHSEF_Pos
è

	)

3555 
	#RCC_CIFR_CSSHSEF
 
RCC_CIFR_CSSHSEF_Msk


	)

3558 
	#RCC_CIFR_LSECSSF
 
RCC_CIFR_CSSLSEF


	)

3559 
	#RCC_CIFR_CSSF
 
RCC_CIFR_CSSHSEF


	)

3562 
	#RCC_CICR_LSIRDYC_Pos
 (0U)

	)

3563 
	#RCC_CICR_LSIRDYC_Msk
 (0x1U << 
RCC_CICR_LSIRDYC_Pos
è

	)

3564 
	#RCC_CICR_LSIRDYC
 
RCC_CICR_LSIRDYC_Msk


	)

3565 
	#RCC_CICR_LSERDYC_Pos
 (1U)

	)

3566 
	#RCC_CICR_LSERDYC_Msk
 (0x1U << 
RCC_CICR_LSERDYC_Pos
è

	)

3567 
	#RCC_CICR_LSERDYC
 
RCC_CICR_LSERDYC_Msk


	)

3568 
	#RCC_CICR_HSIRDYC_Pos
 (2U)

	)

3569 
	#RCC_CICR_HSIRDYC_Msk
 (0x1U << 
RCC_CICR_HSIRDYC_Pos
è

	)

3570 
	#RCC_CICR_HSIRDYC
 
RCC_CICR_HSIRDYC_Msk


	)

3571 
	#RCC_CICR_HSERDYC_Pos
 (3U)

	)

3572 
	#RCC_CICR_HSERDYC_Msk
 (0x1U << 
RCC_CICR_HSERDYC_Pos
è

	)

3573 
	#RCC_CICR_HSERDYC
 
RCC_CICR_HSERDYC_Msk


	)

3574 
	#RCC_CICR_PLLRDYC_Pos
 (4U)

	)

3575 
	#RCC_CICR_PLLRDYC_Msk
 (0x1U << 
RCC_CICR_PLLRDYC_Pos
è

	)

3576 
	#RCC_CICR_PLLRDYC
 
RCC_CICR_PLLRDYC_Msk


	)

3577 
	#RCC_CICR_MSIRDYC_Pos
 (5U)

	)

3578 
	#RCC_CICR_MSIRDYC_Msk
 (0x1U << 
RCC_CICR_MSIRDYC_Pos
è

	)

3579 
	#RCC_CICR_MSIRDYC
 
RCC_CICR_MSIRDYC_Msk


	)

3580 
	#RCC_CICR_CSSLSEC_Pos
 (7U)

	)

3581 
	#RCC_CICR_CSSLSEC_Msk
 (0x1U << 
RCC_CICR_CSSLSEC_Pos
è

	)

3582 
	#RCC_CICR_CSSLSEC
 
RCC_CICR_CSSLSEC_Msk


	)

3583 
	#RCC_CICR_CSSHSEC_Pos
 (8U)

	)

3584 
	#RCC_CICR_CSSHSEC_Msk
 (0x1U << 
RCC_CICR_CSSHSEC_Pos
è

	)

3585 
	#RCC_CICR_CSSHSEC
 
RCC_CICR_CSSHSEC_Msk


	)

3588 
	#RCC_CICR_LSECSSC
 
RCC_CICR_CSSLSEC


	)

3589 
	#RCC_CICR_CSSC
 
RCC_CICR_CSSHSEC


	)

3591 
	#RCC_IOPRSTR_IOPARST_Pos
 (0U)

	)

3592 
	#RCC_IOPRSTR_IOPARST_Msk
 (0x1U << 
RCC_IOPRSTR_IOPARST_Pos
è

	)

3593 
	#RCC_IOPRSTR_IOPARST
 
RCC_IOPRSTR_IOPARST_Msk


	)

3594 
	#RCC_IOPRSTR_IOPBRST_Pos
 (1U)

	)

3595 
	#RCC_IOPRSTR_IOPBRST_Msk
 (0x1U << 
RCC_IOPRSTR_IOPBRST_Pos
è

	)

3596 
	#RCC_IOPRSTR_IOPBRST
 
RCC_IOPRSTR_IOPBRST_Msk


	)

3597 
	#RCC_IOPRSTR_IOPCRST_Pos
 (2U)

	)

3598 
	#RCC_IOPRSTR_IOPCRST_Msk
 (0x1U << 
RCC_IOPRSTR_IOPCRST_Pos
è

	)

3599 
	#RCC_IOPRSTR_IOPCRST
 
RCC_IOPRSTR_IOPCRST_Msk


	)

3600 
	#RCC_IOPRSTR_IOPDRST_Pos
 (3U)

	)

3601 
	#RCC_IOPRSTR_IOPDRST_Msk
 (0x1U << 
RCC_IOPRSTR_IOPDRST_Pos
è

	)

3602 
	#RCC_IOPRSTR_IOPDRST
 
RCC_IOPRSTR_IOPDRST_Msk


	)

3603 
	#RCC_IOPRSTR_IOPHRST_Pos
 (7U)

	)

3604 
	#RCC_IOPRSTR_IOPHRST_Msk
 (0x1U << 
RCC_IOPRSTR_IOPHRST_Pos
è

	)

3605 
	#RCC_IOPRSTR_IOPHRST
 
RCC_IOPRSTR_IOPHRST_Msk


	)

3608 
	#RCC_IOPRSTR_GPIOARST
 
RCC_IOPRSTR_IOPARST


	)

3609 
	#RCC_IOPRSTR_GPIOBRST
 
RCC_IOPRSTR_IOPBRST


	)

3610 
	#RCC_IOPRSTR_GPIOCRST
 
RCC_IOPRSTR_IOPCRST


	)

3611 
	#RCC_IOPRSTR_GPIODRST
 
RCC_IOPRSTR_IOPDRST


	)

3612 
	#RCC_IOPRSTR_GPIOHRST
 
RCC_IOPRSTR_IOPHRST


	)

3616 
	#RCC_AHBRSTR_DMARST_Pos
 (0U)

	)

3617 
	#RCC_AHBRSTR_DMARST_Msk
 (0x1U << 
RCC_AHBRSTR_DMARST_Pos
è

	)

3618 
	#RCC_AHBRSTR_DMARST
 
RCC_AHBRSTR_DMARST_Msk


	)

3619 
	#RCC_AHBRSTR_MIFRST_Pos
 (8U)

	)

3620 
	#RCC_AHBRSTR_MIFRST_Msk
 (0x1U << 
RCC_AHBRSTR_MIFRST_Pos
è

	)

3621 
	#RCC_AHBRSTR_MIFRST
 
RCC_AHBRSTR_MIFRST_Msk


	)

3622 
	#RCC_AHBRSTR_CRCRST_Pos
 (12U)

	)

3623 
	#RCC_AHBRSTR_CRCRST_Msk
 (0x1U << 
RCC_AHBRSTR_CRCRST_Pos
è

	)

3624 
	#RCC_AHBRSTR_CRCRST
 
RCC_AHBRSTR_CRCRST_Msk


	)

3627 
	#RCC_AHBRSTR_DMA1RST
 
RCC_AHBRSTR_DMARST


	)

3630 
	#RCC_APB2RSTR_SYSCFGRST_Pos
 (0U)

	)

3631 
	#RCC_APB2RSTR_SYSCFGRST_Msk
 (0x1U << 
RCC_APB2RSTR_SYSCFGRST_Pos
è

	)

3632 
	#RCC_APB2RSTR_SYSCFGRST
 
RCC_APB2RSTR_SYSCFGRST_Msk


	)

3633 
	#RCC_APB2RSTR_TIM21RST_Pos
 (2U)

	)

3634 
	#RCC_APB2RSTR_TIM21RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM21RST_Pos
è

	)

3635 
	#RCC_APB2RSTR_TIM21RST
 
RCC_APB2RSTR_TIM21RST_Msk


	)

3636 
	#RCC_APB2RSTR_TIM22RST_Pos
 (5U)

	)

3637 
	#RCC_APB2RSTR_TIM22RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM22RST_Pos
è

	)

3638 
	#RCC_APB2RSTR_TIM22RST
 
RCC_APB2RSTR_TIM22RST_Msk


	)

3639 
	#RCC_APB2RSTR_ADCRST_Pos
 (9U)

	)

3640 
	#RCC_APB2RSTR_ADCRST_Msk
 (0x1U << 
RCC_APB2RSTR_ADCRST_Pos
è

	)

3641 
	#RCC_APB2RSTR_ADCRST
 
RCC_APB2RSTR_ADCRST_Msk


	)

3642 
	#RCC_APB2RSTR_SPI1RST_Pos
 (12U)

	)

3643 
	#RCC_APB2RSTR_SPI1RST_Msk
 (0x1U << 
RCC_APB2RSTR_SPI1RST_Pos
è

	)

3644 
	#RCC_APB2RSTR_SPI1RST
 
RCC_APB2RSTR_SPI1RST_Msk


	)

3645 
	#RCC_APB2RSTR_USART1RST_Pos
 (14U)

	)

3646 
	#RCC_APB2RSTR_USART1RST_Msk
 (0x1U << 
RCC_APB2RSTR_USART1RST_Pos
è

	)

3647 
	#RCC_APB2RSTR_USART1RST
 
RCC_APB2RSTR_USART1RST_Msk


	)

3648 
	#RCC_APB2RSTR_DBGRST_Pos
 (22U)

	)

3649 
	#RCC_APB2RSTR_DBGRST_Msk
 (0x1U << 
RCC_APB2RSTR_DBGRST_Pos
è

	)

3650 
	#RCC_APB2RSTR_DBGRST
 
RCC_APB2RSTR_DBGRST_Msk


	)

3653 
	#RCC_APB2RSTR_ADC1RST
 
RCC_APB2RSTR_ADCRST


	)

3654 
	#RCC_APB2RSTR_DBGMCURST
 
RCC_APB2RSTR_DBGRST


	)

3657 
	#RCC_APB1RSTR_TIM2RST_Pos
 (0U)

	)

3658 
	#RCC_APB1RSTR_TIM2RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM2RST_Pos
è

	)

3659 
	#RCC_APB1RSTR_TIM2RST
 
RCC_APB1RSTR_TIM2RST_Msk


	)

3660 
	#RCC_APB1RSTR_TIM6RST_Pos
 (4U)

	)

3661 
	#RCC_APB1RSTR_TIM6RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM6RST_Pos
è

	)

3662 
	#RCC_APB1RSTR_TIM6RST
 
RCC_APB1RSTR_TIM6RST_Msk


	)

3663 
	#RCC_APB1RSTR_WWDGRST_Pos
 (11U)

	)

3664 
	#RCC_APB1RSTR_WWDGRST_Msk
 (0x1U << 
RCC_APB1RSTR_WWDGRST_Pos
è

	)

3665 
	#RCC_APB1RSTR_WWDGRST
 
RCC_APB1RSTR_WWDGRST_Msk


	)

3666 
	#RCC_APB1RSTR_SPI2RST_Pos
 (14U)

	)

3667 
	#RCC_APB1RSTR_SPI2RST_Msk
 (0x1U << 
RCC_APB1RSTR_SPI2RST_Pos
è

	)

3668 
	#RCC_APB1RSTR_SPI2RST
 
RCC_APB1RSTR_SPI2RST_Msk


	)

3669 
	#RCC_APB1RSTR_USART2RST_Pos
 (17U)

	)

3670 
	#RCC_APB1RSTR_USART2RST_Msk
 (0x1U << 
RCC_APB1RSTR_USART2RST_Pos
è

	)

3671 
	#RCC_APB1RSTR_USART2RST
 
RCC_APB1RSTR_USART2RST_Msk


	)

3672 
	#RCC_APB1RSTR_LPUART1RST_Pos
 (18U)

	)

3673 
	#RCC_APB1RSTR_LPUART1RST_Msk
 (0x1U << 
RCC_APB1RSTR_LPUART1RST_Pos
è

	)

3674 
	#RCC_APB1RSTR_LPUART1RST
 
RCC_APB1RSTR_LPUART1RST_Msk


	)

3675 
	#RCC_APB1RSTR_I2C1RST_Pos
 (21U)

	)

3676 
	#RCC_APB1RSTR_I2C1RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C1RST_Pos
è

	)

3677 
	#RCC_APB1RSTR_I2C1RST
 
RCC_APB1RSTR_I2C1RST_Msk


	)

3678 
	#RCC_APB1RSTR_I2C2RST_Pos
 (22U)

	)

3679 
	#RCC_APB1RSTR_I2C2RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C2RST_Pos
è

	)

3680 
	#RCC_APB1RSTR_I2C2RST
 
RCC_APB1RSTR_I2C2RST_Msk


	)

3681 
	#RCC_APB1RSTR_PWRRST_Pos
 (28U)

	)

3682 
	#RCC_APB1RSTR_PWRRST_Msk
 (0x1U << 
RCC_APB1RSTR_PWRRST_Pos
è

	)

3683 
	#RCC_APB1RSTR_PWRRST
 
RCC_APB1RSTR_PWRRST_Msk


	)

3684 
	#RCC_APB1RSTR_LPTIM1RST_Pos
 (31U)

	)

3685 
	#RCC_APB1RSTR_LPTIM1RST_Msk
 (0x1U << 
RCC_APB1RSTR_LPTIM1RST_Pos
è

	)

3686 
	#RCC_APB1RSTR_LPTIM1RST
 
RCC_APB1RSTR_LPTIM1RST_Msk


	)

3689 
	#RCC_IOPENR_IOPAEN_Pos
 (0U)

	)

3690 
	#RCC_IOPENR_IOPAEN_Msk
 (0x1U << 
RCC_IOPENR_IOPAEN_Pos
è

	)

3691 
	#RCC_IOPENR_IOPAEN
 
RCC_IOPENR_IOPAEN_Msk


	)

3692 
	#RCC_IOPENR_IOPBEN_Pos
 (1U)

	)

3693 
	#RCC_IOPENR_IOPBEN_Msk
 (0x1U << 
RCC_IOPENR_IOPBEN_Pos
è

	)

3694 
	#RCC_IOPENR_IOPBEN
 
RCC_IOPENR_IOPBEN_Msk


	)

3695 
	#RCC_IOPENR_IOPCEN_Pos
 (2U)

	)

3696 
	#RCC_IOPENR_IOPCEN_Msk
 (0x1U << 
RCC_IOPENR_IOPCEN_Pos
è

	)

3697 
	#RCC_IOPENR_IOPCEN
 
RCC_IOPENR_IOPCEN_Msk


	)

3698 
	#RCC_IOPENR_IOPDEN_Pos
 (3U)

	)

3699 
	#RCC_IOPENR_IOPDEN_Msk
 (0x1U << 
RCC_IOPENR_IOPDEN_Pos
è

	)

3700 
	#RCC_IOPENR_IOPDEN
 
RCC_IOPENR_IOPDEN_Msk


	)

3701 
	#RCC_IOPENR_IOPHEN_Pos
 (7U)

	)

3702 
	#RCC_IOPENR_IOPHEN_Msk
 (0x1U << 
RCC_IOPENR_IOPHEN_Pos
è

	)

3703 
	#RCC_IOPENR_IOPHEN
 
RCC_IOPENR_IOPHEN_Msk


	)

3706 
	#RCC_IOPENR_GPIOAEN
 
RCC_IOPENR_IOPAEN


	)

3707 
	#RCC_IOPENR_GPIOBEN
 
RCC_IOPENR_IOPBEN


	)

3708 
	#RCC_IOPENR_GPIOCEN
 
RCC_IOPENR_IOPCEN


	)

3709 
	#RCC_IOPENR_GPIODEN
 
RCC_IOPENR_IOPDEN


	)

3710 
	#RCC_IOPENR_GPIOHEN
 
RCC_IOPENR_IOPHEN


	)

3713 
	#RCC_AHBENR_DMAEN_Pos
 (0U)

	)

3714 
	#RCC_AHBENR_DMAEN_Msk
 (0x1U << 
RCC_AHBENR_DMAEN_Pos
è

	)

3715 
	#RCC_AHBENR_DMAEN
 
RCC_AHBENR_DMAEN_Msk


	)

3716 
	#RCC_AHBENR_MIFEN_Pos
 (8U)

	)

3717 
	#RCC_AHBENR_MIFEN_Msk
 (0x1U << 
RCC_AHBENR_MIFEN_Pos
è

	)

3718 
	#RCC_AHBENR_MIFEN
 
RCC_AHBENR_MIFEN_Msk


	)

3719 
	#RCC_AHBENR_CRCEN_Pos
 (12U)

	)

3720 
	#RCC_AHBENR_CRCEN_Msk
 (0x1U << 
RCC_AHBENR_CRCEN_Pos
è

	)

3721 
	#RCC_AHBENR_CRCEN
 
RCC_AHBENR_CRCEN_Msk


	)

3724 
	#RCC_AHBENR_DMA1EN
 
RCC_AHBENR_DMAEN


	)

3727 
	#RCC_APB2ENR_SYSCFGEN_Pos
 (0U)

	)

3728 
	#RCC_APB2ENR_SYSCFGEN_Msk
 (0x1U << 
RCC_APB2ENR_SYSCFGEN_Pos
è

	)

3729 
	#RCC_APB2ENR_SYSCFGEN
 
RCC_APB2ENR_SYSCFGEN_Msk


	)

3730 
	#RCC_APB2ENR_TIM21EN_Pos
 (2U)

	)

3731 
	#RCC_APB2ENR_TIM21EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM21EN_Pos
è

	)

3732 
	#RCC_APB2ENR_TIM21EN
 
RCC_APB2ENR_TIM21EN_Msk


	)

3733 
	#RCC_APB2ENR_TIM22EN_Pos
 (5U)

	)

3734 
	#RCC_APB2ENR_TIM22EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM22EN_Pos
è

	)

3735 
	#RCC_APB2ENR_TIM22EN
 
RCC_APB2ENR_TIM22EN_Msk


	)

3736 
	#RCC_APB2ENR_FWEN_Pos
 (7U)

	)

3737 
	#RCC_APB2ENR_FWEN_Msk
 (0x1U << 
RCC_APB2ENR_FWEN_Pos
è

	)

3738 
	#RCC_APB2ENR_FWEN
 
RCC_APB2ENR_FWEN_Msk


	)

3739 
	#RCC_APB2ENR_ADCEN_Pos
 (9U)

	)

3740 
	#RCC_APB2ENR_ADCEN_Msk
 (0x1U << 
RCC_APB2ENR_ADCEN_Pos
è

	)

3741 
	#RCC_APB2ENR_ADCEN
 
RCC_APB2ENR_ADCEN_Msk


	)

3742 
	#RCC_APB2ENR_SPI1EN_Pos
 (12U)

	)

3743 
	#RCC_APB2ENR_SPI1EN_Msk
 (0x1U << 
RCC_APB2ENR_SPI1EN_Pos
è

	)

3744 
	#RCC_APB2ENR_SPI1EN
 
RCC_APB2ENR_SPI1EN_Msk


	)

3745 
	#RCC_APB2ENR_USART1EN_Pos
 (14U)

	)

3746 
	#RCC_APB2ENR_USART1EN_Msk
 (0x1U << 
RCC_APB2ENR_USART1EN_Pos
è

	)

3747 
	#RCC_APB2ENR_USART1EN
 
RCC_APB2ENR_USART1EN_Msk


	)

3748 
	#RCC_APB2ENR_DBGEN_Pos
 (22U)

	)

3749 
	#RCC_APB2ENR_DBGEN_Msk
 (0x1U << 
RCC_APB2ENR_DBGEN_Pos
è

	)

3750 
	#RCC_APB2ENR_DBGEN
 
RCC_APB2ENR_DBGEN_Msk


	)

3754 
	#RCC_APB2ENR_MIFIEN
 
RCC_APB2ENR_FWEN


	)

3755 
	#RCC_APB2ENR_ADC1EN
 
RCC_APB2ENR_ADCEN


	)

3756 
	#RCC_APB2ENR_DBGMCUEN
 
RCC_APB2ENR_DBGEN


	)

3759 
	#RCC_APB1ENR_TIM2EN_Pos
 (0U)

	)

3760 
	#RCC_APB1ENR_TIM2EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM2EN_Pos
è

	)

3761 
	#RCC_APB1ENR_TIM2EN
 
RCC_APB1ENR_TIM2EN_Msk


	)

3762 
	#RCC_APB1ENR_TIM6EN_Pos
 (4U)

	)

3763 
	#RCC_APB1ENR_TIM6EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM6EN_Pos
è

	)

3764 
	#RCC_APB1ENR_TIM6EN
 
RCC_APB1ENR_TIM6EN_Msk


	)

3765 
	#RCC_APB1ENR_WWDGEN_Pos
 (11U)

	)

3766 
	#RCC_APB1ENR_WWDGEN_Msk
 (0x1U << 
RCC_APB1ENR_WWDGEN_Pos
è

	)

3767 
	#RCC_APB1ENR_WWDGEN
 
RCC_APB1ENR_WWDGEN_Msk


	)

3768 
	#RCC_APB1ENR_SPI2EN_Pos
 (14U)

	)

3769 
	#RCC_APB1ENR_SPI2EN_Msk
 (0x1U << 
RCC_APB1ENR_SPI2EN_Pos
è

	)

3770 
	#RCC_APB1ENR_SPI2EN
 
RCC_APB1ENR_SPI2EN_Msk


	)

3771 
	#RCC_APB1ENR_USART2EN_Pos
 (17U)

	)

3772 
	#RCC_APB1ENR_USART2EN_Msk
 (0x1U << 
RCC_APB1ENR_USART2EN_Pos
è

	)

3773 
	#RCC_APB1ENR_USART2EN
 
RCC_APB1ENR_USART2EN_Msk


	)

3774 
	#RCC_APB1ENR_LPUART1EN_Pos
 (18U)

	)

3775 
	#RCC_APB1ENR_LPUART1EN_Msk
 (0x1U << 
RCC_APB1ENR_LPUART1EN_Pos
è

	)

3776 
	#RCC_APB1ENR_LPUART1EN
 
RCC_APB1ENR_LPUART1EN_Msk


	)

3777 
	#RCC_APB1ENR_I2C1EN_Pos
 (21U)

	)

3778 
	#RCC_APB1ENR_I2C1EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C1EN_Pos
è

	)

3779 
	#RCC_APB1ENR_I2C1EN
 
RCC_APB1ENR_I2C1EN_Msk


	)

3780 
	#RCC_APB1ENR_I2C2EN_Pos
 (22U)

	)

3781 
	#RCC_APB1ENR_I2C2EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C2EN_Pos
è

	)

3782 
	#RCC_APB1ENR_I2C2EN
 
RCC_APB1ENR_I2C2EN_Msk


	)

3783 
	#RCC_APB1ENR_PWREN_Pos
 (28U)

	)

3784 
	#RCC_APB1ENR_PWREN_Msk
 (0x1U << 
RCC_APB1ENR_PWREN_Pos
è

	)

3785 
	#RCC_APB1ENR_PWREN
 
RCC_APB1ENR_PWREN_Msk


	)

3786 
	#RCC_APB1ENR_LPTIM1EN_Pos
 (31U)

	)

3787 
	#RCC_APB1ENR_LPTIM1EN_Msk
 (0x1U << 
RCC_APB1ENR_LPTIM1EN_Pos
è

	)

3788 
	#RCC_APB1ENR_LPTIM1EN
 
RCC_APB1ENR_LPTIM1EN_Msk


	)

3791 
	#RCC_IOPSMENR_IOPASMEN_Pos
 (0U)

	)

3792 
	#RCC_IOPSMENR_IOPASMEN_Msk
 (0x1U << 
RCC_IOPSMENR_IOPASMEN_Pos
è

	)

3793 
	#RCC_IOPSMENR_IOPASMEN
 
RCC_IOPSMENR_IOPASMEN_Msk


	)

3794 
	#RCC_IOPSMENR_IOPBSMEN_Pos
 (1U)

	)

3795 
	#RCC_IOPSMENR_IOPBSMEN_Msk
 (0x1U << 
RCC_IOPSMENR_IOPBSMEN_Pos
è

	)

3796 
	#RCC_IOPSMENR_IOPBSMEN
 
RCC_IOPSMENR_IOPBSMEN_Msk


	)

3797 
	#RCC_IOPSMENR_IOPCSMEN_Pos
 (2U)

	)

3798 
	#RCC_IOPSMENR_IOPCSMEN_Msk
 (0x1U << 
RCC_IOPSMENR_IOPCSMEN_Pos
è

	)

3799 
	#RCC_IOPSMENR_IOPCSMEN
 
RCC_IOPSMENR_IOPCSMEN_Msk


	)

3800 
	#RCC_IOPSMENR_IOPDSMEN_Pos
 (3U)

	)

3801 
	#RCC_IOPSMENR_IOPDSMEN_Msk
 (0x1U << 
RCC_IOPSMENR_IOPDSMEN_Pos
è

	)

3802 
	#RCC_IOPSMENR_IOPDSMEN
 
RCC_IOPSMENR_IOPDSMEN_Msk


	)

3803 
	#RCC_IOPSMENR_IOPHSMEN_Pos
 (7U)

	)

3804 
	#RCC_IOPSMENR_IOPHSMEN_Msk
 (0x1U << 
RCC_IOPSMENR_IOPHSMEN_Pos
è

	)

3805 
	#RCC_IOPSMENR_IOPHSMEN
 
RCC_IOPSMENR_IOPHSMEN_Msk


	)

3808 
	#RCC_IOPSMENR_GPIOASMEN
 
RCC_IOPSMENR_IOPASMEN


	)

3809 
	#RCC_IOPSMENR_GPIOBSMEN
 
RCC_IOPSMENR_IOPBSMEN


	)

3810 
	#RCC_IOPSMENR_GPIOCSMEN
 
RCC_IOPSMENR_IOPCSMEN


	)

3811 
	#RCC_IOPSMENR_GPIODSMEN
 
RCC_IOPSMENR_IOPDSMEN


	)

3812 
	#RCC_IOPSMENR_GPIOHSMEN
 
RCC_IOPSMENR_IOPHSMEN


	)

3815 
	#RCC_AHBSMENR_DMASMEN_Pos
 (0U)

	)

3816 
	#RCC_AHBSMENR_DMASMEN_Msk
 (0x1U << 
RCC_AHBSMENR_DMASMEN_Pos
è

	)

3817 
	#RCC_AHBSMENR_DMASMEN
 
RCC_AHBSMENR_DMASMEN_Msk


	)

3818 
	#RCC_AHBSMENR_MIFSMEN_Pos
 (8U)

	)

3819 
	#RCC_AHBSMENR_MIFSMEN_Msk
 (0x1U << 
RCC_AHBSMENR_MIFSMEN_Pos
è

	)

3820 
	#RCC_AHBSMENR_MIFSMEN
 
RCC_AHBSMENR_MIFSMEN_Msk


	)

3821 
	#RCC_AHBSMENR_SRAMSMEN_Pos
 (9U)

	)

3822 
	#RCC_AHBSMENR_SRAMSMEN_Msk
 (0x1U << 
RCC_AHBSMENR_SRAMSMEN_Pos
è

	)

3823 
	#RCC_AHBSMENR_SRAMSMEN
 
RCC_AHBSMENR_SRAMSMEN_Msk


	)

3824 
	#RCC_AHBSMENR_CRCSMEN_Pos
 (12U)

	)

3825 
	#RCC_AHBSMENR_CRCSMEN_Msk
 (0x1U << 
RCC_AHBSMENR_CRCSMEN_Pos
è

	)

3826 
	#RCC_AHBSMENR_CRCSMEN
 
RCC_AHBSMENR_CRCSMEN_Msk


	)

3829 
	#RCC_AHBSMENR_DMA1SMEN
 
RCC_AHBSMENR_DMASMEN


	)

3832 
	#RCC_APB2SMENR_SYSCFGSMEN_Pos
 (0U)

	)

3833 
	#RCC_APB2SMENR_SYSCFGSMEN_Msk
 (0x1U << 
RCC_APB2SMENR_SYSCFGSMEN_Pos
è

	)

3834 
	#RCC_APB2SMENR_SYSCFGSMEN
 
RCC_APB2SMENR_SYSCFGSMEN_Msk


	)

3835 
	#RCC_APB2SMENR_TIM21SMEN_Pos
 (2U)

	)

3836 
	#RCC_APB2SMENR_TIM21SMEN_Msk
 (0x1U << 
RCC_APB2SMENR_TIM21SMEN_Pos
è

	)

3837 
	#RCC_APB2SMENR_TIM21SMEN
 
RCC_APB2SMENR_TIM21SMEN_Msk


	)

3838 
	#RCC_APB2SMENR_TIM22SMEN_Pos
 (5U)

	)

3839 
	#RCC_APB2SMENR_TIM22SMEN_Msk
 (0x1U << 
RCC_APB2SMENR_TIM22SMEN_Pos
è

	)

3840 
	#RCC_APB2SMENR_TIM22SMEN
 
RCC_APB2SMENR_TIM22SMEN_Msk


	)

3841 
	#RCC_APB2SMENR_ADCSMEN_Pos
 (9U)

	)

3842 
	#RCC_APB2SMENR_ADCSMEN_Msk
 (0x1U << 
RCC_APB2SMENR_ADCSMEN_Pos
è

	)

3843 
	#RCC_APB2SMENR_ADCSMEN
 
RCC_APB2SMENR_ADCSMEN_Msk


	)

3844 
	#RCC_APB2SMENR_SPI1SMEN_Pos
 (12U)

	)

3845 
	#RCC_APB2SMENR_SPI1SMEN_Msk
 (0x1U << 
RCC_APB2SMENR_SPI1SMEN_Pos
è

	)

3846 
	#RCC_APB2SMENR_SPI1SMEN
 
RCC_APB2SMENR_SPI1SMEN_Msk


	)

3847 
	#RCC_APB2SMENR_USART1SMEN_Pos
 (14U)

	)

3848 
	#RCC_APB2SMENR_USART1SMEN_Msk
 (0x1U << 
RCC_APB2SMENR_USART1SMEN_Pos
è

	)

3849 
	#RCC_APB2SMENR_USART1SMEN
 
RCC_APB2SMENR_USART1SMEN_Msk


	)

3850 
	#RCC_APB2SMENR_DBGSMEN_Pos
 (22U)

	)

3851 
	#RCC_APB2SMENR_DBGSMEN_Msk
 (0x1U << 
RCC_APB2SMENR_DBGSMEN_Pos
è

	)

3852 
	#RCC_APB2SMENR_DBGSMEN
 
RCC_APB2SMENR_DBGSMEN_Msk


	)

3855 
	#RCC_APB2SMENR_ADC1SMEN
 
RCC_APB2SMENR_ADCSMEN


	)

3856 
	#RCC_APB2SMENR_DBGMCUSMEN
 
RCC_APB2SMENR_DBGSMEN


	)

3859 
	#RCC_APB1SMENR_TIM2SMEN_Pos
 (0U)

	)

3860 
	#RCC_APB1SMENR_TIM2SMEN_Msk
 (0x1U << 
RCC_APB1SMENR_TIM2SMEN_Pos
è

	)

3861 
	#RCC_APB1SMENR_TIM2SMEN
 
RCC_APB1SMENR_TIM2SMEN_Msk


	)

3862 
	#RCC_APB1SMENR_TIM6SMEN_Pos
 (4U)

	)

3863 
	#RCC_APB1SMENR_TIM6SMEN_Msk
 (0x1U << 
RCC_APB1SMENR_TIM6SMEN_Pos
è

	)

3864 
	#RCC_APB1SMENR_TIM6SMEN
 
RCC_APB1SMENR_TIM6SMEN_Msk


	)

3865 
	#RCC_APB1SMENR_WWDGSMEN_Pos
 (11U)

	)

3866 
	#RCC_APB1SMENR_WWDGSMEN_Msk
 (0x1U << 
RCC_APB1SMENR_WWDGSMEN_Pos
è

	)

3867 
	#RCC_APB1SMENR_WWDGSMEN
 
RCC_APB1SMENR_WWDGSMEN_Msk


	)

3868 
	#RCC_APB1SMENR_SPI2SMEN_Pos
 (14U)

	)

3869 
	#RCC_APB1SMENR_SPI2SMEN_Msk
 (0x1U << 
RCC_APB1SMENR_SPI2SMEN_Pos
è

	)

3870 
	#RCC_APB1SMENR_SPI2SMEN
 
RCC_APB1SMENR_SPI2SMEN_Msk


	)

3871 
	#RCC_APB1SMENR_USART2SMEN_Pos
 (17U)

	)

3872 
	#RCC_APB1SMENR_USART2SMEN_Msk
 (0x1U << 
RCC_APB1SMENR_USART2SMEN_Pos
è

	)

3873 
	#RCC_APB1SMENR_USART2SMEN
 
RCC_APB1SMENR_USART2SMEN_Msk


	)

3874 
	#RCC_APB1SMENR_LPUART1SMEN_Pos
 (18U)

	)

3875 
	#RCC_APB1SMENR_LPUART1SMEN_Msk
 (0x1U << 
RCC_APB1SMENR_LPUART1SMEN_Pos
è

	)

3876 
	#RCC_APB1SMENR_LPUART1SMEN
 
RCC_APB1SMENR_LPUART1SMEN_Msk


	)

3877 
	#RCC_APB1SMENR_I2C1SMEN_Pos
 (21U)

	)

3878 
	#RCC_APB1SMENR_I2C1SMEN_Msk
 (0x1U << 
RCC_APB1SMENR_I2C1SMEN_Pos
è

	)

3879 
	#RCC_APB1SMENR_I2C1SMEN
 
RCC_APB1SMENR_I2C1SMEN_Msk


	)

3880 
	#RCC_APB1SMENR_I2C2SMEN_Pos
 (22U)

	)

3881 
	#RCC_APB1SMENR_I2C2SMEN_Msk
 (0x1U << 
RCC_APB1SMENR_I2C2SMEN_Pos
è

	)

3882 
	#RCC_APB1SMENR_I2C2SMEN
 
RCC_APB1SMENR_I2C2SMEN_Msk


	)

3883 
	#RCC_APB1SMENR_PWRSMEN_Pos
 (28U)

	)

3884 
	#RCC_APB1SMENR_PWRSMEN_Msk
 (0x1U << 
RCC_APB1SMENR_PWRSMEN_Pos
è

	)

3885 
	#RCC_APB1SMENR_PWRSMEN
 
RCC_APB1SMENR_PWRSMEN_Msk


	)

3886 
	#RCC_APB1SMENR_LPTIM1SMEN_Pos
 (31U)

	)

3887 
	#RCC_APB1SMENR_LPTIM1SMEN_Msk
 (0x1U << 
RCC_APB1SMENR_LPTIM1SMEN_Pos
è

	)

3888 
	#RCC_APB1SMENR_LPTIM1SMEN
 
RCC_APB1SMENR_LPTIM1SMEN_Msk


	)

3892 
	#RCC_CCIPR_USART1SEL_Pos
 (0U)

	)

3893 
	#RCC_CCIPR_USART1SEL_Msk
 (0x3U << 
RCC_CCIPR_USART1SEL_Pos
è

	)

3894 
	#RCC_CCIPR_USART1SEL
 
RCC_CCIPR_USART1SEL_Msk


	)

3895 
	#RCC_CCIPR_USART1SEL_0
 (0x1U << 
RCC_CCIPR_USART1SEL_Pos
è

	)

3896 
	#RCC_CCIPR_USART1SEL_1
 (0x2U << 
RCC_CCIPR_USART1SEL_Pos
è

	)

3899 
	#RCC_CCIPR_USART2SEL_Pos
 (2U)

	)

3900 
	#RCC_CCIPR_USART2SEL_Msk
 (0x3U << 
RCC_CCIPR_USART2SEL_Pos
è

	)

3901 
	#RCC_CCIPR_USART2SEL
 
RCC_CCIPR_USART2SEL_Msk


	)

3902 
	#RCC_CCIPR_USART2SEL_0
 (0x1U << 
RCC_CCIPR_USART2SEL_Pos
è

	)

3903 
	#RCC_CCIPR_USART2SEL_1
 (0x2U << 
RCC_CCIPR_USART2SEL_Pos
è

	)

3906 
	#RCC_CCIPR_LPUART1SEL_Pos
 (10U)

	)

3907 
	#RCC_CCIPR_LPUART1SEL_Msk
 (0x3U << 
RCC_CCIPR_LPUART1SEL_Pos
è

	)

3908 
	#RCC_CCIPR_LPUART1SEL
 
RCC_CCIPR_LPUART1SEL_Msk


	)

3909 
	#RCC_CCIPR_LPUART1SEL_0
 (0x1U << 
RCC_CCIPR_LPUART1SEL_Pos
è

	)

3910 
	#RCC_CCIPR_LPUART1SEL_1
 (0x2U << 
RCC_CCIPR_LPUART1SEL_Pos
è

	)

3913 
	#RCC_CCIPR_I2C1SEL_Pos
 (12U)

	)

3914 
	#RCC_CCIPR_I2C1SEL_Msk
 (0x3U << 
RCC_CCIPR_I2C1SEL_Pos
è

	)

3915 
	#RCC_CCIPR_I2C1SEL
 
RCC_CCIPR_I2C1SEL_Msk


	)

3916 
	#RCC_CCIPR_I2C1SEL_0
 (0x1U << 
RCC_CCIPR_I2C1SEL_Pos
è

	)

3917 
	#RCC_CCIPR_I2C1SEL_1
 (0x2U << 
RCC_CCIPR_I2C1SEL_Pos
è

	)

3921 
	#RCC_CCIPR_LPTIM1SEL_Pos
 (18U)

	)

3922 
	#RCC_CCIPR_LPTIM1SEL_Msk
 (0x3U << 
RCC_CCIPR_LPTIM1SEL_Pos
è

	)

3923 
	#RCC_CCIPR_LPTIM1SEL
 
RCC_CCIPR_LPTIM1SEL_Msk


	)

3924 
	#RCC_CCIPR_LPTIM1SEL_0
 (0x1U << 
RCC_CCIPR_LPTIM1SEL_Pos
è

	)

3925 
	#RCC_CCIPR_LPTIM1SEL_1
 (0x2U << 
RCC_CCIPR_LPTIM1SEL_Pos
è

	)

3928 
	#RCC_CSR_LSION_Pos
 (0U)

	)

3929 
	#RCC_CSR_LSION_Msk
 (0x1U << 
RCC_CSR_LSION_Pos
è

	)

3930 
	#RCC_CSR_LSION
 
RCC_CSR_LSION_Msk


	)

3931 
	#RCC_CSR_LSIRDY_Pos
 (1U)

	)

3932 
	#RCC_CSR_LSIRDY_Msk
 (0x1U << 
RCC_CSR_LSIRDY_Pos
è

	)

3933 
	#RCC_CSR_LSIRDY
 
RCC_CSR_LSIRDY_Msk


	)

3935 
	#RCC_CSR_LSEON_Pos
 (8U)

	)

3936 
	#RCC_CSR_LSEON_Msk
 (0x1U << 
RCC_CSR_LSEON_Pos
è

	)

3937 
	#RCC_CSR_LSEON
 
RCC_CSR_LSEON_Msk


	)

3938 
	#RCC_CSR_LSERDY_Pos
 (9U)

	)

3939 
	#RCC_CSR_LSERDY_Msk
 (0x1U << 
RCC_CSR_LSERDY_Pos
è

	)

3940 
	#RCC_CSR_LSERDY
 
RCC_CSR_LSERDY_Msk


	)

3941 
	#RCC_CSR_LSEBYP_Pos
 (10U)

	)

3942 
	#RCC_CSR_LSEBYP_Msk
 (0x1U << 
RCC_CSR_LSEBYP_Pos
è

	)

3943 
	#RCC_CSR_LSEBYP
 
RCC_CSR_LSEBYP_Msk


	)

3945 
	#RCC_CSR_LSEDRV_Pos
 (11U)

	)

3946 
	#RCC_CSR_LSEDRV_Msk
 (0x3U << 
RCC_CSR_LSEDRV_Pos
è

	)

3947 
	#RCC_CSR_LSEDRV
 
RCC_CSR_LSEDRV_Msk


	)

3948 
	#RCC_CSR_LSEDRV_0
 (0x1U << 
RCC_CSR_LSEDRV_Pos
è

	)

3949 
	#RCC_CSR_LSEDRV_1
 (0x2U << 
RCC_CSR_LSEDRV_Pos
è

	)

3951 
	#RCC_CSR_LSECSSON_Pos
 (13U)

	)

3952 
	#RCC_CSR_LSECSSON_Msk
 (0x1U << 
RCC_CSR_LSECSSON_Pos
è

	)

3953 
	#RCC_CSR_LSECSSON
 
RCC_CSR_LSECSSON_Msk


	)

3954 
	#RCC_CSR_LSECSSD_Pos
 (14U)

	)

3955 
	#RCC_CSR_LSECSSD_Msk
 (0x1U << 
RCC_CSR_LSECSSD_Pos
è

	)

3956 
	#RCC_CSR_LSECSSD
 
RCC_CSR_LSECSSD_Msk


	)

3959 
	#RCC_CSR_RTCSEL_Pos
 (16U)

	)

3960 
	#RCC_CSR_RTCSEL_Msk
 (0x3U << 
RCC_CSR_RTCSEL_Pos
è

	)

3961 
	#RCC_CSR_RTCSEL
 
RCC_CSR_RTCSEL_Msk


	)

3962 
	#RCC_CSR_RTCSEL_0
 (0x1U << 
RCC_CSR_RTCSEL_Pos
è

	)

3963 
	#RCC_CSR_RTCSEL_1
 (0x2U << 
RCC_CSR_RTCSEL_Pos
è

	)

3965 
	#RCC_CSR_RTCSEL_NOCLOCK
 (0x00000000Uè

	)

3966 
	#RCC_CSR_RTCSEL_LSE_Pos
 (16U)

	)

3967 
	#RCC_CSR_RTCSEL_LSE_Msk
 (0x1U << 
RCC_CSR_RTCSEL_LSE_Pos
è

	)

3968 
	#RCC_CSR_RTCSEL_LSE
 
RCC_CSR_RTCSEL_LSE_Msk


	)

3969 
	#RCC_CSR_RTCSEL_LSI_Pos
 (17U)

	)

3970 
	#RCC_CSR_RTCSEL_LSI_Msk
 (0x1U << 
RCC_CSR_RTCSEL_LSI_Pos
è

	)

3971 
	#RCC_CSR_RTCSEL_LSI
 
RCC_CSR_RTCSEL_LSI_Msk


	)

3972 
	#RCC_CSR_RTCSEL_HSE_Pos
 (16U)

	)

3973 
	#RCC_CSR_RTCSEL_HSE_Msk
 (0x3U << 
RCC_CSR_RTCSEL_HSE_Pos
è

	)

3974 
	#RCC_CSR_RTCSEL_HSE
 
RCC_CSR_RTCSEL_HSE_Msk


	)

3976 
	#RCC_CSR_RTCEN_Pos
 (18U)

	)

3977 
	#RCC_CSR_RTCEN_Msk
 (0x1U << 
RCC_CSR_RTCEN_Pos
è

	)

3978 
	#RCC_CSR_RTCEN
 
RCC_CSR_RTCEN_Msk


	)

3979 
	#RCC_CSR_RTCRST_Pos
 (19U)

	)

3980 
	#RCC_CSR_RTCRST_Msk
 (0x1U << 
RCC_CSR_RTCRST_Pos
è

	)

3981 
	#RCC_CSR_RTCRST
 
RCC_CSR_RTCRST_Msk


	)

3983 
	#RCC_CSR_RMVF_Pos
 (23U)

	)

3984 
	#RCC_CSR_RMVF_Msk
 (0x1U << 
RCC_CSR_RMVF_Pos
è

	)

3985 
	#RCC_CSR_RMVF
 
RCC_CSR_RMVF_Msk


	)

3986 
	#RCC_CSR_FWRSTF_Pos
 (24U)

	)

3987 
	#RCC_CSR_FWRSTF_Msk
 (0x1U << 
RCC_CSR_FWRSTF_Pos
è

	)

3988 
	#RCC_CSR_FWRSTF
 
RCC_CSR_FWRSTF_Msk


	)

3989 
	#RCC_CSR_OBLRSTF_Pos
 (25U)

	)

3990 
	#RCC_CSR_OBLRSTF_Msk
 (0x1U << 
RCC_CSR_OBLRSTF_Pos
è

	)

3991 
	#RCC_CSR_OBLRSTF
 
RCC_CSR_OBLRSTF_Msk


	)

3992 
	#RCC_CSR_PINRSTF_Pos
 (26U)

	)

3993 
	#RCC_CSR_PINRSTF_Msk
 (0x1U << 
RCC_CSR_PINRSTF_Pos
è

	)

3994 
	#RCC_CSR_PINRSTF
 
RCC_CSR_PINRSTF_Msk


	)

3995 
	#RCC_CSR_PORRSTF_Pos
 (27U)

	)

3996 
	#RCC_CSR_PORRSTF_Msk
 (0x1U << 
RCC_CSR_PORRSTF_Pos
è

	)

3997 
	#RCC_CSR_PORRSTF
 
RCC_CSR_PORRSTF_Msk


	)

3998 
	#RCC_CSR_SFTRSTF_Pos
 (28U)

	)

3999 
	#RCC_CSR_SFTRSTF_Msk
 (0x1U << 
RCC_CSR_SFTRSTF_Pos
è

	)

4000 
	#RCC_CSR_SFTRSTF
 
RCC_CSR_SFTRSTF_Msk


	)

4001 
	#RCC_CSR_IWDGRSTF_Pos
 (29U)

	)

4002 
	#RCC_CSR_IWDGRSTF_Msk
 (0x1U << 
RCC_CSR_IWDGRSTF_Pos
è

	)

4003 
	#RCC_CSR_IWDGRSTF
 
RCC_CSR_IWDGRSTF_Msk


	)

4004 
	#RCC_CSR_WWDGRSTF_Pos
 (30U)

	)

4005 
	#RCC_CSR_WWDGRSTF_Msk
 (0x1U << 
RCC_CSR_WWDGRSTF_Pos
è

	)

4006 
	#RCC_CSR_WWDGRSTF
 
RCC_CSR_WWDGRSTF_Msk


	)

4007 
	#RCC_CSR_LPWRRSTF_Pos
 (31U)

	)

4008 
	#RCC_CSR_LPWRRSTF_Msk
 (0x1U << 
RCC_CSR_LPWRRSTF_Pos
è

	)

4009 
	#RCC_CSR_LPWRRSTF
 
RCC_CSR_LPWRRSTF_Msk


	)

4012 
	#RCC_CSR_OBL
 
RCC_CSR_OBLRSTF


	)

4023 
	#RTC_TAMPER1_SUPPORT


	)

4024 
	#RTC_TAMPER2_SUPPORT


	)

4025 
	#RTC_WAKEUP_SUPPORT


	)

4026 
	#RTC_BACKUP_SUPPORT


	)

4029 
	#RTC_TR_PM_Pos
 (22U)

	)

4030 
	#RTC_TR_PM_Msk
 (0x1U << 
RTC_TR_PM_Pos
è

	)

4031 
	#RTC_TR_PM
 
RTC_TR_PM_Msk


	)

4032 
	#RTC_TR_HT_Pos
 (20U)

	)

4033 
	#RTC_TR_HT_Msk
 (0x3U << 
RTC_TR_HT_Pos
è

	)

4034 
	#RTC_TR_HT
 
RTC_TR_HT_Msk


	)

4035 
	#RTC_TR_HT_0
 (0x1U << 
RTC_TR_HT_Pos
è

	)

4036 
	#RTC_TR_HT_1
 (0x2U << 
RTC_TR_HT_Pos
è

	)

4037 
	#RTC_TR_HU_Pos
 (16U)

	)

4038 
	#RTC_TR_HU_Msk
 (0xFU << 
RTC_TR_HU_Pos
è

	)

4039 
	#RTC_TR_HU
 
RTC_TR_HU_Msk


	)

4040 
	#RTC_TR_HU_0
 (0x1U << 
RTC_TR_HU_Pos
è

	)

4041 
	#RTC_TR_HU_1
 (0x2U << 
RTC_TR_HU_Pos
è

	)

4042 
	#RTC_TR_HU_2
 (0x4U << 
RTC_TR_HU_Pos
è

	)

4043 
	#RTC_TR_HU_3
 (0x8U << 
RTC_TR_HU_Pos
è

	)

4044 
	#RTC_TR_MNT_Pos
 (12U)

	)

4045 
	#RTC_TR_MNT_Msk
 (0x7U << 
RTC_TR_MNT_Pos
è

	)

4046 
	#RTC_TR_MNT
 
RTC_TR_MNT_Msk


	)

4047 
	#RTC_TR_MNT_0
 (0x1U << 
RTC_TR_MNT_Pos
è

	)

4048 
	#RTC_TR_MNT_1
 (0x2U << 
RTC_TR_MNT_Pos
è

	)

4049 
	#RTC_TR_MNT_2
 (0x4U << 
RTC_TR_MNT_Pos
è

	)

4050 
	#RTC_TR_MNU_Pos
 (8U)

	)

4051 
	#RTC_TR_MNU_Msk
 (0xFU << 
RTC_TR_MNU_Pos
è

	)

4052 
	#RTC_TR_MNU
 
RTC_TR_MNU_Msk


	)

4053 
	#RTC_TR_MNU_0
 (0x1U << 
RTC_TR_MNU_Pos
è

	)

4054 
	#RTC_TR_MNU_1
 (0x2U << 
RTC_TR_MNU_Pos
è

	)

4055 
	#RTC_TR_MNU_2
 (0x4U << 
RTC_TR_MNU_Pos
è

	)

4056 
	#RTC_TR_MNU_3
 (0x8U << 
RTC_TR_MNU_Pos
è

	)

4057 
	#RTC_TR_ST_Pos
 (4U)

	)

4058 
	#RTC_TR_ST_Msk
 (0x7U << 
RTC_TR_ST_Pos
è

	)

4059 
	#RTC_TR_ST
 
RTC_TR_ST_Msk


	)

4060 
	#RTC_TR_ST_0
 (0x1U << 
RTC_TR_ST_Pos
è

	)

4061 
	#RTC_TR_ST_1
 (0x2U << 
RTC_TR_ST_Pos
è

	)

4062 
	#RTC_TR_ST_2
 (0x4U << 
RTC_TR_ST_Pos
è

	)

4063 
	#RTC_TR_SU_Pos
 (0U)

	)

4064 
	#RTC_TR_SU_Msk
 (0xFU << 
RTC_TR_SU_Pos
è

	)

4065 
	#RTC_TR_SU
 
RTC_TR_SU_Msk


	)

4066 
	#RTC_TR_SU_0
 (0x1U << 
RTC_TR_SU_Pos
è

	)

4067 
	#RTC_TR_SU_1
 (0x2U << 
RTC_TR_SU_Pos
è

	)

4068 
	#RTC_TR_SU_2
 (0x4U << 
RTC_TR_SU_Pos
è

	)

4069 
	#RTC_TR_SU_3
 (0x8U << 
RTC_TR_SU_Pos
è

	)

4072 
	#RTC_DR_YT_Pos
 (20U)

	)

4073 
	#RTC_DR_YT_Msk
 (0xFU << 
RTC_DR_YT_Pos
è

	)

4074 
	#RTC_DR_YT
 
RTC_DR_YT_Msk


	)

4075 
	#RTC_DR_YT_0
 (0x1U << 
RTC_DR_YT_Pos
è

	)

4076 
	#RTC_DR_YT_1
 (0x2U << 
RTC_DR_YT_Pos
è

	)

4077 
	#RTC_DR_YT_2
 (0x4U << 
RTC_DR_YT_Pos
è

	)

4078 
	#RTC_DR_YT_3
 (0x8U << 
RTC_DR_YT_Pos
è

	)

4079 
	#RTC_DR_YU_Pos
 (16U)

	)

4080 
	#RTC_DR_YU_Msk
 (0xFU << 
RTC_DR_YU_Pos
è

	)

4081 
	#RTC_DR_YU
 
RTC_DR_YU_Msk


	)

4082 
	#RTC_DR_YU_0
 (0x1U << 
RTC_DR_YU_Pos
è

	)

4083 
	#RTC_DR_YU_1
 (0x2U << 
RTC_DR_YU_Pos
è

	)

4084 
	#RTC_DR_YU_2
 (0x4U << 
RTC_DR_YU_Pos
è

	)

4085 
	#RTC_DR_YU_3
 (0x8U << 
RTC_DR_YU_Pos
è

	)

4086 
	#RTC_DR_WDU_Pos
 (13U)

	)

4087 
	#RTC_DR_WDU_Msk
 (0x7U << 
RTC_DR_WDU_Pos
è

	)

4088 
	#RTC_DR_WDU
 
RTC_DR_WDU_Msk


	)

4089 
	#RTC_DR_WDU_0
 (0x1U << 
RTC_DR_WDU_Pos
è

	)

4090 
	#RTC_DR_WDU_1
 (0x2U << 
RTC_DR_WDU_Pos
è

	)

4091 
	#RTC_DR_WDU_2
 (0x4U << 
RTC_DR_WDU_Pos
è

	)

4092 
	#RTC_DR_MT_Pos
 (12U)

	)

4093 
	#RTC_DR_MT_Msk
 (0x1U << 
RTC_DR_MT_Pos
è

	)

4094 
	#RTC_DR_MT
 
RTC_DR_MT_Msk


	)

4095 
	#RTC_DR_MU_Pos
 (8U)

	)

4096 
	#RTC_DR_MU_Msk
 (0xFU << 
RTC_DR_MU_Pos
è

	)

4097 
	#RTC_DR_MU
 
RTC_DR_MU_Msk


	)

4098 
	#RTC_DR_MU_0
 (0x1U << 
RTC_DR_MU_Pos
è

	)

4099 
	#RTC_DR_MU_1
 (0x2U << 
RTC_DR_MU_Pos
è

	)

4100 
	#RTC_DR_MU_2
 (0x4U << 
RTC_DR_MU_Pos
è

	)

4101 
	#RTC_DR_MU_3
 (0x8U << 
RTC_DR_MU_Pos
è

	)

4102 
	#RTC_DR_DT_Pos
 (4U)

	)

4103 
	#RTC_DR_DT_Msk
 (0x3U << 
RTC_DR_DT_Pos
è

	)

4104 
	#RTC_DR_DT
 
RTC_DR_DT_Msk


	)

4105 
	#RTC_DR_DT_0
 (0x1U << 
RTC_DR_DT_Pos
è

	)

4106 
	#RTC_DR_DT_1
 (0x2U << 
RTC_DR_DT_Pos
è

	)

4107 
	#RTC_DR_DU_Pos
 (0U)

	)

4108 
	#RTC_DR_DU_Msk
 (0xFU << 
RTC_DR_DU_Pos
è

	)

4109 
	#RTC_DR_DU
 
RTC_DR_DU_Msk


	)

4110 
	#RTC_DR_DU_0
 (0x1U << 
RTC_DR_DU_Pos
è

	)

4111 
	#RTC_DR_DU_1
 (0x2U << 
RTC_DR_DU_Pos
è

	)

4112 
	#RTC_DR_DU_2
 (0x4U << 
RTC_DR_DU_Pos
è

	)

4113 
	#RTC_DR_DU_3
 (0x8U << 
RTC_DR_DU_Pos
è

	)

4116 
	#RTC_CR_COE_Pos
 (23U)

	)

4117 
	#RTC_CR_COE_Msk
 (0x1U << 
RTC_CR_COE_Pos
è

	)

4118 
	#RTC_CR_COE
 
RTC_CR_COE_Msk


	)

4119 
	#RTC_CR_OSEL_Pos
 (21U)

	)

4120 
	#RTC_CR_OSEL_Msk
 (0x3U << 
RTC_CR_OSEL_Pos
è

	)

4121 
	#RTC_CR_OSEL
 
RTC_CR_OSEL_Msk


	)

4122 
	#RTC_CR_OSEL_0
 (0x1U << 
RTC_CR_OSEL_Pos
è

	)

4123 
	#RTC_CR_OSEL_1
 (0x2U << 
RTC_CR_OSEL_Pos
è

	)

4124 
	#RTC_CR_POL_Pos
 (20U)

	)

4125 
	#RTC_CR_POL_Msk
 (0x1U << 
RTC_CR_POL_Pos
è

	)

4126 
	#RTC_CR_POL
 
RTC_CR_POL_Msk


	)

4127 
	#RTC_CR_COSEL_Pos
 (19U)

	)

4128 
	#RTC_CR_COSEL_Msk
 (0x1U << 
RTC_CR_COSEL_Pos
è

	)

4129 
	#RTC_CR_COSEL
 
RTC_CR_COSEL_Msk


	)

4130 
	#RTC_CR_BCK_Pos
 (18U)

	)

4131 
	#RTC_CR_BCK_Msk
 (0x1U << 
RTC_CR_BCK_Pos
è

	)

4132 
	#RTC_CR_BCK
 
RTC_CR_BCK_Msk


	)

4133 
	#RTC_CR_SUB1H_Pos
 (17U)

	)

4134 
	#RTC_CR_SUB1H_Msk
 (0x1U << 
RTC_CR_SUB1H_Pos
è

	)

4135 
	#RTC_CR_SUB1H
 
RTC_CR_SUB1H_Msk


	)

4136 
	#RTC_CR_ADD1H_Pos
 (16U)

	)

4137 
	#RTC_CR_ADD1H_Msk
 (0x1U << 
RTC_CR_ADD1H_Pos
è

	)

4138 
	#RTC_CR_ADD1H
 
RTC_CR_ADD1H_Msk


	)

4139 
	#RTC_CR_TSIE_Pos
 (15U)

	)

4140 
	#RTC_CR_TSIE_Msk
 (0x1U << 
RTC_CR_TSIE_Pos
è

	)

4141 
	#RTC_CR_TSIE
 
RTC_CR_TSIE_Msk


	)

4142 
	#RTC_CR_WUTIE_Pos
 (14U)

	)

4143 
	#RTC_CR_WUTIE_Msk
 (0x1U << 
RTC_CR_WUTIE_Pos
è

	)

4144 
	#RTC_CR_WUTIE
 
RTC_CR_WUTIE_Msk


	)

4145 
	#RTC_CR_ALRBIE_Pos
 (13U)

	)

4146 
	#RTC_CR_ALRBIE_Msk
 (0x1U << 
RTC_CR_ALRBIE_Pos
è

	)

4147 
	#RTC_CR_ALRBIE
 
RTC_CR_ALRBIE_Msk


	)

4148 
	#RTC_CR_ALRAIE_Pos
 (12U)

	)

4149 
	#RTC_CR_ALRAIE_Msk
 (0x1U << 
RTC_CR_ALRAIE_Pos
è

	)

4150 
	#RTC_CR_ALRAIE
 
RTC_CR_ALRAIE_Msk


	)

4151 
	#RTC_CR_TSE_Pos
 (11U)

	)

4152 
	#RTC_CR_TSE_Msk
 (0x1U << 
RTC_CR_TSE_Pos
è

	)

4153 
	#RTC_CR_TSE
 
RTC_CR_TSE_Msk


	)

4154 
	#RTC_CR_WUTE_Pos
 (10U)

	)

4155 
	#RTC_CR_WUTE_Msk
 (0x1U << 
RTC_CR_WUTE_Pos
è

	)

4156 
	#RTC_CR_WUTE
 
RTC_CR_WUTE_Msk


	)

4157 
	#RTC_CR_ALRBE_Pos
 (9U)

	)

4158 
	#RTC_CR_ALRBE_Msk
 (0x1U << 
RTC_CR_ALRBE_Pos
è

	)

4159 
	#RTC_CR_ALRBE
 
RTC_CR_ALRBE_Msk


	)

4160 
	#RTC_CR_ALRAE_Pos
 (8U)

	)

4161 
	#RTC_CR_ALRAE_Msk
 (0x1U << 
RTC_CR_ALRAE_Pos
è

	)

4162 
	#RTC_CR_ALRAE
 
RTC_CR_ALRAE_Msk


	)

4163 
	#RTC_CR_FMT_Pos
 (6U)

	)

4164 
	#RTC_CR_FMT_Msk
 (0x1U << 
RTC_CR_FMT_Pos
è

	)

4165 
	#RTC_CR_FMT
 
RTC_CR_FMT_Msk


	)

4166 
	#RTC_CR_BYPSHAD_Pos
 (5U)

	)

4167 
	#RTC_CR_BYPSHAD_Msk
 (0x1U << 
RTC_CR_BYPSHAD_Pos
è

	)

4168 
	#RTC_CR_BYPSHAD
 
RTC_CR_BYPSHAD_Msk


	)

4169 
	#RTC_CR_REFCKON_Pos
 (4U)

	)

4170 
	#RTC_CR_REFCKON_Msk
 (0x1U << 
RTC_CR_REFCKON_Pos
è

	)

4171 
	#RTC_CR_REFCKON
 
RTC_CR_REFCKON_Msk


	)

4172 
	#RTC_CR_TSEDGE_Pos
 (3U)

	)

4173 
	#RTC_CR_TSEDGE_Msk
 (0x1U << 
RTC_CR_TSEDGE_Pos
è

	)

4174 
	#RTC_CR_TSEDGE
 
RTC_CR_TSEDGE_Msk


	)

4175 
	#RTC_CR_WUCKSEL_Pos
 (0U)

	)

4176 
	#RTC_CR_WUCKSEL_Msk
 (0x7U << 
RTC_CR_WUCKSEL_Pos
è

	)

4177 
	#RTC_CR_WUCKSEL
 
RTC_CR_WUCKSEL_Msk


	)

4178 
	#RTC_CR_WUCKSEL_0
 (0x1U << 
RTC_CR_WUCKSEL_Pos
è

	)

4179 
	#RTC_CR_WUCKSEL_1
 (0x2U << 
RTC_CR_WUCKSEL_Pos
è

	)

4180 
	#RTC_CR_WUCKSEL_2
 (0x4U << 
RTC_CR_WUCKSEL_Pos
è

	)

4183 
	#RTC_ISR_RECALPF_Pos
 (16U)

	)

4184 
	#RTC_ISR_RECALPF_Msk
 (0x1U << 
RTC_ISR_RECALPF_Pos
è

	)

4185 
	#RTC_ISR_RECALPF
 
RTC_ISR_RECALPF_Msk


	)

4186 
	#RTC_ISR_TAMP2F_Pos
 (14U)

	)

4187 
	#RTC_ISR_TAMP2F_Msk
 (0x1U << 
RTC_ISR_TAMP2F_Pos
è

	)

4188 
	#RTC_ISR_TAMP2F
 
RTC_ISR_TAMP2F_Msk


	)

4189 
	#RTC_ISR_TAMP1F_Pos
 (13U)

	)

4190 
	#RTC_ISR_TAMP1F_Msk
 (0x1U << 
RTC_ISR_TAMP1F_Pos
è

	)

4191 
	#RTC_ISR_TAMP1F
 
RTC_ISR_TAMP1F_Msk


	)

4192 
	#RTC_ISR_TSOVF_Pos
 (12U)

	)

4193 
	#RTC_ISR_TSOVF_Msk
 (0x1U << 
RTC_ISR_TSOVF_Pos
è

	)

4194 
	#RTC_ISR_TSOVF
 
RTC_ISR_TSOVF_Msk


	)

4195 
	#RTC_ISR_TSF_Pos
 (11U)

	)

4196 
	#RTC_ISR_TSF_Msk
 (0x1U << 
RTC_ISR_TSF_Pos
è

	)

4197 
	#RTC_ISR_TSF
 
RTC_ISR_TSF_Msk


	)

4198 
	#RTC_ISR_WUTF_Pos
 (10U)

	)

4199 
	#RTC_ISR_WUTF_Msk
 (0x1U << 
RTC_ISR_WUTF_Pos
è

	)

4200 
	#RTC_ISR_WUTF
 
RTC_ISR_WUTF_Msk


	)

4201 
	#RTC_ISR_ALRBF_Pos
 (9U)

	)

4202 
	#RTC_ISR_ALRBF_Msk
 (0x1U << 
RTC_ISR_ALRBF_Pos
è

	)

4203 
	#RTC_ISR_ALRBF
 
RTC_ISR_ALRBF_Msk


	)

4204 
	#RTC_ISR_ALRAF_Pos
 (8U)

	)

4205 
	#RTC_ISR_ALRAF_Msk
 (0x1U << 
RTC_ISR_ALRAF_Pos
è

	)

4206 
	#RTC_ISR_ALRAF
 
RTC_ISR_ALRAF_Msk


	)

4207 
	#RTC_ISR_INIT_Pos
 (7U)

	)

4208 
	#RTC_ISR_INIT_Msk
 (0x1U << 
RTC_ISR_INIT_Pos
è

	)

4209 
	#RTC_ISR_INIT
 
RTC_ISR_INIT_Msk


	)

4210 
	#RTC_ISR_INITF_Pos
 (6U)

	)

4211 
	#RTC_ISR_INITF_Msk
 (0x1U << 
RTC_ISR_INITF_Pos
è

	)

4212 
	#RTC_ISR_INITF
 
RTC_ISR_INITF_Msk


	)

4213 
	#RTC_ISR_RSF_Pos
 (5U)

	)

4214 
	#RTC_ISR_RSF_Msk
 (0x1U << 
RTC_ISR_RSF_Pos
è

	)

4215 
	#RTC_ISR_RSF
 
RTC_ISR_RSF_Msk


	)

4216 
	#RTC_ISR_INITS_Pos
 (4U)

	)

4217 
	#RTC_ISR_INITS_Msk
 (0x1U << 
RTC_ISR_INITS_Pos
è

	)

4218 
	#RTC_ISR_INITS
 
RTC_ISR_INITS_Msk


	)

4219 
	#RTC_ISR_SHPF_Pos
 (3U)

	)

4220 
	#RTC_ISR_SHPF_Msk
 (0x1U << 
RTC_ISR_SHPF_Pos
è

	)

4221 
	#RTC_ISR_SHPF
 
RTC_ISR_SHPF_Msk


	)

4222 
	#RTC_ISR_WUTWF_Pos
 (2U)

	)

4223 
	#RTC_ISR_WUTWF_Msk
 (0x1U << 
RTC_ISR_WUTWF_Pos
è

	)

4224 
	#RTC_ISR_WUTWF
 
RTC_ISR_WUTWF_Msk


	)

4225 
	#RTC_ISR_ALRBWF_Pos
 (1U)

	)

4226 
	#RTC_ISR_ALRBWF_Msk
 (0x1U << 
RTC_ISR_ALRBWF_Pos
è

	)

4227 
	#RTC_ISR_ALRBWF
 
RTC_ISR_ALRBWF_Msk


	)

4228 
	#RTC_ISR_ALRAWF_Pos
 (0U)

	)

4229 
	#RTC_ISR_ALRAWF_Msk
 (0x1U << 
RTC_ISR_ALRAWF_Pos
è

	)

4230 
	#RTC_ISR_ALRAWF
 
RTC_ISR_ALRAWF_Msk


	)

4233 
	#RTC_PRER_PREDIV_A_Pos
 (16U)

	)

4234 
	#RTC_PRER_PREDIV_A_Msk
 (0x7FU << 
RTC_PRER_PREDIV_A_Pos
è

	)

4235 
	#RTC_PRER_PREDIV_A
 
RTC_PRER_PREDIV_A_Msk


	)

4236 
	#RTC_PRER_PREDIV_S_Pos
 (0U)

	)

4237 
	#RTC_PRER_PREDIV_S_Msk
 (0x7FFFU << 
RTC_PRER_PREDIV_S_Pos
è

	)

4238 
	#RTC_PRER_PREDIV_S
 
RTC_PRER_PREDIV_S_Msk


	)

4241 
	#RTC_WUTR_WUT_Pos
 (0U)

	)

4242 
	#RTC_WUTR_WUT_Msk
 (0xFFFFU << 
RTC_WUTR_WUT_Pos
è

	)

4243 
	#RTC_WUTR_WUT
 
RTC_WUTR_WUT_Msk


	)

4246 
	#RTC_ALRMAR_MSK4_Pos
 (31U)

	)

4247 
	#RTC_ALRMAR_MSK4_Msk
 (0x1U << 
RTC_ALRMAR_MSK4_Pos
è

	)

4248 
	#RTC_ALRMAR_MSK4
 
RTC_ALRMAR_MSK4_Msk


	)

4249 
	#RTC_ALRMAR_WDSEL_Pos
 (30U)

	)

4250 
	#RTC_ALRMAR_WDSEL_Msk
 (0x1U << 
RTC_ALRMAR_WDSEL_Pos
è

	)

4251 
	#RTC_ALRMAR_WDSEL
 
RTC_ALRMAR_WDSEL_Msk


	)

4252 
	#RTC_ALRMAR_DT_Pos
 (28U)

	)

4253 
	#RTC_ALRMAR_DT_Msk
 (0x3U << 
RTC_ALRMAR_DT_Pos
è

	)

4254 
	#RTC_ALRMAR_DT
 
RTC_ALRMAR_DT_Msk


	)

4255 
	#RTC_ALRMAR_DT_0
 (0x1U << 
RTC_ALRMAR_DT_Pos
è

	)

4256 
	#RTC_ALRMAR_DT_1
 (0x2U << 
RTC_ALRMAR_DT_Pos
è

	)

4257 
	#RTC_ALRMAR_DU_Pos
 (24U)

	)

4258 
	#RTC_ALRMAR_DU_Msk
 (0xFU << 
RTC_ALRMAR_DU_Pos
è

	)

4259 
	#RTC_ALRMAR_DU
 
RTC_ALRMAR_DU_Msk


	)

4260 
	#RTC_ALRMAR_DU_0
 (0x1U << 
RTC_ALRMAR_DU_Pos
è

	)

4261 
	#RTC_ALRMAR_DU_1
 (0x2U << 
RTC_ALRMAR_DU_Pos
è

	)

4262 
	#RTC_ALRMAR_DU_2
 (0x4U << 
RTC_ALRMAR_DU_Pos
è

	)

4263 
	#RTC_ALRMAR_DU_3
 (0x8U << 
RTC_ALRMAR_DU_Pos
è

	)

4264 
	#RTC_ALRMAR_MSK3_Pos
 (23U)

	)

4265 
	#RTC_ALRMAR_MSK3_Msk
 (0x1U << 
RTC_ALRMAR_MSK3_Pos
è

	)

4266 
	#RTC_ALRMAR_MSK3
 
RTC_ALRMAR_MSK3_Msk


	)

4267 
	#RTC_ALRMAR_PM_Pos
 (22U)

	)

4268 
	#RTC_ALRMAR_PM_Msk
 (0x1U << 
RTC_ALRMAR_PM_Pos
è

	)

4269 
	#RTC_ALRMAR_PM
 
RTC_ALRMAR_PM_Msk


	)

4270 
	#RTC_ALRMAR_HT_Pos
 (20U)

	)

4271 
	#RTC_ALRMAR_HT_Msk
 (0x3U << 
RTC_ALRMAR_HT_Pos
è

	)

4272 
	#RTC_ALRMAR_HT
 
RTC_ALRMAR_HT_Msk


	)

4273 
	#RTC_ALRMAR_HT_0
 (0x1U << 
RTC_ALRMAR_HT_Pos
è

	)

4274 
	#RTC_ALRMAR_HT_1
 (0x2U << 
RTC_ALRMAR_HT_Pos
è

	)

4275 
	#RTC_ALRMAR_HU_Pos
 (16U)

	)

4276 
	#RTC_ALRMAR_HU_Msk
 (0xFU << 
RTC_ALRMAR_HU_Pos
è

	)

4277 
	#RTC_ALRMAR_HU
 
RTC_ALRMAR_HU_Msk


	)

4278 
	#RTC_ALRMAR_HU_0
 (0x1U << 
RTC_ALRMAR_HU_Pos
è

	)

4279 
	#RTC_ALRMAR_HU_1
 (0x2U << 
RTC_ALRMAR_HU_Pos
è

	)

4280 
	#RTC_ALRMAR_HU_2
 (0x4U << 
RTC_ALRMAR_HU_Pos
è

	)

4281 
	#RTC_ALRMAR_HU_3
 (0x8U << 
RTC_ALRMAR_HU_Pos
è

	)

4282 
	#RTC_ALRMAR_MSK2_Pos
 (15U)

	)

4283 
	#RTC_ALRMAR_MSK2_Msk
 (0x1U << 
RTC_ALRMAR_MSK2_Pos
è

	)

4284 
	#RTC_ALRMAR_MSK2
 
RTC_ALRMAR_MSK2_Msk


	)

4285 
	#RTC_ALRMAR_MNT_Pos
 (12U)

	)

4286 
	#RTC_ALRMAR_MNT_Msk
 (0x7U << 
RTC_ALRMAR_MNT_Pos
è

	)

4287 
	#RTC_ALRMAR_MNT
 
RTC_ALRMAR_MNT_Msk


	)

4288 
	#RTC_ALRMAR_MNT_0
 (0x1U << 
RTC_ALRMAR_MNT_Pos
è

	)

4289 
	#RTC_ALRMAR_MNT_1
 (0x2U << 
RTC_ALRMAR_MNT_Pos
è

	)

4290 
	#RTC_ALRMAR_MNT_2
 (0x4U << 
RTC_ALRMAR_MNT_Pos
è

	)

4291 
	#RTC_ALRMAR_MNU_Pos
 (8U)

	)

4292 
	#RTC_ALRMAR_MNU_Msk
 (0xFU << 
RTC_ALRMAR_MNU_Pos
è

	)

4293 
	#RTC_ALRMAR_MNU
 
RTC_ALRMAR_MNU_Msk


	)

4294 
	#RTC_ALRMAR_MNU_0
 (0x1U << 
RTC_ALRMAR_MNU_Pos
è

	)

4295 
	#RTC_ALRMAR_MNU_1
 (0x2U << 
RTC_ALRMAR_MNU_Pos
è

	)

4296 
	#RTC_ALRMAR_MNU_2
 (0x4U << 
RTC_ALRMAR_MNU_Pos
è

	)

4297 
	#RTC_ALRMAR_MNU_3
 (0x8U << 
RTC_ALRMAR_MNU_Pos
è

	)

4298 
	#RTC_ALRMAR_MSK1_Pos
 (7U)

	)

4299 
	#RTC_ALRMAR_MSK1_Msk
 (0x1U << 
RTC_ALRMAR_MSK1_Pos
è

	)

4300 
	#RTC_ALRMAR_MSK1
 
RTC_ALRMAR_MSK1_Msk


	)

4301 
	#RTC_ALRMAR_ST_Pos
 (4U)

	)

4302 
	#RTC_ALRMAR_ST_Msk
 (0x7U << 
RTC_ALRMAR_ST_Pos
è

	)

4303 
	#RTC_ALRMAR_ST
 
RTC_ALRMAR_ST_Msk


	)

4304 
	#RTC_ALRMAR_ST_0
 (0x1U << 
RTC_ALRMAR_ST_Pos
è

	)

4305 
	#RTC_ALRMAR_ST_1
 (0x2U << 
RTC_ALRMAR_ST_Pos
è

	)

4306 
	#RTC_ALRMAR_ST_2
 (0x4U << 
RTC_ALRMAR_ST_Pos
è

	)

4307 
	#RTC_ALRMAR_SU_Pos
 (0U)

	)

4308 
	#RTC_ALRMAR_SU_Msk
 (0xFU << 
RTC_ALRMAR_SU_Pos
è

	)

4309 
	#RTC_ALRMAR_SU
 
RTC_ALRMAR_SU_Msk


	)

4310 
	#RTC_ALRMAR_SU_0
 (0x1U << 
RTC_ALRMAR_SU_Pos
è

	)

4311 
	#RTC_ALRMAR_SU_1
 (0x2U << 
RTC_ALRMAR_SU_Pos
è

	)

4312 
	#RTC_ALRMAR_SU_2
 (0x4U << 
RTC_ALRMAR_SU_Pos
è

	)

4313 
	#RTC_ALRMAR_SU_3
 (0x8U << 
RTC_ALRMAR_SU_Pos
è

	)

4316 
	#RTC_ALRMBR_MSK4_Pos
 (31U)

	)

4317 
	#RTC_ALRMBR_MSK4_Msk
 (0x1U << 
RTC_ALRMBR_MSK4_Pos
è

	)

4318 
	#RTC_ALRMBR_MSK4
 
RTC_ALRMBR_MSK4_Msk


	)

4319 
	#RTC_ALRMBR_WDSEL_Pos
 (30U)

	)

4320 
	#RTC_ALRMBR_WDSEL_Msk
 (0x1U << 
RTC_ALRMBR_WDSEL_Pos
è

	)

4321 
	#RTC_ALRMBR_WDSEL
 
RTC_ALRMBR_WDSEL_Msk


	)

4322 
	#RTC_ALRMBR_DT_Pos
 (28U)

	)

4323 
	#RTC_ALRMBR_DT_Msk
 (0x3U << 
RTC_ALRMBR_DT_Pos
è

	)

4324 
	#RTC_ALRMBR_DT
 
RTC_ALRMBR_DT_Msk


	)

4325 
	#RTC_ALRMBR_DT_0
 (0x1U << 
RTC_ALRMBR_DT_Pos
è

	)

4326 
	#RTC_ALRMBR_DT_1
 (0x2U << 
RTC_ALRMBR_DT_Pos
è

	)

4327 
	#RTC_ALRMBR_DU_Pos
 (24U)

	)

4328 
	#RTC_ALRMBR_DU_Msk
 (0xFU << 
RTC_ALRMBR_DU_Pos
è

	)

4329 
	#RTC_ALRMBR_DU
 
RTC_ALRMBR_DU_Msk


	)

4330 
	#RTC_ALRMBR_DU_0
 (0x1U << 
RTC_ALRMBR_DU_Pos
è

	)

4331 
	#RTC_ALRMBR_DU_1
 (0x2U << 
RTC_ALRMBR_DU_Pos
è

	)

4332 
	#RTC_ALRMBR_DU_2
 (0x4U << 
RTC_ALRMBR_DU_Pos
è

	)

4333 
	#RTC_ALRMBR_DU_3
 (0x8U << 
RTC_ALRMBR_DU_Pos
è

	)

4334 
	#RTC_ALRMBR_MSK3_Pos
 (23U)

	)

4335 
	#RTC_ALRMBR_MSK3_Msk
 (0x1U << 
RTC_ALRMBR_MSK3_Pos
è

	)

4336 
	#RTC_ALRMBR_MSK3
 
RTC_ALRMBR_MSK3_Msk


	)

4337 
	#RTC_ALRMBR_PM_Pos
 (22U)

	)

4338 
	#RTC_ALRMBR_PM_Msk
 (0x1U << 
RTC_ALRMBR_PM_Pos
è

	)

4339 
	#RTC_ALRMBR_PM
 
RTC_ALRMBR_PM_Msk


	)

4340 
	#RTC_ALRMBR_HT_Pos
 (20U)

	)

4341 
	#RTC_ALRMBR_HT_Msk
 (0x3U << 
RTC_ALRMBR_HT_Pos
è

	)

4342 
	#RTC_ALRMBR_HT
 
RTC_ALRMBR_HT_Msk


	)

4343 
	#RTC_ALRMBR_HT_0
 (0x1U << 
RTC_ALRMBR_HT_Pos
è

	)

4344 
	#RTC_ALRMBR_HT_1
 (0x2U << 
RTC_ALRMBR_HT_Pos
è

	)

4345 
	#RTC_ALRMBR_HU_Pos
 (16U)

	)

4346 
	#RTC_ALRMBR_HU_Msk
 (0xFU << 
RTC_ALRMBR_HU_Pos
è

	)

4347 
	#RTC_ALRMBR_HU
 
RTC_ALRMBR_HU_Msk


	)

4348 
	#RTC_ALRMBR_HU_0
 (0x1U << 
RTC_ALRMBR_HU_Pos
è

	)

4349 
	#RTC_ALRMBR_HU_1
 (0x2U << 
RTC_ALRMBR_HU_Pos
è

	)

4350 
	#RTC_ALRMBR_HU_2
 (0x4U << 
RTC_ALRMBR_HU_Pos
è

	)

4351 
	#RTC_ALRMBR_HU_3
 (0x8U << 
RTC_ALRMBR_HU_Pos
è

	)

4352 
	#RTC_ALRMBR_MSK2_Pos
 (15U)

	)

4353 
	#RTC_ALRMBR_MSK2_Msk
 (0x1U << 
RTC_ALRMBR_MSK2_Pos
è

	)

4354 
	#RTC_ALRMBR_MSK2
 
RTC_ALRMBR_MSK2_Msk


	)

4355 
	#RTC_ALRMBR_MNT_Pos
 (12U)

	)

4356 
	#RTC_ALRMBR_MNT_Msk
 (0x7U << 
RTC_ALRMBR_MNT_Pos
è

	)

4357 
	#RTC_ALRMBR_MNT
 
RTC_ALRMBR_MNT_Msk


	)

4358 
	#RTC_ALRMBR_MNT_0
 (0x1U << 
RTC_ALRMBR_MNT_Pos
è

	)

4359 
	#RTC_ALRMBR_MNT_1
 (0x2U << 
RTC_ALRMBR_MNT_Pos
è

	)

4360 
	#RTC_ALRMBR_MNT_2
 (0x4U << 
RTC_ALRMBR_MNT_Pos
è

	)

4361 
	#RTC_ALRMBR_MNU_Pos
 (8U)

	)

4362 
	#RTC_ALRMBR_MNU_Msk
 (0xFU << 
RTC_ALRMBR_MNU_Pos
è

	)

4363 
	#RTC_ALRMBR_MNU
 
RTC_ALRMBR_MNU_Msk


	)

4364 
	#RTC_ALRMBR_MNU_0
 (0x1U << 
RTC_ALRMBR_MNU_Pos
è

	)

4365 
	#RTC_ALRMBR_MNU_1
 (0x2U << 
RTC_ALRMBR_MNU_Pos
è

	)

4366 
	#RTC_ALRMBR_MNU_2
 (0x4U << 
RTC_ALRMBR_MNU_Pos
è

	)

4367 
	#RTC_ALRMBR_MNU_3
 (0x8U << 
RTC_ALRMBR_MNU_Pos
è

	)

4368 
	#RTC_ALRMBR_MSK1_Pos
 (7U)

	)

4369 
	#RTC_ALRMBR_MSK1_Msk
 (0x1U << 
RTC_ALRMBR_MSK1_Pos
è

	)

4370 
	#RTC_ALRMBR_MSK1
 
RTC_ALRMBR_MSK1_Msk


	)

4371 
	#RTC_ALRMBR_ST_Pos
 (4U)

	)

4372 
	#RTC_ALRMBR_ST_Msk
 (0x7U << 
RTC_ALRMBR_ST_Pos
è

	)

4373 
	#RTC_ALRMBR_ST
 
RTC_ALRMBR_ST_Msk


	)

4374 
	#RTC_ALRMBR_ST_0
 (0x1U << 
RTC_ALRMBR_ST_Pos
è

	)

4375 
	#RTC_ALRMBR_ST_1
 (0x2U << 
RTC_ALRMBR_ST_Pos
è

	)

4376 
	#RTC_ALRMBR_ST_2
 (0x4U << 
RTC_ALRMBR_ST_Pos
è

	)

4377 
	#RTC_ALRMBR_SU_Pos
 (0U)

	)

4378 
	#RTC_ALRMBR_SU_Msk
 (0xFU << 
RTC_ALRMBR_SU_Pos
è

	)

4379 
	#RTC_ALRMBR_SU
 
RTC_ALRMBR_SU_Msk


	)

4380 
	#RTC_ALRMBR_SU_0
 (0x1U << 
RTC_ALRMBR_SU_Pos
è

	)

4381 
	#RTC_ALRMBR_SU_1
 (0x2U << 
RTC_ALRMBR_SU_Pos
è

	)

4382 
	#RTC_ALRMBR_SU_2
 (0x4U << 
RTC_ALRMBR_SU_Pos
è

	)

4383 
	#RTC_ALRMBR_SU_3
 (0x8U << 
RTC_ALRMBR_SU_Pos
è

	)

4386 
	#RTC_WPR_KEY_Pos
 (0U)

	)

4387 
	#RTC_WPR_KEY_Msk
 (0xFFU << 
RTC_WPR_KEY_Pos
è

	)

4388 
	#RTC_WPR_KEY
 
RTC_WPR_KEY_Msk


	)

4391 
	#RTC_SSR_SS_Pos
 (0U)

	)

4392 
	#RTC_SSR_SS_Msk
 (0xFFFFU << 
RTC_SSR_SS_Pos
è

	)

4393 
	#RTC_SSR_SS
 
RTC_SSR_SS_Msk


	)

4396 
	#RTC_SHIFTR_SUBFS_Pos
 (0U)

	)

4397 
	#RTC_SHIFTR_SUBFS_Msk
 (0x7FFFU << 
RTC_SHIFTR_SUBFS_Pos
è

	)

4398 
	#RTC_SHIFTR_SUBFS
 
RTC_SHIFTR_SUBFS_Msk


	)

4399 
	#RTC_SHIFTR_ADD1S_Pos
 (31U)

	)

4400 
	#RTC_SHIFTR_ADD1S_Msk
 (0x1U << 
RTC_SHIFTR_ADD1S_Pos
è

	)

4401 
	#RTC_SHIFTR_ADD1S
 
RTC_SHIFTR_ADD1S_Msk


	)

4404 
	#RTC_TSTR_PM_Pos
 (22U)

	)

4405 
	#RTC_TSTR_PM_Msk
 (0x1U << 
RTC_TSTR_PM_Pos
è

	)

4406 
	#RTC_TSTR_PM
 
RTC_TSTR_PM_Msk


	)

4407 
	#RTC_TSTR_HT_Pos
 (20U)

	)

4408 
	#RTC_TSTR_HT_Msk
 (0x3U << 
RTC_TSTR_HT_Pos
è

	)

4409 
	#RTC_TSTR_HT
 
RTC_TSTR_HT_Msk


	)

4410 
	#RTC_TSTR_HT_0
 (0x1U << 
RTC_TSTR_HT_Pos
è

	)

4411 
	#RTC_TSTR_HT_1
 (0x2U << 
RTC_TSTR_HT_Pos
è

	)

4412 
	#RTC_TSTR_HU_Pos
 (16U)

	)

4413 
	#RTC_TSTR_HU_Msk
 (0xFU << 
RTC_TSTR_HU_Pos
è

	)

4414 
	#RTC_TSTR_HU
 
RTC_TSTR_HU_Msk


	)

4415 
	#RTC_TSTR_HU_0
 (0x1U << 
RTC_TSTR_HU_Pos
è

	)

4416 
	#RTC_TSTR_HU_1
 (0x2U << 
RTC_TSTR_HU_Pos
è

	)

4417 
	#RTC_TSTR_HU_2
 (0x4U << 
RTC_TSTR_HU_Pos
è

	)

4418 
	#RTC_TSTR_HU_3
 (0x8U << 
RTC_TSTR_HU_Pos
è

	)

4419 
	#RTC_TSTR_MNT_Pos
 (12U)

	)

4420 
	#RTC_TSTR_MNT_Msk
 (0x7U << 
RTC_TSTR_MNT_Pos
è

	)

4421 
	#RTC_TSTR_MNT
 
RTC_TSTR_MNT_Msk


	)

4422 
	#RTC_TSTR_MNT_0
 (0x1U << 
RTC_TSTR_MNT_Pos
è

	)

4423 
	#RTC_TSTR_MNT_1
 (0x2U << 
RTC_TSTR_MNT_Pos
è

	)

4424 
	#RTC_TSTR_MNT_2
 (0x4U << 
RTC_TSTR_MNT_Pos
è

	)

4425 
	#RTC_TSTR_MNU_Pos
 (8U)

	)

4426 
	#RTC_TSTR_MNU_Msk
 (0xFU << 
RTC_TSTR_MNU_Pos
è

	)

4427 
	#RTC_TSTR_MNU
 
RTC_TSTR_MNU_Msk


	)

4428 
	#RTC_TSTR_MNU_0
 (0x1U << 
RTC_TSTR_MNU_Pos
è

	)

4429 
	#RTC_TSTR_MNU_1
 (0x2U << 
RTC_TSTR_MNU_Pos
è

	)

4430 
	#RTC_TSTR_MNU_2
 (0x4U << 
RTC_TSTR_MNU_Pos
è

	)

4431 
	#RTC_TSTR_MNU_3
 (0x8U << 
RTC_TSTR_MNU_Pos
è

	)

4432 
	#RTC_TSTR_ST_Pos
 (4U)

	)

4433 
	#RTC_TSTR_ST_Msk
 (0x7U << 
RTC_TSTR_ST_Pos
è

	)

4434 
	#RTC_TSTR_ST
 
RTC_TSTR_ST_Msk


	)

4435 
	#RTC_TSTR_ST_0
 (0x1U << 
RTC_TSTR_ST_Pos
è

	)

4436 
	#RTC_TSTR_ST_1
 (0x2U << 
RTC_TSTR_ST_Pos
è

	)

4437 
	#RTC_TSTR_ST_2
 (0x4U << 
RTC_TSTR_ST_Pos
è

	)

4438 
	#RTC_TSTR_SU_Pos
 (0U)

	)

4439 
	#RTC_TSTR_SU_Msk
 (0xFU << 
RTC_TSTR_SU_Pos
è

	)

4440 
	#RTC_TSTR_SU
 
RTC_TSTR_SU_Msk


	)

4441 
	#RTC_TSTR_SU_0
 (0x1U << 
RTC_TSTR_SU_Pos
è

	)

4442 
	#RTC_TSTR_SU_1
 (0x2U << 
RTC_TSTR_SU_Pos
è

	)

4443 
	#RTC_TSTR_SU_2
 (0x4U << 
RTC_TSTR_SU_Pos
è

	)

4444 
	#RTC_TSTR_SU_3
 (0x8U << 
RTC_TSTR_SU_Pos
è

	)

4447 
	#RTC_TSDR_WDU_Pos
 (13U)

	)

4448 
	#RTC_TSDR_WDU_Msk
 (0x7U << 
RTC_TSDR_WDU_Pos
è

	)

4449 
	#RTC_TSDR_WDU
 
RTC_TSDR_WDU_Msk


	)

4450 
	#RTC_TSDR_WDU_0
 (0x1U << 
RTC_TSDR_WDU_Pos
è

	)

4451 
	#RTC_TSDR_WDU_1
 (0x2U << 
RTC_TSDR_WDU_Pos
è

	)

4452 
	#RTC_TSDR_WDU_2
 (0x4U << 
RTC_TSDR_WDU_Pos
è

	)

4453 
	#RTC_TSDR_MT_Pos
 (12U)

	)

4454 
	#RTC_TSDR_MT_Msk
 (0x1U << 
RTC_TSDR_MT_Pos
è

	)

4455 
	#RTC_TSDR_MT
 
RTC_TSDR_MT_Msk


	)

4456 
	#RTC_TSDR_MU_Pos
 (8U)

	)

4457 
	#RTC_TSDR_MU_Msk
 (0xFU << 
RTC_TSDR_MU_Pos
è

	)

4458 
	#RTC_TSDR_MU
 
RTC_TSDR_MU_Msk


	)

4459 
	#RTC_TSDR_MU_0
 (0x1U << 
RTC_TSDR_MU_Pos
è

	)

4460 
	#RTC_TSDR_MU_1
 (0x2U << 
RTC_TSDR_MU_Pos
è

	)

4461 
	#RTC_TSDR_MU_2
 (0x4U << 
RTC_TSDR_MU_Pos
è

	)

4462 
	#RTC_TSDR_MU_3
 (0x8U << 
RTC_TSDR_MU_Pos
è

	)

4463 
	#RTC_TSDR_DT_Pos
 (4U)

	)

4464 
	#RTC_TSDR_DT_Msk
 (0x3U << 
RTC_TSDR_DT_Pos
è

	)

4465 
	#RTC_TSDR_DT
 
RTC_TSDR_DT_Msk


	)

4466 
	#RTC_TSDR_DT_0
 (0x1U << 
RTC_TSDR_DT_Pos
è

	)

4467 
	#RTC_TSDR_DT_1
 (0x2U << 
RTC_TSDR_DT_Pos
è

	)

4468 
	#RTC_TSDR_DU_Pos
 (0U)

	)

4469 
	#RTC_TSDR_DU_Msk
 (0xFU << 
RTC_TSDR_DU_Pos
è

	)

4470 
	#RTC_TSDR_DU
 
RTC_TSDR_DU_Msk


	)

4471 
	#RTC_TSDR_DU_0
 (0x1U << 
RTC_TSDR_DU_Pos
è

	)

4472 
	#RTC_TSDR_DU_1
 (0x2U << 
RTC_TSDR_DU_Pos
è

	)

4473 
	#RTC_TSDR_DU_2
 (0x4U << 
RTC_TSDR_DU_Pos
è

	)

4474 
	#RTC_TSDR_DU_3
 (0x8U << 
RTC_TSDR_DU_Pos
è

	)

4477 
	#RTC_TSSSR_SS_Pos
 (0U)

	)

4478 
	#RTC_TSSSR_SS_Msk
 (0xFFFFU << 
RTC_TSSSR_SS_Pos
è

	)

4479 
	#RTC_TSSSR_SS
 
RTC_TSSSR_SS_Msk


	)

4482 
	#RTC_CALR_CALP_Pos
 (15U)

	)

4483 
	#RTC_CALR_CALP_Msk
 (0x1U << 
RTC_CALR_CALP_Pos
è

	)

4484 
	#RTC_CALR_CALP
 
RTC_CALR_CALP_Msk


	)

4485 
	#RTC_CALR_CALW8_Pos
 (14U)

	)

4486 
	#RTC_CALR_CALW8_Msk
 (0x1U << 
RTC_CALR_CALW8_Pos
è

	)

4487 
	#RTC_CALR_CALW8
 
RTC_CALR_CALW8_Msk


	)

4488 
	#RTC_CALR_CALW16_Pos
 (13U)

	)

4489 
	#RTC_CALR_CALW16_Msk
 (0x1U << 
RTC_CALR_CALW16_Pos
è

	)

4490 
	#RTC_CALR_CALW16
 
RTC_CALR_CALW16_Msk


	)

4491 
	#RTC_CALR_CALM_Pos
 (0U)

	)

4492 
	#RTC_CALR_CALM_Msk
 (0x1FFU << 
RTC_CALR_CALM_Pos
è

	)

4493 
	#RTC_CALR_CALM
 
RTC_CALR_CALM_Msk


	)

4494 
	#RTC_CALR_CALM_0
 (0x001U << 
RTC_CALR_CALM_Pos
è

	)

4495 
	#RTC_CALR_CALM_1
 (0x002U << 
RTC_CALR_CALM_Pos
è

	)

4496 
	#RTC_CALR_CALM_2
 (0x004U << 
RTC_CALR_CALM_Pos
è

	)

4497 
	#RTC_CALR_CALM_3
 (0x008U << 
RTC_CALR_CALM_Pos
è

	)

4498 
	#RTC_CALR_CALM_4
 (0x010U << 
RTC_CALR_CALM_Pos
è

	)

4499 
	#RTC_CALR_CALM_5
 (0x020U << 
RTC_CALR_CALM_Pos
è

	)

4500 
	#RTC_CALR_CALM_6
 (0x040U << 
RTC_CALR_CALM_Pos
è

	)

4501 
	#RTC_CALR_CALM_7
 (0x080U << 
RTC_CALR_CALM_Pos
è

	)

4502 
	#RTC_CALR_CALM_8
 (0x100U << 
RTC_CALR_CALM_Pos
è

	)

4505 
	#RTC_CAL_CALP
 
RTC_CALR_CALP


	)

4506 
	#RTC_CAL_CALW8
 
RTC_CALR_CALW8


	)

4507 
	#RTC_CAL_CALW16
 
RTC_CALR_CALW16


	)

4508 
	#RTC_CAL_CALM
 
RTC_CALR_CALM


	)

4509 
	#RTC_CAL_CALM_0
 
RTC_CALR_CALM_0


	)

4510 
	#RTC_CAL_CALM_1
 
RTC_CALR_CALM_1


	)

4511 
	#RTC_CAL_CALM_2
 
RTC_CALR_CALM_2


	)

4512 
	#RTC_CAL_CALM_3
 
RTC_CALR_CALM_3


	)

4513 
	#RTC_CAL_CALM_4
 
RTC_CALR_CALM_4


	)

4514 
	#RTC_CAL_CALM_5
 
RTC_CALR_CALM_5


	)

4515 
	#RTC_CAL_CALM_6
 
RTC_CALR_CALM_6


	)

4516 
	#RTC_CAL_CALM_7
 
RTC_CALR_CALM_7


	)

4517 
	#RTC_CAL_CALM_8
 
RTC_CALR_CALM_8


	)

4520 
	#RTC_TAMPCR_TAMP2MF_Pos
 (21U)

	)

4521 
	#RTC_TAMPCR_TAMP2MF_Msk
 (0x1U << 
RTC_TAMPCR_TAMP2MF_Pos
è

	)

4522 
	#RTC_TAMPCR_TAMP2MF
 
RTC_TAMPCR_TAMP2MF_Msk


	)

4523 
	#RTC_TAMPCR_TAMP2NOERASE_Pos
 (20U)

	)

4524 
	#RTC_TAMPCR_TAMP2NOERASE_Msk
 (0x1U << 
RTC_TAMPCR_TAMP2NOERASE_Pos
è

	)

4525 
	#RTC_TAMPCR_TAMP2NOERASE
 
RTC_TAMPCR_TAMP2NOERASE_Msk


	)

4526 
	#RTC_TAMPCR_TAMP2IE_Pos
 (19U)

	)

4527 
	#RTC_TAMPCR_TAMP2IE_Msk
 (0x1U << 
RTC_TAMPCR_TAMP2IE_Pos
è

	)

4528 
	#RTC_TAMPCR_TAMP2IE
 
RTC_TAMPCR_TAMP2IE_Msk


	)

4529 
	#RTC_TAMPCR_TAMP1MF_Pos
 (18U)

	)

4530 
	#RTC_TAMPCR_TAMP1MF_Msk
 (0x1U << 
RTC_TAMPCR_TAMP1MF_Pos
è

	)

4531 
	#RTC_TAMPCR_TAMP1MF
 
RTC_TAMPCR_TAMP1MF_Msk


	)

4532 
	#RTC_TAMPCR_TAMP1NOERASE_Pos
 (17U)

	)

4533 
	#RTC_TAMPCR_TAMP1NOERASE_Msk
 (0x1U << 
RTC_TAMPCR_TAMP1NOERASE_Pos
è

	)

4534 
	#RTC_TAMPCR_TAMP1NOERASE
 
RTC_TAMPCR_TAMP1NOERASE_Msk


	)

4535 
	#RTC_TAMPCR_TAMP1IE_Pos
 (16U)

	)

4536 
	#RTC_TAMPCR_TAMP1IE_Msk
 (0x1U << 
RTC_TAMPCR_TAMP1IE_Pos
è

	)

4537 
	#RTC_TAMPCR_TAMP1IE
 
RTC_TAMPCR_TAMP1IE_Msk


	)

4538 
	#RTC_TAMPCR_TAMPPUDIS_Pos
 (15U)

	)

4539 
	#RTC_TAMPCR_TAMPPUDIS_Msk
 (0x1U << 
RTC_TAMPCR_TAMPPUDIS_Pos
è

	)

4540 
	#RTC_TAMPCR_TAMPPUDIS
 
RTC_TAMPCR_TAMPPUDIS_Msk


	)

4541 
	#RTC_TAMPCR_TAMPPRCH_Pos
 (13U)

	)

4542 
	#RTC_TAMPCR_TAMPPRCH_Msk
 (0x3U << 
RTC_TAMPCR_TAMPPRCH_Pos
è

	)

4543 
	#RTC_TAMPCR_TAMPPRCH
 
RTC_TAMPCR_TAMPPRCH_Msk


	)

4544 
	#RTC_TAMPCR_TAMPPRCH_0
 (0x1U << 
RTC_TAMPCR_TAMPPRCH_Pos
è

	)

4545 
	#RTC_TAMPCR_TAMPPRCH_1
 (0x2U << 
RTC_TAMPCR_TAMPPRCH_Pos
è

	)

4546 
	#RTC_TAMPCR_TAMPFLT_Pos
 (11U)

	)

4547 
	#RTC_TAMPCR_TAMPFLT_Msk
 (0x3U << 
RTC_TAMPCR_TAMPFLT_Pos
è

	)

4548 
	#RTC_TAMPCR_TAMPFLT
 
RTC_TAMPCR_TAMPFLT_Msk


	)

4549 
	#RTC_TAMPCR_TAMPFLT_0
 (0x1U << 
RTC_TAMPCR_TAMPFLT_Pos
è

	)

4550 
	#RTC_TAMPCR_TAMPFLT_1
 (0x2U << 
RTC_TAMPCR_TAMPFLT_Pos
è

	)

4551 
	#RTC_TAMPCR_TAMPFREQ_Pos
 (8U)

	)

4552 
	#RTC_TAMPCR_TAMPFREQ_Msk
 (0x7U << 
RTC_TAMPCR_TAMPFREQ_Pos
è

	)

4553 
	#RTC_TAMPCR_TAMPFREQ
 
RTC_TAMPCR_TAMPFREQ_Msk


	)

4554 
	#RTC_TAMPCR_TAMPFREQ_0
 (0x1U << 
RTC_TAMPCR_TAMPFREQ_Pos
è

	)

4555 
	#RTC_TAMPCR_TAMPFREQ_1
 (0x2U << 
RTC_TAMPCR_TAMPFREQ_Pos
è

	)

4556 
	#RTC_TAMPCR_TAMPFREQ_2
 (0x4U << 
RTC_TAMPCR_TAMPFREQ_Pos
è

	)

4557 
	#RTC_TAMPCR_TAMPTS_Pos
 (7U)

	)

4558 
	#RTC_TAMPCR_TAMPTS_Msk
 (0x1U << 
RTC_TAMPCR_TAMPTS_Pos
è

	)

4559 
	#RTC_TAMPCR_TAMPTS
 
RTC_TAMPCR_TAMPTS_Msk


	)

4560 
	#RTC_TAMPCR_TAMP2TRG_Pos
 (4U)

	)

4561 
	#RTC_TAMPCR_TAMP2TRG_Msk
 (0x1U << 
RTC_TAMPCR_TAMP2TRG_Pos
è

	)

4562 
	#RTC_TAMPCR_TAMP2TRG
 
RTC_TAMPCR_TAMP2TRG_Msk


	)

4563 
	#RTC_TAMPCR_TAMP2E_Pos
 (3U)

	)

4564 
	#RTC_TAMPCR_TAMP2E_Msk
 (0x1U << 
RTC_TAMPCR_TAMP2E_Pos
è

	)

4565 
	#RTC_TAMPCR_TAMP2E
 
RTC_TAMPCR_TAMP2E_Msk


	)

4566 
	#RTC_TAMPCR_TAMPIE_Pos
 (2U)

	)

4567 
	#RTC_TAMPCR_TAMPIE_Msk
 (0x1U << 
RTC_TAMPCR_TAMPIE_Pos
è

	)

4568 
	#RTC_TAMPCR_TAMPIE
 
RTC_TAMPCR_TAMPIE_Msk


	)

4569 
	#RTC_TAMPCR_TAMP1TRG_Pos
 (1U)

	)

4570 
	#RTC_TAMPCR_TAMP1TRG_Msk
 (0x1U << 
RTC_TAMPCR_TAMP1TRG_Pos
è

	)

4571 
	#RTC_TAMPCR_TAMP1TRG
 
RTC_TAMPCR_TAMP1TRG_Msk


	)

4572 
	#RTC_TAMPCR_TAMP1E_Pos
 (0U)

	)

4573 
	#RTC_TAMPCR_TAMP1E_Msk
 (0x1U << 
RTC_TAMPCR_TAMP1E_Pos
è

	)

4574 
	#RTC_TAMPCR_TAMP1E
 
RTC_TAMPCR_TAMP1E_Msk


	)

4577 
	#RTC_ALRMASSR_MASKSS_Pos
 (24U)

	)

4578 
	#RTC_ALRMASSR_MASKSS_Msk
 (0xFU << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

4579 
	#RTC_ALRMASSR_MASKSS
 
RTC_ALRMASSR_MASKSS_Msk


	)

4580 
	#RTC_ALRMASSR_MASKSS_0
 (0x1U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

4581 
	#RTC_ALRMASSR_MASKSS_1
 (0x2U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

4582 
	#RTC_ALRMASSR_MASKSS_2
 (0x4U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

4583 
	#RTC_ALRMASSR_MASKSS_3
 (0x8U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

4584 
	#RTC_ALRMASSR_SS_Pos
 (0U)

	)

4585 
	#RTC_ALRMASSR_SS_Msk
 (0x7FFFU << 
RTC_ALRMASSR_SS_Pos
è

	)

4586 
	#RTC_ALRMASSR_SS
 
RTC_ALRMASSR_SS_Msk


	)

4589 
	#RTC_ALRMBSSR_MASKSS_Pos
 (24U)

	)

4590 
	#RTC_ALRMBSSR_MASKSS_Msk
 (0xFU << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

4591 
	#RTC_ALRMBSSR_MASKSS
 
RTC_ALRMBSSR_MASKSS_Msk


	)

4592 
	#RTC_ALRMBSSR_MASKSS_0
 (0x1U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

4593 
	#RTC_ALRMBSSR_MASKSS_1
 (0x2U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

4594 
	#RTC_ALRMBSSR_MASKSS_2
 (0x4U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

4595 
	#RTC_ALRMBSSR_MASKSS_3
 (0x8U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

4596 
	#RTC_ALRMBSSR_SS_Pos
 (0U)

	)

4597 
	#RTC_ALRMBSSR_SS_Msk
 (0x7FFFU << 
RTC_ALRMBSSR_SS_Pos
è

	)

4598 
	#RTC_ALRMBSSR_SS
 
RTC_ALRMBSSR_SS_Msk


	)

4601 
	#RTC_OR_OUT_RMP_Pos
 (1U)

	)

4602 
	#RTC_OR_OUT_RMP_Msk
 (0x1U << 
RTC_OR_OUT_RMP_Pos
è

	)

4603 
	#RTC_OR_OUT_RMP
 
RTC_OR_OUT_RMP_Msk


	)

4604 
	#RTC_OR_ALARMOUTTYPE_Pos
 (0U)

	)

4605 
	#RTC_OR_ALARMOUTTYPE_Msk
 (0x1U << 
RTC_OR_ALARMOUTTYPE_Pos
è

	)

4606 
	#RTC_OR_ALARMOUTTYPE
 
RTC_OR_ALARMOUTTYPE_Msk


	)

4609 
	#RTC_OR_RTC_OUT_RMP
 
RTC_OR_OUT_RMP


	)

4612 
	#RTC_BKP0R_Pos
 (0U)

	)

4613 
	#RTC_BKP0R_Msk
 (0xFFFFFFFFU << 
RTC_BKP0R_Pos
è

	)

4614 
	#RTC_BKP0R
 
RTC_BKP0R_Msk


	)

4617 
	#RTC_BKP1R_Pos
 (0U)

	)

4618 
	#RTC_BKP1R_Msk
 (0xFFFFFFFFU << 
RTC_BKP1R_Pos
è

	)

4619 
	#RTC_BKP1R
 
RTC_BKP1R_Msk


	)

4622 
	#RTC_BKP2R_Pos
 (0U)

	)

4623 
	#RTC_BKP2R_Msk
 (0xFFFFFFFFU << 
RTC_BKP2R_Pos
è

	)

4624 
	#RTC_BKP2R
 
RTC_BKP2R_Msk


	)

4627 
	#RTC_BKP3R_Pos
 (0U)

	)

4628 
	#RTC_BKP3R_Msk
 (0xFFFFFFFFU << 
RTC_BKP3R_Pos
è

	)

4629 
	#RTC_BKP3R
 
RTC_BKP3R_Msk


	)

4632 
	#RTC_BKP4R_Pos
 (0U)

	)

4633 
	#RTC_BKP4R_Msk
 (0xFFFFFFFFU << 
RTC_BKP4R_Pos
è

	)

4634 
	#RTC_BKP4R
 
RTC_BKP4R_Msk


	)

4637 
	#RTC_BKP_NUMBER
 (0x00000005Uè

	)

4648 
	#SPI_I2S_SUPPORT


	)

4651 
	#SPI_CR1_CPHA_Pos
 (0U)

	)

4652 
	#SPI_CR1_CPHA_Msk
 (0x1U << 
SPI_CR1_CPHA_Pos
è

	)

4653 
	#SPI_CR1_CPHA
 
SPI_CR1_CPHA_Msk


	)

4654 
	#SPI_CR1_CPOL_Pos
 (1U)

	)

4655 
	#SPI_CR1_CPOL_Msk
 (0x1U << 
SPI_CR1_CPOL_Pos
è

	)

4656 
	#SPI_CR1_CPOL
 
SPI_CR1_CPOL_Msk


	)

4657 
	#SPI_CR1_MSTR_Pos
 (2U)

	)

4658 
	#SPI_CR1_MSTR_Msk
 (0x1U << 
SPI_CR1_MSTR_Pos
è

	)

4659 
	#SPI_CR1_MSTR
 
SPI_CR1_MSTR_Msk


	)

4660 
	#SPI_CR1_BR_Pos
 (3U)

	)

4661 
	#SPI_CR1_BR_Msk
 (0x7U << 
SPI_CR1_BR_Pos
è

	)

4662 
	#SPI_CR1_BR
 
SPI_CR1_BR_Msk


	)

4663 
	#SPI_CR1_BR_0
 (0x1U << 
SPI_CR1_BR_Pos
è

	)

4664 
	#SPI_CR1_BR_1
 (0x2U << 
SPI_CR1_BR_Pos
è

	)

4665 
	#SPI_CR1_BR_2
 (0x4U << 
SPI_CR1_BR_Pos
è

	)

4666 
	#SPI_CR1_SPE_Pos
 (6U)

	)

4667 
	#SPI_CR1_SPE_Msk
 (0x1U << 
SPI_CR1_SPE_Pos
è

	)

4668 
	#SPI_CR1_SPE
 
SPI_CR1_SPE_Msk


	)

4669 
	#SPI_CR1_LSBFIRST_Pos
 (7U)

	)

4670 
	#SPI_CR1_LSBFIRST_Msk
 (0x1U << 
SPI_CR1_LSBFIRST_Pos
è

	)

4671 
	#SPI_CR1_LSBFIRST
 
SPI_CR1_LSBFIRST_Msk


	)

4672 
	#SPI_CR1_SSI_Pos
 (8U)

	)

4673 
	#SPI_CR1_SSI_Msk
 (0x1U << 
SPI_CR1_SSI_Pos
è

	)

4674 
	#SPI_CR1_SSI
 
SPI_CR1_SSI_Msk


	)

4675 
	#SPI_CR1_SSM_Pos
 (9U)

	)

4676 
	#SPI_CR1_SSM_Msk
 (0x1U << 
SPI_CR1_SSM_Pos
è

	)

4677 
	#SPI_CR1_SSM
 
SPI_CR1_SSM_Msk


	)

4678 
	#SPI_CR1_RXONLY_Pos
 (10U)

	)

4679 
	#SPI_CR1_RXONLY_Msk
 (0x1U << 
SPI_CR1_RXONLY_Pos
è

	)

4680 
	#SPI_CR1_RXONLY
 
SPI_CR1_RXONLY_Msk


	)

4681 
	#SPI_CR1_DFF_Pos
 (11U)

	)

4682 
	#SPI_CR1_DFF_Msk
 (0x1U << 
SPI_CR1_DFF_Pos
è

	)

4683 
	#SPI_CR1_DFF
 
SPI_CR1_DFF_Msk


	)

4684 
	#SPI_CR1_CRCNEXT_Pos
 (12U)

	)

4685 
	#SPI_CR1_CRCNEXT_Msk
 (0x1U << 
SPI_CR1_CRCNEXT_Pos
è

	)

4686 
	#SPI_CR1_CRCNEXT
 
SPI_CR1_CRCNEXT_Msk


	)

4687 
	#SPI_CR1_CRCEN_Pos
 (13U)

	)

4688 
	#SPI_CR1_CRCEN_Msk
 (0x1U << 
SPI_CR1_CRCEN_Pos
è

	)

4689 
	#SPI_CR1_CRCEN
 
SPI_CR1_CRCEN_Msk


	)

4690 
	#SPI_CR1_BIDIOE_Pos
 (14U)

	)

4691 
	#SPI_CR1_BIDIOE_Msk
 (0x1U << 
SPI_CR1_BIDIOE_Pos
è

	)

4692 
	#SPI_CR1_BIDIOE
 
SPI_CR1_BIDIOE_Msk


	)

4693 
	#SPI_CR1_BIDIMODE_Pos
 (15U)

	)

4694 
	#SPI_CR1_BIDIMODE_Msk
 (0x1U << 
SPI_CR1_BIDIMODE_Pos
è

	)

4695 
	#SPI_CR1_BIDIMODE
 
SPI_CR1_BIDIMODE_Msk


	)

4698 
	#SPI_CR2_RXDMAEN_Pos
 (0U)

	)

4699 
	#SPI_CR2_RXDMAEN_Msk
 (0x1U << 
SPI_CR2_RXDMAEN_Pos
è

	)

4700 
	#SPI_CR2_RXDMAEN
 
SPI_CR2_RXDMAEN_Msk


	)

4701 
	#SPI_CR2_TXDMAEN_Pos
 (1U)

	)

4702 
	#SPI_CR2_TXDMAEN_Msk
 (0x1U << 
SPI_CR2_TXDMAEN_Pos
è

	)

4703 
	#SPI_CR2_TXDMAEN
 
SPI_CR2_TXDMAEN_Msk


	)

4704 
	#SPI_CR2_SSOE_Pos
 (2U)

	)

4705 
	#SPI_CR2_SSOE_Msk
 (0x1U << 
SPI_CR2_SSOE_Pos
è

	)

4706 
	#SPI_CR2_SSOE
 
SPI_CR2_SSOE_Msk


	)

4707 
	#SPI_CR2_FRF_Pos
 (4U)

	)

4708 
	#SPI_CR2_FRF_Msk
 (0x1U << 
SPI_CR2_FRF_Pos
è

	)

4709 
	#SPI_CR2_FRF
 
SPI_CR2_FRF_Msk


	)

4710 
	#SPI_CR2_ERRIE_Pos
 (5U)

	)

4711 
	#SPI_CR2_ERRIE_Msk
 (0x1U << 
SPI_CR2_ERRIE_Pos
è

	)

4712 
	#SPI_CR2_ERRIE
 
SPI_CR2_ERRIE_Msk


	)

4713 
	#SPI_CR2_RXNEIE_Pos
 (6U)

	)

4714 
	#SPI_CR2_RXNEIE_Msk
 (0x1U << 
SPI_CR2_RXNEIE_Pos
è

	)

4715 
	#SPI_CR2_RXNEIE
 
SPI_CR2_RXNEIE_Msk


	)

4716 
	#SPI_CR2_TXEIE_Pos
 (7U)

	)

4717 
	#SPI_CR2_TXEIE_Msk
 (0x1U << 
SPI_CR2_TXEIE_Pos
è

	)

4718 
	#SPI_CR2_TXEIE
 
SPI_CR2_TXEIE_Msk


	)

4721 
	#SPI_SR_RXNE_Pos
 (0U)

	)

4722 
	#SPI_SR_RXNE_Msk
 (0x1U << 
SPI_SR_RXNE_Pos
è

	)

4723 
	#SPI_SR_RXNE
 
SPI_SR_RXNE_Msk


	)

4724 
	#SPI_SR_TXE_Pos
 (1U)

	)

4725 
	#SPI_SR_TXE_Msk
 (0x1U << 
SPI_SR_TXE_Pos
è

	)

4726 
	#SPI_SR_TXE
 
SPI_SR_TXE_Msk


	)

4727 
	#SPI_SR_CHSIDE_Pos
 (2U)

	)

4728 
	#SPI_SR_CHSIDE_Msk
 (0x1U << 
SPI_SR_CHSIDE_Pos
è

	)

4729 
	#SPI_SR_CHSIDE
 
SPI_SR_CHSIDE_Msk


	)

4730 
	#SPI_SR_UDR_Pos
 (3U)

	)

4731 
	#SPI_SR_UDR_Msk
 (0x1U << 
SPI_SR_UDR_Pos
è

	)

4732 
	#SPI_SR_UDR
 
SPI_SR_UDR_Msk


	)

4733 
	#SPI_SR_CRCERR_Pos
 (4U)

	)

4734 
	#SPI_SR_CRCERR_Msk
 (0x1U << 
SPI_SR_CRCERR_Pos
è

	)

4735 
	#SPI_SR_CRCERR
 
SPI_SR_CRCERR_Msk


	)

4736 
	#SPI_SR_MODF_Pos
 (5U)

	)

4737 
	#SPI_SR_MODF_Msk
 (0x1U << 
SPI_SR_MODF_Pos
è

	)

4738 
	#SPI_SR_MODF
 
SPI_SR_MODF_Msk


	)

4739 
	#SPI_SR_OVR_Pos
 (6U)

	)

4740 
	#SPI_SR_OVR_Msk
 (0x1U << 
SPI_SR_OVR_Pos
è

	)

4741 
	#SPI_SR_OVR
 
SPI_SR_OVR_Msk


	)

4742 
	#SPI_SR_BSY_Pos
 (7U)

	)

4743 
	#SPI_SR_BSY_Msk
 (0x1U << 
SPI_SR_BSY_Pos
è

	)

4744 
	#SPI_SR_BSY
 
SPI_SR_BSY_Msk


	)

4745 
	#SPI_SR_FRE_Pos
 (8U)

	)

4746 
	#SPI_SR_FRE_Msk
 (0x1U << 
SPI_SR_FRE_Pos
è

	)

4747 
	#SPI_SR_FRE
 
SPI_SR_FRE_Msk


	)

4750 
	#SPI_DR_DR_Pos
 (0U)

	)

4751 
	#SPI_DR_DR_Msk
 (0xFFFFU << 
SPI_DR_DR_Pos
è

	)

4752 
	#SPI_DR_DR
 
SPI_DR_DR_Msk


	)

4755 
	#SPI_CRCPR_CRCPOLY_Pos
 (0U)

	)

4756 
	#SPI_CRCPR_CRCPOLY_Msk
 (0xFFFFU << 
SPI_CRCPR_CRCPOLY_Pos
è

	)

4757 
	#SPI_CRCPR_CRCPOLY
 
SPI_CRCPR_CRCPOLY_Msk


	)

4760 
	#SPI_RXCRCR_RXCRC_Pos
 (0U)

	)

4761 
	#SPI_RXCRCR_RXCRC_Msk
 (0xFFFFU << 
SPI_RXCRCR_RXCRC_Pos
è

	)

4762 
	#SPI_RXCRCR_RXCRC
 
SPI_RXCRCR_RXCRC_Msk


	)

4765 
	#SPI_TXCRCR_TXCRC_Pos
 (0U)

	)

4766 
	#SPI_TXCRCR_TXCRC_Msk
 (0xFFFFU << 
SPI_TXCRCR_TXCRC_Pos
è

	)

4767 
	#SPI_TXCRCR_TXCRC
 
SPI_TXCRCR_TXCRC_Msk


	)

4770 
	#SPI_I2SCFGR_CHLEN_Pos
 (0U)

	)

4771 
	#SPI_I2SCFGR_CHLEN_Msk
 (0x1U << 
SPI_I2SCFGR_CHLEN_Pos
è

	)

4772 
	#SPI_I2SCFGR_CHLEN
 
SPI_I2SCFGR_CHLEN_Msk


	)

4773 
	#SPI_I2SCFGR_DATLEN_Pos
 (1U)

	)

4774 
	#SPI_I2SCFGR_DATLEN_Msk
 (0x3U << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

4775 
	#SPI_I2SCFGR_DATLEN
 
SPI_I2SCFGR_DATLEN_Msk


	)

4776 
	#SPI_I2SCFGR_DATLEN_0
 (0x1U << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

4777 
	#SPI_I2SCFGR_DATLEN_1
 (0x2U << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

4778 
	#SPI_I2SCFGR_CKPOL_Pos
 (3U)

	)

4779 
	#SPI_I2SCFGR_CKPOL_Msk
 (0x1U << 
SPI_I2SCFGR_CKPOL_Pos
è

	)

4780 
	#SPI_I2SCFGR_CKPOL
 
SPI_I2SCFGR_CKPOL_Msk


	)

4781 
	#SPI_I2SCFGR_I2SSTD_Pos
 (4U)

	)

4782 
	#SPI_I2SCFGR_I2SSTD_Msk
 (0x3U << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

4783 
	#SPI_I2SCFGR_I2SSTD
 
SPI_I2SCFGR_I2SSTD_Msk


	)

4784 
	#SPI_I2SCFGR_I2SSTD_0
 (0x1U << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

4785 
	#SPI_I2SCFGR_I2SSTD_1
 (0x2U << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

4786 
	#SPI_I2SCFGR_PCMSYNC_Pos
 (7U)

	)

4787 
	#SPI_I2SCFGR_PCMSYNC_Msk
 (0x1U << 
SPI_I2SCFGR_PCMSYNC_Pos
è

	)

4788 
	#SPI_I2SCFGR_PCMSYNC
 
SPI_I2SCFGR_PCMSYNC_Msk


	)

4789 
	#SPI_I2SCFGR_I2SCFG_Pos
 (8U)

	)

4790 
	#SPI_I2SCFGR_I2SCFG_Msk
 (0x3U << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

4791 
	#SPI_I2SCFGR_I2SCFG
 
SPI_I2SCFGR_I2SCFG_Msk


	)

4792 
	#SPI_I2SCFGR_I2SCFG_0
 (0x1U << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

4793 
	#SPI_I2SCFGR_I2SCFG_1
 (0x2U << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

4794 
	#SPI_I2SCFGR_I2SE_Pos
 (10U)

	)

4795 
	#SPI_I2SCFGR_I2SE_Msk
 (0x1U << 
SPI_I2SCFGR_I2SE_Pos
è

	)

4796 
	#SPI_I2SCFGR_I2SE
 
SPI_I2SCFGR_I2SE_Msk


	)

4797 
	#SPI_I2SCFGR_I2SMOD_Pos
 (11U)

	)

4798 
	#SPI_I2SCFGR_I2SMOD_Msk
 (0x1U << 
SPI_I2SCFGR_I2SMOD_Pos
è

	)

4799 
	#SPI_I2SCFGR_I2SMOD
 
SPI_I2SCFGR_I2SMOD_Msk


	)

4801 
	#SPI_I2SPR_I2SDIV_Pos
 (0U)

	)

4802 
	#SPI_I2SPR_I2SDIV_Msk
 (0xFFU << 
SPI_I2SPR_I2SDIV_Pos
è

	)

4803 
	#SPI_I2SPR_I2SDIV
 
SPI_I2SPR_I2SDIV_Msk


	)

4804 
	#SPI_I2SPR_ODD_Pos
 (8U)

	)

4805 
	#SPI_I2SPR_ODD_Msk
 (0x1U << 
SPI_I2SPR_ODD_Pos
è

	)

4806 
	#SPI_I2SPR_ODD
 
SPI_I2SPR_ODD_Msk


	)

4807 
	#SPI_I2SPR_MCKOE_Pos
 (9U)

	)

4808 
	#SPI_I2SPR_MCKOE_Msk
 (0x1U << 
SPI_I2SPR_MCKOE_Pos
è

	)

4809 
	#SPI_I2SPR_MCKOE
 
SPI_I2SPR_MCKOE_Msk


	)

4817 
	#SYSCFG_CFGR1_MEM_MODE_Pos
 (0U)

	)

4818 
	#SYSCFG_CFGR1_MEM_MODE_Msk
 (0x3U << 
SYSCFG_CFGR1_MEM_MODE_Pos
è

	)

4819 
	#SYSCFG_CFGR1_MEM_MODE
 
SYSCFG_CFGR1_MEM_MODE_Msk


	)

4820 
	#SYSCFG_CFGR1_MEM_MODE_0
 (0x1U << 
SYSCFG_CFGR1_MEM_MODE_Pos
è

	)

4821 
	#SYSCFG_CFGR1_MEM_MODE_1
 (0x2U << 
SYSCFG_CFGR1_MEM_MODE_Pos
è

	)

4822 
	#SYSCFG_CFGR1_BOOT_MODE_Pos
 (8U)

	)

4823 
	#SYSCFG_CFGR1_BOOT_MODE_Msk
 (0x3U << 
SYSCFG_CFGR1_BOOT_MODE_Pos
è

	)

4824 
	#SYSCFG_CFGR1_BOOT_MODE
 
SYSCFG_CFGR1_BOOT_MODE_Msk


	)

4825 
	#SYSCFG_CFGR1_BOOT_MODE_0
 (0x1U << 
SYSCFG_CFGR1_BOOT_MODE_Pos
è

	)

4826 
	#SYSCFG_CFGR1_BOOT_MODE_1
 (0x2U << 
SYSCFG_CFGR1_BOOT_MODE_Pos
è

	)

4829 
	#SYSCFG_CFGR2_FWDISEN_Pos
 (0U)

	)

4830 
	#SYSCFG_CFGR2_FWDISEN_Msk
 (0x1U << 
SYSCFG_CFGR2_FWDISEN_Pos
è

	)

4831 
	#SYSCFG_CFGR2_FWDISEN
 
SYSCFG_CFGR2_FWDISEN_Msk


	)

4832 
	#SYSCFG_CFGR2_I2C_PB6_FMP_Pos
 (8U)

	)

4833 
	#SYSCFG_CFGR2_I2C_PB6_FMP_Msk
 (0x1U << 
SYSCFG_CFGR2_I2C_PB6_FMP_Pos
è

	)

4834 
	#SYSCFG_CFGR2_I2C_PB6_FMP
 
SYSCFG_CFGR2_I2C_PB6_FMP_Msk


	)

4835 
	#SYSCFG_CFGR2_I2C_PB7_FMP_Pos
 (9U)

	)

4836 
	#SYSCFG_CFGR2_I2C_PB7_FMP_Msk
 (0x1U << 
SYSCFG_CFGR2_I2C_PB7_FMP_Pos
è

	)

4837 
	#SYSCFG_CFGR2_I2C_PB7_FMP
 
SYSCFG_CFGR2_I2C_PB7_FMP_Msk


	)

4838 
	#SYSCFG_CFGR2_I2C_PB8_FMP_Pos
 (10U)

	)

4839 
	#SYSCFG_CFGR2_I2C_PB8_FMP_Msk
 (0x1U << 
SYSCFG_CFGR2_I2C_PB8_FMP_Pos
è

	)

4840 
	#SYSCFG_CFGR2_I2C_PB8_FMP
 
SYSCFG_CFGR2_I2C_PB8_FMP_Msk


	)

4841 
	#SYSCFG_CFGR2_I2C_PB9_FMP_Pos
 (11U)

	)

4842 
	#SYSCFG_CFGR2_I2C_PB9_FMP_Msk
 (0x1U << 
SYSCFG_CFGR2_I2C_PB9_FMP_Pos
è

	)

4843 
	#SYSCFG_CFGR2_I2C_PB9_FMP
 
SYSCFG_CFGR2_I2C_PB9_FMP_Msk


	)

4844 
	#SYSCFG_CFGR2_I2C1_FMP_Pos
 (12U)

	)

4845 
	#SYSCFG_CFGR2_I2C1_FMP_Msk
 (0x1U << 
SYSCFG_CFGR2_I2C1_FMP_Pos
è

	)

4846 
	#SYSCFG_CFGR2_I2C1_FMP
 
SYSCFG_CFGR2_I2C1_FMP_Msk


	)

4847 
	#SYSCFG_CFGR2_I2C2_FMP_Pos
 (13U)

	)

4848 
	#SYSCFG_CFGR2_I2C2_FMP_Msk
 (0x1U << 
SYSCFG_CFGR2_I2C2_FMP_Pos
è

	)

4849 
	#SYSCFG_CFGR2_I2C2_FMP
 
SYSCFG_CFGR2_I2C2_FMP_Msk


	)

4852 
	#SYSCFG_EXTICR1_EXTI0_Pos
 (0U)

	)

4853 
	#SYSCFG_EXTICR1_EXTI0_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI0_Pos
è

	)

4854 
	#SYSCFG_EXTICR1_EXTI0
 
SYSCFG_EXTICR1_EXTI0_Msk


	)

4855 
	#SYSCFG_EXTICR1_EXTI1_Pos
 (4U)

	)

4856 
	#SYSCFG_EXTICR1_EXTI1_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI1_Pos
è

	)

4857 
	#SYSCFG_EXTICR1_EXTI1
 
SYSCFG_EXTICR1_EXTI1_Msk


	)

4858 
	#SYSCFG_EXTICR1_EXTI2_Pos
 (8U)

	)

4859 
	#SYSCFG_EXTICR1_EXTI2_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI2_Pos
è

	)

4860 
	#SYSCFG_EXTICR1_EXTI2
 
SYSCFG_EXTICR1_EXTI2_Msk


	)

4861 
	#SYSCFG_EXTICR1_EXTI3_Pos
 (12U)

	)

4862 
	#SYSCFG_EXTICR1_EXTI3_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI3_Pos
è

	)

4863 
	#SYSCFG_EXTICR1_EXTI3
 
SYSCFG_EXTICR1_EXTI3_Msk


	)

4868 
	#SYSCFG_EXTICR1_EXTI0_PA
 (0x00000000Uè

	)

4869 
	#SYSCFG_EXTICR1_EXTI0_PB
 (0x00000001Uè

	)

4870 
	#SYSCFG_EXTICR1_EXTI0_PC
 (0x00000002Uè

	)

4871 
	#SYSCFG_EXTICR1_EXTI0_PH
 (0x00000005Uè

	)

4876 
	#SYSCFG_EXTICR1_EXTI1_PA
 (0x00000000Uè

	)

4877 
	#SYSCFG_EXTICR1_EXTI1_PB
 (0x00000010Uè

	)

4878 
	#SYSCFG_EXTICR1_EXTI1_PC
 (0x00000020Uè

	)

4879 
	#SYSCFG_EXTICR1_EXTI1_PH
 (0x00000050Uè

	)

4884 
	#SYSCFG_EXTICR1_EXTI2_PA
 (0x00000000Uè

	)

4885 
	#SYSCFG_EXTICR1_EXTI2_PB
 (0x00000100Uè

	)

4886 
	#SYSCFG_EXTICR1_EXTI2_PC
 (0x00000200Uè

	)

4887 
	#SYSCFG_EXTICR1_EXTI2_PD
 (0x00000300Uè

	)

4892 
	#SYSCFG_EXTICR1_EXTI3_PA
 (0x00000000Uè

	)

4893 
	#SYSCFG_EXTICR1_EXTI3_PB
 (0x00001000Uè

	)

4894 
	#SYSCFG_EXTICR1_EXTI3_PC
 (0x00002000Uè

	)

4897 
	#SYSCFG_EXTICR2_EXTI4_Pos
 (0U)

	)

4898 
	#SYSCFG_EXTICR2_EXTI4_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI4_Pos
è

	)

4899 
	#SYSCFG_EXTICR2_EXTI4
 
SYSCFG_EXTICR2_EXTI4_Msk


	)

4900 
	#SYSCFG_EXTICR2_EXTI5_Pos
 (4U)

	)

4901 
	#SYSCFG_EXTICR2_EXTI5_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI5_Pos
è

	)

4902 
	#SYSCFG_EXTICR2_EXTI5
 
SYSCFG_EXTICR2_EXTI5_Msk


	)

4903 
	#SYSCFG_EXTICR2_EXTI6_Pos
 (8U)

	)

4904 
	#SYSCFG_EXTICR2_EXTI6_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI6_Pos
è

	)

4905 
	#SYSCFG_EXTICR2_EXTI6
 
SYSCFG_EXTICR2_EXTI6_Msk


	)

4906 
	#SYSCFG_EXTICR2_EXTI7_Pos
 (12U)

	)

4907 
	#SYSCFG_EXTICR2_EXTI7_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI7_Pos
è

	)

4908 
	#SYSCFG_EXTICR2_EXTI7
 
SYSCFG_EXTICR2_EXTI7_Msk


	)

4913 
	#SYSCFG_EXTICR2_EXTI4_PA
 (0x00000000Uè

	)

4914 
	#SYSCFG_EXTICR2_EXTI4_PB
 (0x00000001Uè

	)

4915 
	#SYSCFG_EXTICR2_EXTI4_PC
 (0x00000002Uè

	)

4920 
	#SYSCFG_EXTICR2_EXTI5_PA
 (0x00000000Uè

	)

4921 
	#SYSCFG_EXTICR2_EXTI5_PB
 (0x00000010Uè

	)

4922 
	#SYSCFG_EXTICR2_EXTI5_PC
 (0x00000020Uè

	)

4927 
	#SYSCFG_EXTICR2_EXTI6_PA
 (0x00000000Uè

	)

4928 
	#SYSCFG_EXTICR2_EXTI6_PB
 (0x00000100Uè

	)

4929 
	#SYSCFG_EXTICR2_EXTI6_PC
 (0x00000200Uè

	)

4934 
	#SYSCFG_EXTICR2_EXTI7_PA
 (0x00000000Uè

	)

4935 
	#SYSCFG_EXTICR2_EXTI7_PB
 (0x00001000Uè

	)

4936 
	#SYSCFG_EXTICR2_EXTI7_PC
 (0x00002000Uè

	)

4939 
	#SYSCFG_EXTICR3_EXTI8_Pos
 (0U)

	)

4940 
	#SYSCFG_EXTICR3_EXTI8_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI8_Pos
è

	)

4941 
	#SYSCFG_EXTICR3_EXTI8
 
SYSCFG_EXTICR3_EXTI8_Msk


	)

4942 
	#SYSCFG_EXTICR3_EXTI9_Pos
 (4U)

	)

4943 
	#SYSCFG_EXTICR3_EXTI9_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI9_Pos
è

	)

4944 
	#SYSCFG_EXTICR3_EXTI9
 
SYSCFG_EXTICR3_EXTI9_Msk


	)

4945 
	#SYSCFG_EXTICR3_EXTI10_Pos
 (8U)

	)

4946 
	#SYSCFG_EXTICR3_EXTI10_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI10_Pos
è

	)

4947 
	#SYSCFG_EXTICR3_EXTI10
 
SYSCFG_EXTICR3_EXTI10_Msk


	)

4948 
	#SYSCFG_EXTICR3_EXTI11_Pos
 (12U)

	)

4949 
	#SYSCFG_EXTICR3_EXTI11_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI11_Pos
è

	)

4950 
	#SYSCFG_EXTICR3_EXTI11
 
SYSCFG_EXTICR3_EXTI11_Msk


	)

4955 
	#SYSCFG_EXTICR3_EXTI8_PA
 (0x00000000Uè

	)

4956 
	#SYSCFG_EXTICR3_EXTI8_PB
 (0x00000001Uè

	)

4957 
	#SYSCFG_EXTICR3_EXTI8_PC
 (0x00000002Uè

	)

4962 
	#SYSCFG_EXTICR3_EXTI9_PA
 (0x00000000Uè

	)

4963 
	#SYSCFG_EXTICR3_EXTI9_PB
 (0x00000010Uè

	)

4964 
	#SYSCFG_EXTICR3_EXTI9_PC
 (0x00000020Uè

	)

4969 
	#SYSCFG_EXTICR3_EXTI10_PA
 (0x00000000Uè

	)

4970 
	#SYSCFG_EXTICR3_EXTI10_PB
 (0x00000100Uè

	)

4971 
	#SYSCFG_EXTICR3_EXTI10_PC
 (0x00000200Uè

	)

4976 
	#SYSCFG_EXTICR3_EXTI11_PA
 (0x00000000Uè

	)

4977 
	#SYSCFG_EXTICR3_EXTI11_PB
 (0x00001000Uè

	)

4978 
	#SYSCFG_EXTICR3_EXTI11_PC
 (0x00002000Uè

	)

4981 
	#SYSCFG_EXTICR4_EXTI12_Pos
 (0U)

	)

4982 
	#SYSCFG_EXTICR4_EXTI12_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI12_Pos
è

	)

4983 
	#SYSCFG_EXTICR4_EXTI12
 
SYSCFG_EXTICR4_EXTI12_Msk


	)

4984 
	#SYSCFG_EXTICR4_EXTI13_Pos
 (4U)

	)

4985 
	#SYSCFG_EXTICR4_EXTI13_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI13_Pos
è

	)

4986 
	#SYSCFG_EXTICR4_EXTI13
 
SYSCFG_EXTICR4_EXTI13_Msk


	)

4987 
	#SYSCFG_EXTICR4_EXTI14_Pos
 (8U)

	)

4988 
	#SYSCFG_EXTICR4_EXTI14_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI14_Pos
è

	)

4989 
	#SYSCFG_EXTICR4_EXTI14
 
SYSCFG_EXTICR4_EXTI14_Msk


	)

4990 
	#SYSCFG_EXTICR4_EXTI15_Pos
 (12U)

	)

4991 
	#SYSCFG_EXTICR4_EXTI15_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI15_Pos
è

	)

4992 
	#SYSCFG_EXTICR4_EXTI15
 
SYSCFG_EXTICR4_EXTI15_Msk


	)

4997 
	#SYSCFG_EXTICR4_EXTI12_PA
 (0x00000000Uè

	)

4998 
	#SYSCFG_EXTICR4_EXTI12_PB
 (0x00000001Uè

	)

4999 
	#SYSCFG_EXTICR4_EXTI12_PC
 (0x00000002Uè

	)

5004 
	#SYSCFG_EXTICR4_EXTI13_PA
 (0x00000000Uè

	)

5005 
	#SYSCFG_EXTICR4_EXTI13_PB
 (0x00000010Uè

	)

5006 
	#SYSCFG_EXTICR4_EXTI13_PC
 (0x00000020Uè

	)

5011 
	#SYSCFG_EXTICR4_EXTI14_PA
 (0x00000000Uè

	)

5012 
	#SYSCFG_EXTICR4_EXTI14_PB
 (0x00000100Uè

	)

5013 
	#SYSCFG_EXTICR4_EXTI14_PC
 (0x00000200Uè

	)

5018 
	#SYSCFG_EXTICR4_EXTI15_PA
 (0x00000000Uè

	)

5019 
	#SYSCFG_EXTICR4_EXTI15_PB
 (0x00001000Uè

	)

5020 
	#SYSCFG_EXTICR4_EXTI15_PC
 (0x00002000Uè

	)

5024 
	#SYSCFG_CFGR3_VREF_OUT_Pos
 (4U)

	)

5025 
	#SYSCFG_CFGR3_VREF_OUT_Msk
 (0x3U << 
SYSCFG_CFGR3_VREF_OUT_Pos
è

	)

5026 
	#SYSCFG_CFGR3_VREF_OUT
 
SYSCFG_CFGR3_VREF_OUT_Msk


	)

5027 
	#SYSCFG_CFGR3_VREF_OUT_0
 (0x1U << 
SYSCFG_CFGR3_VREF_OUT_Pos
è

	)

5028 
	#SYSCFG_CFGR3_VREF_OUT_1
 (0x2U << 
SYSCFG_CFGR3_VREF_OUT_Pos
è

	)

5029 
	#SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos
 (8U)

	)

5030 
	#SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk
 (0x1U << 
SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos
è

	)

5031 
	#SYSCFG_CFGR3_ENBUF_VREFINT_ADC
 
SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk


	)

5032 
	#SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos
 (9U)

	)

5033 
	#SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk
 (0x1U << 
SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos
è

	)

5034 
	#SYSCFG_CFGR3_ENBUF_SENSOR_ADC
 
SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk


	)

5035 
	#SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos
 (12U)

	)

5036 
	#SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk
 (0x1U << 
SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos
è

	)

5037 
	#SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP
 
SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk


	)

5038 
	#SYSCFG_CFGR3_VREFINT_RDYF_Pos
 (30U)

	)

5039 
	#SYSCFG_CFGR3_VREFINT_RDYF_Msk
 (0x1U << 
SYSCFG_CFGR3_VREFINT_RDYF_Pos
è

	)

5040 
	#SYSCFG_CFGR3_VREFINT_RDYF
 
SYSCFG_CFGR3_VREFINT_RDYF_Msk


	)

5041 
	#SYSCFG_CFGR3_REF_LOCK_Pos
 (31U)

	)

5042 
	#SYSCFG_CFGR3_REF_LOCK_Msk
 (0x1U << 
SYSCFG_CFGR3_REF_LOCK_Pos
è

	)

5043 
	#SYSCFG_CFGR3_REF_LOCK
 
SYSCFG_CFGR3_REF_LOCK_Msk


	)

5047 
	#SYSCFG_CFGR3_ENBUF_BGAP_ADC
 
SYSCFG_CFGR3_ENBUF_VREFINT_ADC


	)

5048 
	#SYSCFG_CFGR3_ENBUFLP_BGAP_COMP
 
SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP


	)

5049 
	#SYSCFG_VREFINT_ADC_RDYF
 
SYSCFG_CFGR3_VREFINT_RDYF


	)

5050 
	#SYSCFG_CFGR3_SENSOR_ADC_RDYF
 
SYSCFG_CFGR3_VREFINT_RDYF


	)

5051 
	#SYSCFG_CFGR3_VREFINT_ADC_RDYF
 
SYSCFG_CFGR3_VREFINT_RDYF


	)

5052 
	#SYSCFG_CFGR3_VREFINT_COMP_RDYF
 
SYSCFG_CFGR3_VREFINT_RDYF


	)

5062 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
) \

5063 || 
defšed
 (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

5064 
	#TIM_TIM2_REMAP_HSI_SUPPORT


	)

5065 
	#TIM_TIM2_REMAP_HSI48_SUPPORT


	)

5067 
	#TIM_TIM2_REMAP_HSI48_SUPPORT


	)

5071 
	#TIM_CR1_CEN_Pos
 (0U)

	)

5072 
	#TIM_CR1_CEN_Msk
 (0x1U << 
TIM_CR1_CEN_Pos
è

	)

5073 
	#TIM_CR1_CEN
 
TIM_CR1_CEN_Msk


	)

5074 
	#TIM_CR1_UDIS_Pos
 (1U)

	)

5075 
	#TIM_CR1_UDIS_Msk
 (0x1U << 
TIM_CR1_UDIS_Pos
è

	)

5076 
	#TIM_CR1_UDIS
 
TIM_CR1_UDIS_Msk


	)

5077 
	#TIM_CR1_URS_Pos
 (2U)

	)

5078 
	#TIM_CR1_URS_Msk
 (0x1U << 
TIM_CR1_URS_Pos
è

	)

5079 
	#TIM_CR1_URS
 
TIM_CR1_URS_Msk


	)

5080 
	#TIM_CR1_OPM_Pos
 (3U)

	)

5081 
	#TIM_CR1_OPM_Msk
 (0x1U << 
TIM_CR1_OPM_Pos
è

	)

5082 
	#TIM_CR1_OPM
 
TIM_CR1_OPM_Msk


	)

5083 
	#TIM_CR1_DIR_Pos
 (4U)

	)

5084 
	#TIM_CR1_DIR_Msk
 (0x1U << 
TIM_CR1_DIR_Pos
è

	)

5085 
	#TIM_CR1_DIR
 
TIM_CR1_DIR_Msk


	)

5087 
	#TIM_CR1_CMS_Pos
 (5U)

	)

5088 
	#TIM_CR1_CMS_Msk
 (0x3U << 
TIM_CR1_CMS_Pos
è

	)

5089 
	#TIM_CR1_CMS
 
TIM_CR1_CMS_Msk


	)

5090 
	#TIM_CR1_CMS_0
 (0x1U << 
TIM_CR1_CMS_Pos
è

	)

5091 
	#TIM_CR1_CMS_1
 (0x2U << 
TIM_CR1_CMS_Pos
è

	)

5093 
	#TIM_CR1_ARPE_Pos
 (7U)

	)

5094 
	#TIM_CR1_ARPE_Msk
 (0x1U << 
TIM_CR1_ARPE_Pos
è

	)

5095 
	#TIM_CR1_ARPE
 
TIM_CR1_ARPE_Msk


	)

5097 
	#TIM_CR1_CKD_Pos
 (8U)

	)

5098 
	#TIM_CR1_CKD_Msk
 (0x3U << 
TIM_CR1_CKD_Pos
è

	)

5099 
	#TIM_CR1_CKD
 
TIM_CR1_CKD_Msk


	)

5100 
	#TIM_CR1_CKD_0
 (0x1U << 
TIM_CR1_CKD_Pos
è

	)

5101 
	#TIM_CR1_CKD_1
 (0x2U << 
TIM_CR1_CKD_Pos
è

	)

5104 
	#TIM_CR2_CCDS_Pos
 (3U)

	)

5105 
	#TIM_CR2_CCDS_Msk
 (0x1U << 
TIM_CR2_CCDS_Pos
è

	)

5106 
	#TIM_CR2_CCDS
 
TIM_CR2_CCDS_Msk


	)

5108 
	#TIM_CR2_MMS_Pos
 (4U)

	)

5109 
	#TIM_CR2_MMS_Msk
 (0x7U << 
TIM_CR2_MMS_Pos
è

	)

5110 
	#TIM_CR2_MMS
 
TIM_CR2_MMS_Msk


	)

5111 
	#TIM_CR2_MMS_0
 (0x1U << 
TIM_CR2_MMS_Pos
è

	)

5112 
	#TIM_CR2_MMS_1
 (0x2U << 
TIM_CR2_MMS_Pos
è

	)

5113 
	#TIM_CR2_MMS_2
 (0x4U << 
TIM_CR2_MMS_Pos
è

	)

5115 
	#TIM_CR2_TI1S_Pos
 (7U)

	)

5116 
	#TIM_CR2_TI1S_Msk
 (0x1U << 
TIM_CR2_TI1S_Pos
è

	)

5117 
	#TIM_CR2_TI1S
 
TIM_CR2_TI1S_Msk


	)

5120 
	#TIM_SMCR_SMS_Pos
 (0U)

	)

5121 
	#TIM_SMCR_SMS_Msk
 (0x7U << 
TIM_SMCR_SMS_Pos
è

	)

5122 
	#TIM_SMCR_SMS
 
TIM_SMCR_SMS_Msk


	)

5123 
	#TIM_SMCR_SMS_0
 (0x1U << 
TIM_SMCR_SMS_Pos
è

	)

5124 
	#TIM_SMCR_SMS_1
 (0x2U << 
TIM_SMCR_SMS_Pos
è

	)

5125 
	#TIM_SMCR_SMS_2
 (0x4U << 
TIM_SMCR_SMS_Pos
è

	)

5127 
	#TIM_SMCR_OCCS_Pos
 (3U)

	)

5128 
	#TIM_SMCR_OCCS_Msk
 (0x1U << 
TIM_SMCR_OCCS_Pos
è

	)

5129 
	#TIM_SMCR_OCCS
 
TIM_SMCR_OCCS_Msk


	)

5131 
	#TIM_SMCR_TS_Pos
 (4U)

	)

5132 
	#TIM_SMCR_TS_Msk
 (0x7U << 
TIM_SMCR_TS_Pos
è

	)

5133 
	#TIM_SMCR_TS
 
TIM_SMCR_TS_Msk


	)

5134 
	#TIM_SMCR_TS_0
 (0x1U << 
TIM_SMCR_TS_Pos
è

	)

5135 
	#TIM_SMCR_TS_1
 (0x2U << 
TIM_SMCR_TS_Pos
è

	)

5136 
	#TIM_SMCR_TS_2
 (0x4U << 
TIM_SMCR_TS_Pos
è

	)

5138 
	#TIM_SMCR_MSM_Pos
 (7U)

	)

5139 
	#TIM_SMCR_MSM_Msk
 (0x1U << 
TIM_SMCR_MSM_Pos
è

	)

5140 
	#TIM_SMCR_MSM
 
TIM_SMCR_MSM_Msk


	)

5142 
	#TIM_SMCR_ETF_Pos
 (8U)

	)

5143 
	#TIM_SMCR_ETF_Msk
 (0xFU << 
TIM_SMCR_ETF_Pos
è

	)

5144 
	#TIM_SMCR_ETF
 
TIM_SMCR_ETF_Msk


	)

5145 
	#TIM_SMCR_ETF_0
 (0x1U << 
TIM_SMCR_ETF_Pos
è

	)

5146 
	#TIM_SMCR_ETF_1
 (0x2U << 
TIM_SMCR_ETF_Pos
è

	)

5147 
	#TIM_SMCR_ETF_2
 (0x4U << 
TIM_SMCR_ETF_Pos
è

	)

5148 
	#TIM_SMCR_ETF_3
 (0x8U << 
TIM_SMCR_ETF_Pos
è

	)

5150 
	#TIM_SMCR_ETPS_Pos
 (12U)

	)

5151 
	#TIM_SMCR_ETPS_Msk
 (0x3U << 
TIM_SMCR_ETPS_Pos
è

	)

5152 
	#TIM_SMCR_ETPS
 
TIM_SMCR_ETPS_Msk


	)

5153 
	#TIM_SMCR_ETPS_0
 (0x1U << 
TIM_SMCR_ETPS_Pos
è

	)

5154 
	#TIM_SMCR_ETPS_1
 (0x2U << 
TIM_SMCR_ETPS_Pos
è

	)

5156 
	#TIM_SMCR_ECE_Pos
 (14U)

	)

5157 
	#TIM_SMCR_ECE_Msk
 (0x1U << 
TIM_SMCR_ECE_Pos
è

	)

5158 
	#TIM_SMCR_ECE
 
TIM_SMCR_ECE_Msk


	)

5159 
	#TIM_SMCR_ETP_Pos
 (15U)

	)

5160 
	#TIM_SMCR_ETP_Msk
 (0x1U << 
TIM_SMCR_ETP_Pos
è

	)

5161 
	#TIM_SMCR_ETP
 
TIM_SMCR_ETP_Msk


	)

5164 
	#TIM_DIER_UIE_Pos
 (0U)

	)

5165 
	#TIM_DIER_UIE_Msk
 (0x1U << 
TIM_DIER_UIE_Pos
è

	)

5166 
	#TIM_DIER_UIE
 
TIM_DIER_UIE_Msk


	)

5167 
	#TIM_DIER_CC1IE_Pos
 (1U)

	)

5168 
	#TIM_DIER_CC1IE_Msk
 (0x1U << 
TIM_DIER_CC1IE_Pos
è

	)

5169 
	#TIM_DIER_CC1IE
 
TIM_DIER_CC1IE_Msk


	)

5170 
	#TIM_DIER_CC2IE_Pos
 (2U)

	)

5171 
	#TIM_DIER_CC2IE_Msk
 (0x1U << 
TIM_DIER_CC2IE_Pos
è

	)

5172 
	#TIM_DIER_CC2IE
 
TIM_DIER_CC2IE_Msk


	)

5173 
	#TIM_DIER_CC3IE_Pos
 (3U)

	)

5174 
	#TIM_DIER_CC3IE_Msk
 (0x1U << 
TIM_DIER_CC3IE_Pos
è

	)

5175 
	#TIM_DIER_CC3IE
 
TIM_DIER_CC3IE_Msk


	)

5176 
	#TIM_DIER_CC4IE_Pos
 (4U)

	)

5177 
	#TIM_DIER_CC4IE_Msk
 (0x1U << 
TIM_DIER_CC4IE_Pos
è

	)

5178 
	#TIM_DIER_CC4IE
 
TIM_DIER_CC4IE_Msk


	)

5179 
	#TIM_DIER_TIE_Pos
 (6U)

	)

5180 
	#TIM_DIER_TIE_Msk
 (0x1U << 
TIM_DIER_TIE_Pos
è

	)

5181 
	#TIM_DIER_TIE
 
TIM_DIER_TIE_Msk


	)

5182 
	#TIM_DIER_UDE_Pos
 (8U)

	)

5183 
	#TIM_DIER_UDE_Msk
 (0x1U << 
TIM_DIER_UDE_Pos
è

	)

5184 
	#TIM_DIER_UDE
 
TIM_DIER_UDE_Msk


	)

5185 
	#TIM_DIER_CC1DE_Pos
 (9U)

	)

5186 
	#TIM_DIER_CC1DE_Msk
 (0x1U << 
TIM_DIER_CC1DE_Pos
è

	)

5187 
	#TIM_DIER_CC1DE
 
TIM_DIER_CC1DE_Msk


	)

5188 
	#TIM_DIER_CC2DE_Pos
 (10U)

	)

5189 
	#TIM_DIER_CC2DE_Msk
 (0x1U << 
TIM_DIER_CC2DE_Pos
è

	)

5190 
	#TIM_DIER_CC2DE
 
TIM_DIER_CC2DE_Msk


	)

5191 
	#TIM_DIER_CC3DE_Pos
 (11U)

	)

5192 
	#TIM_DIER_CC3DE_Msk
 (0x1U << 
TIM_DIER_CC3DE_Pos
è

	)

5193 
	#TIM_DIER_CC3DE
 
TIM_DIER_CC3DE_Msk


	)

5194 
	#TIM_DIER_CC4DE_Pos
 (12U)

	)

5195 
	#TIM_DIER_CC4DE_Msk
 (0x1U << 
TIM_DIER_CC4DE_Pos
è

	)

5196 
	#TIM_DIER_CC4DE
 
TIM_DIER_CC4DE_Msk


	)

5197 
	#TIM_DIER_TDE_Pos
 (14U)

	)

5198 
	#TIM_DIER_TDE_Msk
 (0x1U << 
TIM_DIER_TDE_Pos
è

	)

5199 
	#TIM_DIER_TDE
 
TIM_DIER_TDE_Msk


	)

5202 
	#TIM_SR_UIF_Pos
 (0U)

	)

5203 
	#TIM_SR_UIF_Msk
 (0x1U << 
TIM_SR_UIF_Pos
è

	)

5204 
	#TIM_SR_UIF
 
TIM_SR_UIF_Msk


	)

5205 
	#TIM_SR_CC1IF_Pos
 (1U)

	)

5206 
	#TIM_SR_CC1IF_Msk
 (0x1U << 
TIM_SR_CC1IF_Pos
è

	)

5207 
	#TIM_SR_CC1IF
 
TIM_SR_CC1IF_Msk


	)

5208 
	#TIM_SR_CC2IF_Pos
 (2U)

	)

5209 
	#TIM_SR_CC2IF_Msk
 (0x1U << 
TIM_SR_CC2IF_Pos
è

	)

5210 
	#TIM_SR_CC2IF
 
TIM_SR_CC2IF_Msk


	)

5211 
	#TIM_SR_CC3IF_Pos
 (3U)

	)

5212 
	#TIM_SR_CC3IF_Msk
 (0x1U << 
TIM_SR_CC3IF_Pos
è

	)

5213 
	#TIM_SR_CC3IF
 
TIM_SR_CC3IF_Msk


	)

5214 
	#TIM_SR_CC4IF_Pos
 (4U)

	)

5215 
	#TIM_SR_CC4IF_Msk
 (0x1U << 
TIM_SR_CC4IF_Pos
è

	)

5216 
	#TIM_SR_CC4IF
 
TIM_SR_CC4IF_Msk


	)

5217 
	#TIM_SR_TIF_Pos
 (6U)

	)

5218 
	#TIM_SR_TIF_Msk
 (0x1U << 
TIM_SR_TIF_Pos
è

	)

5219 
	#TIM_SR_TIF
 
TIM_SR_TIF_Msk


	)

5220 
	#TIM_SR_CC1OF_Pos
 (9U)

	)

5221 
	#TIM_SR_CC1OF_Msk
 (0x1U << 
TIM_SR_CC1OF_Pos
è

	)

5222 
	#TIM_SR_CC1OF
 
TIM_SR_CC1OF_Msk


	)

5223 
	#TIM_SR_CC2OF_Pos
 (10U)

	)

5224 
	#TIM_SR_CC2OF_Msk
 (0x1U << 
TIM_SR_CC2OF_Pos
è

	)

5225 
	#TIM_SR_CC2OF
 
TIM_SR_CC2OF_Msk


	)

5226 
	#TIM_SR_CC3OF_Pos
 (11U)

	)

5227 
	#TIM_SR_CC3OF_Msk
 (0x1U << 
TIM_SR_CC3OF_Pos
è

	)

5228 
	#TIM_SR_CC3OF
 
TIM_SR_CC3OF_Msk


	)

5229 
	#TIM_SR_CC4OF_Pos
 (12U)

	)

5230 
	#TIM_SR_CC4OF_Msk
 (0x1U << 
TIM_SR_CC4OF_Pos
è

	)

5231 
	#TIM_SR_CC4OF
 
TIM_SR_CC4OF_Msk


	)

5234 
	#TIM_EGR_UG_Pos
 (0U)

	)

5235 
	#TIM_EGR_UG_Msk
 (0x1U << 
TIM_EGR_UG_Pos
è

	)

5236 
	#TIM_EGR_UG
 
TIM_EGR_UG_Msk


	)

5237 
	#TIM_EGR_CC1G_Pos
 (1U)

	)

5238 
	#TIM_EGR_CC1G_Msk
 (0x1U << 
TIM_EGR_CC1G_Pos
è

	)

5239 
	#TIM_EGR_CC1G
 
TIM_EGR_CC1G_Msk


	)

5240 
	#TIM_EGR_CC2G_Pos
 (2U)

	)

5241 
	#TIM_EGR_CC2G_Msk
 (0x1U << 
TIM_EGR_CC2G_Pos
è

	)

5242 
	#TIM_EGR_CC2G
 
TIM_EGR_CC2G_Msk


	)

5243 
	#TIM_EGR_CC3G_Pos
 (3U)

	)

5244 
	#TIM_EGR_CC3G_Msk
 (0x1U << 
TIM_EGR_CC3G_Pos
è

	)

5245 
	#TIM_EGR_CC3G
 
TIM_EGR_CC3G_Msk


	)

5246 
	#TIM_EGR_CC4G_Pos
 (4U)

	)

5247 
	#TIM_EGR_CC4G_Msk
 (0x1U << 
TIM_EGR_CC4G_Pos
è

	)

5248 
	#TIM_EGR_CC4G
 
TIM_EGR_CC4G_Msk


	)

5249 
	#TIM_EGR_TG_Pos
 (6U)

	)

5250 
	#TIM_EGR_TG_Msk
 (0x1U << 
TIM_EGR_TG_Pos
è

	)

5251 
	#TIM_EGR_TG
 
TIM_EGR_TG_Msk


	)

5254 
	#TIM_CCMR1_CC1S_Pos
 (0U)

	)

5255 
	#TIM_CCMR1_CC1S_Msk
 (0x3U << 
TIM_CCMR1_CC1S_Pos
è

	)

5256 
	#TIM_CCMR1_CC1S
 
TIM_CCMR1_CC1S_Msk


	)

5257 
	#TIM_CCMR1_CC1S_0
 (0x1U << 
TIM_CCMR1_CC1S_Pos
è

	)

5258 
	#TIM_CCMR1_CC1S_1
 (0x2U << 
TIM_CCMR1_CC1S_Pos
è

	)

5260 
	#TIM_CCMR1_OC1FE_Pos
 (2U)

	)

5261 
	#TIM_CCMR1_OC1FE_Msk
 (0x1U << 
TIM_CCMR1_OC1FE_Pos
è

	)

5262 
	#TIM_CCMR1_OC1FE
 
TIM_CCMR1_OC1FE_Msk


	)

5263 
	#TIM_CCMR1_OC1PE_Pos
 (3U)

	)

5264 
	#TIM_CCMR1_OC1PE_Msk
 (0x1U << 
TIM_CCMR1_OC1PE_Pos
è

	)

5265 
	#TIM_CCMR1_OC1PE
 
TIM_CCMR1_OC1PE_Msk


	)

5267 
	#TIM_CCMR1_OC1M_Pos
 (4U)

	)

5268 
	#TIM_CCMR1_OC1M_Msk
 (0x7U << 
TIM_CCMR1_OC1M_Pos
è

	)

5269 
	#TIM_CCMR1_OC1M
 
TIM_CCMR1_OC1M_Msk


	)

5270 
	#TIM_CCMR1_OC1M_0
 (0x1U << 
TIM_CCMR1_OC1M_Pos
è

	)

5271 
	#TIM_CCMR1_OC1M_1
 (0x2U << 
TIM_CCMR1_OC1M_Pos
è

	)

5272 
	#TIM_CCMR1_OC1M_2
 (0x4U << 
TIM_CCMR1_OC1M_Pos
è

	)

5274 
	#TIM_CCMR1_OC1CE_Pos
 (7U)

	)

5275 
	#TIM_CCMR1_OC1CE_Msk
 (0x1U << 
TIM_CCMR1_OC1CE_Pos
è

	)

5276 
	#TIM_CCMR1_OC1CE
 
TIM_CCMR1_OC1CE_Msk


	)

5278 
	#TIM_CCMR1_CC2S_Pos
 (8U)

	)

5279 
	#TIM_CCMR1_CC2S_Msk
 (0x3U << 
TIM_CCMR1_CC2S_Pos
è

	)

5280 
	#TIM_CCMR1_CC2S
 
TIM_CCMR1_CC2S_Msk


	)

5281 
	#TIM_CCMR1_CC2S_0
 (0x1U << 
TIM_CCMR1_CC2S_Pos
è

	)

5282 
	#TIM_CCMR1_CC2S_1
 (0x2U << 
TIM_CCMR1_CC2S_Pos
è

	)

5284 
	#TIM_CCMR1_OC2FE_Pos
 (10U)

	)

5285 
	#TIM_CCMR1_OC2FE_Msk
 (0x1U << 
TIM_CCMR1_OC2FE_Pos
è

	)

5286 
	#TIM_CCMR1_OC2FE
 
TIM_CCMR1_OC2FE_Msk


	)

5287 
	#TIM_CCMR1_OC2PE_Pos
 (11U)

	)

5288 
	#TIM_CCMR1_OC2PE_Msk
 (0x1U << 
TIM_CCMR1_OC2PE_Pos
è

	)

5289 
	#TIM_CCMR1_OC2PE
 
TIM_CCMR1_OC2PE_Msk


	)

5291 
	#TIM_CCMR1_OC2M_Pos
 (12U)

	)

5292 
	#TIM_CCMR1_OC2M_Msk
 (0x7U << 
TIM_CCMR1_OC2M_Pos
è

	)

5293 
	#TIM_CCMR1_OC2M
 
TIM_CCMR1_OC2M_Msk


	)

5294 
	#TIM_CCMR1_OC2M_0
 (0x1U << 
TIM_CCMR1_OC2M_Pos
è

	)

5295 
	#TIM_CCMR1_OC2M_1
 (0x2U << 
TIM_CCMR1_OC2M_Pos
è

	)

5296 
	#TIM_CCMR1_OC2M_2
 (0x4U << 
TIM_CCMR1_OC2M_Pos
è

	)

5298 
	#TIM_CCMR1_OC2CE_Pos
 (15U)

	)

5299 
	#TIM_CCMR1_OC2CE_Msk
 (0x1U << 
TIM_CCMR1_OC2CE_Pos
è

	)

5300 
	#TIM_CCMR1_OC2CE
 
TIM_CCMR1_OC2CE_Msk


	)

5304 
	#TIM_CCMR1_IC1PSC_Pos
 (2U)

	)

5305 
	#TIM_CCMR1_IC1PSC_Msk
 (0x3U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

5306 
	#TIM_CCMR1_IC1PSC
 
TIM_CCMR1_IC1PSC_Msk


	)

5307 
	#TIM_CCMR1_IC1PSC_0
 (0x1U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

5308 
	#TIM_CCMR1_IC1PSC_1
 (0x2U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

5310 
	#TIM_CCMR1_IC1F_Pos
 (4U)

	)

5311 
	#TIM_CCMR1_IC1F_Msk
 (0xFU << 
TIM_CCMR1_IC1F_Pos
è

	)

5312 
	#TIM_CCMR1_IC1F
 
TIM_CCMR1_IC1F_Msk


	)

5313 
	#TIM_CCMR1_IC1F_0
 (0x1U << 
TIM_CCMR1_IC1F_Pos
è

	)

5314 
	#TIM_CCMR1_IC1F_1
 (0x2U << 
TIM_CCMR1_IC1F_Pos
è

	)

5315 
	#TIM_CCMR1_IC1F_2
 (0x4U << 
TIM_CCMR1_IC1F_Pos
è

	)

5316 
	#TIM_CCMR1_IC1F_3
 (0x8U << 
TIM_CCMR1_IC1F_Pos
è

	)

5318 
	#TIM_CCMR1_IC2PSC_Pos
 (10U)

	)

5319 
	#TIM_CCMR1_IC2PSC_Msk
 (0x3U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

5320 
	#TIM_CCMR1_IC2PSC
 
TIM_CCMR1_IC2PSC_Msk


	)

5321 
	#TIM_CCMR1_IC2PSC_0
 (0x1U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

5322 
	#TIM_CCMR1_IC2PSC_1
 (0x2U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

5324 
	#TIM_CCMR1_IC2F_Pos
 (12U)

	)

5325 
	#TIM_CCMR1_IC2F_Msk
 (0xFU << 
TIM_CCMR1_IC2F_Pos
è

	)

5326 
	#TIM_CCMR1_IC2F
 
TIM_CCMR1_IC2F_Msk


	)

5327 
	#TIM_CCMR1_IC2F_0
 (0x1U << 
TIM_CCMR1_IC2F_Pos
è

	)

5328 
	#TIM_CCMR1_IC2F_1
 (0x2U << 
TIM_CCMR1_IC2F_Pos
è

	)

5329 
	#TIM_CCMR1_IC2F_2
 (0x4U << 
TIM_CCMR1_IC2F_Pos
è

	)

5330 
	#TIM_CCMR1_IC2F_3
 (0x8U << 
TIM_CCMR1_IC2F_Pos
è

	)

5333 
	#TIM_CCMR2_CC3S_Pos
 (0U)

	)

5334 
	#TIM_CCMR2_CC3S_Msk
 (0x3U << 
TIM_CCMR2_CC3S_Pos
è

	)

5335 
	#TIM_CCMR2_CC3S
 
TIM_CCMR2_CC3S_Msk


	)

5336 
	#TIM_CCMR2_CC3S_0
 (0x1U << 
TIM_CCMR2_CC3S_Pos
è

	)

5337 
	#TIM_CCMR2_CC3S_1
 (0x2U << 
TIM_CCMR2_CC3S_Pos
è

	)

5339 
	#TIM_CCMR2_OC3FE_Pos
 (2U)

	)

5340 
	#TIM_CCMR2_OC3FE_Msk
 (0x1U << 
TIM_CCMR2_OC3FE_Pos
è

	)

5341 
	#TIM_CCMR2_OC3FE
 
TIM_CCMR2_OC3FE_Msk


	)

5342 
	#TIM_CCMR2_OC3PE_Pos
 (3U)

	)

5343 
	#TIM_CCMR2_OC3PE_Msk
 (0x1U << 
TIM_CCMR2_OC3PE_Pos
è

	)

5344 
	#TIM_CCMR2_OC3PE
 
TIM_CCMR2_OC3PE_Msk


	)

5346 
	#TIM_CCMR2_OC3M_Pos
 (4U)

	)

5347 
	#TIM_CCMR2_OC3M_Msk
 (0x7U << 
TIM_CCMR2_OC3M_Pos
è

	)

5348 
	#TIM_CCMR2_OC3M
 
TIM_CCMR2_OC3M_Msk


	)

5349 
	#TIM_CCMR2_OC3M_0
 (0x1U << 
TIM_CCMR2_OC3M_Pos
è

	)

5350 
	#TIM_CCMR2_OC3M_1
 (0x2U << 
TIM_CCMR2_OC3M_Pos
è

	)

5351 
	#TIM_CCMR2_OC3M_2
 (0x4U << 
TIM_CCMR2_OC3M_Pos
è

	)

5353 
	#TIM_CCMR2_OC3CE_Pos
 (7U)

	)

5354 
	#TIM_CCMR2_OC3CE_Msk
 (0x1U << 
TIM_CCMR2_OC3CE_Pos
è

	)

5355 
	#TIM_CCMR2_OC3CE
 
TIM_CCMR2_OC3CE_Msk


	)

5357 
	#TIM_CCMR2_CC4S_Pos
 (8U)

	)

5358 
	#TIM_CCMR2_CC4S_Msk
 (0x3U << 
TIM_CCMR2_CC4S_Pos
è

	)

5359 
	#TIM_CCMR2_CC4S
 
TIM_CCMR2_CC4S_Msk


	)

5360 
	#TIM_CCMR2_CC4S_0
 (0x1U << 
TIM_CCMR2_CC4S_Pos
è

	)

5361 
	#TIM_CCMR2_CC4S_1
 (0x2U << 
TIM_CCMR2_CC4S_Pos
è

	)

5363 
	#TIM_CCMR2_OC4FE_Pos
 (10U)

	)

5364 
	#TIM_CCMR2_OC4FE_Msk
 (0x1U << 
TIM_CCMR2_OC4FE_Pos
è

	)

5365 
	#TIM_CCMR2_OC4FE
 
TIM_CCMR2_OC4FE_Msk


	)

5366 
	#TIM_CCMR2_OC4PE_Pos
 (11U)

	)

5367 
	#TIM_CCMR2_OC4PE_Msk
 (0x1U << 
TIM_CCMR2_OC4PE_Pos
è

	)

5368 
	#TIM_CCMR2_OC4PE
 
TIM_CCMR2_OC4PE_Msk


	)

5370 
	#TIM_CCMR2_OC4M_Pos
 (12U)

	)

5371 
	#TIM_CCMR2_OC4M_Msk
 (0x7U << 
TIM_CCMR2_OC4M_Pos
è

	)

5372 
	#TIM_CCMR2_OC4M
 
TIM_CCMR2_OC4M_Msk


	)

5373 
	#TIM_CCMR2_OC4M_0
 (0x1U << 
TIM_CCMR2_OC4M_Pos
è

	)

5374 
	#TIM_CCMR2_OC4M_1
 (0x2U << 
TIM_CCMR2_OC4M_Pos
è

	)

5375 
	#TIM_CCMR2_OC4M_2
 (0x4U << 
TIM_CCMR2_OC4M_Pos
è

	)

5377 
	#TIM_CCMR2_OC4CE_Pos
 (15U)

	)

5378 
	#TIM_CCMR2_OC4CE_Msk
 (0x1U << 
TIM_CCMR2_OC4CE_Pos
è

	)

5379 
	#TIM_CCMR2_OC4CE
 
TIM_CCMR2_OC4CE_Msk


	)

5383 
	#TIM_CCMR2_IC3PSC_Pos
 (2U)

	)

5384 
	#TIM_CCMR2_IC3PSC_Msk
 (0x3U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

5385 
	#TIM_CCMR2_IC3PSC
 
TIM_CCMR2_IC3PSC_Msk


	)

5386 
	#TIM_CCMR2_IC3PSC_0
 (0x1U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

5387 
	#TIM_CCMR2_IC3PSC_1
 (0x2U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

5389 
	#TIM_CCMR2_IC3F_Pos
 (4U)

	)

5390 
	#TIM_CCMR2_IC3F_Msk
 (0xFU << 
TIM_CCMR2_IC3F_Pos
è

	)

5391 
	#TIM_CCMR2_IC3F
 
TIM_CCMR2_IC3F_Msk


	)

5392 
	#TIM_CCMR2_IC3F_0
 (0x1U << 
TIM_CCMR2_IC3F_Pos
è

	)

5393 
	#TIM_CCMR2_IC3F_1
 (0x2U << 
TIM_CCMR2_IC3F_Pos
è

	)

5394 
	#TIM_CCMR2_IC3F_2
 (0x4U << 
TIM_CCMR2_IC3F_Pos
è

	)

5395 
	#TIM_CCMR2_IC3F_3
 (0x8U << 
TIM_CCMR2_IC3F_Pos
è

	)

5397 
	#TIM_CCMR2_IC4PSC_Pos
 (10U)

	)

5398 
	#TIM_CCMR2_IC4PSC_Msk
 (0x3U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

5399 
	#TIM_CCMR2_IC4PSC
 
TIM_CCMR2_IC4PSC_Msk


	)

5400 
	#TIM_CCMR2_IC4PSC_0
 (0x1U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

5401 
	#TIM_CCMR2_IC4PSC_1
 (0x2U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

5403 
	#TIM_CCMR2_IC4F_Pos
 (12U)

	)

5404 
	#TIM_CCMR2_IC4F_Msk
 (0xFU << 
TIM_CCMR2_IC4F_Pos
è

	)

5405 
	#TIM_CCMR2_IC4F
 
TIM_CCMR2_IC4F_Msk


	)

5406 
	#TIM_CCMR2_IC4F_0
 (0x1U << 
TIM_CCMR2_IC4F_Pos
è

	)

5407 
	#TIM_CCMR2_IC4F_1
 (0x2U << 
TIM_CCMR2_IC4F_Pos
è

	)

5408 
	#TIM_CCMR2_IC4F_2
 (0x4U << 
TIM_CCMR2_IC4F_Pos
è

	)

5409 
	#TIM_CCMR2_IC4F_3
 (0x8U << 
TIM_CCMR2_IC4F_Pos
è

	)

5412 
	#TIM_CCER_CC1E_Pos
 (0U)

	)

5413 
	#TIM_CCER_CC1E_Msk
 (0x1U << 
TIM_CCER_CC1E_Pos
è

	)

5414 
	#TIM_CCER_CC1E
 
TIM_CCER_CC1E_Msk


	)

5415 
	#TIM_CCER_CC1P_Pos
 (1U)

	)

5416 
	#TIM_CCER_CC1P_Msk
 (0x1U << 
TIM_CCER_CC1P_Pos
è

	)

5417 
	#TIM_CCER_CC1P
 
TIM_CCER_CC1P_Msk


	)

5418 
	#TIM_CCER_CC1NP_Pos
 (3U)

	)

5419 
	#TIM_CCER_CC1NP_Msk
 (0x1U << 
TIM_CCER_CC1NP_Pos
è

	)

5420 
	#TIM_CCER_CC1NP
 
TIM_CCER_CC1NP_Msk


	)

5421 
	#TIM_CCER_CC2E_Pos
 (4U)

	)

5422 
	#TIM_CCER_CC2E_Msk
 (0x1U << 
TIM_CCER_CC2E_Pos
è

	)

5423 
	#TIM_CCER_CC2E
 
TIM_CCER_CC2E_Msk


	)

5424 
	#TIM_CCER_CC2P_Pos
 (5U)

	)

5425 
	#TIM_CCER_CC2P_Msk
 (0x1U << 
TIM_CCER_CC2P_Pos
è

	)

5426 
	#TIM_CCER_CC2P
 
TIM_CCER_CC2P_Msk


	)

5427 
	#TIM_CCER_CC2NP_Pos
 (7U)

	)

5428 
	#TIM_CCER_CC2NP_Msk
 (0x1U << 
TIM_CCER_CC2NP_Pos
è

	)

5429 
	#TIM_CCER_CC2NP
 
TIM_CCER_CC2NP_Msk


	)

5430 
	#TIM_CCER_CC3E_Pos
 (8U)

	)

5431 
	#TIM_CCER_CC3E_Msk
 (0x1U << 
TIM_CCER_CC3E_Pos
è

	)

5432 
	#TIM_CCER_CC3E
 
TIM_CCER_CC3E_Msk


	)

5433 
	#TIM_CCER_CC3P_Pos
 (9U)

	)

5434 
	#TIM_CCER_CC3P_Msk
 (0x1U << 
TIM_CCER_CC3P_Pos
è

	)

5435 
	#TIM_CCER_CC3P
 
TIM_CCER_CC3P_Msk


	)

5436 
	#TIM_CCER_CC3NP_Pos
 (11U)

	)

5437 
	#TIM_CCER_CC3NP_Msk
 (0x1U << 
TIM_CCER_CC3NP_Pos
è

	)

5438 
	#TIM_CCER_CC3NP
 
TIM_CCER_CC3NP_Msk


	)

5439 
	#TIM_CCER_CC4E_Pos
 (12U)

	)

5440 
	#TIM_CCER_CC4E_Msk
 (0x1U << 
TIM_CCER_CC4E_Pos
è

	)

5441 
	#TIM_CCER_CC4E
 
TIM_CCER_CC4E_Msk


	)

5442 
	#TIM_CCER_CC4P_Pos
 (13U)

	)

5443 
	#TIM_CCER_CC4P_Msk
 (0x1U << 
TIM_CCER_CC4P_Pos
è

	)

5444 
	#TIM_CCER_CC4P
 
TIM_CCER_CC4P_Msk


	)

5445 
	#TIM_CCER_CC4NP_Pos
 (15U)

	)

5446 
	#TIM_CCER_CC4NP_Msk
 (0x1U << 
TIM_CCER_CC4NP_Pos
è

	)

5447 
	#TIM_CCER_CC4NP
 
TIM_CCER_CC4NP_Msk


	)

5450 
	#TIM_CNT_CNT_Pos
 (0U)

	)

5451 
	#TIM_CNT_CNT_Msk
 (0xFFFFU << 
TIM_CNT_CNT_Pos
è

	)

5452 
	#TIM_CNT_CNT
 
TIM_CNT_CNT_Msk


	)

5455 
	#TIM_PSC_PSC_Pos
 (0U)

	)

5456 
	#TIM_PSC_PSC_Msk
 (0xFFFFU << 
TIM_PSC_PSC_Pos
è

	)

5457 
	#TIM_PSC_PSC
 
TIM_PSC_PSC_Msk


	)

5460 
	#TIM_ARR_ARR_Pos
 (0U)

	)

5461 
	#TIM_ARR_ARR_Msk
 (0xFFFFU << 
TIM_ARR_ARR_Pos
è

	)

5462 
	#TIM_ARR_ARR
 
TIM_ARR_ARR_Msk


	)

5465 
	#TIM_CCR1_CCR1_Pos
 (0U)

	)

5466 
	#TIM_CCR1_CCR1_Msk
 (0xFFFFU << 
TIM_CCR1_CCR1_Pos
è

	)

5467 
	#TIM_CCR1_CCR1
 
TIM_CCR1_CCR1_Msk


	)

5470 
	#TIM_CCR2_CCR2_Pos
 (0U)

	)

5471 
	#TIM_CCR2_CCR2_Msk
 (0xFFFFU << 
TIM_CCR2_CCR2_Pos
è

	)

5472 
	#TIM_CCR2_CCR2
 
TIM_CCR2_CCR2_Msk


	)

5475 
	#TIM_CCR3_CCR3_Pos
 (0U)

	)

5476 
	#TIM_CCR3_CCR3_Msk
 (0xFFFFU << 
TIM_CCR3_CCR3_Pos
è

	)

5477 
	#TIM_CCR3_CCR3
 
TIM_CCR3_CCR3_Msk


	)

5480 
	#TIM_CCR4_CCR4_Pos
 (0U)

	)

5481 
	#TIM_CCR4_CCR4_Msk
 (0xFFFFU << 
TIM_CCR4_CCR4_Pos
è

	)

5482 
	#TIM_CCR4_CCR4
 
TIM_CCR4_CCR4_Msk


	)

5485 
	#TIM_DCR_DBA_Pos
 (0U)

	)

5486 
	#TIM_DCR_DBA_Msk
 (0x1FU << 
TIM_DCR_DBA_Pos
è

	)

5487 
	#TIM_DCR_DBA
 
TIM_DCR_DBA_Msk


	)

5488 
	#TIM_DCR_DBA_0
 (0x01U << 
TIM_DCR_DBA_Pos
è

	)

5489 
	#TIM_DCR_DBA_1
 (0x02U << 
TIM_DCR_DBA_Pos
è

	)

5490 
	#TIM_DCR_DBA_2
 (0x04U << 
TIM_DCR_DBA_Pos
è

	)

5491 
	#TIM_DCR_DBA_3
 (0x08U << 
TIM_DCR_DBA_Pos
è

	)

5492 
	#TIM_DCR_DBA_4
 (0x10U << 
TIM_DCR_DBA_Pos
è

	)

5494 
	#TIM_DCR_DBL_Pos
 (8U)

	)

5495 
	#TIM_DCR_DBL_Msk
 (0x1FU << 
TIM_DCR_DBL_Pos
è

	)

5496 
	#TIM_DCR_DBL
 
TIM_DCR_DBL_Msk


	)

5497 
	#TIM_DCR_DBL_0
 (0x01U << 
TIM_DCR_DBL_Pos
è

	)

5498 
	#TIM_DCR_DBL_1
 (0x02U << 
TIM_DCR_DBL_Pos
è

	)

5499 
	#TIM_DCR_DBL_2
 (0x04U << 
TIM_DCR_DBL_Pos
è

	)

5500 
	#TIM_DCR_DBL_3
 (0x08U << 
TIM_DCR_DBL_Pos
è

	)

5501 
	#TIM_DCR_DBL_4
 (0x10U << 
TIM_DCR_DBL_Pos
è

	)

5504 
	#TIM_DMAR_DMAB_Pos
 (0U)

	)

5505 
	#TIM_DMAR_DMAB_Msk
 (0xFFFFU << 
TIM_DMAR_DMAB_Pos
è

	)

5506 
	#TIM_DMAR_DMAB
 
TIM_DMAR_DMAB_Msk


	)

5509 
	#TIM2_OR_ETR_RMP_Pos
 (0U)

	)

5510 
	#TIM2_OR_ETR_RMP_Msk
 (0x7U << 
TIM2_OR_ETR_RMP_Pos
è

	)

5511 
	#TIM2_OR_ETR_RMP
 
TIM2_OR_ETR_RMP_Msk


	)

5512 
	#TIM2_OR_ETR_RMP_0
 (0x1U << 
TIM2_OR_ETR_RMP_Pos
è

	)

5513 
	#TIM2_OR_ETR_RMP_1
 (0x2U << 
TIM2_OR_ETR_RMP_Pos
è

	)

5514 
	#TIM2_OR_ETR_RMP_2
 (0x4U << 
TIM2_OR_ETR_RMP_Pos
è

	)

5515 
	#TIM2_OR_TI4_RMP_Pos
 (3U)

	)

5516 
	#TIM2_OR_TI4_RMP_Msk
 (0x3U << 
TIM2_OR_TI4_RMP_Pos
è

	)

5517 
	#TIM2_OR_TI4_RMP
 
TIM2_OR_TI4_RMP_Msk


	)

5518 
	#TIM2_OR_TI4_RMP_0
 (0x1U << 
TIM2_OR_TI4_RMP_Pos
è

	)

5519 
	#TIM2_OR_TI4_RMP_1
 (0x2U << 
TIM2_OR_TI4_RMP_Pos
è

	)

5521 
	#TIM21_OR_ETR_RMP_Pos
 (0U)

	)

5522 
	#TIM21_OR_ETR_RMP_Msk
 (0x3U << 
TIM21_OR_ETR_RMP_Pos
è

	)

5523 
	#TIM21_OR_ETR_RMP
 
TIM21_OR_ETR_RMP_Msk


	)

5524 
	#TIM21_OR_ETR_RMP_0
 (0x1U << 
TIM21_OR_ETR_RMP_Pos
è

	)

5525 
	#TIM21_OR_ETR_RMP_1
 (0x2U << 
TIM21_OR_ETR_RMP_Pos
è

	)

5526 
	#TIM21_OR_TI1_RMP_Pos
 (2U)

	)

5527 
	#TIM21_OR_TI1_RMP_Msk
 (0x7U << 
TIM21_OR_TI1_RMP_Pos
è

	)

5528 
	#TIM21_OR_TI1_RMP
 
TIM21_OR_TI1_RMP_Msk


	)

5529 
	#TIM21_OR_TI1_RMP_0
 (0x1U << 
TIM21_OR_TI1_RMP_Pos
è

	)

5530 
	#TIM21_OR_TI1_RMP_1
 (0x2U << 
TIM21_OR_TI1_RMP_Pos
è

	)

5531 
	#TIM21_OR_TI1_RMP_2
 (0x4U << 
TIM21_OR_TI1_RMP_Pos
è

	)

5532 
	#TIM21_OR_TI2_RMP_Pos
 (5U)

	)

5533 
	#TIM21_OR_TI2_RMP_Msk
 (0x1U << 
TIM21_OR_TI2_RMP_Pos
è

	)

5534 
	#TIM21_OR_TI2_RMP
 
TIM21_OR_TI2_RMP_Msk


	)

5536 
	#TIM22_OR_ETR_RMP_Pos
 (0U)

	)

5537 
	#TIM22_OR_ETR_RMP_Msk
 (0x3U << 
TIM22_OR_ETR_RMP_Pos
è

	)

5538 
	#TIM22_OR_ETR_RMP
 
TIM22_OR_ETR_RMP_Msk


	)

5539 
	#TIM22_OR_ETR_RMP_0
 (0x1U << 
TIM22_OR_ETR_RMP_Pos
è

	)

5540 
	#TIM22_OR_ETR_RMP_1
 (0x2U << 
TIM22_OR_ETR_RMP_Pos
è

	)

5541 
	#TIM22_OR_TI1_RMP_Pos
 (2U)

	)

5542 
	#TIM22_OR_TI1_RMP_Msk
 (0x3U << 
TIM22_OR_TI1_RMP_Pos
è

	)

5543 
	#TIM22_OR_TI1_RMP
 
TIM22_OR_TI1_RMP_Msk


	)

5544 
	#TIM22_OR_TI1_RMP_0
 (0x1U << 
TIM22_OR_TI1_RMP_Pos
è

	)

5545 
	#TIM22_OR_TI1_RMP_1
 (0x2U << 
TIM22_OR_TI1_RMP_Pos
è

	)

5560 
	#USART_CR1_UE_Pos
 (0U)

	)

5561 
	#USART_CR1_UE_Msk
 (0x1U << 
USART_CR1_UE_Pos
è

	)

5562 
	#USART_CR1_UE
 
USART_CR1_UE_Msk


	)

5563 
	#USART_CR1_UESM_Pos
 (1U)

	)

5564 
	#USART_CR1_UESM_Msk
 (0x1U << 
USART_CR1_UESM_Pos
è

	)

5565 
	#USART_CR1_UESM
 
USART_CR1_UESM_Msk


	)

5566 
	#USART_CR1_RE_Pos
 (2U)

	)

5567 
	#USART_CR1_RE_Msk
 (0x1U << 
USART_CR1_RE_Pos
è

	)

5568 
	#USART_CR1_RE
 
USART_CR1_RE_Msk


	)

5569 
	#USART_CR1_TE_Pos
 (3U)

	)

5570 
	#USART_CR1_TE_Msk
 (0x1U << 
USART_CR1_TE_Pos
è

	)

5571 
	#USART_CR1_TE
 
USART_CR1_TE_Msk


	)

5572 
	#USART_CR1_IDLEIE_Pos
 (4U)

	)

5573 
	#USART_CR1_IDLEIE_Msk
 (0x1U << 
USART_CR1_IDLEIE_Pos
è

	)

5574 
	#USART_CR1_IDLEIE
 
USART_CR1_IDLEIE_Msk


	)

5575 
	#USART_CR1_RXNEIE_Pos
 (5U)

	)

5576 
	#USART_CR1_RXNEIE_Msk
 (0x1U << 
USART_CR1_RXNEIE_Pos
è

	)

5577 
	#USART_CR1_RXNEIE
 
USART_CR1_RXNEIE_Msk


	)

5578 
	#USART_CR1_TCIE_Pos
 (6U)

	)

5579 
	#USART_CR1_TCIE_Msk
 (0x1U << 
USART_CR1_TCIE_Pos
è

	)

5580 
	#USART_CR1_TCIE
 
USART_CR1_TCIE_Msk


	)

5581 
	#USART_CR1_TXEIE_Pos
 (7U)

	)

5582 
	#USART_CR1_TXEIE_Msk
 (0x1U << 
USART_CR1_TXEIE_Pos
è

	)

5583 
	#USART_CR1_TXEIE
 
USART_CR1_TXEIE_Msk


	)

5584 
	#USART_CR1_PEIE_Pos
 (8U)

	)

5585 
	#USART_CR1_PEIE_Msk
 (0x1U << 
USART_CR1_PEIE_Pos
è

	)

5586 
	#USART_CR1_PEIE
 
USART_CR1_PEIE_Msk


	)

5587 
	#USART_CR1_PS_Pos
 (9U)

	)

5588 
	#USART_CR1_PS_Msk
 (0x1U << 
USART_CR1_PS_Pos
è

	)

5589 
	#USART_CR1_PS
 
USART_CR1_PS_Msk


	)

5590 
	#USART_CR1_PCE_Pos
 (10U)

	)

5591 
	#USART_CR1_PCE_Msk
 (0x1U << 
USART_CR1_PCE_Pos
è

	)

5592 
	#USART_CR1_PCE
 
USART_CR1_PCE_Msk


	)

5593 
	#USART_CR1_WAKE_Pos
 (11U)

	)

5594 
	#USART_CR1_WAKE_Msk
 (0x1U << 
USART_CR1_WAKE_Pos
è

	)

5595 
	#USART_CR1_WAKE
 
USART_CR1_WAKE_Msk


	)

5596 
	#USART_CR1_M_Pos
 (12U)

	)

5597 
	#USART_CR1_M_Msk
 (0x10001U << 
USART_CR1_M_Pos
è

	)

5598 
	#USART_CR1_M
 
USART_CR1_M_Msk


	)

5599 
	#USART_CR1_M0_Pos
 (12U)

	)

5600 
	#USART_CR1_M0_Msk
 (0x1U << 
USART_CR1_M0_Pos
è

	)

5601 
	#USART_CR1_M0
 
USART_CR1_M0_Msk


	)

5602 
	#USART_CR1_MME_Pos
 (13U)

	)

5603 
	#USART_CR1_MME_Msk
 (0x1U << 
USART_CR1_MME_Pos
è

	)

5604 
	#USART_CR1_MME
 
USART_CR1_MME_Msk


	)

5605 
	#USART_CR1_CMIE_Pos
 (14U)

	)

5606 
	#USART_CR1_CMIE_Msk
 (0x1U << 
USART_CR1_CMIE_Pos
è

	)

5607 
	#USART_CR1_CMIE
 
USART_CR1_CMIE_Msk


	)

5608 
	#USART_CR1_OVER8_Pos
 (15U)

	)

5609 
	#USART_CR1_OVER8_Msk
 (0x1U << 
USART_CR1_OVER8_Pos
è

	)

5610 
	#USART_CR1_OVER8
 
USART_CR1_OVER8_Msk


	)

5611 
	#USART_CR1_DEDT_Pos
 (16U)

	)

5612 
	#USART_CR1_DEDT_Msk
 (0x1FU << 
USART_CR1_DEDT_Pos
è

	)

5613 
	#USART_CR1_DEDT
 
USART_CR1_DEDT_Msk


	)

5614 
	#USART_CR1_DEDT_0
 (0x01U << 
USART_CR1_DEDT_Pos
è

	)

5615 
	#USART_CR1_DEDT_1
 (0x02U << 
USART_CR1_DEDT_Pos
è

	)

5616 
	#USART_CR1_DEDT_2
 (0x04U << 
USART_CR1_DEDT_Pos
è

	)

5617 
	#USART_CR1_DEDT_3
 (0x08U << 
USART_CR1_DEDT_Pos
è

	)

5618 
	#USART_CR1_DEDT_4
 (0x10U << 
USART_CR1_DEDT_Pos
è

	)

5619 
	#USART_CR1_DEAT_Pos
 (21U)

	)

5620 
	#USART_CR1_DEAT_Msk
 (0x1FU << 
USART_CR1_DEAT_Pos
è

	)

5621 
	#USART_CR1_DEAT
 
USART_CR1_DEAT_Msk


	)

5622 
	#USART_CR1_DEAT_0
 (0x01U << 
USART_CR1_DEAT_Pos
è

	)

5623 
	#USART_CR1_DEAT_1
 (0x02U << 
USART_CR1_DEAT_Pos
è

	)

5624 
	#USART_CR1_DEAT_2
 (0x04U << 
USART_CR1_DEAT_Pos
è

	)

5625 
	#USART_CR1_DEAT_3
 (0x08U << 
USART_CR1_DEAT_Pos
è

	)

5626 
	#USART_CR1_DEAT_4
 (0x10U << 
USART_CR1_DEAT_Pos
è

	)

5627 
	#USART_CR1_RTOIE_Pos
 (26U)

	)

5628 
	#USART_CR1_RTOIE_Msk
 (0x1U << 
USART_CR1_RTOIE_Pos
è

	)

5629 
	#USART_CR1_RTOIE
 
USART_CR1_RTOIE_Msk


	)

5630 
	#USART_CR1_EOBIE_Pos
 (27U)

	)

5631 
	#USART_CR1_EOBIE_Msk
 (0x1U << 
USART_CR1_EOBIE_Pos
è

	)

5632 
	#USART_CR1_EOBIE
 
USART_CR1_EOBIE_Msk


	)

5633 
	#USART_CR1_M1_Pos
 (28U)

	)

5634 
	#USART_CR1_M1_Msk
 (0x1U << 
USART_CR1_M1_Pos
è

	)

5635 
	#USART_CR1_M1
 
USART_CR1_M1_Msk


	)

5637 
	#USART_CR2_ADDM7_Pos
 (4U)

	)

5638 
	#USART_CR2_ADDM7_Msk
 (0x1U << 
USART_CR2_ADDM7_Pos
è

	)

5639 
	#USART_CR2_ADDM7
 
USART_CR2_ADDM7_Msk


	)

5640 
	#USART_CR2_LBDL_Pos
 (5U)

	)

5641 
	#USART_CR2_LBDL_Msk
 (0x1U << 
USART_CR2_LBDL_Pos
è

	)

5642 
	#USART_CR2_LBDL
 
USART_CR2_LBDL_Msk


	)

5643 
	#USART_CR2_LBDIE_Pos
 (6U)

	)

5644 
	#USART_CR2_LBDIE_Msk
 (0x1U << 
USART_CR2_LBDIE_Pos
è

	)

5645 
	#USART_CR2_LBDIE
 
USART_CR2_LBDIE_Msk


	)

5646 
	#USART_CR2_LBCL_Pos
 (8U)

	)

5647 
	#USART_CR2_LBCL_Msk
 (0x1U << 
USART_CR2_LBCL_Pos
è

	)

5648 
	#USART_CR2_LBCL
 
USART_CR2_LBCL_Msk


	)

5649 
	#USART_CR2_CPHA_Pos
 (9U)

	)

5650 
	#USART_CR2_CPHA_Msk
 (0x1U << 
USART_CR2_CPHA_Pos
è

	)

5651 
	#USART_CR2_CPHA
 
USART_CR2_CPHA_Msk


	)

5652 
	#USART_CR2_CPOL_Pos
 (10U)

	)

5653 
	#USART_CR2_CPOL_Msk
 (0x1U << 
USART_CR2_CPOL_Pos
è

	)

5654 
	#USART_CR2_CPOL
 
USART_CR2_CPOL_Msk


	)

5655 
	#USART_CR2_CLKEN_Pos
 (11U)

	)

5656 
	#USART_CR2_CLKEN_Msk
 (0x1U << 
USART_CR2_CLKEN_Pos
è

	)

5657 
	#USART_CR2_CLKEN
 
USART_CR2_CLKEN_Msk


	)

5658 
	#USART_CR2_STOP_Pos
 (12U)

	)

5659 
	#USART_CR2_STOP_Msk
 (0x3U << 
USART_CR2_STOP_Pos
è

	)

5660 
	#USART_CR2_STOP
 
USART_CR2_STOP_Msk


	)

5661 
	#USART_CR2_STOP_0
 (0x1U << 
USART_CR2_STOP_Pos
è

	)

5662 
	#USART_CR2_STOP_1
 (0x2U << 
USART_CR2_STOP_Pos
è

	)

5663 
	#USART_CR2_LINEN_Pos
 (14U)

	)

5664 
	#USART_CR2_LINEN_Msk
 (0x1U << 
USART_CR2_LINEN_Pos
è

	)

5665 
	#USART_CR2_LINEN
 
USART_CR2_LINEN_Msk


	)

5666 
	#USART_CR2_SWAP_Pos
 (15U)

	)

5667 
	#USART_CR2_SWAP_Msk
 (0x1U << 
USART_CR2_SWAP_Pos
è

	)

5668 
	#USART_CR2_SWAP
 
USART_CR2_SWAP_Msk


	)

5669 
	#USART_CR2_RXINV_Pos
 (16U)

	)

5670 
	#USART_CR2_RXINV_Msk
 (0x1U << 
USART_CR2_RXINV_Pos
è

	)

5671 
	#USART_CR2_RXINV
 
USART_CR2_RXINV_Msk


	)

5672 
	#USART_CR2_TXINV_Pos
 (17U)

	)

5673 
	#USART_CR2_TXINV_Msk
 (0x1U << 
USART_CR2_TXINV_Pos
è

	)

5674 
	#USART_CR2_TXINV
 
USART_CR2_TXINV_Msk


	)

5675 
	#USART_CR2_DATAINV_Pos
 (18U)

	)

5676 
	#USART_CR2_DATAINV_Msk
 (0x1U << 
USART_CR2_DATAINV_Pos
è

	)

5677 
	#USART_CR2_DATAINV
 
USART_CR2_DATAINV_Msk


	)

5678 
	#USART_CR2_MSBFIRST_Pos
 (19U)

	)

5679 
	#USART_CR2_MSBFIRST_Msk
 (0x1U << 
USART_CR2_MSBFIRST_Pos
è

	)

5680 
	#USART_CR2_MSBFIRST
 
USART_CR2_MSBFIRST_Msk


	)

5681 
	#USART_CR2_ABREN_Pos
 (20U)

	)

5682 
	#USART_CR2_ABREN_Msk
 (0x1U << 
USART_CR2_ABREN_Pos
è

	)

5683 
	#USART_CR2_ABREN
 
USART_CR2_ABREN_Msk


	)

5684 
	#USART_CR2_ABRMODE_Pos
 (21U)

	)

5685 
	#USART_CR2_ABRMODE_Msk
 (0x3U << 
USART_CR2_ABRMODE_Pos
è

	)

5686 
	#USART_CR2_ABRMODE
 
USART_CR2_ABRMODE_Msk


	)

5687 
	#USART_CR2_ABRMODE_0
 (0x1U << 
USART_CR2_ABRMODE_Pos
è

	)

5688 
	#USART_CR2_ABRMODE_1
 (0x2U << 
USART_CR2_ABRMODE_Pos
è

	)

5689 
	#USART_CR2_RTOEN_Pos
 (23U)

	)

5690 
	#USART_CR2_RTOEN_Msk
 (0x1U << 
USART_CR2_RTOEN_Pos
è

	)

5691 
	#USART_CR2_RTOEN
 
USART_CR2_RTOEN_Msk


	)

5692 
	#USART_CR2_ADD_Pos
 (24U)

	)

5693 
	#USART_CR2_ADD_Msk
 (0xFFU << 
USART_CR2_ADD_Pos
è

	)

5694 
	#USART_CR2_ADD
 
USART_CR2_ADD_Msk


	)

5697 
	#USART_CR3_EIE_Pos
 (0U)

	)

5698 
	#USART_CR3_EIE_Msk
 (0x1U << 
USART_CR3_EIE_Pos
è

	)

5699 
	#USART_CR3_EIE
 
USART_CR3_EIE_Msk


	)

5700 
	#USART_CR3_IREN_Pos
 (1U)

	)

5701 
	#USART_CR3_IREN_Msk
 (0x1U << 
USART_CR3_IREN_Pos
è

	)

5702 
	#USART_CR3_IREN
 
USART_CR3_IREN_Msk


	)

5703 
	#USART_CR3_IRLP_Pos
 (2U)

	)

5704 
	#USART_CR3_IRLP_Msk
 (0x1U << 
USART_CR3_IRLP_Pos
è

	)

5705 
	#USART_CR3_IRLP
 
USART_CR3_IRLP_Msk


	)

5706 
	#USART_CR3_HDSEL_Pos
 (3U)

	)

5707 
	#USART_CR3_HDSEL_Msk
 (0x1U << 
USART_CR3_HDSEL_Pos
è

	)

5708 
	#USART_CR3_HDSEL
 
USART_CR3_HDSEL_Msk


	)

5709 
	#USART_CR3_NACK_Pos
 (4U)

	)

5710 
	#USART_CR3_NACK_Msk
 (0x1U << 
USART_CR3_NACK_Pos
è

	)

5711 
	#USART_CR3_NACK
 
USART_CR3_NACK_Msk


	)

5712 
	#USART_CR3_SCEN_Pos
 (5U)

	)

5713 
	#USART_CR3_SCEN_Msk
 (0x1U << 
USART_CR3_SCEN_Pos
è

	)

5714 
	#USART_CR3_SCEN
 
USART_CR3_SCEN_Msk


	)

5715 
	#USART_CR3_DMAR_Pos
 (6U)

	)

5716 
	#USART_CR3_DMAR_Msk
 (0x1U << 
USART_CR3_DMAR_Pos
è

	)

5717 
	#USART_CR3_DMAR
 
USART_CR3_DMAR_Msk


	)

5718 
	#USART_CR3_DMAT_Pos
 (7U)

	)

5719 
	#USART_CR3_DMAT_Msk
 (0x1U << 
USART_CR3_DMAT_Pos
è

	)

5720 
	#USART_CR3_DMAT
 
USART_CR3_DMAT_Msk


	)

5721 
	#USART_CR3_RTSE_Pos
 (8U)

	)

5722 
	#USART_CR3_RTSE_Msk
 (0x1U << 
USART_CR3_RTSE_Pos
è

	)

5723 
	#USART_CR3_RTSE
 
USART_CR3_RTSE_Msk


	)

5724 
	#USART_CR3_CTSE_Pos
 (9U)

	)

5725 
	#USART_CR3_CTSE_Msk
 (0x1U << 
USART_CR3_CTSE_Pos
è

	)

5726 
	#USART_CR3_CTSE
 
USART_CR3_CTSE_Msk


	)

5727 
	#USART_CR3_CTSIE_Pos
 (10U)

	)

5728 
	#USART_CR3_CTSIE_Msk
 (0x1U << 
USART_CR3_CTSIE_Pos
è

	)

5729 
	#USART_CR3_CTSIE
 
USART_CR3_CTSIE_Msk


	)

5730 
	#USART_CR3_ONEBIT_Pos
 (11U)

	)

5731 
	#USART_CR3_ONEBIT_Msk
 (0x1U << 
USART_CR3_ONEBIT_Pos
è

	)

5732 
	#USART_CR3_ONEBIT
 
USART_CR3_ONEBIT_Msk


	)

5733 
	#USART_CR3_OVRDIS_Pos
 (12U)

	)

5734 
	#USART_CR3_OVRDIS_Msk
 (0x1U << 
USART_CR3_OVRDIS_Pos
è

	)

5735 
	#USART_CR3_OVRDIS
 
USART_CR3_OVRDIS_Msk


	)

5736 
	#USART_CR3_DDRE_Pos
 (13U)

	)

5737 
	#USART_CR3_DDRE_Msk
 (0x1U << 
USART_CR3_DDRE_Pos
è

	)

5738 
	#USART_CR3_DDRE
 
USART_CR3_DDRE_Msk


	)

5739 
	#USART_CR3_DEM_Pos
 (14U)

	)

5740 
	#USART_CR3_DEM_Msk
 (0x1U << 
USART_CR3_DEM_Pos
è

	)

5741 
	#USART_CR3_DEM
 
USART_CR3_DEM_Msk


	)

5742 
	#USART_CR3_DEP_Pos
 (15U)

	)

5743 
	#USART_CR3_DEP_Msk
 (0x1U << 
USART_CR3_DEP_Pos
è

	)

5744 
	#USART_CR3_DEP
 
USART_CR3_DEP_Msk


	)

5745 
	#USART_CR3_SCARCNT_Pos
 (17U)

	)

5746 
	#USART_CR3_SCARCNT_Msk
 (0x7U << 
USART_CR3_SCARCNT_Pos
è

	)

5747 
	#USART_CR3_SCARCNT
 
USART_CR3_SCARCNT_Msk


	)

5748 
	#USART_CR3_SCARCNT_0
 (0x1U << 
USART_CR3_SCARCNT_Pos
è

	)

5749 
	#USART_CR3_SCARCNT_1
 (0x2U << 
USART_CR3_SCARCNT_Pos
è

	)

5750 
	#USART_CR3_SCARCNT_2
 (0x4U << 
USART_CR3_SCARCNT_Pos
è

	)

5751 
	#USART_CR3_WUS_Pos
 (20U)

	)

5752 
	#USART_CR3_WUS_Msk
 (0x3U << 
USART_CR3_WUS_Pos
è

	)

5753 
	#USART_CR3_WUS
 
USART_CR3_WUS_Msk


	)

5754 
	#USART_CR3_WUS_0
 (0x1U << 
USART_CR3_WUS_Pos
è

	)

5755 
	#USART_CR3_WUS_1
 (0x2U << 
USART_CR3_WUS_Pos
è

	)

5756 
	#USART_CR3_WUFIE_Pos
 (22U)

	)

5757 
	#USART_CR3_WUFIE_Msk
 (0x1U << 
USART_CR3_WUFIE_Pos
è

	)

5758 
	#USART_CR3_WUFIE
 
USART_CR3_WUFIE_Msk


	)

5759 
	#USART_CR3_UCESM_Pos
 (23U)

	)

5760 
	#USART_CR3_UCESM_Msk
 (0x1U << 
USART_CR3_UCESM_Pos
è

	)

5761 
	#USART_CR3_UCESM
 
USART_CR3_UCESM_Msk


	)

5764 
	#USART_BRR_DIV_FRACTION_Pos
 (0U)

	)

5765 
	#USART_BRR_DIV_FRACTION_Msk
 (0xFU << 
USART_BRR_DIV_FRACTION_Pos
è

	)

5766 
	#USART_BRR_DIV_FRACTION
 
USART_BRR_DIV_FRACTION_Msk


	)

5767 
	#USART_BRR_DIV_MANTISSA_Pos
 (4U)

	)

5768 
	#USART_BRR_DIV_MANTISSA_Msk
 (0xFFFU << 
USART_BRR_DIV_MANTISSA_Pos
è

	)

5769 
	#USART_BRR_DIV_MANTISSA
 
USART_BRR_DIV_MANTISSA_Msk


	)

5772 
	#USART_GTPR_PSC_Pos
 (0U)

	)

5773 
	#USART_GTPR_PSC_Msk
 (0xFFU << 
USART_GTPR_PSC_Pos
è

	)

5774 
	#USART_GTPR_PSC
 
USART_GTPR_PSC_Msk


	)

5775 
	#USART_GTPR_GT_Pos
 (8U)

	)

5776 
	#USART_GTPR_GT_Msk
 (0xFFU << 
USART_GTPR_GT_Pos
è

	)

5777 
	#USART_GTPR_GT
 
USART_GTPR_GT_Msk


	)

5781 
	#USART_RTOR_RTO_Pos
 (0U)

	)

5782 
	#USART_RTOR_RTO_Msk
 (0xFFFFFFU << 
USART_RTOR_RTO_Pos
è

	)

5783 
	#USART_RTOR_RTO
 
USART_RTOR_RTO_Msk


	)

5784 
	#USART_RTOR_BLEN_Pos
 (24U)

	)

5785 
	#USART_RTOR_BLEN_Msk
 (0xFFU << 
USART_RTOR_BLEN_Pos
è

	)

5786 
	#USART_RTOR_BLEN
 
USART_RTOR_BLEN_Msk


	)

5789 
	#USART_RQR_ABRRQ_Pos
 (0U)

	)

5790 
	#USART_RQR_ABRRQ_Msk
 (0x1U << 
USART_RQR_ABRRQ_Pos
è

	)

5791 
	#USART_RQR_ABRRQ
 
USART_RQR_ABRRQ_Msk


	)

5792 
	#USART_RQR_SBKRQ_Pos
 (1U)

	)

5793 
	#USART_RQR_SBKRQ_Msk
 (0x1U << 
USART_RQR_SBKRQ_Pos
è

	)

5794 
	#USART_RQR_SBKRQ
 
USART_RQR_SBKRQ_Msk


	)

5795 
	#USART_RQR_MMRQ_Pos
 (2U)

	)

5796 
	#USART_RQR_MMRQ_Msk
 (0x1U << 
USART_RQR_MMRQ_Pos
è

	)

5797 
	#USART_RQR_MMRQ
 
USART_RQR_MMRQ_Msk


	)

5798 
	#USART_RQR_RXFRQ_Pos
 (3U)

	)

5799 
	#USART_RQR_RXFRQ_Msk
 (0x1U << 
USART_RQR_RXFRQ_Pos
è

	)

5800 
	#USART_RQR_RXFRQ
 
USART_RQR_RXFRQ_Msk


	)

5801 
	#USART_RQR_TXFRQ_Pos
 (4U)

	)

5802 
	#USART_RQR_TXFRQ_Msk
 (0x1U << 
USART_RQR_TXFRQ_Pos
è

	)

5803 
	#USART_RQR_TXFRQ
 
USART_RQR_TXFRQ_Msk


	)

5806 
	#USART_ISR_PE_Pos
 (0U)

	)

5807 
	#USART_ISR_PE_Msk
 (0x1U << 
USART_ISR_PE_Pos
è

	)

5808 
	#USART_ISR_PE
 
USART_ISR_PE_Msk


	)

5809 
	#USART_ISR_FE_Pos
 (1U)

	)

5810 
	#USART_ISR_FE_Msk
 (0x1U << 
USART_ISR_FE_Pos
è

	)

5811 
	#USART_ISR_FE
 
USART_ISR_FE_Msk


	)

5812 
	#USART_ISR_NE_Pos
 (2U)

	)

5813 
	#USART_ISR_NE_Msk
 (0x1U << 
USART_ISR_NE_Pos
è

	)

5814 
	#USART_ISR_NE
 
USART_ISR_NE_Msk


	)

5815 
	#USART_ISR_ORE_Pos
 (3U)

	)

5816 
	#USART_ISR_ORE_Msk
 (0x1U << 
USART_ISR_ORE_Pos
è

	)

5817 
	#USART_ISR_ORE
 
USART_ISR_ORE_Msk


	)

5818 
	#USART_ISR_IDLE_Pos
 (4U)

	)

5819 
	#USART_ISR_IDLE_Msk
 (0x1U << 
USART_ISR_IDLE_Pos
è

	)

5820 
	#USART_ISR_IDLE
 
USART_ISR_IDLE_Msk


	)

5821 
	#USART_ISR_RXNE_Pos
 (5U)

	)

5822 
	#USART_ISR_RXNE_Msk
 (0x1U << 
USART_ISR_RXNE_Pos
è

	)

5823 
	#USART_ISR_RXNE
 
USART_ISR_RXNE_Msk


	)

5824 
	#USART_ISR_TC_Pos
 (6U)

	)

5825 
	#USART_ISR_TC_Msk
 (0x1U << 
USART_ISR_TC_Pos
è

	)

5826 
	#USART_ISR_TC
 
USART_ISR_TC_Msk


	)

5827 
	#USART_ISR_TXE_Pos
 (7U)

	)

5828 
	#USART_ISR_TXE_Msk
 (0x1U << 
USART_ISR_TXE_Pos
è

	)

5829 
	#USART_ISR_TXE
 
USART_ISR_TXE_Msk


	)

5830 
	#USART_ISR_LBDF_Pos
 (8U)

	)

5831 
	#USART_ISR_LBDF_Msk
 (0x1U << 
USART_ISR_LBDF_Pos
è

	)

5832 
	#USART_ISR_LBDF
 
USART_ISR_LBDF_Msk


	)

5833 
	#USART_ISR_CTSIF_Pos
 (9U)

	)

5834 
	#USART_ISR_CTSIF_Msk
 (0x1U << 
USART_ISR_CTSIF_Pos
è

	)

5835 
	#USART_ISR_CTSIF
 
USART_ISR_CTSIF_Msk


	)

5836 
	#USART_ISR_CTS_Pos
 (10U)

	)

5837 
	#USART_ISR_CTS_Msk
 (0x1U << 
USART_ISR_CTS_Pos
è

	)

5838 
	#USART_ISR_CTS
 
USART_ISR_CTS_Msk


	)

5839 
	#USART_ISR_RTOF_Pos
 (11U)

	)

5840 
	#USART_ISR_RTOF_Msk
 (0x1U << 
USART_ISR_RTOF_Pos
è

	)

5841 
	#USART_ISR_RTOF
 
USART_ISR_RTOF_Msk


	)

5842 
	#USART_ISR_EOBF_Pos
 (12U)

	)

5843 
	#USART_ISR_EOBF_Msk
 (0x1U << 
USART_ISR_EOBF_Pos
è

	)

5844 
	#USART_ISR_EOBF
 
USART_ISR_EOBF_Msk


	)

5845 
	#USART_ISR_ABRE_Pos
 (14U)

	)

5846 
	#USART_ISR_ABRE_Msk
 (0x1U << 
USART_ISR_ABRE_Pos
è

	)

5847 
	#USART_ISR_ABRE
 
USART_ISR_ABRE_Msk


	)

5848 
	#USART_ISR_ABRF_Pos
 (15U)

	)

5849 
	#USART_ISR_ABRF_Msk
 (0x1U << 
USART_ISR_ABRF_Pos
è

	)

5850 
	#USART_ISR_ABRF
 
USART_ISR_ABRF_Msk


	)

5851 
	#USART_ISR_BUSY_Pos
 (16U)

	)

5852 
	#USART_ISR_BUSY_Msk
 (0x1U << 
USART_ISR_BUSY_Pos
è

	)

5853 
	#USART_ISR_BUSY
 
USART_ISR_BUSY_Msk


	)

5854 
	#USART_ISR_CMF_Pos
 (17U)

	)

5855 
	#USART_ISR_CMF_Msk
 (0x1U << 
USART_ISR_CMF_Pos
è

	)

5856 
	#USART_ISR_CMF
 
USART_ISR_CMF_Msk


	)

5857 
	#USART_ISR_SBKF_Pos
 (18U)

	)

5858 
	#USART_ISR_SBKF_Msk
 (0x1U << 
USART_ISR_SBKF_Pos
è

	)

5859 
	#USART_ISR_SBKF
 
USART_ISR_SBKF_Msk


	)

5860 
	#USART_ISR_RWU_Pos
 (19U)

	)

5861 
	#USART_ISR_RWU_Msk
 (0x1U << 
USART_ISR_RWU_Pos
è

	)

5862 
	#USART_ISR_RWU
 
USART_ISR_RWU_Msk


	)

5863 
	#USART_ISR_WUF_Pos
 (20U)

	)

5864 
	#USART_ISR_WUF_Msk
 (0x1U << 
USART_ISR_WUF_Pos
è

	)

5865 
	#USART_ISR_WUF
 
USART_ISR_WUF_Msk


	)

5866 
	#USART_ISR_TEACK_Pos
 (21U)

	)

5867 
	#USART_ISR_TEACK_Msk
 (0x1U << 
USART_ISR_TEACK_Pos
è

	)

5868 
	#USART_ISR_TEACK
 
USART_ISR_TEACK_Msk


	)

5869 
	#USART_ISR_REACK_Pos
 (22U)

	)

5870 
	#USART_ISR_REACK_Msk
 (0x1U << 
USART_ISR_REACK_Pos
è

	)

5871 
	#USART_ISR_REACK
 
USART_ISR_REACK_Msk


	)

5874 
	#USART_ICR_PECF_Pos
 (0U)

	)

5875 
	#USART_ICR_PECF_Msk
 (0x1U << 
USART_ICR_PECF_Pos
è

	)

5876 
	#USART_ICR_PECF
 
USART_ICR_PECF_Msk


	)

5877 
	#USART_ICR_FECF_Pos
 (1U)

	)

5878 
	#USART_ICR_FECF_Msk
 (0x1U << 
USART_ICR_FECF_Pos
è

	)

5879 
	#USART_ICR_FECF
 
USART_ICR_FECF_Msk


	)

5880 
	#USART_ICR_NCF_Pos
 (2U)

	)

5881 
	#USART_ICR_NCF_Msk
 (0x1U << 
USART_ICR_NCF_Pos
è

	)

5882 
	#USART_ICR_NCF
 
USART_ICR_NCF_Msk


	)

5883 
	#USART_ICR_ORECF_Pos
 (3U)

	)

5884 
	#USART_ICR_ORECF_Msk
 (0x1U << 
USART_ICR_ORECF_Pos
è

	)

5885 
	#USART_ICR_ORECF
 
USART_ICR_ORECF_Msk


	)

5886 
	#USART_ICR_IDLECF_Pos
 (4U)

	)

5887 
	#USART_ICR_IDLECF_Msk
 (0x1U << 
USART_ICR_IDLECF_Pos
è

	)

5888 
	#USART_ICR_IDLECF
 
USART_ICR_IDLECF_Msk


	)

5889 
	#USART_ICR_TCCF_Pos
 (6U)

	)

5890 
	#USART_ICR_TCCF_Msk
 (0x1U << 
USART_ICR_TCCF_Pos
è

	)

5891 
	#USART_ICR_TCCF
 
USART_ICR_TCCF_Msk


	)

5892 
	#USART_ICR_LBDCF_Pos
 (8U)

	)

5893 
	#USART_ICR_LBDCF_Msk
 (0x1U << 
USART_ICR_LBDCF_Pos
è

	)

5894 
	#USART_ICR_LBDCF
 
USART_ICR_LBDCF_Msk


	)

5895 
	#USART_ICR_CTSCF_Pos
 (9U)

	)

5896 
	#USART_ICR_CTSCF_Msk
 (0x1U << 
USART_ICR_CTSCF_Pos
è

	)

5897 
	#USART_ICR_CTSCF
 
USART_ICR_CTSCF_Msk


	)

5898 
	#USART_ICR_RTOCF_Pos
 (11U)

	)

5899 
	#USART_ICR_RTOCF_Msk
 (0x1U << 
USART_ICR_RTOCF_Pos
è

	)

5900 
	#USART_ICR_RTOCF
 
USART_ICR_RTOCF_Msk


	)

5901 
	#USART_ICR_EOBCF_Pos
 (12U)

	)

5902 
	#USART_ICR_EOBCF_Msk
 (0x1U << 
USART_ICR_EOBCF_Pos
è

	)

5903 
	#USART_ICR_EOBCF
 
USART_ICR_EOBCF_Msk


	)

5904 
	#USART_ICR_CMCF_Pos
 (17U)

	)

5905 
	#USART_ICR_CMCF_Msk
 (0x1U << 
USART_ICR_CMCF_Pos
è

	)

5906 
	#USART_ICR_CMCF
 
USART_ICR_CMCF_Msk


	)

5907 
	#USART_ICR_WUCF_Pos
 (20U)

	)

5908 
	#USART_ICR_WUCF_Msk
 (0x1U << 
USART_ICR_WUCF_Pos
è

	)

5909 
	#USART_ICR_WUCF
 
USART_ICR_WUCF_Msk


	)

5912 
	#USART_RDR_RDR_Pos
 (0U)

	)

5913 
	#USART_RDR_RDR_Msk
 (0x1FFU << 
USART_RDR_RDR_Pos
è

	)

5914 
	#USART_RDR_RDR
 
USART_RDR_RDR_Msk


	)

5917 
	#USART_TDR_TDR_Pos
 (0U)

	)

5918 
	#USART_TDR_TDR_Msk
 (0x1FFU << 
USART_TDR_TDR_Pos
è

	)

5919 
	#USART_TDR_TDR
 
USART_TDR_TDR_Msk


	)

5928 
	#WWDG_CR_T_Pos
 (0U)

	)

5929 
	#WWDG_CR_T_Msk
 (0x7FU << 
WWDG_CR_T_Pos
è

	)

5930 
	#WWDG_CR_T
 
WWDG_CR_T_Msk


	)

5931 
	#WWDG_CR_T_0
 (0x01U << 
WWDG_CR_T_Pos
è

	)

5932 
	#WWDG_CR_T_1
 (0x02U << 
WWDG_CR_T_Pos
è

	)

5933 
	#WWDG_CR_T_2
 (0x04U << 
WWDG_CR_T_Pos
è

	)

5934 
	#WWDG_CR_T_3
 (0x08U << 
WWDG_CR_T_Pos
è

	)

5935 
	#WWDG_CR_T_4
 (0x10U << 
WWDG_CR_T_Pos
è

	)

5936 
	#WWDG_CR_T_5
 (0x20U << 
WWDG_CR_T_Pos
è

	)

5937 
	#WWDG_CR_T_6
 (0x40U << 
WWDG_CR_T_Pos
è

	)

5940 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

5941 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

5942 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

5943 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

5944 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

5945 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

5946 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

5948 
	#WWDG_CR_WDGA_Pos
 (7U)

	)

5949 
	#WWDG_CR_WDGA_Msk
 (0x1U << 
WWDG_CR_WDGA_Pos
è

	)

5950 
	#WWDG_CR_WDGA
 
WWDG_CR_WDGA_Msk


	)

5953 
	#WWDG_CFR_W_Pos
 (0U)

	)

5954 
	#WWDG_CFR_W_Msk
 (0x7FU << 
WWDG_CFR_W_Pos
è

	)

5955 
	#WWDG_CFR_W
 
WWDG_CFR_W_Msk


	)

5956 
	#WWDG_CFR_W_0
 (0x01U << 
WWDG_CFR_W_Pos
è

	)

5957 
	#WWDG_CFR_W_1
 (0x02U << 
WWDG_CFR_W_Pos
è

	)

5958 
	#WWDG_CFR_W_2
 (0x04U << 
WWDG_CFR_W_Pos
è

	)

5959 
	#WWDG_CFR_W_3
 (0x08U << 
WWDG_CFR_W_Pos
è

	)

5960 
	#WWDG_CFR_W_4
 (0x10U << 
WWDG_CFR_W_Pos
è

	)

5961 
	#WWDG_CFR_W_5
 (0x20U << 
WWDG_CFR_W_Pos
è

	)

5962 
	#WWDG_CFR_W_6
 (0x40U << 
WWDG_CFR_W_Pos
è

	)

5965 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

5966 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

5967 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

5968 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

5969 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

5970 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

5971 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

5973 
	#WWDG_CFR_WDGTB_Pos
 (7U)

	)

5974 
	#WWDG_CFR_WDGTB_Msk
 (0x3U << 
WWDG_CFR_WDGTB_Pos
è

	)

5975 
	#WWDG_CFR_WDGTB
 
WWDG_CFR_WDGTB_Msk


	)

5976 
	#WWDG_CFR_WDGTB_0
 (0x1U << 
WWDG_CFR_WDGTB_Pos
è

	)

5977 
	#WWDG_CFR_WDGTB_1
 (0x2U << 
WWDG_CFR_WDGTB_Pos
è

	)

5980 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

5981 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

5983 
	#WWDG_CFR_EWI_Pos
 (9U)

	)

5984 
	#WWDG_CFR_EWI_Msk
 (0x1U << 
WWDG_CFR_EWI_Pos
è

	)

5985 
	#WWDG_CFR_EWI
 
WWDG_CFR_EWI_Msk


	)

5988 
	#WWDG_SR_EWIF_Pos
 (0U)

	)

5989 
	#WWDG_SR_EWIF_Msk
 (0x1U << 
WWDG_SR_EWIF_Pos
è

	)

5990 
	#WWDG_SR_EWIF
 
WWDG_SR_EWIF_Msk


	)

6005 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

6006 
	#IS_ADC_COMMON_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1_COMMON
)

	)

6009 
	#IS_COMP_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
COMP1
è|| \

	)

6010 ((
INSTANCE
è=ð
COMP2
))

6012 
	#IS_COMP_COMMON_INSTANCE
(
COMMON_INSTANCE
è((COMMON_INSTANCEè=ð
COMP12_COMMON
)

	)

6015 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CRC
)

	)

6018 
	#IS_DMA_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_ChªÃl1
è|| \

	)

6019 ((
INSTANCE
è=ð
DMA1_ChªÃl2
) || \

6020 ((
INSTANCE
è=ð
DMA1_ChªÃl3
) || \

6021 ((
INSTANCE
è=ð
DMA1_ChªÃl4
) || \

6022 ((
INSTANCE
è=ð
DMA1_ChªÃl5
) || \

6023 ((
INSTANCE
è=ð
DMA1_ChªÃl6
) || \

6024 ((
INSTANCE
è=ð
DMA1_ChªÃl7
))

6027 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
è|| \

	)

6028 ((
INSTANCE
è=ð
GPIOB
) || \

6029 ((
INSTANCE
è=ð
GPIOC
) || \

6030 ((
INSTANCE
è=ð
GPIOD
) || \

6031 ((
INSTANCE
è=ð
GPIOH
))

6033 
	#IS_GPIO_AF_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
è|| \

	)

6034 ((
INSTANCE
è=ð
GPIOB
) || \

6035 ((
INSTANCE
è=ð
GPIOC
) || \

6036 ((
INSTANCE
è=ð
GPIOD
))

6039 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2C1
è|| \

	)

6040 ((
INSTANCE
è=ð
I2C2
))

6043 
	#IS_I2C_WAKEUP_FROMSTOP_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2C1
))

	)

6047 
	#IS_I2S_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
SPI2
)

	)

6051 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RTC
)

	)

6054 
	#IS_SMBUS_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
I2C1
)

	)

6057 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI1
è|| \

	)

6058 ((
INSTANCE
è=ð
SPI2
))

6061 
	#IS_LPTIM_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
LPTIM1
)

	)

6064 
	#IS_TIM_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6065 ((
INSTANCE
è=ð
TIM6
) || \

6066 ((
INSTANCE
è=ð
TIM21
) || \

6067 ((
INSTANCE
è=ð
TIM22
))

6070 
	#IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6071 ((
INSTANCE
è=ð
TIM21
) || \

6072 ((
INSTANCE
è=ð
TIM22
))

6075 
	#IS_TIM_CLOCK_DIVISION_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6076 ((
INSTANCE
è=ð
TIM21
) || \

6077 ((
INSTANCE
è=ð
TIM22
))

6080 
	#IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6081 ((
INSTANCE
è=ð
TIM21
))

6084 
	#IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6085 ((
INSTANCE
è=ð
TIM21
) || \

6086 ((
INSTANCE
è=ð
TIM22
))

6089 
	#IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6090 ((
INSTANCE
è=ð
TIM21
))

6093 
	#IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6094 ((
INSTANCE
è=ð
TIM21
) || \

6095 ((
INSTANCE
è=ð
TIM22
))

6098 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6099 ((
INSTANCE
è=ð
TIM21
) || \

6100 ((
INSTANCE
è=ð
TIM22
))

6103 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6104 ((
INSTANCE
è=ð
TIM21
) || \

6105 ((
INSTANCE
è=ð
TIM22
))

6108 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM2
)

	)

6111 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM2
)

	)

6116 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM2
)

	)

6119 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6120 ((
INSTANCE
è=ð
TIM6
))

6123 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM2
)

	)

6126 
	#IS_TIM_CCDMA_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM2
)

	)

6129 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM2
)

	)

6132 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6133 ((
INSTANCE
è=ð
TIM6
) || \

6134 ((
INSTANCE
è=ð
TIM21
) || \

6135 ((
INSTANCE
è=ð
TIM22
))

6138 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6139 ((
INSTANCE
è=ð
TIM21
) || \

6140 ((
INSTANCE
è=ð
TIM22
))

6145 
	#IS_TIM_ETR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6146 ((
INSTANCE
è=ð
TIM21
) || \

6147 ((
INSTANCE
è=ð
TIM22
))

6150 
	#IS_TIM_REMAP_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6151 ((
INSTANCE
è=ð
TIM21
) || \

6152 ((
INSTANCE
è=ð
TIM22
))

6155 
	#IS_TIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

6156 ((
INSTANCE
è=ð
TIM21
) || \

6157 ((
INSTANCE
è=ð
TIM22
))

6160 
	#IS_TIM_OCXREF_CLEAR_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM2
)

	)

6163 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
è\

	)

6164 ((((
INSTANCE
è=ð
TIM2
) && \

6165 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

6166 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

6167 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

6168 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

6170 (((
INSTANCE
è=ð
TIM21
) && \

6171 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

6172 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))) \

6174 (((
INSTANCE
è=ð
TIM22
) && \

6175 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

6176 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))))

6179 
	#IS_UART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

6180 ((
INSTANCE
è=ð
USART2
) || \

6181 ((
INSTANCE
è=ð
LPUART1
))

6184 
	#IS_USART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

6185 ((
INSTANCE
è=ð
USART2
))

6189 
	#IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

6190 ((
INSTANCE
è=ð
USART2
))

6193 
	#IS_UART_HALFDUPLEX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

6194 ((
INSTANCE
è=ð
USART2
) || \

6195 ((
INSTANCE
è=ð
LPUART1
))

6198 
	#IS_UART_LIN_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

6199 ((
INSTANCE
è=ð
USART2
))

6202 
	#IS_UART_WAKEUP_FROMSTOP_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

6203 ((
INSTANCE
è=ð
USART2
) || \

6204 ((
INSTANCE
è=ð
LPUART1
))

6206 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

6207 ((
INSTANCE
è=ð
USART2
) || \

6208 ((
INSTANCE
è=ð
LPUART1
))

6211 
	#IS_SMARTCARD_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

6212 ((
INSTANCE
è=ð
USART2
))

6215 
	#IS_IRDA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

6216 ((
INSTANCE
è=ð
USART2
))

6219 
	#IS_LPUART_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
LPUART1
)

	)

6222 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
IWDG
)

	)

6225 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
WWDG
)

	)

6241 
	#RNG_LPUART1_IRQn
 
LPUART1_IRQn


	)

6242 
	#AES_LPUART1_IRQn
 
LPUART1_IRQn


	)

6243 
	#AES_RNG_LPUART1_IRQn
 
LPUART1_IRQn


	)

6244 
	#TIM6_DAC_IRQn
 
TIM6_IRQn


	)

6245 
	#RCC_CRS_IRQn
 
RCC_IRQn


	)

6248 
	#RNG_LPUART1_IRQHªdËr
 
LPUART1_IRQHªdËr


	)

6249 
	#AES_LPUART1_IRQHªdËr
 
LPUART1_IRQHªdËr


	)

6250 
	#AES_RNG_LPUART1_IRQHªdËr
 
LPUART1_IRQHªdËr


	)

6251 
	#TIM6_DAC_IRQHªdËr
 
TIM6_IRQHªdËr


	)

6252 
	#RCC_CRS_IRQHªdËr
 
RCC_IRQHªdËr


	)

6262 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h

56 #iâdeà
__STM32L0xx_H


57 
	#__STM32L0xx_H


	)

59 #ifdeà
__ýlu¥lus


70 #ià!
defšed
 (
STM32L0
)

71 
	#STM32L0


	)

78 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
) && \

79 !
defšed
 (
STM32L031xx
è&& !defšed (
STM32L041xx
) && \

80 !
defšed
 (
STM32L051xx
è&& !defšed (
STM32L052xx
è&& !defšed (
STM32L053xx
) && \

81 !
defšed
 (
STM32L061xx
è&& !defšed (
STM32L062xx
è&& !defšed (
STM32L063xx
) && \

82 !
defšed
 (
STM32L071xx
è&& !defšed (
STM32L072xx
è&& !defšed (
STM32L073xx
) && \

83 !
defšed
 (
STM32L081xx
è&& !defšed (
STM32L082xx
è&& !defšed (
STM32L083xx
) \

105 #ià!
defšed
 (
USE_HAL_DRIVER
)

117 
	#__STM32L0xx_CMSIS_VERSION_MAIN
 (0x01è

	)

118 
	#__STM32L0xx_CMSIS_VERSION_SUB1
 (0x07è

	)

119 
	#__STM32L0xx_CMSIS_VERSION_SUB2
 (0x02è

	)

120 
	#__STM32L0xx_CMSIS_VERSION_RC
 (0x00è

	)

121 
	#__STM32L0xx_CMSIS_VERSION
 ((
__STM32L0xx_CMSIS_VERSION_MAIN
 << 24)\

	)

122 |(
__STM32L0xx_CMSIS_VERSION_SUB1
 << 16)\

123 |(
__STM32L0xx_CMSIS_VERSION_SUB2
 << 8 )\

124 |(
__STM32L0xx_CMSIS_VERSION_RC
))

133 #ià
defšed
(
STM32L011xx
)

134 
	~"¡m32l011xx.h
"

135 #–ià
defšed
(
STM32L021xx
)

136 
	~"¡m32l021xx.h
"

137 #–ià
defšed
(
STM32L031xx
)

138 
	~"¡m32l031xx.h
"

139 #–ià
defšed
(
STM32L041xx
)

140 
	~"¡m32l041xx.h
"

141 #–ià
defšed
(
STM32L051xx
)

142 
	~"¡m32l051xx.h
"

143 #–ià
defšed
(
STM32L052xx
)

144 
	~"¡m32l052xx.h
"

145 #–ià
defšed
(
STM32L053xx
)

146 
	~"¡m32l053xx.h
"

147 #–ià
defšed
(
STM32L062xx
)

148 
	~"¡m32l062xx.h
"

149 #–ià
defšed
(
STM32L063xx
)

150 
	~"¡m32l063xx.h
"

151 #–ià
defšed
(
STM32L061xx
)

152 
	~"¡m32l061xx.h
"

153 #–ià
defšed
(
STM32L071xx
)

154 
	~"¡m32l071xx.h
"

155 #–ià
defšed
(
STM32L072xx
)

156 
	~"¡m32l072xx.h
"

157 #–ià
defšed
(
STM32L073xx
)

158 
	~"¡m32l073xx.h
"

159 #–ià
defšed
(
STM32L082xx
)

160 
	~"¡m32l082xx.h
"

161 #–ià
defšed
(
STM32L083xx
)

162 
	~"¡m32l083xx.h
"

163 #–ià
defšed
(
STM32L081xx
)

164 
	~"¡m32l081xx.h
"

178 
RESET
 = 0,

179 
SET
 = !
RESET


180 } 
	tFÏgStus
, 
	tITStus
;

184 
DISABLE
 = 0,

185 
ENABLE
 = !
DISABLE


186 } 
	tFunùiÚ®S‹
;

187 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

191 
ERROR
 = 0,

192 
SUCCESS
 = !
ERROR


193 } 
	tE¼ÜStus
;

203 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

205 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

207 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

209 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

211 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

213 
	#READ_REG
(
REG
è((REG))

	)

215 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

221 #ià
defšed
 (
USE_HAL_DRIVER
)

222 
	~"¡m32l0xx_h®.h
"

225 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h

47 #iâdeà
__SYSTEM_STM32L0XX_H


48 
	#__SYSTEM_STM32L0XX_H


	)

50 #ifdeà
__ýlu¥lus


74 
ušt32_t
 
Sy¡emCÜeClock
;

77 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16];

78 cÚ¡ 
ušt8_t
 
APBP»scTabË
[8];

79 cÚ¡ 
ušt8_t
 
PLLMulTabË
[9];

106 
Sy¡emIn™
();

107 
Sy¡emCÜeClockUpd©e
();

112 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/arm_common_tables.h

41 #iâdeà
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"¬m_m©h.h
"

46 cÚ¡ 
ušt16_t
 
¬mB™RevTabË
[1024];

47 cÚ¡ 
q15_t
 
¬mRecTabËQ15
[64];

48 cÚ¡ 
q31_t
 
¬mRecTabËQ31
[64];

51 cÚ¡ 
æßt32_t
 
twiddËCÛf_16
[32];

52 cÚ¡ 
æßt32_t
 
twiddËCÛf_32
[64];

53 cÚ¡ 
æßt32_t
 
twiddËCÛf_64
[128];

54 cÚ¡ 
æßt32_t
 
twiddËCÛf_128
[256];

55 cÚ¡ 
æßt32_t
 
twiddËCÛf_256
[512];

56 cÚ¡ 
æßt32_t
 
twiddËCÛf_512
[1024];

57 cÚ¡ 
æßt32_t
 
twiddËCÛf_1024
[2048];

58 cÚ¡ 
æßt32_t
 
twiddËCÛf_2048
[4096];

59 cÚ¡ 
æßt32_t
 
twiddËCÛf_4096
[8192];

60 
	#twiddËCÛf
 
twiddËCÛf_4096


	)

61 cÚ¡ 
q31_t
 
twiddËCÛf_16_q31
[24];

62 cÚ¡ 
q31_t
 
twiddËCÛf_32_q31
[48];

63 cÚ¡ 
q31_t
 
twiddËCÛf_64_q31
[96];

64 cÚ¡ 
q31_t
 
twiddËCÛf_128_q31
[192];

65 cÚ¡ 
q31_t
 
twiddËCÛf_256_q31
[384];

66 cÚ¡ 
q31_t
 
twiddËCÛf_512_q31
[768];

67 cÚ¡ 
q31_t
 
twiddËCÛf_1024_q31
[1536];

68 cÚ¡ 
q31_t
 
twiddËCÛf_2048_q31
[3072];

69 cÚ¡ 
q31_t
 
twiddËCÛf_4096_q31
[6144];

70 cÚ¡ 
q15_t
 
twiddËCÛf_16_q15
[24];

71 cÚ¡ 
q15_t
 
twiddËCÛf_32_q15
[48];

72 cÚ¡ 
q15_t
 
twiddËCÛf_64_q15
[96];

73 cÚ¡ 
q15_t
 
twiddËCÛf_128_q15
[192];

74 cÚ¡ 
q15_t
 
twiddËCÛf_256_q15
[384];

75 cÚ¡ 
q15_t
 
twiddËCÛf_512_q15
[768];

76 cÚ¡ 
q15_t
 
twiddËCÛf_1024_q15
[1536];

77 cÚ¡ 
q15_t
 
twiddËCÛf_2048_q15
[3072];

78 cÚ¡ 
q15_t
 
twiddËCÛf_4096_q15
[6144];

79 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_32
[32];

80 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_64
[64];

81 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_128
[128];

82 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_256
[256];

83 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_512
[512];

84 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_1024
[1024];

85 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_2048
[2048];

86 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_4096
[4096];

90 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
ušt16_t
)20 )

	)

91 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
ušt16_t
)48 )

	)

92 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

93 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
ušt16_t
)208 )

	)

94 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
ušt16_t
)440 )

	)

95 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
ušt16_t
)448 )

	)

96 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
ušt16_t
)1800)

	)

97 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
ušt16_t
)3808)

	)

98 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

100 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

101 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

102 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

103 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

104 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

105 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

106 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

107 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

108 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

111 
	#ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
 ((
ušt16_t
)12 )

	)

112 
	#ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
 ((
ušt16_t
)24 )

	)

113 
	#ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

114 
	#ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
 ((
ušt16_t
)112 )

	)

115 
	#ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
 ((
ušt16_t
)240 )

	)

116 
	#ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
 ((
ušt16_t
)480 )

	)

117 
	#ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 ((
ušt16_t
)992 )

	)

118 
	#ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 ((
ušt16_t
)1984)

	)

119 
	#ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

121 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_16
[
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
];

122 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_32
[
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
];

123 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_64
[
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
];

124 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_128
[
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
];

125 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_256
[
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
];

126 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_512
[
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
];

127 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_1024
[
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
];

128 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_2048
[
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
];

129 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_4096
[
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
];

132 cÚ¡ 
æßt32_t
 
sšTabË_f32
[
FAST_MATH_TABLE_SIZE
 + 1];

133 cÚ¡ 
q31_t
 
sšTabË_q31
[
FAST_MATH_TABLE_SIZE
 + 1];

134 cÚ¡ 
q15_t
 
sšTabË_q15
[
FAST_MATH_TABLE_SIZE
 + 1];

	@Drivers/CMSIS/Include/arm_const_structs.h

43 #iâdeà
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"¬m_m©h.h
"

47 
	~"¬m_commÚ_bËs.h
"

49 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën16
;

50 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën32
;

51 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën64
;

52 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën128
;

53 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën256
;

54 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën512
;

55 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën1024
;

56 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën2048
;

57 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën4096
;

59 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën16
;

60 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën32
;

61 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën64
;

62 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën128
;

63 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën256
;

64 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën512
;

65 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën1024
;

66 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën2048
;

67 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën4096
;

69 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën16
;

70 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën32
;

71 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën64
;

72 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën128
;

73 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën256
;

74 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën512
;

75 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën1024
;

76 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën2048
;

77 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën4096
;

	@Drivers/CMSIS/Include/arm_math.h

288 #iâdeà
_ARM_MATH_H


289 
	#_ARM_MATH_H


	)

292 #ià
defšed
 ( 
__GNUC__
 )

293 #´agm¨
GCC
 
dŸgno¡ic
 
push


294 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

295 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

296 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

299 
	#__CMSIS_GENERIC


	)

301 #ià
defšed
(
ARM_MATH_CM7
)

302 
	~"cÜe_cm7.h
"

303 #–ià
defšed
 (
ARM_MATH_CM4
)

304 
	~"cÜe_cm4.h
"

305 #–ià
defšed
 (
ARM_MATH_CM3
)

306 
	~"cÜe_cm3.h
"

307 #–ià
defšed
 (
ARM_MATH_CM0
)

308 
	~"cÜe_cm0.h
"

309 
	#ARM_MATH_CM0_FAMILY


	)

310 #–ià
defšed
 (
ARM_MATH_CM0PLUS
)

311 
	~"cÜe_cm0¶us.h
"

312 
	#ARM_MATH_CM0_FAMILY


	)

317 #undeà
__CMSIS_GENERIC


318 
	~"¡ršg.h
"

319 
	~"m©h.h
"

320 #ifdeà 
__ýlu¥lus


330 
	#DELTA_Q31
 (0x100)

	)

331 
	#DELTA_Q15
 0x5

	)

332 
	#INDEX_MASK
 0x0000003F

	)

333 #iâdeà
PI


334 
	#PI
 3.14159265358979f

	)

341 
	#FAST_MATH_TABLE_SIZE
 512

	)

342 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

343 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

344 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

345 
	#TABLE_SIZE
 256

	)

346 
	#TABLE_SPACING_Q31
 0x400000

	)

347 
	#TABLE_SPACING_Q15
 0x80

	)

354 
	#INPUT_SPACING
 0xB60B61

	)

359 #iâdeà
UNALIGNED_SUPPORT_DISABLE


360 
	#ALIGN4


	)

362 #ià
defšed
 (
__GNUC__
)

363 
	#ALIGN4
 
	`__©Œibu‹__
((
	`®igÃd
(4)))

	)

365 
	#ALIGN4
 
	`__®ign
(4)

	)

375 
ARM_MATH_SUCCESS
 = 0,

376 
ARM_MATH_ARGUMENT_ERROR
 = -1,

377 
ARM_MATH_LENGTH_ERROR
 = -2,

378 
ARM_MATH_SIZE_MISMATCH
 = -3,

379 
ARM_MATH_NANINF
 = -4,

380 
ARM_MATH_SINGULAR
 = -5,

381 
ARM_MATH_TEST_FAILURE
 = -6

382 } 
	t¬m_¡©us
;

387 
št8_t
 
	tq7_t
;

392 
št16_t
 
	tq15_t
;

397 
št32_t
 
	tq31_t
;

402 
št64_t
 
	tq63_t
;

407 
	tæßt32_t
;

412 
	tæßt64_t
;

417 #ià
defšed
 
__CC_ARM


418 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

419 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

421 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

422 
	#__SIMD32_TYPE
 
št32_t


	)

423 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

425 #–ià
defšed
 
__GNUC__


426 
	#__SIMD32_TYPE
 
št32_t


	)

427 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

429 #–ià
defšed
 
__ICCARM__


430 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

431 
	#CMSIS_UNUSED


	)

433 #–ià
defšed
 
__CSMC__


434 
	#__SIMD32_TYPE
 
št32_t


	)

435 
	#CMSIS_UNUSED


	)

437 #–ià
defšed
 
__TASKING__


438 
	#__SIMD32_TYPE
 
__uÇligÃd
 
št32_t


	)

439 
	#CMSIS_UNUSED


	)

442 #”rÜ 
Unknown
 
compž”


445 
	#__SIMD32
(
addr
è(*(
__SIMD32_TYPE
 **è& (addr))

	)

446 
	#__SIMD32_CONST
(
addr
è((
__SIMD32_TYPE
 *)×ddr))

	)

447 
	#_SIMD32_OFFSET
(
addr
è(*(
__SIMD32_TYPE
 *è×ddr))

	)

448 
	#__SIMD64
(
addr
è(*(
št64_t
 **è& (addr))

	)

450 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

454 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1è<< 0è& (št32_t)0x0000FFFFè| \

	)

455 (((
št32_t
)(
ARG2
è<< 
ARG3
) & (int32_t)0xFFFF0000) )

456 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1è<< 0è& (št32_t)0xFFFF0000è| \

	)

457 (((
št32_t
)(
ARG2
è>> 
ARG3
) & (int32_t)0x0000FFFF) )

465 #iâdeà
ARM_MATH_BIG_ENDIAN


467 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v0è<< 0è& (št32_t)0x000000FFè| \

	)

468 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

469 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

470 (((
št32_t
)(
v3
) << 24) & (int32_t)0xFF000000) )

473 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v3è<< 0è& (št32_t)0x000000FFè| \

	)

474 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

475 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

476 (((
št32_t
)(
v0
) << 24) & (int32_t)0xFF000000) )

484 
__INLINE
 
q31_t
 
þ_q63_to_q31
(

485 
q63_t
 
x
)

487  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

488 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

494 
__INLINE
 
q15_t
 
þ_q63_to_q15
(

495 
q63_t
 
x
)

497  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

498 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

504 
__INLINE
 
q7_t
 
þ_q31_to_q7
(

505 
q31_t
 
x
)

507  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

508 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

514 
__INLINE
 
q15_t
 
þ_q31_to_q15
(

515 
q31_t
 
x
)

517  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

518 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

525 
__INLINE
 
q63_t
 
muÉ32x64
(

526 
q63_t
 
x
,

527 
q31_t
 
y
)

529  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

530 (((
q63_t
è(
x
 >> 32è* 
y
)));

539 #ià
defšed
 (
ARM_MATH_CM0_FAMILY
è&& ((defšed (
__ICCARM__
)) )

540 
__INLINE
 
ušt32_t
 
__CLZ
(

541 
q31_t
 
d©a
);

543 
__INLINE
 
ušt32_t
 
__CLZ
(

544 
q31_t
 
d©a
)

546 
ušt32_t
 
couÁ
 = 0;

547 
ušt32_t
 
mask
 = 0x80000000;

549 (
d©a
 & 
mask
) == 0)

551 
couÁ
 += 1u;

552 
mask
 = mask >> 1u;

555  (
couÁ
);

563 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

564 
q31_t
 
š
,

565 
q31_t
 * 
d¡
,

566 
q31_t
 * 
pRecTabË
)

568 
q31_t
 
out
;

569 
ušt32_t
 
‹mpV®
;

570 
ušt32_t
 
šdex
, 
i
;

571 
ušt32_t
 
signB™s
;

573 if(
š
 > 0)

575 
signB™s
 = ((
ušt32_t
è(
__CLZ
Ð
š
) - 1));

579 
signB™s
 = ((
ušt32_t
è(
__CLZ
(-
š
) - 1));

583 
š
 = (š << 
signB™s
);

586 
šdex
 = (
ušt32_t
)(
š
 >> 24);

587 
šdex
 = (šdex & 
INDEX_MASK
);

590 
out
 = 
pRecTabË
[
šdex
];

594 
i
 = 0u; i < 2u; i++)

596 
‹mpV®
 = (
ušt32_t
è(((
q63_t
è
š
 * 
out
) >> 31);

597 
‹mpV®
 = 0x7FFFFFFFu -empVal;

600 
out
 = 
þ_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30);

604 *
d¡
 = 
out
;

607  (
signB™s
 + 1u);

614 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

615 
q15_t
 
š
,

616 
q15_t
 * 
d¡
,

617 
q15_t
 * 
pRecTabË
)

619 
q15_t
 
out
 = 0;

620 
ušt32_t
 
‹mpV®
 = 0;

621 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

622 
ušt32_t
 
signB™s
 = 0;

624 if(
š
 > 0)

626 
signB™s
 = ((
ušt32_t
)(
__CLZ
Ð
š
) - 17));

630 
signB™s
 = ((
ušt32_t
)(
__CLZ
(-
š
) - 17));

634 
š
 = (š << 
signB™s
);

637 
šdex
 = (
ušt32_t
)(
š
 >> 8);

638 
šdex
 = (šdex & 
INDEX_MASK
);

641 
out
 = 
pRecTabË
[
šdex
];

645 
i
 = 0u; i < 2u; i++)

647 
‹mpV®
 = (
ušt32_t
è(((
q31_t
è
š
 * 
out
) >> 15);

648 
‹mpV®
 = 0x7FFFu -empVal;

650 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

655 *
d¡
 = 
out
;

658  (
signB™s
 + 1);

665 #ià
defšed
(
ARM_MATH_CM0_FAMILY
)

666 
__INLINE
 
q31_t
 
__SSAT
(

667 
q31_t
 
x
,

668 
ušt32_t
 
y
)

670 
št32_t
 
posMax
, 
ÃgMš
;

671 
ušt32_t
 
i
;

673 
posMax
 = 1;

674 
i
 = 0; i < (
y
 - 1); i++)

676 
posMax
 =…osMax * 2;

679 if(
x
 > 0)

681 
posMax
 = (posMax - 1);

683 if(
x
 > 
posMax
)

685 
x
 = 
posMax
;

690 
ÃgMš
 = -
posMax
;

692 if(
x
 < 
ÃgMš
)

694 
x
 = 
ÃgMš
;

697  (
x
);

705 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

710 
__INLINE
 
ušt32_t
 
__QADD8
(

711 
ušt32_t
 
x
,

712 
ušt32_t
 
y
)

714 
q31_t
 
r
, 
s
, 
t
, 
u
;

716 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è+ (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

717 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è+ (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

718 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è+ (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

719 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è+ (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

721  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

728 
__INLINE
 
ušt32_t
 
__QSUB8
(

729 
ušt32_t
 
x
,

730 
ušt32_t
 
y
)

732 
q31_t
 
r
, 
s
, 
t
, 
u
;

734 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è- (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

735 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è- (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

736 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è- (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

737 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è- (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

739  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

746 
__INLINE
 
ušt32_t
 
__QADD16
(

747 
ušt32_t
 
x
,

748 
ušt32_t
 
y
)

751 
q31_t
 
r
 = 0, 
s
 = 0;

753 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

754 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

756  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

763 
__INLINE
 
ušt32_t
 
__SHADD16
(

764 
ušt32_t
 
x
,

765 
ušt32_t
 
y
)

767 
q31_t
 
r
, 
s
;

769 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

770 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

772  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

779 
__INLINE
 
ušt32_t
 
__QSUB16
(

780 
ušt32_t
 
x
,

781 
ušt32_t
 
y
)

783 
q31_t
 
r
, 
s
;

785 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

786 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

788  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

795 
__INLINE
 
ušt32_t
 
__SHSUB16
(

796 
ušt32_t
 
x
,

797 
ušt32_t
 
y
)

799 
q31_t
 
r
, 
s
;

801 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

802 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

804  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

811 
__INLINE
 
ušt32_t
 
__QASX
(

812 
ušt32_t
 
x
,

813 
ušt32_t
 
y
)

815 
q31_t
 
r
, 
s
;

817 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

818 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

820  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

827 
__INLINE
 
ušt32_t
 
__SHASX
(

828 
ušt32_t
 
x
,

829 
ušt32_t
 
y
)

831 
q31_t
 
r
, 
s
;

833 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

834 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

836  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

843 
__INLINE
 
ušt32_t
 
__QSAX
(

844 
ušt32_t
 
x
,

845 
ušt32_t
 
y
)

847 
q31_t
 
r
, 
s
;

849 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

850 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

852  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

859 
__INLINE
 
ušt32_t
 
__SHSAX
(

860 
ušt32_t
 
x
,

861 
ušt32_t
 
y
)

863 
q31_t
 
r
, 
s
;

865 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

866 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

868  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

875 
__INLINE
 
ušt32_t
 
__SMUSDX
(

876 
ušt32_t
 
x
,

877 
ušt32_t
 
y
)

879  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

880 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

886 
__INLINE
 
ušt32_t
 
__SMUADX
(

887 
ušt32_t
 
x
,

888 
ušt32_t
 
y
)

890  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

891 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

898 
__INLINE
 
št32_t
 
__QADD
(

899 
št32_t
 
x
,

900 
št32_t
 
y
)

902  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 + (
q31_t
)
y
)));

909 
__INLINE
 
št32_t
 
__QSUB
(

910 
št32_t
 
x
,

911 
št32_t
 
y
)

913  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 - (
q31_t
)
y
)));

920 
__INLINE
 
ušt32_t
 
__SMLAD
(

921 
ušt32_t
 
x
,

922 
ušt32_t
 
y
,

923 
ušt32_t
 
sum
)

925  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

926 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

927 Ð((
q31_t
)
sum
 ) ) ));

934 
__INLINE
 
ušt32_t
 
__SMLADX
(

935 
ušt32_t
 
x
,

936 
ušt32_t
 
y
,

937 
ušt32_t
 
sum
)

939  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

940 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

941 Ð((
q31_t
)
sum
 ) ) ));

948 
__INLINE
 
ušt32_t
 
__SMLSDX
(

949 
ušt32_t
 
x
,

950 
ušt32_t
 
y
,

951 
ušt32_t
 
sum
)

953  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

954 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

955 Ð((
q31_t
)
sum
 ) ) ));

962 
__INLINE
 
ušt64_t
 
__SMLALD
(

963 
ušt32_t
 
x
,

964 
ušt32_t
 
y
,

965 
ušt64_t
 
sum
)

968  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

969 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

970 Ð((
q63_t
)
sum
 ) ) ));

977 
__INLINE
 
ušt64_t
 
__SMLALDX
(

978 
ušt32_t
 
x
,

979 
ušt32_t
 
y
,

980 
ušt64_t
 
sum
)

983  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

984 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

985 Ð((
q63_t
)
sum
 ) ) ));

992 
__INLINE
 
ušt32_t
 
__SMUAD
(

993 
ušt32_t
 
x
,

994 
ušt32_t
 
y
)

996  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

997 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1004 
__INLINE
 
ušt32_t
 
__SMUSD
(

1005 
ušt32_t
 
x
,

1006 
ušt32_t
 
y
)

1008  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) -

1009 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1016 
__INLINE
 
ušt32_t
 
__SXTB16
(

1017 
ušt32_t
 
x
)

1019  ((
ušt32_t
)(((((
q31_t
)
x
 << 24) >> 24) & (q31_t)0x0000FFFF) |

1020 ((((
q31_t
)
x
 << 8) >> 8) & (q31_t)0xFFFF0000) ));

1031 
ušt16_t
 
numT­s
;

1032 
q7_t
 *
pS‹
;

1033 
q7_t
 *
pCÛffs
;

1034 } 
	t¬m_fœ_š¡ªû_q7
;

1041 
ušt16_t
 
numT­s
;

1042 
q15_t
 *
pS‹
;

1043 
q15_t
 *
pCÛffs
;

1044 } 
	t¬m_fœ_š¡ªû_q15
;

1051 
ušt16_t
 
numT­s
;

1052 
q31_t
 *
pS‹
;

1053 
q31_t
 *
pCÛffs
;

1054 } 
	t¬m_fœ_š¡ªû_q31
;

1061 
ušt16_t
 
numT­s
;

1062 
æßt32_t
 *
pS‹
;

1063 
æßt32_t
 *
pCÛffs
;

1064 } 
	t¬m_fœ_š¡ªû_f32
;

1074 
¬m_fœ_q7
(

1075 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1076 
q7_t
 * 
pSrc
,

1077 
q7_t
 * 
pD¡
,

1078 
ušt32_t
 
blockSize
);

1089 
¬m_fœ_š™_q7
(

1090 
¬m_fœ_š¡ªû_q7
 * 
S
,

1091 
ušt16_t
 
numT­s
,

1092 
q7_t
 * 
pCÛffs
,

1093 
q7_t
 * 
pS‹
,

1094 
ušt32_t
 
blockSize
);

1104 
¬m_fœ_q15
(

1105 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1106 
q15_t
 * 
pSrc
,

1107 
q15_t
 * 
pD¡
,

1108 
ušt32_t
 
blockSize
);

1118 
¬m_fœ_ç¡_q15
(

1119 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1120 
q15_t
 * 
pSrc
,

1121 
q15_t
 * 
pD¡
,

1122 
ušt32_t
 
blockSize
);

1135 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1136 
¬m_fœ_š¡ªû_q15
 * 
S
,

1137 
ušt16_t
 
numT­s
,

1138 
q15_t
 * 
pCÛffs
,

1139 
q15_t
 * 
pS‹
,

1140 
ušt32_t
 
blockSize
);

1150 
¬m_fœ_q31
(

1151 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1152 
q31_t
 * 
pSrc
,

1153 
q31_t
 * 
pD¡
,

1154 
ušt32_t
 
blockSize
);

1164 
¬m_fœ_ç¡_q31
(

1165 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1166 
q31_t
 * 
pSrc
,

1167 
q31_t
 * 
pD¡
,

1168 
ušt32_t
 
blockSize
);

1179 
¬m_fœ_š™_q31
(

1180 
¬m_fœ_š¡ªû_q31
 * 
S
,

1181 
ušt16_t
 
numT­s
,

1182 
q31_t
 * 
pCÛffs
,

1183 
q31_t
 * 
pS‹
,

1184 
ušt32_t
 
blockSize
);

1194 
¬m_fœ_f32
(

1195 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1196 
æßt32_t
 * 
pSrc
,

1197 
æßt32_t
 * 
pD¡
,

1198 
ušt32_t
 
blockSize
);

1209 
¬m_fœ_š™_f32
(

1210 
¬m_fœ_š¡ªû_f32
 * 
S
,

1211 
ušt16_t
 
numT­s
,

1212 
æßt32_t
 * 
pCÛffs
,

1213 
æßt32_t
 * 
pS‹
,

1214 
ušt32_t
 
blockSize
);

1222 
št8_t
 
numSges
;

1223 
q15_t
 *
pS‹
;

1224 
q15_t
 *
pCÛffs
;

1225 
št8_t
 
po¡Shiá
;

1226 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1233 
ušt32_t
 
numSges
;

1234 
q31_t
 *
pS‹
;

1235 
q31_t
 *
pCÛffs
;

1236 
ušt8_t
 
po¡Shiá
;

1237 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1244 
ušt32_t
 
numSges
;

1245 
æßt32_t
 *
pS‹
;

1246 
æßt32_t
 *
pCÛffs
;

1247 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1257 
¬m_biquad_ÿsÿde_df1_q15
(

1258 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1259 
q15_t
 * 
pSrc
,

1260 
q15_t
 * 
pD¡
,

1261 
ušt32_t
 
blockSize
);

1272 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1273 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1274 
ušt8_t
 
numSges
,

1275 
q15_t
 * 
pCÛffs
,

1276 
q15_t
 * 
pS‹
,

1277 
št8_t
 
po¡Shiá
);

1287 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1288 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1289 
q15_t
 * 
pSrc
,

1290 
q15_t
 * 
pD¡
,

1291 
ušt32_t
 
blockSize
);

1301 
¬m_biquad_ÿsÿde_df1_q31
(

1302 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1303 
q31_t
 * 
pSrc
,

1304 
q31_t
 * 
pD¡
,

1305 
ušt32_t
 
blockSize
);

1315 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1316 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1317 
q31_t
 * 
pSrc
,

1318 
q31_t
 * 
pD¡
,

1319 
ušt32_t
 
blockSize
);

1330 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1331 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1332 
ušt8_t
 
numSges
,

1333 
q31_t
 * 
pCÛffs
,

1334 
q31_t
 * 
pS‹
,

1335 
št8_t
 
po¡Shiá
);

1345 
¬m_biquad_ÿsÿde_df1_f32
(

1346 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1347 
æßt32_t
 * 
pSrc
,

1348 
æßt32_t
 * 
pD¡
,

1349 
ušt32_t
 
blockSize
);

1359 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1360 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1361 
ušt8_t
 
numSges
,

1362 
æßt32_t
 * 
pCÛffs
,

1363 
æßt32_t
 * 
pS‹
);

1371 
ušt16_t
 
numRows
;

1372 
ušt16_t
 
numCÞs
;

1373 
æßt32_t
 *
pD©a
;

1374 } 
	t¬m_m©rix_š¡ªû_f32
;

1382 
ušt16_t
 
numRows
;

1383 
ušt16_t
 
numCÞs
;

1384 
æßt64_t
 *
pD©a
;

1385 } 
	t¬m_m©rix_š¡ªû_f64
;

1392 
ušt16_t
 
numRows
;

1393 
ušt16_t
 
numCÞs
;

1394 
q15_t
 *
pD©a
;

1395 } 
	t¬m_m©rix_š¡ªû_q15
;

1402 
ušt16_t
 
numRows
;

1403 
ušt16_t
 
numCÞs
;

1404 
q31_t
 *
pD©a
;

1405 } 
	t¬m_m©rix_š¡ªû_q31
;

1416 
¬m_¡©us
 
¬m_m©_add_f32
(

1417 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1418 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1419 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1430 
¬m_¡©us
 
¬m_m©_add_q15
(

1431 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1432 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1433 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1444 
¬m_¡©us
 
¬m_m©_add_q31
(

1445 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1446 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1447 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1458 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_f32
(

1459 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1460 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1461 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1472 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q15
(

1473 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1474 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1475 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1476 
q15_t
 * 
pSü©ch
);

1487 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q31
(

1488 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1489 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1490 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1500 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1501 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1502 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1512 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1513 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1514 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1524 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1525 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1526 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1537 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1538 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1539 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1540 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1552 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1553 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1554 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1555 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1556 
q15_t
 * 
pS‹
);

1568 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1569 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1570 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1571 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1572 
q15_t
 * 
pS‹
);

1583 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1584 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1585 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1586 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1597 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1598 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1599 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1600 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1611 
¬m_¡©us
 
¬m_m©_sub_f32
(

1612 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1613 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1614 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1625 
¬m_¡©us
 
¬m_m©_sub_q15
(

1626 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1627 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1628 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1639 
¬m_¡©us
 
¬m_m©_sub_q31
(

1640 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1641 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1642 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1653 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1654 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1655 
æßt32_t
 
sÿË
,

1656 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1668 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1669 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1670 
q15_t
 
sÿËF¿ù
,

1671 
št32_t
 
shiá
,

1672 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1684 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1685 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1686 
q31_t
 
sÿËF¿ù
,

1687 
št32_t
 
shiá
,

1688 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1698 
¬m_m©_š™_q31
(

1699 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1700 
ušt16_t
 
nRows
,

1701 
ušt16_t
 
nCÞumns
,

1702 
q31_t
 * 
pD©a
);

1712 
¬m_m©_š™_q15
(

1713 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1714 
ušt16_t
 
nRows
,

1715 
ušt16_t
 
nCÞumns
,

1716 
q15_t
 * 
pD©a
);

1726 
¬m_m©_š™_f32
(

1727 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1728 
ušt16_t
 
nRows
,

1729 
ušt16_t
 
nCÞumns
,

1730 
æßt32_t
 * 
pD©a
);

1739 
q15_t
 
A0
;

1740 #ifdeà
ARM_MATH_CM0_FAMILY


1741 
q15_t
 
A1
;

1742 
q15_t
 
A2
;

1744 
q31_t
 
A1
;

1746 
q15_t
 
¡©e
[3];

1747 
q15_t
 
Kp
;

1748 
q15_t
 
Ki
;

1749 
q15_t
 
Kd
;

1750 } 
	t¬m_pid_š¡ªû_q15
;

1757 
q31_t
 
A0
;

1758 
q31_t
 
A1
;

1759 
q31_t
 
A2
;

1760 
q31_t
 
¡©e
[3];

1761 
q31_t
 
Kp
;

1762 
q31_t
 
Ki
;

1763 
q31_t
 
Kd
;

1764 } 
	t¬m_pid_š¡ªû_q31
;

1771 
æßt32_t
 
A0
;

1772 
æßt32_t
 
A1
;

1773 
æßt32_t
 
A2
;

1774 
æßt32_t
 
¡©e
[3];

1775 
æßt32_t
 
Kp
;

1776 
æßt32_t
 
Ki
;

1777 
æßt32_t
 
Kd
;

1778 } 
	t¬m_pid_š¡ªû_f32
;

1787 
¬m_pid_š™_f32
(

1788 
¬m_pid_š¡ªû_f32
 * 
S
,

1789 
št32_t
 
»£tS‹FÏg
);

1796 
¬m_pid_»£t_f32
(

1797 
¬m_pid_š¡ªû_f32
 * 
S
);

1805 
¬m_pid_š™_q31
(

1806 
¬m_pid_š¡ªû_q31
 * 
S
,

1807 
št32_t
 
»£tS‹FÏg
);

1815 
¬m_pid_»£t_q31
(

1816 
¬m_pid_š¡ªû_q31
 * 
S
);

1824 
¬m_pid_š™_q15
(

1825 
¬m_pid_š¡ªû_q15
 * 
S
,

1826 
št32_t
 
»£tS‹FÏg
);

1833 
¬m_pid_»£t_q15
(

1834 
¬m_pid_š¡ªû_q15
 * 
S
);

1842 
ušt32_t
 
nV®ues
;

1843 
æßt32_t
 
x1
;

1844 
æßt32_t
 
xS·cšg
;

1845 
æßt32_t
 *
pYD©a
;

1846 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1853 
ušt16_t
 
numRows
;

1854 
ušt16_t
 
numCÞs
;

1855 
æßt32_t
 *
pD©a
;

1856 } 
	t¬m_bžš—r_š‹½_š¡ªû_f32
;

1863 
ušt16_t
 
numRows
;

1864 
ušt16_t
 
numCÞs
;

1865 
q31_t
 *
pD©a
;

1866 } 
	t¬m_bžš—r_š‹½_š¡ªû_q31
;

1873 
ušt16_t
 
numRows
;

1874 
ušt16_t
 
numCÞs
;

1875 
q15_t
 *
pD©a
;

1876 } 
	t¬m_bžš—r_š‹½_š¡ªû_q15
;

1883 
ušt16_t
 
numRows
;

1884 
ušt16_t
 
numCÞs
;

1885 
q7_t
 *
pD©a
;

1886 } 
	t¬m_bžš—r_š‹½_š¡ªû_q7
;

1896 
¬m_muÉ_q7
(

1897 
q7_t
 * 
pSrcA
,

1898 
q7_t
 * 
pSrcB
,

1899 
q7_t
 * 
pD¡
,

1900 
ušt32_t
 
blockSize
);

1910 
¬m_muÉ_q15
(

1911 
q15_t
 * 
pSrcA
,

1912 
q15_t
 * 
pSrcB
,

1913 
q15_t
 * 
pD¡
,

1914 
ušt32_t
 
blockSize
);

1924 
¬m_muÉ_q31
(

1925 
q31_t
 * 
pSrcA
,

1926 
q31_t
 * 
pSrcB
,

1927 
q31_t
 * 
pD¡
,

1928 
ušt32_t
 
blockSize
);

1938 
¬m_muÉ_f32
(

1939 
æßt32_t
 * 
pSrcA
,

1940 
æßt32_t
 * 
pSrcB
,

1941 
æßt32_t
 * 
pD¡
,

1942 
ušt32_t
 
blockSize
);

1950 
ušt16_t
 
fáL’
;

1951 
ušt8_t
 
ifáFÏg
;

1952 
ušt8_t
 
b™Rev”£FÏg
;

1953 
q15_t
 *
pTwiddË
;

1954 
ušt16_t
 *
pB™RevTabË
;

1955 
ušt16_t
 
twidCÛfModif›r
;

1956 
ušt16_t
 
b™RevFaùÜ
;

1957 } 
	t¬m_cfá_¿dix2_š¡ªû_q15
;

1960 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q15
(

1961 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1962 
ušt16_t
 
fáL’
,

1963 
ušt8_t
 
ifáFÏg
,

1964 
ušt8_t
 
b™Rev”£FÏg
);

1967 
¬m_cfá_¿dix2_q15
(

1968 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1969 
q15_t
 * 
pSrc
);

1977 
ušt16_t
 
fáL’
;

1978 
ušt8_t
 
ifáFÏg
;

1979 
ušt8_t
 
b™Rev”£FÏg
;

1980 
q15_t
 *
pTwiddË
;

1981 
ušt16_t
 *
pB™RevTabË
;

1982 
ušt16_t
 
twidCÛfModif›r
;

1983 
ušt16_t
 
b™RevFaùÜ
;

1984 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1987 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1988 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1989 
ušt16_t
 
fáL’
,

1990 
ušt8_t
 
ifáFÏg
,

1991 
ušt8_t
 
b™Rev”£FÏg
);

1994 
¬m_cfá_¿dix4_q15
(

1995 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1996 
q15_t
 * 
pSrc
);

2003 
ušt16_t
 
fáL’
;

2004 
ušt8_t
 
ifáFÏg
;

2005 
ušt8_t
 
b™Rev”£FÏg
;

2006 
q31_t
 *
pTwiddË
;

2007 
ušt16_t
 *
pB™RevTabË
;

2008 
ušt16_t
 
twidCÛfModif›r
;

2009 
ušt16_t
 
b™RevFaùÜ
;

2010 } 
	t¬m_cfá_¿dix2_š¡ªû_q31
;

2013 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q31
(

2014 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2015 
ušt16_t
 
fáL’
,

2016 
ušt8_t
 
ifáFÏg
,

2017 
ušt8_t
 
b™Rev”£FÏg
);

2020 
¬m_cfá_¿dix2_q31
(

2021 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2022 
q31_t
 * 
pSrc
);

2029 
ušt16_t
 
fáL’
;

2030 
ušt8_t
 
ifáFÏg
;

2031 
ušt8_t
 
b™Rev”£FÏg
;

2032 
q31_t
 *
pTwiddË
;

2033 
ušt16_t
 *
pB™RevTabË
;

2034 
ušt16_t
 
twidCÛfModif›r
;

2035 
ušt16_t
 
b™RevFaùÜ
;

2036 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

2039 
¬m_cfá_¿dix4_q31
(

2040 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2041 
q31_t
 * 
pSrc
);

2044 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

2045 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2046 
ušt16_t
 
fáL’
,

2047 
ušt8_t
 
ifáFÏg
,

2048 
ušt8_t
 
b™Rev”£FÏg
);

2055 
ušt16_t
 
fáL’
;

2056 
ušt8_t
 
ifáFÏg
;

2057 
ušt8_t
 
b™Rev”£FÏg
;

2058 
æßt32_t
 *
pTwiddË
;

2059 
ušt16_t
 *
pB™RevTabË
;

2060 
ušt16_t
 
twidCÛfModif›r
;

2061 
ušt16_t
 
b™RevFaùÜ
;

2062 
æßt32_t
 
ÚebyfáL’
;

2063 } 
	t¬m_cfá_¿dix2_š¡ªû_f32
;

2066 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_f32
(

2067 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2068 
ušt16_t
 
fáL’
,

2069 
ušt8_t
 
ifáFÏg
,

2070 
ušt8_t
 
b™Rev”£FÏg
);

2073 
¬m_cfá_¿dix2_f32
(

2074 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2075 
æßt32_t
 * 
pSrc
);

2082 
ušt16_t
 
fáL’
;

2083 
ušt8_t
 
ifáFÏg
;

2084 
ušt8_t
 
b™Rev”£FÏg
;

2085 
æßt32_t
 *
pTwiddË
;

2086 
ušt16_t
 *
pB™RevTabË
;

2087 
ušt16_t
 
twidCÛfModif›r
;

2088 
ušt16_t
 
b™RevFaùÜ
;

2089 
æßt32_t
 
ÚebyfáL’
;

2090 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

2093 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2094 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2095 
ušt16_t
 
fáL’
,

2096 
ušt8_t
 
ifáFÏg
,

2097 
ušt8_t
 
b™Rev”£FÏg
);

2100 
¬m_cfá_¿dix4_f32
(

2101 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2102 
æßt32_t
 * 
pSrc
);

2109 
ušt16_t
 
fáL’
;

2110 cÚ¡ 
q15_t
 *
pTwiddË
;

2111 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2112 
ušt16_t
 
b™RevL’gth
;

2113 } 
	t¬m_cfá_š¡ªû_q15
;

2115 
¬m_cfá_q15
(

2116 cÚ¡ 
¬m_cfá_š¡ªû_q15
 * 
S
,

2117 
q15_t
 * 
p1
,

2118 
ušt8_t
 
ifáFÏg
,

2119 
ušt8_t
 
b™Rev”£FÏg
);

2126 
ušt16_t
 
fáL’
;

2127 cÚ¡ 
q31_t
 *
pTwiddË
;

2128 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2129 
ušt16_t
 
b™RevL’gth
;

2130 } 
	t¬m_cfá_š¡ªû_q31
;

2132 
¬m_cfá_q31
(

2133 cÚ¡ 
¬m_cfá_š¡ªû_q31
 * 
S
,

2134 
q31_t
 * 
p1
,

2135 
ušt8_t
 
ifáFÏg
,

2136 
ušt8_t
 
b™Rev”£FÏg
);

2143 
ušt16_t
 
fáL’
;

2144 cÚ¡ 
æßt32_t
 *
pTwiddË
;

2145 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2146 
ušt16_t
 
b™RevL’gth
;

2147 } 
	t¬m_cfá_š¡ªû_f32
;

2149 
¬m_cfá_f32
(

2150 cÚ¡ 
¬m_cfá_š¡ªû_f32
 * 
S
,

2151 
æßt32_t
 * 
p1
,

2152 
ušt8_t
 
ifáFÏg
,

2153 
ušt8_t
 
b™Rev”£FÏg
);

2160 
ušt32_t
 
fáL’R—l
;

2161 
ušt8_t
 
ifáFÏgR
;

2162 
ušt8_t
 
b™Rev”£FÏgR
;

2163 
ušt32_t
 
twidCÛfRModif›r
;

2164 
q15_t
 *
pTwiddËAR—l
;

2165 
q15_t
 *
pTwiddËBR—l
;

2166 cÚ¡ 
¬m_cfá_š¡ªû_q15
 *
pCfá
;

2167 } 
	t¬m_rfá_š¡ªû_q15
;

2169 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2170 
¬m_rfá_š¡ªû_q15
 * 
S
,

2171 
ušt32_t
 
fáL’R—l
,

2172 
ušt32_t
 
ifáFÏgR
,

2173 
ušt32_t
 
b™Rev”£FÏg
);

2175 
¬m_rfá_q15
(

2176 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2177 
q15_t
 * 
pSrc
,

2178 
q15_t
 * 
pD¡
);

2185 
ušt32_t
 
fáL’R—l
;

2186 
ušt8_t
 
ifáFÏgR
;

2187 
ušt8_t
 
b™Rev”£FÏgR
;

2188 
ušt32_t
 
twidCÛfRModif›r
;

2189 
q31_t
 *
pTwiddËAR—l
;

2190 
q31_t
 *
pTwiddËBR—l
;

2191 cÚ¡ 
¬m_cfá_š¡ªû_q31
 *
pCfá
;

2192 } 
	t¬m_rfá_š¡ªû_q31
;

2194 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2195 
¬m_rfá_š¡ªû_q31
 * 
S
,

2196 
ušt32_t
 
fáL’R—l
,

2197 
ušt32_t
 
ifáFÏgR
,

2198 
ušt32_t
 
b™Rev”£FÏg
);

2200 
¬m_rfá_q31
(

2201 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2202 
q31_t
 * 
pSrc
,

2203 
q31_t
 * 
pD¡
);

2210 
ušt32_t
 
fáL’R—l
;

2211 
ušt16_t
 
fáL’By2
;

2212 
ušt8_t
 
ifáFÏgR
;

2213 
ušt8_t
 
b™Rev”£FÏgR
;

2214 
ušt32_t
 
twidCÛfRModif›r
;

2215 
æßt32_t
 *
pTwiddËAR—l
;

2216 
æßt32_t
 *
pTwiddËBR—l
;

2217 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2218 } 
	t¬m_rfá_š¡ªû_f32
;

2220 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2221 
¬m_rfá_š¡ªû_f32
 * 
S
,

2222 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2223 
ušt32_t
 
fáL’R—l
,

2224 
ušt32_t
 
ifáFÏgR
,

2225 
ušt32_t
 
b™Rev”£FÏg
);

2227 
¬m_rfá_f32
(

2228 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2229 
æßt32_t
 * 
pSrc
,

2230 
æßt32_t
 * 
pD¡
);

2237 
¬m_cfá_š¡ªû_f32
 
Sšt
;

2238 
ušt16_t
 
fáL’RFFT
;

2239 
æßt32_t
 * 
pTwiddËRFFT
;

2240 } 
	t¬m_rfá_ç¡_š¡ªû_f32
 ;

2242 
¬m_¡©us
 
¬m_rfá_ç¡_š™_f32
 (

2243 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2244 
ušt16_t
 
fáL’
);

2246 
¬m_rfá_ç¡_f32
(

2247 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2248 
æßt32_t
 * 
p
, flßt32_ˆ* 
pOut
,

2249 
ušt8_t
 
ifáFÏg
);

2256 
ušt16_t
 
N
;

2257 
ušt16_t
 
Nby2
;

2258 
æßt32_t
 
nÜm®ize
;

2259 
æßt32_t
 *
pTwiddË
;

2260 
æßt32_t
 *
pCosFaùÜ
;

2261 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2262 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2263 } 
	t¬m_dù4_š¡ªû_f32
;

2276 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2277 
¬m_dù4_š¡ªû_f32
 * 
S
,

2278 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2279 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2280 
ušt16_t
 
N
,

2281 
ušt16_t
 
Nby2
,

2282 
æßt32_t
 
nÜm®ize
);

2291 
¬m_dù4_f32
(

2292 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2293 
æßt32_t
 * 
pS‹
,

2294 
æßt32_t
 * 
pIÆšeBufãr
);

2302 
ušt16_t
 
N
;

2303 
ušt16_t
 
Nby2
;

2304 
q31_t
 
nÜm®ize
;

2305 
q31_t
 *
pTwiddË
;

2306 
q31_t
 *
pCosFaùÜ
;

2307 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2308 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2309 } 
	t¬m_dù4_š¡ªû_q31
;

2322 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2323 
¬m_dù4_š¡ªû_q31
 * 
S
,

2324 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2325 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2326 
ušt16_t
 
N
,

2327 
ušt16_t
 
Nby2
,

2328 
q31_t
 
nÜm®ize
);

2337 
¬m_dù4_q31
(

2338 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2339 
q31_t
 * 
pS‹
,

2340 
q31_t
 * 
pIÆšeBufãr
);

2348 
ušt16_t
 
N
;

2349 
ušt16_t
 
Nby2
;

2350 
q15_t
 
nÜm®ize
;

2351 
q15_t
 *
pTwiddË
;

2352 
q15_t
 *
pCosFaùÜ
;

2353 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2354 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2355 } 
	t¬m_dù4_š¡ªû_q15
;

2368 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2369 
¬m_dù4_š¡ªû_q15
 * 
S
,

2370 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2371 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2372 
ušt16_t
 
N
,

2373 
ušt16_t
 
Nby2
,

2374 
q15_t
 
nÜm®ize
);

2383 
¬m_dù4_q15
(

2384 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2385 
q15_t
 * 
pS‹
,

2386 
q15_t
 * 
pIÆšeBufãr
);

2396 
¬m_add_f32
(

2397 
æßt32_t
 * 
pSrcA
,

2398 
æßt32_t
 * 
pSrcB
,

2399 
æßt32_t
 * 
pD¡
,

2400 
ušt32_t
 
blockSize
);

2410 
¬m_add_q7
(

2411 
q7_t
 * 
pSrcA
,

2412 
q7_t
 * 
pSrcB
,

2413 
q7_t
 * 
pD¡
,

2414 
ušt32_t
 
blockSize
);

2424 
¬m_add_q15
(

2425 
q15_t
 * 
pSrcA
,

2426 
q15_t
 * 
pSrcB
,

2427 
q15_t
 * 
pD¡
,

2428 
ušt32_t
 
blockSize
);

2438 
¬m_add_q31
(

2439 
q31_t
 * 
pSrcA
,

2440 
q31_t
 * 
pSrcB
,

2441 
q31_t
 * 
pD¡
,

2442 
ušt32_t
 
blockSize
);

2452 
¬m_sub_f32
(

2453 
æßt32_t
 * 
pSrcA
,

2454 
æßt32_t
 * 
pSrcB
,

2455 
æßt32_t
 * 
pD¡
,

2456 
ušt32_t
 
blockSize
);

2466 
¬m_sub_q7
(

2467 
q7_t
 * 
pSrcA
,

2468 
q7_t
 * 
pSrcB
,

2469 
q7_t
 * 
pD¡
,

2470 
ušt32_t
 
blockSize
);

2480 
¬m_sub_q15
(

2481 
q15_t
 * 
pSrcA
,

2482 
q15_t
 * 
pSrcB
,

2483 
q15_t
 * 
pD¡
,

2484 
ušt32_t
 
blockSize
);

2494 
¬m_sub_q31
(

2495 
q31_t
 * 
pSrcA
,

2496 
q31_t
 * 
pSrcB
,

2497 
q31_t
 * 
pD¡
,

2498 
ušt32_t
 
blockSize
);

2508 
¬m_sÿË_f32
(

2509 
æßt32_t
 * 
pSrc
,

2510 
æßt32_t
 
sÿË
,

2511 
æßt32_t
 * 
pD¡
,

2512 
ušt32_t
 
blockSize
);

2523 
¬m_sÿË_q7
(

2524 
q7_t
 * 
pSrc
,

2525 
q7_t
 
sÿËF¿ù
,

2526 
št8_t
 
shiá
,

2527 
q7_t
 * 
pD¡
,

2528 
ušt32_t
 
blockSize
);

2539 
¬m_sÿË_q15
(

2540 
q15_t
 * 
pSrc
,

2541 
q15_t
 
sÿËF¿ù
,

2542 
št8_t
 
shiá
,

2543 
q15_t
 * 
pD¡
,

2544 
ušt32_t
 
blockSize
);

2555 
¬m_sÿË_q31
(

2556 
q31_t
 * 
pSrc
,

2557 
q31_t
 
sÿËF¿ù
,

2558 
št8_t
 
shiá
,

2559 
q31_t
 * 
pD¡
,

2560 
ušt32_t
 
blockSize
);

2569 
¬m_abs_q7
(

2570 
q7_t
 * 
pSrc
,

2571 
q7_t
 * 
pD¡
,

2572 
ušt32_t
 
blockSize
);

2581 
¬m_abs_f32
(

2582 
æßt32_t
 * 
pSrc
,

2583 
æßt32_t
 * 
pD¡
,

2584 
ušt32_t
 
blockSize
);

2593 
¬m_abs_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 * 
pD¡
,

2596 
ušt32_t
 
blockSize
);

2605 
¬m_abs_q31
(

2606 
q31_t
 * 
pSrc
,

2607 
q31_t
 * 
pD¡
,

2608 
ušt32_t
 
blockSize
);

2618 
¬m_dÙ_´od_f32
(

2619 
æßt32_t
 * 
pSrcA
,

2620 
æßt32_t
 * 
pSrcB
,

2621 
ušt32_t
 
blockSize
,

2622 
æßt32_t
 * 
»suÉ
);

2632 
¬m_dÙ_´od_q7
(

2633 
q7_t
 * 
pSrcA
,

2634 
q7_t
 * 
pSrcB
,

2635 
ušt32_t
 
blockSize
,

2636 
q31_t
 * 
»suÉ
);

2646 
¬m_dÙ_´od_q15
(

2647 
q15_t
 * 
pSrcA
,

2648 
q15_t
 * 
pSrcB
,

2649 
ušt32_t
 
blockSize
,

2650 
q63_t
 * 
»suÉ
);

2660 
¬m_dÙ_´od_q31
(

2661 
q31_t
 * 
pSrcA
,

2662 
q31_t
 * 
pSrcB
,

2663 
ušt32_t
 
blockSize
,

2664 
q63_t
 * 
»suÉ
);

2674 
¬m_shiá_q7
(

2675 
q7_t
 * 
pSrc
,

2676 
št8_t
 
shiáB™s
,

2677 
q7_t
 * 
pD¡
,

2678 
ušt32_t
 
blockSize
);

2688 
¬m_shiá_q15
(

2689 
q15_t
 * 
pSrc
,

2690 
št8_t
 
shiáB™s
,

2691 
q15_t
 * 
pD¡
,

2692 
ušt32_t
 
blockSize
);

2702 
¬m_shiá_q31
(

2703 
q31_t
 * 
pSrc
,

2704 
št8_t
 
shiáB™s
,

2705 
q31_t
 * 
pD¡
,

2706 
ušt32_t
 
blockSize
);

2716 
¬m_off£t_f32
(

2717 
æßt32_t
 * 
pSrc
,

2718 
æßt32_t
 
off£t
,

2719 
æßt32_t
 * 
pD¡
,

2720 
ušt32_t
 
blockSize
);

2730 
¬m_off£t_q7
(

2731 
q7_t
 * 
pSrc
,

2732 
q7_t
 
off£t
,

2733 
q7_t
 * 
pD¡
,

2734 
ušt32_t
 
blockSize
);

2744 
¬m_off£t_q15
(

2745 
q15_t
 * 
pSrc
,

2746 
q15_t
 
off£t
,

2747 
q15_t
 * 
pD¡
,

2748 
ušt32_t
 
blockSize
);

2758 
¬m_off£t_q31
(

2759 
q31_t
 * 
pSrc
,

2760 
q31_t
 
off£t
,

2761 
q31_t
 * 
pD¡
,

2762 
ušt32_t
 
blockSize
);

2771 
¬m_Ãg©e_f32
(

2772 
æßt32_t
 * 
pSrc
,

2773 
æßt32_t
 * 
pD¡
,

2774 
ušt32_t
 
blockSize
);

2783 
¬m_Ãg©e_q7
(

2784 
q7_t
 * 
pSrc
,

2785 
q7_t
 * 
pD¡
,

2786 
ušt32_t
 
blockSize
);

2795 
¬m_Ãg©e_q15
(

2796 
q15_t
 * 
pSrc
,

2797 
q15_t
 * 
pD¡
,

2798 
ušt32_t
 
blockSize
);

2807 
¬m_Ãg©e_q31
(

2808 
q31_t
 * 
pSrc
,

2809 
q31_t
 * 
pD¡
,

2810 
ušt32_t
 
blockSize
);

2819 
¬m_cÝy_f32
(

2820 
æßt32_t
 * 
pSrc
,

2821 
æßt32_t
 * 
pD¡
,

2822 
ušt32_t
 
blockSize
);

2831 
¬m_cÝy_q7
(

2832 
q7_t
 * 
pSrc
,

2833 
q7_t
 * 
pD¡
,

2834 
ušt32_t
 
blockSize
);

2843 
¬m_cÝy_q15
(

2844 
q15_t
 * 
pSrc
,

2845 
q15_t
 * 
pD¡
,

2846 
ušt32_t
 
blockSize
);

2855 
¬m_cÝy_q31
(

2856 
q31_t
 * 
pSrc
,

2857 
q31_t
 * 
pD¡
,

2858 
ušt32_t
 
blockSize
);

2867 
¬m_fžl_f32
(

2868 
æßt32_t
 
v®ue
,

2869 
æßt32_t
 * 
pD¡
,

2870 
ušt32_t
 
blockSize
);

2879 
¬m_fžl_q7
(

2880 
q7_t
 
v®ue
,

2881 
q7_t
 * 
pD¡
,

2882 
ušt32_t
 
blockSize
);

2891 
¬m_fžl_q15
(

2892 
q15_t
 
v®ue
,

2893 
q15_t
 * 
pD¡
,

2894 
ušt32_t
 
blockSize
);

2903 
¬m_fžl_q31
(

2904 
q31_t
 
v®ue
,

2905 
q31_t
 * 
pD¡
,

2906 
ušt32_t
 
blockSize
);

2917 
¬m_cÚv_f32
(

2918 
æßt32_t
 * 
pSrcA
,

2919 
ušt32_t
 
¤cAL’
,

2920 
æßt32_t
 * 
pSrcB
,

2921 
ušt32_t
 
¤cBL’
,

2922 
æßt32_t
 * 
pD¡
);

2935 
¬m_cÚv_Ýt_q15
(

2936 
q15_t
 * 
pSrcA
,

2937 
ušt32_t
 
¤cAL’
,

2938 
q15_t
 * 
pSrcB
,

2939 
ušt32_t
 
¤cBL’
,

2940 
q15_t
 * 
pD¡
,

2941 
q15_t
 * 
pSü©ch1
,

2942 
q15_t
 * 
pSü©ch2
);

2953 
¬m_cÚv_q15
(

2954 
q15_t
 * 
pSrcA
,

2955 
ušt32_t
 
¤cAL’
,

2956 
q15_t
 * 
pSrcB
,

2957 
ušt32_t
 
¤cBL’
,

2958 
q15_t
 * 
pD¡
);

2969 
¬m_cÚv_ç¡_q15
(

2970 
q15_t
 * 
pSrcA
,

2971 
ušt32_t
 
¤cAL’
,

2972 
q15_t
 * 
pSrcB
,

2973 
ušt32_t
 
¤cBL’
,

2974 
q15_t
 * 
pD¡
);

2987 
¬m_cÚv_ç¡_Ýt_q15
(

2988 
q15_t
 * 
pSrcA
,

2989 
ušt32_t
 
¤cAL’
,

2990 
q15_t
 * 
pSrcB
,

2991 
ušt32_t
 
¤cBL’
,

2992 
q15_t
 * 
pD¡
,

2993 
q15_t
 * 
pSü©ch1
,

2994 
q15_t
 * 
pSü©ch2
);

3005 
¬m_cÚv_q31
(

3006 
q31_t
 * 
pSrcA
,

3007 
ušt32_t
 
¤cAL’
,

3008 
q31_t
 * 
pSrcB
,

3009 
ušt32_t
 
¤cBL’
,

3010 
q31_t
 * 
pD¡
);

3021 
¬m_cÚv_ç¡_q31
(

3022 
q31_t
 * 
pSrcA
,

3023 
ušt32_t
 
¤cAL’
,

3024 
q31_t
 * 
pSrcB
,

3025 
ušt32_t
 
¤cBL’
,

3026 
q31_t
 * 
pD¡
);

3039 
¬m_cÚv_Ýt_q7
(

3040 
q7_t
 * 
pSrcA
,

3041 
ušt32_t
 
¤cAL’
,

3042 
q7_t
 * 
pSrcB
,

3043 
ušt32_t
 
¤cBL’
,

3044 
q7_t
 * 
pD¡
,

3045 
q15_t
 * 
pSü©ch1
,

3046 
q15_t
 * 
pSü©ch2
);

3057 
¬m_cÚv_q7
(

3058 
q7_t
 * 
pSrcA
,

3059 
ušt32_t
 
¤cAL’
,

3060 
q7_t
 * 
pSrcB
,

3061 
ušt32_t
 
¤cBL’
,

3062 
q7_t
 * 
pD¡
);

3076 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3077 
æßt32_t
 * 
pSrcA
,

3078 
ušt32_t
 
¤cAL’
,

3079 
æßt32_t
 * 
pSrcB
,

3080 
ušt32_t
 
¤cBL’
,

3081 
æßt32_t
 * 
pD¡
,

3082 
ušt32_t
 
fœ¡Index
,

3083 
ušt32_t
 
numPošts
);

3099 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q15
(

3100 
q15_t
 * 
pSrcA
,

3101 
ušt32_t
 
¤cAL’
,

3102 
q15_t
 * 
pSrcB
,

3103 
ušt32_t
 
¤cBL’
,

3104 
q15_t
 * 
pD¡
,

3105 
ušt32_t
 
fœ¡Index
,

3106 
ušt32_t
 
numPošts
,

3107 
q15_t
 * 
pSü©ch1
,

3108 
q15_t
 * 
pSü©ch2
);

3122 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3123 
q15_t
 * 
pSrcA
,

3124 
ušt32_t
 
¤cAL’
,

3125 
q15_t
 * 
pSrcB
,

3126 
ušt32_t
 
¤cBL’
,

3127 
q15_t
 * 
pD¡
,

3128 
ušt32_t
 
fœ¡Index
,

3129 
ušt32_t
 
numPošts
);

3143 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3144 
q15_t
 * 
pSrcA
,

3145 
ušt32_t
 
¤cAL’
,

3146 
q15_t
 * 
pSrcB
,

3147 
ušt32_t
 
¤cBL’
,

3148 
q15_t
 * 
pD¡
,

3149 
ušt32_t
 
fœ¡Index
,

3150 
ušt32_t
 
numPošts
);

3166 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_Ýt_q15
(

3167 
q15_t
 * 
pSrcA
,

3168 
ušt32_t
 
¤cAL’
,

3169 
q15_t
 * 
pSrcB
,

3170 
ušt32_t
 
¤cBL’
,

3171 
q15_t
 * 
pD¡
,

3172 
ušt32_t
 
fœ¡Index
,

3173 
ušt32_t
 
numPošts
,

3174 
q15_t
 * 
pSü©ch1
,

3175 
q15_t
 * 
pSü©ch2
);

3189 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3190 
q31_t
 * 
pSrcA
,

3191 
ušt32_t
 
¤cAL’
,

3192 
q31_t
 * 
pSrcB
,

3193 
ušt32_t
 
¤cBL’
,

3194 
q31_t
 * 
pD¡
,

3195 
ušt32_t
 
fœ¡Index
,

3196 
ušt32_t
 
numPošts
);

3210 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3211 
q31_t
 * 
pSrcA
,

3212 
ušt32_t
 
¤cAL’
,

3213 
q31_t
 * 
pSrcB
,

3214 
ušt32_t
 
¤cBL’
,

3215 
q31_t
 * 
pD¡
,

3216 
ušt32_t
 
fœ¡Index
,

3217 
ušt32_t
 
numPošts
);

3233 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q7
(

3234 
q7_t
 * 
pSrcA
,

3235 
ušt32_t
 
¤cAL’
,

3236 
q7_t
 * 
pSrcB
,

3237 
ušt32_t
 
¤cBL’
,

3238 
q7_t
 * 
pD¡
,

3239 
ušt32_t
 
fœ¡Index
,

3240 
ušt32_t
 
numPošts
,

3241 
q15_t
 * 
pSü©ch1
,

3242 
q15_t
 * 
pSü©ch2
);

3256 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3257 
q7_t
 * 
pSrcA
,

3258 
ušt32_t
 
¤cAL’
,

3259 
q7_t
 * 
pSrcB
,

3260 
ušt32_t
 
¤cBL’
,

3261 
q7_t
 * 
pD¡
,

3262 
ušt32_t
 
fœ¡Index
,

3263 
ušt32_t
 
numPošts
);

3271 
ušt8_t
 
M
;

3272 
ušt16_t
 
numT­s
;

3273 
q15_t
 *
pCÛffs
;

3274 
q15_t
 *
pS‹
;

3275 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3282 
ušt8_t
 
M
;

3283 
ušt16_t
 
numT­s
;

3284 
q31_t
 *
pCÛffs
;

3285 
q31_t
 *
pS‹
;

3286 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3293 
ušt8_t
 
M
;

3294 
ušt16_t
 
numT­s
;

3295 
æßt32_t
 *
pCÛffs
;

3296 
æßt32_t
 *
pS‹
;

3297 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3307 
¬m_fœ_decim©e_f32
(

3308 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3309 
æßt32_t
 * 
pSrc
,

3310 
æßt32_t
 * 
pD¡
,

3311 
ušt32_t
 
blockSize
);

3325 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3326 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3327 
ušt16_t
 
numT­s
,

3328 
ušt8_t
 
M
,

3329 
æßt32_t
 * 
pCÛffs
,

3330 
æßt32_t
 * 
pS‹
,

3331 
ušt32_t
 
blockSize
);

3341 
¬m_fœ_decim©e_q15
(

3342 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3343 
q15_t
 * 
pSrc
,

3344 
q15_t
 * 
pD¡
,

3345 
ušt32_t
 
blockSize
);

3355 
¬m_fœ_decim©e_ç¡_q15
(

3356 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3357 
q15_t
 * 
pSrc
,

3358 
q15_t
 * 
pD¡
,

3359 
ušt32_t
 
blockSize
);

3373 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3374 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3375 
ušt16_t
 
numT­s
,

3376 
ušt8_t
 
M
,

3377 
q15_t
 * 
pCÛffs
,

3378 
q15_t
 * 
pS‹
,

3379 
ušt32_t
 
blockSize
);

3389 
¬m_fœ_decim©e_q31
(

3390 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3391 
q31_t
 * 
pSrc
,

3392 
q31_t
 * 
pD¡
,

3393 
ušt32_t
 
blockSize
);

3402 
¬m_fœ_decim©e_ç¡_q31
(

3403 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3404 
q31_t
 * 
pSrc
,

3405 
q31_t
 * 
pD¡
,

3406 
ušt32_t
 
blockSize
);

3420 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3421 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3422 
ušt16_t
 
numT­s
,

3423 
ušt8_t
 
M
,

3424 
q31_t
 * 
pCÛffs
,

3425 
q31_t
 * 
pS‹
,

3426 
ušt32_t
 
blockSize
);

3434 
ušt8_t
 
L
;

3435 
ušt16_t
 
pha£L’gth
;

3436 
q15_t
 *
pCÛffs
;

3437 
q15_t
 *
pS‹
;

3438 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q15
;

3445 
ušt8_t
 
L
;

3446 
ušt16_t
 
pha£L’gth
;

3447 
q31_t
 *
pCÛffs
;

3448 
q31_t
 *
pS‹
;

3449 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q31
;

3456 
ušt8_t
 
L
;

3457 
ušt16_t
 
pha£L’gth
;

3458 
æßt32_t
 *
pCÛffs
;

3459 
æßt32_t
 *
pS‹
;

3460 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_f32
;

3470 
¬m_fœ_š‹½Þ©e_q15
(

3471 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3472 
q15_t
 * 
pSrc
,

3473 
q15_t
 * 
pD¡
,

3474 
ušt32_t
 
blockSize
);

3488 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q15
(

3489 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3490 
ušt8_t
 
L
,

3491 
ušt16_t
 
numT­s
,

3492 
q15_t
 * 
pCÛffs
,

3493 
q15_t
 * 
pS‹
,

3494 
ušt32_t
 
blockSize
);

3504 
¬m_fœ_š‹½Þ©e_q31
(

3505 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3506 
q31_t
 * 
pSrc
,

3507 
q31_t
 * 
pD¡
,

3508 
ušt32_t
 
blockSize
);

3522 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q31
(

3523 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3524 
ušt8_t
 
L
,

3525 
ušt16_t
 
numT­s
,

3526 
q31_t
 * 
pCÛffs
,

3527 
q31_t
 * 
pS‹
,

3528 
ušt32_t
 
blockSize
);

3538 
¬m_fœ_š‹½Þ©e_f32
(

3539 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3540 
æßt32_t
 * 
pSrc
,

3541 
æßt32_t
 * 
pD¡
,

3542 
ušt32_t
 
blockSize
);

3556 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_f32
(

3557 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3558 
ušt8_t
 
L
,

3559 
ušt16_t
 
numT­s
,

3560 
æßt32_t
 * 
pCÛffs
,

3561 
æßt32_t
 * 
pS‹
,

3562 
ušt32_t
 
blockSize
);

3570 
ušt8_t
 
numSges
;

3571 
q63_t
 *
pS‹
;

3572 
q31_t
 *
pCÛffs
;

3573 
ušt8_t
 
po¡Shiá
;

3574 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3583 
¬m_biquad_ÿs_df1_32x64_q31
(

3584 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3585 
q31_t
 * 
pSrc
,

3586 
q31_t
 * 
pD¡
,

3587 
ušt32_t
 
blockSize
);

3597 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3598 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3599 
ušt8_t
 
numSges
,

3600 
q31_t
 * 
pCÛffs
,

3601 
q63_t
 * 
pS‹
,

3602 
ušt8_t
 
po¡Shiá
);

3610 
ušt8_t
 
numSges
;

3611 
æßt32_t
 *
pS‹
;

3612 
æßt32_t
 *
pCÛffs
;

3613 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3620 
ušt8_t
 
numSges
;

3621 
æßt32_t
 *
pS‹
;

3622 
æßt32_t
 *
pCÛffs
;

3623 } 
	t¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
;

3630 
ušt8_t
 
numSges
;

3631 
æßt64_t
 *
pS‹
;

3632 
æßt64_t
 *
pCÛffs
;

3633 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
;

3643 
¬m_biquad_ÿsÿde_df2T_f32
(

3644 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3645 
æßt32_t
 * 
pSrc
,

3646 
æßt32_t
 * 
pD¡
,

3647 
ušt32_t
 
blockSize
);

3657 
¬m_biquad_ÿsÿde_¡”eo_df2T_f32
(

3658 cÚ¡ 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3659 
æßt32_t
 * 
pSrc
,

3660 
æßt32_t
 * 
pD¡
,

3661 
ušt32_t
 
blockSize
);

3671 
¬m_biquad_ÿsÿde_df2T_f64
(

3672 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3673 
æßt64_t
 * 
pSrc
,

3674 
æßt64_t
 * 
pD¡
,

3675 
ušt32_t
 
blockSize
);

3685 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3686 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3687 
ušt8_t
 
numSges
,

3688 
æßt32_t
 * 
pCÛffs
,

3689 
æßt32_t
 * 
pS‹
);

3699 
¬m_biquad_ÿsÿde_¡”eo_df2T_š™_f32
(

3700 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3701 
ušt8_t
 
numSges
,

3702 
æßt32_t
 * 
pCÛffs
,

3703 
æßt32_t
 * 
pS‹
);

3713 
¬m_biquad_ÿsÿde_df2T_š™_f64
(

3714 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3715 
ušt8_t
 
numSges
,

3716 
æßt64_t
 * 
pCÛffs
,

3717 
æßt64_t
 * 
pS‹
);

3725 
ušt16_t
 
numSges
;

3726 
q15_t
 *
pS‹
;

3727 
q15_t
 *
pCÛffs
;

3728 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3735 
ušt16_t
 
numSges
;

3736 
q31_t
 *
pS‹
;

3737 
q31_t
 *
pCÛffs
;

3738 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3745 
ušt16_t
 
numSges
;

3746 
æßt32_t
 *
pS‹
;

3747 
æßt32_t
 *
pCÛffs
;

3748 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3758 
¬m_fœ_Ï‰iû_š™_q15
(

3759 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3760 
ušt16_t
 
numSges
,

3761 
q15_t
 * 
pCÛffs
,

3762 
q15_t
 * 
pS‹
);

3772 
¬m_fœ_Ï‰iû_q15
(

3773 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3774 
q15_t
 * 
pSrc
,

3775 
q15_t
 * 
pD¡
,

3776 
ušt32_t
 
blockSize
);

3786 
¬m_fœ_Ï‰iû_š™_q31
(

3787 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3788 
ušt16_t
 
numSges
,

3789 
q31_t
 * 
pCÛffs
,

3790 
q31_t
 * 
pS‹
);

3800 
¬m_fœ_Ï‰iû_q31
(

3801 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3802 
q31_t
 * 
pSrc
,

3803 
q31_t
 * 
pD¡
,

3804 
ušt32_t
 
blockSize
);

3814 
¬m_fœ_Ï‰iû_š™_f32
(

3815 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3816 
ušt16_t
 
numSges
,

3817 
æßt32_t
 * 
pCÛffs
,

3818 
æßt32_t
 * 
pS‹
);

3828 
¬m_fœ_Ï‰iû_f32
(

3829 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3830 
æßt32_t
 * 
pSrc
,

3831 
æßt32_t
 * 
pD¡
,

3832 
ušt32_t
 
blockSize
);

3840 
ušt16_t
 
numSges
;

3841 
q15_t
 *
pS‹
;

3842 
q15_t
 *
pkCÛffs
;

3843 
q15_t
 *
pvCÛffs
;

3844 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3851 
ušt16_t
 
numSges
;

3852 
q31_t
 *
pS‹
;

3853 
q31_t
 *
pkCÛffs
;

3854 
q31_t
 *
pvCÛffs
;

3855 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3862 
ušt16_t
 
numSges
;

3863 
æßt32_t
 *
pS‹
;

3864 
æßt32_t
 *
pkCÛffs
;

3865 
æßt32_t
 *
pvCÛffs
;

3866 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3876 
¬m_iœ_Ï‰iû_f32
(

3877 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3878 
æßt32_t
 * 
pSrc
,

3879 
æßt32_t
 * 
pD¡
,

3880 
ušt32_t
 
blockSize
);

3892 
¬m_iœ_Ï‰iû_š™_f32
(

3893 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3894 
ušt16_t
 
numSges
,

3895 
æßt32_t
 * 
pkCÛffs
,

3896 
æßt32_t
 * 
pvCÛffs
,

3897 
æßt32_t
 * 
pS‹
,

3898 
ušt32_t
 
blockSize
);

3908 
¬m_iœ_Ï‰iû_q31
(

3909 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3910 
q31_t
 * 
pSrc
,

3911 
q31_t
 * 
pD¡
,

3912 
ušt32_t
 
blockSize
);

3924 
¬m_iœ_Ï‰iû_š™_q31
(

3925 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3926 
ušt16_t
 
numSges
,

3927 
q31_t
 * 
pkCÛffs
,

3928 
q31_t
 * 
pvCÛffs
,

3929 
q31_t
 * 
pS‹
,

3930 
ušt32_t
 
blockSize
);

3940 
¬m_iœ_Ï‰iû_q15
(

3941 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3942 
q15_t
 * 
pSrc
,

3943 
q15_t
 * 
pD¡
,

3944 
ušt32_t
 
blockSize
);

3956 
¬m_iœ_Ï‰iû_š™_q15
(

3957 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3958 
ušt16_t
 
numSges
,

3959 
q15_t
 * 
pkCÛffs
,

3960 
q15_t
 * 
pvCÛffs
,

3961 
q15_t
 * 
pS‹
,

3962 
ušt32_t
 
blockSize
);

3970 
ušt16_t
 
numT­s
;

3971 
æßt32_t
 *
pS‹
;

3972 
æßt32_t
 *
pCÛffs
;

3973 
æßt32_t
 
mu
;

3974 } 
	t¬m_lms_š¡ªû_f32
;

3986 
¬m_lms_f32
(

3987 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3988 
æßt32_t
 * 
pSrc
,

3989 
æßt32_t
 * 
pRef
,

3990 
æßt32_t
 * 
pOut
,

3991 
æßt32_t
 * 
pE¼
,

3992 
ušt32_t
 
blockSize
);

4004 
¬m_lms_š™_f32
(

4005 
¬m_lms_š¡ªû_f32
 * 
S
,

4006 
ušt16_t
 
numT­s
,

4007 
æßt32_t
 * 
pCÛffs
,

4008 
æßt32_t
 * 
pS‹
,

4009 
æßt32_t
 
mu
,

4010 
ušt32_t
 
blockSize
);

4018 
ušt16_t
 
numT­s
;

4019 
q15_t
 *
pS‹
;

4020 
q15_t
 *
pCÛffs
;

4021 
q15_t
 
mu
;

4022 
ušt32_t
 
po¡Shiá
;

4023 } 
	t¬m_lms_š¡ªû_q15
;

4036 
¬m_lms_š™_q15
(

4037 
¬m_lms_š¡ªû_q15
 * 
S
,

4038 
ušt16_t
 
numT­s
,

4039 
q15_t
 * 
pCÛffs
,

4040 
q15_t
 * 
pS‹
,

4041 
q15_t
 
mu
,

4042 
ušt32_t
 
blockSize
,

4043 
ušt32_t
 
po¡Shiá
);

4055 
¬m_lms_q15
(

4056 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

4057 
q15_t
 * 
pSrc
,

4058 
q15_t
 * 
pRef
,

4059 
q15_t
 * 
pOut
,

4060 
q15_t
 * 
pE¼
,

4061 
ušt32_t
 
blockSize
);

4069 
ušt16_t
 
numT­s
;

4070 
q31_t
 *
pS‹
;

4071 
q31_t
 *
pCÛffs
;

4072 
q31_t
 
mu
;

4073 
ušt32_t
 
po¡Shiá
;

4074 } 
	t¬m_lms_š¡ªû_q31
;

4086 
¬m_lms_q31
(

4087 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4088 
q31_t
 * 
pSrc
,

4089 
q31_t
 * 
pRef
,

4090 
q31_t
 * 
pOut
,

4091 
q31_t
 * 
pE¼
,

4092 
ušt32_t
 
blockSize
);

4105 
¬m_lms_š™_q31
(

4106 
¬m_lms_š¡ªû_q31
 * 
S
,

4107 
ušt16_t
 
numT­s
,

4108 
q31_t
 * 
pCÛffs
,

4109 
q31_t
 * 
pS‹
,

4110 
q31_t
 
mu
,

4111 
ušt32_t
 
blockSize
,

4112 
ušt32_t
 
po¡Shiá
);

4120 
ušt16_t
 
numT­s
;

4121 
æßt32_t
 *
pS‹
;

4122 
æßt32_t
 *
pCÛffs
;

4123 
æßt32_t
 
mu
;

4124 
æßt32_t
 
’”gy
;

4125 
æßt32_t
 
x0
;

4126 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4138 
¬m_lms_nÜm_f32
(

4139 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4140 
æßt32_t
 * 
pSrc
,

4141 
æßt32_t
 * 
pRef
,

4142 
æßt32_t
 * 
pOut
,

4143 
æßt32_t
 * 
pE¼
,

4144 
ušt32_t
 
blockSize
);

4156 
¬m_lms_nÜm_š™_f32
(

4157 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4158 
ušt16_t
 
numT­s
,

4159 
æßt32_t
 * 
pCÛffs
,

4160 
æßt32_t
 * 
pS‹
,

4161 
æßt32_t
 
mu
,

4162 
ušt32_t
 
blockSize
);

4170 
ušt16_t
 
numT­s
;

4171 
q31_t
 *
pS‹
;

4172 
q31_t
 *
pCÛffs
;

4173 
q31_t
 
mu
;

4174 
ušt8_t
 
po¡Shiá
;

4175 
q31_t
 *
»cTabË
;

4176 
q31_t
 
’”gy
;

4177 
q31_t
 
x0
;

4178 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4190 
¬m_lms_nÜm_q31
(

4191 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4192 
q31_t
 * 
pSrc
,

4193 
q31_t
 * 
pRef
,

4194 
q31_t
 * 
pOut
,

4195 
q31_t
 * 
pE¼
,

4196 
ušt32_t
 
blockSize
);

4209 
¬m_lms_nÜm_š™_q31
(

4210 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4211 
ušt16_t
 
numT­s
,

4212 
q31_t
 * 
pCÛffs
,

4213 
q31_t
 * 
pS‹
,

4214 
q31_t
 
mu
,

4215 
ušt32_t
 
blockSize
,

4216 
ušt8_t
 
po¡Shiá
);

4224 
ušt16_t
 
numT­s
;

4225 
q15_t
 *
pS‹
;

4226 
q15_t
 *
pCÛffs
;

4227 
q15_t
 
mu
;

4228 
ušt8_t
 
po¡Shiá
;

4229 
q15_t
 *
»cTabË
;

4230 
q15_t
 
’”gy
;

4231 
q15_t
 
x0
;

4232 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4244 
¬m_lms_nÜm_q15
(

4245 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4246 
q15_t
 * 
pSrc
,

4247 
q15_t
 * 
pRef
,

4248 
q15_t
 * 
pOut
,

4249 
q15_t
 * 
pE¼
,

4250 
ušt32_t
 
blockSize
);

4263 
¬m_lms_nÜm_š™_q15
(

4264 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4265 
ušt16_t
 
numT­s
,

4266 
q15_t
 * 
pCÛffs
,

4267 
q15_t
 * 
pS‹
,

4268 
q15_t
 
mu
,

4269 
ušt32_t
 
blockSize
,

4270 
ušt8_t
 
po¡Shiá
);

4281 
¬m_cÜ»Ï‹_f32
(

4282 
æßt32_t
 * 
pSrcA
,

4283 
ušt32_t
 
¤cAL’
,

4284 
æßt32_t
 * 
pSrcB
,

4285 
ušt32_t
 
¤cBL’
,

4286 
æßt32_t
 * 
pD¡
);

4298 
¬m_cÜ»Ï‹_Ýt_q15
(

4299 
q15_t
 * 
pSrcA
,

4300 
ušt32_t
 
¤cAL’
,

4301 
q15_t
 * 
pSrcB
,

4302 
ušt32_t
 
¤cBL’
,

4303 
q15_t
 * 
pD¡
,

4304 
q15_t
 * 
pSü©ch
);

4316 
¬m_cÜ»Ï‹_q15
(

4317 
q15_t
 * 
pSrcA
,

4318 
ušt32_t
 
¤cAL’
,

4319 
q15_t
 * 
pSrcB
,

4320 
ušt32_t
 
¤cBL’
,

4321 
q15_t
 * 
pD¡
);

4333 
¬m_cÜ»Ï‹_ç¡_q15
(

4334 
q15_t
 * 
pSrcA
,

4335 
ušt32_t
 
¤cAL’
,

4336 
q15_t
 * 
pSrcB
,

4337 
ušt32_t
 
¤cBL’
,

4338 
q15_t
 * 
pD¡
);

4350 
¬m_cÜ»Ï‹_ç¡_Ýt_q15
(

4351 
q15_t
 * 
pSrcA
,

4352 
ušt32_t
 
¤cAL’
,

4353 
q15_t
 * 
pSrcB
,

4354 
ušt32_t
 
¤cBL’
,

4355 
q15_t
 * 
pD¡
,

4356 
q15_t
 * 
pSü©ch
);

4367 
¬m_cÜ»Ï‹_q31
(

4368 
q31_t
 * 
pSrcA
,

4369 
ušt32_t
 
¤cAL’
,

4370 
q31_t
 * 
pSrcB
,

4371 
ušt32_t
 
¤cBL’
,

4372 
q31_t
 * 
pD¡
);

4383 
¬m_cÜ»Ï‹_ç¡_q31
(

4384 
q31_t
 * 
pSrcA
,

4385 
ušt32_t
 
¤cAL’
,

4386 
q31_t
 * 
pSrcB
,

4387 
ušt32_t
 
¤cBL’
,

4388 
q31_t
 * 
pD¡
);

4401 
¬m_cÜ»Ï‹_Ýt_q7
(

4402 
q7_t
 * 
pSrcA
,

4403 
ušt32_t
 
¤cAL’
,

4404 
q7_t
 * 
pSrcB
,

4405 
ušt32_t
 
¤cBL’
,

4406 
q7_t
 * 
pD¡
,

4407 
q15_t
 * 
pSü©ch1
,

4408 
q15_t
 * 
pSü©ch2
);

4419 
¬m_cÜ»Ï‹_q7
(

4420 
q7_t
 * 
pSrcA
,

4421 
ušt32_t
 
¤cAL’
,

4422 
q7_t
 * 
pSrcB
,

4423 
ušt32_t
 
¤cBL’
,

4424 
q7_t
 * 
pD¡
);

4432 
ušt16_t
 
numT­s
;

4433 
ušt16_t
 
¡©eIndex
;

4434 
æßt32_t
 *
pS‹
;

4435 
æßt32_t
 *
pCÛffs
;

4436 
ušt16_t
 
maxD–ay
;

4437 
št32_t
 *
pT­D–ay
;

4438 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4445 
ušt16_t
 
numT­s
;

4446 
ušt16_t
 
¡©eIndex
;

4447 
q31_t
 *
pS‹
;

4448 
q31_t
 *
pCÛffs
;

4449 
ušt16_t
 
maxD–ay
;

4450 
št32_t
 *
pT­D–ay
;

4451 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4458 
ušt16_t
 
numT­s
;

4459 
ušt16_t
 
¡©eIndex
;

4460 
q15_t
 *
pS‹
;

4461 
q15_t
 *
pCÛffs
;

4462 
ušt16_t
 
maxD–ay
;

4463 
št32_t
 *
pT­D–ay
;

4464 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4471 
ušt16_t
 
numT­s
;

4472 
ušt16_t
 
¡©eIndex
;

4473 
q7_t
 *
pS‹
;

4474 
q7_t
 *
pCÛffs
;

4475 
ušt16_t
 
maxD–ay
;

4476 
št32_t
 *
pT­D–ay
;

4477 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4488 
¬m_fœ_¥¬£_f32
(

4489 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4490 
æßt32_t
 * 
pSrc
,

4491 
æßt32_t
 * 
pD¡
,

4492 
æßt32_t
 * 
pSü©chIn
,

4493 
ušt32_t
 
blockSize
);

4506 
¬m_fœ_¥¬£_š™_f32
(

4507 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4508 
ušt16_t
 
numT­s
,

4509 
æßt32_t
 * 
pCÛffs
,

4510 
æßt32_t
 * 
pS‹
,

4511 
št32_t
 * 
pT­D–ay
,

4512 
ušt16_t
 
maxD–ay
,

4513 
ušt32_t
 
blockSize
);

4524 
¬m_fœ_¥¬£_q31
(

4525 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4526 
q31_t
 * 
pSrc
,

4527 
q31_t
 * 
pD¡
,

4528 
q31_t
 * 
pSü©chIn
,

4529 
ušt32_t
 
blockSize
);

4542 
¬m_fœ_¥¬£_š™_q31
(

4543 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4544 
ušt16_t
 
numT­s
,

4545 
q31_t
 * 
pCÛffs
,

4546 
q31_t
 * 
pS‹
,

4547 
št32_t
 * 
pT­D–ay
,

4548 
ušt16_t
 
maxD–ay
,

4549 
ušt32_t
 
blockSize
);

4561 
¬m_fœ_¥¬£_q15
(

4562 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4563 
q15_t
 * 
pSrc
,

4564 
q15_t
 * 
pD¡
,

4565 
q15_t
 * 
pSü©chIn
,

4566 
q31_t
 * 
pSü©chOut
,

4567 
ušt32_t
 
blockSize
);

4580 
¬m_fœ_¥¬£_š™_q15
(

4581 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4582 
ušt16_t
 
numT­s
,

4583 
q15_t
 * 
pCÛffs
,

4584 
q15_t
 * 
pS‹
,

4585 
št32_t
 * 
pT­D–ay
,

4586 
ušt16_t
 
maxD–ay
,

4587 
ušt32_t
 
blockSize
);

4599 
¬m_fœ_¥¬£_q7
(

4600 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4601 
q7_t
 * 
pSrc
,

4602 
q7_t
 * 
pD¡
,

4603 
q7_t
 * 
pSü©chIn
,

4604 
q31_t
 * 
pSü©chOut
,

4605 
ušt32_t
 
blockSize
);

4618 
¬m_fœ_¥¬£_š™_q7
(

4619 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4620 
ušt16_t
 
numT­s
,

4621 
q7_t
 * 
pCÛffs
,

4622 
q7_t
 * 
pS‹
,

4623 
št32_t
 * 
pT­D–ay
,

4624 
ušt16_t
 
maxD–ay
,

4625 
ušt32_t
 
blockSize
);

4634 
¬m_sš_cos_f32
(

4635 
æßt32_t
 
th‘a
,

4636 
æßt32_t
 * 
pSšV®
,

4637 
æßt32_t
 * 
pCosV®
);

4646 
¬m_sš_cos_q31
(

4647 
q31_t
 
th‘a
,

4648 
q31_t
 * 
pSšV®
,

4649 
q31_t
 * 
pCosV®
);

4658 
¬m_cm¶x_cÚj_f32
(

4659 
æßt32_t
 * 
pSrc
,

4660 
æßt32_t
 * 
pD¡
,

4661 
ušt32_t
 
numSam¶es
);

4669 
¬m_cm¶x_cÚj_q31
(

4670 
q31_t
 * 
pSrc
,

4671 
q31_t
 * 
pD¡
,

4672 
ušt32_t
 
numSam¶es
);

4681 
¬m_cm¶x_cÚj_q15
(

4682 
q15_t
 * 
pSrc
,

4683 
q15_t
 * 
pD¡
,

4684 
ušt32_t
 
numSam¶es
);

4693 
¬m_cm¶x_mag_squ¬ed_f32
(

4694 
æßt32_t
 * 
pSrc
,

4695 
æßt32_t
 * 
pD¡
,

4696 
ušt32_t
 
numSam¶es
);

4705 
¬m_cm¶x_mag_squ¬ed_q31
(

4706 
q31_t
 * 
pSrc
,

4707 
q31_t
 * 
pD¡
,

4708 
ušt32_t
 
numSam¶es
);

4717 
¬m_cm¶x_mag_squ¬ed_q15
(

4718 
q15_t
 * 
pSrc
,

4719 
q15_t
 * 
pD¡
,

4720 
ušt32_t
 
numSam¶es
);

4795 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4796 
¬m_pid_š¡ªû_f32
 * 
S
,

4797 
æßt32_t
 
š
)

4799 
æßt32_t
 
out
;

4802 
out
 = (
S
->
A0
 * 
š
) +

4803 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4806 
S
->
¡©e
[1] = S->state[0];

4807 
S
->
¡©e
[0] = 
š
;

4808 
S
->
¡©e
[2] = 
out
;

4811  (
out
);

4829 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4830 
¬m_pid_š¡ªû_q31
 * 
S
,

4831 
q31_t
 
š
)

4833 
q63_t
 
acc
;

4834 
q31_t
 
out
;

4837 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4840 
acc
 +ð(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4843 
acc
 +ð(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4846 
out
 = (
q31_t
è(
acc
 >> 31u);

4849 
out
 +ð
S
->
¡©e
[2];

4852 
S
->
¡©e
[1] = S->state[0];

4853 
S
->
¡©e
[0] = 
š
;

4854 
S
->
¡©e
[2] = 
out
;

4857  (
out
);

4876 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4877 
¬m_pid_š¡ªû_q15
 * 
S
,

4878 
q15_t
 
š
)

4880 
q63_t
 
acc
;

4881 
q15_t
 
out
;

4883 #iâdeà
ARM_MATH_CM0_FAMILY


4884 
__SIMD32_TYPE
 *
v¡©e
;

4889 
acc
 = (
q31_t
è
__SMUAD
((
ušt32_t
)
S
->
A0
, (ušt32_t)
š
);

4892 
v¡©e
 = 
__SIMD32_CONST
(
S
->
¡©e
);

4893 
acc
 = (
q63_t
)
__SMLALD
((
ušt32_t
)
S
->
A1
, (ušt32_t)*
v¡©e
, (
ušt64_t
)acc);

4896 
acc
 = ((
q31_t
è
S
->
A0
è* 
š
;

4899 
acc
 +ð(
q31_t
è
S
->
A1
 * S->
¡©e
[0];

4900 
acc
 +ð(
q31_t
è
S
->
A2
 * S->
¡©e
[1];

4904 
acc
 +ð(
q31_t
è
S
->
¡©e
[2] << 15;

4907 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4910 
S
->
¡©e
[1] = S->state[0];

4911 
S
->
¡©e
[0] = 
š
;

4912 
S
->
¡©e
[2] = 
out
;

4915  (
out
);

4930 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4931 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4932 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4942 
¬m_¡©us
 
¬m_m©_šv”£_f64
(

4943 cÚ¡ 
¬m_m©rix_š¡ªû_f64
 * 
¤c
,

4944 
¬m_m©rix_š¡ªû_f64
 * 
d¡
);

4987 
__INLINE
 
¬m_þ¬ke_f32
(

4988 
æßt32_t
 
Ia
,

4989 
æßt32_t
 
Ib
,

4990 
æßt32_t
 * 
pI®pha
,

4991 
æßt32_t
 * 
pIb‘a
)

4994 *
pI®pha
 = 
Ia
;

4997 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

5014 
__INLINE
 
¬m_þ¬ke_q31
(

5015 
q31_t
 
Ia
,

5016 
q31_t
 
Ib
,

5017 
q31_t
 * 
pI®pha
,

5018 
q31_t
 * 
pIb‘a
)

5020 
q31_t
 
´oduù1
, 
´oduù2
;

5023 *
pI®pha
 = 
Ia
;

5026 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

5029 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

5032 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5045 
¬m_q7_to_q31
(

5046 
q7_t
 * 
pSrc
,

5047 
q31_t
 * 
pD¡
,

5048 
ušt32_t
 
blockSize
);

5084 
__INLINE
 
¬m_šv_þ¬ke_f32
(

5085 
æßt32_t
 
I®pha
,

5086 
æßt32_t
 
Ib‘a
,

5087 
æßt32_t
 * 
pIa
,

5088 
æßt32_t
 * 
pIb
)

5091 *
pIa
 = 
I®pha
;

5094 *
pIb
 = -0.5à* 
I®pha
 + 0.8660254039à* 
Ib‘a
;

5111 
__INLINE
 
¬m_šv_þ¬ke_q31
(

5112 
q31_t
 
I®pha
,

5113 
q31_t
 
Ib‘a
,

5114 
q31_t
 * 
pIa
,

5115 
q31_t
 * 
pIb
)

5117 
q31_t
 
´oduù1
, 
´oduù2
;

5120 *
pIa
 = 
I®pha
;

5123 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5126 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5129 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5142 
¬m_q7_to_q15
(

5143 
q7_t
 * 
pSrc
,

5144 
q15_t
 * 
pD¡
,

5145 
ušt32_t
 
blockSize
);

5194 
__INLINE
 
¬m_·rk_f32
(

5195 
æßt32_t
 
I®pha
,

5196 
æßt32_t
 
Ib‘a
,

5197 
æßt32_t
 * 
pId
,

5198 
æßt32_t
 * 
pIq
,

5199 
æßt32_t
 
sšV®
,

5200 
æßt32_t
 
cosV®
)

5203 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5206 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5225 
__INLINE
 
¬m_·rk_q31
(

5226 
q31_t
 
I®pha
,

5227 
q31_t
 
Ib‘a
,

5228 
q31_t
 * 
pId
,

5229 
q31_t
 * 
pIq
,

5230 
q31_t
 
sšV®
,

5231 
q31_t
 
cosV®
)

5233 
q31_t
 
´oduù1
, 
´oduù2
;

5234 
q31_t
 
´oduù3
, 
´oduù4
;

5237 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5240 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5244 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5247 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5250 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5253 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5266 
¬m_q7_to_æßt
(

5267 
q7_t
 * 
pSrc
,

5268 
æßt32_t
 * 
pD¡
,

5269 
ušt32_t
 
blockSize
);

5307 
__INLINE
 
¬m_šv_·rk_f32
(

5308 
æßt32_t
 
Id
,

5309 
æßt32_t
 
Iq
,

5310 
æßt32_t
 * 
pI®pha
,

5311 
æßt32_t
 * 
pIb‘a
,

5312 
æßt32_t
 
sšV®
,

5313 
æßt32_t
 
cosV®
)

5316 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5319 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5338 
__INLINE
 
¬m_šv_·rk_q31
(

5339 
q31_t
 
Id
,

5340 
q31_t
 
Iq
,

5341 
q31_t
 * 
pI®pha
,

5342 
q31_t
 * 
pIb‘a
,

5343 
q31_t
 
sšV®
,

5344 
q31_t
 
cosV®
)

5346 
q31_t
 
´oduù1
, 
´oduù2
;

5347 
q31_t
 
´oduù3
, 
´oduù4
;

5350 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5353 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5357 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5360 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5363 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5366 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5380 
¬m_q31_to_æßt
(

5381 
q31_t
 * 
pSrc
,

5382 
æßt32_t
 * 
pD¡
,

5383 
ušt32_t
 
blockSize
);

5433 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5434 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5435 
æßt32_t
 
x
)

5437 
æßt32_t
 
y
;

5438 
æßt32_t
 
x0
, 
x1
;

5439 
æßt32_t
 
y0
, 
y1
;

5440 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5441 
št32_t
 
i
;

5442 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5445 
i
 = (
št32_t
è((
x
 - 
S
->
x1
è/ 
xS·cšg
);

5447 if(
i
 < 0)

5450 
y
 = 
pYD©a
[0];

5452 if((
ušt32_t
)
i
 >ð
S
->
nV®ues
)

5455 
y
 = 
pYD©a
[
S
->
nV®ues
 - 1];

5460 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5461 
x1
 = 
S
->x1 + (
i
 + 1è* 
xS·cšg
;

5464 
y0
 = 
pYD©a
[
i
];

5465 
y1
 = 
pYD©a
[
i
 + 1];

5468 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0è/ (
x1
 - x0));

5473  (
y
);

5490 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(

5491 
q31_t
 * 
pYD©a
,

5492 
q31_t
 
x
,

5493 
ušt32_t
 
nV®ues
)

5495 
q31_t
 
y
;

5496 
q31_t
 
y0
, 
y1
;

5497 
q31_t
 
äaù
;

5498 
št32_t
 
šdex
;

5503 
šdex
 = ((
x
 & (
q31_t
)0xFFF00000) >> 20);

5505 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5507  (
pYD©a
[
nV®ues
 - 1]);

5509 if(
šdex
 < 0)

5511  (
pYD©a
[0]);

5517 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5520 
y0
 = 
pYD©a
[
šdex
];

5521 
y1
 = 
pYD©a
[
šdex
 + 1];

5524 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5527 
y
 +ð((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5530  (
y
 << 1u);

5548 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(

5549 
q15_t
 * 
pYD©a
,

5550 
q31_t
 
x
,

5551 
ušt32_t
 
nV®ues
)

5553 
q63_t
 
y
;

5554 
q15_t
 
y0
, 
y1
;

5555 
q31_t
 
äaù
;

5556 
št32_t
 
šdex
;

5561 
šdex
 = ((
x
 & (
št32_t
)0xFFF00000) >> 20);

5563 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5565  (
pYD©a
[
nV®ues
 - 1]);

5567 if(
šdex
 < 0)

5569  (
pYD©a
[0]);

5575 
äaù
 = (
x
 & 0x000FFFFF);

5578 
y0
 = 
pYD©a
[
šdex
];

5579 
y1
 = 
pYD©a
[
šdex
 + 1];

5582 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5585 
y
 +ð((
q63_t
è
y1
 * (
äaù
));

5588  (
q15_t
è(
y
 >> 20);

5605 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(

5606 
q7_t
 * 
pYD©a
,

5607 
q31_t
 
x
,

5608 
ušt32_t
 
nV®ues
)

5610 
q31_t
 
y
;

5611 
q7_t
 
y0
, 
y1
;

5612 
q31_t
 
äaù
;

5613 
ušt32_t
 
šdex
;

5618 ià(
x
 < 0)

5620  (
pYD©a
[0]);

5622 
šdex
 = (
x
 >> 20) & 0xfff;

5624 if(
šdex
 >ð(
nV®ues
 - 1))

5626  (
pYD©a
[
nV®ues
 - 1]);

5632 
äaù
 = (
x
 & 0x000FFFFF);

5635 
y0
 = 
pYD©a
[
šdex
];

5636 
y1
 = 
pYD©a
[
šdex
 + 1];

5639 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5642 
y
 +ð(
y1
 * 
äaù
);

5645  (
q7_t
è(
y
 >> 20);

5658 
æßt32_t
 
¬m_sš_f32
(

5659 
æßt32_t
 
x
);

5667 
q31_t
 
¬m_sš_q31
(

5668 
q31_t
 
x
);

5676 
q15_t
 
¬m_sš_q15
(

5677 
q15_t
 
x
);

5685 
æßt32_t
 
¬m_cos_f32
(

5686 
æßt32_t
 
x
);

5694 
q31_t
 
¬m_cos_q31
(

5695 
q31_t
 
x
);

5703 
q15_t
 
¬m_cos_q15
(

5704 
q15_t
 
x
);

5745 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5746 
æßt32_t
 
š
,

5747 
æßt32_t
 * 
pOut
)

5749 if(
š
 >= 0.0f)

5752 #ià (
__FPU_USED
 =ð1è&& 
defšed
 ( 
__CC_ARM
 )

5753 *
pOut
 = 
__sq¹f
(
š
);

5754 #–ià(
__FPU_USED
 =ð1è&& (
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050))

5755 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5756 #–ià(
__FPU_USED
 =ð1è&& 
defšed
(
__GNUC__
)

5757 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5758 #–ià(
__FPU_USED
 =ð1è&& 
defšed
 ( 
__ICCARM__
 ) && (
__VER__
 >= 6040000)

5759 
__ASM
("VSQRT.F32 %0,%1" : "ñ"(*
pOut
è: "t"(
š
));

5761 *
pOut
 = 
sq¹f
(
š
);

5764  (
ARM_MATH_SUCCESS
);

5768 *
pOut
 = 0.0f;

5769  (
ARM_MATH_ARGUMENT_ERROR
);

5781 
¬m_¡©us
 
¬m_sq¹_q31
(

5782 
q31_t
 
š
,

5783 
q31_t
 * 
pOut
);

5793 
¬m_¡©us
 
¬m_sq¹_q15
(

5794 
q15_t
 
š
,

5795 
q15_t
 * 
pOut
);

5805 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5806 
št32_t
 * 
cœcBufãr
,

5807 
št32_t
 
L
,

5808 
ušt16_t
 * 
wr™eOff£t
,

5809 
št32_t
 
bufãrInc
,

5810 cÚ¡ 
št32_t
 * 
¤c
,

5811 
št32_t
 
¤cInc
,

5812 
ušt32_t
 
blockSize
)

5814 
ušt32_t
 
i
 = 0u;

5815 
št32_t
 
wOff£t
;

5819 
wOff£t
 = *
wr™eOff£t
;

5822 
i
 = 
blockSize
;

5824 
i
 > 0u)

5827 
cœcBufãr
[
wOff£t
] = *
¤c
;

5830 
¤c
 +ð
¤cInc
;

5833 
wOff£t
 +ð
bufãrInc
;

5834 if(
wOff£t
 >ð
L
)

5835 
wOff£t
 -ð
L
;

5838 
i
--;

5842 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5850 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5851 
št32_t
 * 
cœcBufãr
,

5852 
št32_t
 
L
,

5853 
št32_t
 * 
»adOff£t
,

5854 
št32_t
 
bufãrInc
,

5855 
št32_t
 * 
d¡
,

5856 
št32_t
 * 
d¡_ba£
,

5857 
št32_t
 
d¡_Ëngth
,

5858 
št32_t
 
d¡Inc
,

5859 
ušt32_t
 
blockSize
)

5861 
ušt32_t
 
i
 = 0u;

5862 
št32_t
 
rOff£t
, 
d¡_’d
;

5866 
rOff£t
 = *
»adOff£t
;

5867 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5870 
i
 = 
blockSize
;

5872 
i
 > 0u)

5875 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5878 
d¡
 +ð
d¡Inc
;

5880 if(
d¡
 =ð(
št32_t
 *è
d¡_’d
)

5882 
d¡
 = 
d¡_ba£
;

5886 
rOff£t
 +ð
bufãrInc
;

5888 if(
rOff£t
 >ð
L
)

5890 
rOff£t
 -ð
L
;

5894 
i
--;

5898 *
»adOff£t
 = 
rOff£t
;

5905 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5906 
q15_t
 * 
cœcBufãr
,

5907 
št32_t
 
L
,

5908 
ušt16_t
 * 
wr™eOff£t
,

5909 
št32_t
 
bufãrInc
,

5910 cÚ¡ 
q15_t
 * 
¤c
,

5911 
št32_t
 
¤cInc
,

5912 
ušt32_t
 
blockSize
)

5914 
ušt32_t
 
i
 = 0u;

5915 
št32_t
 
wOff£t
;

5919 
wOff£t
 = *
wr™eOff£t
;

5922 
i
 = 
blockSize
;

5924 
i
 > 0u)

5927 
cœcBufãr
[
wOff£t
] = *
¤c
;

5930 
¤c
 +ð
¤cInc
;

5933 
wOff£t
 +ð
bufãrInc
;

5934 if(
wOff£t
 >ð
L
)

5935 
wOff£t
 -ð
L
;

5938 
i
--;

5942 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5949 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5950 
q15_t
 * 
cœcBufãr
,

5951 
št32_t
 
L
,

5952 
št32_t
 * 
»adOff£t
,

5953 
št32_t
 
bufãrInc
,

5954 
q15_t
 * 
d¡
,

5955 
q15_t
 * 
d¡_ba£
,

5956 
št32_t
 
d¡_Ëngth
,

5957 
št32_t
 
d¡Inc
,

5958 
ušt32_t
 
blockSize
)

5960 
ušt32_t
 
i
 = 0;

5961 
št32_t
 
rOff£t
, 
d¡_’d
;

5965 
rOff£t
 = *
»adOff£t
;

5967 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5970 
i
 = 
blockSize
;

5972 
i
 > 0u)

5975 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5978 
d¡
 +ð
d¡Inc
;

5980 if(
d¡
 =ð(
q15_t
 *è
d¡_’d
)

5982 
d¡
 = 
d¡_ba£
;

5986 
rOff£t
 +ð
bufãrInc
;

5988 if(
rOff£t
 >ð
L
)

5990 
rOff£t
 -ð
L
;

5994 
i
--;

5998 *
»adOff£t
 = 
rOff£t
;

6005 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

6006 
q7_t
 * 
cœcBufãr
,

6007 
št32_t
 
L
,

6008 
ušt16_t
 * 
wr™eOff£t
,

6009 
št32_t
 
bufãrInc
,

6010 cÚ¡ 
q7_t
 * 
¤c
,

6011 
št32_t
 
¤cInc
,

6012 
ušt32_t
 
blockSize
)

6014 
ušt32_t
 
i
 = 0u;

6015 
št32_t
 
wOff£t
;

6019 
wOff£t
 = *
wr™eOff£t
;

6022 
i
 = 
blockSize
;

6024 
i
 > 0u)

6027 
cœcBufãr
[
wOff£t
] = *
¤c
;

6030 
¤c
 +ð
¤cInc
;

6033 
wOff£t
 +ð
bufãrInc
;

6034 if(
wOff£t
 >ð
L
)

6035 
wOff£t
 -ð
L
;

6038 
i
--;

6042 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

6049 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6050 
q7_t
 * 
cœcBufãr
,

6051 
št32_t
 
L
,

6052 
št32_t
 * 
»adOff£t
,

6053 
št32_t
 
bufãrInc
,

6054 
q7_t
 * 
d¡
,

6055 
q7_t
 * 
d¡_ba£
,

6056 
št32_t
 
d¡_Ëngth
,

6057 
št32_t
 
d¡Inc
,

6058 
ušt32_t
 
blockSize
)

6060 
ušt32_t
 
i
 = 0;

6061 
št32_t
 
rOff£t
, 
d¡_’d
;

6065 
rOff£t
 = *
»adOff£t
;

6067 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6070 
i
 = 
blockSize
;

6072 
i
 > 0u)

6075 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6078 
d¡
 +ð
d¡Inc
;

6080 if(
d¡
 =ð(
q7_t
 *è
d¡_’d
)

6082 
d¡
 = 
d¡_ba£
;

6086 
rOff£t
 +ð
bufãrInc
;

6088 if(
rOff£t
 >ð
L
)

6090 
rOff£t
 -ð
L
;

6094 
i
--;

6098 *
»adOff£t
 = 
rOff£t
;

6108 
¬m_pow”_q31
(

6109 
q31_t
 * 
pSrc
,

6110 
ušt32_t
 
blockSize
,

6111 
q63_t
 * 
pResuÉ
);

6120 
¬m_pow”_f32
(

6121 
æßt32_t
 * 
pSrc
,

6122 
ušt32_t
 
blockSize
,

6123 
æßt32_t
 * 
pResuÉ
);

6132 
¬m_pow”_q15
(

6133 
q15_t
 * 
pSrc
,

6134 
ušt32_t
 
blockSize
,

6135 
q63_t
 * 
pResuÉ
);

6144 
¬m_pow”_q7
(

6145 
q7_t
 * 
pSrc
,

6146 
ušt32_t
 
blockSize
,

6147 
q31_t
 * 
pResuÉ
);

6156 
¬m_m—n_q7
(

6157 
q7_t
 * 
pSrc
,

6158 
ušt32_t
 
blockSize
,

6159 
q7_t
 * 
pResuÉ
);

6168 
¬m_m—n_q15
(

6169 
q15_t
 * 
pSrc
,

6170 
ušt32_t
 
blockSize
,

6171 
q15_t
 * 
pResuÉ
);

6180 
¬m_m—n_q31
(

6181 
q31_t
 * 
pSrc
,

6182 
ušt32_t
 
blockSize
,

6183 
q31_t
 * 
pResuÉ
);

6192 
¬m_m—n_f32
(

6193 
æßt32_t
 * 
pSrc
,

6194 
ušt32_t
 
blockSize
,

6195 
æßt32_t
 * 
pResuÉ
);

6204 
¬m_v¬_f32
(

6205 
æßt32_t
 * 
pSrc
,

6206 
ušt32_t
 
blockSize
,

6207 
æßt32_t
 * 
pResuÉ
);

6216 
¬m_v¬_q31
(

6217 
q31_t
 * 
pSrc
,

6218 
ušt32_t
 
blockSize
,

6219 
q31_t
 * 
pResuÉ
);

6228 
¬m_v¬_q15
(

6229 
q15_t
 * 
pSrc
,

6230 
ušt32_t
 
blockSize
,

6231 
q15_t
 * 
pResuÉ
);

6240 
¬m_rms_f32
(

6241 
æßt32_t
 * 
pSrc
,

6242 
ušt32_t
 
blockSize
,

6243 
æßt32_t
 * 
pResuÉ
);

6252 
¬m_rms_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ušt32_t
 
blockSize
,

6255 
q31_t
 * 
pResuÉ
);

6264 
¬m_rms_q15
(

6265 
q15_t
 * 
pSrc
,

6266 
ušt32_t
 
blockSize
,

6267 
q15_t
 * 
pResuÉ
);

6276 
¬m_¡d_f32
(

6277 
æßt32_t
 * 
pSrc
,

6278 
ušt32_t
 
blockSize
,

6279 
æßt32_t
 * 
pResuÉ
);

6288 
¬m_¡d_q31
(

6289 
q31_t
 * 
pSrc
,

6290 
ušt32_t
 
blockSize
,

6291 
q31_t
 * 
pResuÉ
);

6300 
¬m_¡d_q15
(

6301 
q15_t
 * 
pSrc
,

6302 
ušt32_t
 
blockSize
,

6303 
q15_t
 * 
pResuÉ
);

6312 
¬m_cm¶x_mag_f32
(

6313 
æßt32_t
 * 
pSrc
,

6314 
æßt32_t
 * 
pD¡
,

6315 
ušt32_t
 
numSam¶es
);

6324 
¬m_cm¶x_mag_q31
(

6325 
q31_t
 * 
pSrc
,

6326 
q31_t
 * 
pD¡
,

6327 
ušt32_t
 
numSam¶es
);

6336 
¬m_cm¶x_mag_q15
(

6337 
q15_t
 * 
pSrc
,

6338 
q15_t
 * 
pD¡
,

6339 
ušt32_t
 
numSam¶es
);

6350 
¬m_cm¶x_dÙ_´od_q15
(

6351 
q15_t
 * 
pSrcA
,

6352 
q15_t
 * 
pSrcB
,

6353 
ušt32_t
 
numSam¶es
,

6354 
q31_t
 * 
»®ResuÉ
,

6355 
q31_t
 * 
imagResuÉ
);

6366 
¬m_cm¶x_dÙ_´od_q31
(

6367 
q31_t
 * 
pSrcA
,

6368 
q31_t
 * 
pSrcB
,

6369 
ušt32_t
 
numSam¶es
,

6370 
q63_t
 * 
»®ResuÉ
,

6371 
q63_t
 * 
imagResuÉ
);

6382 
¬m_cm¶x_dÙ_´od_f32
(

6383 
æßt32_t
 * 
pSrcA
,

6384 
æßt32_t
 * 
pSrcB
,

6385 
ušt32_t
 
numSam¶es
,

6386 
æßt32_t
 * 
»®ResuÉ
,

6387 
æßt32_t
 * 
imagResuÉ
);

6397 
¬m_cm¶x_muÉ_»®_q15
(

6398 
q15_t
 * 
pSrcCm¶x
,

6399 
q15_t
 * 
pSrcR—l
,

6400 
q15_t
 * 
pCm¶xD¡
,

6401 
ušt32_t
 
numSam¶es
);

6411 
¬m_cm¶x_muÉ_»®_q31
(

6412 
q31_t
 * 
pSrcCm¶x
,

6413 
q31_t
 * 
pSrcR—l
,

6414 
q31_t
 * 
pCm¶xD¡
,

6415 
ušt32_t
 
numSam¶es
);

6425 
¬m_cm¶x_muÉ_»®_f32
(

6426 
æßt32_t
 * 
pSrcCm¶x
,

6427 
æßt32_t
 * 
pSrcR—l
,

6428 
æßt32_t
 * 
pCm¶xD¡
,

6429 
ušt32_t
 
numSam¶es
);

6439 
¬m_mš_q7
(

6440 
q7_t
 * 
pSrc
,

6441 
ušt32_t
 
blockSize
,

6442 
q7_t
 * 
»suÉ
,

6443 
ušt32_t
 * 
šdex
);

6453 
¬m_mš_q15
(

6454 
q15_t
 * 
pSrc
,

6455 
ušt32_t
 
blockSize
,

6456 
q15_t
 * 
pResuÉ
,

6457 
ušt32_t
 * 
pIndex
);

6467 
¬m_mš_q31
(

6468 
q31_t
 * 
pSrc
,

6469 
ušt32_t
 
blockSize
,

6470 
q31_t
 * 
pResuÉ
,

6471 
ušt32_t
 * 
pIndex
);

6481 
¬m_mš_f32
(

6482 
æßt32_t
 * 
pSrc
,

6483 
ušt32_t
 
blockSize
,

6484 
æßt32_t
 * 
pResuÉ
,

6485 
ušt32_t
 * 
pIndex
);

6495 
¬m_max_q7
(

6496 
q7_t
 * 
pSrc
,

6497 
ušt32_t
 
blockSize
,

6498 
q7_t
 * 
pResuÉ
,

6499 
ušt32_t
 * 
pIndex
);

6509 
¬m_max_q15
(

6510 
q15_t
 * 
pSrc
,

6511 
ušt32_t
 
blockSize
,

6512 
q15_t
 * 
pResuÉ
,

6513 
ušt32_t
 * 
pIndex
);

6523 
¬m_max_q31
(

6524 
q31_t
 * 
pSrc
,

6525 
ušt32_t
 
blockSize
,

6526 
q31_t
 * 
pResuÉ
,

6527 
ušt32_t
 * 
pIndex
);

6537 
¬m_max_f32
(

6538 
æßt32_t
 * 
pSrc
,

6539 
ušt32_t
 
blockSize
,

6540 
æßt32_t
 * 
pResuÉ
,

6541 
ušt32_t
 * 
pIndex
);

6551 
¬m_cm¶x_muÉ_cm¶x_q15
(

6552 
q15_t
 * 
pSrcA
,

6553 
q15_t
 * 
pSrcB
,

6554 
q15_t
 * 
pD¡
,

6555 
ušt32_t
 
numSam¶es
);

6565 
¬m_cm¶x_muÉ_cm¶x_q31
(

6566 
q31_t
 * 
pSrcA
,

6567 
q31_t
 * 
pSrcB
,

6568 
q31_t
 * 
pD¡
,

6569 
ušt32_t
 
numSam¶es
);

6579 
¬m_cm¶x_muÉ_cm¶x_f32
(

6580 
æßt32_t
 * 
pSrcA
,

6581 
æßt32_t
 * 
pSrcB
,

6582 
æßt32_t
 * 
pD¡
,

6583 
ušt32_t
 
numSam¶es
);

6592 
¬m_æßt_to_q31
(

6593 
æßt32_t
 * 
pSrc
,

6594 
q31_t
 * 
pD¡
,

6595 
ušt32_t
 
blockSize
);

6604 
¬m_æßt_to_q15
(

6605 
æßt32_t
 * 
pSrc
,

6606 
q15_t
 * 
pD¡
,

6607 
ušt32_t
 
blockSize
);

6616 
¬m_æßt_to_q7
(

6617 
æßt32_t
 * 
pSrc
,

6618 
q7_t
 * 
pD¡
,

6619 
ušt32_t
 
blockSize
);

6628 
¬m_q31_to_q15
(

6629 
q31_t
 * 
pSrc
,

6630 
q15_t
 * 
pD¡
,

6631 
ušt32_t
 
blockSize
);

6640 
¬m_q31_to_q7
(

6641 
q31_t
 * 
pSrc
,

6642 
q7_t
 * 
pD¡
,

6643 
ušt32_t
 
blockSize
);

6652 
¬m_q15_to_æßt
(

6653 
q15_t
 * 
pSrc
,

6654 
æßt32_t
 * 
pD¡
,

6655 
ušt32_t
 
blockSize
);

6664 
¬m_q15_to_q31
(

6665 
q15_t
 * 
pSrc
,

6666 
q31_t
 * 
pD¡
,

6667 
ušt32_t
 
blockSize
);

6676 
¬m_q15_to_q7
(

6677 
q15_t
 * 
pSrc
,

6678 
q7_t
 * 
pD¡
,

6679 
ušt32_t
 
blockSize
);

6752 
__INLINE
 
æßt32_t
 
¬m_bžš—r_š‹½_f32
(

6753 cÚ¡ 
¬m_bžš—r_š‹½_š¡ªû_f32
 * 
S
,

6754 
æßt32_t
 
X
,

6755 
æßt32_t
 
Y
)

6757 
æßt32_t
 
out
;

6758 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6759 
æßt32_t
 *
pD©a
 = 
S
->pData;

6760 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6761 
æßt32_t
 
xdiff
, 
ydiff
;

6762 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6764 
xIndex
 = (
št32_t
è
X
;

6765 
yIndex
 = (
št32_t
è
Y
;

6769 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1è|| 
yIndex
 < 0 || yIndex > (S->
numCÞs
 - 1))

6775 
šdex
 = (
xIndex
 - 1è+ (
yIndex
 - 1è* 
S
->
numCÞs
;

6779 
f00
 = 
pD©a
[
šdex
];

6780 
f01
 = 
pD©a
[
šdex
 + 1];

6783 
šdex
 = (
xIndex
 - 1è+ (
yIndex
è* 
S
->
numCÞs
;

6787 
f10
 = 
pD©a
[
šdex
];

6788 
f11
 = 
pD©a
[
šdex
 + 1];

6791 
b1
 = 
f00
;

6792 
b2
 = 
f01
 - 
f00
;

6793 
b3
 = 
f10
 - 
f00
;

6794 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6797 
xdiff
 = 
X
 - 
xIndex
;

6800 
ydiff
 = 
Y
 - 
yIndex
;

6803 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6806  (
out
);

6818 
__INLINE
 
q31_t
 
¬m_bžš—r_š‹½_q31
(

6819 
¬m_bžš—r_š‹½_š¡ªû_q31
 * 
S
,

6820 
q31_t
 
X
,

6821 
q31_t
 
Y
)

6823 
q31_t
 
out
;

6824 
q31_t
 
acc
 = 0;

6825 
q31_t
 
xäaù
, 
yäaù
;

6826 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6827 
št32_t
 
rI
, 
cI
;

6828 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6829 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6834 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6839 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6843 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6850 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6853 
x1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) ];

6854 
x2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) + 1];

6858 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6861 
y1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) ];

6862 
y2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) + 1];

6865 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6866 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6869 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6870 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6873 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6874 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6877 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6878 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6881  ((
q31_t
)(
acc
 << 2));

6892 
__INLINE
 
q15_t
 
¬m_bžš—r_š‹½_q15
(

6893 
¬m_bžš—r_š‹½_š¡ªû_q15
 * 
S
,

6894 
q31_t
 
X
,

6895 
q31_t
 
Y
)

6897 
q63_t
 
acc
 = 0;

6898 
q31_t
 
out
;

6899 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6900 
q31_t
 
xäaù
, 
yäaù
;

6901 
št32_t
 
rI
, 
cI
;

6902 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6903 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6908 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6913 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6917 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6924 
xäaù
 = (
X
 & 0x000FFFFF);

6927 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

6928 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

6932 
yäaù
 = (
Y
 & 0x000FFFFF);

6935 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

6936 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

6942 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6943 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6946 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6947 
acc
 +ð((
q63_t
è
out
 * (
xäaù
));

6950 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6951 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6954 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6955 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6959  ((
q15_t
)(
acc
 >> 36));

6970 
__INLINE
 
q7_t
 
¬m_bžš—r_š‹½_q7
(

6971 
¬m_bžš—r_š‹½_š¡ªû_q7
 * 
S
,

6972 
q31_t
 
X
,

6973 
q31_t
 
Y
)

6975 
q63_t
 
acc
 = 0;

6976 
q31_t
 
out
;

6977 
q31_t
 
xäaù
, 
yäaù
;

6978 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6979 
št32_t
 
rI
, 
cI
;

6980 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6981 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6986 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6991 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6995 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

7002 
xäaù
 = (
X
 & (
q31_t
)0x000FFFFF);

7005 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

7006 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

7010 
yäaù
 = (
Y
 & (
q31_t
)0x000FFFFF);

7013 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

7014 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

7017 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7018 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7021 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7022 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7025 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7026 
acc
 +ð(((
q63_t
è
out
 * (
yäaù
)));

7029 
out
 = ((
y2
 * (
yäaù
)));

7030 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7033  ((
q7_t
)(
acc
 >> 40));

7042 
	#muÉAcc_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7043 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è+ ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7046 
	#muÉSub_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7047 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è- ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7050 
	#muÉ_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7051 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 + 0x80000000LL ) >> 32)

7054 
	#muÉAcc_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7055 
a
 +ð(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7058 
	#muÉSub_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7059 
a
 -ð(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7062 
	#muÉ_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7063 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 ) >> 32)

7066 #ià
defšed
 ( 
__CC_ARM
 )

7068 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7069 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7070 
_P¿gma
 ("push") \

7071 
_P¿gma
 ("O1")

7073 
	#LOW_OPTIMIZATION_ENTER


	)

7077 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7078 
	#LOW_OPTIMIZATION_EXIT
 \

	)

7079 
_P¿gma
 ("pop")

7081 
	#LOW_OPTIMIZATION_EXIT


	)

7085 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7088 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7090 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

7091 
	#LOW_OPTIMIZATION_ENTER


	)

7092 
	#LOW_OPTIMIZATION_EXIT


	)

7093 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7094 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7096 #–ià
defšed
(
__GNUC__
)

7097 
	#LOW_OPTIMIZATION_ENTER
 
	`__©Œibu‹__
(Ð
	`Ýtimize
("-O1"è))

	)

7098 
	#LOW_OPTIMIZATION_EXIT


	)

7099 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7100 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7102 #–ià
defšed
(
__ICCARM__
)

7104 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7105 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7106 
_P¿gma
 ("optimize=low")

7108 
	#LOW_OPTIMIZATION_ENTER


	)

7112 
	#LOW_OPTIMIZATION_EXIT


	)

7115 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7116 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

	)

7117 
_P¿gma
 ("optimize=low")

7119 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7123 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7125 #–ià
defšed
(
__CSMC__
)

7126 
	#LOW_OPTIMIZATION_ENTER


	)

7127 
	#LOW_OPTIMIZATION_EXIT


	)

7128 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7129 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7131 #–ià
defšed
(
__TASKING__
)

7132 
	#LOW_OPTIMIZATION_ENTER


	)

7133 
	#LOW_OPTIMIZATION_EXIT


	)

7134 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7135 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7140 #ifdeà 
__ýlu¥lus


7145 #ià
defšed
 ( 
__GNUC__
 )

7146 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@Drivers/CMSIS/Include/cmsis_armcc.h

35 #iâdeà
__CMSIS_ARMCC_H


36 
	#__CMSIS_ARMCC_H


	)

39 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 400677)

57 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

59 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

60 (
__»gCÚŒÞ
);

61 
	}
}

69 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

71 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

72 
__»gCÚŒÞ
 = 
cÚŒÞ
;

73 
	}
}

81 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

83 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

84 (
__»gIPSR
);

85 
	}
}

93 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

95 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

96 (
__»gAPSR
);

97 
	}
}

105 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

107 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

108 (
__»gXPSR
);

109 
	}
}

117 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

119 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

120 (
__»gProûssSckPoš‹r
);

121 
	}
}

129 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

131 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

132 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

133 
	}
}

141 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

153 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

155 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

156 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

157 
	}
}

165 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

167 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

168 (
__»gPriMask
);

169 
	}
}

177 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

179 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

180 
__»gPriMask
 = (
´iMask
);

181 
	}
}

184 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

191 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

199 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

207 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

209 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

210 (
__»gBa£Pri
);

211 
	}
}

219 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

221 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

222 
__»gBa£Pri
 = (
ba£Pri
 & 0xFFU);

223 
	}
}

232 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

234 
ušt32_t
 
__»gBa£PriMax
 
	`__ASM
("basepri_max");

235 
__»gBa£PriMax
 = (
ba£Pri
 & 0xFFU);

236 
	}
}

244 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

246 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

247 (
__»gFauÉMask
);

248 
	}
}

256 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

258 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

259 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

260 
	}
}

265 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

272 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

274 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

275 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

276 (
__»gåsü
);

280 
	}
}

288 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

290 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

291 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

292 
__»gåsü
 = (
åsü
);

294 
	}
}

313 
	#__NOP
 
__nÝ


	)

320 
	#__WFI
 
__wfi


	)

328 
	#__WFE
 
__wã


	)

335 
	#__SEV
 
__£v


	)

344 
	#__ISB
(èdØ{\

	)

345 
__scheduË_b¬r›r
();\

346 
__isb
(0xF);\

347 
__scheduË_b¬r›r
();\

355 
	#__DSB
(èdØ{\

	)

356 
	`__scheduË_b¬r›r
();\

357 
	`__dsb
(0xF);\

358 
	`__scheduË_b¬r›r
();\

359 
	}
} 0U)

366 
	#__DMB
(èdØ{\

	)

367 
	`__scheduË_b¬r›r
();\

368 
	`__dmb
(0xF);\

369 
	`__scheduË_b¬r›r
();\

370 
	}
} 0U)

378 
	#__REV
 
__»v


	)

387 #iâdeà
__NO_EMBEDDED_ASM


388 
	`__©Œibu‹__
((
	`£ùiÚ
(".»v16_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

390 
»v16
 
r0
,„0

391 
bx
 
Ì


392 
	}
}

401 #iâdeà
__NO_EMBEDDED_ASM


402 
__©Œibu‹__
((
£ùiÚ
(".»vsh_‹xt"))è
__STATIC_INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

404 
»vsh
 
r0
,„0

405 
bx
 
Ì


406 
	}
}

417 
	#__ROR
 
__rÜ


	)

427 
	#__BKPT
(
v®ue
è
	`__b»akpošt
(v®ue)

	)

436 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

437 
	#__RBIT
 
__rb™


	)

439 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

441 
ušt32_t
 
»suÉ
;

442 
št32_t
 
s
 = 4 * 8 - 1;

444 
»suÉ
 = 
v®ue
;

445 
v®ue
 >>= 1U; value; value >>= 1U)

447 
»suÉ
 <<= 1U;

448 
»suÉ
 |ð
v®ue
 & 1U;

449 
s
--;

451 
»suÉ
 <<ð
s
;

452 (
»suÉ
);

453 
	}
}

463 
	#__CLZ
 
__þz


	)

466 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

474 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

475 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

477 
	#__LDREXB
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt8_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

487 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

488 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

490 
	#__LDREXH
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt16_t
è
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

500 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

501 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

503 
	#__LDREXW
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt32_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

515 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

516 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

518 
	#__STREXB
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

530 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

531 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

533 
	#__STREXH
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

545 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

546 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

548 
	#__STREXW
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

556 
	#__CLREX
 
__þ»x


	)

566 
	#__SSAT
 
__s§t


	)

576 
	#__USAT
 
__u§t


	)

586 #iâdeà
__NO_EMBEDDED_ASM


587 
__©Œibu‹__
((
£ùiÚ
(".¼x_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

589 
¼x
 
r0
,„0

590 
bx
 
Ì


591 
	}
}

601 
	#__LDRBT
(
±r
è((
ušt8_t
 ) 
	`__ld¹
ÕŒ))

	)

610 
	#__LDRHT
(
±r
è((
ušt16_t
è
	`__ld¹
ÕŒ))

	)

619 
	#__LDRT
(
±r
è((
ušt32_t
 ) 
	`__ld¹
ÕŒ))

	)

628 
	#__STRBT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

637 
	#__STRHT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

646 
	#__STRT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

659 #ià(
__CORTEX_M
 >= 0x04U)

661 
	#__SADD8
 
__§dd8


	)

662 
	#__QADD8
 
__qadd8


	)

663 
	#__SHADD8
 
__shadd8


	)

664 
	#__UADD8
 
__uadd8


	)

665 
	#__UQADD8
 
__uqadd8


	)

666 
	#__UHADD8
 
__uhadd8


	)

667 
	#__SSUB8
 
__ssub8


	)

668 
	#__QSUB8
 
__qsub8


	)

669 
	#__SHSUB8
 
__shsub8


	)

670 
	#__USUB8
 
__usub8


	)

671 
	#__UQSUB8
 
__uqsub8


	)

672 
	#__UHSUB8
 
__uhsub8


	)

673 
	#__SADD16
 
__§dd16


	)

674 
	#__QADD16
 
__qadd16


	)

675 
	#__SHADD16
 
__shadd16


	)

676 
	#__UADD16
 
__uadd16


	)

677 
	#__UQADD16
 
__uqadd16


	)

678 
	#__UHADD16
 
__uhadd16


	)

679 
	#__SSUB16
 
__ssub16


	)

680 
	#__QSUB16
 
__qsub16


	)

681 
	#__SHSUB16
 
__shsub16


	)

682 
	#__USUB16
 
__usub16


	)

683 
	#__UQSUB16
 
__uqsub16


	)

684 
	#__UHSUB16
 
__uhsub16


	)

685 
	#__SASX
 
__§sx


	)

686 
	#__QASX
 
__qasx


	)

687 
	#__SHASX
 
__shasx


	)

688 
	#__UASX
 
__uasx


	)

689 
	#__UQASX
 
__uqasx


	)

690 
	#__UHASX
 
__uhasx


	)

691 
	#__SSAX
 
__s§x


	)

692 
	#__QSAX
 
__q§x


	)

693 
	#__SHSAX
 
__sh§x


	)

694 
	#__USAX
 
__u§x


	)

695 
	#__UQSAX
 
__uq§x


	)

696 
	#__UHSAX
 
__uh§x


	)

697 
	#__USAD8
 
__u§d8


	)

698 
	#__USADA8
 
__u§da8


	)

699 
	#__SSAT16
 
__s§t16


	)

700 
	#__USAT16
 
__u§t16


	)

701 
	#__UXTB16
 
__uxtb16


	)

702 
	#__UXTAB16
 
__uxb16


	)

703 
	#__SXTB16
 
__sxtb16


	)

704 
	#__SXTAB16
 
__sxb16


	)

705 
	#__SMUAD
 
__smuad


	)

706 
	#__SMUADX
 
__smuadx


	)

707 
	#__SMLAD
 
__smÏd


	)

708 
	#__SMLADX
 
__smÏdx


	)

709 
	#__SMLALD
 
__smÏld


	)

710 
	#__SMLALDX
 
__smÏldx


	)

711 
	#__SMUSD
 
__smusd


	)

712 
	#__SMUSDX
 
__smusdx


	)

713 
	#__SMLSD
 
__smlsd


	)

714 
	#__SMLSDX
 
__smlsdx


	)

715 
	#__SMLSLD
 
__sml¦d


	)

716 
	#__SMLSLDX
 
__sml¦dx


	)

717 
	#__SEL
 
__£l


	)

718 
	#__QADD
 
__qadd


	)

719 
	#__QSUB
 
__qsub


	)

721 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0x0000FFFFULè| \

	)

722 ((((
	gušt32_t
)(
	gARG2
)è<< (
	gARG3
)) & 0xFFFF0000UL) )

724 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0xFFFF0000ULè| \

	)

725 ((((
	gušt32_t
)(
	gARG2
)è>> (
	gARG3
)) & 0x0000FFFFUL) )

727 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
èÐ(
št32_t
)((((
št64_t
)(ARG1è* (ARG2)è+ \

	)

728 ((
	gšt64_t
)(
	gARG3
) << 32U) ) >> 32U))

	@Drivers/CMSIS/Include/cmsis_armcc_V6.h

35 #iâdeà
__CMSIS_ARMCC_V6_H


36 
	#__CMSIS_ARMCC_V6_H


	)

50 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_œq
()

52 
__ASM
 volatile ("cpsie i" : : : "memory");

53 
	}
}

61 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_œq
()

63 
__ASM
 volatile ("cpsid i" : : : "memory");

64 
	}
}

72 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

74 
ušt32_t
 
»suÉ
;

76 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

77 (
»suÉ
);

78 
	}
}

81 #ià (
__ARM_FEATURE_CMSE
 == 3U)

87 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

89 
ušt32_t
 
»suÉ
;

91 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ_ns" : "ô" (
»suÉ
) );

92 (
»suÉ
);

93 
	}
}

102 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

104 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

105 
	}
}

108 #ià (
__ARM_FEATURE_CMSE
 == 3U)

114 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
cÚŒÞ
)

116 
__ASM
 vÞ©ž("MSR cÚŒÞ_ns, %0" : : "r" (
cÚŒÞ
) : "memory");

117 
	}
}

126 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

128 
ušt32_t
 
»suÉ
;

130 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

131 (
»suÉ
);

132 
	}
}

135 #ià (
__ARM_FEATURE_CMSE
 == 3U)

141 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_IPSR_NS
()

143 
ušt32_t
 
»suÉ
;

145 
__ASM
 vÞ©ž("MRS %0, ip¤_ns" : "ô" (
»suÉ
) );

146 (
»suÉ
);

147 
	}
}

156 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

158 
ušt32_t
 
»suÉ
;

160 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

161 (
»suÉ
);

162 
	}
}

165 #ià (
__ARM_FEATURE_CMSE
 == 3U)

171 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_APSR_NS
()

173 
ušt32_t
 
»suÉ
;

175 
__ASM
 vÞ©ž("MRS %0,‡p¤_ns" : "ô" (
»suÉ
) );

176 (
»suÉ
);

177 
	}
}

186 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

188 
ušt32_t
 
»suÉ
;

190 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

191 (
»suÉ
);

192 
	}
}

195 #ià (
__ARM_FEATURE_CMSE
 == 3U)

201 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_xPSR_NS
()

203 
ušt32_t
 
»suÉ
;

205 
__ASM
 vÞ©ž("MRS %0, xp¤_ns" : "ô" (
»suÉ
) );

206 (
»suÉ
);

207 
	}
}

216 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

218 
ušt32_t
 
»suÉ
;

220 
__ASM
 vÞ©ž("MRS %0,…¥" : "ô" (
»suÉ
) );

221 (
»suÉ
);

222 
	}
}

225 #ià (
__ARM_FEATURE_CMSE
 == 3U)

231 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

233 
ušt32_t
 
»suÉ
;

235 
__ASM
 vÞ©ž("MRS %0,…¥_ns" : "ô" (
»suÉ
) );

236 (
»suÉ
);

237 
	}
}

246 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

248 
__ASM
 vÞ©ž("MSR…¥, %0" : : "r" (
tÝOfProcSck
) : "sp");

249 
	}
}

252 #ià (
__ARM_FEATURE_CMSE
 == 3U)

258 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
tÝOfProcSck
)

260 
__ASM
 vÞ©ž("MSR…¥_ns, %0" : : "r" (
tÝOfProcSck
) : "sp");

261 
	}
}

270 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

272 
ušt32_t
 
»suÉ
;

274 
__ASM
 vÞ©ž("MRS %0, m¥" : "ô" (
»suÉ
) );

275 (
»suÉ
);

276 
	}
}

279 #ià (
__ARM_FEATURE_CMSE
 == 3U)

285 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, m¥_ns" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

300 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

302 
__ASM
 vÞ©ž("MSR m¥, %0" : : "r" (
tÝOfMašSck
) : "sp");

303 
	}
}

306 #ià (
__ARM_FEATURE_CMSE
 == 3U)

312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
tÝOfMašSck
)

314 
__ASM
 vÞ©ž("MSR m¥_ns, %0" : : "r" (
tÝOfMašSck
) : "sp");

315 
	}
}

324 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

326 
ušt32_t
 
»suÉ
;

328 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

329 (
»suÉ
);

330 
	}
}

333 #ià (
__ARM_FEATURE_CMSE
 == 3U)

339 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

341 
ušt32_t
 
»suÉ
;

343 
__ASM
 vÞ©ž("MRS %0,…rimask_ns" : "ô" (
»suÉ
) );

344 (
»suÉ
);

345 
	}
}

354 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

356 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

357 
	}
}

360 #ià (
__ARM_FEATURE_CMSE
 == 3U)

366 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
´iMask
)

368 
__ASM
 vÞ©ž("MSR…rimask_ns, %0" : : "r" (
´iMask
) : "memory");

369 
	}
}

373 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

380 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

382 
__ASM
 volatile ("cpsie f" : : : "memory");

383 
	}
}

391 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

393 
__ASM
 volatile ("cpsid f" : : : "memory");

394 
	}
}

402 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

404 
ušt32_t
 
»suÉ
;

406 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

407 (
»suÉ
);

408 
	}
}

411 #ià (
__ARM_FEATURE_CMSE
 == 3U)

417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

419 
ušt32_t
 
»suÉ
;

421 
__ASM
 vÞ©ž("MRS %0, ba£´i_ns" : "ô" (
»suÉ
) );

422 (
»suÉ
);

423 
	}
}

432 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

434 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

435 
	}
}

438 #ià (
__ARM_FEATURE_CMSE
 == 3U)

444 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
v®ue
)

446 
__ASM
 vÞ©ž("MSR ba£´i_ns, %0" : : "r" (
v®ue
) : "memory");

447 
	}
}

457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

459 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

460 
	}
}

463 #ià (
__ARM_FEATURE_CMSE
 == 3U)

470 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_MAX_NS
(
ušt32_t
 
v®ue
)

472 
__ASM
 vÞ©ž("MSR ba£´i_max_ns, %0" : : "r" (
v®ue
) : "memory");

473 
	}
}

482 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

484 
ušt32_t
 
»suÉ
;

486 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

487 (
»suÉ
);

488 
	}
}

491 #ià (
__ARM_FEATURE_CMSE
 == 3U)

497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

499 
ušt32_t
 
»suÉ
;

501 
__ASM
 vÞ©ž("MRS %0, fauÉmask_ns" : "ô" (
»suÉ
) );

502 (
»suÉ
);

503 
	}
}

512 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

514 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

515 
	}
}

518 #ià (
__ARM_FEATURE_CMSE
 == 3U)

524 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
çuÉMask
)

526 
__ASM
 vÞ©ž("MSR fauÉmask_ns, %0" : : "r" (
çuÉMask
) : "memory");

527 
	}
}

534 #ià(
__ARM_ARCH_8M__
 == 1U)

541 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSPLIM
()

543 
ušt32_t
 
»suÉ
;

545 
__ASM
 vÞ©ž("MRS %0,…¥lim" : "ô" (
»suÉ
) );

546 (
»suÉ
);

547 
	}
}

550 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

556 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

558 
ušt32_t
 
»suÉ
;

560 
__ASM
 vÞ©ž("MRS %0,…¥lim_ns" : "ô" (
»suÉ
) );

561 (
»suÉ
);

562 
	}
}

571 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSPLIM
(
ušt32_t
 
ProcSckPŒLim™
)

573 
__ASM
 vÞ©ž("MSR…¥lim, %0" : : "r" (
ProcSckPŒLim™
));

574 
	}
}

577 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
ProcSckPŒLim™
)

585 
__ASM
 vÞ©ž("MSR…¥lim_ns, %0\n" : : "r" (
ProcSckPŒLim™
));

586 
	}
}

595 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSPLIM
()

597 
ušt32_t
 
»suÉ
;

599 
__ASM
 vÞ©ž("MRS %0, m¥lim" : "ô" (
»suÉ
) );

601 (
»suÉ
);

602 
	}
}

605 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

611 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

613 
ušt32_t
 
»suÉ
;

615 
__ASM
 vÞ©ž("MRS %0, m¥lim_ns" : "ô" (
»suÉ
) );

616 (
»suÉ
);

617 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSPLIM
(
ušt32_t
 
MašSckPŒLim™
)

628 
__ASM
 vÞ©ž("MSR m¥lim, %0" : : "r" (
MašSckPŒLim™
));

629 
	}
}

632 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

638 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
MašSckPŒLim™
)

640 
__ASM
 vÞ©ž("MSR m¥lim_ns, %0" : : "r" (
MašSckPŒLim™
));

641 
	}
}

647 #ià((
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

654 
	#__g‘_FPSCR
 
__bužtš_¬m_g‘_åsü


	)

656 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

658 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

659 
ušt32_t
 
»suÉ
;

661 
__ASM
 volatile ("");

662 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

663 
__ASM
 volatile ("");

664 (
»suÉ
);

668 
	}
}

671 #ià (
__ARM_FEATURE_CMSE
 == 3U)

677 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FPSCR_NS
()

679 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

680 
ušt32_t
 
»suÉ
;

682 
__ASM
 volatile ("");

683 
__ASM
 vÞ©ž("VMRS %0, fpsü_ns" : "ô" (
»suÉ
) );

684 
__ASM
 volatile ("");

685 (
»suÉ
);

689 
	}
}

698 
	#__£t_FPSCR
 
__bužtš_¬m_£t_åsü


	)

700 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

702 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

703 
__ASM
 volatile ("");

704 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

705 
__ASM
 volatile ("");

707 
	}
}

710 #ià (
__ARM_FEATURE_CMSE
 == 3U)

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FPSCR_NS
(
ušt32_t
 
åsü
)

718 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

719 
__ASM
 volatile ("");

720 
__ASM
 vÞ©ž("VMSR fpsü_ns, %0" : : "r" (
åsü
) : "vfpcc");

721 
__ASM
 volatile ("");

723 
	}
}

742 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

743 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

744 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

746 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

747 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

754 
	#__NOP
 
__bužtš_¬m_nÝ


	)

760 
	#__WFI
 
__bužtš_¬m_wfi


	)

768 
	#__WFE
 
__bužtš_¬m_wã


	)

775 
	#__SEV
 
__bužtš_¬m_£v


	)

784 
	#__ISB
(è
	`__bužtš_¬m_isb
(0xF);

	)

791 
	#__DSB
(è
	`__bužtš_¬m_dsb
(0xF);

	)

799 
	#__DMB
(è
	`__bužtš_¬m_dmb
(0xF);

	)

808 
	#__REV
 
__bužtš_bsw­32


	)

817 
	#__REV16
 
__bužtš_bsw­16


	)

819 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

821 
ušt32_t
 
»suÉ
;

823 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

824 (
»suÉ
);

825 
	}
}

836 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

838 
št32_t
 
»suÉ
;

840 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

841 (
»suÉ
);

842 
	}
}

852 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

854  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

855 
	}
}

865 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

875 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

877 
ušt32_t
 
»suÉ
;

879 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

880 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

882 
št32_t
 
s
 = 4 * 8 - 1;

884 
»suÉ
 = 
v®ue
;

885 
v®ue
 >>= 1U; value; value >>= 1U)

887 
»suÉ
 <<= 1U;

888 
»suÉ
 |ð
v®ue
 & 1U;

889 
s
--;

891 
»suÉ
 <<ð
s
;

893 (
»suÉ
);

894 
	}
}

903 
	#__CLZ
 
__bužtš_þz


	)

906 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

914 
	#__LDREXB
 (
ušt8_t
)
__bužtš_¬m_ld»x


	)

923 
	#__LDREXH
 (
ušt16_t
)
__bužtš_¬m_ld»x


	)

932 
	#__LDREXW
 (
ušt32_t
)
__bužtš_¬m_ld»x


	)

943 
	#__STREXB
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

954 
	#__STREXH
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

965 
	#__STREXW
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

972 
	#__CLREX
 
__bužtš_¬m_þ»x


	)

983 
	#__SSAT
(
ARG1
,
ARG2
è\

	)

985 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

986 
__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

987 
	g__RES
; \

998 
	#__USAT
 
__bužtš_¬m_u§t


	)

1000 
	#__USAT
(
ARG1
,
ARG2
è\

	)

1002 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1003 
__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1004 
	g__RES
; \

1016 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

1018 
ušt32_t
 
»suÉ
;

1020 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1021 (
»suÉ
);

1022 
	}
}

1031 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
±r
)

1033 
ušt32_t
 
»suÉ
;

1035 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1036  ((
ušt8_t
è
»suÉ
);

1037 
	}
}

1046 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
±r
)

1048 
ušt32_t
 
»suÉ
;

1050 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1051  ((
ušt16_t
è
»suÉ
);

1052 
	}
}

1061 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
±r
)

1063 
ušt32_t
 
»suÉ
;

1065 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1066 (
»suÉ
);

1067 
	}
}

1076 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1078 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1079 
	}
}

1088 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1090 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1091 
	}
}

1100 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1102 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
±r
è: "r" (
v®ue
) );

1103 
	}
}

1108 #ià(
__ARM_ARCH_8M__
 == 1U)

1116 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

1118 
ušt32_t
 
»suÉ
;

1120 
__ASM
 vÞ©ž("ldab %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1121  ((
ušt8_t
è
»suÉ
);

1122 
	}
}

1131 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

1133 
ušt32_t
 
»suÉ
;

1135 
__ASM
 vÞ©ž("ldah %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1136  ((
ušt16_t
è
»suÉ
);

1137 
	}
}

1146 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

1148 
ušt32_t
 
»suÉ
;

1150 
__ASM
 vÞ©ž("ld¨%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1151 (
»suÉ
);

1152 
	}
}

1161 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1163 
__ASM
 vÞ©ž("¡lb %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1164 
	}
}

1173 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1175 
__ASM
 vÞ©ž("¡lh %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1176 
	}
}

1185 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1187 
__ASM
 vÞ©ž("¡È%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1188 
	}
}

1197 
	#__LDAEXB
 (
ušt8_t
)
__bužtš_¬m_ld«x


	)

1206 
	#__LDAEXH
 (
ušt16_t
)
__bužtš_¬m_ld«x


	)

1215 
	#__LDAEX
 (
ušt32_t
)
__bužtš_¬m_ld«x


	)

1226 
	#__STLEXB
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1237 
	#__STLEXH
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1248 
	#__STLEX
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1261 #ià(
__ARM_FEATURE_DSP
 == 1U)

1263 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1265 
ušt32_t
 
»suÉ
;

1267 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1268 (
»suÉ
);

1269 
	}
}

1271 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1273 
ušt32_t
 
»suÉ
;

1275 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1276 (
»suÉ
);

1277 
	}
}

1279 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1281 
ušt32_t
 
»suÉ
;

1283 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1284 (
»suÉ
);

1285 
	}
}

1287 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1289 
ušt32_t
 
»suÉ
;

1291 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1292 (
»suÉ
);

1293 
	}
}

1295 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1297 
ušt32_t
 
»suÉ
;

1299 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1300 (
»suÉ
);

1301 
	}
}

1303 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1305 
ušt32_t
 
»suÉ
;

1307 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1308 (
»suÉ
);

1309 
	}
}

1312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1314 
ušt32_t
 
»suÉ
;

1316 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1317 (
»suÉ
);

1318 
	}
}

1320 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1322 
ušt32_t
 
»suÉ
;

1324 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1325 (
»suÉ
);

1326 
	}
}

1328 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1330 
ušt32_t
 
»suÉ
;

1332 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1333 (
»suÉ
);

1334 
	}
}

1336 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1338 
ušt32_t
 
»suÉ
;

1340 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1341 (
»suÉ
);

1342 
	}
}

1344 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1346 
ušt32_t
 
»suÉ
;

1348 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1349 (
»suÉ
);

1350 
	}
}

1352 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1354 
ušt32_t
 
»suÉ
;

1356 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1357 (
»suÉ
);

1358 
	}
}

1361 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1363 
ušt32_t
 
»suÉ
;

1365 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1366 (
»suÉ
);

1367 
	}
}

1369 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1371 
ušt32_t
 
»suÉ
;

1373 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1374 (
»suÉ
);

1375 
	}
}

1377 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1379 
ušt32_t
 
»suÉ
;

1381 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1382 (
»suÉ
);

1383 
	}
}

1385 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1387 
ušt32_t
 
»suÉ
;

1389 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1390 (
»suÉ
);

1391 
	}
}

1393 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1395 
ušt32_t
 
»suÉ
;

1397 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1398 (
»suÉ
);

1399 
	}
}

1401 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1403 
ušt32_t
 
»suÉ
;

1405 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1406 (
»suÉ
);

1407 
	}
}

1409 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1411 
ušt32_t
 
»suÉ
;

1413 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1414 (
»suÉ
);

1415 
	}
}

1417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1419 
ušt32_t
 
»suÉ
;

1421 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1422 (
»suÉ
);

1423 
	}
}

1425 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1427 
ušt32_t
 
»suÉ
;

1429 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1430 (
»suÉ
);

1431 
	}
}

1433 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1435 
ušt32_t
 
»suÉ
;

1437 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1438 (
»suÉ
);

1439 
	}
}

1441 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1443 
ušt32_t
 
»suÉ
;

1445 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1446 (
»suÉ
);

1447 
	}
}

1449 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1451 
ušt32_t
 
»suÉ
;

1453 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1454 (
»suÉ
);

1455 
	}
}

1457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1459 
ušt32_t
 
»suÉ
;

1461 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1462 (
»suÉ
);

1463 
	}
}

1465 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1467 
ušt32_t
 
»suÉ
;

1469 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1470 (
»suÉ
);

1471 
	}
}

1473 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1475 
ušt32_t
 
»suÉ
;

1477 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1478 (
»suÉ
);

1479 
	}
}

1481 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1483 
ušt32_t
 
»suÉ
;

1485 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1486 (
»suÉ
);

1487 
	}
}

1489 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1491 
ušt32_t
 
»suÉ
;

1493 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1494 (
»suÉ
);

1495 
	}
}

1497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1499 
ušt32_t
 
»suÉ
;

1501 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1502 (
»suÉ
);

1503 
	}
}

1505 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1507 
ušt32_t
 
»suÉ
;

1509 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1510 (
»suÉ
);

1511 
	}
}

1513 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1515 
ušt32_t
 
»suÉ
;

1517 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1518 (
»suÉ
);

1519 
	}
}

1521 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1523 
ušt32_t
 
»suÉ
;

1525 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1526 (
»suÉ
);

1527 
	}
}

1529 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1531 
ušt32_t
 
»suÉ
;

1533 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1534 (
»suÉ
);

1535 
	}
}

1537 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1539 
ušt32_t
 
»suÉ
;

1541 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1542 (
»suÉ
);

1543 
	}
}

1545 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1547 
ušt32_t
 
»suÉ
;

1549 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1550 (
»suÉ
);

1551 
	}
}

1553 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1555 
ušt32_t
 
»suÉ
;

1557 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1558 (
»suÉ
);

1559 
	}
}

1561 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1563 
ušt32_t
 
»suÉ
;

1565 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1566 (
»suÉ
);

1567 
	}
}

1569 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1571 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1572 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1573 
	g__RES
; \

1576 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1578 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1579 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1580 
	g__RES
; \

1583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1585 
ušt32_t
 
»suÉ
;

1587 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1588 (
»suÉ
);

1589 
	}
}

1591 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1593 
ušt32_t
 
»suÉ
;

1595 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1596 (
»suÉ
);

1597 
	}
}

1599 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1601 
ušt32_t
 
»suÉ
;

1603 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1604 (
»suÉ
);

1605 
	}
}

1607 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1609 
ušt32_t
 
»suÉ
;

1611 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1612 (
»suÉ
);

1613 
	}
}

1615 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1617 
ušt32_t
 
»suÉ
;

1619 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1620 (
»suÉ
);

1621 
	}
}

1623 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1625 
ušt32_t
 
»suÉ
;

1627 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1628 (
»suÉ
);

1629 
	}
}

1631 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1633 
ušt32_t
 
»suÉ
;

1635 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1636 (
»suÉ
);

1637 
	}
}

1639 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1641 
ušt32_t
 
»suÉ
;

1643 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1644 (
»suÉ
);

1645 
	}
}

1647 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1649 
	uÎ»g_u
{

1650 
ušt32_t
 
w32
[2];

1651 
ušt64_t
 
w64
;

1652 } 
Îr
;

1653 
Îr
.
w64
 = 
acc
;

1655 #iâdeà
__ARMEB__


1656 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1658 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1661 (
Îr
.
w64
);

1662 
	}
}

1664 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1666 
	uÎ»g_u
{

1667 
ušt32_t
 
w32
[2];

1668 
ušt64_t
 
w64
;

1669 } 
Îr
;

1670 
Îr
.
w64
 = 
acc
;

1672 #iâdeà
__ARMEB__


1673 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1675 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1678 (
Îr
.
w64
);

1679 
	}
}

1681 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1683 
ušt32_t
 
»suÉ
;

1685 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1686 (
»suÉ
);

1687 
	}
}

1689 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1691 
ušt32_t
 
»suÉ
;

1693 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1694 (
»suÉ
);

1695 
	}
}

1697 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1699 
ušt32_t
 
»suÉ
;

1701 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1702 (
»suÉ
);

1703 
	}
}

1705 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1707 
ušt32_t
 
»suÉ
;

1709 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1710 (
»suÉ
);

1711 
	}
}

1713 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1715 
	uÎ»g_u
{

1716 
ušt32_t
 
w32
[2];

1717 
ušt64_t
 
w64
;

1718 } 
Îr
;

1719 
Îr
.
w64
 = 
acc
;

1721 #iâdeà
__ARMEB__


1722 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1724 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1727 (
Îr
.
w64
);

1728 
	}
}

1730 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1732 
	uÎ»g_u
{

1733 
ušt32_t
 
w32
[2];

1734 
ušt64_t
 
w64
;

1735 } 
Îr
;

1736 
Îr
.
w64
 = 
acc
;

1738 #iâdeà
__ARMEB__


1739 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1741 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1744 (
Îr
.
w64
);

1745 
	}
}

1747 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1749 
ušt32_t
 
»suÉ
;

1751 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1752 (
»suÉ
);

1753 
	}
}

1755 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1757 
št32_t
 
»suÉ
;

1759 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1760 (
»suÉ
);

1761 
	}
}

1763 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1765 
št32_t
 
»suÉ
;

1767 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1768 (
»suÉ
);

1769 
	}
}

1771 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

1773 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1774 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1775 
	g__RES
; \

1778 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

1780 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1781 ià(
	gARG3
 == 0) \

1782 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1784 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1785 
	g__RES
; \

1788 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1790 
št32_t
 
»suÉ
;

1792 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1793 (
»suÉ
);

1794 
	}
}

	@Drivers/CMSIS/Include/cmsis_gcc.h

35 #iâdeà
__CMSIS_GCC_H


36 
	#__CMSIS_GCC_H


	)

39 #ià
defšed
 ( 
__GNUC__
 )

40 #´agm¨
GCC
 
dŸgno¡ic
 
push


41 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

42 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

43 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

58 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_œq
()

60 
__ASM
 volatile ("cpsie i" : : : "memory");

61 
	}
}

69 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_œq
()

71 
__ASM
 volatile ("cpsid i" : : : "memory");

72 
	}
}

80 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

82 
ušt32_t
 
»suÉ
;

84 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

85 (
»suÉ
);

86 
	}
}

94 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

96 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

97 
	}
}

105 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

107 
ušt32_t
 
»suÉ
;

109 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

110 (
»suÉ
);

111 
	}
}

119 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

121 
ušt32_t
 
»suÉ
;

123 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

124 (
»suÉ
);

125 
	}
}

134 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

136 
ušt32_t
 
»suÉ
;

138 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

139 (
»suÉ
);

140 
	}
}

148 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

150 
ušt32_t
 
»suÉ
;

152 
__ASM
 vÞ©ž("MRS %0,…¥\n" : "ô" (
»suÉ
) );

153 (
»suÉ
);

154 
	}
}

162 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

164 
__ASM
 vÞ©ž("MSR…¥, %0\n" : : "r" (
tÝOfProcSck
) : "sp");

165 
	}
}

173 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

175 
ušt32_t
 
»suÉ
;

177 
__ASM
 vÞ©ž("MRS %0, m¥\n" : "ô" (
»suÉ
) );

178 (
»suÉ
);

179 
	}
}

188 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

190 
__ASM
 vÞ©ž("MSR m¥, %0\n" : : "r" (
tÝOfMašSck
) : "sp");

191 
	}
}

199 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

201 
ušt32_t
 
»suÉ
;

203 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

204 (
»suÉ
);

205 
	}
}

213 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

215 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

216 
	}
}

219 #ià (
__CORTEX_M
 >= 0x03U)

226 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

228 
__ASM
 volatile ("cpsie f" : : : "memory");

229 
	}
}

237 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

239 
__ASM
 volatile ("cpsid f" : : : "memory");

240 
	}
}

248 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

250 
ušt32_t
 
»suÉ
;

252 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

253 (
»suÉ
);

254 
	}
}

262 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

264 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

265 
	}
}

274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

276 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

277 
	}
}

285 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

301 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

302 
	}
}

307 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

314 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

316 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

317 
ušt32_t
 
»suÉ
;

320 
__ASM
 volatile ("");

321 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

322 
__ASM
 volatile ("");

323 (
»suÉ
);

327 
	}
}

335 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

337 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

339 
__ASM
 volatile ("");

340 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

341 
__ASM
 volatile ("");

343 
	}
}

361 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

362 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

363 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

365 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

366 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

373 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__NOP
()

375 
__ASM
 volatile ("nop");

376 
	}
}

383 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFI
()

385 
__ASM
 volatile ("wfi");

386 
	}
}

394 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFE
()

396 
__ASM
 volatile ("wfe");

397 
	}
}

404 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__SEV
()

406 
__ASM
 volatile ("sev");

407 
	}
}

416 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__ISB
()

418 
__ASM
 volatile ("isb 0xF":::"memory");

419 
	}
}

427 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DSB
()

429 
__ASM
 volatile ("dsb 0xF":::"memory");

430 
	}
}

438 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DMB
()

440 
__ASM
 volatile ("dmb 0xF":::"memory");

441 
	}
}

450 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

452 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 5)

453  
	`__bužtš_bsw­32
(
v®ue
);

455 
ušt32_t
 
»suÉ
;

457 
__ASM
 vÞ©ž("»v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

458 (
»suÉ
);

460 
	}
}

469 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

471 
ušt32_t
 
»suÉ
;

473 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

474 (
»suÉ
);

475 
	}
}

484 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

486 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

487  ()
	`__bužtš_bsw­16
(
v®ue
);

489 
št32_t
 
»suÉ
;

491 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

492 (
»suÉ
);

494 
	}
}

504 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

506  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

507 
	}
}

517 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

526 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

528 
ušt32_t
 
»suÉ
;

530 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

531 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

533 
št32_t
 
s
 = 4 * 8 - 1;

535 
»suÉ
 = 
v®ue
;

536 
v®ue
 >>= 1U; value; value >>= 1U)

538 
»suÉ
 <<= 1U;

539 
»suÉ
 |ð
v®ue
 & 1U;

540 
s
--;

542 
»suÉ
 <<ð
s
;

544 (
»suÉ
);

545 
	}
}

554 
	#__CLZ
 
__bužtš_þz


	)

557 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

565 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

567 
ušt32_t
 
»suÉ
;

569 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

570 
__ASM
 vÞ©ž("ld»xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

575 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

577  ((
ušt8_t
è
»suÉ
);

578 
	}
}

587 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

589 
ušt32_t
 
»suÉ
;

591 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

592 
__ASM
 vÞ©ž("ld»xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

597 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

599  ((
ušt16_t
è
»suÉ
);

600 
	}
}

609 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

611 
ušt32_t
 
»suÉ
;

613 
__ASM
 vÞ©ž("ld»x %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

614 (
»suÉ
);

615 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

628 
ušt32_t
 
»suÉ
;

630 
__ASM
 vÞ©ž("¡»xb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

631 (
»suÉ
);

632 
	}
}

643 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

645 
ušt32_t
 
»suÉ
;

647 
__ASM
 vÞ©ž("¡»xh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

648 (
»suÉ
);

649 
	}
}

660 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

662 
ušt32_t
 
»suÉ
;

664 
__ASM
 vÞ©ž("¡»x %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" (
v®ue
) );

665 (
»suÉ
);

666 
	}
}

673 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__CLREX
()

675 
__ASM
 volatile ("clrex" ::: "memory");

676 
	}
}

686 
	#__SSAT
(
ARG1
,
ARG2
è\

	)

688 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

689 
__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

690 
	g__RES
; \

701 
	#__USAT
(
ARG1
,
ARG2
è\

	)

703 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

704 
__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

705 
	g__RES
; \

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

718 
ušt32_t
 
»suÉ
;

720 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

721 (
»suÉ
);

722 
	}
}

731 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
addr
)

733 
ušt32_t
 
»suÉ
;

735 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

736 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

741 
__ASM
 vÞ©ž("ldrbˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

743  ((
ušt8_t
è
»suÉ
);

744 
	}
}

753 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
addr
)

755 
ušt32_t
 
»suÉ
;

757 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

758 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

763 
__ASM
 vÞ©ž("ldrhˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

765  ((
ušt16_t
è
»suÉ
);

766 
	}
}

775 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
addr
)

777 
ušt32_t
 
»suÉ
;

779 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

780 (
»suÉ
);

781 
	}
}

790 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

792 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

793 
	}
}

802 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

804 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

805 
	}
}

814 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

816 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
addr
è: "r" (
v®ue
) );

817 
	}
}

830 #ià(
__CORTEX_M
 >= 0x04U)

832 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

834 
ušt32_t
 
»suÉ
;

836 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

837 (
»suÉ
);

838 
	}
}

840 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

842 
ušt32_t
 
»suÉ
;

844 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

845 (
»suÉ
);

846 
	}
}

848 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

850 
ušt32_t
 
»suÉ
;

852 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

853 (
»suÉ
);

854 
	}
}

856 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

858 
ušt32_t
 
»suÉ
;

860 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

861 (
»suÉ
);

862 
	}
}

864 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

866 
ušt32_t
 
»suÉ
;

868 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

869 (
»suÉ
);

870 
	}
}

872 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

874 
ušt32_t
 
»suÉ
;

876 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

877 (
»suÉ
);

878 
	}
}

881 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

883 
ušt32_t
 
»suÉ
;

885 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

886 (
»suÉ
);

887 
	}
}

889 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

891 
ušt32_t
 
»suÉ
;

893 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

894 (
»suÉ
);

895 
	}
}

897 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

899 
ušt32_t
 
»suÉ
;

901 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

902 (
»suÉ
);

903 
	}
}

905 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

907 
ušt32_t
 
»suÉ
;

909 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

910 (
»suÉ
);

911 
	}
}

913 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

915 
ušt32_t
 
»suÉ
;

917 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

918 (
»suÉ
);

919 
	}
}

921 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

923 
ušt32_t
 
»suÉ
;

925 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

926 (
»suÉ
);

927 
	}
}

930 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

932 
ušt32_t
 
»suÉ
;

934 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

935 (
»suÉ
);

936 
	}
}

938 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

940 
ušt32_t
 
»suÉ
;

942 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

943 (
»suÉ
);

944 
	}
}

946 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

948 
ušt32_t
 
»suÉ
;

950 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

951 (
»suÉ
);

952 
	}
}

954 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

956 
ušt32_t
 
»suÉ
;

958 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

959 (
»suÉ
);

960 
	}
}

962 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

964 
ušt32_t
 
»suÉ
;

966 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

967 (
»suÉ
);

968 
	}
}

970 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

972 
ušt32_t
 
»suÉ
;

974 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

975 (
»suÉ
);

976 
	}
}

978 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

980 
ušt32_t
 
»suÉ
;

982 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

983 (
»suÉ
);

984 
	}
}

986 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

988 
ušt32_t
 
»suÉ
;

990 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

991 (
»suÉ
);

992 
	}
}

994 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

996 
ušt32_t
 
»suÉ
;

998 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

999 (
»suÉ
);

1000 
	}
}

1002 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1004 
ušt32_t
 
»suÉ
;

1006 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1007 (
»suÉ
);

1008 
	}
}

1010 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1012 
ušt32_t
 
»suÉ
;

1014 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1015 (
»suÉ
);

1016 
	}
}

1018 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1020 
ušt32_t
 
»suÉ
;

1022 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1023 (
»suÉ
);

1024 
	}
}

1026 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1028 
ušt32_t
 
»suÉ
;

1030 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1031 (
»suÉ
);

1032 
	}
}

1034 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1036 
ušt32_t
 
»suÉ
;

1038 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1039 (
»suÉ
);

1040 
	}
}

1042 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1044 
ušt32_t
 
»suÉ
;

1046 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1047 (
»suÉ
);

1048 
	}
}

1050 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1052 
ušt32_t
 
»suÉ
;

1054 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1055 (
»suÉ
);

1056 
	}
}

1058 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1060 
ušt32_t
 
»suÉ
;

1062 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1063 (
»suÉ
);

1064 
	}
}

1066 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1068 
ušt32_t
 
»suÉ
;

1070 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1071 (
»suÉ
);

1072 
	}
}

1074 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1076 
ušt32_t
 
»suÉ
;

1078 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1079 (
»suÉ
);

1080 
	}
}

1082 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1084 
ušt32_t
 
»suÉ
;

1086 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1087 (
»suÉ
);

1088 
	}
}

1090 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1092 
ušt32_t
 
»suÉ
;

1094 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1095 (
»suÉ
);

1096 
	}
}

1098 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1100 
ušt32_t
 
»suÉ
;

1102 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1103 (
»suÉ
);

1104 
	}
}

1106 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1108 
ušt32_t
 
»suÉ
;

1110 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1111 (
»suÉ
);

1112 
	}
}

1114 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1116 
ušt32_t
 
»suÉ
;

1118 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1119 (
»suÉ
);

1120 
	}
}

1122 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1124 
ušt32_t
 
»suÉ
;

1126 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1127 (
»suÉ
);

1128 
	}
}

1130 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1132 
ušt32_t
 
»suÉ
;

1134 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1135 (
»suÉ
);

1136 
	}
}

1138 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1140 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1141 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1142 
	g__RES
; \

1145 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1147 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1148 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1149 
	g__RES
; \

1152 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1154 
ušt32_t
 
»suÉ
;

1156 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1157 (
»suÉ
);

1158 
	}
}

1160 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1162 
ušt32_t
 
»suÉ
;

1164 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1165 (
»suÉ
);

1166 
	}
}

1168 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1170 
ušt32_t
 
»suÉ
;

1172 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1173 (
»suÉ
);

1174 
	}
}

1176 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1178 
ušt32_t
 
»suÉ
;

1180 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1181 (
»suÉ
);

1182 
	}
}

1184 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1186 
ušt32_t
 
»suÉ
;

1188 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1189 (
»suÉ
);

1190 
	}
}

1192 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1194 
ušt32_t
 
»suÉ
;

1196 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1197 (
»suÉ
);

1198 
	}
}

1200 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1202 
ušt32_t
 
»suÉ
;

1204 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1205 (
»suÉ
);

1206 
	}
}

1208 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1210 
ušt32_t
 
»suÉ
;

1212 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1213 (
»suÉ
);

1214 
	}
}

1216 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1218 
	uÎ»g_u
{

1219 
ušt32_t
 
w32
[2];

1220 
ušt64_t
 
w64
;

1221 } 
Îr
;

1222 
Îr
.
w64
 = 
acc
;

1224 #iâdeà
__ARMEB__


1225 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1227 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1230 (
Îr
.
w64
);

1231 
	}
}

1233 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1235 
	uÎ»g_u
{

1236 
ušt32_t
 
w32
[2];

1237 
ušt64_t
 
w64
;

1238 } 
Îr
;

1239 
Îr
.
w64
 = 
acc
;

1241 #iâdeà
__ARMEB__


1242 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1244 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1247 (
Îr
.
w64
);

1248 
	}
}

1250 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1252 
ušt32_t
 
»suÉ
;

1254 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1255 (
»suÉ
);

1256 
	}
}

1258 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1260 
ušt32_t
 
»suÉ
;

1262 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1263 (
»suÉ
);

1264 
	}
}

1266 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1268 
ušt32_t
 
»suÉ
;

1270 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1271 (
»suÉ
);

1272 
	}
}

1274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1276 
ušt32_t
 
»suÉ
;

1278 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1279 (
»suÉ
);

1280 
	}
}

1282 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1284 
	uÎ»g_u
{

1285 
ušt32_t
 
w32
[2];

1286 
ušt64_t
 
w64
;

1287 } 
Îr
;

1288 
Îr
.
w64
 = 
acc
;

1290 #iâdeà
__ARMEB__


1291 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1293 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1296 (
Îr
.
w64
);

1297 
	}
}

1299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1301 
	uÎ»g_u
{

1302 
ušt32_t
 
w32
[2];

1303 
ušt64_t
 
w64
;

1304 } 
Îr
;

1305 
Îr
.
w64
 = 
acc
;

1307 #iâdeà
__ARMEB__


1308 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1310 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1313 (
Îr
.
w64
);

1314 
	}
}

1316 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1318 
ušt32_t
 
»suÉ
;

1320 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1321 (
»suÉ
);

1322 
	}
}

1324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1326 
št32_t
 
»suÉ
;

1328 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1329 (
»suÉ
);

1330 
	}
}

1332 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1334 
št32_t
 
»suÉ
;

1336 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1337 (
»suÉ
);

1338 
	}
}

1340 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

1342 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1343 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1344 
	g__RES
; \

1347 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

1349 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1350 ià(
	gARG3
 == 0) \

1351 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1353 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1354 
	g__RES
; \

1357 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1359 
št32_t
 
»suÉ
;

1361 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1362 (
»suÉ
);

1363 
	}
}

1369 #ià
defšed
 ( 
__GNUC__
 )

1370 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@Drivers/CMSIS/Include/core_cm0.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0_H_GENERIC


42 
	#__CORE_CM0_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM0_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0_H_DEPENDANT


175 
	#__CORE_CM0_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0_REV


184 
	#__CM0_REV
 0x0000U

	)

188 #iâdeà
__NVIC_PRIO_BITS


189 
	#__NVIC_PRIO_BITS
 2U

	)

193 #iâdeà
__V’dÜ_SysTickCÚfig


194 
	#__V’dÜ_SysTickCÚfig
 0U

	)

207 #ifdeà
__ýlu¥lus


208 
	#__I
 vÞ©ž

	)

210 
	#__I
 vÞ©žcÚ¡

	)

212 
	#__O
 vÞ©ž

	)

213 
	#__IO
 vÞ©ž

	)

216 
	#__IM
 vÞ©žcÚ¡

	)

217 
	#__OM
 vÞ©ž

	)

218 
	#__IOM
 vÞ©ž

	)

251 
ušt32_t
 
_»£rved0
:28;

252 
ušt32_t
 
V
:1;

253 
ušt32_t
 
C
:1;

254 
ušt32_t
 
Z
:1;

255 
ušt32_t
 
N
:1;

256 } 
b
;

257 
ušt32_t
 
w
;

258 } 
	tAPSR_Ty³
;

261 
	#APSR_N_Pos
 31U

	)

262 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

264 
	#APSR_Z_Pos
 30U

	)

265 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

267 
	#APSR_C_Pos
 29U

	)

268 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

270 
	#APSR_V_Pos
 28U

	)

271 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
ušt32_t
 
ISR
:9;

282 
ušt32_t
 
_»£rved0
:23;

283 } 
b
;

284 
ušt32_t
 
w
;

285 } 
	tIPSR_Ty³
;

288 
	#IPSR_ISR_Pos
 0U

	)

289 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

299 
ušt32_t
 
ISR
:9;

300 
ušt32_t
 
_»£rved0
:15;

301 
ušt32_t
 
T
:1;

302 
ušt32_t
 
_»£rved1
:3;

303 
ušt32_t
 
V
:1;

304 
ušt32_t
 
C
:1;

305 
ušt32_t
 
Z
:1;

306 
ušt32_t
 
N
:1;

307 } 
b
;

308 
ušt32_t
 
w
;

309 } 
	txPSR_Ty³
;

312 
	#xPSR_N_Pos
 31U

	)

313 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

315 
	#xPSR_Z_Pos
 30U

	)

316 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

318 
	#xPSR_C_Pos
 29U

	)

319 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

321 
	#xPSR_V_Pos
 28U

	)

322 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

324 
	#xPSR_T_Pos
 24U

	)

325 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

327 
	#xPSR_ISR_Pos
 0U

	)

328 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

338 
ušt32_t
 
_»£rved0
:1;

339 
ušt32_t
 
SPSEL
:1;

340 
ušt32_t
 
_»£rved1
:30;

341 } 
b
;

342 
ušt32_t
 
w
;

343 } 
	tCONTROL_Ty³
;

346 
	#CONTROL_SPSEL_Pos
 1U

	)

347 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

364 
__IOM
 
ušt32_t
 
ISER
[1U];

365 
ušt32_t
 
RESERVED0
[31U];

366 
__IOM
 
ušt32_t
 
ICER
[1U];

367 
ušt32_t
 
RSERVED1
[31U];

368 
__IOM
 
ušt32_t
 
ISPR
[1U];

369 
ušt32_t
 
RESERVED2
[31U];

370 
__IOM
 
ušt32_t
 
ICPR
[1U];

371 
ušt32_t
 
RESERVED3
[31U];

372 
ušt32_t
 
RESERVED4
[64U];

373 
__IOM
 
ušt32_t
 
IP
[8U];

374 } 
	tNVIC_Ty³
;

391 
__IM
 
ušt32_t
 
CPUID
;

392 
__IOM
 
ušt32_t
 
ICSR
;

393 
ušt32_t
 
RESERVED0
;

394 
__IOM
 
ušt32_t
 
AIRCR
;

395 
__IOM
 
ušt32_t
 
SCR
;

396 
__IOM
 
ušt32_t
 
CCR
;

397 
ušt32_t
 
RESERVED1
;

398 
__IOM
 
ušt32_t
 
SHP
[2U];

399 
__IOM
 
ušt32_t
 
SHCSR
;

400 } 
	tSCB_Ty³
;

403 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

404 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

406 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

407 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

409 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

410 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

412 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

413 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

415 
	#SCB_CPUID_REVISION_Pos
 0U

	)

416 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

419 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

420 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

422 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

423 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

425 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

426 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

428 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

429 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

431 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

432 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

434 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

435 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

437 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

438 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

440 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

441 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

443 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

444 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

447 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

448 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

450 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

451 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

453 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

454 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

456 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

457 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

459 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

460 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

463 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

464 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

466 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

467 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

469 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

470 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

473 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

474 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

476 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

477 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

480 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

481 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

498 
__IOM
 
ušt32_t
 
CTRL
;

499 
__IOM
 
ušt32_t
 
LOAD
;

500 
__IOM
 
ušt32_t
 
VAL
;

501 
__IM
 
ušt32_t
 
CALIB
;

502 } 
	tSysTick_Ty³
;

505 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

506 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

508 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

509 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

511 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

512 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

514 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

515 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

518 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

519 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

522 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

523 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

526 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

527 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

529 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

530 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

532 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

533 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

569 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

582 
	#SCS_BASE
 (0xE000E000ULè

	)

583 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

584 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

585 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

587 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

588 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

589 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

619 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

620 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

621 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

629 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

631 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

640 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

642 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

653 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

655 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

664 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

666 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

675 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

677 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

688 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

690 ià((
št32_t
)(
IRQn
) < 0)

692 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

693 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

697 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

698 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

712 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

715 ià((
št32_t
)(
IRQn
) < 0)

717 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

721 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

730 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

732 
__DSB
();

734 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

735 
SCB_AIRCR_SYSRESETREQ_Msk
);

736 
__DSB
();

740 
__NOP
();

756 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

769 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

771 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

776 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

777 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

778 
SysTick
->
VAL
 = 0UL;

779 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

780 
SysTick_CTRL_TICKINT_Msk
 |

781 
SysTick_CTRL_ENABLE_Msk
;

792 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm0plus.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0PLUS_H_GENERIC


42 
	#__CORE_CM0PLUS_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM0PLUS_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0PLUS_H_DEPENDANT


175 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0PLUS_REV


184 
	#__CM0PLUS_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__VTOR_PRESENT


194 
	#__VTOR_PRESENT
 0U

	)

198 #iâdeà
__NVIC_PRIO_BITS


199 
	#__NVIC_PRIO_BITS
 2U

	)

203 #iâdeà
__V’dÜ_SysTickCÚfig


204 
	#__V’dÜ_SysTickCÚfig
 0U

	)

217 #ifdeà
__ýlu¥lus


218 
	#__I
 vÞ©ž

	)

220 
	#__I
 vÞ©žcÚ¡

	)

222 
	#__O
 vÞ©ž

	)

223 
	#__IO
 vÞ©ž

	)

226 
	#__IM
 vÞ©žcÚ¡

	)

227 
	#__OM
 vÞ©ž

	)

228 
	#__IOM
 vÞ©ž

	)

262 
ušt32_t
 
_»£rved0
:28;

263 
ušt32_t
 
V
:1;

264 
ušt32_t
 
C
:1;

265 
ušt32_t
 
Z
:1;

266 
ušt32_t
 
N
:1;

267 } 
b
;

268 
ušt32_t
 
w
;

269 } 
	tAPSR_Ty³
;

272 
	#APSR_N_Pos
 31U

	)

273 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

275 
	#APSR_Z_Pos
 30U

	)

276 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

278 
	#APSR_C_Pos
 29U

	)

279 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

281 
	#APSR_V_Pos
 28U

	)

282 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
_»£rved1
:3;

314 
ušt32_t
 
V
:1;

315 
ušt32_t
 
C
:1;

316 
ušt32_t
 
Z
:1;

317 
ušt32_t
 
N
:1;

318 } 
b
;

319 
ušt32_t
 
w
;

320 } 
	txPSR_Ty³
;

323 
	#xPSR_N_Pos
 31U

	)

324 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

326 
	#xPSR_Z_Pos
 30U

	)

327 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

329 
	#xPSR_C_Pos
 29U

	)

330 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

332 
	#xPSR_V_Pos
 28U

	)

333 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

335 
	#xPSR_T_Pos
 24U

	)

336 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

338 
	#xPSR_ISR_Pos
 0U

	)

339 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

349 
ušt32_t
 
nPRIV
:1;

350 
ušt32_t
 
SPSEL
:1;

351 
ušt32_t
 
_»£rved1
:30;

352 } 
b
;

353 
ušt32_t
 
w
;

354 } 
	tCONTROL_Ty³
;

357 
	#CONTROL_SPSEL_Pos
 1U

	)

358 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

360 
	#CONTROL_nPRIV_Pos
 0U

	)

361 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

378 
__IOM
 
ušt32_t
 
ISER
[1U];

379 
ušt32_t
 
RESERVED0
[31U];

380 
__IOM
 
ušt32_t
 
ICER
[1U];

381 
ušt32_t
 
RSERVED1
[31U];

382 
__IOM
 
ušt32_t
 
ISPR
[1U];

383 
ušt32_t
 
RESERVED2
[31U];

384 
__IOM
 
ušt32_t
 
ICPR
[1U];

385 
ušt32_t
 
RESERVED3
[31U];

386 
ušt32_t
 
RESERVED4
[64U];

387 
__IOM
 
ušt32_t
 
IP
[8U];

388 } 
	tNVIC_Ty³
;

405 
__IM
 
ušt32_t
 
CPUID
;

406 
__IOM
 
ušt32_t
 
ICSR
;

407 #ià(
__VTOR_PRESENT
 == 1U)

408 
__IOM
 
ušt32_t
 
VTOR
;

410 
ušt32_t
 
RESERVED0
;

412 
__IOM
 
ušt32_t
 
AIRCR
;

413 
__IOM
 
ušt32_t
 
SCR
;

414 
__IOM
 
ušt32_t
 
CCR
;

415 
ušt32_t
 
RESERVED1
;

416 
__IOM
 
ušt32_t
 
SHP
[2U];

417 
__IOM
 
ušt32_t
 
SHCSR
;

418 } 
	tSCB_Ty³
;

421 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

422 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

424 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

425 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

427 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

428 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

430 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

431 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

433 
	#SCB_CPUID_REVISION_Pos
 0U

	)

434 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

437 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

438 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

440 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

441 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

443 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

444 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

446 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

447 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

449 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

450 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

452 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

453 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

455 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

456 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

458 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

459 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

461 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

462 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

464 #ià(
__VTOR_PRESENT
 == 1U)

466 
	#SCB_VTOR_TBLOFF_Pos
 8U

	)

467 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

471 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

472 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

474 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

475 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

477 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

478 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

480 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

481 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

483 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

484 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

487 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

488 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

490 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

491 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

493 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

494 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

497 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

498 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

500 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

501 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

504 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

505 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

522 
__IOM
 
ušt32_t
 
CTRL
;

523 
__IOM
 
ušt32_t
 
LOAD
;

524 
__IOM
 
ušt32_t
 
VAL
;

525 
__IM
 
ušt32_t
 
CALIB
;

526 } 
	tSysTick_Ty³
;

529 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

530 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

532 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

533 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

535 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

536 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

538 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

539 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

542 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

543 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

546 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

547 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

550 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

551 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

553 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

554 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

556 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

557 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 #ià(
__MPU_PRESENT
 == 1U)

574 
__IM
 
ušt32_t
 
TYPE
;

575 
__IOM
 
ušt32_t
 
CTRL
;

576 
__IOM
 
ušt32_t
 
RNR
;

577 
__IOM
 
ušt32_t
 
RBAR
;

578 
__IOM
 
ušt32_t
 
RASR
;

579 } 
	tMPU_Ty³
;

582 
	#MPU_TYPE_IREGION_Pos
 16U

	)

583 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

585 
	#MPU_TYPE_DREGION_Pos
 8U

	)

586 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

588 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

589 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

592 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

593 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

595 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

596 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

598 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

599 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

602 
	#MPU_RNR_REGION_Pos
 0U

	)

603 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

606 
	#MPU_RBAR_ADDR_Pos
 8U

	)

607 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

609 
	#MPU_RBAR_VALID_Pos
 4U

	)

610 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

612 
	#MPU_RBAR_REGION_Pos
 0U

	)

613 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

616 
	#MPU_RASR_ATTRS_Pos
 16U

	)

617 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

619 
	#MPU_RASR_XN_Pos
 28U

	)

620 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

622 
	#MPU_RASR_AP_Pos
 24U

	)

623 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

625 
	#MPU_RASR_TEX_Pos
 19U

	)

626 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

628 
	#MPU_RASR_S_Pos
 18U

	)

629 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

631 
	#MPU_RASR_C_Pos
 17U

	)

632 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

634 
	#MPU_RASR_B_Pos
 16U

	)

635 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

637 
	#MPU_RASR_SRD_Pos
 8U

	)

638 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

640 
	#MPU_RASR_SIZE_Pos
 1U

	)

641 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

643 
	#MPU_RASR_ENABLE_Pos
 0U

	)

644 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

673 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

681 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

694 
	#SCS_BASE
 (0xE000E000ULè

	)

695 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

696 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

697 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

699 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

700 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

701 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

703 #ià(
__MPU_PRESENT
 == 1U)

704 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

705 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

735 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

736 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

737 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

745 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

747 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

756 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

758 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

769 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

771 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

780 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

782 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

791 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

793 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

806 ià((
št32_t
)(
IRQn
) < 0)

808 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

809 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

813 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

814 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

828 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

831 ià((
št32_t
)(
IRQn
) < 0)

833 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

837 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

846 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

848 
__DSB
();

850 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

851 
SCB_AIRCR_SYSRESETREQ_Msk
);

852 
__DSB
();

856 
__NOP
();

872 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

885 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

887 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

892 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

893 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

894 
SysTick
->
VAL
 = 0UL;

895 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

896 
SysTick_CTRL_TICKINT_Msk
 |

897 
SysTick_CTRL_ENABLE_Msk
;

908 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm3.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM3_H_GENERIC


42 
	#__CORE_CM3_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM3_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM3_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM3_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x03Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM3_H_DEPENDANT


175 
	#__CORE_CM3_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM3_REV


184 
	#__CM3_REV
 0x0200U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 } 
	tSCB_Ty³
;

443 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

444 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

446 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

447 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

449 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

450 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

452 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

453 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

455 
	#SCB_CPUID_REVISION_Pos
 0U

	)

456 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

459 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

460 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

462 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

463 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

465 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

466 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

468 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

469 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

471 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

472 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

474 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

475 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

477 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

478 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

480 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

481 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

483 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

484 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

486 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

487 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

490 #ià(
__CM3_REV
 < 0x0201U)

491 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

492 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

494 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

495 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

497 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

498 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

505 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

506 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

508 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

509 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

511 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

512 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

514 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

515 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

517 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

518 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

520 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

521 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

524 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

525 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

527 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

528 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

530 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

531 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

534 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

535 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

537 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

538 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

540 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

541 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

543 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

544 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

546 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

547 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

549 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

550 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

553 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

554 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

557 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

560 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

562 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

563 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

565 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

566 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

569 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

572 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

574 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

575 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

577 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

578 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

580 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

581 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

583 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

584 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

586 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

587 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

590 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

592 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

593 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

596 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

597 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

600 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

602 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

603 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

606 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

607 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

609 
	#SCB_HFSR_FORCED_Pos
 30U

	)

610 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

612 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

613 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

616 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

617 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

619 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

620 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

622 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

623 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

625 
	#SCB_DFSR_BKPT_Pos
 1U

	)

626 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

628 
	#SCB_DFSR_HALTED_Pos
 0U

	)

629 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

646 
ušt32_t
 
RESERVED0
[1U];

647 
__IM
 
ušt32_t
 
ICTR
;

648 #ià((
defšed
 
__CM3_REV
) && (__CM3_REV >= 0x200U))

649 
__IOM
 
ušt32_t
 
ACTLR
;

651 
ušt32_t
 
RESERVED1
[1U];

653 } 
	tSCnSCB_Ty³
;

656 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

657 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

661 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

662 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

664 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

665 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

667 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

668 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

685 
__IOM
 
ušt32_t
 
CTRL
;

686 
__IOM
 
ušt32_t
 
LOAD
;

687 
__IOM
 
ušt32_t
 
VAL
;

688 
__IM
 
ušt32_t
 
CALIB
;

689 } 
	tSysTick_Ty³
;

692 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

693 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

695 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

696 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

698 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

699 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

701 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

702 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

705 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

706 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

709 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

710 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

713 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

714 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

716 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

717 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

719 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

720 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

737 
__OM
 union

739 
__OM
 
ušt8_t
 
u8
;

740 
__OM
 
ušt16_t
 
u16
;

741 
__OM
 
ušt32_t
 
u32
;

742 } 
PORT
 [32U];

743 
ušt32_t
 
RESERVED0
[864U];

744 
__IOM
 
ušt32_t
 
TER
;

745 
ušt32_t
 
RESERVED1
[15U];

746 
__IOM
 
ušt32_t
 
TPR
;

747 
ušt32_t
 
RESERVED2
[15U];

748 
__IOM
 
ušt32_t
 
TCR
;

749 
ušt32_t
 
RESERVED3
[29U];

750 
__OM
 
ušt32_t
 
IWR
;

751 
__IM
 
ušt32_t
 
IRR
;

752 
__IOM
 
ušt32_t
 
IMCR
;

753 
ušt32_t
 
RESERVED4
[43U];

754 
__OM
 
ušt32_t
 
LAR
;

755 
__IM
 
ušt32_t
 
LSR
;

756 
ušt32_t
 
RESERVED5
[6U];

757 
__IM
 
ušt32_t
 
PID4
;

758 
__IM
 
ušt32_t
 
PID5
;

759 
__IM
 
ušt32_t
 
PID6
;

760 
__IM
 
ušt32_t
 
PID7
;

761 
__IM
 
ušt32_t
 
PID0
;

762 
__IM
 
ušt32_t
 
PID1
;

763 
__IM
 
ušt32_t
 
PID2
;

764 
__IM
 
ušt32_t
 
PID3
;

765 
__IM
 
ušt32_t
 
CID0
;

766 
__IM
 
ušt32_t
 
CID1
;

767 
__IM
 
ušt32_t
 
CID2
;

768 
__IM
 
ušt32_t
 
CID3
;

769 } 
	tITM_Ty³
;

772 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

773 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

776 
	#ITM_TCR_BUSY_Pos
 23U

	)

777 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

779 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

780 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

782 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

783 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

785 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

786 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

788 
	#ITM_TCR_SWOENA_Pos
 4U

	)

789 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

791 
	#ITM_TCR_DWTENA_Pos
 3U

	)

792 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

794 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

795 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

797 
	#ITM_TCR_TSENA_Pos
 1U

	)

798 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

800 
	#ITM_TCR_ITMENA_Pos
 0U

	)

801 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

804 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

805 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

808 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

809 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

812 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

813 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

816 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

817 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

819 
	#ITM_LSR_Acûss_Pos
 1U

	)

820 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

822 
	#ITM_LSR_P»£Á_Pos
 0U

	)

823 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

840 
__IOM
 
ušt32_t
 
CTRL
;

841 
__IOM
 
ušt32_t
 
CYCCNT
;

842 
__IOM
 
ušt32_t
 
CPICNT
;

843 
__IOM
 
ušt32_t
 
EXCCNT
;

844 
__IOM
 
ušt32_t
 
SLEEPCNT
;

845 
__IOM
 
ušt32_t
 
LSUCNT
;

846 
__IOM
 
ušt32_t
 
FOLDCNT
;

847 
__IM
 
ušt32_t
 
PCSR
;

848 
__IOM
 
ušt32_t
 
COMP0
;

849 
__IOM
 
ušt32_t
 
MASK0
;

850 
__IOM
 
ušt32_t
 
FUNCTION0
;

851 
ušt32_t
 
RESERVED0
[1U];

852 
__IOM
 
ušt32_t
 
COMP1
;

853 
__IOM
 
ušt32_t
 
MASK1
;

854 
__IOM
 
ušt32_t
 
FUNCTION1
;

855 
ušt32_t
 
RESERVED1
[1U];

856 
__IOM
 
ušt32_t
 
COMP2
;

857 
__IOM
 
ušt32_t
 
MASK2
;

858 
__IOM
 
ušt32_t
 
FUNCTION2
;

859 
ušt32_t
 
RESERVED2
[1U];

860 
__IOM
 
ušt32_t
 
COMP3
;

861 
__IOM
 
ušt32_t
 
MASK3
;

862 
__IOM
 
ušt32_t
 
FUNCTION3
;

863 } 
	tDWT_Ty³
;

866 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

867 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

869 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

870 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

872 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

873 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

875 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

876 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

878 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

879 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

881 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

882 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

884 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

885 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

887 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

888 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

890 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

891 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

893 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

894 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

896 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

897 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

899 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

900 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

902 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

903 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

905 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

906 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

908 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

909 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

911 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

912 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

914 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

915 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

917 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

918 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

921 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

922 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

925 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

926 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

929 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

930 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

933 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

934 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

937 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

938 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

941 
	#DWT_MASK_MASK_Pos
 0U

	)

942 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

945 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

946 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

948 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

949 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

951 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

952 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

954 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

955 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

957 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

958 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

960 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

961 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

963 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

964 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

966 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

967 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

969 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

970 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

987 
__IOM
 
ušt32_t
 
SSPSR
;

988 
__IOM
 
ušt32_t
 
CSPSR
;

989 
ušt32_t
 
RESERVED0
[2U];

990 
__IOM
 
ušt32_t
 
ACPR
;

991 
ušt32_t
 
RESERVED1
[55U];

992 
__IOM
 
ušt32_t
 
SPPR
;

993 
ušt32_t
 
RESERVED2
[131U];

994 
__IM
 
ušt32_t
 
FFSR
;

995 
__IOM
 
ušt32_t
 
FFCR
;

996 
__IM
 
ušt32_t
 
FSCR
;

997 
ušt32_t
 
RESERVED3
[759U];

998 
__IM
 
ušt32_t
 
TRIGGER
;

999 
__IM
 
ušt32_t
 
FIFO0
;

1000 
__IM
 
ušt32_t
 
ITATBCTR2
;

1001 
ušt32_t
 
RESERVED4
[1U];

1002 
__IM
 
ušt32_t
 
ITATBCTR0
;

1003 
__IM
 
ušt32_t
 
FIFO1
;

1004 
__IOM
 
ušt32_t
 
ITCTRL
;

1005 
ušt32_t
 
RESERVED5
[39U];

1006 
__IOM
 
ušt32_t
 
CLAIMSET
;

1007 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1008 
ušt32_t
 
RESERVED7
[8U];

1009 
__IM
 
ušt32_t
 
DEVID
;

1010 
__IM
 
ušt32_t
 
DEVTYPE
;

1011 } 
	tTPI_Ty³
;

1014 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1015 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1018 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1019 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1022 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1023 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1025 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1026 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1028 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1029 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1031 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1032 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1035 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1036 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1038 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1039 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1042 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1043 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1046 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1047 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1049 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1050 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1052 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1053 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1055 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1056 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1058 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1059 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1061 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1062 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1064 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1065 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1068 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1069 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1072 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1073 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1075 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1076 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1078 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1079 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1081 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1082 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1084 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1085 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1087 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1088 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1090 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1091 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1094 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1095 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1098 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1099 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1102 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1103 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1105 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1106 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1108 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1109 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1111 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1112 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1114 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1115 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1117 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1118 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1121 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1122 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1124 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1125 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1130 #ià(
__MPU_PRESENT
 == 1U)

1143 
__IM
 
ušt32_t
 
TYPE
;

1144 
__IOM
 
ušt32_t
 
CTRL
;

1145 
__IOM
 
ušt32_t
 
RNR
;

1146 
__IOM
 
ušt32_t
 
RBAR
;

1147 
__IOM
 
ušt32_t
 
RASR
;

1148 
__IOM
 
ušt32_t
 
RBAR_A1
;

1149 
__IOM
 
ušt32_t
 
RASR_A1
;

1150 
__IOM
 
ušt32_t
 
RBAR_A2
;

1151 
__IOM
 
ušt32_t
 
RASR_A2
;

1152 
__IOM
 
ušt32_t
 
RBAR_A3
;

1153 
__IOM
 
ušt32_t
 
RASR_A3
;

1154 } 
	tMPU_Ty³
;

1157 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1158 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1160 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1161 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1163 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1164 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1167 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1168 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1170 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1171 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1173 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1174 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1177 
	#MPU_RNR_REGION_Pos
 0U

	)

1178 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1181 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1182 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1184 
	#MPU_RBAR_VALID_Pos
 4U

	)

1185 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1187 
	#MPU_RBAR_REGION_Pos
 0U

	)

1188 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1191 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1192 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1194 
	#MPU_RASR_XN_Pos
 28U

	)

1195 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1197 
	#MPU_RASR_AP_Pos
 24U

	)

1198 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1200 
	#MPU_RASR_TEX_Pos
 19U

	)

1201 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1203 
	#MPU_RASR_S_Pos
 18U

	)

1204 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1206 
	#MPU_RASR_C_Pos
 17U

	)

1207 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1209 
	#MPU_RASR_B_Pos
 16U

	)

1210 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1212 
	#MPU_RASR_SRD_Pos
 8U

	)

1213 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1215 
	#MPU_RASR_SIZE_Pos
 1U

	)

1216 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1218 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1219 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1237 
__IOM
 
ušt32_t
 
DHCSR
;

1238 
__OM
 
ušt32_t
 
DCRSR
;

1239 
__IOM
 
ušt32_t
 
DCRDR
;

1240 
__IOM
 
ušt32_t
 
DEMCR
;

1241 } 
	tCÜeDebug_Ty³
;

1244 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1248 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1251 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1254 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1257 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1260 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1262 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1263 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1265 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1266 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1268 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1269 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1271 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1272 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1274 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1275 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1277 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1278 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1281 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1282 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1284 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1285 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1288 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1289 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1292 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1295 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1298 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1301 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1304 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1307 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1309 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1310 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1312 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1313 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1315 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1316 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1318 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1319 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1321 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1322 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1324 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1325 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1343 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1351 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1364 
	#SCS_BASE
 (0xE000E000ULè

	)

1365 
	#ITM_BASE
 (0xE0000000ULè

	)

1366 
	#DWT_BASE
 (0xE0001000ULè

	)

1367 
	#TPI_BASE
 (0xE0040000ULè

	)

1368 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1369 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1370 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1371 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1373 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1374 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1375 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1376 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1377 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1378 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1379 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1380 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1382 #ià(
__MPU_PRESENT
 == 1U)

1383 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1384 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1422 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1424 
ušt32_t
 
»g_v®ue
;

1425 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1427 
»g_v®ue
 = 
SCB
->
AIRCR
;

1428 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1429 
»g_v®ue
 = (reg_value |

1430 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1431 (
PriÜ™yGroupTmp
 << 8U) );

1432 
SCB
->
AIRCR
 = 
»g_v®ue
;

1441 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1443  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1452 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1454 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1463 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1465 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1476 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1478 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1487 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1489 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1498 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1500 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1511 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1513 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1524 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1526 ià((
št32_t
)(
IRQn
) < 0)

1528 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1532 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1546 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1549 ià((
št32_t
)(
IRQn
) < 0)

1551 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1555 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1571 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1573 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1574 
ušt32_t
 
P»em±PriÜ™yB™s
;

1575 
ušt32_t
 
SubPriÜ™yB™s
;

1577 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1578 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1581 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1582 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1598 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1600 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
ušt32_t
 
P»em±PriÜ™yB™s
;

1602 
ušt32_t
 
SubPriÜ™yB™s
;

1604 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1605 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1607 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1608 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1616 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1618 
__DSB
();

1620 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1621 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1622 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1623 
__DSB
();

1627 
__NOP
();

1643 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1656 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1658 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1663 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1664 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1665 
SysTick
->
VAL
 = 0UL;

1666 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1667 
SysTick_CTRL_TICKINT_Msk
 |

1668 
SysTick_CTRL_ENABLE_Msk
;

1686 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1687 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1698 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1700 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1701 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1703 
ITM
->
PORT
[0U].
u32
 == 0UL)

1705 
__NOP
();

1707 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1709  (
	gch
);

1719 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1721 
št32_t
 
	gch
 = -1;

1723 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1725 
ch
 = 
ITM_RxBufãr
;

1726 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1729  (
	gch
);

1739 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1742 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1757 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm4.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM4_H_GENERIC


42 
	#__CORE_CM4_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM4_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM4_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM4_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x04Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM4_H_DEPENDANT


223 
	#__CORE_CM4_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM4_REV


232 
	#__CM4_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__NVIC_PRIO_BITS


247 
	#__NVIC_PRIO_BITS
 4U

	)

251 #iâdeà
__V’dÜ_SysTickCÚfig


252 
	#__V’dÜ_SysTickCÚfig
 0U

	)

265 #ifdeà
__ýlu¥lus


266 
	#__I
 vÞ©ž

	)

268 
	#__I
 vÞ©žcÚ¡

	)

270 
	#__O
 vÞ©ž

	)

271 
	#__IO
 vÞ©ž

	)

274 
	#__IM
 vÞ©žcÚ¡

	)

275 
	#__OM
 vÞ©ž

	)

276 
	#__IOM
 vÞ©ž

	)

312 
ušt32_t
 
_»£rved0
:16;

313 
ušt32_t
 
GE
:4;

314 
ušt32_t
 
_»£rved1
:7;

315 
ušt32_t
 
Q
:1;

316 
ušt32_t
 
V
:1;

317 
ušt32_t
 
C
:1;

318 
ušt32_t
 
Z
:1;

319 
ušt32_t
 
N
:1;

320 } 
b
;

321 
ušt32_t
 
w
;

322 } 
	tAPSR_Ty³
;

325 
	#APSR_N_Pos
 31U

	)

326 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

328 
	#APSR_Z_Pos
 30U

	)

329 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

331 
	#APSR_C_Pos
 29U

	)

332 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

334 
	#APSR_V_Pos
 28U

	)

335 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

337 
	#APSR_Q_Pos
 27U

	)

338 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

340 
	#APSR_GE_Pos
 16U

	)

341 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

351 
ušt32_t
 
ISR
:9;

352 
ušt32_t
 
_»£rved0
:23;

353 } 
b
;

354 
ušt32_t
 
w
;

355 } 
	tIPSR_Ty³
;

358 
	#IPSR_ISR_Pos
 0U

	)

359 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

369 
ušt32_t
 
ISR
:9;

370 
ušt32_t
 
_»£rved0
:7;

371 
ušt32_t
 
GE
:4;

372 
ušt32_t
 
_»£rved1
:4;

373 
ušt32_t
 
T
:1;

374 
ušt32_t
 
IT
:2;

375 
ušt32_t
 
Q
:1;

376 
ušt32_t
 
V
:1;

377 
ušt32_t
 
C
:1;

378 
ušt32_t
 
Z
:1;

379 
ušt32_t
 
N
:1;

380 } 
b
;

381 
ušt32_t
 
w
;

382 } 
	txPSR_Ty³
;

385 
	#xPSR_N_Pos
 31U

	)

386 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

388 
	#xPSR_Z_Pos
 30U

	)

389 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

391 
	#xPSR_C_Pos
 29U

	)

392 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

394 
	#xPSR_V_Pos
 28U

	)

395 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

397 
	#xPSR_Q_Pos
 27U

	)

398 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

400 
	#xPSR_IT_Pos
 25U

	)

401 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

403 
	#xPSR_T_Pos
 24U

	)

404 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

406 
	#xPSR_GE_Pos
 16U

	)

407 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

409 
	#xPSR_ISR_Pos
 0U

	)

410 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

420 
ušt32_t
 
nPRIV
:1;

421 
ušt32_t
 
SPSEL
:1;

422 
ušt32_t
 
FPCA
:1;

423 
ušt32_t
 
_»£rved0
:29;

424 } 
b
;

425 
ušt32_t
 
w
;

426 } 
	tCONTROL_Ty³
;

429 
	#CONTROL_FPCA_Pos
 2U

	)

430 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

432 
	#CONTROL_SPSEL_Pos
 1U

	)

433 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

435 
	#CONTROL_nPRIV_Pos
 0U

	)

436 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

453 
__IOM
 
ušt32_t
 
ISER
[8U];

454 
ušt32_t
 
RESERVED0
[24U];

455 
__IOM
 
ušt32_t
 
ICER
[8U];

456 
ušt32_t
 
RSERVED1
[24U];

457 
__IOM
 
ušt32_t
 
ISPR
[8U];

458 
ušt32_t
 
RESERVED2
[24U];

459 
__IOM
 
ušt32_t
 
ICPR
[8U];

460 
ušt32_t
 
RESERVED3
[24U];

461 
__IOM
 
ušt32_t
 
IABR
[8U];

462 
ušt32_t
 
RESERVED4
[56U];

463 
__IOM
 
ušt8_t
 
IP
[240U];

464 
ušt32_t
 
RESERVED5
[644U];

465 
__OM
 
ušt32_t
 
STIR
;

466 } 
	tNVIC_Ty³
;

469 
	#NVIC_STIR_INTID_Pos
 0U

	)

470 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

487 
__IM
 
ušt32_t
 
CPUID
;

488 
__IOM
 
ušt32_t
 
ICSR
;

489 
__IOM
 
ušt32_t
 
VTOR
;

490 
__IOM
 
ušt32_t
 
AIRCR
;

491 
__IOM
 
ušt32_t
 
SCR
;

492 
__IOM
 
ušt32_t
 
CCR
;

493 
__IOM
 
ušt8_t
 
SHP
[12U];

494 
__IOM
 
ušt32_t
 
SHCSR
;

495 
__IOM
 
ušt32_t
 
CFSR
;

496 
__IOM
 
ušt32_t
 
HFSR
;

497 
__IOM
 
ušt32_t
 
DFSR
;

498 
__IOM
 
ušt32_t
 
MMFAR
;

499 
__IOM
 
ušt32_t
 
BFAR
;

500 
__IOM
 
ušt32_t
 
AFSR
;

501 
__IM
 
ušt32_t
 
PFR
[2U];

502 
__IM
 
ušt32_t
 
DFR
;

503 
__IM
 
ušt32_t
 
ADR
;

504 
__IM
 
ušt32_t
 
MMFR
[4U];

505 
__IM
 
ušt32_t
 
ISAR
[5U];

506 
ušt32_t
 
RESERVED0
[5U];

507 
__IOM
 
ušt32_t
 
CPACR
;

508 } 
	tSCB_Ty³
;

511 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

512 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

514 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

515 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

517 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

518 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

520 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

521 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

523 
	#SCB_CPUID_REVISION_Pos
 0U

	)

524 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

527 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

528 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

530 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

531 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

533 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

534 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

536 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

537 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

539 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

540 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

542 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

543 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

545 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

546 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

548 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

549 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

551 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

552 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

554 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

555 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

558 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

559 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

562 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

563 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

565 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

566 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

568 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

569 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

571 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

572 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

574 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

575 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

577 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

578 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

580 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

581 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

584 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

585 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

587 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

588 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

590 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

591 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

594 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

595 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

597 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

598 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

600 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

601 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

603 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

604 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

606 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

607 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

609 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

610 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

613 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

614 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

616 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

617 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

619 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

620 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

622 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

623 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

625 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

626 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

628 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

629 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

631 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

632 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

634 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

635 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

637 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

638 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

640 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

641 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

643 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

644 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

646 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

647 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

649 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

650 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

652 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

653 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

656 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

657 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

659 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

660 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

662 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

663 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

666 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

667 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

669 
	#SCB_HFSR_FORCED_Pos
 30U

	)

670 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

672 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

673 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

676 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

677 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

679 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

680 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

682 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

683 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

685 
	#SCB_DFSR_BKPT_Pos
 1U

	)

686 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

688 
	#SCB_DFSR_HALTED_Pos
 0U

	)

689 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

706 
ušt32_t
 
RESERVED0
[1U];

707 
__IM
 
ušt32_t
 
ICTR
;

708 
__IOM
 
ušt32_t
 
ACTLR
;

709 } 
	tSCnSCB_Ty³
;

712 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

713 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

716 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

717 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

719 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

720 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

722 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

723 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

725 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

726 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

728 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

729 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

746 
__IOM
 
ušt32_t
 
CTRL
;

747 
__IOM
 
ušt32_t
 
LOAD
;

748 
__IOM
 
ušt32_t
 
VAL
;

749 
__IM
 
ušt32_t
 
CALIB
;

750 } 
	tSysTick_Ty³
;

753 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

754 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

756 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

757 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

759 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

760 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

762 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

763 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

766 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

767 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

770 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

771 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

774 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

775 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

777 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

778 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

780 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

781 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

798 
__OM
 union

800 
__OM
 
ušt8_t
 
u8
;

801 
__OM
 
ušt16_t
 
u16
;

802 
__OM
 
ušt32_t
 
u32
;

803 } 
PORT
 [32U];

804 
ušt32_t
 
RESERVED0
[864U];

805 
__IOM
 
ušt32_t
 
TER
;

806 
ušt32_t
 
RESERVED1
[15U];

807 
__IOM
 
ušt32_t
 
TPR
;

808 
ušt32_t
 
RESERVED2
[15U];

809 
__IOM
 
ušt32_t
 
TCR
;

810 
ušt32_t
 
RESERVED3
[29U];

811 
__OM
 
ušt32_t
 
IWR
;

812 
__IM
 
ušt32_t
 
IRR
;

813 
__IOM
 
ušt32_t
 
IMCR
;

814 
ušt32_t
 
RESERVED4
[43U];

815 
__OM
 
ušt32_t
 
LAR
;

816 
__IM
 
ušt32_t
 
LSR
;

817 
ušt32_t
 
RESERVED5
[6U];

818 
__IM
 
ušt32_t
 
PID4
;

819 
__IM
 
ušt32_t
 
PID5
;

820 
__IM
 
ušt32_t
 
PID6
;

821 
__IM
 
ušt32_t
 
PID7
;

822 
__IM
 
ušt32_t
 
PID0
;

823 
__IM
 
ušt32_t
 
PID1
;

824 
__IM
 
ušt32_t
 
PID2
;

825 
__IM
 
ušt32_t
 
PID3
;

826 
__IM
 
ušt32_t
 
CID0
;

827 
__IM
 
ušt32_t
 
CID1
;

828 
__IM
 
ušt32_t
 
CID2
;

829 
__IM
 
ušt32_t
 
CID3
;

830 } 
	tITM_Ty³
;

833 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

834 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

837 
	#ITM_TCR_BUSY_Pos
 23U

	)

838 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

840 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

841 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

843 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

844 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

846 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

847 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

849 
	#ITM_TCR_SWOENA_Pos
 4U

	)

850 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

852 
	#ITM_TCR_DWTENA_Pos
 3U

	)

853 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

855 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

856 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

858 
	#ITM_TCR_TSENA_Pos
 1U

	)

859 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

861 
	#ITM_TCR_ITMENA_Pos
 0U

	)

862 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

865 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

866 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

869 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

870 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

873 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

874 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

877 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

878 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

880 
	#ITM_LSR_Acûss_Pos
 1U

	)

881 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

883 
	#ITM_LSR_P»£Á_Pos
 0U

	)

884 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

901 
__IOM
 
ušt32_t
 
CTRL
;

902 
__IOM
 
ušt32_t
 
CYCCNT
;

903 
__IOM
 
ušt32_t
 
CPICNT
;

904 
__IOM
 
ušt32_t
 
EXCCNT
;

905 
__IOM
 
ušt32_t
 
SLEEPCNT
;

906 
__IOM
 
ušt32_t
 
LSUCNT
;

907 
__IOM
 
ušt32_t
 
FOLDCNT
;

908 
__IM
 
ušt32_t
 
PCSR
;

909 
__IOM
 
ušt32_t
 
COMP0
;

910 
__IOM
 
ušt32_t
 
MASK0
;

911 
__IOM
 
ušt32_t
 
FUNCTION0
;

912 
ušt32_t
 
RESERVED0
[1U];

913 
__IOM
 
ušt32_t
 
COMP1
;

914 
__IOM
 
ušt32_t
 
MASK1
;

915 
__IOM
 
ušt32_t
 
FUNCTION1
;

916 
ušt32_t
 
RESERVED1
[1U];

917 
__IOM
 
ušt32_t
 
COMP2
;

918 
__IOM
 
ušt32_t
 
MASK2
;

919 
__IOM
 
ušt32_t
 
FUNCTION2
;

920 
ušt32_t
 
RESERVED2
[1U];

921 
__IOM
 
ušt32_t
 
COMP3
;

922 
__IOM
 
ušt32_t
 
MASK3
;

923 
__IOM
 
ušt32_t
 
FUNCTION3
;

924 } 
	tDWT_Ty³
;

927 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

928 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

930 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

931 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

933 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

934 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

936 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

937 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

939 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

940 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

942 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

943 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

945 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

946 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

948 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

949 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

951 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

952 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

954 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

955 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

957 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

958 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

960 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

961 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

963 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

964 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

966 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

967 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

969 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

970 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

972 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

973 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

975 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

976 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

978 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

979 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

982 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

983 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

986 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

987 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

990 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

991 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

994 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

995 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

998 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

999 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1002 
	#DWT_MASK_MASK_Pos
 0U

	)

1003 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1006 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1007 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1009 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1010 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1012 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1013 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1015 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1016 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1018 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1019 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1021 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1022 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1024 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1025 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1027 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1028 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1030 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1031 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1048 
__IOM
 
ušt32_t
 
SSPSR
;

1049 
__IOM
 
ušt32_t
 
CSPSR
;

1050 
ušt32_t
 
RESERVED0
[2U];

1051 
__IOM
 
ušt32_t
 
ACPR
;

1052 
ušt32_t
 
RESERVED1
[55U];

1053 
__IOM
 
ušt32_t
 
SPPR
;

1054 
ušt32_t
 
RESERVED2
[131U];

1055 
__IM
 
ušt32_t
 
FFSR
;

1056 
__IOM
 
ušt32_t
 
FFCR
;

1057 
__IM
 
ušt32_t
 
FSCR
;

1058 
ušt32_t
 
RESERVED3
[759U];

1059 
__IM
 
ušt32_t
 
TRIGGER
;

1060 
__IM
 
ušt32_t
 
FIFO0
;

1061 
__IM
 
ušt32_t
 
ITATBCTR2
;

1062 
ušt32_t
 
RESERVED4
[1U];

1063 
__IM
 
ušt32_t
 
ITATBCTR0
;

1064 
__IM
 
ušt32_t
 
FIFO1
;

1065 
__IOM
 
ušt32_t
 
ITCTRL
;

1066 
ušt32_t
 
RESERVED5
[39U];

1067 
__IOM
 
ušt32_t
 
CLAIMSET
;

1068 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1069 
ušt32_t
 
RESERVED7
[8U];

1070 
__IM
 
ušt32_t
 
DEVID
;

1071 
__IM
 
ušt32_t
 
DEVTYPE
;

1072 } 
	tTPI_Ty³
;

1075 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1076 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1079 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1080 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1083 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1084 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1086 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1087 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1089 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1090 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1092 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1093 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1096 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1097 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1099 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1100 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1103 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1104 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1107 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1108 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1110 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1111 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1113 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1114 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1116 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1117 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1119 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1120 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1122 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1123 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1125 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1126 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1129 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1130 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1133 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1134 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1136 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1137 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1139 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1140 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1142 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1143 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1145 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1146 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1148 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1149 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1151 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1152 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1155 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1156 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1159 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1160 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1163 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1164 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1166 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1167 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1169 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1170 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1172 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1173 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1175 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1176 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1178 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1179 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1182 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1183 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1185 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1186 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1191 #ià(
__MPU_PRESENT
 == 1U)

1204 
__IM
 
ušt32_t
 
TYPE
;

1205 
__IOM
 
ušt32_t
 
CTRL
;

1206 
__IOM
 
ušt32_t
 
RNR
;

1207 
__IOM
 
ušt32_t
 
RBAR
;

1208 
__IOM
 
ušt32_t
 
RASR
;

1209 
__IOM
 
ušt32_t
 
RBAR_A1
;

1210 
__IOM
 
ušt32_t
 
RASR_A1
;

1211 
__IOM
 
ušt32_t
 
RBAR_A2
;

1212 
__IOM
 
ušt32_t
 
RASR_A2
;

1213 
__IOM
 
ušt32_t
 
RBAR_A3
;

1214 
__IOM
 
ušt32_t
 
RASR_A3
;

1215 } 
	tMPU_Ty³
;

1218 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1219 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1221 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1222 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1224 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1225 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1228 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1229 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1231 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1232 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1234 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1235 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1238 
	#MPU_RNR_REGION_Pos
 0U

	)

1239 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1242 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1243 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1245 
	#MPU_RBAR_VALID_Pos
 4U

	)

1246 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1248 
	#MPU_RBAR_REGION_Pos
 0U

	)

1249 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1252 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1253 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1255 
	#MPU_RASR_XN_Pos
 28U

	)

1256 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1258 
	#MPU_RASR_AP_Pos
 24U

	)

1259 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1261 
	#MPU_RASR_TEX_Pos
 19U

	)

1262 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1264 
	#MPU_RASR_S_Pos
 18U

	)

1265 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1267 
	#MPU_RASR_C_Pos
 17U

	)

1268 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1270 
	#MPU_RASR_B_Pos
 16U

	)

1271 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1273 
	#MPU_RASR_SRD_Pos
 8U

	)

1274 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1276 
	#MPU_RASR_SIZE_Pos
 1U

	)

1277 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1279 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1280 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1286 #ià(
__FPU_PRESENT
 == 1U)

1299 
ušt32_t
 
RESERVED0
[1U];

1300 
__IOM
 
ušt32_t
 
FPCCR
;

1301 
__IOM
 
ušt32_t
 
FPCAR
;

1302 
__IOM
 
ušt32_t
 
FPDSCR
;

1303 
__IM
 
ušt32_t
 
MVFR0
;

1304 
__IM
 
ušt32_t
 
MVFR1
;

1305 } 
	tFPU_Ty³
;

1308 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1309 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1311 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1312 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1314 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1315 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1317 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1318 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1320 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1321 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1323 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1324 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1326 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1327 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1329 
	#FPU_FPCCR_USER_Pos
 1U

	)

1330 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1332 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1333 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1336 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1337 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1340 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1341 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1343 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1344 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1346 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1347 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1349 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1350 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1353 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1354 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1356 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1357 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1359 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1360 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1362 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1363 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1365 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1366 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1368 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1369 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1371 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1372 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1374 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1375 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1378 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1379 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1381 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1382 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1384 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1385 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1387 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1388 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1406 
__IOM
 
ušt32_t
 
DHCSR
;

1407 
__OM
 
ušt32_t
 
DCRSR
;

1408 
__IOM
 
ušt32_t
 
DCRDR
;

1409 
__IOM
 
ušt32_t
 
DEMCR
;

1410 } 
	tCÜeDebug_Ty³
;

1413 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1414 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1416 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1417 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1419 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1420 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1422 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1423 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1425 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1426 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1428 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1429 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1431 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1432 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1434 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1435 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1437 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1438 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1440 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1441 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1443 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1444 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1446 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1447 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1450 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1451 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1453 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1454 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1457 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1458 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1460 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1461 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1463 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1464 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1466 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1467 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1469 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1470 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1472 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1473 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1475 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1476 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1478 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1479 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1481 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1482 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1484 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1485 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1487 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1488 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1490 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1491 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1493 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1494 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1512 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1520 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1533 
	#SCS_BASE
 (0xE000E000ULè

	)

1534 
	#ITM_BASE
 (0xE0000000ULè

	)

1535 
	#DWT_BASE
 (0xE0001000ULè

	)

1536 
	#TPI_BASE
 (0xE0040000ULè

	)

1537 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1538 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1539 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1540 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1542 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1543 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1544 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1545 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1546 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1547 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1548 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1549 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1551 #ià(
__MPU_PRESENT
 == 1U)

1552 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1553 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1556 #ià(
__FPU_PRESENT
 == 1U)

1557 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1558 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1596 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1598 
ušt32_t
 
»g_v®ue
;

1599 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
»g_v®ue
 = 
SCB
->
AIRCR
;

1602 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1603 
»g_v®ue
 = (reg_value |

1604 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1605 (
PriÜ™yGroupTmp
 << 8U) );

1606 
SCB
->
AIRCR
 = 
»g_v®ue
;

1615 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1617  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1626 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1628 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1637 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1639 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1650 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1652 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1661 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1663 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1672 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1674 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1685 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1687 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1698 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1700 ià((
št32_t
)(
IRQn
) < 0)

1702 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1706 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1720 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1723 ià((
št32_t
)(
IRQn
) < 0)

1725 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1729 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1745 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1747 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1748 
ušt32_t
 
P»em±PriÜ™yB™s
;

1749 
ušt32_t
 
SubPriÜ™yB™s
;

1751 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1752 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1755 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1756 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1772 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1774 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1775 
ušt32_t
 
P»em±PriÜ™yB™s
;

1776 
ušt32_t
 
SubPriÜ™yB™s
;

1778 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1779 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1781 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1782 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1790 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1792 
__DSB
();

1794 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1795 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1796 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1797 
__DSB
();

1801 
__NOP
();

1817 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1830 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1832 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1837 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1838 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1839 
SysTick
->
VAL
 = 0UL;

1840 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1841 
SysTick_CTRL_TICKINT_Msk
 |

1842 
SysTick_CTRL_ENABLE_Msk
;

1860 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1861 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1872 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1874 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1875 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1877 
ITM
->
PORT
[0U].
u32
 == 0UL)

1879 
__NOP
();

1881 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1883  (
	gch
);

1893 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1895 
št32_t
 
	gch
 = -1;

1897 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1899 
ch
 = 
ITM_RxBufãr
;

1900 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1903  (
	gch
);

1913 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1916 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1931 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm7.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM7_H_GENERIC


42 
	#__CORE_CM7_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM7_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM7_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM7_CMSIS_VERSION
 ((
__CM7_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM7_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x07Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM7_H_DEPENDANT


223 
	#__CORE_CM7_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM7_REV


232 
	#__CM7_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__ICACHE_PRESENT


247 
	#__ICACHE_PRESENT
 0U

	)

251 #iâdeà
__DCACHE_PRESENT


252 
	#__DCACHE_PRESENT
 0U

	)

256 #iâdeà
__DTCM_PRESENT


257 
	#__DTCM_PRESENT
 0U

	)

261 #iâdeà
__NVIC_PRIO_BITS


262 
	#__NVIC_PRIO_BITS
 3U

	)

266 #iâdeà
__V’dÜ_SysTickCÚfig


267 
	#__V’dÜ_SysTickCÚfig
 0U

	)

280 #ifdeà
__ýlu¥lus


281 
	#__I
 vÞ©ž

	)

283 
	#__I
 vÞ©žcÚ¡

	)

285 
	#__O
 vÞ©ž

	)

286 
	#__IO
 vÞ©ž

	)

289 
	#__IM
 vÞ©žcÚ¡

	)

290 
	#__OM
 vÞ©ž

	)

291 
	#__IOM
 vÞ©ž

	)

327 
ušt32_t
 
_»£rved0
:16;

328 
ušt32_t
 
GE
:4;

329 
ušt32_t
 
_»£rved1
:7;

330 
ušt32_t
 
Q
:1;

331 
ušt32_t
 
V
:1;

332 
ušt32_t
 
C
:1;

333 
ušt32_t
 
Z
:1;

334 
ušt32_t
 
N
:1;

335 } 
b
;

336 
ušt32_t
 
w
;

337 } 
	tAPSR_Ty³
;

340 
	#APSR_N_Pos
 31U

	)

341 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

343 
	#APSR_Z_Pos
 30U

	)

344 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

346 
	#APSR_C_Pos
 29U

	)

347 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

349 
	#APSR_V_Pos
 28U

	)

350 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

352 
	#APSR_Q_Pos
 27U

	)

353 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

355 
	#APSR_GE_Pos
 16U

	)

356 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

366 
ušt32_t
 
ISR
:9;

367 
ušt32_t
 
_»£rved0
:23;

368 } 
b
;

369 
ušt32_t
 
w
;

370 } 
	tIPSR_Ty³
;

373 
	#IPSR_ISR_Pos
 0U

	)

374 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

384 
ušt32_t
 
ISR
:9;

385 
ušt32_t
 
_»£rved0
:7;

386 
ušt32_t
 
GE
:4;

387 
ušt32_t
 
_»£rved1
:4;

388 
ušt32_t
 
T
:1;

389 
ušt32_t
 
IT
:2;

390 
ušt32_t
 
Q
:1;

391 
ušt32_t
 
V
:1;

392 
ušt32_t
 
C
:1;

393 
ušt32_t
 
Z
:1;

394 
ušt32_t
 
N
:1;

395 } 
b
;

396 
ušt32_t
 
w
;

397 } 
	txPSR_Ty³
;

400 
	#xPSR_N_Pos
 31U

	)

401 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

403 
	#xPSR_Z_Pos
 30U

	)

404 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

406 
	#xPSR_C_Pos
 29U

	)

407 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

409 
	#xPSR_V_Pos
 28U

	)

410 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

412 
	#xPSR_Q_Pos
 27U

	)

413 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

415 
	#xPSR_IT_Pos
 25U

	)

416 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

418 
	#xPSR_T_Pos
 24U

	)

419 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

421 
	#xPSR_GE_Pos
 16U

	)

422 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

424 
	#xPSR_ISR_Pos
 0U

	)

425 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

435 
ušt32_t
 
nPRIV
:1;

436 
ušt32_t
 
SPSEL
:1;

437 
ušt32_t
 
FPCA
:1;

438 
ušt32_t
 
_»£rved0
:29;

439 } 
b
;

440 
ušt32_t
 
w
;

441 } 
	tCONTROL_Ty³
;

444 
	#CONTROL_FPCA_Pos
 2U

	)

445 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

447 
	#CONTROL_SPSEL_Pos
 1U

	)

448 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

450 
	#CONTROL_nPRIV_Pos
 0U

	)

451 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

468 
__IOM
 
ušt32_t
 
ISER
[8U];

469 
ušt32_t
 
RESERVED0
[24U];

470 
__IOM
 
ušt32_t
 
ICER
[8U];

471 
ušt32_t
 
RSERVED1
[24U];

472 
__IOM
 
ušt32_t
 
ISPR
[8U];

473 
ušt32_t
 
RESERVED2
[24U];

474 
__IOM
 
ušt32_t
 
ICPR
[8U];

475 
ušt32_t
 
RESERVED3
[24U];

476 
__IOM
 
ušt32_t
 
IABR
[8U];

477 
ušt32_t
 
RESERVED4
[56U];

478 
__IOM
 
ušt8_t
 
IP
[240U];

479 
ušt32_t
 
RESERVED5
[644U];

480 
__OM
 
ušt32_t
 
STIR
;

481 } 
	tNVIC_Ty³
;

484 
	#NVIC_STIR_INTID_Pos
 0U

	)

485 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

502 
__IM
 
ušt32_t
 
CPUID
;

503 
__IOM
 
ušt32_t
 
ICSR
;

504 
__IOM
 
ušt32_t
 
VTOR
;

505 
__IOM
 
ušt32_t
 
AIRCR
;

506 
__IOM
 
ušt32_t
 
SCR
;

507 
__IOM
 
ušt32_t
 
CCR
;

508 
__IOM
 
ušt8_t
 
SHPR
[12U];

509 
__IOM
 
ušt32_t
 
SHCSR
;

510 
__IOM
 
ušt32_t
 
CFSR
;

511 
__IOM
 
ušt32_t
 
HFSR
;

512 
__IOM
 
ušt32_t
 
DFSR
;

513 
__IOM
 
ušt32_t
 
MMFAR
;

514 
__IOM
 
ušt32_t
 
BFAR
;

515 
__IOM
 
ušt32_t
 
AFSR
;

516 
__IM
 
ušt32_t
 
ID_PFR
[2U];

517 
__IM
 
ušt32_t
 
ID_DFR
;

518 
__IM
 
ušt32_t
 
ID_AFR
;

519 
__IM
 
ušt32_t
 
ID_MFR
[4U];

520 
__IM
 
ušt32_t
 
ID_ISAR
[5U];

521 
ušt32_t
 
RESERVED0
[1U];

522 
__IM
 
ušt32_t
 
CLIDR
;

523 
__IM
 
ušt32_t
 
CTR
;

524 
__IM
 
ušt32_t
 
CCSIDR
;

525 
__IOM
 
ušt32_t
 
CSSELR
;

526 
__IOM
 
ušt32_t
 
CPACR
;

527 
ušt32_t
 
RESERVED3
[93U];

528 
__OM
 
ušt32_t
 
STIR
;

529 
ušt32_t
 
RESERVED4
[15U];

530 
__IM
 
ušt32_t
 
MVFR0
;

531 
__IM
 
ušt32_t
 
MVFR1
;

532 
__IM
 
ušt32_t
 
MVFR2
;

533 
ušt32_t
 
RESERVED5
[1U];

534 
__OM
 
ušt32_t
 
ICIALLU
;

535 
ušt32_t
 
RESERVED6
[1U];

536 
__OM
 
ušt32_t
 
ICIMVAU
;

537 
__OM
 
ušt32_t
 
DCIMVAC
;

538 
__OM
 
ušt32_t
 
DCISW
;

539 
__OM
 
ušt32_t
 
DCCMVAU
;

540 
__OM
 
ušt32_t
 
DCCMVAC
;

541 
__OM
 
ušt32_t
 
DCCSW
;

542 
__OM
 
ušt32_t
 
DCCIMVAC
;

543 
__OM
 
ušt32_t
 
DCCISW
;

544 
ušt32_t
 
RESERVED7
[6U];

545 
__IOM
 
ušt32_t
 
ITCMCR
;

546 
__IOM
 
ušt32_t
 
DTCMCR
;

547 
__IOM
 
ušt32_t
 
AHBPCR
;

548 
__IOM
 
ušt32_t
 
CACR
;

549 
__IOM
 
ušt32_t
 
AHBSCR
;

550 
ušt32_t
 
RESERVED8
[1U];

551 
__IOM
 
ušt32_t
 
ABFSR
;

552 } 
	tSCB_Ty³
;

555 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

556 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

558 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

559 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

561 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

562 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

564 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

565 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

567 
	#SCB_CPUID_REVISION_Pos
 0U

	)

568 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

571 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

572 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

574 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

575 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

577 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

578 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

580 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

581 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

583 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

584 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

586 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

587 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

589 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

590 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

592 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

593 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

595 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

596 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

598 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

599 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

602 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

603 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

606 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

607 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

609 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

610 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

612 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

613 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

615 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

616 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

618 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

619 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

621 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

622 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

624 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

625 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

628 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

629 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

631 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

632 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

634 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

635 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

638 
	#SCB_CCR_BP_Pos
 18U

	)

639 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

641 
	#SCB_CCR_IC_Pos
 17U

	)

642 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

644 
	#SCB_CCR_DC_Pos
 16U

	)

645 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

647 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

648 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

650 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

651 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

653 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

654 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

656 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

657 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

659 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

660 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

662 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

663 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

666 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

667 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

669 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

670 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

672 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

673 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

675 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

676 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

678 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

679 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

681 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

682 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

684 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

685 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

687 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

688 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

690 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

691 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

693 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

694 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

696 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

697 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

699 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

700 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

702 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

703 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

705 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

706 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

709 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

710 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

712 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

713 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

715 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

716 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

719 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

720 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

722 
	#SCB_HFSR_FORCED_Pos
 30U

	)

723 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

725 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

726 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

729 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

730 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

732 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

733 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

735 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

736 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

738 
	#SCB_DFSR_BKPT_Pos
 1U

	)

739 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

741 
	#SCB_DFSR_HALTED_Pos
 0U

	)

742 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

745 
	#SCB_CLIDR_LOUU_Pos
 27U

	)

746 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
è

	)

748 
	#SCB_CLIDR_LOC_Pos
 24U

	)

749 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_LOC_Pos
è

	)

752 
	#SCB_CTR_FORMAT_Pos
 29U

	)

753 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
è

	)

755 
	#SCB_CTR_CWG_Pos
 24U

	)

756 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
è

	)

758 
	#SCB_CTR_ERG_Pos
 20U

	)

759 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
è

	)

761 
	#SCB_CTR_DMINLINE_Pos
 16U

	)

762 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
è

	)

764 
	#SCB_CTR_IMINLINE_Pos
 0U

	)

765 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

768 
	#SCB_CCSIDR_WT_Pos
 31U

	)

769 
	#SCB_CCSIDR_WT_Msk
 (1UL << 
SCB_CCSIDR_WT_Pos
è

	)

771 
	#SCB_CCSIDR_WB_Pos
 30U

	)

772 
	#SCB_CCSIDR_WB_Msk
 (1UL << 
SCB_CCSIDR_WB_Pos
è

	)

774 
	#SCB_CCSIDR_RA_Pos
 29U

	)

775 
	#SCB_CCSIDR_RA_Msk
 (1UL << 
SCB_CCSIDR_RA_Pos
è

	)

777 
	#SCB_CCSIDR_WA_Pos
 28U

	)

778 
	#SCB_CCSIDR_WA_Msk
 (1UL << 
SCB_CCSIDR_WA_Pos
è

	)

780 
	#SCB_CCSIDR_NUMSETS_Pos
 13U

	)

781 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
è

	)

783 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3U

	)

784 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
è

	)

786 
	#SCB_CCSIDR_LINESIZE_Pos
 0U

	)

787 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

790 
	#SCB_CSSELR_LEVEL_Pos
 1U

	)

791 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
è

	)

793 
	#SCB_CSSELR_IND_Pos
 0U

	)

794 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

797 
	#SCB_STIR_INTID_Pos
 0U

	)

798 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

801 
	#SCB_DCISW_WAY_Pos
 30U

	)

802 
	#SCB_DCISW_WAY_Msk
 (3UL << 
SCB_DCISW_WAY_Pos
è

	)

804 
	#SCB_DCISW_SET_Pos
 5U

	)

805 
	#SCB_DCISW_SET_Msk
 (0x1FFUL << 
SCB_DCISW_SET_Pos
è

	)

808 
	#SCB_DCCSW_WAY_Pos
 30U

	)

809 
	#SCB_DCCSW_WAY_Msk
 (3UL << 
SCB_DCCSW_WAY_Pos
è

	)

811 
	#SCB_DCCSW_SET_Pos
 5U

	)

812 
	#SCB_DCCSW_SET_Msk
 (0x1FFUL << 
SCB_DCCSW_SET_Pos
è

	)

815 
	#SCB_DCCISW_WAY_Pos
 30U

	)

816 
	#SCB_DCCISW_WAY_Msk
 (3UL << 
SCB_DCCISW_WAY_Pos
è

	)

818 
	#SCB_DCCISW_SET_Pos
 5U

	)

819 
	#SCB_DCCISW_SET_Msk
 (0x1FFUL << 
SCB_DCCISW_SET_Pos
è

	)

822 
	#SCB_ITCMCR_SZ_Pos
 3U

	)

823 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
è

	)

825 
	#SCB_ITCMCR_RETEN_Pos
 2U

	)

826 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
è

	)

828 
	#SCB_ITCMCR_RMW_Pos
 1U

	)

829 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
è

	)

831 
	#SCB_ITCMCR_EN_Pos
 0U

	)

832 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

835 
	#SCB_DTCMCR_SZ_Pos
 3U

	)

836 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
è

	)

838 
	#SCB_DTCMCR_RETEN_Pos
 2U

	)

839 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
è

	)

841 
	#SCB_DTCMCR_RMW_Pos
 1U

	)

842 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
è

	)

844 
	#SCB_DTCMCR_EN_Pos
 0U

	)

845 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

848 
	#SCB_AHBPCR_SZ_Pos
 1U

	)

849 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
è

	)

851 
	#SCB_AHBPCR_EN_Pos
 0U

	)

852 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

855 
	#SCB_CACR_FORCEWT_Pos
 2U

	)

856 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
è

	)

858 
	#SCB_CACR_ECCEN_Pos
 1U

	)

859 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
è

	)

861 
	#SCB_CACR_SIWT_Pos
 0U

	)

862 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

865 
	#SCB_AHBSCR_INITCOUNT_Pos
 11U

	)

866 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
è

	)

868 
	#SCB_AHBSCR_TPRI_Pos
 2U

	)

869 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
è

	)

871 
	#SCB_AHBSCR_CTL_Pos
 0U

	)

872 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

875 
	#SCB_ABFSR_AXIMTYPE_Pos
 8U

	)

876 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
è

	)

878 
	#SCB_ABFSR_EPPB_Pos
 4U

	)

879 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
è

	)

881 
	#SCB_ABFSR_AXIM_Pos
 3U

	)

882 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
è

	)

884 
	#SCB_ABFSR_AHBP_Pos
 2U

	)

885 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
è

	)

887 
	#SCB_ABFSR_DTCM_Pos
 1U

	)

888 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
è

	)

890 
	#SCB_ABFSR_ITCM_Pos
 0U

	)

891 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

908 
ušt32_t
 
RESERVED0
[1U];

909 
__IM
 
ušt32_t
 
ICTR
;

910 
__IOM
 
ušt32_t
 
ACTLR
;

911 } 
	tSCnSCB_Ty³
;

914 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

915 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

918 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Pos
 12U

	)

919 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Msk
 (1UL << 
SCnSCB_ACTLR_DISITMATBFLUSH_Pos
è

	)

921 
	#SCnSCB_ACTLR_DISRAMODE_Pos
 11U

	)

922 
	#SCnSCB_ACTLR_DISRAMODE_Msk
 (1UL << 
SCnSCB_ACTLR_DISRAMODE_Pos
è

	)

924 
	#SCnSCB_ACTLR_FPEXCODIS_Pos
 10U

	)

925 
	#SCnSCB_ACTLR_FPEXCODIS_Msk
 (1UL << 
SCnSCB_ACTLR_FPEXCODIS_Pos
è

	)

927 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

928 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

930 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

931 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

948 
__IOM
 
ušt32_t
 
CTRL
;

949 
__IOM
 
ušt32_t
 
LOAD
;

950 
__IOM
 
ušt32_t
 
VAL
;

951 
__IM
 
ušt32_t
 
CALIB
;

952 } 
	tSysTick_Ty³
;

955 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

956 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

958 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

959 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

961 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

962 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

964 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

965 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

968 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

969 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

972 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

973 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

976 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

977 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

979 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

980 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

982 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

983 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

1000 
__OM
 union

1002 
__OM
 
ušt8_t
 
u8
;

1003 
__OM
 
ušt16_t
 
u16
;

1004 
__OM
 
ušt32_t
 
u32
;

1005 } 
PORT
 [32U];

1006 
ušt32_t
 
RESERVED0
[864U];

1007 
__IOM
 
ušt32_t
 
TER
;

1008 
ušt32_t
 
RESERVED1
[15U];

1009 
__IOM
 
ušt32_t
 
TPR
;

1010 
ušt32_t
 
RESERVED2
[15U];

1011 
__IOM
 
ušt32_t
 
TCR
;

1012 
ušt32_t
 
RESERVED3
[29U];

1013 
__OM
 
ušt32_t
 
IWR
;

1014 
__IM
 
ušt32_t
 
IRR
;

1015 
__IOM
 
ušt32_t
 
IMCR
;

1016 
ušt32_t
 
RESERVED4
[43U];

1017 
__OM
 
ušt32_t
 
LAR
;

1018 
__IM
 
ušt32_t
 
LSR
;

1019 
ušt32_t
 
RESERVED5
[6U];

1020 
__IM
 
ušt32_t
 
PID4
;

1021 
__IM
 
ušt32_t
 
PID5
;

1022 
__IM
 
ušt32_t
 
PID6
;

1023 
__IM
 
ušt32_t
 
PID7
;

1024 
__IM
 
ušt32_t
 
PID0
;

1025 
__IM
 
ušt32_t
 
PID1
;

1026 
__IM
 
ušt32_t
 
PID2
;

1027 
__IM
 
ušt32_t
 
PID3
;

1028 
__IM
 
ušt32_t
 
CID0
;

1029 
__IM
 
ušt32_t
 
CID1
;

1030 
__IM
 
ušt32_t
 
CID2
;

1031 
__IM
 
ušt32_t
 
CID3
;

1032 } 
	tITM_Ty³
;

1035 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

1036 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

1039 
	#ITM_TCR_BUSY_Pos
 23U

	)

1040 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

1042 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

1043 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

1045 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

1046 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

1048 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

1049 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

1051 
	#ITM_TCR_SWOENA_Pos
 4U

	)

1052 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

1054 
	#ITM_TCR_DWTENA_Pos
 3U

	)

1055 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

1057 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

1058 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

1060 
	#ITM_TCR_TSENA_Pos
 1U

	)

1061 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

1063 
	#ITM_TCR_ITMENA_Pos
 0U

	)

1064 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1067 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

1068 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1071 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

1072 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1075 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

1076 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1079 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

1080 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

1082 
	#ITM_LSR_Acûss_Pos
 1U

	)

1083 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

1085 
	#ITM_LSR_P»£Á_Pos
 0U

	)

1086 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

1103 
__IOM
 
ušt32_t
 
CTRL
;

1104 
__IOM
 
ušt32_t
 
CYCCNT
;

1105 
__IOM
 
ušt32_t
 
CPICNT
;

1106 
__IOM
 
ušt32_t
 
EXCCNT
;

1107 
__IOM
 
ušt32_t
 
SLEEPCNT
;

1108 
__IOM
 
ušt32_t
 
LSUCNT
;

1109 
__IOM
 
ušt32_t
 
FOLDCNT
;

1110 
__IM
 
ušt32_t
 
PCSR
;

1111 
__IOM
 
ušt32_t
 
COMP0
;

1112 
__IOM
 
ušt32_t
 
MASK0
;

1113 
__IOM
 
ušt32_t
 
FUNCTION0
;

1114 
ušt32_t
 
RESERVED0
[1U];

1115 
__IOM
 
ušt32_t
 
COMP1
;

1116 
__IOM
 
ušt32_t
 
MASK1
;

1117 
__IOM
 
ušt32_t
 
FUNCTION1
;

1118 
ušt32_t
 
RESERVED1
[1U];

1119 
__IOM
 
ušt32_t
 
COMP2
;

1120 
__IOM
 
ušt32_t
 
MASK2
;

1121 
__IOM
 
ušt32_t
 
FUNCTION2
;

1122 
ušt32_t
 
RESERVED2
[1U];

1123 
__IOM
 
ušt32_t
 
COMP3
;

1124 
__IOM
 
ušt32_t
 
MASK3
;

1125 
__IOM
 
ušt32_t
 
FUNCTION3
;

1126 
ušt32_t
 
RESERVED3
[981U];

1127 
__OM
 
ušt32_t
 
LAR
;

1128 
__IM
 
ušt32_t
 
LSR
;

1129 } 
	tDWT_Ty³
;

1132 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

1133 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

1135 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

1136 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

1138 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

1139 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

1141 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

1142 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

1144 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

1145 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

1147 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

1148 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

1150 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

1151 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

1153 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

1154 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

1156 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

1157 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

1159 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

1160 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

1162 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

1163 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

1165 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

1166 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

1168 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

1169 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

1171 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

1172 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

1174 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

1175 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

1177 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

1178 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

1180 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

1181 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

1183 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

1184 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1187 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

1188 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1191 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1192 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1195 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1196 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1199 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1200 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1203 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1204 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1207 
	#DWT_MASK_MASK_Pos
 0U

	)

1208 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1211 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1212 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1214 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1215 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1217 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1218 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1220 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1221 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1223 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1224 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1226 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1227 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1229 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1230 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1232 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1233 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1235 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1236 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1253 
__IOM
 
ušt32_t
 
SSPSR
;

1254 
__IOM
 
ušt32_t
 
CSPSR
;

1255 
ušt32_t
 
RESERVED0
[2U];

1256 
__IOM
 
ušt32_t
 
ACPR
;

1257 
ušt32_t
 
RESERVED1
[55U];

1258 
__IOM
 
ušt32_t
 
SPPR
;

1259 
ušt32_t
 
RESERVED2
[131U];

1260 
__IM
 
ušt32_t
 
FFSR
;

1261 
__IOM
 
ušt32_t
 
FFCR
;

1262 
__IM
 
ušt32_t
 
FSCR
;

1263 
ušt32_t
 
RESERVED3
[759U];

1264 
__IM
 
ušt32_t
 
TRIGGER
;

1265 
__IM
 
ušt32_t
 
FIFO0
;

1266 
__IM
 
ušt32_t
 
ITATBCTR2
;

1267 
ušt32_t
 
RESERVED4
[1U];

1268 
__IM
 
ušt32_t
 
ITATBCTR0
;

1269 
__IM
 
ušt32_t
 
FIFO1
;

1270 
__IOM
 
ušt32_t
 
ITCTRL
;

1271 
ušt32_t
 
RESERVED5
[39U];

1272 
__IOM
 
ušt32_t
 
CLAIMSET
;

1273 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1274 
ušt32_t
 
RESERVED7
[8U];

1275 
__IM
 
ušt32_t
 
DEVID
;

1276 
__IM
 
ušt32_t
 
DEVTYPE
;

1277 } 
	tTPI_Ty³
;

1280 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1281 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1284 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1285 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1288 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1289 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1291 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1292 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1294 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1295 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1297 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1298 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1301 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1302 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1304 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1305 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1308 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1309 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1312 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1313 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1315 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1316 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1318 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1319 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1321 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1322 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1324 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1325 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1327 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1328 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1330 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1331 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1334 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1335 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1338 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1339 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1341 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1342 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1344 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1345 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1347 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1348 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1350 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1351 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1353 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1354 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1356 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1357 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1360 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1361 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1364 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1365 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1368 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1369 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1371 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1372 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1374 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1375 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1377 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1378 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1380 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1381 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1383 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1384 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1387 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1388 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1390 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1391 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1396 #ià(
__MPU_PRESENT
 == 1U)

1409 
__IM
 
ušt32_t
 
TYPE
;

1410 
__IOM
 
ušt32_t
 
CTRL
;

1411 
__IOM
 
ušt32_t
 
RNR
;

1412 
__IOM
 
ušt32_t
 
RBAR
;

1413 
__IOM
 
ušt32_t
 
RASR
;

1414 
__IOM
 
ušt32_t
 
RBAR_A1
;

1415 
__IOM
 
ušt32_t
 
RASR_A1
;

1416 
__IOM
 
ušt32_t
 
RBAR_A2
;

1417 
__IOM
 
ušt32_t
 
RASR_A2
;

1418 
__IOM
 
ušt32_t
 
RBAR_A3
;

1419 
__IOM
 
ušt32_t
 
RASR_A3
;

1420 } 
	tMPU_Ty³
;

1423 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1424 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1426 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1427 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1429 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1430 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1433 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1434 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1436 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1437 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1439 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1440 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1443 
	#MPU_RNR_REGION_Pos
 0U

	)

1444 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1447 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1448 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1450 
	#MPU_RBAR_VALID_Pos
 4U

	)

1451 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1453 
	#MPU_RBAR_REGION_Pos
 0U

	)

1454 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1457 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1458 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1460 
	#MPU_RASR_XN_Pos
 28U

	)

1461 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1463 
	#MPU_RASR_AP_Pos
 24U

	)

1464 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1466 
	#MPU_RASR_TEX_Pos
 19U

	)

1467 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1469 
	#MPU_RASR_S_Pos
 18U

	)

1470 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1472 
	#MPU_RASR_C_Pos
 17U

	)

1473 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1475 
	#MPU_RASR_B_Pos
 16U

	)

1476 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1478 
	#MPU_RASR_SRD_Pos
 8U

	)

1479 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1481 
	#MPU_RASR_SIZE_Pos
 1U

	)

1482 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1484 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1485 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1491 #ià(
__FPU_PRESENT
 == 1U)

1504 
ušt32_t
 
RESERVED0
[1U];

1505 
__IOM
 
ušt32_t
 
FPCCR
;

1506 
__IOM
 
ušt32_t
 
FPCAR
;

1507 
__IOM
 
ušt32_t
 
FPDSCR
;

1508 
__IM
 
ušt32_t
 
MVFR0
;

1509 
__IM
 
ušt32_t
 
MVFR1
;

1510 
__IM
 
ušt32_t
 
MVFR2
;

1511 } 
	tFPU_Ty³
;

1514 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1515 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1517 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1518 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1520 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1521 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1523 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1524 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1526 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1527 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1529 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1530 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1532 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1533 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1535 
	#FPU_FPCCR_USER_Pos
 1U

	)

1536 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1538 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1539 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1542 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1543 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1546 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1547 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1549 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1550 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1552 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1553 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1555 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1556 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1559 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1560 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1562 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1563 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1565 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1566 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1568 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1569 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1571 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1572 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1574 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1575 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1577 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1578 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1580 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1581 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1584 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1585 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1587 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1588 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1590 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1591 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1593 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1594 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1614 
__IOM
 
ušt32_t
 
DHCSR
;

1615 
__OM
 
ušt32_t
 
DCRSR
;

1616 
__IOM
 
ušt32_t
 
DCRDR
;

1617 
__IOM
 
ušt32_t
 
DEMCR
;

1618 } 
	tCÜeDebug_Ty³
;

1621 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1622 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1624 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1625 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1627 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1628 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1630 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1631 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1633 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1634 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1636 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1637 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1639 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1640 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1642 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1643 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1645 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1646 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1648 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1649 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1651 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1652 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1654 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1655 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1658 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1659 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1661 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1662 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1665 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1666 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1668 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1669 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1671 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1672 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1674 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1675 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1677 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1678 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1680 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1681 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1683 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1684 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1686 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1687 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1689 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1690 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1692 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1693 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1695 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1696 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1698 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1699 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1701 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1702 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1720 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1728 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1741 
	#SCS_BASE
 (0xE000E000ULè

	)

1742 
	#ITM_BASE
 (0xE0000000ULè

	)

1743 
	#DWT_BASE
 (0xE0001000ULè

	)

1744 
	#TPI_BASE
 (0xE0040000ULè

	)

1745 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1746 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1747 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1748 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1750 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1751 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1752 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1753 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1754 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1755 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1756 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1757 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1759 #ià(
__MPU_PRESENT
 == 1U)

1760 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1761 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1764 #ià(
__FPU_PRESENT
 == 1U)

1765 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1766 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1806 
ušt32_t
 
»g_v®ue
;

1807 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1809 
»g_v®ue
 = 
SCB
->
AIRCR
;

1810 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1811 
»g_v®ue
 = (reg_value |

1812 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1813 (
PriÜ™yGroupTmp
 << 8U) );

1814 
SCB
->
AIRCR
 = 
»g_v®ue
;

1823 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1825  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1834 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1836 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1845 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1847 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1858 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1860 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1869 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1871 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1880 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1882 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1893 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1895 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1906 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1908 ià((
št32_t
)(
IRQn
) < 0)

1910 
SCB
->
SHPR
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1914 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1928 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1931 ià((
št32_t
)(
IRQn
) < 0)

1933 (((
ušt32_t
)
SCB
->
SHPR
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1937 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1953 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1955 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1956 
ušt32_t
 
P»em±PriÜ™yB™s
;

1957 
ušt32_t
 
SubPriÜ™yB™s
;

1959 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1960 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1963 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1964 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1980 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1982 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1983 
ušt32_t
 
P»em±PriÜ™yB™s
;

1984 
ušt32_t
 
SubPriÜ™yB™s
;

1986 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1987 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1989 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1990 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1998 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

2000 
__DSB
();

2002 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2003 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

2004 
SCB_AIRCR_SYSRESETREQ_Msk
 );

2005 
__DSB
();

2009 
__NOP
();

2032 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

2034 
ušt32_t
 
mvä0
;

2036 
mvä0
 = 
SCB
->
MVFR0
;

2037 ià((
mvä0
 & 0x00000FF0UL) == 0x220UL)

2041 ià((
mvä0
 & 0x00000FF0UL) == 0x020UL)

2065 
	#CCSIDR_WAYS
(
x
è(((xè& 
SCB_CCSIDR_ASSOCIATIVITY_Msk
è>> 
SCB_CCSIDR_ASSOCIATIVITY_Pos
)

	)

2066 
	#CCSIDR_SETS
(
x
è(((xè& 
SCB_CCSIDR_NUMSETS_Msk
 ) >> 
SCB_CCSIDR_NUMSETS_Pos
 )

	)

2073 
__STATIC_INLINE
 
SCB_EÇbËICache
 ()

2075 #ià(
__ICACHE_PRESENT
 == 1U)

2076 
__DSB
();

2077 
__ISB
();

2078 
SCB
->
ICIALLU
 = 0UL;

2079 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_IC_Msk
;

2080 
__DSB
();

2081 
__ISB
();

2090 
__STATIC_INLINE
 
SCB_Di§bËICache
 ()

2092 #ià(
__ICACHE_PRESENT
 == 1U)

2093 
__DSB
();

2094 
__ISB
();

2095 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_IC_Msk
;

2096 
SCB
->
ICIALLU
 = 0UL;

2097 
__DSB
();

2098 
__ISB
();

2107 
__STATIC_INLINE
 
SCB_Inv®id©eICache
 ()

2109 #ià(
__ICACHE_PRESENT
 == 1U)

2110 
__DSB
();

2111 
__ISB
();

2112 
SCB
->
ICIALLU
 = 0UL;

2113 
__DSB
();

2114 
__ISB
();

2123 
__STATIC_INLINE
 
SCB_EÇbËDCache
 ()

2125 #ià(
__DCACHE_PRESENT
 == 1U)

2126 
ušt32_t
 
ccsidr
;

2127 
ušt32_t
 
£ts
;

2128 
ušt32_t
 
ways
;

2130 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2131 
__DSB
();

2133 
ccsidr
 = 
SCB
->
CCSIDR
;

2136 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2138 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2140 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2141 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2142 #ià
defšed
 ( 
__CC_ARM
 )

2143 
__scheduË_b¬r›r
();

2145 } 
ways
--);

2146 } 
£ts
--);

2147 
__DSB
();

2149 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_DC_Msk
;

2151 
__DSB
();

2152 
__ISB
();

2161 
__STATIC_INLINE
 
SCB_Di§bËDCache
 ()

2163 #ià(
__DCACHE_PRESENT
 == 1U)

2164 
ušt32_t
 
ccsidr
;

2165 
ušt32_t
 
£ts
;

2166 
ušt32_t
 
ways
;

2168 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2169 
__DSB
();

2171 
ccsidr
 = 
SCB
->
CCSIDR
;

2173 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_DC_Msk
;

2176 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2178 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2180 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2181 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2182 #ià
defšed
 ( 
__CC_ARM
 )

2183 
__scheduË_b¬r›r
();

2185 } 
ways
--);

2186 } 
£ts
--);

2188 
__DSB
();

2189 
__ISB
();

2198 
__STATIC_INLINE
 
SCB_Inv®id©eDCache
 ()

2200 #ià(
__DCACHE_PRESENT
 == 1U)

2201 
ušt32_t
 
ccsidr
;

2202 
ušt32_t
 
£ts
;

2203 
ušt32_t
 
ways
;

2205 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2206 
__DSB
();

2208 
ccsidr
 = 
SCB
->
CCSIDR
;

2211 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2213 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2215 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2216 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2217 #ià
defšed
 ( 
__CC_ARM
 )

2218 
__scheduË_b¬r›r
();

2220 } 
ways
--);

2221 } 
£ts
--);

2223 
__DSB
();

2224 
__ISB
();

2233 
__STATIC_INLINE
 
SCB_CËªDCache
 ()

2235 #ià(
__DCACHE_PRESENT
 == 1U)

2236 
ušt32_t
 
ccsidr
;

2237 
ušt32_t
 
£ts
;

2238 
ušt32_t
 
ways
;

2240 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2241 
__DSB
();

2243 
ccsidr
 = 
SCB
->
CCSIDR
;

2246 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2248 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2250 
SCB
->
DCCSW
 = (((
£ts
 << 
SCB_DCCSW_SET_Pos
è& 
SCB_DCCSW_SET_Msk
) |

2251 ((
ways
 << 
SCB_DCCSW_WAY_Pos
è& 
SCB_DCCSW_WAY_Msk
) );

2252 #ià
defšed
 ( 
__CC_ARM
 )

2253 
__scheduË_b¬r›r
();

2255 } 
ways
--);

2256 } 
£ts
--);

2258 
__DSB
();

2259 
__ISB
();

2268 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache
 ()

2270 #ià(
__DCACHE_PRESENT
 == 1U)

2271 
ušt32_t
 
ccsidr
;

2272 
ušt32_t
 
£ts
;

2273 
ušt32_t
 
ways
;

2275 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2276 
__DSB
();

2278 
ccsidr
 = 
SCB
->
CCSIDR
;

2281 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2283 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2285 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2286 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2287 #ià
defšed
 ( 
__CC_ARM
 )

2288 
__scheduË_b¬r›r
();

2290 } 
ways
--);

2291 } 
£ts
--);

2293 
__DSB
();

2294 
__ISB
();

2305 
__STATIC_INLINE
 
SCB_Inv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2307 #ià(
__DCACHE_PRESENT
 == 1U)

2308 
št32_t
 
Ý_size
 = 
dsize
;

2309 
ušt32_t
 
Ý_addr
 = (ušt32_t)
addr
;

2310 
št32_t
 
lšesize
 = 32U;

2312 
__DSB
();

2314 
Ý_size
 > 0) {

2315 
SCB
->
DCIMVAC
 = 
Ý_addr
;

2316 
Ý_addr
 +ð
lšesize
;

2317 
Ý_size
 -ð
lšesize
;

2320 
__DSB
();

2321 
__ISB
();

2332 
__STATIC_INLINE
 
SCB_CËªDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2334 #ià(
__DCACHE_PRESENT
 == 1)

2335 
št32_t
 
Ý_size
 = 
dsize
;

2336 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2337 
št32_t
 
lšesize
 = 32U;

2339 
__DSB
();

2341 
Ý_size
 > 0) {

2342 
SCB
->
DCCMVAC
 = 
Ý_addr
;

2343 
Ý_addr
 +ð
lšesize
;

2344 
Ý_size
 -ð
lšesize
;

2347 
__DSB
();

2348 
__ISB
();

2359 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2361 #ià(
__DCACHE_PRESENT
 == 1U)

2362 
št32_t
 
Ý_size
 = 
dsize
;

2363 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2364 
št32_t
 
lšesize
 = 32U;

2366 
__DSB
();

2368 
Ý_size
 > 0) {

2369 
SCB
->
DCCIMVAC
 = 
Ý_addr
;

2370 
Ý_addr
 +ð
lšesize
;

2371 
Ý_size
 -ð
lšesize
;

2374 
__DSB
();

2375 
__ISB
();

2392 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

2405 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2407 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2412 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2413 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2414 
SysTick
->
VAL
 = 0UL;

2415 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2416 
SysTick_CTRL_TICKINT_Msk
 |

2417 
SysTick_CTRL_ENABLE_Msk
;

2435 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2436 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

2447 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2449 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2450 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2452 
ITM
->
PORT
[0U].
u32
 == 0UL)

2454 
__NOP
();

2456 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2458  (
	gch
);

2468 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2470 
št32_t
 
	gch
 = -1;

2472 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2474 
ch
 = 
ITM_RxBufãr
;

2475 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2478  (
	gch
);

2488 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2491 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2506 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cmFunc.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMFUNC_H


42 
	#__CORE_CMFUNC_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@Drivers/CMSIS/Include/core_cmInstr.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMINSTR_H


42 
	#__CORE_CMINSTR_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@Drivers/CMSIS/Include/core_cmSimd.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMSIMD_H


42 
	#__CORE_CMSIMD_H


	)

44 #ifdeà
__ýlu¥lus


56 #ià 
defšed
 ( 
__CC_ARM
 )

57 
	~"cmsis_¬mcc.h
"

60 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

61 
	~"cmsis_¬mcc_V6.h
"

64 #–ià
defšed
 ( 
__GNUC__
 )

65 
	~"cmsis_gcc.h
"

68 #–ià
defšed
 ( 
__ICCARM__
 )

69 
	~<cmsis_Ÿr.h
>

72 #–ià
defšed
 ( 
__TMS470__
 )

73 
	~<cmsis_ccs.h
>

76 #–ià
defšed
 ( 
__TASKING__
 )

84 #–ià
defšed
 ( 
__CSMC__
 )

85 
	~<cmsis_csm.h
>

92 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_sc000.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC000_H_GENERIC


42 
	#__CORE_SC000_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC000_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC000_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__SC000_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_SC
 (000Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC000_H_DEPENDANT


175 
	#__CORE_SC000_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC000_REV


184 
	#__SC000_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 2U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

257 
ušt32_t
 
_»£rved0
:28;

258 
ušt32_t
 
V
:1;

259 
ušt32_t
 
C
:1;

260 
ušt32_t
 
Z
:1;

261 
ušt32_t
 
N
:1;

262 } 
b
;

263 
ušt32_t
 
w
;

264 } 
	tAPSR_Ty³
;

267 
	#APSR_N_Pos
 31U

	)

268 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

270 
	#APSR_Z_Pos
 30U

	)

271 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

273 
	#APSR_C_Pos
 29U

	)

274 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

276 
	#APSR_V_Pos
 28U

	)

277 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

287 
ušt32_t
 
ISR
:9;

288 
ušt32_t
 
_»£rved0
:23;

289 } 
b
;

290 
ušt32_t
 
w
;

291 } 
	tIPSR_Ty³
;

294 
	#IPSR_ISR_Pos
 0U

	)

295 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

305 
ušt32_t
 
ISR
:9;

306 
ušt32_t
 
_»£rved0
:15;

307 
ušt32_t
 
T
:1;

308 
ušt32_t
 
_»£rved1
:3;

309 
ušt32_t
 
V
:1;

310 
ušt32_t
 
C
:1;

311 
ušt32_t
 
Z
:1;

312 
ušt32_t
 
N
:1;

313 } 
b
;

314 
ušt32_t
 
w
;

315 } 
	txPSR_Ty³
;

318 
	#xPSR_N_Pos
 31U

	)

319 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

321 
	#xPSR_Z_Pos
 30U

	)

322 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

324 
	#xPSR_C_Pos
 29U

	)

325 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

327 
	#xPSR_V_Pos
 28U

	)

328 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

330 
	#xPSR_T_Pos
 24U

	)

331 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

333 
	#xPSR_ISR_Pos
 0U

	)

334 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

344 
ušt32_t
 
_»£rved0
:1;

345 
ušt32_t
 
SPSEL
:1;

346 
ušt32_t
 
_»£rved1
:30;

347 } 
b
;

348 
ušt32_t
 
w
;

349 } 
	tCONTROL_Ty³
;

352 
	#CONTROL_SPSEL_Pos
 1U

	)

353 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

370 
__IOM
 
ušt32_t
 
ISER
[1U];

371 
ušt32_t
 
RESERVED0
[31U];

372 
__IOM
 
ušt32_t
 
ICER
[1U];

373 
ušt32_t
 
RSERVED1
[31U];

374 
__IOM
 
ušt32_t
 
ISPR
[1U];

375 
ušt32_t
 
RESERVED2
[31U];

376 
__IOM
 
ušt32_t
 
ICPR
[1U];

377 
ušt32_t
 
RESERVED3
[31U];

378 
ušt32_t
 
RESERVED4
[64U];

379 
__IOM
 
ušt32_t
 
IP
[8U];

380 } 
	tNVIC_Ty³
;

397 
__IM
 
ušt32_t
 
CPUID
;

398 
__IOM
 
ušt32_t
 
ICSR
;

399 
__IOM
 
ušt32_t
 
VTOR
;

400 
__IOM
 
ušt32_t
 
AIRCR
;

401 
__IOM
 
ušt32_t
 
SCR
;

402 
__IOM
 
ušt32_t
 
CCR
;

403 
ušt32_t
 
RESERVED0
[1U];

404 
__IOM
 
ušt32_t
 
SHP
[2U];

405 
__IOM
 
ušt32_t
 
SHCSR
;

406 
ušt32_t
 
RESERVED1
[154U];

407 
__IOM
 
ušt32_t
 
SFCR
;

408 } 
	tSCB_Ty³
;

411 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

412 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

414 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

415 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

417 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

418 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

420 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

421 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

423 
	#SCB_CPUID_REVISION_Pos
 0U

	)

424 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

427 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

428 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

430 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

431 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

433 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

434 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

436 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

437 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

439 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

440 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

442 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

443 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

445 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

446 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

448 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

449 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

451 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

452 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

455 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

456 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

459 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

460 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

462 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

463 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

465 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

466 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

468 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

469 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

471 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

472 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

475 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

476 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

478 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

479 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

481 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

482 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

485 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

486 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

488 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

489 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

492 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

493 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

510 
ušt32_t
 
RESERVED0
[2U];

511 
__IOM
 
ušt32_t
 
ACTLR
;

512 } 
	tSCnSCB_Ty³
;

515 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

516 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

533 
__IOM
 
ušt32_t
 
CTRL
;

534 
__IOM
 
ušt32_t
 
LOAD
;

535 
__IOM
 
ušt32_t
 
VAL
;

536 
__IM
 
ušt32_t
 
CALIB
;

537 } 
	tSysTick_Ty³
;

540 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

541 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

543 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

544 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

546 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

547 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

549 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

550 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

553 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

554 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

557 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

558 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

561 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

562 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

564 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

565 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

567 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

568 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

572 #ià(
__MPU_PRESENT
 == 1U)

585 
__IM
 
ušt32_t
 
TYPE
;

586 
__IOM
 
ušt32_t
 
CTRL
;

587 
__IOM
 
ušt32_t
 
RNR
;

588 
__IOM
 
ušt32_t
 
RBAR
;

589 
__IOM
 
ušt32_t
 
RASR
;

590 } 
	tMPU_Ty³
;

593 
	#MPU_TYPE_IREGION_Pos
 16U

	)

594 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

596 
	#MPU_TYPE_DREGION_Pos
 8U

	)

597 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

599 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

600 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

603 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

604 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

606 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

607 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

609 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

610 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

613 
	#MPU_RNR_REGION_Pos
 0U

	)

614 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

617 
	#MPU_RBAR_ADDR_Pos
 8U

	)

618 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

620 
	#MPU_RBAR_VALID_Pos
 4U

	)

621 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

623 
	#MPU_RBAR_REGION_Pos
 0U

	)

624 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

627 
	#MPU_RASR_ATTRS_Pos
 16U

	)

628 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

630 
	#MPU_RASR_XN_Pos
 28U

	)

631 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

633 
	#MPU_RASR_AP_Pos
 24U

	)

634 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

636 
	#MPU_RASR_TEX_Pos
 19U

	)

637 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

639 
	#MPU_RASR_S_Pos
 18U

	)

640 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

642 
	#MPU_RASR_C_Pos
 17U

	)

643 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

645 
	#MPU_RASR_B_Pos
 16U

	)

646 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

648 
	#MPU_RASR_SRD_Pos
 8U

	)

649 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

651 
	#MPU_RASR_SIZE_Pos
 1U

	)

652 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

654 
	#MPU_RASR_ENABLE_Pos
 0U

	)

655 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

684 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

692 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

705 
	#SCS_BASE
 (0xE000E000ULè

	)

706 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

707 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

708 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

710 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

711 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

712 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

713 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

715 #ià(
__MPU_PRESENT
 == 1U)

716 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

717 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

747 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

748 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

749 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

757 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

759 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

768 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

770 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

781 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

783 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

792 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

794 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

803 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

805 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

816 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

818 ià((
št32_t
)(
IRQn
) < 0)

820 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

821 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

825 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

826 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

840 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

843 ià((
št32_t
)(
IRQn
) < 0)

845 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

849 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

858 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

860 
__DSB
();

862 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

863 
SCB_AIRCR_SYSRESETREQ_Msk
);

864 
__DSB
();

868 
__NOP
();

884 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

897 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

899 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

904 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

905 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

906 
SysTick
->
VAL
 = 0UL;

907 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

908 
SysTick_CTRL_TICKINT_Msk
 |

909 
SysTick_CTRL_ENABLE_Msk
;

920 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_sc300.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC300_H_GENERIC


42 
	#__CORE_SC300_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC300_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC300_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__SC300_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_SC
 (300Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC300_H_DEPENDANT


175 
	#__CORE_SC300_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC300_REV


184 
	#__SC300_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 
ušt32_t
 
RESERVED1
[129U];

441 
__IOM
 
ušt32_t
 
SFCR
;

442 } 
	tSCB_Ty³
;

445 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

446 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

448 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

449 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

451 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

452 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

454 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

455 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

457 
	#SCB_CPUID_REVISION_Pos
 0U

	)

458 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

461 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

462 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

464 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

465 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

467 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

468 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

470 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

471 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

473 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

474 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

476 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

477 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

479 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

480 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

482 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

483 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

485 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

486 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

488 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

489 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

492 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

493 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

495 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

496 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

499 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

500 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

505 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

506 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

508 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

509 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

511 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

512 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

514 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

515 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

517 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

518 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

521 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

522 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

524 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

525 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

527 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

528 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

531 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

532 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

534 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

535 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

537 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

538 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

540 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

541 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

543 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

544 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

546 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

547 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

550 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

551 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

553 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

554 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

557 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

560 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

562 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

563 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

565 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

566 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

569 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

572 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

574 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

575 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

577 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

578 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

580 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

581 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

583 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

584 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

586 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

587 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

590 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

593 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

594 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

596 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

597 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

600 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

603 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

604 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

606 
	#SCB_HFSR_FORCED_Pos
 30U

	)

607 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

609 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

610 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

613 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

614 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

616 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

617 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

619 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

620 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

622 
	#SCB_DFSR_BKPT_Pos
 1U

	)

623 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

625 
	#SCB_DFSR_HALTED_Pos
 0U

	)

626 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

643 
ušt32_t
 
RESERVED0
[1U];

644 
__IM
 
ušt32_t
 
ICTR
;

645 
ušt32_t
 
RESERVED1
[1U];

646 } 
	tSCnSCB_Ty³
;

649 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

650 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

667 
__IOM
 
ušt32_t
 
CTRL
;

668 
__IOM
 
ušt32_t
 
LOAD
;

669 
__IOM
 
ušt32_t
 
VAL
;

670 
__IM
 
ušt32_t
 
CALIB
;

671 } 
	tSysTick_Ty³
;

674 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

675 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

677 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

678 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

680 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

681 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

683 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

684 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

687 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

688 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

691 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

692 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

695 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

696 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

698 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

699 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

701 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

702 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

719 
__OM
 union

721 
__OM
 
ušt8_t
 
u8
;

722 
__OM
 
ušt16_t
 
u16
;

723 
__OM
 
ušt32_t
 
u32
;

724 } 
PORT
 [32U];

725 
ušt32_t
 
RESERVED0
[864U];

726 
__IOM
 
ušt32_t
 
TER
;

727 
ušt32_t
 
RESERVED1
[15U];

728 
__IOM
 
ušt32_t
 
TPR
;

729 
ušt32_t
 
RESERVED2
[15U];

730 
__IOM
 
ušt32_t
 
TCR
;

731 
ušt32_t
 
RESERVED3
[29U];

732 
__OM
 
ušt32_t
 
IWR
;

733 
__IM
 
ušt32_t
 
IRR
;

734 
__IOM
 
ušt32_t
 
IMCR
;

735 
ušt32_t
 
RESERVED4
[43U];

736 
__OM
 
ušt32_t
 
LAR
;

737 
__IM
 
ušt32_t
 
LSR
;

738 
ušt32_t
 
RESERVED5
[6U];

739 
__IM
 
ušt32_t
 
PID4
;

740 
__IM
 
ušt32_t
 
PID5
;

741 
__IM
 
ušt32_t
 
PID6
;

742 
__IM
 
ušt32_t
 
PID7
;

743 
__IM
 
ušt32_t
 
PID0
;

744 
__IM
 
ušt32_t
 
PID1
;

745 
__IM
 
ušt32_t
 
PID2
;

746 
__IM
 
ušt32_t
 
PID3
;

747 
__IM
 
ušt32_t
 
CID0
;

748 
__IM
 
ušt32_t
 
CID1
;

749 
__IM
 
ušt32_t
 
CID2
;

750 
__IM
 
ušt32_t
 
CID3
;

751 } 
	tITM_Ty³
;

754 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

755 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

758 
	#ITM_TCR_BUSY_Pos
 23U

	)

759 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

761 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

762 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

764 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

765 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

767 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

768 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

770 
	#ITM_TCR_SWOENA_Pos
 4U

	)

771 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

773 
	#ITM_TCR_DWTENA_Pos
 3U

	)

774 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

776 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

777 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

779 
	#ITM_TCR_TSENA_Pos
 1U

	)

780 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

782 
	#ITM_TCR_ITMENA_Pos
 0U

	)

783 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

786 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

787 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

790 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

791 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

794 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

795 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

798 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

799 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

801 
	#ITM_LSR_Acûss_Pos
 1U

	)

802 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

804 
	#ITM_LSR_P»£Á_Pos
 0U

	)

805 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

822 
__IOM
 
ušt32_t
 
CTRL
;

823 
__IOM
 
ušt32_t
 
CYCCNT
;

824 
__IOM
 
ušt32_t
 
CPICNT
;

825 
__IOM
 
ušt32_t
 
EXCCNT
;

826 
__IOM
 
ušt32_t
 
SLEEPCNT
;

827 
__IOM
 
ušt32_t
 
LSUCNT
;

828 
__IOM
 
ušt32_t
 
FOLDCNT
;

829 
__IM
 
ušt32_t
 
PCSR
;

830 
__IOM
 
ušt32_t
 
COMP0
;

831 
__IOM
 
ušt32_t
 
MASK0
;

832 
__IOM
 
ušt32_t
 
FUNCTION0
;

833 
ušt32_t
 
RESERVED0
[1U];

834 
__IOM
 
ušt32_t
 
COMP1
;

835 
__IOM
 
ušt32_t
 
MASK1
;

836 
__IOM
 
ušt32_t
 
FUNCTION1
;

837 
ušt32_t
 
RESERVED1
[1U];

838 
__IOM
 
ušt32_t
 
COMP2
;

839 
__IOM
 
ušt32_t
 
MASK2
;

840 
__IOM
 
ušt32_t
 
FUNCTION2
;

841 
ušt32_t
 
RESERVED2
[1U];

842 
__IOM
 
ušt32_t
 
COMP3
;

843 
__IOM
 
ušt32_t
 
MASK3
;

844 
__IOM
 
ušt32_t
 
FUNCTION3
;

845 } 
	tDWT_Ty³
;

848 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

849 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

851 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

852 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

854 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

855 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

857 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

858 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

860 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

861 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

863 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

864 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

866 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

867 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

869 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

870 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

872 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

873 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

875 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

876 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

878 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

879 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

881 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

882 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

884 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

885 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

887 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

888 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

890 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

891 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

893 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

894 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

896 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

897 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

899 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

900 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

903 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

904 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

907 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

908 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

911 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

912 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

915 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

916 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

919 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

920 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

923 
	#DWT_MASK_MASK_Pos
 0U

	)

924 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

927 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

928 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

930 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

931 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

933 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

934 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

936 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

937 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

939 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

940 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

942 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

943 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

945 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

946 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

948 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

949 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

951 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

952 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

969 
__IOM
 
ušt32_t
 
SSPSR
;

970 
__IOM
 
ušt32_t
 
CSPSR
;

971 
ušt32_t
 
RESERVED0
[2U];

972 
__IOM
 
ušt32_t
 
ACPR
;

973 
ušt32_t
 
RESERVED1
[55U];

974 
__IOM
 
ušt32_t
 
SPPR
;

975 
ušt32_t
 
RESERVED2
[131U];

976 
__IM
 
ušt32_t
 
FFSR
;

977 
__IOM
 
ušt32_t
 
FFCR
;

978 
__IM
 
ušt32_t
 
FSCR
;

979 
ušt32_t
 
RESERVED3
[759U];

980 
__IM
 
ušt32_t
 
TRIGGER
;

981 
__IM
 
ušt32_t
 
FIFO0
;

982 
__IM
 
ušt32_t
 
ITATBCTR2
;

983 
ušt32_t
 
RESERVED4
[1U];

984 
__IM
 
ušt32_t
 
ITATBCTR0
;

985 
__IM
 
ušt32_t
 
FIFO1
;

986 
__IOM
 
ušt32_t
 
ITCTRL
;

987 
ušt32_t
 
RESERVED5
[39U];

988 
__IOM
 
ušt32_t
 
CLAIMSET
;

989 
__IOM
 
ušt32_t
 
CLAIMCLR
;

990 
ušt32_t
 
RESERVED7
[8U];

991 
__IM
 
ušt32_t
 
DEVID
;

992 
__IM
 
ušt32_t
 
DEVTYPE
;

993 } 
	tTPI_Ty³
;

996 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

997 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1000 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1001 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1004 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1005 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1007 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1008 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1010 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1011 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1013 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1014 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1017 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1018 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1020 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1021 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1024 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1025 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1028 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1029 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1031 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1032 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1034 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1035 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1037 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1038 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1040 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1041 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1043 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1044 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1046 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1047 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1050 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1051 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1054 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1055 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1057 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1058 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1060 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1061 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1063 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1064 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1066 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1067 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1069 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1070 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1072 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1073 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1076 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1077 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1080 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1081 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1084 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1085 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1087 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1088 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1090 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1091 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1093 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1094 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1096 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1097 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1099 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1100 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1103 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1104 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1106 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1107 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1112 #ià(
__MPU_PRESENT
 == 1U)

1125 
__IM
 
ušt32_t
 
TYPE
;

1126 
__IOM
 
ušt32_t
 
CTRL
;

1127 
__IOM
 
ušt32_t
 
RNR
;

1128 
__IOM
 
ušt32_t
 
RBAR
;

1129 
__IOM
 
ušt32_t
 
RASR
;

1130 
__IOM
 
ušt32_t
 
RBAR_A1
;

1131 
__IOM
 
ušt32_t
 
RASR_A1
;

1132 
__IOM
 
ušt32_t
 
RBAR_A2
;

1133 
__IOM
 
ušt32_t
 
RASR_A2
;

1134 
__IOM
 
ušt32_t
 
RBAR_A3
;

1135 
__IOM
 
ušt32_t
 
RASR_A3
;

1136 } 
	tMPU_Ty³
;

1139 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1140 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1142 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1143 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1145 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1146 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1149 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1150 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1152 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1153 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1155 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1156 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1159 
	#MPU_RNR_REGION_Pos
 0U

	)

1160 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1163 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1164 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1166 
	#MPU_RBAR_VALID_Pos
 4U

	)

1167 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1169 
	#MPU_RBAR_REGION_Pos
 0U

	)

1170 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1173 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1174 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1176 
	#MPU_RASR_XN_Pos
 28U

	)

1177 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1179 
	#MPU_RASR_AP_Pos
 24U

	)

1180 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1182 
	#MPU_RASR_TEX_Pos
 19U

	)

1183 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1185 
	#MPU_RASR_S_Pos
 18U

	)

1186 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1188 
	#MPU_RASR_C_Pos
 17U

	)

1189 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1191 
	#MPU_RASR_B_Pos
 16U

	)

1192 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1194 
	#MPU_RASR_SRD_Pos
 8U

	)

1195 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1197 
	#MPU_RASR_SIZE_Pos
 1U

	)

1198 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1200 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1201 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1219 
__IOM
 
ušt32_t
 
DHCSR
;

1220 
__OM
 
ušt32_t
 
DCRSR
;

1221 
__IOM
 
ušt32_t
 
DCRDR
;

1222 
__IOM
 
ušt32_t
 
DEMCR
;

1223 } 
	tCÜeDebug_Ty³
;

1226 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1227 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1229 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1230 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1232 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1233 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1235 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1236 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1238 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1239 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1241 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1242 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1244 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1248 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1251 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1254 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1257 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1260 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1263 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1264 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1266 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1267 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1270 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1271 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1273 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1274 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1276 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1277 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1279 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1280 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1282 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1283 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1285 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1286 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1288 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1289 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1292 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1295 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1298 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1301 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1304 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1307 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1325 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1333 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1346 
	#SCS_BASE
 (0xE000E000ULè

	)

1347 
	#ITM_BASE
 (0xE0000000ULè

	)

1348 
	#DWT_BASE
 (0xE0001000ULè

	)

1349 
	#TPI_BASE
 (0xE0040000ULè

	)

1350 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1351 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1352 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1353 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1355 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1356 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1357 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1358 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1359 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1360 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1361 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1362 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1364 #ià(
__MPU_PRESENT
 == 1U)

1365 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1366 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1404 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1406 
ušt32_t
 
»g_v®ue
;

1407 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1409 
»g_v®ue
 = 
SCB
->
AIRCR
;

1410 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1411 
»g_v®ue
 = (reg_value |

1412 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1413 (
PriÜ™yGroupTmp
 << 8U) );

1414 
SCB
->
AIRCR
 = 
»g_v®ue
;

1423 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1425  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1434 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1436 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1445 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1447 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1458 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1460 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1469 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1471 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1480 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1482 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1493 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1495 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1506 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1508 ià((
št32_t
)(
IRQn
) < 0)

1510 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1514 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1528 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1531 ià((
št32_t
)(
IRQn
) < 0)

1533 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1537 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1553 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1555 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1556 
ušt32_t
 
P»em±PriÜ™yB™s
;

1557 
ušt32_t
 
SubPriÜ™yB™s
;

1559 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1560 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1563 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1564 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1580 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1582 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1583 
ušt32_t
 
P»em±PriÜ™yB™s
;

1584 
ušt32_t
 
SubPriÜ™yB™s
;

1586 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1587 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1589 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1590 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1598 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1600 
__DSB
();

1602 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1603 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1604 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1605 
__DSB
();

1609 
__NOP
();

1625 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1638 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1640 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1645 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1646 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1647 
SysTick
->
VAL
 = 0UL;

1648 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1649 
SysTick_CTRL_TICKINT_Msk
 |

1650 
SysTick_CTRL_ENABLE_Msk
;

1668 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1669 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1680 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1682 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1683 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1685 
ITM
->
PORT
[0U].
u32
 == 0UL)

1687 
__NOP
();

1689 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1691  (
	gch
);

1701 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1703 
št32_t
 
	gch
 = -1;

1705 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1707 
ch
 = 
ITM_RxBufãr
;

1708 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1711  (
	gch
);

1721 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1724 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1739 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h

38 #iâdeà
__STM32_HAL_LEGACY


39 
	#__STM32_HAL_LEGACY


	)

41 #ifdeà
__ýlu¥lus


52 
	#AES_FLAG_RDERR
 
CRYP_FLAG_RDERR


	)

53 
	#AES_FLAG_WRERR
 
CRYP_FLAG_WRERR


	)

54 
	#AES_CLEARFLAG_CCF
 
CRYP_CLEARFLAG_CCF


	)

55 
	#AES_CLEARFLAG_RDERR
 
CRYP_CLEARFLAG_RDERR


	)

56 
	#AES_CLEARFLAG_WRERR
 
CRYP_CLEARFLAG_WRERR


	)

65 
	#ADC_RESOLUTION12b
 
ADC_RESOLUTION_12B


	)

66 
	#ADC_RESOLUTION10b
 
ADC_RESOLUTION_10B


	)

67 
	#ADC_RESOLUTION8b
 
ADC_RESOLUTION_8B


	)

68 
	#ADC_RESOLUTION6b
 
ADC_RESOLUTION_6B


	)

69 
	#OVR_DATA_OVERWRITTEN
 
ADC_OVR_DATA_OVERWRITTEN


	)

70 
	#OVR_DATA_PRESERVED
 
ADC_OVR_DATA_PRESERVED


	)

71 
	#EOC_SINGLE_CONV
 
ADC_EOC_SINGLE_CONV


	)

72 
	#EOC_SEQ_CONV
 
ADC_EOC_SEQ_CONV


	)

73 
	#EOC_SINGLE_SEQ_CONV
 
ADC_EOC_SINGLE_SEQ_CONV


	)

74 
	#REGULAR_GROUP
 
ADC_REGULAR_GROUP


	)

75 
	#INJECTED_GROUP
 
ADC_INJECTED_GROUP


	)

76 
	#REGULAR_INJECTED_GROUP
 
ADC_REGULAR_INJECTED_GROUP


	)

77 
	#AWD_EVENT
 
ADC_AWD_EVENT


	)

78 
	#AWD1_EVENT
 
ADC_AWD1_EVENT


	)

79 
	#AWD2_EVENT
 
ADC_AWD2_EVENT


	)

80 
	#AWD3_EVENT
 
ADC_AWD3_EVENT


	)

81 
	#OVR_EVENT
 
ADC_OVR_EVENT


	)

82 
	#JQOVF_EVENT
 
ADC_JQOVF_EVENT


	)

83 
	#ALL_CHANNELS
 
ADC_ALL_CHANNELS


	)

84 
	#REGULAR_CHANNELS
 
ADC_REGULAR_CHANNELS


	)

85 
	#INJECTED_CHANNELS
 
ADC_INJECTED_CHANNELS


	)

86 
	#SYSCFG_FLAG_SENSOR_ADC
 
ADC_FLAG_SENSOR


	)

87 
	#SYSCFG_FLAG_VREF_ADC
 
ADC_FLAG_VREFINT


	)

88 
	#ADC_CLOCKPRESCALER_PCLK_DIV1
 
ADC_CLOCK_SYNC_PCLK_DIV1


	)

89 
	#ADC_CLOCKPRESCALER_PCLK_DIV2
 
ADC_CLOCK_SYNC_PCLK_DIV2


	)

90 
	#ADC_CLOCKPRESCALER_PCLK_DIV4
 
ADC_CLOCK_SYNC_PCLK_DIV4


	)

91 
	#ADC_CLOCKPRESCALER_PCLK_DIV6
 
ADC_CLOCK_SYNC_PCLK_DIV6


	)

92 
	#ADC_CLOCKPRESCALER_PCLK_DIV8
 
ADC_CLOCK_SYNC_PCLK_DIV8


	)

93 
	#ADC_EXTERNALTRIG0_T6_TRGO
 
ADC_EXTERNALTRIGCONV_T6_TRGO


	)

94 
	#ADC_EXTERNALTRIG1_T21_CC2
 
ADC_EXTERNALTRIGCONV_T21_CC2


	)

95 
	#ADC_EXTERNALTRIG2_T2_TRGO
 
ADC_EXTERNALTRIGCONV_T2_TRGO


	)

96 
	#ADC_EXTERNALTRIG3_T2_CC4
 
ADC_EXTERNALTRIGCONV_T2_CC4


	)

97 
	#ADC_EXTERNALTRIG4_T22_TRGO
 
ADC_EXTERNALTRIGCONV_T22_TRGO


	)

98 
	#ADC_EXTERNALTRIG7_EXT_IT11
 
ADC_EXTERNALTRIGCONV_EXT_IT11


	)

99 
	#ADC_CLOCK_ASYNC
 
ADC_CLOCK_ASYNC_DIV1


	)

100 
	#ADC_EXTERNALTRIG_EDGE_NONE
 
ADC_EXTERNALTRIGCONVEDGE_NONE


	)

101 
	#ADC_EXTERNALTRIG_EDGE_RISING
 
ADC_EXTERNALTRIGCONVEDGE_RISING


	)

102 
	#ADC_EXTERNALTRIG_EDGE_FALLING
 
ADC_EXTERNALTRIGCONVEDGE_FALLING


	)

103 
	#ADC_EXTERNALTRIG_EDGE_RISINGFALLING
 
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING


	)

104 
	#ADC_SAMPLETIME_2CYCLE_5
 
ADC_SAMPLETIME_2CYCLES_5


	)

106 
	#HAL_ADC_STATE_BUSY_REG
 
HAL_ADC_STATE_REG_BUSY


	)

107 
	#HAL_ADC_STATE_BUSY_INJ
 
HAL_ADC_STATE_INJ_BUSY


	)

108 
	#HAL_ADC_STATE_EOC_REG
 
HAL_ADC_STATE_REG_EOC


	)

109 
	#HAL_ADC_STATE_EOC_INJ
 
HAL_ADC_STATE_INJ_EOC


	)

110 
	#HAL_ADC_STATE_ERROR
 
HAL_ADC_STATE_ERROR_INTERNAL


	)

111 
	#HAL_ADC_STATE_BUSY
 
HAL_ADC_STATE_BUSY_INTERNAL


	)

112 
	#HAL_ADC_STATE_AWD
 
HAL_ADC_STATE_AWD1


	)

121 
	#__HAL_CEC_GET_IT
 
__HAL_CEC_GET_FLAG


	)

130 
	#COMP_WINDOWMODE_DISABLED
 
COMP_WINDOWMODE_DISABLE


	)

131 
	#COMP_WINDOWMODE_ENABLED
 
COMP_WINDOWMODE_ENABLE


	)

132 
	#COMP_EXTI_LINE_COMP1_EVENT
 
COMP_EXTI_LINE_COMP1


	)

133 
	#COMP_EXTI_LINE_COMP2_EVENT
 
COMP_EXTI_LINE_COMP2


	)

134 
	#COMP_EXTI_LINE_COMP3_EVENT
 
COMP_EXTI_LINE_COMP3


	)

135 
	#COMP_EXTI_LINE_COMP4_EVENT
 
COMP_EXTI_LINE_COMP4


	)

136 
	#COMP_EXTI_LINE_COMP5_EVENT
 
COMP_EXTI_LINE_COMP5


	)

137 
	#COMP_EXTI_LINE_COMP6_EVENT
 
COMP_EXTI_LINE_COMP6


	)

138 
	#COMP_EXTI_LINE_COMP7_EVENT
 
COMP_EXTI_LINE_COMP7


	)

139 #ià
defšed
(
STM32L0
)

140 
	#COMP_LPTIMCONNECTION_ENABLED
 ((
ušt32_t
)0x00000003Uè

	)

142 
	#COMP_OUTPUT_COMP6TIM2OCREFCLR
 
COMP_OUTPUT_COMP6_TIM2OCREFCLR


	)

143 #ià
defšed
(
STM32F373xC
è|| defšed(
STM32F378xx
)

144 
	#COMP_OUTPUT_TIM3IC1
 
COMP_OUTPUT_COMP1_TIM3IC1


	)

145 
	#COMP_OUTPUT_TIM3OCREFCLR
 
COMP_OUTPUT_COMP1_TIM3OCREFCLR


	)

148 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

149 
	#COMP_WINDOWMODE_ENABLE
 
COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON


	)

151 
	#COMP_NONINVERTINGINPUT_IO1
 
COMP_INPUT_PLUS_IO1


	)

152 
	#COMP_NONINVERTINGINPUT_IO2
 
COMP_INPUT_PLUS_IO2


	)

153 
	#COMP_NONINVERTINGINPUT_IO3
 
COMP_INPUT_PLUS_IO3


	)

154 
	#COMP_NONINVERTINGINPUT_IO4
 
COMP_INPUT_PLUS_IO4


	)

155 
	#COMP_NONINVERTINGINPUT_IO5
 
COMP_INPUT_PLUS_IO5


	)

156 
	#COMP_NONINVERTINGINPUT_IO6
 
COMP_INPUT_PLUS_IO6


	)

158 
	#COMP_INVERTINGINPUT_1_4VREFINT
 
COMP_INPUT_MINUS_1_4VREFINT


	)

159 
	#COMP_INVERTINGINPUT_1_2VREFINT
 
COMP_INPUT_MINUS_1_2VREFINT


	)

160 
	#COMP_INVERTINGINPUT_3_4VREFINT
 
COMP_INPUT_MINUS_3_4VREFINT


	)

161 
	#COMP_INVERTINGINPUT_VREFINT
 
COMP_INPUT_MINUS_VREFINT


	)

162 
	#COMP_INVERTINGINPUT_DAC1_CH1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

163 
	#COMP_INVERTINGINPUT_DAC1_CH2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

164 
	#COMP_INVERTINGINPUT_DAC1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

165 
	#COMP_INVERTINGINPUT_DAC2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

166 
	#COMP_INVERTINGINPUT_IO1
 
COMP_INPUT_MINUS_IO1


	)

167 #ià
defšed
(
STM32L0
)

171 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

172 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO2


	)

174 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_IO2


	)

175 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO3


	)

177 
	#COMP_INVERTINGINPUT_IO4
 
COMP_INPUT_MINUS_IO4


	)

178 
	#COMP_INVERTINGINPUT_IO5
 
COMP_INPUT_MINUS_IO5


	)

180 
	#COMP_OUTPUTLEVEL_LOW
 
COMP_OUTPUT_LEVEL_LOW


	)

181 
	#COMP_OUTPUTLEVEL_HIGH
 
COMP_OUTPUT_LEVEL_HIGH


	)

185 #ià
defšed
(
COMP_CSR_LOCK
)

186 
	#COMP_FLAG_LOCK
 
COMP_CSR_LOCK


	)

187 #–ià
defšed
(
COMP_CSR_COMP1LOCK
)

188 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMP1LOCK


	)

189 #–ià
defšed
(
COMP_CSR_COMPxLOCK
)

190 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMPxLOCK


	)

193 #ià
defšed
(
STM32L4
)

194 
	#COMP_BLANKINGSRCE_TIM1OC5
 
COMP_BLANKINGSRC_TIM1_OC5_COMP1


	)

195 
	#COMP_BLANKINGSRCE_TIM2OC3
 
COMP_BLANKINGSRC_TIM2_OC3_COMP1


	)

196 
	#COMP_BLANKINGSRCE_TIM3OC3
 
COMP_BLANKINGSRC_TIM3_OC3_COMP1


	)

197 
	#COMP_BLANKINGSRCE_TIM3OC4
 
COMP_BLANKINGSRC_TIM3_OC4_COMP2


	)

198 
	#COMP_BLANKINGSRCE_TIM8OC5
 
COMP_BLANKINGSRC_TIM8_OC5_COMP2


	)

199 
	#COMP_BLANKINGSRCE_TIM15OC1
 
COMP_BLANKINGSRC_TIM15_OC1_COMP2


	)

200 
	#COMP_BLANKINGSRCE_NONE
 
COMP_BLANKINGSRC_NONE


	)

203 #ià
defšed
(
STM32L0
)

204 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

205 
	#COMP_MODE_LOWSPEED
 
COMP_POWERMODE_ULTRALOWPOWER


	)

207 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_HIGHSPEED


	)

208 
	#COMP_MODE_MEDIUMSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

209 
	#COMP_MODE_LOWPOWER
 
COMP_POWERMODE_LOWPOWER


	)

210 
	#COMP_MODE_ULTRALOWPOWER
 
COMP_POWERMODE_ULTRALOWPOWER


	)

221 
	#__HAL_CORTEX_SYSTICKCLK_CONFIG
 
HAL_SYSTICK_CLKSourûCÚfig


	)

230 
	#CRC_OUTPUTDATA_INVERSION_DISABLED
 
CRC_OUTPUTDATA_INVERSION_DISABLE


	)

231 
	#CRC_OUTPUTDATA_INVERSION_ENABLED
 
CRC_OUTPUTDATA_INVERSION_ENABLE


	)

241 
	#DAC1_CHANNEL_1
 
DAC_CHANNEL_1


	)

242 
	#DAC1_CHANNEL_2
 
DAC_CHANNEL_2


	)

243 
	#DAC2_CHANNEL_1
 
DAC_CHANNEL_1


	)

244 
	#DAC_WAVE_NONE
 ((
ušt32_t
)0x00000000U)

	)

245 
	#DAC_WAVE_NOISE
 ((
ušt32_t
)
DAC_CR_WAVE1_0
)

	)

246 
	#DAC_WAVE_TRIANGLE
 ((
ušt32_t
)
DAC_CR_WAVE1_1
)

	)

247 
	#DAC_WAVEGENERATION_NONE
 
DAC_WAVE_NONE


	)

248 
	#DAC_WAVEGENERATION_NOISE
 
DAC_WAVE_NOISE


	)

249 
	#DAC_WAVEGENERATION_TRIANGLE
 
DAC_WAVE_TRIANGLE


	)

258 
	#HAL_REMAPDMA_ADC_DMA_CH2
 
DMA_REMAP_ADC_DMA_CH2


	)

259 
	#HAL_REMAPDMA_USART1_TX_DMA_CH4
 
DMA_REMAP_USART1_TX_DMA_CH4


	)

260 
	#HAL_REMAPDMA_USART1_RX_DMA_CH5
 
DMA_REMAP_USART1_RX_DMA_CH5


	)

261 
	#HAL_REMAPDMA_TIM16_DMA_CH4
 
DMA_REMAP_TIM16_DMA_CH4


	)

262 
	#HAL_REMAPDMA_TIM17_DMA_CH2
 
DMA_REMAP_TIM17_DMA_CH2


	)

263 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

264 
	#HAL_REMAPDMA_TIM16_DMA_CH6
 
DMA_REMAP_TIM16_DMA_CH6


	)

265 
	#HAL_REMAPDMA_TIM17_DMA_CH7
 
DMA_REMAP_TIM17_DMA_CH7


	)

266 
	#HAL_REMAPDMA_SPI2_DMA_CH67
 
DMA_REMAP_SPI2_DMA_CH67


	)

267 
	#HAL_REMAPDMA_USART2_DMA_CH67
 
DMA_REMAP_USART2_DMA_CH67


	)

268 
	#HAL_REMAPDMA_I2C1_DMA_CH76
 
DMA_REMAP_I2C1_DMA_CH76


	)

269 
	#HAL_REMAPDMA_TIM1_DMA_CH6
 
DMA_REMAP_TIM1_DMA_CH6


	)

270 
	#HAL_REMAPDMA_TIM2_DMA_CH7
 
DMA_REMAP_TIM2_DMA_CH7


	)

271 
	#HAL_REMAPDMA_TIM3_DMA_CH6
 
DMA_REMAP_TIM3_DMA_CH6


	)

273 
	#IS_HAL_REMAPDMA
 
IS_DMA_REMAP


	)

274 
	#__HAL_REMAPDMA_CHANNEL_ENABLE
 
__HAL_DMA_REMAP_CHANNEL_ENABLE


	)

275 
	#__HAL_REMAPDMA_CHANNEL_DISABLE
 
__HAL_DMA_REMAP_CHANNEL_DISABLE


	)

287 
	#TYPEPROGRAM_BYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

288 
	#TYPEPROGRAM_HALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

289 
	#TYPEPROGRAM_WORD
 
FLASH_TYPEPROGRAM_WORD


	)

290 
	#TYPEPROGRAM_DOUBLEWORD
 
FLASH_TYPEPROGRAM_DOUBLEWORD


	)

291 
	#TYPEERASE_SECTORS
 
FLASH_TYPEERASE_SECTORS


	)

292 
	#TYPEERASE_PAGES
 
FLASH_TYPEERASE_PAGES


	)

293 
	#TYPEERASE_PAGEERASE
 
FLASH_TYPEERASE_PAGES


	)

294 
	#TYPEERASE_MASSERASE
 
FLASH_TYPEERASE_MASSERASE


	)

295 
	#WRPSTATE_DISABLE
 
OB_WRPSTATE_DISABLE


	)

296 
	#WRPSTATE_ENABLE
 
OB_WRPSTATE_ENABLE


	)

297 
	#HAL_FLASH_TIMEOUT_VALUE
 
FLASH_TIMEOUT_VALUE


	)

298 
	#OBEX_PCROP
 
OPTIONBYTE_PCROP


	)

299 
	#OBEX_BOOTCONFIG
 
OPTIONBYTE_BOOTCONFIG


	)

300 
	#PCROPSTATE_DISABLE
 
OB_PCROP_STATE_DISABLE


	)

301 
	#PCROPSTATE_ENABLE
 
OB_PCROP_STATE_ENABLE


	)

302 
	#TYPEERASEDATA_BYTE
 
FLASH_TYPEERASEDATA_BYTE


	)

303 
	#TYPEERASEDATA_HALFWORD
 
FLASH_TYPEERASEDATA_HALFWORD


	)

304 
	#TYPEERASEDATA_WORD
 
FLASH_TYPEERASEDATA_WORD


	)

305 
	#TYPEPROGRAMDATA_BYTE
 
FLASH_TYPEPROGRAMDATA_BYTE


	)

306 
	#TYPEPROGRAMDATA_HALFWORD
 
FLASH_TYPEPROGRAMDATA_HALFWORD


	)

307 
	#TYPEPROGRAMDATA_WORD
 
FLASH_TYPEPROGRAMDATA_WORD


	)

308 
	#TYPEPROGRAMDATA_FASTBYTE
 
FLASH_TYPEPROGRAMDATA_FASTBYTE


	)

309 
	#TYPEPROGRAMDATA_FASTHALFWORD
 
FLASH_TYPEPROGRAMDATA_FASTHALFWORD


	)

310 
	#TYPEPROGRAMDATA_FASTWORD
 
FLASH_TYPEPROGRAMDATA_FASTWORD


	)

311 
	#PAGESIZE
 
FLASH_PAGE_SIZE


	)

312 
	#TYPEPROGRAM_FASTBYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

313 
	#TYPEPROGRAM_FASTHALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

314 
	#TYPEPROGRAM_FASTWORD
 
FLASH_TYPEPROGRAM_WORD


	)

315 
	#VOLTAGE_RANGE_1
 
FLASH_VOLTAGE_RANGE_1


	)

316 
	#VOLTAGE_RANGE_2
 
FLASH_VOLTAGE_RANGE_2


	)

317 
	#VOLTAGE_RANGE_3
 
FLASH_VOLTAGE_RANGE_3


	)

318 
	#VOLTAGE_RANGE_4
 
FLASH_VOLTAGE_RANGE_4


	)

319 
	#TYPEPROGRAM_FAST
 
FLASH_TYPEPROGRAM_FAST


	)

320 
	#TYPEPROGRAM_FAST_AND_LAST
 
FLASH_TYPEPROGRAM_FAST_AND_LAST


	)

321 
	#WRPAREA_BANK1_AREAA
 
OB_WRPAREA_BANK1_AREAA


	)

322 
	#WRPAREA_BANK1_AREAB
 
OB_WRPAREA_BANK1_AREAB


	)

323 
	#WRPAREA_BANK2_AREAA
 
OB_WRPAREA_BANK2_AREAA


	)

324 
	#WRPAREA_BANK2_AREAB
 
OB_WRPAREA_BANK2_AREAB


	)

325 
	#IWDG_STDBY_FREEZE
 
OB_IWDG_STDBY_FREEZE


	)

326 
	#IWDG_STDBY_ACTIVE
 
OB_IWDG_STDBY_RUN


	)

327 
	#IWDG_STOP_FREEZE
 
OB_IWDG_STOP_FREEZE


	)

328 
	#IWDG_STOP_ACTIVE
 
OB_IWDG_STOP_RUN


	)

329 
	#FLASH_ERROR_NONE
 
HAL_FLASH_ERROR_NONE


	)

330 
	#FLASH_ERROR_RD
 
HAL_FLASH_ERROR_RD


	)

331 
	#FLASH_ERROR_PG
 
HAL_FLASH_ERROR_PROG


	)

332 
	#FLASH_ERROR_PGP
 
HAL_FLASH_ERROR_PGS


	)

333 
	#FLASH_ERROR_WRP
 
HAL_FLASH_ERROR_WRP


	)

334 
	#FLASH_ERROR_OPTV
 
HAL_FLASH_ERROR_OPTV


	)

335 
	#FLASH_ERROR_OPTVUSR
 
HAL_FLASH_ERROR_OPTVUSR


	)

336 
	#FLASH_ERROR_PROG
 
HAL_FLASH_ERROR_PROG


	)

337 
	#FLASH_ERROR_OP
 
HAL_FLASH_ERROR_OPERATION


	)

338 
	#FLASH_ERROR_PGA
 
HAL_FLASH_ERROR_PGA


	)

339 
	#FLASH_ERROR_SIZE
 
HAL_FLASH_ERROR_SIZE


	)

340 
	#FLASH_ERROR_SIZ
 
HAL_FLASH_ERROR_SIZE


	)

341 
	#FLASH_ERROR_PGS
 
HAL_FLASH_ERROR_PGS


	)

342 
	#FLASH_ERROR_MIS
 
HAL_FLASH_ERROR_MIS


	)

343 
	#FLASH_ERROR_FAST
 
HAL_FLASH_ERROR_FAST


	)

344 
	#FLASH_ERROR_FWWERR
 
HAL_FLASH_ERROR_FWWERR


	)

345 
	#FLASH_ERROR_NOTZERO
 
HAL_FLASH_ERROR_NOTZERO


	)

346 
	#FLASH_ERROR_OPERATION
 
HAL_FLASH_ERROR_OPERATION


	)

347 
	#FLASH_ERROR_ERS
 
HAL_FLASH_ERROR_ERS


	)

348 
	#OB_WDG_SW
 
OB_IWDG_SW


	)

349 
	#OB_WDG_HW
 
OB_IWDG_HW


	)

350 
	#OB_SDADC12_VDD_MONITOR_SET
 
OB_SDACD_VDD_MONITOR_SET


	)

351 
	#OB_SDADC12_VDD_MONITOR_RESET
 
OB_SDACD_VDD_MONITOR_RESET


	)

352 
	#OB_RAM_PARITY_CHECK_SET
 
OB_SRAM_PARITY_SET


	)

353 
	#OB_RAM_PARITY_CHECK_RESET
 
OB_SRAM_PARITY_RESET


	)

354 
	#IS_OB_SDADC12_VDD_MONITOR
 
IS_OB_SDACD_VDD_MONITOR


	)

355 
	#OB_RDP_LEVEL0
 
OB_RDP_LEVEL_0


	)

356 
	#OB_RDP_LEVEL1
 
OB_RDP_LEVEL_1


	)

357 
	#OB_RDP_LEVEL2
 
OB_RDP_LEVEL_2


	)

367 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA9
 
I2C_FASTMODEPLUS_PA9


	)

368 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA10
 
I2C_FASTMODEPLUS_PA10


	)

369 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB6
 
I2C_FASTMODEPLUS_PB6


	)

370 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB7
 
I2C_FASTMODEPLUS_PB7


	)

371 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB8
 
I2C_FASTMODEPLUS_PB8


	)

372 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB9
 
I2C_FASTMODEPLUS_PB9


	)

373 
	#HAL_SYSCFG_FASTMODEPLUS_I2C1
 
I2C_FASTMODEPLUS_I2C1


	)

374 
	#HAL_SYSCFG_FASTMODEPLUS_I2C2
 
I2C_FASTMODEPLUS_I2C2


	)

375 
	#HAL_SYSCFG_FASTMODEPLUS_I2C3
 
I2C_FASTMODEPLUS_I2C3


	)

384 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
)

385 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 
FMC_NAND_WAIT_FEATURE_DISABLE


	)

386 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 
FMC_NAND_WAIT_FEATURE_ENABLE


	)

387 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 
FMC_NAND_MEM_BUS_WIDTH_8


	)

388 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 
FMC_NAND_MEM_BUS_WIDTH_16


	)

390 
	#FMC_NAND_WAIT_FEATURE_DISABLE
 
FMC_NAND_PCC_WAIT_FEATURE_DISABLE


	)

391 
	#FMC_NAND_WAIT_FEATURE_ENABLE
 
FMC_NAND_PCC_WAIT_FEATURE_ENABLE


	)

392 
	#FMC_NAND_MEM_BUS_WIDTH_8
 
FMC_NAND_PCC_MEM_BUS_WIDTH_8


	)

393 
	#FMC_NAND_MEM_BUS_WIDTH_16
 
FMC_NAND_PCC_MEM_BUS_WIDTH_16


	)

403 
	#FSMC_NORSRAM_TYPEDEF
 
FSMC_NORSRAM_Ty³Def


	)

404 
	#FSMC_NORSRAM_EXTENDED_TYPEDEF
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

412 
	#GET_GPIO_SOURCE
 
GPIO_GET_INDEX


	)

413 
	#GET_GPIO_INDEX
 
GPIO_GET_INDEX


	)

415 #ià
defšed
(
STM32F4
)

416 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDIO


	)

417 
	#GPIO_AF12_SDMMC1
 
GPIO_AF12_SDIO


	)

420 #ià
defšed
(
STM32F7
)

421 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

422 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

425 #ià
defšed
(
STM32L4
)

426 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

427 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

430 
	#GPIO_AF0_LPTIM
 
GPIO_AF0_LPTIM1


	)

431 
	#GPIO_AF1_LPTIM
 
GPIO_AF1_LPTIM1


	)

432 
	#GPIO_AF2_LPTIM
 
GPIO_AF2_LPTIM1


	)

434 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
è|| defšed(
STM32F4
è|| defšed(
STM32F2
è|| defšed(
STM32F7
)

435 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

436 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

437 
	#GPIO_SPEED_FAST
 
GPIO_SPEED_FREQ_HIGH


	)

438 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

441 #ià
defšed
(
STM32L1
)

442 
	#GPIO_SPEED_VERY_LOW
 
GPIO_SPEED_FREQ_LOW


	)

443 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_MEDIUM


	)

444 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_HIGH


	)

445 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

448 #ià
defšed
(
STM32F0
è|| defšed(
STM32F3
è|| defšed(
STM32F1
)

449 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

450 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

451 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_HIGH


	)

454 
	#GPIO_AF6_DFSDM
 
GPIO_AF6_DFSDM1


	)

463 #ià
defšed
(
STM32H7
)

464 
	#__HAL_RCC_JPEG_CLK_ENABLE
 
__HAL_RCC_JPGDECEN_CLK_ENABLE


	)

465 
	#__HAL_RCC_JPEG_CLK_DISABLE
 
__HAL_RCC_JPGDECEN_CLK_DISABLE


	)

466 
	#__HAL_RCC_JPEG_FORCE_RESET
 
__HAL_RCC_JPGDECRST_FORCE_RESET


	)

467 
	#__HAL_RCC_JPEG_RELEASE_RESET
 
__HAL_RCC_JPGDECRST_RELEASE_RESET


	)

468 
	#__HAL_RCC_JPEG_CLK_SLEEP_ENABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE


	)

469 
	#__HAL_RCC_JPEG_CLK_SLEEP_DISABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE


	)

471 
	#DMA_REQUEST_DAC1
 
DMA_REQUEST_DAC1_CH1


	)

472 
	#DMA_REQUEST_DAC2
 
DMA_REQUEST_DAC1_CH2


	)

474 
	#BDMA_REQUEST_LP_UART1_RX
 
BDMA_REQUEST_LPUART1_RX


	)

475 
	#BDMA_REQUEST_LP_UART1_TX
 
BDMA_REQUEST_LPUART1_TX


	)

477 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT


	)

478 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT


	)

479 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT


	)

480 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT


	)

481 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT


	)

482 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT


	)

483 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI0
 
HAL_DMAMUX1_REQ_GEN_EXTI0


	)

484 
	#HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO
 
HAL_DMAMUX1_REQ_GEN_TIM12_TRGO


	)

486 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT


	)

487 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT


	)

488 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT


	)

489 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT


	)

490 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT


	)

491 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT


	)

492 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT


	)

493 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP


	)

494 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP


	)

495 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP


	)

496 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT
 
HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT


	)

497 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP


	)

498 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT
 
HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT


	)

499 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP


	)

500 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP


	)

501 
	#HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP
 
HAL_DMAMUX2_REQ_GEN_I2C4_WKUP


	)

502 
	#HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP
 
HAL_DMAMUX2_REQ_GEN_SPI6_WKUP


	)

503 
	#HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT
 
HAL_DMAMUX2_REQ_GEN_COMP1_OUT


	)

504 
	#HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT
 
HAL_DMAMUX2_REQ_GEN_COMP2_OUT


	)

505 
	#HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP
 
HAL_DMAMUX2_REQ_GEN_RTC_WKUP


	)

506 
	#HAL_DMAMUX2_REQUEST_GEN_EXTI0
 
HAL_DMAMUX2_REQ_GEN_EXTI0


	)

507 
	#HAL_DMAMUX2_REQUEST_GEN_EXTI2
 
HAL_DMAMUX2_REQ_GEN_EXTI2


	)

508 
	#HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT
 
HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT


	)

509 
	#HAL_DMAMUX2_REQUEST_GEN_SPI6_IT
 
HAL_DMAMUX2_REQ_GEN_SPI6_IT


	)

510 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT
 
HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT


	)

511 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT
 
HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT


	)

512 
	#HAL_DMAMUX2_REQUEST_GEN_ADC3_IT
 
HAL_DMAMUX2_REQ_GEN_ADC3_IT


	)

513 
	#HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT
 
HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT


	)

514 
	#HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT
 
HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT


	)

515 
	#HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT
 
HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT


	)

517 
	#HAL_DMAMUX_REQUEST_GEN_NO_EVENT
 
HAL_DMAMUX_REQ_GEN_NO_EVENT


	)

518 
	#HAL_DMAMUX_REQUEST_GEN_RISING
 
HAL_DMAMUX_REQ_GEN_RISING


	)

519 
	#HAL_DMAMUX_REQUEST_GEN_FALLING
 
HAL_DMAMUX_REQ_GEN_FALLING


	)

520 
	#HAL_DMAMUX_REQUEST_GEN_RISING_FALLING
 
HAL_DMAMUX_REQ_GEN_RISING_FALLING


	)

534 
	#HRTIM_TIMDELAYEDPROTECTION_DISABLED
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED


	)

535 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6


	)

536 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6


	)

537 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6


	)

538 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6


	)

539 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7


	)

540 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7


	)

541 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7


	)

542 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7


	)

544 
	#__HAL_HRTIM_S‘CouÁ”
 
__HAL_HRTIM_SETCOUNTER


	)

545 
	#__HAL_HRTIM_G‘CouÁ”
 
__HAL_HRTIM_GETCOUNTER


	)

546 
	#__HAL_HRTIM_S‘P”iod
 
__HAL_HRTIM_SETPERIOD


	)

547 
	#__HAL_HRTIM_G‘P”iod
 
__HAL_HRTIM_GETPERIOD


	)

548 
	#__HAL_HRTIM_S‘ClockP»sÿËr
 
__HAL_HRTIM_SETCLOCKPRESCALER


	)

549 
	#__HAL_HRTIM_G‘ClockP»sÿËr
 
__HAL_HRTIM_GETCLOCKPRESCALER


	)

550 
	#__HAL_HRTIM_S‘Com·»
 
__HAL_HRTIM_SETCOMPARE


	)

551 
	#__HAL_HRTIM_G‘Com·»
 
__HAL_HRTIM_GETCOMPARE


	)

559 
	#I2C_DUALADDRESS_DISABLED
 
I2C_DUALADDRESS_DISABLE


	)

560 
	#I2C_DUALADDRESS_ENABLED
 
I2C_DUALADDRESS_ENABLE


	)

561 
	#I2C_GENERALCALL_DISABLED
 
I2C_GENERALCALL_DISABLE


	)

562 
	#I2C_GENERALCALL_ENABLED
 
I2C_GENERALCALL_ENABLE


	)

563 
	#I2C_NOSTRETCH_DISABLED
 
I2C_NOSTRETCH_DISABLE


	)

564 
	#I2C_NOSTRETCH_ENABLED
 
I2C_NOSTRETCH_ENABLE


	)

565 
	#I2C_ANALOGFILTER_ENABLED
 
I2C_ANALOGFILTER_ENABLE


	)

566 
	#I2C_ANALOGFILTER_DISABLED
 
I2C_ANALOGFILTER_DISABLE


	)

567 #ià
defšed
(
STM32F0
è|| defšed(
STM32F1
è|| defšed(
STM32F3
è|| defšed(
STM32G0
è|| defšed(
STM32L4
è|| defšed(
STM32L1
è|| defšed(
STM32F7
)

568 
	#HAL_I2C_STATE_MEM_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

569 
	#HAL_I2C_STATE_MEM_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

570 
	#HAL_I2C_STATE_MASTER_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

571 
	#HAL_I2C_STATE_MASTER_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

572 
	#HAL_I2C_STATE_SLAVE_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

573 
	#HAL_I2C_STATE_SLAVE_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

582 
	#IRDA_ONE_BIT_SAMPLE_DISABLED
 
IRDA_ONE_BIT_SAMPLE_DISABLE


	)

583 
	#IRDA_ONE_BIT_SAMPLE_ENABLED
 
IRDA_ONE_BIT_SAMPLE_ENABLE


	)

592 
	#KR_KEY_RELOAD
 
IWDG_KEY_RELOAD


	)

593 
	#KR_KEY_ENABLE
 
IWDG_KEY_ENABLE


	)

594 
	#KR_KEY_EWA
 
IWDG_KEY_WRITE_ACCESS_ENABLE


	)

595 
	#KR_KEY_DWA
 
IWDG_KEY_WRITE_ACCESS_DISABLE


	)

604 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION


	)

605 
	#LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS


	)

606 
	#LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS


	)

607 
	#LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS


	)

609 
	#LPTIM_CLOCKPOLARITY_RISINGEDGE
 
LPTIM_CLOCKPOLARITY_RISING


	)

610 
	#LPTIM_CLOCKPOLARITY_FALLINGEDGE
 
LPTIM_CLOCKPOLARITY_FALLING


	)

611 
	#LPTIM_CLOCKPOLARITY_BOTHEDGES
 
LPTIM_CLOCKPOLARITY_RISING_FALLING


	)

613 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION


	)

614 
	#LPTIM_TRIGSAMPLETIME_2TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

615 
	#LPTIM_TRIGSAMPLETIME_4TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

616 
	#LPTIM_TRIGSAMPLETIME_8TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

620 
	#LPTIM_TRIGSAMPLETIME_2TRANSITION
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

621 
	#LPTIM_TRIGSAMPLETIME_4TRANSITION
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

622 
	#LPTIM_TRIGSAMPLETIME_8TRANSITION
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

631 
	#HAL_NAND_R—d_Page
 
HAL_NAND_R—d_Page_8b


	)

632 
	#HAL_NAND_Wr™e_Page
 
HAL_NAND_Wr™e_Page_8b


	)

633 
	#HAL_NAND_R—d_S·»A»a
 
HAL_NAND_R—d_S·»A»a_8b


	)

634 
	#HAL_NAND_Wr™e_S·»A»a
 
HAL_NAND_Wr™e_S·»A»a_8b


	)

636 
	#NAND_Add»ssTy³def
 
NAND_Add»ssTy³Def


	)

638 
	#__ARRAY_ADDRESS
 
ARRAY_ADDRESS


	)

639 
	#__ADDR_1¡_CYCLE
 
ADDR_1ST_CYCLE


	)

640 
	#__ADDR_2nd_CYCLE
 
ADDR_2ND_CYCLE


	)

641 
	#__ADDR_3rd_CYCLE
 
ADDR_3RD_CYCLE


	)

642 
	#__ADDR_4th_CYCLE
 
ADDR_4TH_CYCLE


	)

650 
	#NOR_StusTy³def
 
HAL_NOR_StusTy³Def


	)

651 
	#NOR_SUCCESS
 
HAL_NOR_STATUS_SUCCESS


	)

652 
	#NOR_ONGOING
 
HAL_NOR_STATUS_ONGOING


	)

653 
	#NOR_ERROR
 
HAL_NOR_STATUS_ERROR


	)

654 
	#NOR_TIMEOUT
 
HAL_NOR_STATUS_TIMEOUT


	)

656 
	#__NOR_WRITE
 
NOR_WRITE


	)

657 
	#__NOR_ADDR_SHIFT
 
NOR_ADDR_SHIFT


	)

666 
	#OPAMP_NONINVERTINGINPUT_VP0
 
OPAMP_NONINVERTINGINPUT_IO0


	)

667 
	#OPAMP_NONINVERTINGINPUT_VP1
 
OPAMP_NONINVERTINGINPUT_IO1


	)

668 
	#OPAMP_NONINVERTINGINPUT_VP2
 
OPAMP_NONINVERTINGINPUT_IO2


	)

669 
	#OPAMP_NONINVERTINGINPUT_VP3
 
OPAMP_NONINVERTINGINPUT_IO3


	)

671 
	#OPAMP_SEC_NONINVERTINGINPUT_VP0
 
OPAMP_SEC_NONINVERTINGINPUT_IO0


	)

672 
	#OPAMP_SEC_NONINVERTINGINPUT_VP1
 
OPAMP_SEC_NONINVERTINGINPUT_IO1


	)

673 
	#OPAMP_SEC_NONINVERTINGINPUT_VP2
 
OPAMP_SEC_NONINVERTINGINPUT_IO2


	)

674 
	#OPAMP_SEC_NONINVERTINGINPUT_VP3
 
OPAMP_SEC_NONINVERTINGINPUT_IO3


	)

676 
	#OPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

677 
	#OPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

679 
	#IOPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

680 
	#IOPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

682 
	#OPAMP_SEC_INVERTINGINPUT_VM0
 
OPAMP_SEC_INVERTINGINPUT_IO0


	)

683 
	#OPAMP_SEC_INVERTINGINPUT_VM1
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

685 
	#OPAMP_INVERTINGINPUT_VINM
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

687 
	#OPAMP_PGACONNECT_NO
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_NO


	)

688 
	#OPAMP_PGACONNECT_VM0
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0


	)

689 
	#OPAMP_PGACONNECT_VM1
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1


	)

698 
	#I2S_STANDARD_PHILLIPS
 
I2S_STANDARD_PHILIPS


	)

699 #ià
defšed
(
STM32F7
)

700 
	#I2S_CLOCK_SYSCLK
 
I2S_CLOCK_PLL


	)

711 
	#CF_DATA
 
ATA_DATA


	)

712 
	#CF_SECTOR_COUNT
 
ATA_SECTOR_COUNT


	)

713 
	#CF_SECTOR_NUMBER
 
ATA_SECTOR_NUMBER


	)

714 
	#CF_CYLINDER_LOW
 
ATA_CYLINDER_LOW


	)

715 
	#CF_CYLINDER_HIGH
 
ATA_CYLINDER_HIGH


	)

716 
	#CF_CARD_HEAD
 
ATA_CARD_HEAD


	)

717 
	#CF_STATUS_CMD
 
ATA_STATUS_CMD


	)

718 
	#CF_STATUS_CMD_ALTERNATE
 
ATA_STATUS_CMD_ALTERNATE


	)

719 
	#CF_COMMON_DATA_AREA
 
ATA_COMMON_DATA_AREA


	)

722 
	#CF_READ_SECTOR_CMD
 
ATA_READ_SECTOR_CMD


	)

723 
	#CF_WRITE_SECTOR_CMD
 
ATA_WRITE_SECTOR_CMD


	)

724 
	#CF_ERASE_SECTOR_CMD
 
ATA_ERASE_SECTOR_CMD


	)

725 
	#CF_IDENTIFY_CMD
 
ATA_IDENTIFY_CMD


	)

727 
	#PCCARD_StusTy³def
 
HAL_PCCARD_StusTy³Def


	)

728 
	#PCCARD_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

729 
	#PCCARD_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

730 
	#PCCARD_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

731 
	#PCCARD_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

740 
	#FORMAT_BIN
 
RTC_FORMAT_BIN


	)

741 
	#FORMAT_BCD
 
RTC_FORMAT_BCD


	)

743 
	#RTC_ALARMSUBSECONDMASK_NÚe
 
RTC_ALARMSUBSECONDMASK_NONE


	)

744 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

745 
	#RTC_TAMPERMASK_FLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

746 
	#RTC_TAMPERMASK_FLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

748 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

749 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

750 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

751 
	#RTC_TAMPER1_2_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

752 
	#RTC_TAMPER1_2_3_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

754 
	#RTC_TIMESTAMPPIN_PC13
 
RTC_TIMESTAMPPIN_DEFAULT


	)

755 
	#RTC_TIMESTAMPPIN_PA0
 
RTC_TIMESTAMPPIN_POS1


	)

756 
	#RTC_TIMESTAMPPIN_PI8
 
RTC_TIMESTAMPPIN_POS1


	)

757 
	#RTC_TIMESTAMPPIN_PC1
 
RTC_TIMESTAMPPIN_POS2


	)

759 
	#RTC_OUTPUT_REMAP_PC13
 
RTC_OUTPUT_REMAP_NONE


	)

760 
	#RTC_OUTPUT_REMAP_PB14
 
RTC_OUTPUT_REMAP_POS1


	)

761 
	#RTC_OUTPUT_REMAP_PB2
 
RTC_OUTPUT_REMAP_POS1


	)

763 
	#RTC_TAMPERPIN_PC13
 
RTC_TAMPERPIN_DEFAULT


	)

764 
	#RTC_TAMPERPIN_PA0
 
RTC_TAMPERPIN_POS1


	)

765 
	#RTC_TAMPERPIN_PI8
 
RTC_TAMPERPIN_POS1


	)

775 
	#SMARTCARD_NACK_ENABLED
 
SMARTCARD_NACK_ENABLE


	)

776 
	#SMARTCARD_NACK_DISABLED
 
SMARTCARD_NACK_DISABLE


	)

778 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLED
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

779 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLED
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

780 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLE
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

781 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLE
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

783 
	#SMARTCARD_TIMEOUT_DISABLED
 
SMARTCARD_TIMEOUT_DISABLE


	)

784 
	#SMARTCARD_TIMEOUT_ENABLED
 
SMARTCARD_TIMEOUT_ENABLE


	)

786 
	#SMARTCARD_LASTBIT_DISABLED
 
SMARTCARD_LASTBIT_DISABLE


	)

787 
	#SMARTCARD_LASTBIT_ENABLED
 
SMARTCARD_LASTBIT_ENABLE


	)

796 
	#SMBUS_DUALADDRESS_DISABLED
 
SMBUS_DUALADDRESS_DISABLE


	)

797 
	#SMBUS_DUALADDRESS_ENABLED
 
SMBUS_DUALADDRESS_ENABLE


	)

798 
	#SMBUS_GENERALCALL_DISABLED
 
SMBUS_GENERALCALL_DISABLE


	)

799 
	#SMBUS_GENERALCALL_ENABLED
 
SMBUS_GENERALCALL_ENABLE


	)

800 
	#SMBUS_NOSTRETCH_DISABLED
 
SMBUS_NOSTRETCH_DISABLE


	)

801 
	#SMBUS_NOSTRETCH_ENABLED
 
SMBUS_NOSTRETCH_ENABLE


	)

802 
	#SMBUS_ANALOGFILTER_ENABLED
 
SMBUS_ANALOGFILTER_ENABLE


	)

803 
	#SMBUS_ANALOGFILTER_DISABLED
 
SMBUS_ANALOGFILTER_DISABLE


	)

804 
	#SMBUS_PEC_DISABLED
 
SMBUS_PEC_DISABLE


	)

805 
	#SMBUS_PEC_ENABLED
 
SMBUS_PEC_ENABLE


	)

806 
	#HAL_SMBUS_STATE_SLAVE_LISTEN
 
HAL_SMBUS_STATE_LISTEN


	)

814 
	#SPI_TIMODE_DISABLED
 
SPI_TIMODE_DISABLE


	)

815 
	#SPI_TIMODE_ENABLED
 
SPI_TIMODE_ENABLE


	)

817 
	#SPI_CRCCALCULATION_DISABLED
 
SPI_CRCCALCULATION_DISABLE


	)

818 
	#SPI_CRCCALCULATION_ENABLED
 
SPI_CRCCALCULATION_ENABLE


	)

820 
	#SPI_NSS_PULSE_DISABLED
 
SPI_NSS_PULSE_DISABLE


	)

821 
	#SPI_NSS_PULSE_ENABLED
 
SPI_NSS_PULSE_ENABLE


	)

830 
	#CCER_CCxE_MASK
 
TIM_CCER_CCxE_MASK


	)

831 
	#CCER_CCxNE_MASK
 
TIM_CCER_CCxNE_MASK


	)

833 
	#TIM_DMABa£_CR1
 
TIM_DMABASE_CR1


	)

834 
	#TIM_DMABa£_CR2
 
TIM_DMABASE_CR2


	)

835 
	#TIM_DMABa£_SMCR
 
TIM_DMABASE_SMCR


	)

836 
	#TIM_DMABa£_DIER
 
TIM_DMABASE_DIER


	)

837 
	#TIM_DMABa£_SR
 
TIM_DMABASE_SR


	)

838 
	#TIM_DMABa£_EGR
 
TIM_DMABASE_EGR


	)

839 
	#TIM_DMABa£_CCMR1
 
TIM_DMABASE_CCMR1


	)

840 
	#TIM_DMABa£_CCMR2
 
TIM_DMABASE_CCMR2


	)

841 
	#TIM_DMABa£_CCER
 
TIM_DMABASE_CCER


	)

842 
	#TIM_DMABa£_CNT
 
TIM_DMABASE_CNT


	)

843 
	#TIM_DMABa£_PSC
 
TIM_DMABASE_PSC


	)

844 
	#TIM_DMABa£_ARR
 
TIM_DMABASE_ARR


	)

845 
	#TIM_DMABa£_RCR
 
TIM_DMABASE_RCR


	)

846 
	#TIM_DMABa£_CCR1
 
TIM_DMABASE_CCR1


	)

847 
	#TIM_DMABa£_CCR2
 
TIM_DMABASE_CCR2


	)

848 
	#TIM_DMABa£_CCR3
 
TIM_DMABASE_CCR3


	)

849 
	#TIM_DMABa£_CCR4
 
TIM_DMABASE_CCR4


	)

850 
	#TIM_DMABa£_BDTR
 
TIM_DMABASE_BDTR


	)

851 
	#TIM_DMABa£_DCR
 
TIM_DMABASE_DCR


	)

852 
	#TIM_DMABa£_DMAR
 
TIM_DMABASE_DMAR


	)

853 
	#TIM_DMABa£_OR1
 
TIM_DMABASE_OR1


	)

854 
	#TIM_DMABa£_CCMR3
 
TIM_DMABASE_CCMR3


	)

855 
	#TIM_DMABa£_CCR5
 
TIM_DMABASE_CCR5


	)

856 
	#TIM_DMABa£_CCR6
 
TIM_DMABASE_CCR6


	)

857 
	#TIM_DMABa£_OR2
 
TIM_DMABASE_OR2


	)

858 
	#TIM_DMABa£_OR3
 
TIM_DMABASE_OR3


	)

859 
	#TIM_DMABa£_OR
 
TIM_DMABASE_OR


	)

861 
	#TIM_Ev’tSourû_Upd©e
 
TIM_EVENTSOURCE_UPDATE


	)

862 
	#TIM_Ev’tSourû_CC1
 
TIM_EVENTSOURCE_CC1


	)

863 
	#TIM_Ev’tSourû_CC2
 
TIM_EVENTSOURCE_CC2


	)

864 
	#TIM_Ev’tSourû_CC3
 
TIM_EVENTSOURCE_CC3


	)

865 
	#TIM_Ev’tSourû_CC4
 
TIM_EVENTSOURCE_CC4


	)

866 
	#TIM_Ev’tSourû_COM
 
TIM_EVENTSOURCE_COM


	)

867 
	#TIM_Ev’tSourû_Trigg”
 
TIM_EVENTSOURCE_TRIGGER


	)

868 
	#TIM_Ev’tSourû_B»ak
 
TIM_EVENTSOURCE_BREAK


	)

869 
	#TIM_Ev’tSourû_B»ak2
 
TIM_EVENTSOURCE_BREAK2


	)

871 
	#TIM_DMABur¡L’gth_1T¿nsãr
 
TIM_DMABURSTLENGTH_1TRANSFER


	)

872 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 
TIM_DMABURSTLENGTH_2TRANSFERS


	)

873 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 
TIM_DMABURSTLENGTH_3TRANSFERS


	)

874 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 
TIM_DMABURSTLENGTH_4TRANSFERS


	)

875 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 
TIM_DMABURSTLENGTH_5TRANSFERS


	)

876 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 
TIM_DMABURSTLENGTH_6TRANSFERS


	)

877 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 
TIM_DMABURSTLENGTH_7TRANSFERS


	)

878 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 
TIM_DMABURSTLENGTH_8TRANSFERS


	)

879 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 
TIM_DMABURSTLENGTH_9TRANSFERS


	)

880 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 
TIM_DMABURSTLENGTH_10TRANSFERS


	)

881 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 
TIM_DMABURSTLENGTH_11TRANSFERS


	)

882 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 
TIM_DMABURSTLENGTH_12TRANSFERS


	)

883 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 
TIM_DMABURSTLENGTH_13TRANSFERS


	)

884 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 
TIM_DMABURSTLENGTH_14TRANSFERS


	)

885 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 
TIM_DMABURSTLENGTH_15TRANSFERS


	)

886 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 
TIM_DMABURSTLENGTH_16TRANSFERS


	)

887 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 
TIM_DMABURSTLENGTH_17TRANSFERS


	)

888 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 
TIM_DMABURSTLENGTH_18TRANSFERS


	)

897 
	#TSC_SYNC_POL_FALL
 
TSC_SYNC_POLARITY_FALLING


	)

898 
	#TSC_SYNC_POL_RISE_HIGH
 
TSC_SYNC_POLARITY_RISING


	)

906 
	#UART_ONEBIT_SAMPLING_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

907 
	#UART_ONEBIT_SAMPLING_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

908 
	#UART_ONE_BIT_SAMPLE_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

909 
	#UART_ONE_BIT_SAMPLE_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

911 
	#__HAL_UART_ONEBIT_ENABLE
 
__HAL_UART_ONE_BIT_SAMPLE_ENABLE


	)

912 
	#__HAL_UART_ONEBIT_DISABLE
 
__HAL_UART_ONE_BIT_SAMPLE_DISABLE


	)

914 
	#__DIV_SAMPLING16
 
UART_DIV_SAMPLING16


	)

915 
	#__DIVMANT_SAMPLING16
 
UART_DIVMANT_SAMPLING16


	)

916 
	#__DIVFRAQ_SAMPLING16
 
UART_DIVFRAQ_SAMPLING16


	)

917 
	#__UART_BRR_SAMPLING16
 
UART_BRR_SAMPLING16


	)

919 
	#__DIV_SAMPLING8
 
UART_DIV_SAMPLING8


	)

920 
	#__DIVMANT_SAMPLING8
 
UART_DIVMANT_SAMPLING8


	)

921 
	#__DIVFRAQ_SAMPLING8
 
UART_DIVFRAQ_SAMPLING8


	)

922 
	#__UART_BRR_SAMPLING8
 
UART_BRR_SAMPLING8


	)

924 
	#__DIV_LPUART
 
UART_DIV_LPUART


	)

926 
	#UART_WAKEUPMETHODE_IDLELINE
 
UART_WAKEUPMETHOD_IDLELINE


	)

927 
	#UART_WAKEUPMETHODE_ADDRESSMARK
 
UART_WAKEUPMETHOD_ADDRESSMARK


	)

938 
	#USART_CLOCK_DISABLED
 
USART_CLOCK_DISABLE


	)

939 
	#USART_CLOCK_ENABLED
 
USART_CLOCK_ENABLE


	)

941 
	#USARTNACK_ENABLED
 
USART_NACK_ENABLE


	)

942 
	#USARTNACK_DISABLED
 
USART_NACK_DISABLE


	)

950 
	#CFR_BASE
 
WWDG_CFR_BASE


	)

959 
	#CAN_Fž‹rFIFO0
 
CAN_FILTER_FIFO0


	)

960 
	#CAN_Fž‹rFIFO1
 
CAN_FILTER_FIFO1


	)

961 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

962 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

963 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

964 
	#INAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

965 
	#SLAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

966 
	#CAN_TXSTATUS_FAILED
 ((
ušt8_t
)0x00U)

	)

967 
	#CAN_TXSTATUS_OK
 ((
ušt8_t
)0x01U)

	)

968 
	#CAN_TXSTATUS_PENDING
 ((
ušt8_t
)0x02U)

	)

978 
	#VLAN_TAG
 
ETH_VLAN_TAG


	)

979 
	#MIN_ETH_PAYLOAD
 
ETH_MIN_ETH_PAYLOAD


	)

980 
	#MAX_ETH_PAYLOAD
 
ETH_MAX_ETH_PAYLOAD


	)

981 
	#JUMBO_FRAME_PAYLOAD
 
ETH_JUMBO_FRAME_PAYLOAD


	)

982 
	#MACMIIAR_CR_MASK
 
ETH_MACMIIAR_CR_MASK


	)

983 
	#MACCR_CLEAR_MASK
 
ETH_MACCR_CLEAR_MASK


	)

984 
	#MACFCR_CLEAR_MASK
 
ETH_MACFCR_CLEAR_MASK


	)

985 
	#DMAOMR_CLEAR_MASK
 
ETH_DMAOMR_CLEAR_MASK


	)

987 
	#ETH_MMCCR
 ((
ušt32_t
)0x00000100U)

	)

988 
	#ETH_MMCRIR
 ((
ušt32_t
)0x00000104U)

	)

989 
	#ETH_MMCTIR
 ((
ušt32_t
)0x00000108U)

	)

990 
	#ETH_MMCRIMR
 ((
ušt32_t
)0x0000010CU)

	)

991 
	#ETH_MMCTIMR
 ((
ušt32_t
)0x00000110U)

	)

992 
	#ETH_MMCTGFSCCR
 ((
ušt32_t
)0x0000014CU)

	)

993 
	#ETH_MMCTGFMSCCR
 ((
ušt32_t
)0x00000150U)

	)

994 
	#ETH_MMCTGFCR
 ((
ušt32_t
)0x00000168U)

	)

995 
	#ETH_MMCRFCECR
 ((
ušt32_t
)0x00000194U)

	)

996 
	#ETH_MMCRFAECR
 ((
ušt32_t
)0x00000198U)

	)

997 
	#ETH_MMCRGUFCR
 ((
ušt32_t
)0x000001C4U)

	)

999 
	#ETH_MAC_TXFIFO_FULL
 ((
ušt32_t
)0x02000000è

	)

1000 
	#ETH_MAC_TXFIFONOT_EMPTY
 ((
ušt32_t
)0x01000000è

	)

1001 
	#ETH_MAC_TXFIFO_WRITE_ACTIVE
 ((
ušt32_t
)0x00400000è

	)

1002 
	#ETH_MAC_TXFIFO_IDLE
 ((
ušt32_t
)0x00000000è

	)

1003 
	#ETH_MAC_TXFIFO_READ
 ((
ušt32_t
)0x00100000è

	)

1004 
	#ETH_MAC_TXFIFO_WAITING
 ((
ušt32_t
)0x00200000è

	)

1005 
	#ETH_MAC_TXFIFO_WRITING
 ((
ušt32_t
)0x00300000è

	)

1006 
	#ETH_MAC_TRANSMISSION_PAUSE
 ((
ušt32_t
)0x00080000è

	)

1007 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE
 ((
ušt32_t
)0x00000000è

	)

1008 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING
 ((
ušt32_t
)0x00020000è

	)

1009 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF
 ((
ušt32_t
)0x00040000è

	)

1010 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING
 ((
ušt32_t
)0x00060000è

	)

1011 
	#ETH_MAC_MII_TRANSMIT_ACTIVE
 ((
ušt32_t
)0x00010000è

	)

1012 
	#ETH_MAC_RXFIFO_EMPTY
 ((
ušt32_t
)0x00000000è

	)

1013 
	#ETH_MAC_RXFIFO_BELOW_THRESHOLD
 ((
ušt32_t
)0x00000100è

	)

1014 
	#ETH_MAC_RXFIFO_ABOVE_THRESHOLD
 ((
ušt32_t
)0x00000200è

	)

1015 
	#ETH_MAC_RXFIFO_FULL
 ((
ušt32_t
)0x00000300è

	)

1016 #ià
defšed
(
STM32F1
)

1018 
	#ETH_MAC_READCONTROLLER_IDLE
 ((
ušt32_t
)0x00000000è

	)

1019 
	#ETH_MAC_READCONTROLLER_READING_DATA
 ((
ušt32_t
)0x00000020è

	)

1020 
	#ETH_MAC_READCONTROLLER_READING_STATUS
 ((
ušt32_t
)0x00000040è

	)

1022 
	#ETH_MAC_READCONTROLLER_FLUSHING
 ((
ušt32_t
)0x00000060è

	)

1023 
	#ETH_MAC_RXFIFO_WRITE_ACTIVE
 ((
ušt32_t
)0x00000010è

	)

1024 
	#ETH_MAC_SMALL_FIFO_NOTACTIVE
 ((
ušt32_t
)0x00000000è

	)

1025 
	#ETH_MAC_SMALL_FIFO_READ_ACTIVE
 ((
ušt32_t
)0x00000002è

	)

1026 
	#ETH_MAC_SMALL_FIFO_WRITE_ACTIVE
 ((
ušt32_t
)0x00000004è

	)

1027 
	#ETH_MAC_SMALL_FIFO_RW_ACTIVE
 ((
ušt32_t
)0x00000006è

	)

1028 
	#ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE
 ((
ušt32_t
)0x00000001è

	)

1037 
	#HAL_DCMI_ERROR_OVF
 
HAL_DCMI_ERROR_OVR


	)

1038 
	#DCMI_IT_OVF
 
DCMI_IT_OVR


	)

1039 
	#DCMI_FLAG_OVFRI
 
DCMI_FLAG_OVRRI


	)

1040 
	#DCMI_FLAG_OVFMI
 
DCMI_FLAG_OVRMI


	)

1042 
	#HAL_DCMI_CÚfigCROP
 
HAL_DCMI_CÚfigCrÝ


	)

1043 
	#HAL_DCMI_EÇbËCROP
 
HAL_DCMI_EÇbËCrÝ


	)

1044 
	#HAL_DCMI_Di§bËCROP
 
HAL_DCMI_Di§bËCrÝ


	)

1050 #ià
defšed
(
STM32L4xx
è|| defšed(
STM32F7
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

1051 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1055 
	#DMA2D_ARGB8888
 
DMA2D_OUTPUT_ARGB8888


	)

1056 
	#DMA2D_RGB888
 
DMA2D_OUTPUT_RGB888


	)

1057 
	#DMA2D_RGB565
 
DMA2D_OUTPUT_RGB565


	)

1058 
	#DMA2D_ARGB1555
 
DMA2D_OUTPUT_ARGB1555


	)

1059 
	#DMA2D_ARGB4444
 
DMA2D_OUTPUT_ARGB4444


	)

1061 
	#CM_ARGB8888
 
DMA2D_INPUT_ARGB8888


	)

1062 
	#CM_RGB888
 
DMA2D_INPUT_RGB888


	)

1063 
	#CM_RGB565
 
DMA2D_INPUT_RGB565


	)

1064 
	#CM_ARGB1555
 
DMA2D_INPUT_ARGB1555


	)

1065 
	#CM_ARGB4444
 
DMA2D_INPUT_ARGB4444


	)

1066 
	#CM_L8
 
DMA2D_INPUT_L8


	)

1067 
	#CM_AL44
 
DMA2D_INPUT_AL44


	)

1068 
	#CM_AL88
 
DMA2D_INPUT_AL88


	)

1069 
	#CM_L4
 
DMA2D_INPUT_L4


	)

1070 
	#CM_A8
 
DMA2D_INPUT_A8


	)

1071 
	#CM_A4
 
DMA2D_INPUT_A4


	)

1090 
	#HAL_CRYP_ComputiÚC¶tC®lback
 
HAL_CRYPEx_ComputiÚC¶tC®lback


	)

1098 
	#HAL_HASH_STATETy³Def
 
HAL_HASH_S‹Ty³Def


	)

1099 
	#HAL_HASHPha£Ty³Def
 
HAL_HASH_Pha£Ty³Def


	)

1100 
	#HAL_HMAC_MD5_Fšish
 
HAL_HASH_MD5_Fšish


	)

1101 
	#HAL_HMAC_SHA1_Fšish
 
HAL_HASH_SHA1_Fšish


	)

1102 
	#HAL_HMAC_SHA224_Fšish
 
HAL_HASH_SHA224_Fšish


	)

1103 
	#HAL_HMAC_SHA256_Fšish
 
HAL_HASH_SHA256_Fšish


	)

1107 
	#HASH_AlgoS–eùiÚ_SHA1
 
HASH_ALGOSELECTION_SHA1


	)

1108 
	#HASH_AlgoS–eùiÚ_SHA224
 
HASH_ALGOSELECTION_SHA224


	)

1109 
	#HASH_AlgoS–eùiÚ_SHA256
 
HASH_ALGOSELECTION_SHA256


	)

1110 
	#HASH_AlgoS–eùiÚ_MD5
 
HASH_ALGOSELECTION_MD5


	)

1112 
	#HASH_AlgoMode_HASH
 
HASH_ALGOMODE_HASH


	)

1113 
	#HASH_AlgoMode_HMAC
 
HASH_ALGOMODE_HMAC


	)

1115 
	#HASH_HMACKeyTy³_ShÜtKey
 
HASH_HMAC_KEYTYPE_SHORTKEY


	)

1116 
	#HASH_HMACKeyTy³_LÚgKey
 
HASH_HMAC_KEYTYPE_LONGKEY


	)

1124 
	#HAL_EÇbËDBGSË•Mode
 
HAL_DBGMCU_EÇbËDBGSË•Mode


	)

1125 
	#HAL_Di§bËDBGSË•Mode
 
HAL_DBGMCU_Di§bËDBGSË•Mode


	)

1126 
	#HAL_EÇbËDBGStÝMode
 
HAL_DBGMCU_EÇbËDBGStÝMode


	)

1127 
	#HAL_Di§bËDBGStÝMode
 
HAL_DBGMCU_Di§bËDBGStÝMode


	)

1128 
	#HAL_EÇbËDBGSndbyMode
 
HAL_DBGMCU_EÇbËDBGSndbyMode


	)

1129 
	#HAL_Di§bËDBGSndbyMode
 
HAL_DBGMCU_Di§bËDBGSndbyMode


	)

1130 
	#HAL_DBG_LowPow”CÚfig
(
P”h
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(P”hè: 
	`HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(P”h))

	)

1131 
	#HAL_VREFINT_OuutS–eù
 
HAL_SYSCFG_VREFINT_OuutS–eù


	)

1132 
	#HAL_Lock_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_SYSCFG_EÇbË_Lock_VREFINT
(è: 
	`HAL_SYSCFG_Di§bË_Lock_VREFINT
())

	)

1133 #ià
defšed
(
STM32L0
)

1135 
	#HAL_VREFINT_Cmd
(
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_SYSCFG_EÇbËVREFINT
(è: 
	`HAL_SYSCFG_Di§bËVREFINT
())

	)

1137 
	#HAL_ADC_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINT
(è: 
	`HAL_ADCEx_Di§bËVREFINT
())

	)

1138 
	#HAL_ADC_EÇbËBufãrS’sÜ_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINTTempS’sÜ
(è: 
	`HAL_ADCEx_Di§bËVREFINTTempS’sÜ
())

	)

1146 
	#FLASH_H®fPageProg¿m
 
HAL_FLASHEx_H®fPageProg¿m


	)

1147 
	#FLASH_EÇbËRunPow”Down
 
HAL_FLASHEx_EÇbËRunPow”Down


	)

1148 
	#FLASH_Di§bËRunPow”Down
 
HAL_FLASHEx_Di§bËRunPow”Down


	)

1149 
	#HAL_DATA_EEPROMEx_UÆock
 
HAL_FLASHEx_DATAEEPROM_UÆock


	)

1150 
	#HAL_DATA_EEPROMEx_Lock
 
HAL_FLASHEx_DATAEEPROM_Lock


	)

1151 
	#HAL_DATA_EEPROMEx_E¿£
 
HAL_FLASHEx_DATAEEPROM_E¿£


	)

1152 
	#HAL_DATA_EEPROMEx_Prog¿m
 
HAL_FLASHEx_DATAEEPROM_Prog¿m


	)

1161 
	#HAL_I2CEx_AÇlogFž‹r_CÚfig
 
HAL_I2CEx_CÚfigAÇlogFž‹r


	)

1162 
	#HAL_I2CEx_Dig™®Fž‹r_CÚfig
 
HAL_I2CEx_CÚfigDig™®Fž‹r


	)

1163 
	#HAL_FMPI2CEx_AÇlogFž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigAÇlogFž‹r


	)

1164 
	#HAL_FMPI2CEx_Dig™®Fž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigDig™®Fž‹r


	)

1166 
	#HAL_I2CFa¡ModePlusCÚfig
(
SYSCFG_I2CFa¡ModePlus
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_I2CEx_EÇbËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus): 
	`HAL_I2CEx_Di§bËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus))

	)

1174 
	#HAL_PWR_PVDCÚfig
 
HAL_PWR_CÚfigPVD


	)

1175 
	#HAL_PWR_Di§bËBkUpReg
 
HAL_PWREx_Di§bËBkUpReg


	)

1176 
	#HAL_PWR_Di§bËFÏshPow”Down
 
HAL_PWREx_Di§bËFÏshPow”Down


	)

1177 
	#HAL_PWR_Di§bËVddio2MÚ™Ü
 
HAL_PWREx_Di§bËVddio2MÚ™Ü


	)

1178 
	#HAL_PWR_EÇbËBkUpReg
 
HAL_PWREx_EÇbËBkUpReg


	)

1179 
	#HAL_PWR_EÇbËFÏshPow”Down
 
HAL_PWREx_EÇbËFÏshPow”Down


	)

1180 
	#HAL_PWR_EÇbËVddio2MÚ™Ü
 
HAL_PWREx_EÇbËVddio2MÚ™Ü


	)

1181 
	#HAL_PWR_PVD_PVM_IRQHªdËr
 
HAL_PWREx_PVD_PVM_IRQHªdËr


	)

1182 
	#HAL_PWR_PVDLev–CÚfig
 
HAL_PWR_CÚfigPVD


	)

1183 
	#HAL_PWR_Vddio2MÚ™Ü_IRQHªdËr
 
HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr


	)

1184 
	#HAL_PWR_Vddio2MÚ™ÜC®lback
 
HAL_PWREx_Vddio2MÚ™ÜC®lback


	)

1185 
	#HAL_PWREx_Aùiv©eOv”Drive
 
HAL_PWREx_EÇbËOv”Drive


	)

1186 
	#HAL_PWREx_D—ùiv©eOv”Drive
 
HAL_PWREx_Di§bËOv”Drive


	)

1187 
	#HAL_PWREx_Di§bËSDADCAÇlog
 
HAL_PWREx_Di§bËSDADC


	)

1188 
	#HAL_PWREx_EÇbËSDADCAÇlog
 
HAL_PWREx_EÇbËSDADC


	)

1189 
	#HAL_PWREx_PVMCÚfig
 
HAL_PWREx_CÚfigPVM


	)

1191 
	#PWR_MODE_NORMAL
 
PWR_PVD_MODE_NORMAL


	)

1192 
	#PWR_MODE_IT_RISING
 
PWR_PVD_MODE_IT_RISING


	)

1193 
	#PWR_MODE_IT_FALLING
 
PWR_PVD_MODE_IT_FALLING


	)

1194 
	#PWR_MODE_IT_RISING_FALLING
 
PWR_PVD_MODE_IT_RISING_FALLING


	)

1195 
	#PWR_MODE_EVENT_RISING
 
PWR_PVD_MODE_EVENT_RISING


	)

1196 
	#PWR_MODE_EVENT_FALLING
 
PWR_PVD_MODE_EVENT_FALLING


	)

1197 
	#PWR_MODE_EVENT_RISING_FALLING
 
PWR_PVD_MODE_EVENT_RISING_FALLING


	)

1199 
	#CR_OFFSET_BB
 
PWR_CR_OFFSET_BB


	)

1200 
	#CSR_OFFSET_BB
 
PWR_CSR_OFFSET_BB


	)

1202 
	#DBP_B™Numb”
 
DBP_BIT_NUMBER


	)

1203 
	#PVDE_B™Numb”
 
PVDE_BIT_NUMBER


	)

1204 
	#PMODE_B™Numb”
 
PMODE_BIT_NUMBER


	)

1205 
	#EWUP_B™Numb”
 
EWUP_BIT_NUMBER


	)

1206 
	#FPDS_B™Numb”
 
FPDS_BIT_NUMBER


	)

1207 
	#ODEN_B™Numb”
 
ODEN_BIT_NUMBER


	)

1208 
	#ODSWEN_B™Numb”
 
ODSWEN_BIT_NUMBER


	)

1209 
	#MRLVDS_B™Numb”
 
MRLVDS_BIT_NUMBER


	)

1210 
	#LPLVDS_B™Numb”
 
LPLVDS_BIT_NUMBER


	)

1211 
	#BRE_B™Numb”
 
BRE_BIT_NUMBER


	)

1213 
	#PWR_MODE_EVT
 
PWR_PVD_MODE_NORMAL


	)

1222 
	#HAL_SMBUS_SÏve_Li¡’_IT
 
HAL_SMBUS_EÇbËLi¡’_IT


	)

1223 
	#HAL_SMBUS_SÏveAddrC®lback
 
HAL_SMBUS_AddrC®lback


	)

1224 
	#HAL_SMBUS_SÏveLi¡’C¶tC®lback
 
HAL_SMBUS_Li¡’C¶tC®lback


	)

1232 
	#HAL_SPI_FlushRxFifo
 
HAL_SPIEx_FlushRxFifo


	)

1240 
	#HAL_TIM_DMAD–ayPul£C¶t
 
TIM_DMAD–ayPul£C¶t


	)

1241 
	#HAL_TIM_DMAE¼Ü
 
TIM_DMAE¼Ü


	)

1242 
	#HAL_TIM_DMAC­tu»C¶t
 
TIM_DMAC­tu»C¶t


	)

1243 
	#HAL_TIMEx_DMACommutiÚC¶t
 
TIMEx_DMACommutiÚC¶t


	)

1251 
	#HAL_UART_WakeupC®lback
 
HAL_UARTEx_WakeupC®lback


	)

1259 
	#HAL_LTDC_LšeEv’C®lback
 
HAL_LTDC_LšeEv’tC®lback


	)

1278 
	#AES_IT_CC
 
CRYP_IT_CC


	)

1279 
	#AES_IT_ERR
 
CRYP_IT_ERR


	)

1280 
	#AES_FLAG_CCF
 
CRYP_FLAG_CCF


	)

1288 
	#__HAL_GET_BOOT_MODE
 
__HAL_SYSCFG_GET_BOOT_MODE


	)

1289 
	#__HAL_REMAPMEMORY_FLASH
 
__HAL_SYSCFG_REMAPMEMORY_FLASH


	)

1290 
	#__HAL_REMAPMEMORY_SYSTEMFLASH
 
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH


	)

1291 
	#__HAL_REMAPMEMORY_SRAM
 
__HAL_SYSCFG_REMAPMEMORY_SRAM


	)

1292 
	#__HAL_REMAPMEMORY_FMC
 
__HAL_SYSCFG_REMAPMEMORY_FMC


	)

1293 
	#__HAL_REMAPMEMORY_FMC_SDRAM
 
__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM


	)

1294 
	#__HAL_REMAPMEMORY_FSMC
 
__HAL_SYSCFG_REMAPMEMORY_FSMC


	)

1295 
	#__HAL_REMAPMEMORY_QUADSPI
 
__HAL_SYSCFG_REMAPMEMORY_QUADSPI


	)

1296 
	#__HAL_FMC_BANK
 
__HAL_SYSCFG_FMC_BANK


	)

1297 
	#__HAL_GET_FLAG
 
__HAL_SYSCFG_GET_FLAG


	)

1298 
	#__HAL_CLEAR_FLAG
 
__HAL_SYSCFG_CLEAR_FLAG


	)

1299 
	#__HAL_VREFINT_OUT_ENABLE
 
__HAL_SYSCFG_VREFINT_OUT_ENABLE


	)

1300 
	#__HAL_VREFINT_OUT_DISABLE
 
__HAL_SYSCFG_VREFINT_OUT_DISABLE


	)

1302 
	#SYSCFG_FLAG_VREF_READY
 
SYSCFG_FLAG_VREFINT_READY


	)

1303 
	#SYSCFG_FLAG_RC48
 
RCC_FLAG_HSI48


	)

1304 
	#IS_SYSCFG_FASTMODEPLUS_CONFIG
 
IS_I2C_FASTMODEPLUS


	)

1305 
	#UFB_MODE_B™Numb”
 
UFB_MODE_BIT_NUMBER


	)

1306 
	#CMP_PD_B™Numb”
 
CMP_PD_BIT_NUMBER


	)

1316 
	#__ADC_ENABLE
 
__HAL_ADC_ENABLE


	)

1317 
	#__ADC_DISABLE
 
__HAL_ADC_DISABLE


	)

1318 
	#__HAL_ADC_ENABLING_CONDITIONS
 
ADC_ENABLING_CONDITIONS


	)

1319 
	#__HAL_ADC_DISABLING_CONDITIONS
 
ADC_DISABLING_CONDITIONS


	)

1320 
	#__HAL_ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1321 
	#__ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1322 
	#__HAL_ADC_IS_SOFTWARE_START_REGULAR
 
ADC_IS_SOFTWARE_START_REGULAR


	)

1323 
	#__HAL_ADC_IS_SOFTWARE_START_INJECTED
 
ADC_IS_SOFTWARE_START_INJECTED


	)

1324 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
 
ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED


	)

1325 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR
 
ADC_IS_CONVERSION_ONGOING_REGULAR


	)

1326 
	#__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED
 
ADC_IS_CONVERSION_ONGOING_INJECTED


	)

1327 
	#__HAL_ADC_IS_CONVERSION_ONGOING
 
ADC_IS_CONVERSION_ONGOING


	)

1328 
	#__HAL_ADC_CLEAR_ERRORCODE
 
ADC_CLEAR_ERRORCODE


	)

1330 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1331 
	#__HAL_ADC_JSQR_RK
 
ADC_JSQR_RK


	)

1332 
	#__HAL_ADC_CFGR_AWD1CH
 
ADC_CFGR_AWD1CH_SHIFT


	)

1333 
	#__HAL_ADC_CFGR_AWD23CR
 
ADC_CFGR_AWD23CR


	)

1334 
	#__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION
 
ADC_CFGR_INJECT_AUTO_CONVERSION


	)

1335 
	#__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE
 
ADC_CFGR_INJECT_CONTEXT_QUEUE


	)

1336 
	#__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS
 
ADC_CFGR_INJECT_DISCCONTINUOUS


	)

1337 
	#__HAL_ADC_CFGR_REG_DISCCONTINUOUS
 
ADC_CFGR_REG_DISCCONTINUOUS


	)

1338 
	#__HAL_ADC_CFGR_DISCONTINUOUS_NUM
 
ADC_CFGR_DISCONTINUOUS_NUM


	)

1339 
	#__HAL_ADC_CFGR_AUTOWAIT
 
ADC_CFGR_AUTOWAIT


	)

1340 
	#__HAL_ADC_CFGR_CONTINUOUS
 
ADC_CFGR_CONTINUOUS


	)

1341 
	#__HAL_ADC_CFGR_OVERRUN
 
ADC_CFGR_OVERRUN


	)

1342 
	#__HAL_ADC_CFGR_DMACONTREQ
 
ADC_CFGR_DMACONTREQ


	)

1343 
	#__HAL_ADC_CFGR_EXTSEL
 
ADC_CFGR_EXTSEL_SET


	)

1344 
	#__HAL_ADC_JSQR_JEXTSEL
 
ADC_JSQR_JEXTSEL_SET


	)

1345 
	#__HAL_ADC_OFR_CHANNEL
 
ADC_OFR_CHANNEL


	)

1346 
	#__HAL_ADC_DIFSEL_CHANNEL
 
ADC_DIFSEL_CHANNEL


	)

1347 
	#__HAL_ADC_CALFACT_DIFF_SET
 
ADC_CALFACT_DIFF_SET


	)

1348 
	#__HAL_ADC_CALFACT_DIFF_GET
 
ADC_CALFACT_DIFF_GET


	)

1349 
	#__HAL_ADC_TRX_HIGHTHRESHOLD
 
ADC_TRX_HIGHTHRESHOLD


	)

1351 
	#__HAL_ADC_OFFSET_SHIFT_RESOLUTION
 
ADC_OFFSET_SHIFT_RESOLUTION


	)

1352 
	#__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD1THRESHOLD_SHIFT_RESOLUTION


	)

1353 
	#__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD23THRESHOLD_SHIFT_RESOLUTION


	)

1354 
	#__HAL_ADC_COMMON_REGISTER
 
ADC_COMMON_REGISTER


	)

1355 
	#__HAL_ADC_COMMON_CCR_MULTI
 
ADC_COMMON_CCR_MULTI


	)

1356 
	#__HAL_ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1357 
	#__ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1358 
	#__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER
 
ADC_NONMULTIMODE_OR_MULTIMODEMASTER


	)

1359 
	#__HAL_ADC_COMMON_ADC_OTHER
 
ADC_COMMON_ADC_OTHER


	)

1360 
	#__HAL_ADC_MULTI_SLAVE
 
ADC_MULTI_SLAVE


	)

1362 
	#__HAL_ADC_SQR1_L
 
ADC_SQR1_L_SHIFT


	)

1363 
	#__HAL_ADC_JSQR_JL
 
ADC_JSQR_JL_SHIFT


	)

1364 
	#__HAL_ADC_JSQR_RK_JL
 
ADC_JSQR_RK_JL


	)

1365 
	#__HAL_ADC_CR1_DISCONTINUOUS_NUM
 
ADC_CR1_DISCONTINUOUS_NUM


	)

1366 
	#__HAL_ADC_CR1_SCAN
 
ADC_CR1_SCAN_SET


	)

1367 
	#__HAL_ADC_CONVCYCLES_MAX_RANGE
 
ADC_CONVCYCLES_MAX_RANGE


	)

1368 
	#__HAL_ADC_CLOCK_PRESCALER_RANGE
 
ADC_CLOCK_PRESCALER_RANGE


	)

1369 
	#__HAL_ADC_GET_CLOCK_PRESCALER
 
ADC_GET_CLOCK_PRESCALER


	)

1371 
	#__HAL_ADC_SQR1
 
ADC_SQR1


	)

1372 
	#__HAL_ADC_SMPR1
 
ADC_SMPR1


	)

1373 
	#__HAL_ADC_SMPR2
 
ADC_SMPR2


	)

1374 
	#__HAL_ADC_SQR3_RK
 
ADC_SQR3_RK


	)

1375 
	#__HAL_ADC_SQR2_RK
 
ADC_SQR2_RK


	)

1376 
	#__HAL_ADC_SQR1_RK
 
ADC_SQR1_RK


	)

1377 
	#__HAL_ADC_CR2_CONTINUOUS
 
ADC_CR2_CONTINUOUS


	)

1378 
	#__HAL_ADC_CR1_DISCONTINUOUS
 
ADC_CR1_DISCONTINUOUS


	)

1379 
	#__HAL_ADC_CR1_SCANCONV
 
ADC_CR1_SCANCONV


	)

1380 
	#__HAL_ADC_CR2_EOCS–eùiÚ
 
ADC_CR2_EOCS–eùiÚ


	)

1381 
	#__HAL_ADC_CR2_DMACÚtReq
 
ADC_CR2_DMACÚtReq


	)

1382 
	#__HAL_ADC_JSQR
 
ADC_JSQR


	)

1384 
	#__HAL_ADC_CHSELR_CHANNEL
 
ADC_CHSELR_CHANNEL


	)

1385 
	#__HAL_ADC_CFGR1_REG_DISCCONTINUOUS
 
ADC_CFGR1_REG_DISCCONTINUOUS


	)

1386 
	#__HAL_ADC_CFGR1_AUTOOFF
 
ADC_CFGR1_AUTOOFF


	)

1387 
	#__HAL_ADC_CFGR1_AUTOWAIT
 
ADC_CFGR1_AUTOWAIT


	)

1388 
	#__HAL_ADC_CFGR1_CONTINUOUS
 
ADC_CFGR1_CONTINUOUS


	)

1389 
	#__HAL_ADC_CFGR1_OVERRUN
 
ADC_CFGR1_OVERRUN


	)

1390 
	#__HAL_ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR


	)

1391 
	#__HAL_ADC_CFGR1_DMACONTREQ
 
ADC_CFGR1_DMACONTREQ


	)

1400 
	#__HAL_DHR12R1_ALIGNEMENT
 
DAC_DHR12R1_ALIGNMENT


	)

1401 
	#__HAL_DHR12R2_ALIGNEMENT
 
DAC_DHR12R2_ALIGNMENT


	)

1402 
	#__HAL_DHR12RD_ALIGNEMENT
 
DAC_DHR12RD_ALIGNMENT


	)

1403 
	#IS_DAC_GENERATE_WAVE
 
IS_DAC_WAVE


	)

1412 
	#__HAL_FREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM1


	)

1413 
	#__HAL_UNFREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM1


	)

1414 
	#__HAL_FREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM2


	)

1415 
	#__HAL_UNFREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM2


	)

1416 
	#__HAL_FREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM3


	)

1417 
	#__HAL_UNFREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM3


	)

1418 
	#__HAL_FREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM4


	)

1419 
	#__HAL_UNFREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM4


	)

1420 
	#__HAL_FREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM5


	)

1421 
	#__HAL_UNFREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM5


	)

1422 
	#__HAL_FREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM6


	)

1423 
	#__HAL_UNFREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM6


	)

1424 
	#__HAL_FREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM7


	)

1425 
	#__HAL_UNFREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM7


	)

1426 
	#__HAL_FREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM8


	)

1427 
	#__HAL_UNFREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM8


	)

1429 
	#__HAL_FREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM9


	)

1430 
	#__HAL_UNFREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM9


	)

1431 
	#__HAL_FREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM10


	)

1432 
	#__HAL_UNFREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM10


	)

1433 
	#__HAL_FREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM11


	)

1434 
	#__HAL_UNFREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM11


	)

1435 
	#__HAL_FREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM12


	)

1436 
	#__HAL_UNFREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM12


	)

1437 
	#__HAL_FREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM13


	)

1438 
	#__HAL_UNFREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM13


	)

1439 
	#__HAL_FREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM14


	)

1440 
	#__HAL_UNFREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM14


	)

1441 
	#__HAL_FREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN2


	)

1442 
	#__HAL_UNFREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN2


	)

1445 
	#__HAL_FREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM15


	)

1446 
	#__HAL_UNFREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM15


	)

1447 
	#__HAL_FREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM16


	)

1448 
	#__HAL_UNFREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM16


	)

1449 
	#__HAL_FREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM17


	)

1450 
	#__HAL_UNFREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM17


	)

1451 
	#__HAL_FREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_FREEZE_RTC


	)

1452 
	#__HAL_UNFREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_RTC


	)

1453 
	#__HAL_FREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_WWDG


	)

1454 
	#__HAL_UNFREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_WWDG


	)

1455 
	#__HAL_FREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_IWDG


	)

1456 
	#__HAL_UNFREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_IWDG


	)

1457 
	#__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT


	)

1458 
	#__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT


	)

1459 
	#__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT


	)

1460 
	#__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT


	)

1461 
	#__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT


	)

1462 
	#__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT


	)

1463 
	#__HAL_FREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN1


	)

1464 
	#__HAL_UNFREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN1


	)

1465 
	#__HAL_FREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM1


	)

1466 
	#__HAL_UNFREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM1


	)

1467 
	#__HAL_FREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM2


	)

1468 
	#__HAL_UNFREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM2


	)

1477 #ià
defšed
(
STM32F3
)

1478 
	#COMP_START
 
__HAL_COMP_ENABLE


	)

1479 
	#COMP_STOP
 
__HAL_COMP_DISABLE


	)

1480 
	#COMP_LOCK
 
__HAL_COMP_LOCK


	)

1482 #ià
defšed
(
STM32F301x8
è|| defšed(
STM32F302x8
è|| defšed(
STM32F318xx
è|| defšed(
STM32F303x8
è|| defšed(
STM32F334x8
è|| defšed(
STM32F328xx
)

1483 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1484 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1485 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

1486 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1487 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1488 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

1489 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1490 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1491 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

1492 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1493 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1494 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

1495 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
(è: \

	)

1496 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1497 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

1498 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
(è: \

	)

1499 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1500 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

1501 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
(è: \

	)

1502 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1503 
__HAL_COMP_COMP6_EXTI_GET_FLAG
())

1504 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
(è: \

	)

1505 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1506 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

1508 #ià
defšed
(
STM32F302xE
è|| defšed(
STM32F302xC
)

1509 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1510 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1511 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1512 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

1513 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1514 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1515 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1516 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

1517 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1518 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1519 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1520 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

1521 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1522 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1523 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1524 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

1525 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1526 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1527 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1528 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

1529 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1530 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1531 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1532 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

1533 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1534 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1535 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1536 
__HAL_COMP_COMP6_EXTI_GET_FLAG
())

1537 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1538 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1539 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1540 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

1542 #ià
defšed
(
STM32F303xE
è|| defšed(
STM32F398xx
è|| defšed(
STM32F303xC
è|| defšed(
STM32F358xx
)

1543 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1544 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1545 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE
() : \

1546 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1547 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE
() : \

1548 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
() : \

1549 
__HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE
())

1550 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1551 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1552 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE
() : \

1553 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1554 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE
() : \

1555 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
() : \

1556 
__HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE
())

1557 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1558 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1559 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE
() : \

1560 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1561 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE
() : \

1562 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
() : \

1563 
__HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE
())

1564 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1565 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1566 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE
() : \

1567 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1568 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE
() : \

1569 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
() : \

1570 
__HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE
())

1571 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1572 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1573 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_IT
() : \

1574 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1575 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_IT
() : \

1576 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
() : \

1577 
__HAL_COMP_COMP7_EXTI_ENABLE_IT
())

1578 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1579 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1580 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_IT
() : \

1581 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1582 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_IT
() : \

1583 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
() : \

1584 
__HAL_COMP_COMP7_EXTI_DISABLE_IT
())

1585 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1586 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1587 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_GET_FLAG
() : \

1588 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1589 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_GET_FLAG
() : \

1590 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_GET_FLAG
() : \

1591 
__HAL_COMP_COMP7_EXTI_GET_FLAG
())

1592 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1593 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1594 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_CLEAR_FLAG
() : \

1595 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1596 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_CLEAR_FLAG
() : \

1597 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
() : \

1598 
__HAL_COMP_COMP7_EXTI_CLEAR_FLAG
())

1600 #ià
defšed
(
STM32F373xC
è||defšed(
STM32F378xx
)

1601 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1602 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

1603 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1604 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

1605 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1606 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

1607 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1608 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

1609 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1610 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

1611 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1612 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

1613 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1614 
__HAL_COMP_COMP2_EXTI_GET_FLAG
())

1615 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1616 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

1619 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1620 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

1621 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1622 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

1623 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1624 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

1625 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1626 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

1627 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1628 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

1629 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1630 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

1631 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1632 
__HAL_COMP_COMP2_EXTI_GET_FLAG
())

1633 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1634 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

1637 
	#__HAL_COMP_GET_EXTI_LINE
 
COMP_GET_EXTI_LINE


	)

1639 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1644 
	#__HAL_COMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
	`__HAL_COMP_IS_LOCKED
(__HANDLE__))

	)

1650 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1654 
	#HAL_COMP_S¹_IT
 
HAL_COMP_S¹


	)

1655 
	#HAL_COMP_StÝ_IT
 
HAL_COMP_StÝ


	)

1665 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WAVE_NONE
è|| \

	)

1666 ((
WAVE
è=ð
DAC_WAVE_NOISE
)|| \

1667 ((
WAVE
è=ð
DAC_WAVE_TRIANGLE
))

1677 
	#IS_WRPAREA
 
IS_OB_WRPAREA


	)

1678 
	#IS_TYPEPROGRAM
 
IS_FLASH_TYPEPROGRAM


	)

1679 
	#IS_TYPEPROGRAMFLASH
 
IS_FLASH_TYPEPROGRAM


	)

1680 
	#IS_TYPEERASE
 
IS_FLASH_TYPEERASE


	)

1681 
	#IS_NBSECTORS
 
IS_FLASH_NBSECTORS


	)

1682 
	#IS_OB_WDG_SOURCE
 
IS_OB_IWDG_SOURCE


	)

1692 
	#__HAL_I2C_RESET_CR2
 
I2C_RESET_CR2


	)

1693 
	#__HAL_I2C_GENERATE_START
 
I2C_GENERATE_START


	)

1694 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQ_RANGE


	)

1695 
	#__HAL_I2C_RISE_TIME
 
I2C_RISE_TIME


	)

1696 
	#__HAL_I2C_SPEED_STANDARD
 
I2C_SPEED_STANDARD


	)

1697 
	#__HAL_I2C_SPEED_FAST
 
I2C_SPEED_FAST


	)

1698 
	#__HAL_I2C_SPEED
 
I2C_SPEED


	)

1699 
	#__HAL_I2C_7BIT_ADD_WRITE
 
I2C_7BIT_ADD_WRITE


	)

1700 
	#__HAL_I2C_7BIT_ADD_READ
 
I2C_7BIT_ADD_READ


	)

1701 
	#__HAL_I2C_10BIT_ADDRESS
 
I2C_10BIT_ADDRESS


	)

1702 
	#__HAL_I2C_10BIT_HEADER_WRITE
 
I2C_10BIT_HEADER_WRITE


	)

1703 
	#__HAL_I2C_10BIT_HEADER_READ
 
I2C_10BIT_HEADER_READ


	)

1704 
	#__HAL_I2C_MEM_ADD_MSB
 
I2C_MEM_ADD_MSB


	)

1705 
	#__HAL_I2C_MEM_ADD_LSB
 
I2C_MEM_ADD_LSB


	)

1706 
	#__HAL_I2C_FREQRANGE
 
I2C_FREQRANGE


	)

1715 
	#IS_I2S_INSTANCE
 
IS_I2S_ALL_INSTANCE


	)

1716 
	#IS_I2S_INSTANCE_EXT
 
IS_I2S_ALL_INSTANCE_EXT


	)

1726 
	#__IRDA_DISABLE
 
__HAL_IRDA_DISABLE


	)

1727 
	#__IRDA_ENABLE
 
__HAL_IRDA_ENABLE


	)

1729 
	#__HAL_IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1730 
	#__HAL_IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1731 
	#__IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1732 
	#__IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1734 
	#IS_IRDA_ONEBIT_SAMPLE
 
IS_IRDA_ONE_BIT_SAMPLE


	)

1745 
	#__HAL_IWDG_ENABLE_WRITE_ACCESS
 
IWDG_ENABLE_WRITE_ACCESS


	)

1746 
	#__HAL_IWDG_DISABLE_WRITE_ACCESS
 
IWDG_DISABLE_WRITE_ACCESS


	)

1756 
	#__HAL_LPTIM_ENABLE_INTERRUPT
 
__HAL_LPTIM_ENABLE_IT


	)

1757 
	#__HAL_LPTIM_DISABLE_INTERRUPT
 
__HAL_LPTIM_DISABLE_IT


	)

1758 
	#__HAL_LPTIM_GET_ITSTATUS
 
__HAL_LPTIM_GET_IT_SOURCE


	)

1768 
	#__OPAMP_CSR_OPAXPD
 
OPAMP_CSR_OPAXPD


	)

1769 
	#__OPAMP_CSR_S3SELX
 
OPAMP_CSR_S3SELX


	)

1770 
	#__OPAMP_CSR_S4SELX
 
OPAMP_CSR_S4SELX


	)

1771 
	#__OPAMP_CSR_S5SELX
 
OPAMP_CSR_S5SELX


	)

1772 
	#__OPAMP_CSR_S6SELX
 
OPAMP_CSR_S6SELX


	)

1773 
	#__OPAMP_CSR_OPAXCAL_L
 
OPAMP_CSR_OPAXCAL_L


	)

1774 
	#__OPAMP_CSR_OPAXCAL_H
 
OPAMP_CSR_OPAXCAL_H


	)

1775 
	#__OPAMP_CSR_OPAXLPM
 
OPAMP_CSR_OPAXLPM


	)

1776 
	#__OPAMP_CSR_ALL_SWITCHES
 
OPAMP_CSR_ALL_SWITCHES


	)

1777 
	#__OPAMP_CSR_ANAWSELX
 
OPAMP_CSR_ANAWSELX


	)

1778 
	#__OPAMP_CSR_OPAXCALOUT
 
OPAMP_CSR_OPAXCALOUT


	)

1779 
	#__OPAMP_OFFSET_TRIM_BITSPOSITION
 
OPAMP_OFFSET_TRIM_BITSPOSITION


	)

1780 
	#__OPAMP_OFFSET_TRIM_SET
 
OPAMP_OFFSET_TRIM_SET


	)

1790 
	#__HAL_PVD_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1791 
	#__HAL_PVD_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1792 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1793 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1794 
	#__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1795 
	#__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1796 
	#__HAL_PVM_EVENT_DISABLE
 
__HAL_PWR_PVM_EVENT_DISABLE


	)

1797 
	#__HAL_PVM_EVENT_ENABLE
 
__HAL_PWR_PVM_EVENT_ENABLE


	)

1798 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE


	)

1799 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE


	)

1800 
	#__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE


	)

1801 
	#__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE


	)

1802 
	#__HAL_PWR_INTERNALWAKEUP_DISABLE
 
HAL_PWREx_Di§bËIÁ”ÇlWakeUpLše


	)

1803 
	#__HAL_PWR_INTERNALWAKEUP_ENABLE
 
HAL_PWREx_EÇbËIÁ”ÇlWakeUpLše


	)

1804 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE
 
HAL_PWREx_Di§bËPuÎUpPuÎDownCÚfig


	)

1805 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE
 
HAL_PWREx_EÇbËPuÎUpPuÎDownCÚfig


	)

1806 
	#__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER
(èdØ{ 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(); } 0)

	)

1807 
	#__HAL_PWR_PVD_EXTI_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1808 
	#__HAL_PWR_PVD_EXTI_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1809 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1810 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1811 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1812 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1813 
	#__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1814 
	#__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1815 
	#__HAL_PWR_PVM_DISABLE
(èdØ{ 
	`HAL_PWREx_Di§bËPVM1
();
	`HAL_PWREx_Di§bËPVM2
();
	`HAL_PWREx_Di§bËPVM3
();
	`HAL_PWREx_Di§bËPVM4
(); } 0)

	)

1816 
	#__HAL_PWR_PVM_ENABLE
(èdØ{ 
	`HAL_PWREx_EÇbËPVM1
();
	`HAL_PWREx_EÇbËPVM2
();
	`HAL_PWREx_EÇbËPVM3
();
	`HAL_PWREx_EÇbËPVM4
(); } 0)

	)

1817 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE
 
HAL_PWREx_Di§bËSRAM2CÚ‹ÁR‘’tiÚ


	)

1818 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE
 
HAL_PWREx_EÇbËSRAM2CÚ‹ÁR‘’tiÚ


	)

1819 
	#__HAL_PWR_VDDIO2_DISABLE
 
HAL_PWREx_Di§bËVddIO2


	)

1820 
	#__HAL_PWR_VDDIO2_ENABLE
 
HAL_PWREx_EÇbËVddIO2


	)

1821 
	#__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE


	)

1822 
	#__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE


	)

1823 
	#__HAL_PWR_VDDUSB_DISABLE
 
HAL_PWREx_Di§bËVddUSB


	)

1824 
	#__HAL_PWR_VDDUSB_ENABLE
 
HAL_PWREx_EÇbËVddUSB


	)

1826 #ià
defšed
 (
STM32F4
)

1827 
	#__HAL_PVD_EXTI_ENABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
()

	)

1828 
	#__HAL_PVD_EXTI_DISABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
()

	)

1829 
	#__HAL_PVD_EXTI_GET_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GET_FLAG
()

	)

1830 
	#__HAL_PVD_EXTI_CLEAR_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
()

	)

1831 
	#__HAL_PVD_EXTI_GENERATE_SWIT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GENERATE_SWIT
()

	)

1833 
	#__HAL_PVD_EXTI_CLEAR_FLAG
 
__HAL_PWR_PVD_EXTI_CLEAR_FLAG


	)

1834 
	#__HAL_PVD_EXTI_DISABLE_IT
 
__HAL_PWR_PVD_EXTI_DISABLE_IT


	)

1835 
	#__HAL_PVD_EXTI_ENABLE_IT
 
__HAL_PWR_PVD_EXTI_ENABLE_IT


	)

1836 
	#__HAL_PVD_EXTI_GENERATE_SWIT
 
__HAL_PWR_PVD_EXTI_GENERATE_SWIT


	)

1837 
	#__HAL_PVD_EXTI_GET_FLAG
 
__HAL_PWR_PVD_EXTI_GET_FLAG


	)

1848 
	#RCC_StÝWakeUpClock_MSI
 
RCC_STOP_WAKEUPCLOCK_MSI


	)

1849 
	#RCC_StÝWakeUpClock_HSI
 
RCC_STOP_WAKEUPCLOCK_HSI


	)

1851 
	#HAL_RCC_CCSC®lback
 
HAL_RCC_CSSC®lback


	)

1852 
	#HAL_RC48_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_RCCEx_EÇbËHSI48_VREFINT
(è: 
	`HAL_RCCEx_Di§bËHSI48_VREFINT
())

	)

1854 
	#__ADC_CLK_DISABLE
 
__HAL_RCC_ADC_CLK_DISABLE


	)

1855 
	#__ADC_CLK_ENABLE
 
__HAL_RCC_ADC_CLK_ENABLE


	)

1856 
	#__ADC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC_CLK_SLEEP_DISABLE


	)

1857 
	#__ADC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC_CLK_SLEEP_ENABLE


	)

1858 
	#__ADC_FORCE_RESET
 
__HAL_RCC_ADC_FORCE_RESET


	)

1859 
	#__ADC_RELEASE_RESET
 
__HAL_RCC_ADC_RELEASE_RESET


	)

1860 
	#__ADC1_CLK_DISABLE
 
__HAL_RCC_ADC1_CLK_DISABLE


	)

1861 
	#__ADC1_CLK_ENABLE
 
__HAL_RCC_ADC1_CLK_ENABLE


	)

1862 
	#__ADC1_FORCE_RESET
 
__HAL_RCC_ADC1_FORCE_RESET


	)

1863 
	#__ADC1_RELEASE_RESET
 
__HAL_RCC_ADC1_RELEASE_RESET


	)

1864 
	#__ADC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE


	)

1865 
	#__ADC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE


	)

1866 
	#__ADC2_CLK_DISABLE
 
__HAL_RCC_ADC2_CLK_DISABLE


	)

1867 
	#__ADC2_CLK_ENABLE
 
__HAL_RCC_ADC2_CLK_ENABLE


	)

1868 
	#__ADC2_FORCE_RESET
 
__HAL_RCC_ADC2_FORCE_RESET


	)

1869 
	#__ADC2_RELEASE_RESET
 
__HAL_RCC_ADC2_RELEASE_RESET


	)

1870 
	#__ADC3_CLK_DISABLE
 
__HAL_RCC_ADC3_CLK_DISABLE


	)

1871 
	#__ADC3_CLK_ENABLE
 
__HAL_RCC_ADC3_CLK_ENABLE


	)

1872 
	#__ADC3_FORCE_RESET
 
__HAL_RCC_ADC3_FORCE_RESET


	)

1873 
	#__ADC3_RELEASE_RESET
 
__HAL_RCC_ADC3_RELEASE_RESET


	)

1874 
	#__AES_CLK_DISABLE
 
__HAL_RCC_AES_CLK_DISABLE


	)

1875 
	#__AES_CLK_ENABLE
 
__HAL_RCC_AES_CLK_ENABLE


	)

1876 
	#__AES_CLK_SLEEP_DISABLE
 
__HAL_RCC_AES_CLK_SLEEP_DISABLE


	)

1877 
	#__AES_CLK_SLEEP_ENABLE
 
__HAL_RCC_AES_CLK_SLEEP_ENABLE


	)

1878 
	#__AES_FORCE_RESET
 
__HAL_RCC_AES_FORCE_RESET


	)

1879 
	#__AES_RELEASE_RESET
 
__HAL_RCC_AES_RELEASE_RESET


	)

1880 
	#__CRYP_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE


	)

1881 
	#__CRYP_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE


	)

1882 
	#__CRYP_CLK_ENABLE
 
__HAL_RCC_CRYP_CLK_ENABLE


	)

1883 
	#__CRYP_CLK_DISABLE
 
__HAL_RCC_CRYP_CLK_DISABLE


	)

1884 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

1885 
	#__CRYP_RELEASE_RESET
 
__HAL_RCC_CRYP_RELEASE_RESET


	)

1886 
	#__AFIO_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

1887 
	#__AFIO_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

1888 
	#__AFIO_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

1889 
	#__AFIO_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

1890 
	#__AHB_FORCE_RESET
 
__HAL_RCC_AHB_FORCE_RESET


	)

1891 
	#__AHB_RELEASE_RESET
 
__HAL_RCC_AHB_RELEASE_RESET


	)

1892 
	#__AHB1_FORCE_RESET
 
__HAL_RCC_AHB1_FORCE_RESET


	)

1893 
	#__AHB1_RELEASE_RESET
 
__HAL_RCC_AHB1_RELEASE_RESET


	)

1894 
	#__AHB2_FORCE_RESET
 
__HAL_RCC_AHB2_FORCE_RESET


	)

1895 
	#__AHB2_RELEASE_RESET
 
__HAL_RCC_AHB2_RELEASE_RESET


	)

1896 
	#__AHB3_FORCE_RESET
 
__HAL_RCC_AHB3_FORCE_RESET


	)

1897 
	#__AHB3_RELEASE_RESET
 
__HAL_RCC_AHB3_RELEASE_RESET


	)

1898 
	#__APB1_FORCE_RESET
 
__HAL_RCC_APB1_FORCE_RESET


	)

1899 
	#__APB1_RELEASE_RESET
 
__HAL_RCC_APB1_RELEASE_RESET


	)

1900 
	#__APB2_FORCE_RESET
 
__HAL_RCC_APB2_FORCE_RESET


	)

1901 
	#__APB2_RELEASE_RESET
 
__HAL_RCC_APB2_RELEASE_RESET


	)

1902 
	#__BKP_CLK_DISABLE
 
__HAL_RCC_BKP_CLK_DISABLE


	)

1903 
	#__BKP_CLK_ENABLE
 
__HAL_RCC_BKP_CLK_ENABLE


	)

1904 
	#__BKP_FORCE_RESET
 
__HAL_RCC_BKP_FORCE_RESET


	)

1905 
	#__BKP_RELEASE_RESET
 
__HAL_RCC_BKP_RELEASE_RESET


	)

1906 
	#__CAN1_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1907 
	#__CAN1_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1908 
	#__CAN1_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_DISABLE


	)

1909 
	#__CAN1_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_ENABLE


	)

1910 
	#__CAN1_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1911 
	#__CAN1_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1912 
	#__CAN_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1913 
	#__CAN_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1914 
	#__CAN_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1915 
	#__CAN_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1916 
	#__CAN2_CLK_DISABLE
 
__HAL_RCC_CAN2_CLK_DISABLE


	)

1917 
	#__CAN2_CLK_ENABLE
 
__HAL_RCC_CAN2_CLK_ENABLE


	)

1918 
	#__CAN2_FORCE_RESET
 
__HAL_RCC_CAN2_FORCE_RESET


	)

1919 
	#__CAN2_RELEASE_RESET
 
__HAL_RCC_CAN2_RELEASE_RESET


	)

1920 
	#__CEC_CLK_DISABLE
 
__HAL_RCC_CEC_CLK_DISABLE


	)

1921 
	#__CEC_CLK_ENABLE
 
__HAL_RCC_CEC_CLK_ENABLE


	)

1922 
	#__COMP_CLK_DISABLE
 
__HAL_RCC_COMP_CLK_DISABLE


	)

1923 
	#__COMP_CLK_ENABLE
 
__HAL_RCC_COMP_CLK_ENABLE


	)

1924 
	#__COMP_FORCE_RESET
 
__HAL_RCC_COMP_FORCE_RESET


	)

1925 
	#__COMP_RELEASE_RESET
 
__HAL_RCC_COMP_RELEASE_RESET


	)

1926 
	#__COMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_COMP_CLK_SLEEP_ENABLE


	)

1927 
	#__COMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_COMP_CLK_SLEEP_DISABLE


	)

1928 
	#__CEC_FORCE_RESET
 
__HAL_RCC_CEC_FORCE_RESET


	)

1929 
	#__CEC_RELEASE_RESET
 
__HAL_RCC_CEC_RELEASE_RESET


	)

1930 
	#__CRC_CLK_DISABLE
 
__HAL_RCC_CRC_CLK_DISABLE


	)

1931 
	#__CRC_CLK_ENABLE
 
__HAL_RCC_CRC_CLK_ENABLE


	)

1932 
	#__CRC_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRC_CLK_SLEEP_DISABLE


	)

1933 
	#__CRC_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRC_CLK_SLEEP_ENABLE


	)

1934 
	#__CRC_FORCE_RESET
 
__HAL_RCC_CRC_FORCE_RESET


	)

1935 
	#__CRC_RELEASE_RESET
 
__HAL_RCC_CRC_RELEASE_RESET


	)

1936 
	#__DAC_CLK_DISABLE
 
__HAL_RCC_DAC_CLK_DISABLE


	)

1937 
	#__DAC_CLK_ENABLE
 
__HAL_RCC_DAC_CLK_ENABLE


	)

1938 
	#__DAC_FORCE_RESET
 
__HAL_RCC_DAC_FORCE_RESET


	)

1939 
	#__DAC_RELEASE_RESET
 
__HAL_RCC_DAC_RELEASE_RESET


	)

1940 
	#__DAC1_CLK_DISABLE
 
__HAL_RCC_DAC1_CLK_DISABLE


	)

1941 
	#__DAC1_CLK_ENABLE
 
__HAL_RCC_DAC1_CLK_ENABLE


	)

1942 
	#__DAC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_DISABLE


	)

1943 
	#__DAC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_ENABLE


	)

1944 
	#__DAC1_FORCE_RESET
 
__HAL_RCC_DAC1_FORCE_RESET


	)

1945 
	#__DAC1_RELEASE_RESET
 
__HAL_RCC_DAC1_RELEASE_RESET


	)

1946 
	#__DBGMCU_CLK_ENABLE
 
__HAL_RCC_DBGMCU_CLK_ENABLE


	)

1947 
	#__DBGMCU_CLK_DISABLE
 
__HAL_RCC_DBGMCU_CLK_DISABLE


	)

1948 
	#__DBGMCU_FORCE_RESET
 
__HAL_RCC_DBGMCU_FORCE_RESET


	)

1949 
	#__DBGMCU_RELEASE_RESET
 
__HAL_RCC_DBGMCU_RELEASE_RESET


	)

1950 
	#__DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM_CLK_DISABLE


	)

1951 
	#__DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM_CLK_ENABLE


	)

1952 
	#__DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE


	)

1953 
	#__DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE


	)

1954 
	#__DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM_FORCE_RESET


	)

1955 
	#__DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM_RELEASE_RESET


	)

1956 
	#__DMA1_CLK_DISABLE
 
__HAL_RCC_DMA1_CLK_DISABLE


	)

1957 
	#__DMA1_CLK_ENABLE
 
__HAL_RCC_DMA1_CLK_ENABLE


	)

1958 
	#__DMA1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE


	)

1959 
	#__DMA1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE


	)

1960 
	#__DMA1_FORCE_RESET
 
__HAL_RCC_DMA1_FORCE_RESET


	)

1961 
	#__DMA1_RELEASE_RESET
 
__HAL_RCC_DMA1_RELEASE_RESET


	)

1962 
	#__DMA2_CLK_DISABLE
 
__HAL_RCC_DMA2_CLK_DISABLE


	)

1963 
	#__DMA2_CLK_ENABLE
 
__HAL_RCC_DMA2_CLK_ENABLE


	)

1964 
	#__DMA2_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE


	)

1965 
	#__DMA2_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE


	)

1966 
	#__DMA2_FORCE_RESET
 
__HAL_RCC_DMA2_FORCE_RESET


	)

1967 
	#__DMA2_RELEASE_RESET
 
__HAL_RCC_DMA2_RELEASE_RESET


	)

1968 
	#__ETHMAC_CLK_DISABLE
 
__HAL_RCC_ETHMAC_CLK_DISABLE


	)

1969 
	#__ETHMAC_CLK_ENABLE
 
__HAL_RCC_ETHMAC_CLK_ENABLE


	)

1970 
	#__ETHMAC_FORCE_RESET
 
__HAL_RCC_ETHMAC_FORCE_RESET


	)

1971 
	#__ETHMAC_RELEASE_RESET
 
__HAL_RCC_ETHMAC_RELEASE_RESET


	)

1972 
	#__ETHMACRX_CLK_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_DISABLE


	)

1973 
	#__ETHMACRX_CLK_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_ENABLE


	)

1974 
	#__ETHMACTX_CLK_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_DISABLE


	)

1975 
	#__ETHMACTX_CLK_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_ENABLE


	)

1976 
	#__FIREWALL_CLK_DISABLE
 
__HAL_RCC_FIREWALL_CLK_DISABLE


	)

1977 
	#__FIREWALL_CLK_ENABLE
 
__HAL_RCC_FIREWALL_CLK_ENABLE


	)

1978 
	#__FLASH_CLK_DISABLE
 
__HAL_RCC_FLASH_CLK_DISABLE


	)

1979 
	#__FLASH_CLK_ENABLE
 
__HAL_RCC_FLASH_CLK_ENABLE


	)

1980 
	#__FLASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_DISABLE


	)

1981 
	#__FLASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_ENABLE


	)

1982 
	#__FLASH_FORCE_RESET
 
__HAL_RCC_FLASH_FORCE_RESET


	)

1983 
	#__FLASH_RELEASE_RESET
 
__HAL_RCC_FLASH_RELEASE_RESET


	)

1984 
	#__FLITF_CLK_DISABLE
 
__HAL_RCC_FLITF_CLK_DISABLE


	)

1985 
	#__FLITF_CLK_ENABLE
 
__HAL_RCC_FLITF_CLK_ENABLE


	)

1986 
	#__FLITF_FORCE_RESET
 
__HAL_RCC_FLITF_FORCE_RESET


	)

1987 
	#__FLITF_RELEASE_RESET
 
__HAL_RCC_FLITF_RELEASE_RESET


	)

1988 
	#__FLITF_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_ENABLE


	)

1989 
	#__FLITF_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_DISABLE


	)

1990 
	#__FMC_CLK_DISABLE
 
__HAL_RCC_FMC_CLK_DISABLE


	)

1991 
	#__FMC_CLK_ENABLE
 
__HAL_RCC_FMC_CLK_ENABLE


	)

1992 
	#__FMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FMC_CLK_SLEEP_DISABLE


	)

1993 
	#__FMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FMC_CLK_SLEEP_ENABLE


	)

1994 
	#__FMC_FORCE_RESET
 
__HAL_RCC_FMC_FORCE_RESET


	)

1995 
	#__FMC_RELEASE_RESET
 
__HAL_RCC_FMC_RELEASE_RESET


	)

1996 
	#__FSMC_CLK_DISABLE
 
__HAL_RCC_FSMC_CLK_DISABLE


	)

1997 
	#__FSMC_CLK_ENABLE
 
__HAL_RCC_FSMC_CLK_ENABLE


	)

1998 
	#__GPIOA_CLK_DISABLE
 
__HAL_RCC_GPIOA_CLK_DISABLE


	)

1999 
	#__GPIOA_CLK_ENABLE
 
__HAL_RCC_GPIOA_CLK_ENABLE


	)

2000 
	#__GPIOA_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE


	)

2001 
	#__GPIOA_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE


	)

2002 
	#__GPIOA_FORCE_RESET
 
__HAL_RCC_GPIOA_FORCE_RESET


	)

2003 
	#__GPIOA_RELEASE_RESET
 
__HAL_RCC_GPIOA_RELEASE_RESET


	)

2004 
	#__GPIOB_CLK_DISABLE
 
__HAL_RCC_GPIOB_CLK_DISABLE


	)

2005 
	#__GPIOB_CLK_ENABLE
 
__HAL_RCC_GPIOB_CLK_ENABLE


	)

2006 
	#__GPIOB_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE


	)

2007 
	#__GPIOB_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE


	)

2008 
	#__GPIOB_FORCE_RESET
 
__HAL_RCC_GPIOB_FORCE_RESET


	)

2009 
	#__GPIOB_RELEASE_RESET
 
__HAL_RCC_GPIOB_RELEASE_RESET


	)

2010 
	#__GPIOC_CLK_DISABLE
 
__HAL_RCC_GPIOC_CLK_DISABLE


	)

2011 
	#__GPIOC_CLK_ENABLE
 
__HAL_RCC_GPIOC_CLK_ENABLE


	)

2012 
	#__GPIOC_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE


	)

2013 
	#__GPIOC_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE


	)

2014 
	#__GPIOC_FORCE_RESET
 
__HAL_RCC_GPIOC_FORCE_RESET


	)

2015 
	#__GPIOC_RELEASE_RESET
 
__HAL_RCC_GPIOC_RELEASE_RESET


	)

2016 
	#__GPIOD_CLK_DISABLE
 
__HAL_RCC_GPIOD_CLK_DISABLE


	)

2017 
	#__GPIOD_CLK_ENABLE
 
__HAL_RCC_GPIOD_CLK_ENABLE


	)

2018 
	#__GPIOD_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE


	)

2019 
	#__GPIOD_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE


	)

2020 
	#__GPIOD_FORCE_RESET
 
__HAL_RCC_GPIOD_FORCE_RESET


	)

2021 
	#__GPIOD_RELEASE_RESET
 
__HAL_RCC_GPIOD_RELEASE_RESET


	)

2022 
	#__GPIOE_CLK_DISABLE
 
__HAL_RCC_GPIOE_CLK_DISABLE


	)

2023 
	#__GPIOE_CLK_ENABLE
 
__HAL_RCC_GPIOE_CLK_ENABLE


	)

2024 
	#__GPIOE_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE


	)

2025 
	#__GPIOE_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE


	)

2026 
	#__GPIOE_FORCE_RESET
 
__HAL_RCC_GPIOE_FORCE_RESET


	)

2027 
	#__GPIOE_RELEASE_RESET
 
__HAL_RCC_GPIOE_RELEASE_RESET


	)

2028 
	#__GPIOF_CLK_DISABLE
 
__HAL_RCC_GPIOF_CLK_DISABLE


	)

2029 
	#__GPIOF_CLK_ENABLE
 
__HAL_RCC_GPIOF_CLK_ENABLE


	)

2030 
	#__GPIOF_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE


	)

2031 
	#__GPIOF_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE


	)

2032 
	#__GPIOF_FORCE_RESET
 
__HAL_RCC_GPIOF_FORCE_RESET


	)

2033 
	#__GPIOF_RELEASE_RESET
 
__HAL_RCC_GPIOF_RELEASE_RESET


	)

2034 
	#__GPIOG_CLK_DISABLE
 
__HAL_RCC_GPIOG_CLK_DISABLE


	)

2035 
	#__GPIOG_CLK_ENABLE
 
__HAL_RCC_GPIOG_CLK_ENABLE


	)

2036 
	#__GPIOG_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE


	)

2037 
	#__GPIOG_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE


	)

2038 
	#__GPIOG_FORCE_RESET
 
__HAL_RCC_GPIOG_FORCE_RESET


	)

2039 
	#__GPIOG_RELEASE_RESET
 
__HAL_RCC_GPIOG_RELEASE_RESET


	)

2040 
	#__GPIOH_CLK_DISABLE
 
__HAL_RCC_GPIOH_CLK_DISABLE


	)

2041 
	#__GPIOH_CLK_ENABLE
 
__HAL_RCC_GPIOH_CLK_ENABLE


	)

2042 
	#__GPIOH_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE


	)

2043 
	#__GPIOH_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE


	)

2044 
	#__GPIOH_FORCE_RESET
 
__HAL_RCC_GPIOH_FORCE_RESET


	)

2045 
	#__GPIOH_RELEASE_RESET
 
__HAL_RCC_GPIOH_RELEASE_RESET


	)

2046 
	#__I2C1_CLK_DISABLE
 
__HAL_RCC_I2C1_CLK_DISABLE


	)

2047 
	#__I2C1_CLK_ENABLE
 
__HAL_RCC_I2C1_CLK_ENABLE


	)

2048 
	#__I2C1_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE


	)

2049 
	#__I2C1_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE


	)

2050 
	#__I2C1_FORCE_RESET
 
__HAL_RCC_I2C1_FORCE_RESET


	)

2051 
	#__I2C1_RELEASE_RESET
 
__HAL_RCC_I2C1_RELEASE_RESET


	)

2052 
	#__I2C2_CLK_DISABLE
 
__HAL_RCC_I2C2_CLK_DISABLE


	)

2053 
	#__I2C2_CLK_ENABLE
 
__HAL_RCC_I2C2_CLK_ENABLE


	)

2054 
	#__I2C2_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE


	)

2055 
	#__I2C2_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE


	)

2056 
	#__I2C2_FORCE_RESET
 
__HAL_RCC_I2C2_FORCE_RESET


	)

2057 
	#__I2C2_RELEASE_RESET
 
__HAL_RCC_I2C2_RELEASE_RESET


	)

2058 
	#__I2C3_CLK_DISABLE
 
__HAL_RCC_I2C3_CLK_DISABLE


	)

2059 
	#__I2C3_CLK_ENABLE
 
__HAL_RCC_I2C3_CLK_ENABLE


	)

2060 
	#__I2C3_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE


	)

2061 
	#__I2C3_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE


	)

2062 
	#__I2C3_FORCE_RESET
 
__HAL_RCC_I2C3_FORCE_RESET


	)

2063 
	#__I2C3_RELEASE_RESET
 
__HAL_RCC_I2C3_RELEASE_RESET


	)

2064 
	#__LCD_CLK_DISABLE
 
__HAL_RCC_LCD_CLK_DISABLE


	)

2065 
	#__LCD_CLK_ENABLE
 
__HAL_RCC_LCD_CLK_ENABLE


	)

2066 
	#__LCD_CLK_SLEEP_DISABLE
 
__HAL_RCC_LCD_CLK_SLEEP_DISABLE


	)

2067 
	#__LCD_CLK_SLEEP_ENABLE
 
__HAL_RCC_LCD_CLK_SLEEP_ENABLE


	)

2068 
	#__LCD_FORCE_RESET
 
__HAL_RCC_LCD_FORCE_RESET


	)

2069 
	#__LCD_RELEASE_RESET
 
__HAL_RCC_LCD_RELEASE_RESET


	)

2070 
	#__LPTIM1_CLK_DISABLE
 
__HAL_RCC_LPTIM1_CLK_DISABLE


	)

2071 
	#__LPTIM1_CLK_ENABLE
 
__HAL_RCC_LPTIM1_CLK_ENABLE


	)

2072 
	#__LPTIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE


	)

2073 
	#__LPTIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE


	)

2074 
	#__LPTIM1_FORCE_RESET
 
__HAL_RCC_LPTIM1_FORCE_RESET


	)

2075 
	#__LPTIM1_RELEASE_RESET
 
__HAL_RCC_LPTIM1_RELEASE_RESET


	)

2076 
	#__LPTIM2_CLK_DISABLE
 
__HAL_RCC_LPTIM2_CLK_DISABLE


	)

2077 
	#__LPTIM2_CLK_ENABLE
 
__HAL_RCC_LPTIM2_CLK_ENABLE


	)

2078 
	#__LPTIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE


	)

2079 
	#__LPTIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE


	)

2080 
	#__LPTIM2_FORCE_RESET
 
__HAL_RCC_LPTIM2_FORCE_RESET


	)

2081 
	#__LPTIM2_RELEASE_RESET
 
__HAL_RCC_LPTIM2_RELEASE_RESET


	)

2082 
	#__LPUART1_CLK_DISABLE
 
__HAL_RCC_LPUART1_CLK_DISABLE


	)

2083 
	#__LPUART1_CLK_ENABLE
 
__HAL_RCC_LPUART1_CLK_ENABLE


	)

2084 
	#__LPUART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE


	)

2085 
	#__LPUART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE


	)

2086 
	#__LPUART1_FORCE_RESET
 
__HAL_RCC_LPUART1_FORCE_RESET


	)

2087 
	#__LPUART1_RELEASE_RESET
 
__HAL_RCC_LPUART1_RELEASE_RESET


	)

2088 
	#__OPAMP_CLK_DISABLE
 
__HAL_RCC_OPAMP_CLK_DISABLE


	)

2089 
	#__OPAMP_CLK_ENABLE
 
__HAL_RCC_OPAMP_CLK_ENABLE


	)

2090 
	#__OPAMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE


	)

2091 
	#__OPAMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE


	)

2092 
	#__OPAMP_FORCE_RESET
 
__HAL_RCC_OPAMP_FORCE_RESET


	)

2093 
	#__OPAMP_RELEASE_RESET
 
__HAL_RCC_OPAMP_RELEASE_RESET


	)

2094 
	#__OTGFS_CLK_DISABLE
 
__HAL_RCC_OTGFS_CLK_DISABLE


	)

2095 
	#__OTGFS_CLK_ENABLE
 
__HAL_RCC_OTGFS_CLK_ENABLE


	)

2096 
	#__OTGFS_CLK_SLEEP_DISABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE


	)

2097 
	#__OTGFS_CLK_SLEEP_ENABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE


	)

2098 
	#__OTGFS_FORCE_RESET
 
__HAL_RCC_OTGFS_FORCE_RESET


	)

2099 
	#__OTGFS_RELEASE_RESET
 
__HAL_RCC_OTGFS_RELEASE_RESET


	)

2100 
	#__PWR_CLK_DISABLE
 
__HAL_RCC_PWR_CLK_DISABLE


	)

2101 
	#__PWR_CLK_ENABLE
 
__HAL_RCC_PWR_CLK_ENABLE


	)

2102 
	#__PWR_CLK_SLEEP_DISABLE
 
__HAL_RCC_PWR_CLK_SLEEP_DISABLE


	)

2103 
	#__PWR_CLK_SLEEP_ENABLE
 
__HAL_RCC_PWR_CLK_SLEEP_ENABLE


	)

2104 
	#__PWR_FORCE_RESET
 
__HAL_RCC_PWR_FORCE_RESET


	)

2105 
	#__PWR_RELEASE_RESET
 
__HAL_RCC_PWR_RELEASE_RESET


	)

2106 
	#__QSPI_CLK_DISABLE
 
__HAL_RCC_QSPI_CLK_DISABLE


	)

2107 
	#__QSPI_CLK_ENABLE
 
__HAL_RCC_QSPI_CLK_ENABLE


	)

2108 
	#__QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE


	)

2109 
	#__QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE


	)

2110 
	#__QSPI_FORCE_RESET
 
__HAL_RCC_QSPI_FORCE_RESET


	)

2111 
	#__QSPI_RELEASE_RESET
 
__HAL_RCC_QSPI_RELEASE_RESET


	)

2112 
	#__RNG_CLK_DISABLE
 
__HAL_RCC_RNG_CLK_DISABLE


	)

2113 
	#__RNG_CLK_ENABLE
 
__HAL_RCC_RNG_CLK_ENABLE


	)

2114 
	#__RNG_CLK_SLEEP_DISABLE
 
__HAL_RCC_RNG_CLK_SLEEP_DISABLE


	)

2115 
	#__RNG_CLK_SLEEP_ENABLE
 
__HAL_RCC_RNG_CLK_SLEEP_ENABLE


	)

2116 
	#__RNG_FORCE_RESET
 
__HAL_RCC_RNG_FORCE_RESET


	)

2117 
	#__RNG_RELEASE_RESET
 
__HAL_RCC_RNG_RELEASE_RESET


	)

2118 
	#__SAI1_CLK_DISABLE
 
__HAL_RCC_SAI1_CLK_DISABLE


	)

2119 
	#__SAI1_CLK_ENABLE
 
__HAL_RCC_SAI1_CLK_ENABLE


	)

2120 
	#__SAI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_DISABLE


	)

2121 
	#__SAI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_ENABLE


	)

2122 
	#__SAI1_FORCE_RESET
 
__HAL_RCC_SAI1_FORCE_RESET


	)

2123 
	#__SAI1_RELEASE_RESET
 
__HAL_RCC_SAI1_RELEASE_RESET


	)

2124 
	#__SAI2_CLK_DISABLE
 
__HAL_RCC_SAI2_CLK_DISABLE


	)

2125 
	#__SAI2_CLK_ENABLE
 
__HAL_RCC_SAI2_CLK_ENABLE


	)

2126 
	#__SAI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_DISABLE


	)

2127 
	#__SAI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_ENABLE


	)

2128 
	#__SAI2_FORCE_RESET
 
__HAL_RCC_SAI2_FORCE_RESET


	)

2129 
	#__SAI2_RELEASE_RESET
 
__HAL_RCC_SAI2_RELEASE_RESET


	)

2130 
	#__SDIO_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2131 
	#__SDIO_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2132 
	#__SDMMC_CLK_DISABLE
 
__HAL_RCC_SDMMC_CLK_DISABLE


	)

2133 
	#__SDMMC_CLK_ENABLE
 
__HAL_RCC_SDMMC_CLK_ENABLE


	)

2134 
	#__SDMMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE


	)

2135 
	#__SDMMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE


	)

2136 
	#__SDMMC_FORCE_RESET
 
__HAL_RCC_SDMMC_FORCE_RESET


	)

2137 
	#__SDMMC_RELEASE_RESET
 
__HAL_RCC_SDMMC_RELEASE_RESET


	)

2138 
	#__SPI1_CLK_DISABLE
 
__HAL_RCC_SPI1_CLK_DISABLE


	)

2139 
	#__SPI1_CLK_ENABLE
 
__HAL_RCC_SPI1_CLK_ENABLE


	)

2140 
	#__SPI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE


	)

2141 
	#__SPI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE


	)

2142 
	#__SPI1_FORCE_RESET
 
__HAL_RCC_SPI1_FORCE_RESET


	)

2143 
	#__SPI1_RELEASE_RESET
 
__HAL_RCC_SPI1_RELEASE_RESET


	)

2144 
	#__SPI2_CLK_DISABLE
 
__HAL_RCC_SPI2_CLK_DISABLE


	)

2145 
	#__SPI2_CLK_ENABLE
 
__HAL_RCC_SPI2_CLK_ENABLE


	)

2146 
	#__SPI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE


	)

2147 
	#__SPI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE


	)

2148 
	#__SPI2_FORCE_RESET
 
__HAL_RCC_SPI2_FORCE_RESET


	)

2149 
	#__SPI2_RELEASE_RESET
 
__HAL_RCC_SPI2_RELEASE_RESET


	)

2150 
	#__SPI3_CLK_DISABLE
 
__HAL_RCC_SPI3_CLK_DISABLE


	)

2151 
	#__SPI3_CLK_ENABLE
 
__HAL_RCC_SPI3_CLK_ENABLE


	)

2152 
	#__SPI3_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE


	)

2153 
	#__SPI3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE


	)

2154 
	#__SPI3_FORCE_RESET
 
__HAL_RCC_SPI3_FORCE_RESET


	)

2155 
	#__SPI3_RELEASE_RESET
 
__HAL_RCC_SPI3_RELEASE_RESET


	)

2156 
	#__SRAM_CLK_DISABLE
 
__HAL_RCC_SRAM_CLK_DISABLE


	)

2157 
	#__SRAM_CLK_ENABLE
 
__HAL_RCC_SRAM_CLK_ENABLE


	)

2158 
	#__SRAM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE


	)

2159 
	#__SRAM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE


	)

2160 
	#__SRAM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE


	)

2161 
	#__SRAM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE


	)

2162 
	#__SWPMI1_CLK_DISABLE
 
__HAL_RCC_SWPMI1_CLK_DISABLE


	)

2163 
	#__SWPMI1_CLK_ENABLE
 
__HAL_RCC_SWPMI1_CLK_ENABLE


	)

2164 
	#__SWPMI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE


	)

2165 
	#__SWPMI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE


	)

2166 
	#__SWPMI1_FORCE_RESET
 
__HAL_RCC_SWPMI1_FORCE_RESET


	)

2167 
	#__SWPMI1_RELEASE_RESET
 
__HAL_RCC_SWPMI1_RELEASE_RESET


	)

2168 
	#__SYSCFG_CLK_DISABLE
 
__HAL_RCC_SYSCFG_CLK_DISABLE


	)

2169 
	#__SYSCFG_CLK_ENABLE
 
__HAL_RCC_SYSCFG_CLK_ENABLE


	)

2170 
	#__SYSCFG_CLK_SLEEP_DISABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE


	)

2171 
	#__SYSCFG_CLK_SLEEP_ENABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE


	)

2172 
	#__SYSCFG_FORCE_RESET
 
__HAL_RCC_SYSCFG_FORCE_RESET


	)

2173 
	#__SYSCFG_RELEASE_RESET
 
__HAL_RCC_SYSCFG_RELEASE_RESET


	)

2174 
	#__TIM1_CLK_DISABLE
 
__HAL_RCC_TIM1_CLK_DISABLE


	)

2175 
	#__TIM1_CLK_ENABLE
 
__HAL_RCC_TIM1_CLK_ENABLE


	)

2176 
	#__TIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE


	)

2177 
	#__TIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE


	)

2178 
	#__TIM1_FORCE_RESET
 
__HAL_RCC_TIM1_FORCE_RESET


	)

2179 
	#__TIM1_RELEASE_RESET
 
__HAL_RCC_TIM1_RELEASE_RESET


	)

2180 
	#__TIM10_CLK_DISABLE
 
__HAL_RCC_TIM10_CLK_DISABLE


	)

2181 
	#__TIM10_CLK_ENABLE
 
__HAL_RCC_TIM10_CLK_ENABLE


	)

2182 
	#__TIM10_FORCE_RESET
 
__HAL_RCC_TIM10_FORCE_RESET


	)

2183 
	#__TIM10_RELEASE_RESET
 
__HAL_RCC_TIM10_RELEASE_RESET


	)

2184 
	#__TIM11_CLK_DISABLE
 
__HAL_RCC_TIM11_CLK_DISABLE


	)

2185 
	#__TIM11_CLK_ENABLE
 
__HAL_RCC_TIM11_CLK_ENABLE


	)

2186 
	#__TIM11_FORCE_RESET
 
__HAL_RCC_TIM11_FORCE_RESET


	)

2187 
	#__TIM11_RELEASE_RESET
 
__HAL_RCC_TIM11_RELEASE_RESET


	)

2188 
	#__TIM12_CLK_DISABLE
 
__HAL_RCC_TIM12_CLK_DISABLE


	)

2189 
	#__TIM12_CLK_ENABLE
 
__HAL_RCC_TIM12_CLK_ENABLE


	)

2190 
	#__TIM12_FORCE_RESET
 
__HAL_RCC_TIM12_FORCE_RESET


	)

2191 
	#__TIM12_RELEASE_RESET
 
__HAL_RCC_TIM12_RELEASE_RESET


	)

2192 
	#__TIM13_CLK_DISABLE
 
__HAL_RCC_TIM13_CLK_DISABLE


	)

2193 
	#__TIM13_CLK_ENABLE
 
__HAL_RCC_TIM13_CLK_ENABLE


	)

2194 
	#__TIM13_FORCE_RESET
 
__HAL_RCC_TIM13_FORCE_RESET


	)

2195 
	#__TIM13_RELEASE_RESET
 
__HAL_RCC_TIM13_RELEASE_RESET


	)

2196 
	#__TIM14_CLK_DISABLE
 
__HAL_RCC_TIM14_CLK_DISABLE


	)

2197 
	#__TIM14_CLK_ENABLE
 
__HAL_RCC_TIM14_CLK_ENABLE


	)

2198 
	#__TIM14_FORCE_RESET
 
__HAL_RCC_TIM14_FORCE_RESET


	)

2199 
	#__TIM14_RELEASE_RESET
 
__HAL_RCC_TIM14_RELEASE_RESET


	)

2200 
	#__TIM15_CLK_DISABLE
 
__HAL_RCC_TIM15_CLK_DISABLE


	)

2201 
	#__TIM15_CLK_ENABLE
 
__HAL_RCC_TIM15_CLK_ENABLE


	)

2202 
	#__TIM15_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_DISABLE


	)

2203 
	#__TIM15_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_ENABLE


	)

2204 
	#__TIM15_FORCE_RESET
 
__HAL_RCC_TIM15_FORCE_RESET


	)

2205 
	#__TIM15_RELEASE_RESET
 
__HAL_RCC_TIM15_RELEASE_RESET


	)

2206 
	#__TIM16_CLK_DISABLE
 
__HAL_RCC_TIM16_CLK_DISABLE


	)

2207 
	#__TIM16_CLK_ENABLE
 
__HAL_RCC_TIM16_CLK_ENABLE


	)

2208 
	#__TIM16_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_DISABLE


	)

2209 
	#__TIM16_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_ENABLE


	)

2210 
	#__TIM16_FORCE_RESET
 
__HAL_RCC_TIM16_FORCE_RESET


	)

2211 
	#__TIM16_RELEASE_RESET
 
__HAL_RCC_TIM16_RELEASE_RESET


	)

2212 
	#__TIM17_CLK_DISABLE
 
__HAL_RCC_TIM17_CLK_DISABLE


	)

2213 
	#__TIM17_CLK_ENABLE
 
__HAL_RCC_TIM17_CLK_ENABLE


	)

2214 
	#__TIM17_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_DISABLE


	)

2215 
	#__TIM17_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_ENABLE


	)

2216 
	#__TIM17_FORCE_RESET
 
__HAL_RCC_TIM17_FORCE_RESET


	)

2217 
	#__TIM17_RELEASE_RESET
 
__HAL_RCC_TIM17_RELEASE_RESET


	)

2218 
	#__TIM2_CLK_DISABLE
 
__HAL_RCC_TIM2_CLK_DISABLE


	)

2219 
	#__TIM2_CLK_ENABLE
 
__HAL_RCC_TIM2_CLK_ENABLE


	)

2220 
	#__TIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE


	)

2221 
	#__TIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE


	)

2222 
	#__TIM2_FORCE_RESET
 
__HAL_RCC_TIM2_FORCE_RESET


	)

2223 
	#__TIM2_RELEASE_RESET
 
__HAL_RCC_TIM2_RELEASE_RESET


	)

2224 
	#__TIM3_CLK_DISABLE
 
__HAL_RCC_TIM3_CLK_DISABLE


	)

2225 
	#__TIM3_CLK_ENABLE
 
__HAL_RCC_TIM3_CLK_ENABLE


	)

2226 
	#__TIM3_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE


	)

2227 
	#__TIM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE


	)

2228 
	#__TIM3_FORCE_RESET
 
__HAL_RCC_TIM3_FORCE_RESET


	)

2229 
	#__TIM3_RELEASE_RESET
 
__HAL_RCC_TIM3_RELEASE_RESET


	)

2230 
	#__TIM4_CLK_DISABLE
 
__HAL_RCC_TIM4_CLK_DISABLE


	)

2231 
	#__TIM4_CLK_ENABLE
 
__HAL_RCC_TIM4_CLK_ENABLE


	)

2232 
	#__TIM4_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE


	)

2233 
	#__TIM4_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE


	)

2234 
	#__TIM4_FORCE_RESET
 
__HAL_RCC_TIM4_FORCE_RESET


	)

2235 
	#__TIM4_RELEASE_RESET
 
__HAL_RCC_TIM4_RELEASE_RESET


	)

2236 
	#__TIM5_CLK_DISABLE
 
__HAL_RCC_TIM5_CLK_DISABLE


	)

2237 
	#__TIM5_CLK_ENABLE
 
__HAL_RCC_TIM5_CLK_ENABLE


	)

2238 
	#__TIM5_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_DISABLE


	)

2239 
	#__TIM5_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_ENABLE


	)

2240 
	#__TIM5_FORCE_RESET
 
__HAL_RCC_TIM5_FORCE_RESET


	)

2241 
	#__TIM5_RELEASE_RESET
 
__HAL_RCC_TIM5_RELEASE_RESET


	)

2242 
	#__TIM6_CLK_DISABLE
 
__HAL_RCC_TIM6_CLK_DISABLE


	)

2243 
	#__TIM6_CLK_ENABLE
 
__HAL_RCC_TIM6_CLK_ENABLE


	)

2244 
	#__TIM6_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE


	)

2245 
	#__TIM6_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE


	)

2246 
	#__TIM6_FORCE_RESET
 
__HAL_RCC_TIM6_FORCE_RESET


	)

2247 
	#__TIM6_RELEASE_RESET
 
__HAL_RCC_TIM6_RELEASE_RESET


	)

2248 
	#__TIM7_CLK_DISABLE
 
__HAL_RCC_TIM7_CLK_DISABLE


	)

2249 
	#__TIM7_CLK_ENABLE
 
__HAL_RCC_TIM7_CLK_ENABLE


	)

2250 
	#__TIM7_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE


	)

2251 
	#__TIM7_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE


	)

2252 
	#__TIM7_FORCE_RESET
 
__HAL_RCC_TIM7_FORCE_RESET


	)

2253 
	#__TIM7_RELEASE_RESET
 
__HAL_RCC_TIM7_RELEASE_RESET


	)

2254 
	#__TIM8_CLK_DISABLE
 
__HAL_RCC_TIM8_CLK_DISABLE


	)

2255 
	#__TIM8_CLK_ENABLE
 
__HAL_RCC_TIM8_CLK_ENABLE


	)

2256 
	#__TIM8_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_DISABLE


	)

2257 
	#__TIM8_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_ENABLE


	)

2258 
	#__TIM8_FORCE_RESET
 
__HAL_RCC_TIM8_FORCE_RESET


	)

2259 
	#__TIM8_RELEASE_RESET
 
__HAL_RCC_TIM8_RELEASE_RESET


	)

2260 
	#__TIM9_CLK_DISABLE
 
__HAL_RCC_TIM9_CLK_DISABLE


	)

2261 
	#__TIM9_CLK_ENABLE
 
__HAL_RCC_TIM9_CLK_ENABLE


	)

2262 
	#__TIM9_FORCE_RESET
 
__HAL_RCC_TIM9_FORCE_RESET


	)

2263 
	#__TIM9_RELEASE_RESET
 
__HAL_RCC_TIM9_RELEASE_RESET


	)

2264 
	#__TSC_CLK_DISABLE
 
__HAL_RCC_TSC_CLK_DISABLE


	)

2265 
	#__TSC_CLK_ENABLE
 
__HAL_RCC_TSC_CLK_ENABLE


	)

2266 
	#__TSC_CLK_SLEEP_DISABLE
 
__HAL_RCC_TSC_CLK_SLEEP_DISABLE


	)

2267 
	#__TSC_CLK_SLEEP_ENABLE
 
__HAL_RCC_TSC_CLK_SLEEP_ENABLE


	)

2268 
	#__TSC_FORCE_RESET
 
__HAL_RCC_TSC_FORCE_RESET


	)

2269 
	#__TSC_RELEASE_RESET
 
__HAL_RCC_TSC_RELEASE_RESET


	)

2270 
	#__UART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2271 
	#__UART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2272 
	#__UART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2273 
	#__UART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2274 
	#__UART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2275 
	#__UART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2276 
	#__UART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2277 
	#__UART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2278 
	#__UART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2279 
	#__UART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2280 
	#__UART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2281 
	#__UART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2282 
	#__USART1_CLK_DISABLE
 
__HAL_RCC_USART1_CLK_DISABLE


	)

2283 
	#__USART1_CLK_ENABLE
 
__HAL_RCC_USART1_CLK_ENABLE


	)

2284 
	#__USART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART1_CLK_SLEEP_DISABLE


	)

2285 
	#__USART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART1_CLK_SLEEP_ENABLE


	)

2286 
	#__USART1_FORCE_RESET
 
__HAL_RCC_USART1_FORCE_RESET


	)

2287 
	#__USART1_RELEASE_RESET
 
__HAL_RCC_USART1_RELEASE_RESET


	)

2288 
	#__USART2_CLK_DISABLE
 
__HAL_RCC_USART2_CLK_DISABLE


	)

2289 
	#__USART2_CLK_ENABLE
 
__HAL_RCC_USART2_CLK_ENABLE


	)

2290 
	#__USART2_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART2_CLK_SLEEP_DISABLE


	)

2291 
	#__USART2_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART2_CLK_SLEEP_ENABLE


	)

2292 
	#__USART2_FORCE_RESET
 
__HAL_RCC_USART2_FORCE_RESET


	)

2293 
	#__USART2_RELEASE_RESET
 
__HAL_RCC_USART2_RELEASE_RESET


	)

2294 
	#__USART3_CLK_DISABLE
 
__HAL_RCC_USART3_CLK_DISABLE


	)

2295 
	#__USART3_CLK_ENABLE
 
__HAL_RCC_USART3_CLK_ENABLE


	)

2296 
	#__USART3_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART3_CLK_SLEEP_DISABLE


	)

2297 
	#__USART3_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART3_CLK_SLEEP_ENABLE


	)

2298 
	#__USART3_FORCE_RESET
 
__HAL_RCC_USART3_FORCE_RESET


	)

2299 
	#__USART3_RELEASE_RESET
 
__HAL_RCC_USART3_RELEASE_RESET


	)

2300 
	#__USART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2301 
	#__USART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2302 
	#__USART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2303 
	#__USART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2304 
	#__USART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2305 
	#__USART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2306 
	#__USART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2307 
	#__USART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2308 
	#__USART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2309 
	#__USART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2310 
	#__USART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2311 
	#__USART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2312 
	#__USART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2313 
	#__USART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2314 
	#__USART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2315 
	#__USART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2316 
	#__USART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2317 
	#__USART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2318 
	#__USART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2319 
	#__USART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2320 
	#__USB_CLK_DISABLE
 
__HAL_RCC_USB_CLK_DISABLE


	)

2321 
	#__USB_CLK_ENABLE
 
__HAL_RCC_USB_CLK_ENABLE


	)

2322 
	#__USB_FORCE_RESET
 
__HAL_RCC_USB_FORCE_RESET


	)

2323 
	#__USB_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_CLK_SLEEP_ENABLE


	)

2324 
	#__USB_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_CLK_SLEEP_DISABLE


	)

2325 
	#__USB_OTG_FS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_DISABLE


	)

2326 
	#__USB_OTG_FS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_ENABLE


	)

2327 
	#__USB_RELEASE_RESET
 
__HAL_RCC_USB_RELEASE_RESET


	)

2328 
	#__WWDG_CLK_DISABLE
 
__HAL_RCC_WWDG_CLK_DISABLE


	)

2329 
	#__WWDG_CLK_ENABLE
 
__HAL_RCC_WWDG_CLK_ENABLE


	)

2330 
	#__WWDG_CLK_SLEEP_DISABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE


	)

2331 
	#__WWDG_CLK_SLEEP_ENABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE


	)

2332 
	#__WWDG_FORCE_RESET
 
__HAL_RCC_WWDG_FORCE_RESET


	)

2333 
	#__WWDG_RELEASE_RESET
 
__HAL_RCC_WWDG_RELEASE_RESET


	)

2334 
	#__TIM21_CLK_ENABLE
 
__HAL_RCC_TIM21_CLK_ENABLE


	)

2335 
	#__TIM21_CLK_DISABLE
 
__HAL_RCC_TIM21_CLK_DISABLE


	)

2336 
	#__TIM21_FORCE_RESET
 
__HAL_RCC_TIM21_FORCE_RESET


	)

2337 
	#__TIM21_RELEASE_RESET
 
__HAL_RCC_TIM21_RELEASE_RESET


	)

2338 
	#__TIM21_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE


	)

2339 
	#__TIM21_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE


	)

2340 
	#__TIM22_CLK_ENABLE
 
__HAL_RCC_TIM22_CLK_ENABLE


	)

2341 
	#__TIM22_CLK_DISABLE
 
__HAL_RCC_TIM22_CLK_DISABLE


	)

2342 
	#__TIM22_FORCE_RESET
 
__HAL_RCC_TIM22_FORCE_RESET


	)

2343 
	#__TIM22_RELEASE_RESET
 
__HAL_RCC_TIM22_RELEASE_RESET


	)

2344 
	#__TIM22_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE


	)

2345 
	#__TIM22_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE


	)

2346 
	#__CRS_CLK_DISABLE
 
__HAL_RCC_CRS_CLK_DISABLE


	)

2347 
	#__CRS_CLK_ENABLE
 
__HAL_RCC_CRS_CLK_ENABLE


	)

2348 
	#__CRS_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRS_CLK_SLEEP_DISABLE


	)

2349 
	#__CRS_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRS_CLK_SLEEP_ENABLE


	)

2350 
	#__CRS_FORCE_RESET
 
__HAL_RCC_CRS_FORCE_RESET


	)

2351 
	#__CRS_RELEASE_RESET
 
__HAL_RCC_CRS_RELEASE_RESET


	)

2352 
	#__RCC_BACKUPRESET_FORCE
 
__HAL_RCC_BACKUPRESET_FORCE


	)

2353 
	#__RCC_BACKUPRESET_RELEASE
 
__HAL_RCC_BACKUPRESET_RELEASE


	)

2355 
	#__USB_OTG_FS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2356 
	#__USB_OTG_FS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2357 
	#__USB_OTG_FS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE


	)

2358 
	#__USB_OTG_FS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE


	)

2359 
	#__USB_OTG_HS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_DISABLE


	)

2360 
	#__USB_OTG_HS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_ENABLE


	)

2361 
	#__USB_OTG_HS_ULPI_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE


	)

2362 
	#__USB_OTG_HS_ULPI_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE


	)

2363 
	#__TIM9_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_ENABLE


	)

2364 
	#__TIM9_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_DISABLE


	)

2365 
	#__TIM10_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_ENABLE


	)

2366 
	#__TIM10_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_DISABLE


	)

2367 
	#__TIM11_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_ENABLE


	)

2368 
	#__TIM11_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_DISABLE


	)

2369 
	#__ETHMACPTP_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE


	)

2370 
	#__ETHMACPTP_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE


	)

2371 
	#__ETHMACPTP_CLK_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_ENABLE


	)

2372 
	#__ETHMACPTP_CLK_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_DISABLE


	)

2373 
	#__HASH_CLK_ENABLE
 
__HAL_RCC_HASH_CLK_ENABLE


	)

2374 
	#__HASH_FORCE_RESET
 
__HAL_RCC_HASH_FORCE_RESET


	)

2375 
	#__HASH_RELEASE_RESET
 
__HAL_RCC_HASH_RELEASE_RESET


	)

2376 
	#__HASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_HASH_CLK_SLEEP_ENABLE


	)

2377 
	#__HASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_HASH_CLK_SLEEP_DISABLE


	)

2378 
	#__HASH_CLK_DISABLE
 
__HAL_RCC_HASH_CLK_DISABLE


	)

2379 
	#__SPI5_CLK_ENABLE
 
__HAL_RCC_SPI5_CLK_ENABLE


	)

2380 
	#__SPI5_CLK_DISABLE
 
__HAL_RCC_SPI5_CLK_DISABLE


	)

2381 
	#__SPI5_FORCE_RESET
 
__HAL_RCC_SPI5_FORCE_RESET


	)

2382 
	#__SPI5_RELEASE_RESET
 
__HAL_RCC_SPI5_RELEASE_RESET


	)

2383 
	#__SPI5_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_ENABLE


	)

2384 
	#__SPI5_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_DISABLE


	)

2385 
	#__SPI6_CLK_ENABLE
 
__HAL_RCC_SPI6_CLK_ENABLE


	)

2386 
	#__SPI6_CLK_DISABLE
 
__HAL_RCC_SPI6_CLK_DISABLE


	)

2387 
	#__SPI6_FORCE_RESET
 
__HAL_RCC_SPI6_FORCE_RESET


	)

2388 
	#__SPI6_RELEASE_RESET
 
__HAL_RCC_SPI6_RELEASE_RESET


	)

2389 
	#__SPI6_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_ENABLE


	)

2390 
	#__SPI6_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_DISABLE


	)

2391 
	#__LTDC_CLK_ENABLE
 
__HAL_RCC_LTDC_CLK_ENABLE


	)

2392 
	#__LTDC_CLK_DISABLE
 
__HAL_RCC_LTDC_CLK_DISABLE


	)

2393 
	#__LTDC_FORCE_RESET
 
__HAL_RCC_LTDC_FORCE_RESET


	)

2394 
	#__LTDC_RELEASE_RESET
 
__HAL_RCC_LTDC_RELEASE_RESET


	)

2395 
	#__LTDC_CLK_SLEEP_ENABLE
 
__HAL_RCC_LTDC_CLK_SLEEP_ENABLE


	)

2396 
	#__ETHMAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE


	)

2397 
	#__ETHMAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE


	)

2398 
	#__ETHMACTX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE


	)

2399 
	#__ETHMACTX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE


	)

2400 
	#__ETHMACRX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE


	)

2401 
	#__ETHMACRX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE


	)

2402 
	#__TIM12_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_ENABLE


	)

2403 
	#__TIM12_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_DISABLE


	)

2404 
	#__TIM13_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_ENABLE


	)

2405 
	#__TIM13_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_DISABLE


	)

2406 
	#__TIM14_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE


	)

2407 
	#__TIM14_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE


	)

2408 
	#__BKPSRAM_CLK_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_ENABLE


	)

2409 
	#__BKPSRAM_CLK_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_DISABLE


	)

2410 
	#__BKPSRAM_CLK_SLEEP_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE


	)

2411 
	#__BKPSRAM_CLK_SLEEP_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE


	)

2412 
	#__CCMDATARAMEN_CLK_ENABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_ENABLE


	)

2413 
	#__CCMDATARAMEN_CLK_DISABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_DISABLE


	)

2414 
	#__USART6_CLK_ENABLE
 
__HAL_RCC_USART6_CLK_ENABLE


	)

2415 
	#__USART6_CLK_DISABLE
 
__HAL_RCC_USART6_CLK_DISABLE


	)

2416 
	#__USART6_FORCE_RESET
 
__HAL_RCC_USART6_FORCE_RESET


	)

2417 
	#__USART6_RELEASE_RESET
 
__HAL_RCC_USART6_RELEASE_RESET


	)

2418 
	#__USART6_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART6_CLK_SLEEP_ENABLE


	)

2419 
	#__USART6_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART6_CLK_SLEEP_DISABLE


	)

2420 
	#__SPI4_CLK_ENABLE
 
__HAL_RCC_SPI4_CLK_ENABLE


	)

2421 
	#__SPI4_CLK_DISABLE
 
__HAL_RCC_SPI4_CLK_DISABLE


	)

2422 
	#__SPI4_FORCE_RESET
 
__HAL_RCC_SPI4_FORCE_RESET


	)

2423 
	#__SPI4_RELEASE_RESET
 
__HAL_RCC_SPI4_RELEASE_RESET


	)

2424 
	#__SPI4_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_ENABLE


	)

2425 
	#__SPI4_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_DISABLE


	)

2426 
	#__GPIOI_CLK_ENABLE
 
__HAL_RCC_GPIOI_CLK_ENABLE


	)

2427 
	#__GPIOI_CLK_DISABLE
 
__HAL_RCC_GPIOI_CLK_DISABLE


	)

2428 
	#__GPIOI_FORCE_RESET
 
__HAL_RCC_GPIOI_FORCE_RESET


	)

2429 
	#__GPIOI_RELEASE_RESET
 
__HAL_RCC_GPIOI_RELEASE_RESET


	)

2430 
	#__GPIOI_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE


	)

2431 
	#__GPIOI_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE


	)

2432 
	#__GPIOJ_CLK_ENABLE
 
__HAL_RCC_GPIOJ_CLK_ENABLE


	)

2433 
	#__GPIOJ_CLK_DISABLE
 
__HAL_RCC_GPIOJ_CLK_DISABLE


	)

2434 
	#__GPIOJ_FORCE_RESET
 
__HAL_RCC_GPIOJ_FORCE_RESET


	)

2435 
	#__GPIOJ_RELEASE_RESET
 
__HAL_RCC_GPIOJ_RELEASE_RESET


	)

2436 
	#__GPIOJ_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE


	)

2437 
	#__GPIOJ_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE


	)

2438 
	#__GPIOK_CLK_ENABLE
 
__HAL_RCC_GPIOK_CLK_ENABLE


	)

2439 
	#__GPIOK_CLK_DISABLE
 
__HAL_RCC_GPIOK_CLK_DISABLE


	)

2440 
	#__GPIOK_RELEASE_RESET
 
__HAL_RCC_GPIOK_RELEASE_RESET


	)

2441 
	#__GPIOK_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE


	)

2442 
	#__GPIOK_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE


	)

2443 
	#__ETH_CLK_ENABLE
 
__HAL_RCC_ETH_CLK_ENABLE


	)

2444 
	#__ETH_CLK_DISABLE
 
__HAL_RCC_ETH_CLK_DISABLE


	)

2445 
	#__DCMI_CLK_ENABLE
 
__HAL_RCC_DCMI_CLK_ENABLE


	)

2446 
	#__DCMI_CLK_DISABLE
 
__HAL_RCC_DCMI_CLK_DISABLE


	)

2447 
	#__DCMI_FORCE_RESET
 
__HAL_RCC_DCMI_FORCE_RESET


	)

2448 
	#__DCMI_RELEASE_RESET
 
__HAL_RCC_DCMI_RELEASE_RESET


	)

2449 
	#__DCMI_CLK_SLEEP_ENABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_ENABLE


	)

2450 
	#__DCMI_CLK_SLEEP_DISABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_DISABLE


	)

2451 
	#__UART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2452 
	#__UART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2453 
	#__UART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2454 
	#__UART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2455 
	#__UART7_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART7_CLK_SLEEP_ENABLE


	)

2456 
	#__UART7_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART7_CLK_SLEEP_DISABLE


	)

2457 
	#__UART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2458 
	#__UART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2459 
	#__UART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2460 
	#__UART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2461 
	#__UART8_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART8_CLK_SLEEP_ENABLE


	)

2462 
	#__UART8_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART8_CLK_SLEEP_DISABLE


	)

2463 
	#__OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2464 
	#__OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2465 
	#__OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2466 
	#__OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2467 
	#__OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2468 
	#__OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2469 
	#__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2470 
	#__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2471 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED


	)

2472 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED


	)

2473 
	#__HAL_RCC_OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2474 
	#__HAL_RCC_OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2475 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2476 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2477 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED


	)

2478 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED


	)

2479 
	#__SRAM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE


	)

2480 
	#__CAN2_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_ENABLE


	)

2481 
	#__CAN2_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_DISABLE


	)

2482 
	#__DAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC_CLK_SLEEP_ENABLE


	)

2483 
	#__DAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC_CLK_SLEEP_DISABLE


	)

2484 
	#__ADC2_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_ENABLE


	)

2485 
	#__ADC2_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_DISABLE


	)

2486 
	#__ADC3_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_ENABLE


	)

2487 
	#__ADC3_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_DISABLE


	)

2488 
	#__FSMC_FORCE_RESET
 
__HAL_RCC_FSMC_FORCE_RESET


	)

2489 
	#__FSMC_RELEASE_RESET
 
__HAL_RCC_FSMC_RELEASE_RESET


	)

2490 
	#__FSMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_ENABLE


	)

2491 
	#__FSMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_DISABLE


	)

2492 
	#__SDIO_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2493 
	#__SDIO_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2494 
	#__SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2495 
	#__SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2496 
	#__DMA2D_CLK_ENABLE
 
__HAL_RCC_DMA2D_CLK_ENABLE


	)

2497 
	#__DMA2D_CLK_DISABLE
 
__HAL_RCC_DMA2D_CLK_DISABLE


	)

2498 
	#__DMA2D_FORCE_RESET
 
__HAL_RCC_DMA2D_FORCE_RESET


	)

2499 
	#__DMA2D_RELEASE_RESET
 
__HAL_RCC_DMA2D_RELEASE_RESET


	)

2500 
	#__DMA2D_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE


	)

2501 
	#__DMA2D_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE


	)

2504 
	#__HAL_RCC_OTGFS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2505 
	#__HAL_RCC_OTGFS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2507 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2508 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2509 
	#__ADC34_CLK_ENABLE
 
__HAL_RCC_ADC34_CLK_ENABLE


	)

2510 
	#__ADC34_CLK_DISABLE
 
__HAL_RCC_ADC34_CLK_DISABLE


	)

2511 
	#__DAC2_CLK_ENABLE
 
__HAL_RCC_DAC2_CLK_ENABLE


	)

2512 
	#__DAC2_CLK_DISABLE
 
__HAL_RCC_DAC2_CLK_DISABLE


	)

2513 
	#__TIM18_CLK_ENABLE
 
__HAL_RCC_TIM18_CLK_ENABLE


	)

2514 
	#__TIM18_CLK_DISABLE
 
__HAL_RCC_TIM18_CLK_DISABLE


	)

2515 
	#__TIM19_CLK_ENABLE
 
__HAL_RCC_TIM19_CLK_ENABLE


	)

2516 
	#__TIM19_CLK_DISABLE
 
__HAL_RCC_TIM19_CLK_DISABLE


	)

2517 
	#__TIM20_CLK_ENABLE
 
__HAL_RCC_TIM20_CLK_ENABLE


	)

2518 
	#__TIM20_CLK_DISABLE
 
__HAL_RCC_TIM20_CLK_DISABLE


	)

2519 
	#__HRTIM1_CLK_ENABLE
 
__HAL_RCC_HRTIM1_CLK_ENABLE


	)

2520 
	#__HRTIM1_CLK_DISABLE
 
__HAL_RCC_HRTIM1_CLK_DISABLE


	)

2521 
	#__SDADC1_CLK_ENABLE
 
__HAL_RCC_SDADC1_CLK_ENABLE


	)

2522 
	#__SDADC2_CLK_ENABLE
 
__HAL_RCC_SDADC2_CLK_ENABLE


	)

2523 
	#__SDADC3_CLK_ENABLE
 
__HAL_RCC_SDADC3_CLK_ENABLE


	)

2524 
	#__SDADC1_CLK_DISABLE
 
__HAL_RCC_SDADC1_CLK_DISABLE


	)

2525 
	#__SDADC2_CLK_DISABLE
 
__HAL_RCC_SDADC2_CLK_DISABLE


	)

2526 
	#__SDADC3_CLK_DISABLE
 
__HAL_RCC_SDADC3_CLK_DISABLE


	)

2528 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2529 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2530 
	#__ADC34_FORCE_RESET
 
__HAL_RCC_ADC34_FORCE_RESET


	)

2531 
	#__ADC34_RELEASE_RESET
 
__HAL_RCC_ADC34_RELEASE_RESET


	)

2532 
	#__DAC2_FORCE_RESET
 
__HAL_RCC_DAC2_FORCE_RESET


	)

2533 
	#__DAC2_RELEASE_RESET
 
__HAL_RCC_DAC2_RELEASE_RESET


	)

2534 
	#__TIM18_FORCE_RESET
 
__HAL_RCC_TIM18_FORCE_RESET


	)

2535 
	#__TIM18_RELEASE_RESET
 
__HAL_RCC_TIM18_RELEASE_RESET


	)

2536 
	#__TIM19_FORCE_RESET
 
__HAL_RCC_TIM19_FORCE_RESET


	)

2537 
	#__TIM19_RELEASE_RESET
 
__HAL_RCC_TIM19_RELEASE_RESET


	)

2538 
	#__TIM20_FORCE_RESET
 
__HAL_RCC_TIM20_FORCE_RESET


	)

2539 
	#__TIM20_RELEASE_RESET
 
__HAL_RCC_TIM20_RELEASE_RESET


	)

2540 
	#__HRTIM1_FORCE_RESET
 
__HAL_RCC_HRTIM1_FORCE_RESET


	)

2541 
	#__HRTIM1_RELEASE_RESET
 
__HAL_RCC_HRTIM1_RELEASE_RESET


	)

2542 
	#__SDADC1_FORCE_RESET
 
__HAL_RCC_SDADC1_FORCE_RESET


	)

2543 
	#__SDADC2_FORCE_RESET
 
__HAL_RCC_SDADC2_FORCE_RESET


	)

2544 
	#__SDADC3_FORCE_RESET
 
__HAL_RCC_SDADC3_FORCE_RESET


	)

2545 
	#__SDADC1_RELEASE_RESET
 
__HAL_RCC_SDADC1_RELEASE_RESET


	)

2546 
	#__SDADC2_RELEASE_RESET
 
__HAL_RCC_SDADC2_RELEASE_RESET


	)

2547 
	#__SDADC3_RELEASE_RESET
 
__HAL_RCC_SDADC3_RELEASE_RESET


	)

2549 
	#__ADC1_IS_CLK_ENABLED
 
__HAL_RCC_ADC1_IS_CLK_ENABLED


	)

2550 
	#__ADC1_IS_CLK_DISABLED
 
__HAL_RCC_ADC1_IS_CLK_DISABLED


	)

2551 
	#__ADC12_IS_CLK_ENABLED
 
__HAL_RCC_ADC12_IS_CLK_ENABLED


	)

2552 
	#__ADC12_IS_CLK_DISABLED
 
__HAL_RCC_ADC12_IS_CLK_DISABLED


	)

2553 
	#__ADC34_IS_CLK_ENABLED
 
__HAL_RCC_ADC34_IS_CLK_ENABLED


	)

2554 
	#__ADC34_IS_CLK_DISABLED
 
__HAL_RCC_ADC34_IS_CLK_DISABLED


	)

2555 
	#__CEC_IS_CLK_ENABLED
 
__HAL_RCC_CEC_IS_CLK_ENABLED


	)

2556 
	#__CEC_IS_CLK_DISABLED
 
__HAL_RCC_CEC_IS_CLK_DISABLED


	)

2557 
	#__CRC_IS_CLK_ENABLED
 
__HAL_RCC_CRC_IS_CLK_ENABLED


	)

2558 
	#__CRC_IS_CLK_DISABLED
 
__HAL_RCC_CRC_IS_CLK_DISABLED


	)

2559 
	#__DAC1_IS_CLK_ENABLED
 
__HAL_RCC_DAC1_IS_CLK_ENABLED


	)

2560 
	#__DAC1_IS_CLK_DISABLED
 
__HAL_RCC_DAC1_IS_CLK_DISABLED


	)

2561 
	#__DAC2_IS_CLK_ENABLED
 
__HAL_RCC_DAC2_IS_CLK_ENABLED


	)

2562 
	#__DAC2_IS_CLK_DISABLED
 
__HAL_RCC_DAC2_IS_CLK_DISABLED


	)

2563 
	#__DMA1_IS_CLK_ENABLED
 
__HAL_RCC_DMA1_IS_CLK_ENABLED


	)

2564 
	#__DMA1_IS_CLK_DISABLED
 
__HAL_RCC_DMA1_IS_CLK_DISABLED


	)

2565 
	#__DMA2_IS_CLK_ENABLED
 
__HAL_RCC_DMA2_IS_CLK_ENABLED


	)

2566 
	#__DMA2_IS_CLK_DISABLED
 
__HAL_RCC_DMA2_IS_CLK_DISABLED


	)

2567 
	#__FLITF_IS_CLK_ENABLED
 
__HAL_RCC_FLITF_IS_CLK_ENABLED


	)

2568 
	#__FLITF_IS_CLK_DISABLED
 
__HAL_RCC_FLITF_IS_CLK_DISABLED


	)

2569 
	#__FMC_IS_CLK_ENABLED
 
__HAL_RCC_FMC_IS_CLK_ENABLED


	)

2570 
	#__FMC_IS_CLK_DISABLED
 
__HAL_RCC_FMC_IS_CLK_DISABLED


	)

2571 
	#__GPIOA_IS_CLK_ENABLED
 
__HAL_RCC_GPIOA_IS_CLK_ENABLED


	)

2572 
	#__GPIOA_IS_CLK_DISABLED
 
__HAL_RCC_GPIOA_IS_CLK_DISABLED


	)

2573 
	#__GPIOB_IS_CLK_ENABLED
 
__HAL_RCC_GPIOB_IS_CLK_ENABLED


	)

2574 
	#__GPIOB_IS_CLK_DISABLED
 
__HAL_RCC_GPIOB_IS_CLK_DISABLED


	)

2575 
	#__GPIOC_IS_CLK_ENABLED
 
__HAL_RCC_GPIOC_IS_CLK_ENABLED


	)

2576 
	#__GPIOC_IS_CLK_DISABLED
 
__HAL_RCC_GPIOC_IS_CLK_DISABLED


	)

2577 
	#__GPIOD_IS_CLK_ENABLED
 
__HAL_RCC_GPIOD_IS_CLK_ENABLED


	)

2578 
	#__GPIOD_IS_CLK_DISABLED
 
__HAL_RCC_GPIOD_IS_CLK_DISABLED


	)

2579 
	#__GPIOE_IS_CLK_ENABLED
 
__HAL_RCC_GPIOE_IS_CLK_ENABLED


	)

2580 
	#__GPIOE_IS_CLK_DISABLED
 
__HAL_RCC_GPIOE_IS_CLK_DISABLED


	)

2581 
	#__GPIOF_IS_CLK_ENABLED
 
__HAL_RCC_GPIOF_IS_CLK_ENABLED


	)

2582 
	#__GPIOF_IS_CLK_DISABLED
 
__HAL_RCC_GPIOF_IS_CLK_DISABLED


	)

2583 
	#__GPIOG_IS_CLK_ENABLED
 
__HAL_RCC_GPIOG_IS_CLK_ENABLED


	)

2584 
	#__GPIOG_IS_CLK_DISABLED
 
__HAL_RCC_GPIOG_IS_CLK_DISABLED


	)

2585 
	#__GPIOH_IS_CLK_ENABLED
 
__HAL_RCC_GPIOH_IS_CLK_ENABLED


	)

2586 
	#__GPIOH_IS_CLK_DISABLED
 
__HAL_RCC_GPIOH_IS_CLK_DISABLED


	)

2587 
	#__HRTIM1_IS_CLK_ENABLED
 
__HAL_RCC_HRTIM1_IS_CLK_ENABLED


	)

2588 
	#__HRTIM1_IS_CLK_DISABLED
 
__HAL_RCC_HRTIM1_IS_CLK_DISABLED


	)

2589 
	#__I2C1_IS_CLK_ENABLED
 
__HAL_RCC_I2C1_IS_CLK_ENABLED


	)

2590 
	#__I2C1_IS_CLK_DISABLED
 
__HAL_RCC_I2C1_IS_CLK_DISABLED


	)

2591 
	#__I2C2_IS_CLK_ENABLED
 
__HAL_RCC_I2C2_IS_CLK_ENABLED


	)

2592 
	#__I2C2_IS_CLK_DISABLED
 
__HAL_RCC_I2C2_IS_CLK_DISABLED


	)

2593 
	#__I2C3_IS_CLK_ENABLED
 
__HAL_RCC_I2C3_IS_CLK_ENABLED


	)

2594 
	#__I2C3_IS_CLK_DISABLED
 
__HAL_RCC_I2C3_IS_CLK_DISABLED


	)

2595 
	#__PWR_IS_CLK_ENABLED
 
__HAL_RCC_PWR_IS_CLK_ENABLED


	)

2596 
	#__PWR_IS_CLK_DISABLED
 
__HAL_RCC_PWR_IS_CLK_DISABLED


	)

2597 
	#__SYSCFG_IS_CLK_ENABLED
 
__HAL_RCC_SYSCFG_IS_CLK_ENABLED


	)

2598 
	#__SYSCFG_IS_CLK_DISABLED
 
__HAL_RCC_SYSCFG_IS_CLK_DISABLED


	)

2599 
	#__SPI1_IS_CLK_ENABLED
 
__HAL_RCC_SPI1_IS_CLK_ENABLED


	)

2600 
	#__SPI1_IS_CLK_DISABLED
 
__HAL_RCC_SPI1_IS_CLK_DISABLED


	)

2601 
	#__SPI2_IS_CLK_ENABLED
 
__HAL_RCC_SPI2_IS_CLK_ENABLED


	)

2602 
	#__SPI2_IS_CLK_DISABLED
 
__HAL_RCC_SPI2_IS_CLK_DISABLED


	)

2603 
	#__SPI3_IS_CLK_ENABLED
 
__HAL_RCC_SPI3_IS_CLK_ENABLED


	)

2604 
	#__SPI3_IS_CLK_DISABLED
 
__HAL_RCC_SPI3_IS_CLK_DISABLED


	)

2605 
	#__SPI4_IS_CLK_ENABLED
 
__HAL_RCC_SPI4_IS_CLK_ENABLED


	)

2606 
	#__SPI4_IS_CLK_DISABLED
 
__HAL_RCC_SPI4_IS_CLK_DISABLED


	)

2607 
	#__SDADC1_IS_CLK_ENABLED
 
__HAL_RCC_SDADC1_IS_CLK_ENABLED


	)

2608 
	#__SDADC1_IS_CLK_DISABLED
 
__HAL_RCC_SDADC1_IS_CLK_DISABLED


	)

2609 
	#__SDADC2_IS_CLK_ENABLED
 
__HAL_RCC_SDADC2_IS_CLK_ENABLED


	)

2610 
	#__SDADC2_IS_CLK_DISABLED
 
__HAL_RCC_SDADC2_IS_CLK_DISABLED


	)

2611 
	#__SDADC3_IS_CLK_ENABLED
 
__HAL_RCC_SDADC3_IS_CLK_ENABLED


	)

2612 
	#__SDADC3_IS_CLK_DISABLED
 
__HAL_RCC_SDADC3_IS_CLK_DISABLED


	)

2613 
	#__SRAM_IS_CLK_ENABLED
 
__HAL_RCC_SRAM_IS_CLK_ENABLED


	)

2614 
	#__SRAM_IS_CLK_DISABLED
 
__HAL_RCC_SRAM_IS_CLK_DISABLED


	)

2615 
	#__TIM1_IS_CLK_ENABLED
 
__HAL_RCC_TIM1_IS_CLK_ENABLED


	)

2616 
	#__TIM1_IS_CLK_DISABLED
 
__HAL_RCC_TIM1_IS_CLK_DISABLED


	)

2617 
	#__TIM2_IS_CLK_ENABLED
 
__HAL_RCC_TIM2_IS_CLK_ENABLED


	)

2618 
	#__TIM2_IS_CLK_DISABLED
 
__HAL_RCC_TIM2_IS_CLK_DISABLED


	)

2619 
	#__TIM3_IS_CLK_ENABLED
 
__HAL_RCC_TIM3_IS_CLK_ENABLED


	)

2620 
	#__TIM3_IS_CLK_DISABLED
 
__HAL_RCC_TIM3_IS_CLK_DISABLED


	)

2621 
	#__TIM4_IS_CLK_ENABLED
 
__HAL_RCC_TIM4_IS_CLK_ENABLED


	)

2622 
	#__TIM4_IS_CLK_DISABLED
 
__HAL_RCC_TIM4_IS_CLK_DISABLED


	)

2623 
	#__TIM5_IS_CLK_ENABLED
 
__HAL_RCC_TIM5_IS_CLK_ENABLED


	)

2624 
	#__TIM5_IS_CLK_DISABLED
 
__HAL_RCC_TIM5_IS_CLK_DISABLED


	)

2625 
	#__TIM6_IS_CLK_ENABLED
 
__HAL_RCC_TIM6_IS_CLK_ENABLED


	)

2626 
	#__TIM6_IS_CLK_DISABLED
 
__HAL_RCC_TIM6_IS_CLK_DISABLED


	)

2627 
	#__TIM7_IS_CLK_ENABLED
 
__HAL_RCC_TIM7_IS_CLK_ENABLED


	)

2628 
	#__TIM7_IS_CLK_DISABLED
 
__HAL_RCC_TIM7_IS_CLK_DISABLED


	)

2629 
	#__TIM8_IS_CLK_ENABLED
 
__HAL_RCC_TIM8_IS_CLK_ENABLED


	)

2630 
	#__TIM8_IS_CLK_DISABLED
 
__HAL_RCC_TIM8_IS_CLK_DISABLED


	)

2631 
	#__TIM12_IS_CLK_ENABLED
 
__HAL_RCC_TIM12_IS_CLK_ENABLED


	)

2632 
	#__TIM12_IS_CLK_DISABLED
 
__HAL_RCC_TIM12_IS_CLK_DISABLED


	)

2633 
	#__TIM13_IS_CLK_ENABLED
 
__HAL_RCC_TIM13_IS_CLK_ENABLED


	)

2634 
	#__TIM13_IS_CLK_DISABLED
 
__HAL_RCC_TIM13_IS_CLK_DISABLED


	)

2635 
	#__TIM14_IS_CLK_ENABLED
 
__HAL_RCC_TIM14_IS_CLK_ENABLED


	)

2636 
	#__TIM14_IS_CLK_DISABLED
 
__HAL_RCC_TIM14_IS_CLK_DISABLED


	)

2637 
	#__TIM15_IS_CLK_ENABLED
 
__HAL_RCC_TIM15_IS_CLK_ENABLED


	)

2638 
	#__TIM15_IS_CLK_DISABLED
 
__HAL_RCC_TIM15_IS_CLK_DISABLED


	)

2639 
	#__TIM16_IS_CLK_ENABLED
 
__HAL_RCC_TIM16_IS_CLK_ENABLED


	)

2640 
	#__TIM16_IS_CLK_DISABLED
 
__HAL_RCC_TIM16_IS_CLK_DISABLED


	)

2641 
	#__TIM17_IS_CLK_ENABLED
 
__HAL_RCC_TIM17_IS_CLK_ENABLED


	)

2642 
	#__TIM17_IS_CLK_DISABLED
 
__HAL_RCC_TIM17_IS_CLK_DISABLED


	)

2643 
	#__TIM18_IS_CLK_ENABLED
 
__HAL_RCC_TIM18_IS_CLK_ENABLED


	)

2644 
	#__TIM18_IS_CLK_DISABLED
 
__HAL_RCC_TIM18_IS_CLK_DISABLED


	)

2645 
	#__TIM19_IS_CLK_ENABLED
 
__HAL_RCC_TIM19_IS_CLK_ENABLED


	)

2646 
	#__TIM19_IS_CLK_DISABLED
 
__HAL_RCC_TIM19_IS_CLK_DISABLED


	)

2647 
	#__TIM20_IS_CLK_ENABLED
 
__HAL_RCC_TIM20_IS_CLK_ENABLED


	)

2648 
	#__TIM20_IS_CLK_DISABLED
 
__HAL_RCC_TIM20_IS_CLK_DISABLED


	)

2649 
	#__TSC_IS_CLK_ENABLED
 
__HAL_RCC_TSC_IS_CLK_ENABLED


	)

2650 
	#__TSC_IS_CLK_DISABLED
 
__HAL_RCC_TSC_IS_CLK_DISABLED


	)

2651 
	#__UART4_IS_CLK_ENABLED
 
__HAL_RCC_UART4_IS_CLK_ENABLED


	)

2652 
	#__UART4_IS_CLK_DISABLED
 
__HAL_RCC_UART4_IS_CLK_DISABLED


	)

2653 
	#__UART5_IS_CLK_ENABLED
 
__HAL_RCC_UART5_IS_CLK_ENABLED


	)

2654 
	#__UART5_IS_CLK_DISABLED
 
__HAL_RCC_UART5_IS_CLK_DISABLED


	)

2655 
	#__USART1_IS_CLK_ENABLED
 
__HAL_RCC_USART1_IS_CLK_ENABLED


	)

2656 
	#__USART1_IS_CLK_DISABLED
 
__HAL_RCC_USART1_IS_CLK_DISABLED


	)

2657 
	#__USART2_IS_CLK_ENABLED
 
__HAL_RCC_USART2_IS_CLK_ENABLED


	)

2658 
	#__USART2_IS_CLK_DISABLED
 
__HAL_RCC_USART2_IS_CLK_DISABLED


	)

2659 
	#__USART3_IS_CLK_ENABLED
 
__HAL_RCC_USART3_IS_CLK_ENABLED


	)

2660 
	#__USART3_IS_CLK_DISABLED
 
__HAL_RCC_USART3_IS_CLK_DISABLED


	)

2661 
	#__USB_IS_CLK_ENABLED
 
__HAL_RCC_USB_IS_CLK_ENABLED


	)

2662 
	#__USB_IS_CLK_DISABLED
 
__HAL_RCC_USB_IS_CLK_DISABLED


	)

2663 
	#__WWDG_IS_CLK_ENABLED
 
__HAL_RCC_WWDG_IS_CLK_ENABLED


	)

2664 
	#__WWDG_IS_CLK_DISABLED
 
__HAL_RCC_WWDG_IS_CLK_DISABLED


	)

2666 #ià
defšed
(
STM32F4
)

2667 
	#__HAL_RCC_SDMMC1_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2668 
	#__HAL_RCC_SDMMC1_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2669 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2670 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2671 
	#__HAL_RCC_SDMMC1_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2672 
	#__HAL_RCC_SDMMC1_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2673 
	#__HAL_RCC_SDMMC1_IS_CLK_ENABLED
 
__HAL_RCC_SDIO_IS_CLK_ENABLED


	)

2674 
	#__HAL_RCC_SDMMC1_IS_CLK_DISABLED
 
__HAL_RCC_SDIO_IS_CLK_DISABLED


	)

2675 
	#Sdmmc1ClockS–eùiÚ
 
SdioClockS–eùiÚ


	)

2676 
	#RCC_PERIPHCLK_SDMMC1
 
RCC_PERIPHCLK_SDIO


	)

2677 
	#RCC_SDMMC1CLKSOURCE_CLK48
 
RCC_SDIOCLKSOURCE_CK48


	)

2678 
	#RCC_SDMMC1CLKSOURCE_SYSCLK
 
RCC_SDIOCLKSOURCE_SYSCLK


	)

2679 
	#__HAL_RCC_SDMMC1_CONFIG
 
__HAL_RCC_SDIO_CONFIG


	)

2680 
	#__HAL_RCC_GET_SDMMC1_SOURCE
 
__HAL_RCC_GET_SDIO_SOURCE


	)

2683 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2684 
	#__HAL_RCC_SDIO_FORCE_RESET
 
__HAL_RCC_SDMMC1_FORCE_RESET


	)

2685 
	#__HAL_RCC_SDIO_RELEASE_RESET
 
__HAL_RCC_SDMMC1_RELEASE_RESET


	)

2686 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE


	)

2687 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE


	)

2688 
	#__HAL_RCC_SDIO_CLK_ENABLE
 
__HAL_RCC_SDMMC1_CLK_ENABLE


	)

2689 
	#__HAL_RCC_SDIO_CLK_DISABLE
 
__HAL_RCC_SDMMC1_CLK_DISABLE


	)

2690 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
 
__HAL_RCC_SDMMC1_IS_CLK_ENABLED


	)

2691 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
 
__HAL_RCC_SDMMC1_IS_CLK_DISABLED


	)

2692 
	#SdioClockS–eùiÚ
 
Sdmmc1ClockS–eùiÚ


	)

2693 
	#RCC_PERIPHCLK_SDIO
 
RCC_PERIPHCLK_SDMMC1


	)

2694 
	#__HAL_RCC_SDIO_CONFIG
 
__HAL_RCC_SDMMC1_CONFIG


	)

2695 
	#__HAL_RCC_GET_SDIO_SOURCE
 
__HAL_RCC_GET_SDMMC1_SOURCE


	)

2698 #ià
defšed
(
STM32F7
)

2699 
	#RCC_SDIOCLKSOURCE_CLK48
 
RCC_SDMMC1CLKSOURCE_CLK48


	)

2700 
	#RCC_SDIOCLKSOURCE_SYSCLK
 
RCC_SDMMC1CLKSOURCE_SYSCLK


	)

2703 
	#__HAL_RCC_I2SCLK
 
__HAL_RCC_I2S_CONFIG


	)

2704 
	#__HAL_RCC_I2SCLK_CONFIG
 
__HAL_RCC_I2S_CONFIG


	)

2706 
	#__RCC_PLLSRC
 
RCC_GET_PLL_OSCSOURCE


	)

2708 
	#IS_RCC_MSIRANGE
 
IS_RCC_MSI_CLOCK_RANGE


	)

2709 
	#IS_RCC_RTCCLK_SOURCE
 
IS_RCC_RTCCLKSOURCE


	)

2710 
	#IS_RCC_SYSCLK_DIV
 
IS_RCC_HCLK


	)

2711 
	#IS_RCC_HCLK_DIV
 
IS_RCC_PCLK


	)

2712 
	#IS_RCC_PERIPHCLK
 
IS_RCC_PERIPHCLOCK


	)

2714 
	#RCC_IT_HSI14
 
RCC_IT_HSI14RDY


	)

2716 
	#RCC_IT_CSSLSE
 
RCC_IT_LSECSS


	)

2717 
	#RCC_IT_CSSHSE
 
RCC_IT_CSS


	)

2719 
	#RCC_PLLMUL_3
 
RCC_PLL_MUL3


	)

2720 
	#RCC_PLLMUL_4
 
RCC_PLL_MUL4


	)

2721 
	#RCC_PLLMUL_6
 
RCC_PLL_MUL6


	)

2722 
	#RCC_PLLMUL_8
 
RCC_PLL_MUL8


	)

2723 
	#RCC_PLLMUL_12
 
RCC_PLL_MUL12


	)

2724 
	#RCC_PLLMUL_16
 
RCC_PLL_MUL16


	)

2725 
	#RCC_PLLMUL_24
 
RCC_PLL_MUL24


	)

2726 
	#RCC_PLLMUL_32
 
RCC_PLL_MUL32


	)

2727 
	#RCC_PLLMUL_48
 
RCC_PLL_MUL48


	)

2729 
	#RCC_PLLDIV_2
 
RCC_PLL_DIV2


	)

2730 
	#RCC_PLLDIV_3
 
RCC_PLL_DIV3


	)

2731 
	#RCC_PLLDIV_4
 
RCC_PLL_DIV4


	)

2733 
	#IS_RCC_MCOSOURCE
 
IS_RCC_MCO1SOURCE


	)

2734 
	#__HAL_RCC_MCO_CONFIG
 
__HAL_RCC_MCO1_CONFIG


	)

2735 
	#RCC_MCO_NODIV
 
RCC_MCODIV_1


	)

2736 
	#RCC_MCO_DIV1
 
RCC_MCODIV_1


	)

2737 
	#RCC_MCO_DIV2
 
RCC_MCODIV_2


	)

2738 
	#RCC_MCO_DIV4
 
RCC_MCODIV_4


	)

2739 
	#RCC_MCO_DIV8
 
RCC_MCODIV_8


	)

2740 
	#RCC_MCO_DIV16
 
RCC_MCODIV_16


	)

2741 
	#RCC_MCO_DIV32
 
RCC_MCODIV_32


	)

2742 
	#RCC_MCO_DIV64
 
RCC_MCODIV_64


	)

2743 
	#RCC_MCO_DIV128
 
RCC_MCODIV_128


	)

2744 
	#RCC_MCOSOURCE_NONE
 
RCC_MCO1SOURCE_NOCLOCK


	)

2745 
	#RCC_MCOSOURCE_LSI
 
RCC_MCO1SOURCE_LSI


	)

2746 
	#RCC_MCOSOURCE_LSE
 
RCC_MCO1SOURCE_LSE


	)

2747 
	#RCC_MCOSOURCE_SYSCLK
 
RCC_MCO1SOURCE_SYSCLK


	)

2748 
	#RCC_MCOSOURCE_HSI
 
RCC_MCO1SOURCE_HSI


	)

2749 
	#RCC_MCOSOURCE_HSI14
 
RCC_MCO1SOURCE_HSI14


	)

2750 
	#RCC_MCOSOURCE_HSI48
 
RCC_MCO1SOURCE_HSI48


	)

2751 
	#RCC_MCOSOURCE_HSE
 
RCC_MCO1SOURCE_HSE


	)

2752 
	#RCC_MCOSOURCE_PLLCLK_DIV1
 
RCC_MCO1SOURCE_PLLCLK


	)

2753 
	#RCC_MCOSOURCE_PLLCLK_NODIV
 
RCC_MCO1SOURCE_PLLCLK


	)

2754 
	#RCC_MCOSOURCE_PLLCLK_DIV2
 
RCC_MCO1SOURCE_PLLCLK_DIV2


	)

2756 #ià
defšed
(
STM32WB
è|| defšed(
STM32G0
)

2758 
	#RCC_RTCCLKSOURCE_NONE
 
RCC_RTCCLKSOURCE_NO_CLK


	)

2761 
	#RCC_USBCLK_PLLSAI1
 
RCC_USBCLKSOURCE_PLLSAI1


	)

2762 
	#RCC_USBCLK_PLL
 
RCC_USBCLKSOURCE_PLL


	)

2763 
	#RCC_USBCLK_MSI
 
RCC_USBCLKSOURCE_MSI


	)

2764 
	#RCC_USBCLKSOURCE_PLLCLK
 
RCC_USBCLKSOURCE_PLL


	)

2765 
	#RCC_USBPLLCLK_DIV1
 
RCC_USBCLKSOURCE_PLL


	)

2766 
	#RCC_USBPLLCLK_DIV1_5
 
RCC_USBCLKSOURCE_PLL_DIV1_5


	)

2767 
	#RCC_USBPLLCLK_DIV2
 
RCC_USBCLKSOURCE_PLL_DIV2


	)

2768 
	#RCC_USBPLLCLK_DIV3
 
RCC_USBCLKSOURCE_PLL_DIV3


	)

2770 
	#HSION_B™Numb”
 
RCC_HSION_BIT_NUMBER


	)

2771 
	#HSION_BITNUMBER
 
RCC_HSION_BIT_NUMBER


	)

2772 
	#HSEON_B™Numb”
 
RCC_HSEON_BIT_NUMBER


	)

2773 
	#HSEON_BITNUMBER
 
RCC_HSEON_BIT_NUMBER


	)

2774 
	#MSION_BITNUMBER
 
RCC_MSION_BIT_NUMBER


	)

2775 
	#CSSON_B™Numb”
 
RCC_CSSON_BIT_NUMBER


	)

2776 
	#CSSON_BITNUMBER
 
RCC_CSSON_BIT_NUMBER


	)

2777 
	#PLLON_B™Numb”
 
RCC_PLLON_BIT_NUMBER


	)

2778 
	#PLLON_BITNUMBER
 
RCC_PLLON_BIT_NUMBER


	)

2779 
	#PLLI2SON_B™Numb”
 
RCC_PLLI2SON_BIT_NUMBER


	)

2780 
	#I2SSRC_B™Numb”
 
RCC_I2SSRC_BIT_NUMBER


	)

2781 
	#RTCEN_B™Numb”
 
RCC_RTCEN_BIT_NUMBER


	)

2782 
	#RTCEN_BITNUMBER
 
RCC_RTCEN_BIT_NUMBER


	)

2783 
	#BDRST_B™Numb”
 
RCC_BDRST_BIT_NUMBER


	)

2784 
	#BDRST_BITNUMBER
 
RCC_BDRST_BIT_NUMBER


	)

2785 
	#RTCRST_BITNUMBER
 
RCC_RTCRST_BIT_NUMBER


	)

2786 
	#LSION_B™Numb”
 
RCC_LSION_BIT_NUMBER


	)

2787 
	#LSION_BITNUMBER
 
RCC_LSION_BIT_NUMBER


	)

2788 
	#LSEON_B™Numb”
 
RCC_LSEON_BIT_NUMBER


	)

2789 
	#LSEON_BITNUMBER
 
RCC_LSEON_BIT_NUMBER


	)

2790 
	#LSEBYP_BITNUMBER
 
RCC_LSEBYP_BIT_NUMBER


	)

2791 
	#PLLSAION_B™Numb”
 
RCC_PLLSAION_BIT_NUMBER


	)

2792 
	#TIMPRE_B™Numb”
 
RCC_TIMPRE_BIT_NUMBER


	)

2793 
	#RMVF_B™Numb”
 
RCC_RMVF_BIT_NUMBER


	)

2794 
	#RMVF_BITNUMBER
 
RCC_RMVF_BIT_NUMBER


	)

2795 
	#RCC_CR2_HSI14TRIM_B™Numb”
 
RCC_HSI14TRIM_BIT_NUMBER


	)

2796 
	#CR_BYTE2_ADDRESS
 
RCC_CR_BYTE2_ADDRESS


	)

2797 
	#CIR_BYTE1_ADDRESS
 
RCC_CIR_BYTE1_ADDRESS


	)

2798 
	#CIR_BYTE2_ADDRESS
 
RCC_CIR_BYTE2_ADDRESS


	)

2799 
	#BDCR_BYTE0_ADDRESS
 
RCC_BDCR_BYTE0_ADDRESS


	)

2800 
	#DBP_TIMEOUT_VALUE
 
RCC_DBP_TIMEOUT_VALUE


	)

2801 
	#LSE_TIMEOUT_VALUE
 
RCC_LSE_TIMEOUT_VALUE


	)

2803 
	#CR_HSION_BB
 
RCC_CR_HSION_BB


	)

2804 
	#CR_CSSON_BB
 
RCC_CR_CSSON_BB


	)

2805 
	#CR_PLLON_BB
 
RCC_CR_PLLON_BB


	)

2806 
	#CR_PLLI2SON_BB
 
RCC_CR_PLLI2SON_BB


	)

2807 
	#CR_MSION_BB
 
RCC_CR_MSION_BB


	)

2808 
	#CSR_LSION_BB
 
RCC_CSR_LSION_BB


	)

2809 
	#CSR_LSEON_BB
 
RCC_CSR_LSEON_BB


	)

2810 
	#CSR_LSEBYP_BB
 
RCC_CSR_LSEBYP_BB


	)

2811 
	#CSR_RTCEN_BB
 
RCC_CSR_RTCEN_BB


	)

2812 
	#CSR_RTCRST_BB
 
RCC_CSR_RTCRST_BB


	)

2813 
	#CFGR_I2SSRC_BB
 
RCC_CFGR_I2SSRC_BB


	)

2814 
	#BDCR_RTCEN_BB
 
RCC_BDCR_RTCEN_BB


	)

2815 
	#BDCR_BDRST_BB
 
RCC_BDCR_BDRST_BB


	)

2816 
	#CR_HSEON_BB
 
RCC_CR_HSEON_BB


	)

2817 
	#CSR_RMVF_BB
 
RCC_CSR_RMVF_BB


	)

2818 
	#CR_PLLSAION_BB
 
RCC_CR_PLLSAION_BB


	)

2819 
	#DCKCFGR_TIMPRE_BB
 
RCC_DCKCFGR_TIMPRE_BB


	)

2821 
	#__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE


	)

2822 
	#__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE


	)

2823 
	#__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE


	)

2824 
	#__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE


	)

2825 
	#__HAL_RCC_CRS_CALCULATE_RELOADVALUE
 
__HAL_RCC_CRS_RELOADVALUE_CALCULATE


	)

2827 
	#__HAL_RCC_GET_IT_SOURCE
 
__HAL_RCC_GET_IT


	)

2829 
	#RCC_CRS_SYNCWARM
 
RCC_CRS_SYNCWARN


	)

2830 
	#RCC_CRS_TRIMOV
 
RCC_CRS_TRIMOVF


	)

2832 
	#RCC_PERIPHCLK_CK48
 
RCC_PERIPHCLK_CLK48


	)

2833 
	#RCC_CK48CLKSOURCE_PLLQ
 
RCC_CLK48CLKSOURCE_PLLQ


	)

2834 
	#RCC_CK48CLKSOURCE_PLLSAIP
 
RCC_CLK48CLKSOURCE_PLLSAIP


	)

2835 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 
RCC_CLK48CLKSOURCE_PLLI2SQ


	)

2836 
	#IS_RCC_CK48CLKSOURCE
 
IS_RCC_CLK48CLKSOURCE


	)

2837 
	#RCC_SDIOCLKSOURCE_CK48
 
RCC_SDIOCLKSOURCE_CLK48


	)

2839 
	#__HAL_RCC_DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM1_CLK_ENABLE


	)

2840 
	#__HAL_RCC_DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM1_CLK_DISABLE


	)

2841 
	#__HAL_RCC_DFSDM_IS_CLK_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_ENABLED


	)

2842 
	#__HAL_RCC_DFSDM_IS_CLK_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_DISABLED


	)

2843 
	#__HAL_RCC_DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM1_FORCE_RESET


	)

2844 
	#__HAL_RCC_DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM1_RELEASE_RESET


	)

2845 
	#__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE


	)

2846 
	#__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE


	)

2847 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED


	)

2848 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED


	)

2849 
	#DfsdmClockS–eùiÚ
 
Dfsdm1ClockS–eùiÚ


	)

2850 
	#RCC_PERIPHCLK_DFSDM
 
RCC_PERIPHCLK_DFSDM1


	)

2851 
	#RCC_DFSDMCLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK


	)

2852 
	#RCC_DFSDMCLKSOURCE_SYSCLK
 
RCC_DFSDM1CLKSOURCE_SYSCLK


	)

2853 
	#__HAL_RCC_DFSDM_CONFIG
 
__HAL_RCC_DFSDM1_CONFIG


	)

2854 
	#__HAL_RCC_GET_DFSDM_SOURCE
 
__HAL_RCC_GET_DFSDM1_SOURCE


	)

2862 
	#HAL_RNG_R—dyC®lback
(
__HANDLE__
è
	`HAL_RNG_R—dyD©aC®lback
((__HANDLE__), 
ušt32_t
 
¿ndom32b™
)

	)

2871 #ià
defšed
 (
STM32G0
)

2873 
	#__HAL_RTC_CLEAR_FLAG
 
__HAL_RTC_EXTI_CLEAR_FLAG


	)

2875 
	#__HAL_RTC_DISABLE_IT
 
__HAL_RTC_EXTI_DISABLE_IT


	)

2876 
	#__HAL_RTC_ENABLE_IT
 
__HAL_RTC_EXTI_ENABLE_IT


	)

2878 #ià
defšed
 (
STM32F1
)

2879 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
()

	)

2881 
	#__HAL_RTC_EXTI_ENABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
()

	)

2883 
	#__HAL_RTC_EXTI_DISABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
()

	)

2885 
	#__HAL_RTC_EXTI_GET_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
()

	)

2887 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
()

	)

2889 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
(è: \

	)

2890 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
() : \

2891 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
()))

2892 
	#__HAL_RTC_EXTI_ENABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
(è: \

	)

2893 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
() : \

2894 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
()))

2895 
	#__HAL_RTC_EXTI_DISABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
(è: \

	)

2896 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
() : \

2897 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
()))

2898 
	#__HAL_RTC_EXTI_GET_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
(è: \

	)

2899 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
() : \

2900 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
()))

2901 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
(è: \

	)

2902 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
() : \

2903 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
()))

2906 
	#IS_ALARM
 
IS_RTC_ALARM


	)

2907 
	#IS_ALARM_MASK
 
IS_RTC_ALARM_MASK


	)

2908 
	#IS_TAMPER
 
IS_RTC_TAMPER


	)

2909 
	#IS_TAMPER_ERASE_MODE
 
IS_RTC_TAMPER_ERASE_MODE


	)

2910 
	#IS_TAMPER_FILTER
 
IS_RTC_TAMPER_FILTER


	)

2911 
	#IS_TAMPER_INTERRUPT
 
IS_RTC_TAMPER_INTERRUPT


	)

2912 
	#IS_TAMPER_MASKFLAG_STATE
 
IS_RTC_TAMPER_MASKFLAG_STATE


	)

2913 
	#IS_TAMPER_PRECHARGE_DURATION
 
IS_RTC_TAMPER_PRECHARGE_DURATION


	)

2914 
	#IS_TAMPER_PULLUP_STATE
 
IS_RTC_TAMPER_PULLUP_STATE


	)

2915 
	#IS_TAMPER_SAMPLING_FREQ
 
IS_RTC_TAMPER_SAMPLING_FREQ


	)

2916 
	#IS_TAMPER_TIMESTAMPONTAMPER_DETECTION
 
IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION


	)

2917 
	#IS_TAMPER_TRIGGER
 
IS_RTC_TAMPER_TRIGGER


	)

2918 
	#IS_WAKEUP_CLOCK
 
IS_RTC_WAKEUP_CLOCK


	)

2919 
	#IS_WAKEUP_COUNTER
 
IS_RTC_WAKEUP_COUNTER


	)

2921 
	#__RTC_WRITEPROTECTION_ENABLE
 
__HAL_RTC_WRITEPROTECTION_ENABLE


	)

2922 
	#__RTC_WRITEPROTECTION_DISABLE
 
__HAL_RTC_WRITEPROTECTION_DISABLE


	)

2932 
	#SD_OCR_CID_CSD_OVERWRIETE
 
SD_OCR_CID_CSD_OVERWRITE


	)

2933 
	#SD_CMD_SD_APP_STAUS
 
SD_CMD_SD_APP_STATUS


	)

2935 #ià
defšed
(
STM32F4
)

2936 
	#SD_SDMMC_DISABLED
 
SD_SDIO_DISABLED


	)

2937 
	#SD_SDMMC_FUNCTION_BUSY
 
SD_SDIO_FUNCTION_BUSY


	)

2938 
	#SD_SDMMC_FUNCTION_FAILED
 
SD_SDIO_FUNCTION_FAILED


	)

2939 
	#SD_SDMMC_UNKNOWN_FUNCTION
 
SD_SDIO_UNKNOWN_FUNCTION


	)

2940 
	#SD_CMD_SDMMC_SEN_OP_COND
 
SD_CMD_SDIO_SEN_OP_COND


	)

2941 
	#SD_CMD_SDMMC_RW_DIRECT
 
SD_CMD_SDIO_RW_DIRECT


	)

2942 
	#SD_CMD_SDMMC_RW_EXTENDED
 
SD_CMD_SDIO_RW_EXTENDED


	)

2943 
	#__HAL_SD_SDMMC_ENABLE
 
__HAL_SD_SDIO_ENABLE


	)

2944 
	#__HAL_SD_SDMMC_DISABLE
 
__HAL_SD_SDIO_DISABLE


	)

2945 
	#__HAL_SD_SDMMC_DMA_ENABLE
 
__HAL_SD_SDIO_DMA_ENABLE


	)

2946 
	#__HAL_SD_SDMMC_DMA_DISABLE
 
__HAL_SD_SDIO_DMA_DISABL


	)

2947 
	#__HAL_SD_SDMMC_ENABLE_IT
 
__HAL_SD_SDIO_ENABLE_IT


	)

2948 
	#__HAL_SD_SDMMC_DISABLE_IT
 
__HAL_SD_SDIO_DISABLE_IT


	)

2949 
	#__HAL_SD_SDMMC_GET_FLAG
 
__HAL_SD_SDIO_GET_FLAG


	)

2950 
	#__HAL_SD_SDMMC_CLEAR_FLAG
 
__HAL_SD_SDIO_CLEAR_FLAG


	)

2951 
	#__HAL_SD_SDMMC_GET_IT
 
__HAL_SD_SDIO_GET_IT


	)

2952 
	#__HAL_SD_SDMMC_CLEAR_IT
 
__HAL_SD_SDIO_CLEAR_IT


	)

2953 
	#SDMMC_STATIC_FLAGS
 
SDIO_STATIC_FLAGS


	)

2954 
	#SDMMC_CMD0TIMEOUT
 
SDIO_CMD0TIMEOUT


	)

2955 
	#SD_SDMMC_SEND_IF_COND
 
SD_SDIO_SEND_IF_COND


	)

2957 
	#SDMMC1_IRQn
 
SDIO_IRQn


	)

2958 
	#SDMMC1_IRQHªdËr
 
SDIO_IRQHªdËr


	)

2961 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2962 
	#SD_SDIO_DISABLED
 
SD_SDMMC_DISABLED


	)

2963 
	#SD_SDIO_FUNCTION_BUSY
 
SD_SDMMC_FUNCTION_BUSY


	)

2964 
	#SD_SDIO_FUNCTION_FAILED
 
SD_SDMMC_FUNCTION_FAILED


	)

2965 
	#SD_SDIO_UNKNOWN_FUNCTION
 
SD_SDMMC_UNKNOWN_FUNCTION


	)

2966 
	#SD_CMD_SDIO_SEN_OP_COND
 
SD_CMD_SDMMC_SEN_OP_COND


	)

2967 
	#SD_CMD_SDIO_RW_DIRECT
 
SD_CMD_SDMMC_RW_DIRECT


	)

2968 
	#SD_CMD_SDIO_RW_EXTENDED
 
SD_CMD_SDMMC_RW_EXTENDED


	)

2969 
	#__HAL_SD_SDIO_ENABLE
 
__HAL_SD_SDMMC_ENABLE


	)

2970 
	#__HAL_SD_SDIO_DISABLE
 
__HAL_SD_SDMMC_DISABLE


	)

2971 
	#__HAL_SD_SDIO_DMA_ENABLE
 
__HAL_SD_SDMMC_DMA_ENABLE


	)

2972 
	#__HAL_SD_SDIO_DMA_DISABL
 
__HAL_SD_SDMMC_DMA_DISABLE


	)

2973 
	#__HAL_SD_SDIO_ENABLE_IT
 
__HAL_SD_SDMMC_ENABLE_IT


	)

2974 
	#__HAL_SD_SDIO_DISABLE_IT
 
__HAL_SD_SDMMC_DISABLE_IT


	)

2975 
	#__HAL_SD_SDIO_GET_FLAG
 
__HAL_SD_SDMMC_GET_FLAG


	)

2976 
	#__HAL_SD_SDIO_CLEAR_FLAG
 
__HAL_SD_SDMMC_CLEAR_FLAG


	)

2977 
	#__HAL_SD_SDIO_GET_IT
 
__HAL_SD_SDMMC_GET_IT


	)

2978 
	#__HAL_SD_SDIO_CLEAR_IT
 
__HAL_SD_SDMMC_CLEAR_IT


	)

2979 
	#SDIO_STATIC_FLAGS
 
SDMMC_STATIC_FLAGS


	)

2980 
	#SDIO_CMD0TIMEOUT
 
SDMMC_CMD0TIMEOUT


	)

2981 
	#SD_SDIO_SEND_IF_COND
 
SD_SDMMC_SEND_IF_COND


	)

2983 
	#SDIO_IRQn
 
SDMMC1_IRQn


	)

2984 
	#SDIO_IRQHªdËr
 
SDMMC1_IRQHªdËr


	)

2994 
	#__SMARTCARD_ENABLE_IT
 
__HAL_SMARTCARD_ENABLE_IT


	)

2995 
	#__SMARTCARD_DISABLE_IT
 
__HAL_SMARTCARD_DISABLE_IT


	)

2996 
	#__SMARTCARD_ENABLE
 
__HAL_SMARTCARD_ENABLE


	)

2997 
	#__SMARTCARD_DISABLE
 
__HAL_SMARTCARD_DISABLE


	)

2998 
	#__SMARTCARD_DMA_REQUEST_ENABLE
 
__HAL_SMARTCARD_DMA_REQUEST_ENABLE


	)

2999 
	#__SMARTCARD_DMA_REQUEST_DISABLE
 
__HAL_SMARTCARD_DMA_REQUEST_DISABLE


	)

3001 
	#__HAL_SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3002 
	#__SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3004 
	#IS_SMARTCARD_ONEBIT_SAMPLING
 
IS_SMARTCARD_ONE_BIT_SAMPLE


	)

3013 
	#__HAL_SMBUS_RESET_CR1
 
SMBUS_RESET_CR1


	)

3014 
	#__HAL_SMBUS_RESET_CR2
 
SMBUS_RESET_CR2


	)

3015 
	#__HAL_SMBUS_GENERATE_START
 
SMBUS_GENERATE_START


	)

3016 
	#__HAL_SMBUS_GET_ADDR_MATCH
 
SMBUS_GET_ADDR_MATCH


	)

3017 
	#__HAL_SMBUS_GET_DIR
 
SMBUS_GET_DIR


	)

3018 
	#__HAL_SMBUS_GET_STOP_MODE
 
SMBUS_GET_STOP_MODE


	)

3019 
	#__HAL_SMBUS_GET_PEC_MODE
 
SMBUS_GET_PEC_MODE


	)

3020 
	#__HAL_SMBUS_GET_ALERT_ENABLED
 
SMBUS_GET_ALERT_ENABLED


	)

3029 
	#__HAL_SPI_1LINE_TX
 
SPI_1LINE_TX


	)

3030 
	#__HAL_SPI_1LINE_RX
 
SPI_1LINE_RX


	)

3031 
	#__HAL_SPI_RESET_CRC
 
SPI_RESET_CRC


	)

3041 
	#__HAL_UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3042 
	#__HAL_UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3043 
	#__UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3044 
	#__UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3046 
	#IS_UART_WAKEUPMETHODE
 
IS_UART_WAKEUPMETHOD


	)

3048 
	#IS_UART_ONEBIT_SAMPLE
 
IS_UART_ONE_BIT_SAMPLE


	)

3049 
	#IS_UART_ONEBIT_SAMPLING
 
IS_UART_ONE_BIT_SAMPLE


	)

3060 
	#__USART_ENABLE_IT
 
__HAL_USART_ENABLE_IT


	)

3061 
	#__USART_DISABLE_IT
 
__HAL_USART_DISABLE_IT


	)

3062 
	#__USART_ENABLE
 
__HAL_USART_ENABLE


	)

3063 
	#__USART_DISABLE
 
__HAL_USART_DISABLE


	)

3065 
	#__HAL_USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3066 
	#__USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3075 
	#USB_EXTI_LINE_WAKEUP
 
USB_WAKEUP_EXTI_LINE


	)

3077 
	#USB_FS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE


	)

3078 
	#USB_FS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE


	)

3079 
	#USB_FS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3080 
	#USB_FS_EXTI_LINE_WAKEUP
 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

3082 
	#USB_HS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE


	)

3083 
	#USB_HS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE


	)

3084 
	#USB_HS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3085 
	#USB_HS_EXTI_LINE_WAKEUP
 
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

3087 
	#__HAL_USB_EXTI_ENABLE_IT
 
__HAL_USB_WAKEUP_EXTI_ENABLE_IT


	)

3088 
	#__HAL_USB_EXTI_DISABLE_IT
 
__HAL_USB_WAKEUP_EXTI_DISABLE_IT


	)

3089 
	#__HAL_USB_EXTI_GET_FLAG
 
__HAL_USB_WAKEUP_EXTI_GET_FLAG


	)

3090 
	#__HAL_USB_EXTI_CLEAR_FLAG
 
__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG


	)

3091 
	#__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3092 
	#__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3093 
	#__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3095 
	#__HAL_USB_FS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT


	)

3096 
	#__HAL_USB_FS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT


	)

3097 
	#__HAL_USB_FS_EXTI_GET_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG


	)

3098 
	#__HAL_USB_FS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG


	)

3099 
	#__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3100 
	#__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3101 
	#__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3102 
	#__HAL_USB_FS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT


	)

3104 
	#__HAL_USB_HS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT


	)

3105 
	#__HAL_USB_HS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT


	)

3106 
	#__HAL_USB_HS_EXTI_GET_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG


	)

3107 
	#__HAL_USB_HS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG


	)

3108 
	#__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3109 
	#__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3110 
	#__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3111 
	#__HAL_USB_HS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT


	)

3113 
	#HAL_PCD_AùiveRemÙeWakeup
 
HAL_PCD_Aùiv©eRemÙeWakeup


	)

3114 
	#HAL_PCD_DeAùiveRemÙeWakeup
 
HAL_PCD_DeAùiv©eRemÙeWakeup


	)

3116 
	#HAL_PCD_S‘TxFiFo
 
HAL_PCDEx_S‘TxFiFo


	)

3117 
	#HAL_PCD_S‘RxFiFo
 
HAL_PCDEx_S‘RxFiFo


	)

3125 
	#__HAL_TIM_S‘ICP»sÿËrV®ue
 
TIM_SET_ICPRESCALERVALUE


	)

3126 
	#__HAL_TIM_Re£tICP»sÿËrV®ue
 
TIM_RESET_ICPRESCALERVALUE


	)

3128 
	#TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3129 
	#TIM_GET_CLEAR_IT
 
__HAL_TIM_CLEAR_IT


	)

3131 
	#__HAL_TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3133 
	#__HAL_TIM_DIRECTION_STATUS
 
__HAL_TIM_IS_TIM_COUNTING_DOWN


	)

3134 
	#__HAL_TIM_PRESCALER
 
__HAL_TIM_SET_PRESCALER


	)

3135 
	#__HAL_TIM_S‘CouÁ”
 
__HAL_TIM_SET_COUNTER


	)

3136 
	#__HAL_TIM_G‘CouÁ”
 
__HAL_TIM_GET_COUNTER


	)

3137 
	#__HAL_TIM_S‘AutÜ–ßd
 
__HAL_TIM_SET_AUTORELOAD


	)

3138 
	#__HAL_TIM_G‘AutÜ–ßd
 
__HAL_TIM_GET_AUTORELOAD


	)

3139 
	#__HAL_TIM_S‘ClockDivisiÚ
 
__HAL_TIM_SET_CLOCKDIVISION


	)

3140 
	#__HAL_TIM_G‘ClockDivisiÚ
 
__HAL_TIM_GET_CLOCKDIVISION


	)

3141 
	#__HAL_TIM_S‘ICP»sÿËr
 
__HAL_TIM_SET_ICPRESCALER


	)

3142 
	#__HAL_TIM_G‘ICP»sÿËr
 
__HAL_TIM_GET_ICPRESCALER


	)

3143 
	#__HAL_TIM_S‘Com·»
 
__HAL_TIM_SET_COMPARE


	)

3144 
	#__HAL_TIM_G‘Com·»
 
__HAL_TIM_GET_COMPARE


	)

3146 
	#TIM_BREAKINPUTSOURCE_DFSDM
 
TIM_BREAKINPUTSOURCE_DFSDM1


	)

3155 
	#__HAL_ETH_EXTI_ENABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_IT


	)

3156 
	#__HAL_ETH_EXTI_DISABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_DISABLE_IT


	)

3157 
	#__HAL_ETH_EXTI_GET_FLAG
 
__HAL_ETH_WAKEUP_EXTI_GET_FLAG


	)

3158 
	#__HAL_ETH_EXTI_CLEAR_FLAG
 
__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG


	)

3159 
	#__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER


	)

3160 
	#__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER


	)

3161 
	#__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER


	)

3163 
	#ETH_PROMISCIOUSMODE_ENABLE
 
ETH_PROMISCUOUS_MODE_ENABLE


	)

3164 
	#ETH_PROMISCIOUSMODE_DISABLE
 
ETH_PROMISCUOUS_MODE_DISABLE


	)

3165 
	#IS_ETH_PROMISCIOUS_MODE
 
IS_ETH_PROMISCUOUS_MODE


	)

3173 
	#__HAL_LTDC_LAYER
 
LTDC_LAYER


	)

3181 
	#SAI_OUTPUTDRIVE_DISABLED
 
SAI_OUTPUTDRIVE_DISABLE


	)

3182 
	#SAI_OUTPUTDRIVE_ENABLED
 
SAI_OUTPUTDRIVE_ENABLE


	)

3183 
	#SAI_MASTERDIVIDER_ENABLED
 
SAI_MASTERDIVIDER_ENABLE


	)

3184 
	#SAI_MASTERDIVIDER_DISABLED
 
SAI_MASTERDIVIDER_DISABLE


	)

3185 
	#SAI_STREOMODE
 
SAI_STEREOMODE


	)

3186 
	#SAI_FIFOStus_Em±y
 
SAI_FIFOSTATUS_EMPTY


	)

3187 
	#SAI_FIFOStus_Less1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_LESS1QUARTERFULL


	)

3188 
	#SAI_FIFOStus_1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_1QUARTERFULL


	)

3189 
	#SAI_FIFOStus_H®fFuÎ
 
SAI_FIFOSTATUS_HALFFULL


	)

3190 
	#SAI_FIFOStus_3Qu¬‹rsFuÎ
 
SAI_FIFOSTATUS_3QUARTERFULL


	)

3191 
	#SAI_FIFOStus_FuÎ
 
SAI_FIFOSTATUS_FULL


	)

3192 
	#IS_SAI_BLOCK_MONO_STREO_MODE
 
IS_SAI_BLOCK_MONO_STEREO_MODE


	)

3193 
	#SAI_SYNCHRONOUS_EXT
 
SAI_SYNCHRONOUS_EXT_SAI1


	)

3194 
	#SAI_SYNCEXT_IN_ENABLE
 
SAI_SYNCEXT_OUTBLOCKA_ENABLE


	)

3208 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h

38 #iâdeà
__STM32L0xx_HAL_H


39 
	#__STM32L0xx_HAL_H


	)

41 #ifdeà
__ýlu¥lus


46 
	~"¡m32l0xx_h®_cÚf.h
"

62 
	#SYSCFG_BOOT_MAINFLASH
 ((
ušt32_t
)0x00000000U)

	)

63 
	#SYSCFG_BOOT_SYSTEMFLASH
 ((
ušt32_t
)
SYSCFG_CFGR1_BOOT_MODE_0
)

	)

64 
	#SYSCFG_BOOT_SRAM
 ((
ušt32_t
)
SYSCFG_CFGR1_BOOT_MODE
)

	)

73 
	#DBGMCU_SLEEP
 
DBGMCU_CR_DBG_SLEEP


	)

74 
	#DBGMCU_STOP
 
DBGMCU_CR_DBG_STOP


	)

75 
	#DBGMCU_STANDBY
 
DBGMCU_CR_DBG_STANDBY


	)

76 
	#IS_DBGMCU_PERIPH
(
__PERIPH__
è((((__PERIPH__è& (~(
DBGMCU_CR_DBG
))è=ð0x00Uè&& ((__PERIPH__è!ð0x00U))

	)

83 #ià
defšed
 (
LCD_BASE
)

87 
	#SYSCFG_LCD_EXT_CAPA
 
SYSCFG_CFGR2_CAPA


	)

88 
	#SYSCFG_VLCD_PB2_EXT_CAPA_ON
 
SYSCFG_CFGR2_CAPA_0


	)

89 
	#SYSCFG_VLCD_PB12_EXT_CAPA_ON
 
SYSCFG_CFGR2_CAPA_1


	)

90 
	#SYSCFG_VLCD_PB0_EXT_CAPA_ON
 
SYSCFG_CFGR2_CAPA_2


	)

91 #ià
defšed
 (
SYSCFG_CFGR2_CAPA_3
)

92 
	#SYSCFG_VLCD_PE11_EXT_CAPA_ON
 
SYSCFG_CFGR2_CAPA_3


	)

94 #ià
defšed
 (
SYSCFG_CFGR2_CAPA_4
)

95 
	#SYSCFG_VLCD_PE12_EXT_CAPA_ON
 
SYSCFG_CFGR2_CAPA_4


	)

106 
	#SYSCFG_VREFINT_OUT_NONE
 ((
ušt32_t
)0x00000000Uè

	)

107 
	#SYSCFG_VREFINT_OUT_PB0
 
SYSCFG_CFGR3_VREF_OUT_0


	)

108 
	#SYSCFG_VREFINT_OUT_PB1
 
SYSCFG_CFGR3_VREF_OUT_1


	)

109 
	#SYSCFG_VREFINT_OUT_PB0_PB1
 
SYSCFG_CFGR3_VREF_OUT


	)

111 
	#IS_SYSCFG_VREFINT_OUT_SELECT
(
OUTPUT
è(((OUTPUTè=ð
SYSCFG_VREFINT_OUT_NONE
è|| \

	)

112 ((
OUTPUT
è=ð
SYSCFG_VREFINT_OUT_PB0
) || \

113 ((
OUTPUT
è=ð
SYSCFG_VREFINT_OUT_PB1
) || \

114 ((
OUTPUT
è=ð
SYSCFG_VREFINT_OUT_PB0_PB1
))

122 
	#SYSCFG_FLAG_VREFINT_READY
 
SYSCFG_CFGR3_VREFINT_RDYF


	)

124 
	#IS_SYSCFG_FLAG
(
FLAG
è((FLAGè=ð
SYSCFG_FLAG_VREFINT_READY
))

	)

135 #ià
defšed
 (
SYSCFG_CFGR2_I2C_PB6_FMP
)

136 
	#SYSCFG_FASTMODEPLUS_PB6
 
SYSCFG_CFGR2_I2C_PB6_FMP


	)

138 #ià
defšed
 (
SYSCFG_CFGR2_I2C_PB7_FMP
)

139 
	#SYSCFG_FASTMODEPLUS_PB7
 
SYSCFG_CFGR2_I2C_PB7_FMP


	)

141 #ià
defšed
 (
SYSCFG_CFGR2_I2C_PB8_FMP
)

142 
	#SYSCFG_FASTMODEPLUS_PB8
 
SYSCFG_CFGR2_I2C_PB8_FMP


	)

144 #ià
defšed
 (
SYSCFG_CFGR2_I2C_PB9_FMP
)

145 
	#SYSCFG_FASTMODEPLUS_PB9
 
SYSCFG_CFGR2_I2C_PB9_FMP


	)

148 
	#IS_SYSCFG_FASTMODEPLUS
(
PIN
è((((PINè& (
SYSCFG_FASTMODEPLUS_PB6
)è=ðSYSCFG_FASTMODEPLUS_PB6è|| \

	)

149 (((
PIN
è& (
SYSCFG_FASTMODEPLUS_PB7
)) == SYSCFG_FASTMODEPLUS_PB7) || \

150 (((
PIN
è& (
SYSCFG_FASTMODEPLUS_PB8
)) == SYSCFG_FASTMODEPLUS_PB8) || \

151 (((
PIN
è& (
SYSCFG_FASTMODEPLUS_PB9
)) == SYSCFG_FASTMODEPLUS_PB9) )

165 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_TIM2_STOP
)

169 
	#__HAL_DBGMCU_FREEZE_TIM2
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
,
DBGMCU_APB1_FZ_DBG_TIM2_STOP
)

	)

170 
	#__HAL_DBGMCU_UNFREEZE_TIM2
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
,
DBGMCU_APB1_FZ_DBG_TIM2_STOP
)

	)

173 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_TIM3_STOP
)

177 
	#__HAL_DBGMCU_FREEZE_TIM3
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
,
DBGMCU_APB1_FZ_DBG_TIM3_STOP
)

	)

178 
	#__HAL_DBGMCU_UNFREEZE_TIM3
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
,
DBGMCU_APB1_FZ_DBG_TIM3_STOP
)

	)

181 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_TIM6_STOP
)

185 
	#__HAL_DBGMCU_FREEZE_TIM6
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_TIM6_STOP
)

	)

186 
	#__HAL_DBGMCU_UNFREEZE_TIM6
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_TIM6_STOP
)

	)

189 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_TIM7_STOP
)

193 
	#__HAL_DBGMCU_FREEZE_TIM7
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_TIM7_STOP
)

	)

194 
	#__HAL_DBGMCU_UNFREEZE_TIM7
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_TIM7_STOP
)

	)

197 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_RTC_STOP
)

201 
	#__HAL_DBGMCU_FREEZE_RTC
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_RTC_STOP
)

	)

202 
	#__HAL_DBGMCU_UNFREEZE_RTC
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_RTC_STOP
)

	)

205 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_WWDG_STOP
)

209 
	#__HAL_DBGMCU_FREEZE_WWDG
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_WWDG_STOP
)

	)

210 
	#__HAL_DBGMCU_UNFREEZE_WWDG
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_WWDG_STOP
)

	)

213 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_IWDG_STOP
)

217 
	#__HAL_DBGMCU_FREEZE_IWDG
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_IWDG_STOP
)

	)

218 
	#__HAL_DBGMCU_UNFREEZE_IWDG
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_IWDG_STOP
)

	)

221 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_I2C1_STOP
)

225 
	#__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_I2C1_STOP
)

	)

226 
	#__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT_DBGMCU
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_I2C1_STOP
)

	)

229 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_I2C2_STOP
)

233 
	#__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT_DBGMCU
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_I2C2_STOP
)

	)

234 
	#__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT_DBGMCU
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_I2C2_STOP
)

	)

237 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_I2C3_STOP
)

241 
	#__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_I2C3_STOP
)

	)

242 
	#__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
, 
DBGMCU_APB1_FZ_DBG_I2C3_STOP
)

	)

245 #ià
defšed
 (
DBGMCU_APB1_FZ_DBG_LPTIMER_STOP
)

249 
	#__HAL_DBGMCU_FREEZE_LPTIMER
(è
	`SET_BIT
(
DBGMCU
->
APB1FZ
 ,
DBGMCU_APB1_FZ_DBG_LPTIMER_STOP
)

	)

250 
	#__HAL_DBGMCU_UNFREEZE_LPTIMER
(è
	`CLEAR_BIT
(
DBGMCU
->
APB1FZ
 ,
DBGMCU_APB1_FZ_DBG_LPTIMER_STOP
)

	)

253 #ià
defšed
 (
DBGMCU_APB2_FZ_DBG_TIM22_STOP
)

257 
	#__HAL_DBGMCU_FREEZE_TIM22
(è
	`SET_BIT
(
DBGMCU
->
APB2FZ
, 
DBGMCU_APB2_FZ_DBG_TIM22_STOP
)

	)

258 
	#__HAL_DBGMCU_UNFREEZE_TIM22
(è
	`CLEAR_BIT
(
DBGMCU
->
APB2FZ
, 
DBGMCU_APB2_FZ_DBG_TIM22_STOP
)

	)

261 #ià
defšed
 (
DBGMCU_APB2_FZ_DBG_TIM21_STOP
)

265 
	#__HAL_DBGMCU_FREEZE_TIM21
(è
	`SET_BIT
(
DBGMCU
->
APB2FZ
, 
DBGMCU_APB2_FZ_DBG_TIM21_STOP
)

	)

266 
	#__HAL_DBGMCU_UNFREEZE_TIM21
(è
	`CLEAR_BIT
(
DBGMCU
->
APB2FZ
, 
DBGMCU_APB2_FZ_DBG_TIM21_STOP
)

	)

271 
	#__HAL_SYSCFG_REMAPMEMORY_FLASH
(è
	`CLEAR_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_MEM_MODE
)

	)

275 
	#__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
(è
	`MODIFY_REG
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_MEM_MODE
, 
SYSCFG_CFGR1_MEM_MODE_0
)

	)

280 
	#__HAL_SYSCFG_REMAPMEMORY_SRAM
(è
	`MODIFY_REG
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_MEM_MODE
, 
SYSCFG_CFGR1_MEM_MODE_0
 | 
SYSCFG_CFGR1_MEM_MODE_1
)

	)

289 
	#__HAL_SYSCFG_DBG_LP_CONFIG
(
__DBGLPMODE__
èdØ{
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(__DBGLPMODE__)); \

	)

290 
MODIFY_REG
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG
, (
__DBGLPMODE__
)); \

293 #ià
defšed
 (
LCD_BASE
)

306 
	#__HAL_SYSCFG_VLCD_CAPA_CONFIG
(
__SYSCFG_VLCD_CAPA__
è\

	)

307 
MODIFY_REG
(
SYSCFG
->
CFGR2
, 
SYSCFG_LCD_EXT_CAPA
, (
ušt32_t
)(
__SYSCFG_VLCD_CAPA__
))

318 
	#__HAL_SYSCFG_GET_VLCD_CAPA_CONFIG
(è
	`READ_BIT
(
SYSCFG
->
CFGR2
, 
SYSCFG_LCD_EXT_CAPA
)

	)

329 
	#__HAL_SYSCFG_GET_BOOT_MODE
(è
	`READ_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_BOOT_MODE
)

	)

337 
	#__HAL_SYSCFG_GET_FLAG
(
__FLAG__
è(((
SYSCFG
->
CFGR3
è& (__FLAG__)è=ð(__FLAG__))

	)

346 
	#__HAL_SYSCFG_FASTMODEPLUS_ENABLE
(
__FASTMODEPLUS__
èdØ{
	`as£¹_·¿m
(
	`IS_SYSCFG_FASTMODEPLUS
((__FASTMODEPLUS__))); \

	)

347 
SET_BIT
(
SYSCFG
->
CFGR2
, (
__FASTMODEPLUS__
)); \

356 
	#__HAL_SYSCFG_FASTMODEPLUS_DISABLE
(
__FASTMODEPLUS__
èdØ{
	`as£¹_·¿m
(
	`IS_SYSCFG_FASTMODEPLUS
((__FASTMODEPLUS__))); \

	)

357 
CLEAR_BIT
(
SYSCFG
->
CFGR2
, (
__FASTMODEPLUS__
)); \

372 
HAL_StusTy³Def
 
HAL_In™
();

373 
HAL_StusTy³Def
 
HAL_DeIn™
();

374 
HAL_M¥In™
();

375 
HAL_M¥DeIn™
();

376 
HAL_StusTy³Def
 
HAL_In™Tick
 (
ušt32_t
 
TickPriÜ™y
);

386 
HAL_IncTick
();

387 
HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
);

388 
ušt32_t
 
HAL_G‘Tick
();

389 
HAL_Su¥’dTick
();

390 
HAL_ResumeTick
();

391 
ušt32_t
 
HAL_G‘H®V”siÚ
();

392 
ušt32_t
 
HAL_G‘REVID
();

393 
ušt32_t
 
HAL_G‘DEVID
();

394 
HAL_DBGMCU_EÇbËDBGSË•Mode
();

395 
HAL_DBGMCU_Di§bËDBGSË•Mode
();

396 
HAL_DBGMCU_EÇbËDBGStÝMode
();

397 
HAL_DBGMCU_Di§bËDBGStÝMode
();

398 
HAL_DBGMCU_EÇbËDBGSndbyMode
();

399 
HAL_DBGMCU_Di§bËDBGSndbyMode
();

400 
HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(
ušt32_t
 
P”h
);

401 
HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(
ušt32_t
 
P”h
);

402 
ušt32_t
 
HAL_SYSCFG_G‘BoÙMode
();

403 
HAL_SYSCFG_EÇbË_Lock_VREFINT
();

404 
HAL_SYSCFG_Di§bË_Lock_VREFINT
();

405 
HAL_SYSCFG_VREFINT_OuutS–eù
(
ušt32_t
 
SYSCFG_V»fšt_OUTPUT
);

433 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h

37 #iâdeà
__STM32L0xx_HAL_CORTEX_H


38 
	#__STM32L0xx_HAL_CORTEX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

60 #ià(
__MPU_PRESENT
 == 1)

66 
ušt32_t
 
Ba£Add»ss
;

68 
ušt8_t
 
EÇbË
;

70 
ušt8_t
 
Numb”
;

73 
ušt8_t
 
Size
;

75 
ušt8_t
 
SubRegiÚDi§bË
;

77 
ušt8_t
 
Ty³ExtF›ld
;

79 
ušt8_t
 
AcûssP”missiÚ
;

81 
ušt8_t
 
Di§bËExec
;

83 
ušt8_t
 
IsSh¬—bË
;

85 
ušt8_t
 
IsCach—bË
;

87 
ušt8_t
 
IsBufã¿bË
;

89 }
	tMPU_RegiÚ_In™Ty³Def
;

107 
	#IS_NVIC_PREEMPTION_PRIORITY
(
__PRIORITY__
è((__PRIORITY__è< 0x4U)

	)

109 
	#IS_NVIC_DEVICE_IRQ
(
IRQ
è((IRQè>ð0x0)

	)

114 
	#SYSTICK_CLKSOURCE_HCLK_DIV8
 ((
ušt32_t
)0x00000000U)

	)

115 
	#SYSTICK_CLKSOURCE_HCLK
 ((
ušt32_t
)0x00000004U)

	)

116 
	#IS_SYSTICK_CLK_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
SYSTICK_CLKSOURCE_HCLK
è|| \

	)

117 ((
__SOURCE__
è=ð
SYSTICK_CLKSOURCE_HCLK_DIV8
))

122 #ià(
__MPU_PRESENT
 == 1)

126 
	#MPU_HFNMI_PRIVDEF_NONE
 ((
ušt32_t
)0x00000000U)

	)

127 
	#MPU_HARDFAULT_NMI
 ((
ušt32_t
)0x00000002U)

	)

128 
	#MPU_PRIVILEGED_DEFAULT
 ((
ušt32_t
)0x00000004U)

	)

129 
	#MPU_HFNMI_PRIVDEF
 ((
ušt32_t
)0x00000006U)

	)

137 
	#MPU_REGION_ENABLE
 ((
ušt8_t
)0x01U)

	)

138 
	#MPU_REGION_DISABLE
 ((
ušt8_t
)0x00U)

	)

146 
	#MPU_INSTRUCTION_ACCESS_ENABLE
 ((
ušt8_t
)0x00U)

	)

147 
	#MPU_INSTRUCTION_ACCESS_DISABLE
 ((
ušt8_t
)0x01U)

	)

155 
	#MPU_ACCESS_SHAREABLE
 ((
ušt8_t
)0x01U)

	)

156 
	#MPU_ACCESS_NOT_SHAREABLE
 ((
ušt8_t
)0x00U)

	)

164 
	#MPU_ACCESS_CACHEABLE
 ((
ušt8_t
)0x01U)

	)

165 
	#MPU_ACCESS_NOT_CACHEABLE
 ((
ušt8_t
)0x00U)

	)

173 
	#MPU_ACCESS_BUFFERABLE
 ((
ušt8_t
)0x01U)

	)

174 
	#MPU_ACCESS_NOT_BUFFERABLE
 ((
ušt8_t
)0x00U)

	)

182 
	#MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04U)

	)

183 
	#MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05U)

	)

184 
	#MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06U)

	)

185 
	#MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07U)

	)

186 
	#MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08U)

	)

187 
	#MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09U)

	)

188 
	#MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0AU)

	)

189 
	#MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0BU)

	)

190 
	#MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0CU)

	)

191 
	#MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0DU)

	)

192 
	#MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0EU)

	)

193 
	#MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0FU)

	)

194 
	#MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10U)

	)

195 
	#MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11U)

	)

196 
	#MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12U)

	)

197 
	#MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13U)

	)

198 
	#MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14U)

	)

199 
	#MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15U)

	)

200 
	#MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16U)

	)

201 
	#MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17U)

	)

202 
	#MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18U)

	)

203 
	#MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19U)

	)

204 
	#MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1AU)

	)

205 
	#MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1BU)

	)

206 
	#MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1CU)

	)

207 
	#MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1DU)

	)

208 
	#MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1EU)

	)

209 
	#MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1FU)

	)

217 
	#MPU_REGION_NO_ACCESS
 ((
ušt8_t
)0x00U)

	)

218 
	#MPU_REGION_PRIV_RW
 ((
ušt8_t
)0x01U)

	)

219 
	#MPU_REGION_PRIV_RW_URO
 ((
ušt8_t
)0x02U)

	)

220 
	#MPU_REGION_FULL_ACCESS
 ((
ušt8_t
)0x03U)

	)

221 
	#MPU_REGION_PRIV_RO
 ((
ušt8_t
)0x05U)

	)

222 
	#MPU_REGION_PRIV_RO_URO
 ((
ušt8_t
)0x06U)

	)

230 
	#MPU_REGION_NUMBER0
 ((
ušt8_t
)0x00U)

	)

231 
	#MPU_REGION_NUMBER1
 ((
ušt8_t
)0x01U)

	)

232 
	#MPU_REGION_NUMBER2
 ((
ušt8_t
)0x02U)

	)

233 
	#MPU_REGION_NUMBER3
 ((
ušt8_t
)0x03U)

	)

234 
	#MPU_REGION_NUMBER4
 ((
ušt8_t
)0x04U)

	)

235 
	#MPU_REGION_NUMBER5
 ((
ušt8_t
)0x05U)

	)

236 
	#MPU_REGION_NUMBER6
 ((
ušt8_t
)0x06U)

	)

237 
	#MPU_REGION_NUMBER7
 ((
ušt8_t
)0x07U)

	)

257 
HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
);

258 
HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
);

259 
HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
);

260 
HAL_NVIC_Sy¡emRe£t
();

261 
ušt32_t
 
HAL_SYSTICK_CÚfig
(ušt32_ˆ
TicksNumb
);

262 #ià(
__MPU_PRESENT
 == 1)

267 
__STATIC_INLINE
 
HAL_MPU_Di§bË
()

271 
__DMB
();

273 
MPU
->
CTRL
 = 0;

288 
__STATIC_INLINE
 
HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

291 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

293 
__DSB
();

295 
__ISB
();

308 
ušt32_t
 
HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
);

309 
ušt32_t
 
HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

310 
HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

311 
HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

312 
HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
);

313 
HAL_SYSTICK_IRQHªdËr
();

314 
HAL_SYSTICK_C®lback
();

315 #ià(
__MPU_PRESENT
 == 1)

316 
HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
);

334 #ià(
__MPU_PRESENT
 == 1)

335 
	#IS_MPU_REGION_ENABLE
(
STATE
è(((STATEè=ð
MPU_REGION_ENABLE
è|| \

	)

336 ((
STATE
è=ð
MPU_REGION_DISABLE
))

338 
	#IS_MPU_INSTRUCTION_ACCESS
(
STATE
è(((STATEè=ð
MPU_INSTRUCTION_ACCESS_ENABLE
è|| \

	)

339 ((
STATE
è=ð
MPU_INSTRUCTION_ACCESS_DISABLE
))

341 
	#IS_MPU_ACCESS_SHAREABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_SHAREABLE
è|| \

	)

342 ((
STATE
è=ð
MPU_ACCESS_NOT_SHAREABLE
))

344 
	#IS_MPU_ACCESS_CACHEABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_CACHEABLE
è|| \

	)

345 ((
STATE
è=ð
MPU_ACCESS_NOT_CACHEABLE
))

347 
	#IS_MPU_ACCESS_BUFFERABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_BUFFERABLE
è|| \

	)

348 ((
STATE
è=ð
MPU_ACCESS_NOT_BUFFERABLE
))

350 
	#IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
TYPE
è(((TYPEè=ð
MPU_REGION_NO_ACCESS
è|| \

	)

351 ((
TYPE
è=ð
MPU_REGION_PRIV_RW
) || \

352 ((
TYPE
è=ð
MPU_REGION_PRIV_RW_URO
) || \

353 ((
TYPE
è=ð
MPU_REGION_FULL_ACCESS
) || \

354 ((
TYPE
è=ð
MPU_REGION_PRIV_RO
) || \

355 ((
TYPE
è=ð
MPU_REGION_PRIV_RO_URO
))

357 
	#IS_MPU_REGION_NUMBER
(
NUMBER
è(((NUMBERè=ð
MPU_REGION_NUMBER0
è|| \

	)

358 ((
NUMBER
è=ð
MPU_REGION_NUMBER1
) || \

359 ((
NUMBER
è=ð
MPU_REGION_NUMBER2
) || \

360 ((
NUMBER
è=ð
MPU_REGION_NUMBER3
) || \

361 ((
NUMBER
è=ð
MPU_REGION_NUMBER4
) || \

362 ((
NUMBER
è=ð
MPU_REGION_NUMBER5
) || \

363 ((
NUMBER
è=ð
MPU_REGION_NUMBER6
) || \

364 ((
NUMBER
è=ð
MPU_REGION_NUMBER7
))

366 
	#IS_MPU_REGION_SIZE
(
SIZE
è(((SIZEè=ð
MPU_REGION_SIZE_256B
è|| \

	)

367 ((
SIZE
è=ð
MPU_REGION_SIZE_512B
) || \

368 ((
SIZE
è=ð
MPU_REGION_SIZE_1KB
) || \

369 ((
SIZE
è=ð
MPU_REGION_SIZE_2KB
) || \

370 ((
SIZE
è=ð
MPU_REGION_SIZE_4KB
) || \

371 ((
SIZE
è=ð
MPU_REGION_SIZE_8KB
) || \

372 ((
SIZE
è=ð
MPU_REGION_SIZE_16KB
) || \

373 ((
SIZE
è=ð
MPU_REGION_SIZE_32KB
) || \

374 ((
SIZE
è=ð
MPU_REGION_SIZE_64KB
) || \

375 ((
SIZE
è=ð
MPU_REGION_SIZE_128KB
) || \

376 ((
SIZE
è=ð
MPU_REGION_SIZE_256KB
) || \

377 ((
SIZE
è=ð
MPU_REGION_SIZE_512KB
) || \

378 ((
SIZE
è=ð
MPU_REGION_SIZE_1MB
) || \

379 ((
SIZE
è=ð
MPU_REGION_SIZE_2MB
) || \

380 ((
SIZE
è=ð
MPU_REGION_SIZE_4MB
) || \

381 ((
SIZE
è=ð
MPU_REGION_SIZE_8MB
) || \

382 ((
SIZE
è=ð
MPU_REGION_SIZE_16MB
) || \

383 ((
SIZE
è=ð
MPU_REGION_SIZE_32MB
) || \

384 ((
SIZE
è=ð
MPU_REGION_SIZE_64MB
) || \

385 ((
SIZE
è=ð
MPU_REGION_SIZE_128MB
) || \

386 ((
SIZE
è=ð
MPU_REGION_SIZE_256MB
) || \

387 ((
SIZE
è=ð
MPU_REGION_SIZE_512MB
) || \

388 ((
SIZE
è=ð
MPU_REGION_SIZE_1GB
) || \

389 ((
SIZE
è=ð
MPU_REGION_SIZE_2GB
) || \

390 ((
SIZE
è=ð
MPU_REGION_SIZE_4GB
))

392 
	#IS_MPU_SUB_REGION_DISABLE
(
SUBREGION
è((SUBREGIONè< (
ušt16_t
)0x00FFU)

	)

408 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h

38 #iâdeà
__STM32L0xx_HAL_DEF


39 
	#__STM32L0xx_HAL_DEF


	)

41 #ifdeà
__ýlu¥lus


46 
	~"¡m32l0xx.h
"

47 
	~"Legacy/¡m32_h®_Ëgacy.h
"

48 
	~<¡dio.h
>

57 
HAL_OK
 = 0x00U,

58 
HAL_ERROR
 = 0x01U,

59 
HAL_BUSY
 = 0x02U,

60 
HAL_TIMEOUT
 = 0x03U

61 } 
	tHAL_StusTy³Def
;

68 
HAL_UNLOCKED
 = 0x00U,

69 
HAL_LOCKED
 = 0x01U

70 } 
	tHAL_LockTy³Def
;

74 
	#UNUSED
(
x
è(()(x))

	)

76 
	#HAL_MAX_DELAY
 0xFFFFFFFFU

	)

78 
	#HAL_IS_BIT_SET
(
REG
, 
BIT
è(((REGè& (BIT)è!ð
RESET
)

	)

79 
	#HAL_IS_BIT_CLR
(
REG
, 
BIT
è(((REGè& (BIT)è=ð
RESET
)

	)

81 
	#__HAL_LINKDMA
(
__HANDLE__
, 
__PPP_DMA_FIELD__
, 
__DMA_HANDLE__
è\

	)

83 (
__HANDLE__
)->
__PPP_DMA_FIELD__
 = &(
__DMA_HANDLE__
); \

84 (
__DMA_HANDLE__
).
P¬’t
 = (
__HANDLE__
); \

102 
	#__HAL_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 0U)

	)

104 #ià(
USE_RTOS
 == 1)

110 
	#__HAL_LOCK
(
__HANDLE__
è\

	)

112 if((
__HANDLE__
)->
Lock
 =ð
HAL_LOCKED
) \

114  
HAL_BUSY
; \

118 (
__HANDLE__
)->
Lock
 = 
HAL_LOCKED
; \

122 
	#__HAL_UNLOCK
(
__HANDLE__
è\

	)

124 (
__HANDLE__
)->
Lock
 = 
HAL_UNLOCKED
; \

128 #ià 
defšed
 ( 
__GNUC__
 )

129 #iâdeà
__w—k


130 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

132 #iâdeà
__·cked


133 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

136 
	#__NOINLINE
 
	`__©Œibu‹__
 ( (
nošlše
è)

	)

142 #ià
defšed
 (
__GNUC__
)

143 #iâdeà
__ALIGN_END


144 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

146 #iâdeà
__ALIGN_BEGIN


147 
	#__ALIGN_BEGIN


	)

150 #iâdeà
__ALIGN_END


151 
	#__ALIGN_END


	)

153 #iâdeà
__ALIGN_BEGIN


154 #ià
defšed
 (
__CC_ARM
)

155 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

156 #–ià
defšed
 (
__ICCARM__
)

157 
	#__ALIGN_BEGIN


	)

165 #ià
defšed
 ( 
__CC_ARM
 )

175 
	#__RAM_FUNC
 
HAL_StusTy³Def


	)

177 
	#__NOINLINE
 
	`__©Œibu‹__
 ( (
nošlše
è)

	)

180 #–ià
defšed
 ( 
__ICCARM__
 )

185 
	#__RAM_FUNC
 
__¿mfunc
 
HAL_StusTy³Def


	)

187 
	#__NOINLINE
 
	`_P¿gma
("Ýtimizðno_šlše")

	)

189 #–ià
defšed
 ( 
__GNUC__
 )

195 
	#__RAM_FUNC
 
HAL_StusTy³Def
 
	`__©Œibu‹__
((
	`£ùiÚ
(".RamFunc")))

	)

199 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h

37 #iâdeà
__STM32L0xx_HAL_DMA_H


38 
	#__STM32L0xx_HAL_DMA_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

65 
ušt32_t
 
Reque¡
;

68 
ušt32_t
 
DœeùiÚ
;

72 
ušt32_t
 
P”hInc
;

76 
ušt32_t
 
MemInc
;

80 
ušt32_t
 
P”hD©aAlignm’t
;

84 
ušt32_t
 
MemD©aAlignm’t
;

88 
ušt32_t
 
Mode
;

93 
ušt32_t
 
PriÜ™y
;

95 } 
	tDMA_In™Ty³Def
;

102 
DMA_MODE
 = 0U,

103 
DMA_PRIORITY
 = 1U,

105 } 
	tDMA_CÚŒÞTy³Def
;

112 
HAL_DMA_STATE_RESET
 = 0x00U,

113 
HAL_DMA_STATE_READY
 = 0x01U,

114 
HAL_DMA_STATE_BUSY
 = 0x02U,

115 
HAL_DMA_STATE_TIMEOUT
 = 0x03U,

116 
HAL_DMA_STATE_ERROR
 = 0x04U,

117 
HAL_DMA_STATE_READY_HALF
 = 0x05U,

118 }
	tHAL_DMA_S‹Ty³Def
;

125 
HAL_DMA_FULL_TRANSFER
 = 0x00U,

126 
HAL_DMA_HALF_TRANSFER
 = 0x01U,

128 }
	tHAL_DMA_Lev–Com¶‘eTy³Def
;

134 
	s__DMA_HªdËTy³Def


136 
DMA_ChªÃl_Ty³Def
 *
In¡ªû
;

138 
DMA_In™Ty³Def
 
In™
;

140 
HAL_LockTy³Def
 
Lock
;

142 
__IO
 
HAL_DMA_S‹Ty³Def
 
S‹
;

144 *
P¬’t
;

146 (* 
XãrC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

148 (* 
XãrH®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

150 (* 
XãrE¼ÜC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

152 (* 
XãrAbÜtC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

154 
__IO
 
ušt32_t
 
E¼ÜCode
;

156 } 
	tDMA_HªdËTy³Def
;

171 
	#HAL_DMA_ERROR_NONE
 ((
ušt32_t
)0x00000000Uè

	)

172 
	#HAL_DMA_ERROR_TE
 ((
ušt32_t
)0x00000001Uè

	)

173 
	#HAL_DMA_ERROR_NO_XFER
 ((
ušt32_t
)0x00000004Uè

	)

174 
	#HAL_DMA_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020Uè

	)

176 #ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
)

177 
	#IS_DMA_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_ChªÃl1
è|| \

	)

178 ((
INSTANCE
è=ð
DMA1_ChªÃl2
) || \

179 ((
INSTANCE
è=ð
DMA1_ChªÃl3
) || \

180 ((
INSTANCE
è=ð
DMA1_ChªÃl4
) || \

181 ((
INSTANCE
è=ð
DMA1_ChªÃl5
))

183 
	#IS_DMA_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_ChªÃl1
è|| \

	)

184 ((
INSTANCE
è=ð
DMA1_ChªÃl2
) || \

185 ((
INSTANCE
è=ð
DMA1_ChªÃl3
) || \

186 ((
INSTANCE
è=ð
DMA1_ChªÃl4
) || \

187 ((
INSTANCE
è=ð
DMA1_ChªÃl5
) || \

188 ((
INSTANCE
è=ð
DMA1_ChªÃl6
) || \

189 ((
INSTANCE
è=ð
DMA1_ChªÃl7
))

192 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
è(((CONTROLLERè=ð
DMA1
))

	)

202 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
è|| defšed (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

204 
	#DMA_REQUEST_0
 ((
ušt32_t
)0x00000000U)

	)

205 
	#DMA_REQUEST_1
 ((
ušt32_t
)0x00000001U)

	)

206 
	#DMA_REQUEST_2
 ((
ušt32_t
)0x00000002U)

	)

207 
	#DMA_REQUEST_3
 ((
ušt32_t
)0x00000003U)

	)

208 
	#DMA_REQUEST_4
 ((
ušt32_t
)0x00000004U)

	)

209 
	#DMA_REQUEST_5
 ((
ušt32_t
)0x00000005U)

	)

210 
	#DMA_REQUEST_6
 ((
ušt32_t
)0x00000006U)

	)

211 
	#DMA_REQUEST_7
 ((
ušt32_t
)0x00000007U)

	)

212 
	#DMA_REQUEST_8
 ((
ušt32_t
)0x00000008U)

	)

213 
	#DMA_REQUEST_9
 ((
ušt32_t
)0x00000009U)

	)

214 
	#DMA_REQUEST_10
 ((
ušt32_t
)0x0000000AU)

	)

215 
	#DMA_REQUEST_11
 ((
ušt32_t
)0x0000000BU)

	)

216 
	#DMA_REQUEST_12
 ((
ušt32_t
)0x0000000CU)

	)

217 
	#DMA_REQUEST_13
 ((
ušt32_t
)0x0000000DU)

	)

218 
	#DMA_REQUEST_14
 ((
ušt32_t
)0x0000000EU)

	)

219 
	#DMA_REQUEST_15
 ((
ušt32_t
)0x0000000FU)

	)

221 
	#IS_DMA_ALL_REQUEST
(
REQUEST
è(((REQUESTè=ð
DMA_REQUEST_0
è|| \

	)

222 ((
REQUEST
è=ð
DMA_REQUEST_1
) || \

223 ((
REQUEST
è=ð
DMA_REQUEST_2
) || \

224 ((
REQUEST
è=ð
DMA_REQUEST_3
) || \

225 ((
REQUEST
è=ð
DMA_REQUEST_4
) || \

226 ((
REQUEST
è=ð
DMA_REQUEST_5
) || \

227 ((
REQUEST
è=ð
DMA_REQUEST_6
) || \

228 ((
REQUEST
è=ð
DMA_REQUEST_7
) || \

229 ((
REQUEST
è=ð
DMA_REQUEST_8
) || \

230 ((
REQUEST
è=ð
DMA_REQUEST_9
) || \

231 ((
REQUEST
è=ð
DMA_REQUEST_10
) || \

232 ((
REQUEST
è=ð
DMA_REQUEST_11
) || \

233 ((
REQUEST
è=ð
DMA_REQUEST_12
) || \

234 ((
REQUEST
è=ð
DMA_REQUEST_13
) || \

235 ((
REQUEST
è=ð
DMA_REQUEST_14
) || \

236 ((
REQUEST
è=ð
DMA_REQUEST_15
))

240 
	#DMA_REQUEST_0
 ((
ušt32_t
)0x00000000U)

	)

241 
	#DMA_REQUEST_1
 ((
ušt32_t
)0x00000001U)

	)

242 
	#DMA_REQUEST_2
 ((
ušt32_t
)0x00000002U)

	)

243 
	#DMA_REQUEST_3
 ((
ušt32_t
)0x00000003U)

	)

244 
	#DMA_REQUEST_4
 ((
ušt32_t
)0x00000004U)

	)

245 
	#DMA_REQUEST_5
 ((
ušt32_t
)0x00000005U)

	)

246 
	#DMA_REQUEST_6
 ((
ušt32_t
)0x00000006U)

	)

247 
	#DMA_REQUEST_7
 ((
ušt32_t
)0x00000007U)

	)

248 
	#DMA_REQUEST_8
 ((
ušt32_t
)0x00000008U)

	)

249 
	#DMA_REQUEST_9
 ((
ušt32_t
)0x00000009U)

	)

250 
	#DMA_REQUEST_11
 ((
ušt32_t
)0x0000000BU)

	)

252 
	#IS_DMA_ALL_REQUEST
(
REQUEST
è(((REQUESTè=ð
DMA_REQUEST_0
è|| \

	)

253 ((
REQUEST
è=ð
DMA_REQUEST_1
) || \

254 ((
REQUEST
è=ð
DMA_REQUEST_2
) || \

255 ((
REQUEST
è=ð
DMA_REQUEST_3
) || \

256 ((
REQUEST
è=ð
DMA_REQUEST_4
) || \

257 ((
REQUEST
è=ð
DMA_REQUEST_5
) || \

258 ((
REQUEST
è=ð
DMA_REQUEST_6
) || \

259 ((
REQUEST
è=ð
DMA_REQUEST_7
) || \

260 ((
REQUEST
è=ð
DMA_REQUEST_8
) || \

261 ((
REQUEST
è=ð
DMA_REQUEST_9
) || \

262 ((
REQUEST
è=ð
DMA_REQUEST_11
))

272 
	#DMA_PERIPH_TO_MEMORY
 ((
ušt32_t
)0x00000000Uè

	)

273 
	#DMA_MEMORY_TO_PERIPH
 ((
ušt32_t
)
DMA_CCR_DIR
è

	)

274 
	#DMA_MEMORY_TO_MEMORY
 ((
ušt32_t
)(
DMA_CCR_MEM2MEM
)è

	)

276 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
DMA_PERIPH_TO_MEMORY
 ) || \

	)

277 ((
DIRECTION
è=ð
DMA_MEMORY_TO_PERIPH
) || \

278 ((
DIRECTION
è=ð
DMA_MEMORY_TO_MEMORY
))

286 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x1è&& ((SIZEè< 0x10000))

	)

294 
	#DMA_PINC_ENABLE
 ((
ušt32_t
)
DMA_CCR_PINC
è

	)

295 
	#DMA_PINC_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

297 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_PINC_ENABLE
è|| \

	)

298 ((
STATE
è=ð
DMA_PINC_DISABLE
))

306 
	#DMA_MINC_ENABLE
 ((
ušt32_t
)
DMA_CCR_MINC
è

	)

307 
	#DMA_MINC_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

309 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MINC_ENABLE
è|| \

	)

310 ((
STATE
è=ð
DMA_MINC_DISABLE
))

318 
	#DMA_PDATAALIGN_BYTE
 ((
ušt32_t
)0x00000000Uè

	)

319 
	#DMA_PDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_CCR_PSIZE_0
è

	)

320 
	#DMA_PDATAALIGN_WORD
 ((
ušt32_t
)
DMA_CCR_PSIZE_1
è

	)

322 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_PDATAALIGN_BYTE
è|| \

	)

323 ((
SIZE
è=ð
DMA_PDATAALIGN_HALFWORD
) || \

324 ((
SIZE
è=ð
DMA_PDATAALIGN_WORD
))

333 
	#DMA_MDATAALIGN_BYTE
 ((
ušt32_t
)0x00000000Uè

	)

334 
	#DMA_MDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_CCR_MSIZE_0
è

	)

335 
	#DMA_MDATAALIGN_WORD
 ((
ušt32_t
)
DMA_CCR_MSIZE_1
è

	)

337 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MDATAALIGN_BYTE
è|| \

	)

338 ((
SIZE
è=ð
DMA_MDATAALIGN_HALFWORD
) || \

339 ((
SIZE
è=ð
DMA_MDATAALIGN_WORD
 ))

347 
	#DMA_NORMAL
 ((
ušt32_t
)0x00000000Uè

	)

348 
	#DMA_CIRCULAR
 ((
ušt32_t
)
DMA_CCR_CIRC
è

	)

350 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_NORMAL
 ) || \

	)

351 ((
MODE
è=ð
DMA_CIRCULAR
))

359 
	#DMA_PRIORITY_LOW
 ((
ušt32_t
)0x00000000Uè

	)

360 
	#DMA_PRIORITY_MEDIUM
 ((
ušt32_t
)
DMA_CCR_PL_0
è

	)

361 
	#DMA_PRIORITY_HIGH
 ((
ušt32_t
)
DMA_CCR_PL_1
è

	)

362 
	#DMA_PRIORITY_VERY_HIGH
 ((
ušt32_t
)
DMA_CCR_PL
è

	)

364 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PRIORITY_LOW
 ) || \

	)

365 ((
PRIORITY
è=ð
DMA_PRIORITY_MEDIUM
) || \

366 ((
PRIORITY
è=ð
DMA_PRIORITY_HIGH
) || \

367 ((
PRIORITY
è=ð
DMA_PRIORITY_VERY_HIGH
))

377 
	#DMA_IT_TC
 ((
ušt32_t
)
DMA_CCR_TCIE
)

	)

378 
	#DMA_IT_HT
 ((
ušt32_t
)
DMA_CCR_HTIE
)

	)

379 
	#DMA_IT_TE
 ((
ušt32_t
)
DMA_CCR_TEIE
)

	)

389 
	#DMA_FLAG_GL1
 ((
ušt32_t
)0x00000001U)

	)

390 
	#DMA_FLAG_TC1
 ((
ušt32_t
)0x00000002U)

	)

391 
	#DMA_FLAG_HT1
 ((
ušt32_t
)0x00000004U)

	)

392 
	#DMA_FLAG_TE1
 ((
ušt32_t
)0x00000008U)

	)

393 
	#DMA_FLAG_GL2
 ((
ušt32_t
)0x00000010U)

	)

394 
	#DMA_FLAG_TC2
 ((
ušt32_t
)0x00000020U)

	)

395 
	#DMA_FLAG_HT2
 ((
ušt32_t
)0x00000040U)

	)

396 
	#DMA_FLAG_TE2
 ((
ušt32_t
)0x00000080U)

	)

397 
	#DMA_FLAG_GL3
 ((
ušt32_t
)0x00000100U)

	)

398 
	#DMA_FLAG_TC3
 ((
ušt32_t
)0x00000200U)

	)

399 
	#DMA_FLAG_HT3
 ((
ušt32_t
)0x00000400U)

	)

400 
	#DMA_FLAG_TE3
 ((
ušt32_t
)0x00000800U)

	)

401 
	#DMA_FLAG_GL4
 ((
ušt32_t
)0x00001000U)

	)

402 
	#DMA_FLAG_TC4
 ((
ušt32_t
)0x00002000U)

	)

403 
	#DMA_FLAG_HT4
 ((
ušt32_t
)0x00004000U)

	)

404 
	#DMA_FLAG_TE4
 ((
ušt32_t
)0x00008000U)

	)

405 
	#DMA_FLAG_GL5
 ((
ušt32_t
)0x00010000U)

	)

406 
	#DMA_FLAG_TC5
 ((
ušt32_t
)0x00020000U)

	)

407 
	#DMA_FLAG_HT5
 ((
ušt32_t
)0x00040000U)

	)

408 
	#DMA_FLAG_TE5
 ((
ušt32_t
)0x00080000U)

	)

409 
	#DMA_FLAG_GL6
 ((
ušt32_t
)0x00100000U)

	)

410 
	#DMA_FLAG_TC6
 ((
ušt32_t
)0x00200000U)

	)

411 
	#DMA_FLAG_HT6
 ((
ušt32_t
)0x00400000U)

	)

412 
	#DMA_FLAG_TE6
 ((
ušt32_t
)0x00800000U)

	)

413 
	#DMA_FLAG_GL7
 ((
ušt32_t
)0x01000000U)

	)

414 
	#DMA_FLAG_TC7
 ((
ušt32_t
)0x02000000U)

	)

415 
	#DMA_FLAG_HT7
 ((
ušt32_t
)0x04000000U)

	)

416 
	#DMA_FLAG_TE7
 ((
ušt32_t
)0x08000000U)

	)

437 
	#__HAL_DMA_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA_STATE_RESET
)

	)

444 
	#__HAL_DMA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CCR
 |ð
DMA_CCR_EN
)

	)

451 
	#__HAL_DMA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CCR
 &ð~
DMA_CCR_EN
)

	)

462 #ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
)

463 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
è\

	)

464 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

465 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

466 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

467 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

468 
DMA_FLAG_TC5
)

470 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
è\

	)

471 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

472 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

473 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

474 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

475 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TC5
 :\

476 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TC6
 :\

477 
DMA_FLAG_TC7
)

484 #ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
)

485 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

	)

486 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

487 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

488 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

489 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

490 
DMA_FLAG_HT5
)

492 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

	)

493 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

494 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

495 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

496 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

497 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_HT5
 :\

498 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_HT6
 :\

499 
DMA_FLAG_HT7
)

506 #ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
)

507 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

	)

508 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

509 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

510 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

511 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

512 
DMA_FLAG_TE5
)

514 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

	)

515 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

516 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

517 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

518 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

519 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TE5
 :\

520 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TE6
 :\

521 
DMA_FLAG_TE7
)

528 #ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
)

529 
	#__HAL_DMA_GET_GI_FLAG_INDEX
(
__HANDLE__
)\

	)

530 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_ISR_GIF1
 :\

531 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_ISR_GIF2
 :\

532 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_ISR_GIF3
 :\

533 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_ISR_GIF4
 :\

534 
DMA_ISR_GIF5
)

536 
	#__HAL_DMA_GET_GI_FLAG_INDEX
(
__HANDLE__
)\

	)

537 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_ISR_GIF1
 :\

538 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_ISR_GIF2
 :\

539 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_ISR_GIF3
 :\

540 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_ISR_GIF4
 :\

541 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_ISR_GIF5
 :\

542 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_ISR_GIF6
 :\

543 
DMA_ISR_GIF7
)

557 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
ISR
 & (__FLAG__))

	)

571 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
IFCR
 = (__FLAG__))

	)

583 
	#__HAL_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CCR
 |ð(__INTERRUPT__))

	)

595 
	#__HAL_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CCR
 &ð~(__INTERRUPT__))

	)

607 
	#__HAL_DMA_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CCR
 & (__INTERRUPT__)))

	)

615 
	#__HAL_DMA_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CNDTR
)

	)

632 
HAL_StusTy³Def
 
HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
);

633 
HAL_StusTy³Def
 
HAL_DMA_DeIn™
 (
DMA_HªdËTy³Def
 *
hdma
);

644 
HAL_StusTy³Def
 
HAL_DMA_S¹
 (
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

645 
HAL_StusTy³Def
 
HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

646 
HAL_StusTy³Def
 
HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

647 
HAL_StusTy³Def
 
HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
);

648 
HAL_StusTy³Def
 
HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
);

649 
HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
);

659 
HAL_DMA_S‹Ty³Def
 
HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
);

660 
ušt32_t
 
HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

687 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash.h

37 #iâdeà
__STM32L0xx_HAL_FLASH_H


38 
	#__STM32L0xx_HAL_FLASH_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

58 
	#FLASH_TIMEOUT_VALUE
 (50000Uè

	)

59 
	#FLASH_SIZE_DATA_REGISTER
 
FLASHSIZE_BASE


	)

68 
	#IS_FLASH_TYPEPROGRAM
(
_VALUE_
è((_VALUE_è=ð
FLASH_TYPEPROGRAM_WORD
)

	)

70 
	#IS_FLASH_LATENCY
(
__LATENCY__
è(((__LATENCY__è=ð
FLASH_LATENCY_0
è|| \

	)

71 ((
__LATENCY__
è=ð
FLASH_LATENCY_1
))

87 
FLASH_PROC_NONE
 = 0,

88 
FLASH_PROC_PAGEERASE
 = 1,

89 
FLASH_PROC_PROGRAM
 = 2,

90 } 
	tFLASH_Proûdu»Ty³Def
;

97 
__IO
 
FLASH_Proûdu»Ty³Def
 
Proûdu»OnGošg
;

99 
__IO
 
ušt32_t
 
NbPagesToE¿£
;

101 
__IO
 
ušt32_t
 
Add»ss
;

103 
__IO
 
ušt32_t
 
Page
;

105 
HAL_LockTy³Def
 
Lock
;

107 
__IO
 
ušt32_t
 
E¼ÜCode
;

109 } 
	tFLASH_ProûssTy³Def
;

124 
	#HAL_FLASH_ERROR_NONE
 0x00U

	)

125 
	#HAL_FLASH_ERROR_PGA
 0x01U

	)

126 
	#HAL_FLASH_ERROR_WRP
 0x02U

	)

127 
	#HAL_FLASH_ERROR_OPTV
 0x04U

	)

128 
	#HAL_FLASH_ERROR_SIZE
 0x08U

	)

129 
	#HAL_FLASH_ERROR_RD
 0x10U

	)

130 
	#HAL_FLASH_ERROR_FWWERR
 0x20U

	)

131 
	#HAL_FLASH_ERROR_NOTZERO
 0x40U

	)

141 
	#FLASH_SIZE
 (
ušt32_t
)((*((ušt32_ˆ*)
FLASHSIZE_BASE
)&0xFFFFè* 1024U)

	)

142 
	#FLASH_PAGE_SIZE
 ((
ušt32_t
)128Uè

	)

151 
	#FLASH_TYPEPROGRAM_WORD
 ((
ušt32_t
)0x02Uè

	)

160 
	#FLASH_LATENCY_0
 ((
ušt32_t
)0x00000000Uè

	)

161 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY


	)

171 
	#FLASH_IT_EOP
 
FLASH_PECR_EOPIE


	)

172 
	#FLASH_IT_ERR
 
FLASH_PECR_ERRIE


	)

181 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

182 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

183 
	#FLASH_FLAG_ENDHV
 
FLASH_SR_HVOFF


	)

184 
	#FLASH_FLAG_READY
 
FLASH_SR_READY


	)

185 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

186 
	#FLASH_FLAG_PGAERR
 
FLASH_SR_PGAERR


	)

187 
	#FLASH_FLAG_SIZERR
 
FLASH_SR_SIZERR


	)

188 
	#FLASH_FLAG_OPTVERR
 
FLASH_SR_OPTVERR


	)

189 
	#FLASH_FLAG_RDERR
 
FLASH_SR_RDERR


	)

190 
	#FLASH_FLAG_FWWERR
 
FLASH_SR_FWWERR


	)

191 
	#FLASH_FLAG_NOTZEROERR
 
FLASH_SR_NOTZEROERR


	)

201 
	#FLASH_PDKEY1
 ((
ušt32_t
)0x04152637Uè

	)

202 
	#FLASH_PDKEY2
 ((
ušt32_t
)0xFAFBFCFDUè

	)

205 
	#FLASH_PEKEY1
 ((
ušt32_t
)0x89ABCDEFUè

	)

206 
	#FLASH_PEKEY2
 ((
ušt32_t
)0x02030405Uè

	)

210 
	#FLASH_PRGKEY1
 ((
ušt32_t
)0x8C9DAEBFUè

	)

211 
	#FLASH_PRGKEY2
 ((
ušt32_t
)0x13141516Uè

	)

214 
	#FLASH_OPTKEY1
 ((
ušt32_t
)0xFBEAD9C8Uè

	)

215 
	#FLASH_OPTKEY2
 ((
ušt32_t
)0x24252627Uè

	)

223 #ià
defšed
 ( 
__ICCARM__
 )

224 
	#IÁ”ru±Ty³_ACTLR_DISMCYCINT_Msk
 
IÁTy³_ACTLR_DISMCYCINT_Msk


	)

252 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
è
	`SET_BIT
((
FLASH
->
PECR
), (__INTERRUPT__))

	)

262 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
è
	`CLEAR_BIT
((
FLASH
->
PECR
), (
ušt32_t
)(__INTERRUPT__))

	)

281 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è(((
FLASH
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

297 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
è((
FLASH
->
SR
èð(__FLAG__))

	)

308 
	~"¡m32l0xx_h®_æash_ex.h
"

309 
	~"¡m32l0xx_h®_æash_¿mfunc.h
"

320 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, ušt32_ˆ
D©a
);

321 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, ušt32_ˆ
D©a
);

324 
HAL_FLASH_IRQHªdËr
();

326 
HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
);

327 
HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
);

337 
HAL_StusTy³Def
 
HAL_FLASH_UÆock
();

338 
HAL_StusTy³Def
 
HAL_FLASH_Lock
();

339 
HAL_StusTy³Def
 
HAL_FLASH_OB_UÆock
();

340 
HAL_StusTy³Def
 
HAL_FLASH_OB_Lock
();

341 
HAL_StusTy³Def
 
HAL_FLASH_OB_Launch
();

351 
ušt32_t
 
HAL_FLASH_G‘E¼Ü
();

365 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

379 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ex.h

37 #iâdeà
__STM32L0xx_HAL_FLASH_EX_H


38 
	#__STM32L0xx_HAL_FLASH_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

58 
	#FLASH_SIZE_DATA_REGISTER
 
FLASHSIZE_BASE


	)

60 
	#FLASH_NBPAGES_MAX
 (
FLASH_SIZE
 / 
FLASH_PAGE_SIZE
)

	)

62 
	#WRP_MASK_LOW
 (0x0000FFFFU)

	)

63 
	#WRP_MASK_HIGH
 (0xFFFF0000U)

	)

73 
	#IS_FLASH_TYPEERASE
(
__VALUE__
è(((__VALUE__è=ð
FLASH_TYPEERASE_PAGES
))

	)

75 
	#IS_OPTIONBYTE
(
__VALUE__
è(((__VALUE__è<ð(
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | \

	)

76 
OPTIONBYTE_USER
 | 
OPTIONBYTE_BOR
 | 
OPTIONBYTE_BOOT_BIT1
)))

78 
	#IS_WRPSTATE
(
__VALUE__
è(((__VALUE__è=ð
OB_WRPSTATE_DISABLE
è|| \

	)

79 ((
__VALUE__
è=ð
OB_WRPSTATE_ENABLE
))

81 
	#IS_OB_WRP
(
__PAGE__
è(((__PAGE__è!ð0x0000000U))

	)

83 
	#IS_OB_RDP
(
__LEVEL__
è(((__LEVEL__è=ð
OB_RDP_LEVEL_0
è||\

	)

84 ((
__LEVEL__
è=ð
OB_RDP_LEVEL_1
) ||\

85 ((
__LEVEL__
è=ð
OB_RDP_LEVEL_2
))

87 
	#IS_OB_BOR_LEVEL
(
__LEVEL__
è(((__LEVEL__è=ð
OB_BOR_OFF
è|| \

	)

88 ((
__LEVEL__
è=ð
OB_BOR_LEVEL1
) || \

89 ((
__LEVEL__
è=ð
OB_BOR_LEVEL2
) || \

90 ((
__LEVEL__
è=ð
OB_BOR_LEVEL3
) || \

91 ((
__LEVEL__
è=ð
OB_BOR_LEVEL4
) || \

92 ((
__LEVEL__
è=ð
OB_BOR_LEVEL5
))

94 
	#IS_OB_IWDG_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
OB_IWDG_SW
è|| ((__SOURCE__è=ð
OB_IWDG_HW
))

	)

96 
	#IS_OB_STOP_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
OB_STOP_NORST
è|| ((__SOURCE__è=ð
OB_STOP_RST
))

	)

98 
	#IS_OB_STDBY_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
OB_STDBY_NORST
è|| ((__SOURCE__è=ð
OB_STDBY_RST
))

	)

100 #ià
defšed
(
FLASH_OPTR_WPRMOD
è&& defšed(
FLASH_OPTR_BFB2
)

102 
	#IS_OBEX
(
__VALUE__
è(((__VALUE__è=ð
OPTIONBYTE_PCROP
è|| ((__VALUE__è=ð
OPTIONBYTE_BOOTCONFIG
))

	)

104 #–ià
defšed
(
FLASH_OPTR_WPRMOD
è&& !defšed(
FLASH_OPTR_BFB2
)

106 
	#IS_OBEX
(
__VALUE__
è((__VALUE__è=ð
OPTIONBYTE_PCROP
)

	)

108 #–ià!
defšed
(
FLASH_OPTR_WPRMOD
è&& defšed(
FLASH_OPTR_BFB2
)

110 
	#IS_OBEX
(
__VALUE__
è((__VALUE__è=ð
OPTIONBYTE_BOOTCONFIG
)

	)

114 #ià
defšed
(
FLASH_OPTR_WPRMOD
)

116 
	#IS_PCROPSTATE
(
__VALUE__
è(((__VALUE__è=ð
OB_PCROP_STATE_DISABLE
è|| \

	)

117 ((
__VALUE__
è=ð
OB_PCROP_STATE_ENABLE
))

119 
	#IS_OB_PCROP
(
__PAGE__
è(((__PAGE__è!ð0x0000000U))

	)

122 #ià
defšed
(
FLASH_OPTR_BFB2
)

124 
	#IS_OB_BOOT_BANK
(
__BANK__
è(((__BANK__è=ð
OB_BOOT_BANK2
è|| ((__BANK__è=ð
OB_BOOT_BANK1
))

	)

128 
	#IS_OB_BOOT1
(
__BOOT_BIT1__
è(((__BOOT_BIT1__è=ð
OB_BOOT_BIT1_RESET
è|| ((__BOOT_BIT1__è=ð
OB_BOOT_BIT1_SET
))

	)

129 
	#IS_TYPEPROGRAMDATA
(
__VALUE__
è(((__VALUE__è=ð
FLASH_TYPEPROGRAMDATA_BYTE
è|| \

	)

130 ((
__VALUE__
è=ð
FLASH_TYPEPROGRAMDATA_HALFWORD
) || \

131 ((
__VALUE__
è=ð
FLASH_TYPEPROGRAMDATA_WORD
))

138 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
è|| defšed (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

140 
	#IS_FLASH_DATA_ADDRESS
(
__ADDRESS__
è(((__ADDRESS__è>ð
DATA_EEPROM_BASE
è&& ((__ADDRESS__è<ð
DATA_EEPROM_BANK2_END
))

	)

141 
	#IS_FLASH_DATA_BANK1_ADDRESS
(
__ADDRESS__
è(((__ADDRESS__è>ð
DATA_EEPROM_BASE
è&& ((__ADDRESS__è<ð
DATA_EEPROM_BANK1_END
))

	)

142 
	#IS_FLASH_DATA_BANK2_ADDRESS
(
__ADDRESS__
è(((__ADDRESS__è>ð
DATA_EEPROM_BANK2_BASE
è&& ((__ADDRESS__è<ð
DATA_EEPROM_BANK2_END
))

	)

143 
	#IS_FLASH_PROGRAM_ADDRESS
(
__ADDRESS__
è(((__ADDRESS__è>ð
FLASH_BASE
è&& ((__ADDRESS__è< (FLASH_BASE + 
FLASH_SIZE
)))

	)

144 
	#IS_FLASH_PROGRAM_BANK1_ADDRESS
(
__ADDRESS__
è(((__ADDRESS__è>ð
FLASH_BASE
è&& ((__ADDRESS__è< (FLASH_BASE + (
FLASH_SIZE
 >> 1))))

	)

145 
	#IS_FLASH_PROGRAM_BANK2_ADDRESS
(
__ADDRESS__
è(((__ADDRESS__è>ð
FLASH_BANK2_BASE
è&& ((__ADDRESS__è< (
FLASH_BASE
 + 
FLASH_SIZE
)))

	)

147 
	#IS_FLASH_DATA_ADDRESS
(
__ADDRESS__
è(((__ADDRESS__è>ð
DATA_EEPROM_BASE
è&& ((__ADDRESS__è<ð
DATA_EEPROM_END
))

	)

148 
	#IS_FLASH_PROGRAM_ADDRESS
(
__ADDRESS__
è(((__ADDRESS__è>ð
FLASH_BASE
è&& ((__ADDRESS__è< (FLASH_BASE + 
FLASH_SIZE
)))

	)

151 
	#IS_NBPAGES
(
__PAGES__
è(((__PAGES__è>ð1è&& ((__PAGES__è<ð
FLASH_NBPAGES_MAX
))

	)

171 
ušt32_t
 
Ty³E¿£
;

174 
ušt32_t
 
PageAdd»ss
;

177 
ušt32_t
 
NbPages
;

180 } 
	tFLASH_E¿£In™Ty³Def
;

187 
ušt32_t
 
O±iÚTy³
;

190 
ušt32_t
 
WRPS‹
;

193 
ušt32_t
 
WRPSeùÜ
;

196 #ià
defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

197 
ušt32_t
 
WRPSeùÜ2
;

201 
ušt8_t
 
RDPLev–
;

204 
ušt8_t
 
BORLev–
;

207 
ušt8_t
 
USERCÚfig
;

211 
ušt8_t
 
BOOTB™1CÚfig
;

213 } 
	tFLASH_OBProg¿mIn™Ty³Def
;

215 #ià
defšed
(
FLASH_OPTR_WPRMOD
è|| defšed(
FLASH_OPTR_BFB2
)

221 
ušt32_t
 
O±iÚTy³
;

224 #ià
defšed
(
FLASH_OPTR_WPRMOD
)

225 
ušt32_t
 
PCROPS‹
;

228 
ušt32_t
 
PCROPSeùÜ
;

231 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
è|| defšed (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

232 
ušt32_t
 
PCROPSeùÜ2
;

237 #ià
defšed
(
FLASH_OPTR_BFB2
)

238 
ušt16_t
 
BoÙCÚfig
;

241 } 
	tFLASH_AdvOBProg¿mIn™Ty³Def
;

258 
	#FLASH_TYPEERASE_PAGES
 ((
ušt32_t
)0x00Uè

	)

267 
	#OPTIONBYTE_WRP
 ((
ušt32_t
)0x01Uè

	)

268 
	#OPTIONBYTE_RDP
 ((
ušt32_t
)0x02Uè

	)

269 
	#OPTIONBYTE_USER
 ((
ušt32_t
)0x04Uè

	)

270 
	#OPTIONBYTE_BOR
 ((
ušt32_t
)0x08Uè

	)

271 
	#OPTIONBYTE_BOOT_BIT1
 ((
ušt32_t
)0x10Uè

	)

280 
	#OB_WRPSTATE_DISABLE
 ((
ušt32_t
)0x00Uè

	)

281 
	#OB_WRPSTATE_ENABLE
 ((
ušt32_t
)0x01Uè

	)

287 #ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
è|| defšed (
STM32L031xx
è|| defšed (
STM32L041xx
)

291 
	#OB_WRP_Pages0to31
 ((
ušt32_t
)0x00000001Uè

	)

292 
	#OB_WRP_Pages32to63
 ((
ušt32_t
)0x00000002Uè

	)

293 
	#OB_WRP_Pages64to95
 ((
ušt32_t
)0x00000004Uè

	)

294 
	#OB_WRP_Pages96to127
 ((
ušt32_t
)0x00000008Uè

	)

295 
	#OB_WRP_Pages128to159
 ((
ušt32_t
)0x00000010Uè

	)

296 
	#OB_WRP_Pages160to191
 ((
ušt32_t
)0x00000020Uè

	)

297 
	#OB_WRP_Pages192to223
 ((
ušt32_t
)0x00000040Uè

	)

298 
	#OB_WRP_Pages224to255
 ((
ušt32_t
)0x00000080Uè

	)

299 
	#OB_WRP_AÎPages
 ((
ušt32_t
)0x000000FFUè

	)

303 #–ià
defšed
 (
STM32L051xx
è|| defšed (
STM32L052xx
è|| defšed (
STM32L053xx
è|| defšed (
STM32L061xx
è|| defšed (
STM32L062xx
è|| defšed (
STM32L063xx
)

307 
	#OB_WRP_Pages0to31
 ((
ušt32_t
)0x00000001Uè

	)

308 
	#OB_WRP_Pages32to63
 ((
ušt32_t
)0x00000002Uè

	)

309 
	#OB_WRP_Pages64to95
 ((
ušt32_t
)0x00000004Uè

	)

310 
	#OB_WRP_Pages96to127
 ((
ušt32_t
)0x00000008Uè

	)

311 
	#OB_WRP_Pages128to159
 ((
ušt32_t
)0x00000010Uè

	)

312 
	#OB_WRP_Pages160to191
 ((
ušt32_t
)0x00000020Uè

	)

313 
	#OB_WRP_Pages192to223
 ((
ušt32_t
)0x00000040Uè

	)

314 
	#OB_WRP_Pages224to255
 ((
ušt32_t
)0x00000080Uè

	)

315 
	#OB_WRP_Pages256to287
 ((
ušt32_t
)0x00000100Uè

	)

316 
	#OB_WRP_Pages288to319
 ((
ušt32_t
)0x00000200Uè

	)

317 
	#OB_WRP_Pages320to351
 ((
ušt32_t
)0x00000400Uè

	)

318 
	#OB_WRP_Pages352to383
 ((
ušt32_t
)0x00000800Uè

	)

319 
	#OB_WRP_Pages384to415
 ((
ušt32_t
)0x00001000Uè

	)

320 
	#OB_WRP_Pages416to447
 ((
ušt32_t
)0x00002000Uè

	)

321 
	#OB_WRP_Pages448to479
 ((
ušt32_t
)0x00004000Uè

	)

322 
	#OB_WRP_Pages480to511
 ((
ušt32_t
)0x00008000Uè

	)

323 
	#OB_WRP_AÎPages
 ((
ušt32_t
)0x0000FFFFUè

	)

328 #–ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
è|| defšed (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

332 
	#OB_WRP_Pages0to31
 ((
ušt32_t
)0x00000001Uè

	)

333 
	#OB_WRP_Pages32to63
 ((
ušt32_t
)0x00000002Uè

	)

334 
	#OB_WRP_Pages64to95
 ((
ušt32_t
)0x00000004Uè

	)

335 
	#OB_WRP_Pages96to127
 ((
ušt32_t
)0x00000008Uè

	)

336 
	#OB_WRP_Pages128to159
 ((
ušt32_t
)0x00000010Uè

	)

337 
	#OB_WRP_Pages160to191
 ((
ušt32_t
)0x00000020Uè

	)

338 
	#OB_WRP_Pages192to223
 ((
ušt32_t
)0x00000040Uè

	)

339 
	#OB_WRP_Pages224to255
 ((
ušt32_t
)0x00000080Uè

	)

340 
	#OB_WRP_Pages256to287
 ((
ušt32_t
)0x00000100Uè

	)

341 
	#OB_WRP_Pages288to319
 ((
ušt32_t
)0x00000200Uè

	)

342 
	#OB_WRP_Pages320to351
 ((
ušt32_t
)0x00000400Uè

	)

343 
	#OB_WRP_Pages352to383
 ((
ušt32_t
)0x00000800Uè

	)

344 
	#OB_WRP_Pages384to415
 ((
ušt32_t
)0x00001000Uè

	)

345 
	#OB_WRP_Pages416to447
 ((
ušt32_t
)0x00002000Uè

	)

346 
	#OB_WRP_Pages448to479
 ((
ušt32_t
)0x00004000Uè

	)

347 
	#OB_WRP_Pages480to511
 ((
ušt32_t
)0x00008000Uè

	)

348 
	#OB_WRP_Pages512to543
 ((
ušt32_t
)0x00010000Uè

	)

349 
	#OB_WRP_Pages544to575
 ((
ušt32_t
)0x00020000Uè

	)

350 
	#OB_WRP_Pages576to607
 ((
ušt32_t
)0x00040000Uè

	)

351 
	#OB_WRP_Pages608to639
 ((
ušt32_t
)0x00080000Uè

	)

352 
	#OB_WRP_Pages640to671
 ((
ušt32_t
)0x00100000Uè

	)

353 
	#OB_WRP_Pages672to703
 ((
ušt32_t
)0x00200000Uè

	)

354 
	#OB_WRP_Pages704to735
 ((
ušt32_t
)0x00400000Uè

	)

355 
	#OB_WRP_Pages736to767
 ((
ušt32_t
)0x00800000Uè

	)

356 
	#OB_WRP_Pages768to799
 ((
ušt32_t
)0x01000000Uè

	)

357 
	#OB_WRP_Pages800to831
 ((
ušt32_t
)0x02000000Uè

	)

358 
	#OB_WRP_Pages832to863
 ((
ušt32_t
)0x04000000Uè

	)

359 
	#OB_WRP_Pages864to895
 ((
ušt32_t
)0x08000000Uè

	)

360 
	#OB_WRP_Pages896to927
 ((
ušt32_t
)0x10000000Uè

	)

361 
	#OB_WRP_Pages928to959
 ((
ušt32_t
)0x20000000Uè

	)

362 
	#OB_WRP_Pages960to991
 ((
ušt32_t
)0x40000000Uè

	)

363 
	#OB_WRP_Pages992to1023
 ((
ušt32_t
)0x80000000Uè

	)

364 
	#OB_WRP_AÎPages
 ((
ušt32_t
)0xFFFFFFFFUè

	)

372 
	#OB_WRP2_Pages1024to1055
 ((
ušt32_t
)0x00000001Uè

	)

373 
	#OB_WRP2_Pages1056to1087
 ((
ušt32_t
)0x00000002Uè

	)

374 
	#OB_WRP2_Pages1088to1119
 ((
ušt32_t
)0x00000004Uè

	)

375 
	#OB_WRP2_Pages1120to1151
 ((
ušt32_t
)0x00000008Uè

	)

376 
	#OB_WRP2_Pages1152to1183
 ((
ušt32_t
)0x00000010Uè

	)

377 
	#OB_WRP2_Pages1184to1215
 ((
ušt32_t
)0x00000020Uè

	)

378 
	#OB_WRP2_Pages1216to1247
 ((
ušt32_t
)0x00000040Uè

	)

379 
	#OB_WRP2_Pages1248to1279
 ((
ušt32_t
)0x00000080Uè

	)

380 
	#OB_WRP2_Pages1280to1311
 ((
ušt32_t
)0x00000100Uè

	)

381 
	#OB_WRP2_Pages1312to1343
 ((
ušt32_t
)0x00000200Uè

	)

382 
	#OB_WRP2_Pages1344to1375
 ((
ušt32_t
)0x00000400Uè

	)

383 
	#OB_WRP2_Pages1376to1407
 ((
ušt32_t
)0x00000800Uè

	)

384 
	#OB_WRP2_Pages1408to1439
 ((
ušt32_t
)0x00001000Uè

	)

385 
	#OB_WRP2_Pages1440to1471
 ((
ušt32_t
)0x00002000Uè

	)

386 
	#OB_WRP2_Pages1472to1503
 ((
ušt32_t
)0x00004000Uè

	)

387 
	#OB_WRP2_Pages1504to1535
 ((
ušt32_t
)0x00008000Uè

	)

388 
	#OB_WRP2_AÎPages
 ((
ušt32_t
)0x0000FFFFUè

	)

397 
	#OB_RDP_LEVEL_0
 ((
ušt8_t
)0xAAU)

	)

398 
	#OB_RDP_LEVEL_1
 ((
ušt8_t
)0xBBU)

	)

399 
	#OB_RDP_LEVEL_2
 ((
ušt8_t
)0xCCUè

	)

410 
	#OB_BOR_OFF
 ((
ušt8_t
)0x00Uè

	)

412 
	#OB_BOR_LEVEL1
 ((
ušt8_t
)0x08Uè

	)

413 
	#OB_BOR_LEVEL2
 ((
ušt8_t
)0x09Uè

	)

414 
	#OB_BOR_LEVEL3
 ((
ušt8_t
)0x0AUè

	)

415 
	#OB_BOR_LEVEL4
 ((
ušt8_t
)0x0BUè

	)

416 
	#OB_BOR_LEVEL5
 ((
ušt8_t
)0x0CUè

	)

426 
	#OB_IWDG_SW
 ((
ušt8_t
)0x10Uè

	)

427 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00Uè

	)

437 
	#OB_STOP_NORST
 ((
ušt8_t
)0x20Uè

	)

438 
	#OB_STOP_RST
 ((
ušt8_t
)0x00Uè

	)

447 
	#OB_STDBY_NORST
 ((
ušt8_t
)0x40Uè

	)

448 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00Uè

	)

454 #ià
defšed
(
FLASH_OPTR_WPRMOD
)

460 
	#OPTIONBYTE_PCROP
 ((
ušt32_t
)0x01Uè

	)

468 #ià
defšed
(
FLASH_OPTR_BFB2
)

474 
	#OPTIONBYTE_BOOTCONFIG
 ((
ušt32_t
)0x02Uè

	)

482 #ià
defšed
(
FLASH_OPTR_WPRMOD
)

487 
	#OB_PCROP_STATE_DISABLE
 ((
ušt32_t
)0x00Uè

	)

488 
	#OB_PCROP_STATE_ENABLE
 ((
ušt32_t
)0x01Uè

	)

497 
	#OB_PCROP_DESELECTED
 ((
ušt16_t
)0x0000Uè

	)

498 
	#OB_PCROP_SELECTED
 ((
ušt16_t
)
FLASH_OPTR_WPRMOD
è

	)

505 #ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
è|| defšed (
STM32L031xx
è|| defšed (
STM32L041xx
)

509 
	#OB_PCROP_Pages0to31
 ((
ušt32_t
)0x00000001Uè

	)

510 
	#OB_PCROP_Pages32to63
 ((
ušt32_t
)0x00000002Uè

	)

511 
	#OB_PCROP_Pages64to95
 ((
ušt32_t
)0x00000004Uè

	)

512 
	#OB_PCROP_Pages96to127
 ((
ušt32_t
)0x00000008Uè

	)

513 
	#OB_PCROP_Pages128to159
 ((
ušt32_t
)0x00000010Uè

	)

514 
	#OB_PCROP_Pages160to191
 ((
ušt32_t
)0x00000020Uè

	)

515 
	#OB_PCROP_Pages192to223
 ((
ušt32_t
)0x00000040Uè

	)

516 
	#OB_PCROP_Pages224to255
 ((
ušt32_t
)0x00000080Uè

	)

517 
	#OB_PCROP_AÎPages
 ((
ušt32_t
)0x000000FFUè

	)

521 #–ià
defšed
 (
STM32L051xx
è|| defšed (
STM32L052xx
è|| defšed (
STM32L053xx
è|| defšed (
STM32L061xx
è|| defšed (
STM32L062xx
è|| defšed (
STM32L063xx
)

525 
	#OB_PCROP_Pages0to31
 ((
ušt32_t
)0x00000001Uè

	)

526 
	#OB_PCROP_Pages32to63
 ((
ušt32_t
)0x00000002Uè

	)

527 
	#OB_PCROP_Pages64to95
 ((
ušt32_t
)0x00000004Uè

	)

528 
	#OB_PCROP_Pages96to127
 ((
ušt32_t
)0x00000008Uè

	)

529 
	#OB_PCROP_Pages128to159
 ((
ušt32_t
)0x00000010Uè

	)

530 
	#OB_PCROP_Pages160to191
 ((
ušt32_t
)0x00000020Uè

	)

531 
	#OB_PCROP_Pages192to223
 ((
ušt32_t
)0x00000040Uè

	)

532 
	#OB_PCROP_Pages224to255
 ((
ušt32_t
)0x00000080Uè

	)

533 
	#OB_PCROP_Pages256to287
 ((
ušt32_t
)0x00000100Uè

	)

534 
	#OB_PCROP_Pages288to319
 ((
ušt32_t
)0x00000200Uè

	)

535 
	#OB_PCROP_Pages320to351
 ((
ušt32_t
)0x00000400Uè

	)

536 
	#OB_PCROP_Pages352to383
 ((
ušt32_t
)0x00000800Uè

	)

537 
	#OB_PCROP_Pages384to415
 ((
ušt32_t
)0x00001000Uè

	)

538 
	#OB_PCROP_Pages416to447
 ((
ušt32_t
)0x00002000Uè

	)

539 
	#OB_PCROP_Pages448to479
 ((
ušt32_t
)0x00004000Uè

	)

540 
	#OB_PCROP_Pages480to511
 ((
ušt32_t
)0x00008000Uè

	)

541 
	#OB_PCROP_AÎPages
 ((
ušt32_t
)0x0000FFFFUè

	)

547 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
è|| defšed (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

551 
	#OB_PCROP_Pages0to31
 ((
ušt32_t
)0x00000001Uè

	)

552 
	#OB_PCROP_Pages32to63
 ((
ušt32_t
)0x00000002Uè

	)

553 
	#OB_PCROP_Pages64to95
 ((
ušt32_t
)0x00000004Uè

	)

554 
	#OB_PCROP_Pages96to127
 ((
ušt32_t
)0x00000008Uè

	)

555 
	#OB_PCROP_Pages128to159
 ((
ušt32_t
)0x00000010Uè

	)

556 
	#OB_PCROP_Pages160to191
 ((
ušt32_t
)0x00000020Uè

	)

557 
	#OB_PCROP_Pages192to223
 ((
ušt32_t
)0x00000040Uè

	)

558 
	#OB_PCROP_Pages224to255
 ((
ušt32_t
)0x00000080Uè

	)

559 
	#OB_PCROP_Pages256to287
 ((
ušt32_t
)0x00000100Uè

	)

560 
	#OB_PCROP_Pages288to319
 ((
ušt32_t
)0x00000200Uè

	)

561 
	#OB_PCROP_Pages320to351
 ((
ušt32_t
)0x00000400Uè

	)

562 
	#OB_PCROP_Pages352to383
 ((
ušt32_t
)0x00000800Uè

	)

563 
	#OB_PCROP_Pages384to415
 ((
ušt32_t
)0x00001000Uè

	)

564 
	#OB_PCROP_Pages416to447
 ((
ušt32_t
)0x00002000Uè

	)

565 
	#OB_PCROP_Pages448to479
 ((
ušt32_t
)0x00004000Uè

	)

566 
	#OB_PCROP_Pages480to511
 ((
ušt32_t
)0x00008000Uè

	)

567 
	#OB_PCROP_Pages512to543
 ((
ušt32_t
)0x00010000Uè

	)

568 
	#OB_PCROP_Pages544to575
 ((
ušt32_t
)0x00020000Uè

	)

569 
	#OB_PCROP_Pages576to607
 ((
ušt32_t
)0x00040000Uè

	)

570 
	#OB_PCROP_Pages608to639
 ((
ušt32_t
)0x00080000Uè

	)

571 
	#OB_PCROP_Pages640to671
 ((
ušt32_t
)0x00100000Uè

	)

572 
	#OB_PCROP_Pages672to703
 ((
ušt32_t
)0x00200000Uè

	)

573 
	#OB_PCROP_Pages704to735
 ((
ušt32_t
)0x00400000Uè

	)

574 
	#OB_PCROP_Pages736to767
 ((
ušt32_t
)0x00800000Uè

	)

575 
	#OB_PCROP_Pages768to799
 ((
ušt32_t
)0x01000000Uè

	)

576 
	#OB_PCROP_Pages800to831
 ((
ušt32_t
)0x02000000Uè

	)

577 
	#OB_PCROP_Pages832to863
 ((
ušt32_t
)0x04000000Uè

	)

578 
	#OB_PCROP_Pages864to895
 ((
ušt32_t
)0x08000000Uè

	)

579 
	#OB_PCROP_Pages896to927
 ((
ušt32_t
)0x10000000Uè

	)

580 
	#OB_PCROP_Pages928to959
 ((
ušt32_t
)0x20000000Uè

	)

581 
	#OB_PCROP_Pages960to991
 ((
ušt32_t
)0x40000000Uè

	)

582 
	#OB_PCROP_Pages992to1023
 ((
ušt32_t
)0x80000000Uè

	)

583 
	#OB_PCROP_AÎPages
 ((
ušt32_t
)0xFFFFFFFFUè

	)

591 
	#OB_PCROP2_Pages1024to1055
 ((
ušt32_t
)0x00000001Uè

	)

592 
	#OB_PCROP2_Pages1056to1087
 ((
ušt32_t
)0x00000002Uè

	)

593 
	#OB_PCROP2_Pages1088to1119
 ((
ušt32_t
)0x00000004Uè

	)

594 
	#OB_PCROP2_Pages1120to1151
 ((
ušt32_t
)0x00000008Uè

	)

595 
	#OB_PCROP2_Pages1152to1183
 ((
ušt32_t
)0x00000010Uè

	)

596 
	#OB_PCROP2_Pages1184to1215
 ((
ušt32_t
)0x00000020Uè

	)

597 
	#OB_PCROP2_Pages1216to1247
 ((
ušt32_t
)0x00000040Uè

	)

598 
	#OB_PCROP2_Pages1248to1279
 ((
ušt32_t
)0x00000080Uè

	)

599 
	#OB_PCROP2_Pages1280to1311
 ((
ušt32_t
)0x00000100Uè

	)

600 
	#OB_PCROP2_Pages1312to1343
 ((
ušt32_t
)0x00000200Uè

	)

601 
	#OB_PCROP2_Pages1344to1375
 ((
ušt32_t
)0x00000400Uè

	)

602 
	#OB_PCROP2_Pages1376to1407
 ((
ušt32_t
)0x00000800Uè

	)

603 
	#OB_PCROP2_Pages1408to1439
 ((
ušt32_t
)0x00001000Uè

	)

604 
	#OB_PCROP2_Pages1440to1471
 ((
ušt32_t
)0x00002000Uè

	)

605 
	#OB_PCROP2_Pages1472to1503
 ((
ušt32_t
)0x00004000Uè

	)

606 
	#OB_PCROP2_Pages1504to1535
 ((
ušt32_t
)0x00008000Uè

	)

607 
	#OB_PCROP2_AÎPages
 ((
ušt32_t
)0x0000FFFFUè

	)

616 
	#OB_BOOT_BIT1_RESET
 (
ušt8_t
)(0x00Uè

	)

617 
	#OB_BOOT_BIT1_SET
 (
ušt8_t
)(0x01Uè

	)

625 
	#FLASH_TYPEPROGRAMDATA_BYTE
 ((
ušt32_t
)0x00Uè

	)

626 
	#FLASH_TYPEPROGRAMDATA_HALFWORD
 ((
ušt32_t
)0x01Uè

	)

627 
	#FLASH_TYPEPROGRAMDATA_WORD
 ((
ušt32_t
)0x02Uè

	)

633 #ià
defšed
(
FLASH_OPTR_BFB2
)

639 
	#OB_BOOT_BANK1
 ((
ušt8_t
)0x00Uè

	)

641 
	#OB_BOOT_BANK2
 ((
ušt8_t
)(
FLASH_OPTR_BFB2
 >> 16)è

	)

667 
	#__HAL_FLASH_SET_LATENCY
(
__LATENCY__
è\

	)

668 
MODIFY_REG
(
FLASH
->
ACR
, 
FLASH_ACR_LATENCY
, (
ušt32_t
)(
__LATENCY__
))

677 
	#__HAL_FLASH_GET_LATENCY
(è(
	`READ_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_LATENCY
))

	)

683 
	#__HAL_FLASH_PREFETCH_BUFFER_ENABLE
(è
	`SET_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_PRFTEN
)

	)

689 
	#__HAL_FLASH_PREFETCH_BUFFER_DISABLE
(è
	`CLEAR_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_PRFTEN
)

	)

695 
	#__HAL_FLASH_BUFFER_CACHE_ENABLE
(è
	`SET_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_DISAB_BUF
)

	)

701 
	#__HAL_FLASH_BUFFER_CACHE_DISABLE
(è
	`CLEAR_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_DISAB_BUF
)

	)

707 
	#__HAL_FLASH_PREREAD_BUFFER_ENABLE
(è
	`SET_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_PRE_READ
)

	)

713 
	#__HAL_FLASH_PREREAD_BUFFER_DISABLE
(è
	`CLEAR_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_PRE_READ
)

	)

719 
	#__HAL_FLASH_SLEEP_POWERDOWN_ENABLE
(è
	`SET_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_SLEEP_PD
)

	)

725 
	#__HAL_FLASH_SLEEP_POWERDOWN_DISABLE
(è
	`CLEAR_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_SLEEP_PD
)

	)

732 
	#__HAL_FLASH_POWER_DOWN_ENABLE
(èdØ{ 
FLASH
->
PDKEYR
 = 
FLASH_PDKEY1
; \

	)

733 
FLASH
->
PDKEYR
 = 
FLASH_PDKEY2
; \

734 
SET_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_RUN_PD
); \

742 
	#__HAL_FLASH_POWER_DOWN_DISABLE
(èdØ{ 
FLASH
->
PDKEYR
 = 
FLASH_PDKEY1
; \

	)

743 
FLASH
->
PDKEYR
 = 
FLASH_PDKEY2
; \

744 
CLEAR_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_RUN_PD
); \

761 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
PageE¼Ü
);

762 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
);

772 
HAL_StusTy³Def
 
HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

773 
HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

775 #ià
defšed
(
FLASH_OPTR_WPRMOD
è|| defšed(
FLASH_OPTR_BFB2
)

777 
HAL_StusTy³Def
 
HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

778 
HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

782 #ià
defšed
(
FLASH_OPTR_WPRMOD
)

784 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_S–eùPCROP
();

785 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_DeS–eùPCROP
();

797 
HAL_StusTy³Def
 
HAL_FLASHEx_DATAEEPROM_UÆock
();

798 
HAL_StusTy³Def
 
HAL_FLASHEx_DATAEEPROM_Lock
();

800 
HAL_StusTy³Def
 
HAL_FLASHEx_DATAEEPROM_E¿£
(
ušt32_t
 
Add»ss
);

801 
HAL_StusTy³Def
 
HAL_FLASHEx_DATAEEPROM_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, ušt32_ˆ
D©a
);

802 
HAL_FLASHEx_DATAEEPROM_EÇbËFixedTimeProg¿m
();

803 
HAL_FLASHEx_DATAEEPROM_Di§bËFixedTimeProg¿m
();

821 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ramfunc.h

37 #iâdeà
__STM32L0xx_FLASH_RAMFUNC_H


38 
	#__STM32L0xx_FLASH_RAMFUNC_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

74 
__RAM_FUNC
 
HAL_FLASHEx_EÇbËRunPow”Down
();

75 
__RAM_FUNC
 
HAL_FLASHEx_Di§bËRunPow”Down
();

85 #ià
defšed
(
FLASH_PECR_PARALLBANK
)

87 
__RAM_FUNC
 
HAL_FLASHEx_E¿£P¬®ËlPage
(
ušt32_t
 
Page_Add»ss1
, ušt32_ˆ
Page_Add»ss2
);

88 
__RAM_FUNC
 
HAL_FLASHEx_Prog¿mP¬®ËlH®fPage
(
ušt32_t
 
Add»ss1
, ušt32_t* 
pBufãr1
, ušt32_ˆ
Add»ss2
, ušt32_t* 
pBufãr2
);

92 
__RAM_FUNC
 
HAL_FLASHEx_H®fPageProg¿m
(
ušt32_t
 
Add»ss
, ušt32_t* 
pBufãr
);

101 
__RAM_FUNC
 
HAL_FLASHEx_G‘E¼Ü
(
ušt32_t
 *
E¼Ü
);

118 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h

37 #iâdeà
__STM32L0xx_HAL_GPIO_H


38 
	#__STM32L0xx_HAL_GPIO_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

70 
ušt32_t
 
Pš
;

73 
ušt32_t
 
Mode
;

76 
ušt32_t
 
PuÎ
;

79 
ušt32_t
 
S³ed
;

82 
ušt32_t
 
AÉ”Ç‹
;

84 }
	tGPIO_In™Ty³Def
;

97 
GPIO_PIN_RESET
 = 0U,

98 
GPIO_PIN_SET


99 }
	tGPIO_PšS‹
;

105 
	#IS_GPIO_PIN_ACTION
(
__ACTION__
è(((__ACTION__è=ð
GPIO_PIN_RESET
è|| ((__ACTION__è=ð
GPIO_PIN_SET
))

	)

121 
	#GPIO_PIN_0
 ((
ušt16_t
)0x0001Uè

	)

122 
	#GPIO_PIN_1
 ((
ušt16_t
)0x0002Uè

	)

123 
	#GPIO_PIN_2
 ((
ušt16_t
)0x0004Uè

	)

124 
	#GPIO_PIN_3
 ((
ušt16_t
)0x0008Uè

	)

125 
	#GPIO_PIN_4
 ((
ušt16_t
)0x0010Uè

	)

126 
	#GPIO_PIN_5
 ((
ušt16_t
)0x0020Uè

	)

127 
	#GPIO_PIN_6
 ((
ušt16_t
)0x0040Uè

	)

128 
	#GPIO_PIN_7
 ((
ušt16_t
)0x0080Uè

	)

129 
	#GPIO_PIN_8
 ((
ušt16_t
)0x0100Uè

	)

130 
	#GPIO_PIN_9
 ((
ušt16_t
)0x0200Uè

	)

131 
	#GPIO_PIN_10
 ((
ušt16_t
)0x0400Uè

	)

132 
	#GPIO_PIN_11
 ((
ušt16_t
)0x0800Uè

	)

133 
	#GPIO_PIN_12
 ((
ušt16_t
)0x1000Uè

	)

134 
	#GPIO_PIN_13
 ((
ušt16_t
)0x2000Uè

	)

135 
	#GPIO_PIN_14
 ((
ušt16_t
)0x4000Uè

	)

136 
	#GPIO_PIN_15
 ((
ušt16_t
)0x8000Uè

	)

137 
	#GPIO_PIN_AÎ
 ((
ušt16_t
)0xFFFFUè

	)

142 
	#GPIO_PIN_MASK
 ((
ušt32_t
)0x0000FFFFUè

	)

143 
	#IS_GPIO_PIN
(
__PIN__
è((((__PIN__è& 
GPIO_PIN_MASK
è!ð(
ušt32_t
)0x00è&&\

	)

144 (((
__PIN__
è& ~
GPIO_PIN_MASK
è=ð(
ušt32_t
)0x00))

156 
	#GPIO_MODE_INPUT
 ((
ušt32_t
)0x00000000Uè

	)

157 
	#GPIO_MODE_OUTPUT_PP
 ((
ušt32_t
)0x00000001Uè

	)

158 
	#GPIO_MODE_OUTPUT_OD
 ((
ušt32_t
)0x00000011Uè

	)

159 
	#GPIO_MODE_AF_PP
 ((
ušt32_t
)0x00000002Uè

	)

160 
	#GPIO_MODE_AF_OD
 ((
ušt32_t
)0x00000012Uè

	)

162 
	#GPIO_MODE_ANALOG
 ((
ušt32_t
)0x00000003Uè

	)

164 
	#GPIO_MODE_IT_RISING
 ((
ušt32_t
)0x10110000Uè

	)

165 
	#GPIO_MODE_IT_FALLING
 ((
ušt32_t
)0x10210000Uè

	)

166 
	#GPIO_MODE_IT_RISING_FALLING
 ((
ušt32_t
)0x10310000Uè

	)

168 
	#GPIO_MODE_EVT_RISING
 ((
ušt32_t
)0x10120000Uè

	)

169 
	#GPIO_MODE_EVT_FALLING
 ((
ušt32_t
)0x10220000Uè

	)

170 
	#GPIO_MODE_EVT_RISING_FALLING
 ((
ušt32_t
)0x10320000Uè

	)

176 
	#IS_GPIO_MODE
(
__MODE__
è(((__MODE__è=ð
GPIO_MODE_INPUT
è||\

	)

177 ((
__MODE__
è=ð
GPIO_MODE_OUTPUT_PP
) ||\

178 ((
__MODE__
è=ð
GPIO_MODE_OUTPUT_OD
) ||\

179 ((
__MODE__
è=ð
GPIO_MODE_AF_PP
) ||\

180 ((
__MODE__
è=ð
GPIO_MODE_AF_OD
) ||\

181 ((
__MODE__
è=ð
GPIO_MODE_IT_RISING
) ||\

182 ((
__MODE__
è=ð
GPIO_MODE_IT_FALLING
) ||\

183 ((
__MODE__
è=ð
GPIO_MODE_IT_RISING_FALLING
) ||\

184 ((
__MODE__
è=ð
GPIO_MODE_EVT_RISING
) ||\

185 ((
__MODE__
è=ð
GPIO_MODE_EVT_FALLING
) ||\

186 ((
__MODE__
è=ð
GPIO_MODE_EVT_RISING_FALLING
) ||\

187 ((
__MODE__
è=ð
GPIO_MODE_ANALOG
))

194 
	#GPIO_SPEED_FREQ_LOW
 ((
ušt32_t
)0x00000000Uè

	)

195 
	#GPIO_SPEED_FREQ_MEDIUM
 ((
ušt32_t
)0x00000001Uè

	)

196 
	#GPIO_SPEED_FREQ_HIGH
 ((
ušt32_t
)0x00000002Uè

	)

197 
	#GPIO_SPEED_FREQ_VERY_HIGH
 ((
ušt32_t
)0x00000003Uè

	)

203 
	#IS_GPIO_SPEED
(
__SPEED__
è(((__SPEED__è=ð
GPIO_SPEED_FREQ_LOW
 ) || ((__SPEED__è=ð
GPIO_SPEED_FREQ_MEDIUM
 ) || \

	)

204 ((
__SPEED__
è=ð
GPIO_SPEED_FREQ_HIGH
 ) || ((__SPEED__è=ð
GPIO_SPEED_FREQ_VERY_HIGH
))

211 
	#GPIO_NOPULL
 ((
ušt32_t
)0x00000000Uè

	)

212 
	#GPIO_PULLUP
 ((
ušt32_t
)0x00000001Uè

	)

213 
	#GPIO_PULLDOWN
 ((
ušt32_t
)0x00000002Uè

	)

219 
	#IS_GPIO_PULL
(
__PULL__
è(((__PULL__è=ð
GPIO_NOPULL
è|| ((__PULL__è=ð
GPIO_PULLUP
è|| \

	)

220 ((
__PULL__
è=ð
GPIO_PULLDOWN
))

239 
	#__HAL_GPIO_EXTI_GET_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

247 
	#__HAL_GPIO_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

255 
	#__HAL_GPIO_EXTI_GET_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

263 
	#__HAL_GPIO_EXTI_CLEAR_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

271 
	#__HAL_GPIO_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(
EXTI
->
SWIER
 |ð(__EXTI_LINE__))

	)

277 
	~"¡m32l0xx_h®_gpio_ex.h
"

292 
HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
);

293 
HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
);

302 
GPIO_PšS‹
 
HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

303 
HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
);

304 
HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

305 
HAL_StusTy³Def
 
HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

306 
HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
);

307 
HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
);

335 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio_ex.h

37 #iâdeà
__STM32L0xx_HAL_GPIO_EX_H


38 
	#__STM32L0xx_HAL_GPIO_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

68 #ià
defšed
 (
STM32L083xx
è|| defšed (
STM32L073xx
)

178 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

179 
	#GPIO_AF0_TIM21
 ((
ušt8_t
)0x00Uè

	)

180 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

181 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

182 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

183 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

184 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

185 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

186 
	#GPIO_AF0_LPTIM1
 ((
ušt8_t
)0x00Uè

	)

187 
	#GPIO_AF0_TIM22
 ((
ušt8_t
)0x00Uè

	)

188 
	#GPIO_AF0_LPUART1
 ((
ušt8_t
)0x00Uè

	)

189 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

190 
	#GPIO_AF0_TIM2
 ((
ušt8_t
)0x00Uè

	)

191 
	#GPIO_AF0_USB
 ((
ušt8_t
)0x00Uè

	)

199 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

200 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

201 
	#GPIO_AF1_TIM21
 ((
ušt8_t
)0x01Uè

	)

202 
	#GPIO_AF1_LCD
 ((
ušt8_t
)0x01Uè

	)

210 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

211 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02Uè

	)

212 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

213 
	#GPIO_AF2_LPTIM1
 ((
ušt8_t
)0x02Uè

	)

214 
	#GPIO_AF2_LPUART1
 ((
ušt8_t
)0x02Uè

	)

215 
	#GPIO_AF2_MCO
 ((
ušt8_t
)0x02Uè

	)

216 
	#GPIO_AF2_RTC
 ((
ušt8_t
)0x02Uè

	)

217 
	#GPIO_AF2_SPI2
 ((
ušt8_t
)0x02Uè

	)

218 
	#GPIO_AF2_USART5
 ((
ušt8_t
)0x02Uè

	)

219 
	#GPIO_AF2_SPI1
 ((
ušt8_t
)0x02Uè

	)

220 
	#GPIO_AF2_USB
 ((
ušt8_t
)0x00Uè

	)

228 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

229 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

230 
	#GPIO_AF3_TSC
 ((
ušt8_t
)0x03Uè

	)

238 
	#GPIO_AF4_USART2
 ((
ušt8_t
)0x04Uè

	)

239 
	#GPIO_AF4_LPUART1
 ((
ušt8_t
)0x04Uè

	)

240 
	#GPIO_AF4_USART1
 ((
ušt8_t
)0x04Uè

	)

241 
	#GPIO_AF4_EVENTOUT
 ((
ušt8_t
)0x04Uè

	)

242 
	#GPIO_AF4_TIM22
 ((
ušt8_t
)0x04Uè

	)

243 
	#GPIO_AF4_TIM3
 ((
ušt8_t
)0x04Uè

	)

244 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

252 
	#GPIO_AF5_TIM2
 ((
ušt8_t
)0x05Uè

	)

253 
	#GPIO_AF5_TIM21
 ((
ušt8_t
)0x05Uè

	)

254 
	#GPIO_AF5_TIM22
 ((
ušt8_t
)0x05Uè

	)

255 
	#GPIO_AF5_USART1
 ((
ušt8_t
)0x05Uè

	)

256 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

257 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

266 
	#GPIO_AF6_USART4
 ((
ušt8_t
)0x06Uè

	)

267 
	#GPIO_AF6_LPUART1
 ((
ušt8_t
)0x06Uè

	)

268 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

269 
	#GPIO_AF6_I2C1
 ((
ušt8_t
)0x06Uè

	)

270 
	#GPIO_AF6_I2C2
 ((
ušt8_t
)0x06Uè

	)

271 
	#GPIO_AF6_USART5
 ((
ušt8_t
)0x06Uè

	)

272 
	#GPIO_AF6_TIM21
 ((
ušt8_t
)0x06Uè

	)

280 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

281 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

282 
	#GPIO_AF7_I2C3
 ((
ušt8_t
)0x07Uè

	)

283 
	#GPIO_AF7_LPUART1
 ((
ušt8_t
)0x07Uè

	)

302 
	#IS_GPIO_AF
(
__AF__
è(((__AF__è=ð
GPIO_AF0_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF1_LCD
è|| \

	)

303 ((
__AF__
è=ð
GPIO_AF0_SPI1
è|| ((__AF__è=ð
GPIO_AF1_I2C1
) || \

304 ((
__AF__
è=ð
GPIO_AF0_TIM21
è|| ((__AF__è=ð
GPIO_AF1_SPI2
) || \

305 ((
__AF__
è=ð
GPIO_AF0_MCO
è|| ((__AF__è=ð
GPIO_AF1_TIM21
) || \

306 ((
__AF__
è=ð
GPIO_AF0_SWDIO
è|| ((__AF__è=ð
GPIO_AF2_TIM2
) || \

307 ((
__AF__
è=ð
GPIO_AF0_SWCLK
è|| ((__AF__è=ð
GPIO_AF2_TIM3
) || \

308 ((
__AF__
è=ð
GPIO_AF0_USART1
è|| ((__AF__è=ð
GPIO_AF2_USB
) || \

309 ((
__AF__
è=ð
GPIO_AF0_SPI2
è|| ((__AF__è=ð
GPIO_AF2_EVENTOUT
) || \

310 ((
__AF__
è=ð
GPIO_AF0_LPTIM1
è|| ((__AF__è=ð
GPIO_AF2_LPTIM1
) || \

311 ((
__AF__
è=ð
GPIO_AF0_TIM2
è|| ((__AF__è=ð
GPIO_AF2_LPUART1
) || \

312 ((
__AF__
è=ð
GPIO_AF0_LPUART1
è|| ((__AF__è=ð
GPIO_AF2_MCO
) || \

313 ((
__AF__
è=ð
GPIO_AF0_USART2
è|| ((__AF__è=ð
GPIO_AF2_RTC
) || \

314 ((
__AF__
è=ð
GPIO_AF0_USB
è|| ((__AF__è=ð
GPIO_AF2_SPI2
) || \

315 ((
__AF__
è=ð
GPIO_AF0_TIM2
è|| ((__AF__è=ð
GPIO_AF2_USART5
) || \

316 ((
__AF__
è=ð
GPIO_AF3_TSC
è|| ((__AF__è=ð
GPIO_AF2_SPI1
) || \

317 ((
__AF__
è=ð
GPIO_AF3_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF4_USART2
) || \

318 ((
__AF__
è=ð
GPIO_AF3_I2C1
è|| ((__AF__è=ð
GPIO_AF4_LPUART1
) || \

319 ((
__AF__
è=ð
GPIO_AF5_TIM21
è|| ((__AF__è=ð
GPIO_AF4_EVENTOUT
) || \

320 ((
__AF__
è=ð
GPIO_AF5_TIM2
è|| ((__AF__è=ð
GPIO_AF4_USART1
) || \

321 ((
__AF__
è=ð
GPIO_AF5_USART1
è|| ((__AF__è=ð
GPIO_AF4_TIM22
) || \

322 ((
__AF__
è=ð
GPIO_AF5_TIM22
è|| ((__AF__è=ð
GPIO_AF4_TIM3
) || \

323 ((
__AF__
è=ð
GPIO_AF5_SPI2
è|| ((__AF__è=ð
GPIO_AF4_I2C1
) || \

324 ((
__AF__
è=ð
GPIO_AF5_I2C2
è|| ((__AF__è=ð
GPIO_AF6_USART4
) || \

325 ((
__AF__
è=ð
GPIO_AF7_COMP2
è|| ((__AF__è=ð
GPIO_AF6_LPUART1
) || \

326 ((
__AF__
è=ð
GPIO_AF7_COMP1
è|| ((__AF__è=ð
GPIO_AF6_I2C1
) || \

327 ((
__AF__
è=ð
GPIO_AF7_I2C3
è|| ((__AF__è=ð
GPIO_AF6_EVENTOUT
) || \

328 ((
__AF__
è=ð
GPIO_AF7_LPUART1
è|| ((__AF__è=ð
GPIO_AF6_I2C2
) || \

329 ((
__AF__
è=ð
GPIO_AF6_USART5
è|| ((__AF__è=ð
GPIO_AF6_TIM21
))

332 
	#IS_GPIO_AF_AVAILABLE
(
__INSTANCE__
,
__AF__
è\

	)

333 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

334 ((
__AF__
è=ð
GPIO_AF1_LCD
) || \

335 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

336 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

337 ((
__AF__
è=ð
GPIO_AF4_USART2
) || \

338 ((
__AF__
è=ð
GPIO_AF5_TIM22
) || \

339 ((
__AF__
è=ð
GPIO_AF6_USART4
) || \

340 ((
__AF__
è=ð
GPIO_AF7_I2C3
))) || \

341 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

342 ((
__AF__
è=ð
GPIO_AF1_LCD
) || \

343 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

344 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

345 ((
__AF__
è=ð
GPIO_AF4_TIM3
) || \

346 ((
__AF__
è=ð
GPIO_AF5_I2C2
) || \

347 ((
__AF__
è=ð
GPIO_AF6_USART4
) || \

348 ((
__AF__
è=ð
GPIO_AF7_LPUART1
))) || \

349 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__AF__
è=ð
GPIO_AF0_LPTIM1
) || \

350 ((
__AF__
è=ð
GPIO_AF1_LCD
) || \

351 ((
__AF__
è=ð
GPIO_AF2_TIM3
) || \

352 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

353 ((
__AF__
è=ð
GPIO_AF6_USART4
) || \

354 ((
__AF__
è=ð
GPIO_AF7_I2C3
))) || \

355 (((
__INSTANCE__
è=ð
GPIOD
è&& (((
__AF__
è=ð
GPIO_AF0_LPUART1
) || \

356 ((
__AF__
è=ð
GPIO_AF1_LCD
) || \

357 ((
__AF__
è=ð
GPIO_AF2_TIM3
) || \

358 ((
__AF__
è=ð
GPIO_AF6_USART5
))) || \

359 (((
__INSTANCE__
è=ð
GPIOE
è&& (((
__AF__
è=ð
GPIO_AF0_TIM22
) || \

360 ((
__AF__
è=ð
GPIO_AF1_LCD
) || \

361 ((
__AF__
è=ð
GPIO_AF2_TIM3
) || \

362 ((
__AF__
è=ð
GPIO_AF6_USART4
))) || \

363 (((
__INSTANCE__
è=ð
GPIOH
è&& (((
__AF__
è=ð
GPIO_AF0_USB
))))

373 #ià
defšed
 (
STM32L082xx
è|| defšed (
STM32L072xx
)

483 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

484 
	#GPIO_AF0_TIM21
 ((
ušt8_t
)0x00Uè

	)

485 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

486 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

487 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

488 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

489 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

490 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

491 
	#GPIO_AF0_LPTIM1
 ((
ušt8_t
)0x00Uè

	)

492 
	#GPIO_AF0_TIM22
 ((
ušt8_t
)0x00Uè

	)

493 
	#GPIO_AF0_LPUART1
 ((
ušt8_t
)0x00Uè

	)

494 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

495 
	#GPIO_AF0_TIM2
 ((
ušt8_t
)0x00Uè

	)

496 
	#GPIO_AF0_USB
 ((
ušt8_t
)0x00Uè

	)

504 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

505 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

506 
	#GPIO_AF1_TIM21
 ((
ušt8_t
)0x01Uè

	)

514 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

515 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02Uè

	)

516 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

517 
	#GPIO_AF2_LPTIM1
 ((
ušt8_t
)0x02Uè

	)

518 
	#GPIO_AF2_LPUART1
 ((
ušt8_t
)0x02Uè

	)

519 
	#GPIO_AF2_MCO
 ((
ušt8_t
)0x02Uè

	)

520 
	#GPIO_AF2_RTC
 ((
ušt8_t
)0x02Uè

	)

521 
	#GPIO_AF2_SPI2
 ((
ušt8_t
)0x02Uè

	)

522 
	#GPIO_AF2_USART5
 ((
ušt8_t
)0x02Uè

	)

523 
	#GPIO_AF2_SPI1
 ((
ušt8_t
)0x02Uè

	)

524 
	#GPIO_AF2_USB
 ((
ušt8_t
)0x00Uè

	)

532 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

533 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

534 
	#GPIO_AF3_TSC
 ((
ušt8_t
)0x03Uè

	)

542 
	#GPIO_AF4_USART2
 ((
ušt8_t
)0x04Uè

	)

543 
	#GPIO_AF4_LPUART1
 ((
ušt8_t
)0x04Uè

	)

544 
	#GPIO_AF4_USART1
 ((
ušt8_t
)0x04Uè

	)

545 
	#GPIO_AF4_EVENTOUT
 ((
ušt8_t
)0x04Uè

	)

546 
	#GPIO_AF4_TIM22
 ((
ušt8_t
)0x04Uè

	)

547 
	#GPIO_AF4_TIM3
 ((
ušt8_t
)0x04Uè

	)

548 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

556 
	#GPIO_AF5_TIM2
 ((
ušt8_t
)0x05Uè

	)

557 
	#GPIO_AF5_TIM21
 ((
ušt8_t
)0x05Uè

	)

558 
	#GPIO_AF5_TIM22
 ((
ušt8_t
)0x05Uè

	)

559 
	#GPIO_AF5_USART1
 ((
ušt8_t
)0x05Uè

	)

560 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

561 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

569 
	#GPIO_AF6_USART4
 ((
ušt8_t
)0x06Uè

	)

570 
	#GPIO_AF6_LPUART1
 ((
ušt8_t
)0x06Uè

	)

571 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

572 
	#GPIO_AF6_I2C1
 ((
ušt8_t
)0x06Uè

	)

573 
	#GPIO_AF6_I2C2
 ((
ušt8_t
)0x06Uè

	)

574 
	#GPIO_AF6_USART5
 ((
ušt8_t
)0x06Uè

	)

575 
	#GPIO_AF6_TIM21
 ((
ušt8_t
)0x06Uè

	)

583 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

584 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

585 
	#GPIO_AF7_I2C3
 ((
ušt8_t
)0x07Uè

	)

586 
	#GPIO_AF7_LPUART1
 ((
ušt8_t
)0x07Uè

	)

605 
	#IS_GPIO_AF
(
__AF__
è(((__AF__è=ð
GPIO_AF0_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF6_TIM21
è|| \

	)

606 ((
__AF__
è=ð
GPIO_AF0_SPI1
è|| ((__AF__è=ð
GPIO_AF1_I2C1
) || \

607 ((
__AF__
è=ð
GPIO_AF0_TIM21
è|| ((__AF__è=ð
GPIO_AF1_SPI2
) || \

608 ((
__AF__
è=ð
GPIO_AF0_MCO
è|| ((__AF__è=ð
GPIO_AF1_TIM21
) || \

609 ((
__AF__
è=ð
GPIO_AF0_SWDIO
è|| ((__AF__è=ð
GPIO_AF2_TIM2
) || \

610 ((
__AF__
è=ð
GPIO_AF0_SWCLK
è|| ((__AF__è=ð
GPIO_AF2_TIM3
) || \

611 ((
__AF__
è=ð
GPIO_AF0_USART1
è|| ((__AF__è=ð
GPIO_AF2_USB
) || \

612 ((
__AF__
è=ð
GPIO_AF0_SPI2
è|| ((__AF__è=ð
GPIO_AF2_EVENTOUT
) || \

613 ((
__AF__
è=ð
GPIO_AF0_LPTIM1
è|| ((__AF__è=ð
GPIO_AF2_LPTIM1
) || \

614 ((
__AF__
è=ð
GPIO_AF0_TIM2
è|| ((__AF__è=ð
GPIO_AF2_LPUART1
) || \

615 ((
__AF__
è=ð
GPIO_AF0_LPUART1
è|| ((__AF__è=ð
GPIO_AF2_MCO
) || \

616 ((
__AF__
è=ð
GPIO_AF0_USART2
è|| ((__AF__è=ð
GPIO_AF2_RTC
) || \

617 ((
__AF__
è=ð
GPIO_AF0_USB
è|| ((__AF__è=ð
GPIO_AF2_SPI2
) || \

618 ((
__AF__
è=ð
GPIO_AF0_TIM2
è|| ((__AF__è=ð
GPIO_AF2_USART5
) || \

619 ((
__AF__
è=ð
GPIO_AF3_TSC
è|| ((__AF__è=ð
GPIO_AF2_SPI1
) || \

620 ((
__AF__
è=ð
GPIO_AF3_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF4_USART2
) || \

621 ((
__AF__
è=ð
GPIO_AF3_I2C1
è|| ((__AF__è=ð
GPIO_AF4_LPUART1
) || \

622 ((
__AF__
è=ð
GPIO_AF5_TIM21
è|| ((__AF__è=ð
GPIO_AF4_EVENTOUT
) || \

623 ((
__AF__
è=ð
GPIO_AF5_TIM2
è|| ((__AF__è=ð
GPIO_AF4_USART1
) || \

624 ((
__AF__
è=ð
GPIO_AF5_USART1
è|| ((__AF__è=ð
GPIO_AF4_TIM22
) || \

625 ((
__AF__
è=ð
GPIO_AF5_TIM22
è|| ((__AF__è=ð
GPIO_AF4_TIM3
) || \

626 ((
__AF__
è=ð
GPIO_AF5_SPI2
è|| ((__AF__è=ð
GPIO_AF4_I2C1
) || \

627 ((
__AF__
è=ð
GPIO_AF5_I2C2
è|| ((__AF__è=ð
GPIO_AF6_USART4
) || \

628 ((
__AF__
è=ð
GPIO_AF7_COMP2
è|| ((__AF__è=ð
GPIO_AF6_LPUART1
) || \

629 ((
__AF__
è=ð
GPIO_AF7_COMP1
è|| ((__AF__è=ð
GPIO_AF6_I2C1
) || \

630 ((
__AF__
è=ð
GPIO_AF7_I2C3
è|| ((__AF__è=ð
GPIO_AF6_EVENTOUT
) || \

631 ((
__AF__
è=ð
GPIO_AF7_LPUART1
è|| ((__AF__è=ð
GPIO_AF6_I2C2
) || \

632 ((
__AF__
è=ð
GPIO_AF6_USART5
))

634 
	#IS_GPIO_AF_AVAILABLE
(
__INSTANCE__
,
__AF__
è\

	)

635 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

636 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

637 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

638 ((
__AF__
è=ð
GPIO_AF4_USART2
) || \

639 ((
__AF__
è=ð
GPIO_AF5_TIM22
) || \

640 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
) || \

641 ((
__AF__
è=ð
GPIO_AF7_COMP1
))) || \

642 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

643 ((
__AF__
è=ð
GPIO_AF1_I2C1
) || \

644 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

645 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

646 ((
__AF__
è=ð
GPIO_AF4_TIM22
) || \

647 ((
__AF__
è=ð
GPIO_AF5_I2C2
) || \

648 ((
__AF__
è=ð
GPIO_AF6_USART4
) || \

649 ((
__AF__
è=ð
GPIO_AF7_LPUART1
))) || \

650 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__AF__
è=ð
GPIO_AF0_TIM22
) || \

651 ((
__AF__
è=ð
GPIO_AF2_TIM3
) || \

652 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

653 ((
__AF__
è=ð
GPIO_AF6_USART4
) || \

654 ((
__AF__
è=ð
GPIO_AF7_I2C3
))) || \

655 (((
__INSTANCE__
è=ð
GPIOD
è&& (((
__AF__
è=ð
GPIO_AF0_TIM21
) || \

656 ((
__AF__
è=ð
GPIO_AF1_TIM21
) || \

657 ((
__AF__
è=ð
GPIO_AF2_TIM3
) || \

658 ((
__AF__
è=ð
GPIO_AF6_USART5
))) || \

659 (((
__INSTANCE__
è=ð
GPIOE
è&& (((
__AF__
è=ð
GPIO_AF0_TIM22
) || \

660 ((
__AF__
è=ð
GPIO_AF2_TIM3
) || \

661 ((
__AF__
è=ð
GPIO_AF6_USART4
))) || \

662 (((
__INSTANCE__
è=ð
GPIOH
è&& (((
__AF__
è=ð
GPIO_AF0_USB
))))

673 #ià
defšed
 (
STM32L081xx
è|| defšed (
STM32L071xx
)

785 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

786 
	#GPIO_AF0_TIM21
 ((
ušt8_t
)0x00Uè

	)

787 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

788 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

789 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

790 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

791 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

792 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

793 
	#GPIO_AF0_LPTIM1
 ((
ušt8_t
)0x00Uè

	)

794 
	#GPIO_AF0_TIM22
 ((
ušt8_t
)0x00Uè

	)

795 
	#GPIO_AF0_LPUART1
 ((
ušt8_t
)0x00Uè

	)

796 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

797 
	#GPIO_AF0_TIM2
 ((
ušt8_t
)0x00Uè

	)

806 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

807 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

808 
	#GPIO_AF1_TIM21
 ((
ušt8_t
)0x01Uè

	)

817 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

818 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02Uè

	)

819 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

820 
	#GPIO_AF2_LPTIM1
 ((
ušt8_t
)0x02Uè

	)

821 
	#GPIO_AF2_LPUART1
 ((
ušt8_t
)0x02Uè

	)

822 
	#GPIO_AF2_MCO
 ((
ušt8_t
)0x02Uè

	)

823 
	#GPIO_AF2_RTC
 ((
ušt8_t
)0x02Uè

	)

824 
	#GPIO_AF2_SPI2
 ((
ušt8_t
)0x02Uè

	)

825 
	#GPIO_AF2_USART5
 ((
ušt8_t
)0x02Uè

	)

826 
	#GPIO_AF2_SPI1
 ((
ušt8_t
)0x02Uè

	)

835 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

836 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

845 
	#GPIO_AF4_USART2
 ((
ušt8_t
)0x04Uè

	)

846 
	#GPIO_AF4_LPUART1
 ((
ušt8_t
)0x04Uè

	)

847 
	#GPIO_AF4_USART1
 ((
ušt8_t
)0x04Uè

	)

848 
	#GPIO_AF4_EVENTOUT
 ((
ušt8_t
)0x04Uè

	)

849 
	#GPIO_AF4_TIM22
 ((
ušt8_t
)0x04Uè

	)

850 
	#GPIO_AF4_TIM3
 ((
ušt8_t
)0x04Uè

	)

851 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

860 
	#GPIO_AF5_TIM2
 ((
ušt8_t
)0x05Uè

	)

861 
	#GPIO_AF5_TIM21
 ((
ušt8_t
)0x05Uè

	)

862 
	#GPIO_AF5_TIM22
 ((
ušt8_t
)0x05Uè

	)

863 
	#GPIO_AF5_USART1
 ((
ušt8_t
)0x05Uè

	)

864 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

865 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

874 
	#GPIO_AF6_USART4
 ((
ušt8_t
)0x06Uè

	)

875 
	#GPIO_AF6_LPUART1
 ((
ušt8_t
)0x06Uè

	)

876 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

877 
	#GPIO_AF6_I2C1
 ((
ušt8_t
)0x06Uè

	)

878 
	#GPIO_AF6_I2C2
 ((
ušt8_t
)0x06Uè

	)

879 
	#GPIO_AF6_USART5
 ((
ušt8_t
)0x06Uè

	)

880 
	#GPIO_AF6_TIM21
 ((
ušt8_t
)0x06Uè

	)

889 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

890 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

891 
	#GPIO_AF7_I2C3
 ((
ušt8_t
)0x07Uè

	)

892 
	#GPIO_AF7_LPUART1
 ((
ušt8_t
)0x07Uè

	)

912 
	#IS_GPIO_AF
(
__AF__
è(((__AF__è=ð
GPIO_AF0_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF7_LPUART1
è|| \

	)

913 ((
__AF__
è=ð
GPIO_AF0_SPI1
è|| ((__AF__è=ð
GPIO_AF1_I2C1
) || \

914 ((
__AF__
è=ð
GPIO_AF0_TIM21
è|| ((__AF__è=ð
GPIO_AF1_SPI2
) || \

915 ((
__AF__
è=ð
GPIO_AF0_MCO
è|| ((__AF__è=ð
GPIO_AF1_TIM21
) || \

916 ((
__AF__
è=ð
GPIO_AF0_SWDIO
è|| ((__AF__è=ð
GPIO_AF2_TIM2
) || \

917 ((
__AF__
è=ð
GPIO_AF0_SWCLK
è|| ((__AF__è=ð
GPIO_AF2_TIM3
) || \

918 ((
__AF__
è=ð
GPIO_AF0_USART1
è|| ((__AF__è=ð
GPIO_AF6_TIM21
) || \

919 ((
__AF__
è=ð
GPIO_AF0_SPI2
è|| ((__AF__è=ð
GPIO_AF2_EVENTOUT
) || \

920 ((
__AF__
è=ð
GPIO_AF0_LPTIM1
è|| ((__AF__è=ð
GPIO_AF2_LPTIM1
) || \

921 ((
__AF__
è=ð
GPIO_AF0_TIM2
è|| ((__AF__è=ð
GPIO_AF2_LPUART1
) || \

922 ((
__AF__
è=ð
GPIO_AF0_LPUART1
è|| ((__AF__è=ð
GPIO_AF2_MCO
) || \

923 ((
__AF__
è=ð
GPIO_AF0_USART2
è|| ((__AF__è=ð
GPIO_AF2_RTC
) || \

924 ((
__AF__
è=ð
GPIO_AF2_SPI2
è|| ((__AF__è=ð
GPIO_AF6_USART5
) || \

925 ((
__AF__
è=ð
GPIO_AF0_TIM2
è|| ((__AF__è=ð
GPIO_AF2_USART5
) || \

926 ((
__AF__
è=ð
GPIO_AF2_SPI1
è|| ((__AF__è=ð
GPIO_AF6_I2C2
) || \

927 ((
__AF__
è=ð
GPIO_AF3_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF4_USART2
) || \

928 ((
__AF__
è=ð
GPIO_AF3_I2C1
è|| ((__AF__è=ð
GPIO_AF4_LPUART1
) || \

929 ((
__AF__
è=ð
GPIO_AF5_TIM21
è|| ((__AF__è=ð
GPIO_AF4_EVENTOUT
) || \

930 ((
__AF__
è=ð
GPIO_AF5_TIM2
è|| ((__AF__è=ð
GPIO_AF4_USART1
) || \

931 ((
__AF__
è=ð
GPIO_AF5_USART1
è|| ((__AF__è=ð
GPIO_AF4_TIM22
) || \

932 ((
__AF__
è=ð
GPIO_AF5_TIM22
è|| ((__AF__è=ð
GPIO_AF4_TIM3
) || \

933 ((
__AF__
è=ð
GPIO_AF5_SPI2
è|| ((__AF__è=ð
GPIO_AF4_I2C1
) || \

934 ((
__AF__
è=ð
GPIO_AF5_I2C2
è|| ((__AF__è=ð
GPIO_AF6_USART4
) || \

935 ((
__AF__
è=ð
GPIO_AF7_COMP2
è|| ((__AF__è=ð
GPIO_AF6_LPUART1
) || \

936 ((
__AF__
è=ð
GPIO_AF7_COMP1
è|| ((__AF__è=ð
GPIO_AF6_I2C1
) || \

937 ((
__AF__
è=ð
GPIO_AF7_I2C3
è|| ((__AF__è=ð
GPIO_AF6_EVENTOUT
))

940 
	#IS_GPIO_AF_AVAILABLE
(
__INSTANCE__
,
__AF__
è\

	)

941 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

942 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

943 ((
__AF__
è=ð
GPIO_AF3_EVENTOUT
) || \

944 ((
__AF__
è=ð
GPIO_AF4_USART2
) || \

945 ((
__AF__
è=ð
GPIO_AF5_TIM22
) || \

946 ((
__AF__
è=ð
GPIO_AF6_USART4
) || \

947 ((
__AF__
è=ð
GPIO_AF7_COMP1
))) || \

948 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

949 ((
__AF__
è=ð
GPIO_AF1_I2C1
) || \

950 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

951 ((
__AF__
è=ð
GPIO_AF3_I2C1
) || \

952 ((
__AF__
è=ð
GPIO_AF4_I2C1
) || \

953 ((
__AF__
è=ð
GPIO_AF5_I2C2
) || \

954 ((
__AF__
è=ð
GPIO_AF6_USART4
) || \

955 ((
__AF__
è=ð
GPIO_AF7_LPUART1
))) || \

956 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

957 ((
__AF__
è=ð
GPIO_AF2_TIM3
) || \

958 ((
__AF__
è=ð
GPIO_AF6_LPUART1
) || \

959 ((
__AF__
è=ð
GPIO_AF7_I2C3
))) || \

960 (((
__INSTANCE__
è=ð
GPIOD
è&& (((
__AF__
è=ð
GPIO_AF0_LPUART1
) || \

961 ((
__AF__
è=ð
GPIO_AF1_SPI2
) || \

962 ((
__AF__
è=ð
GPIO_AF2_TIM3
) || \

963 ((
__AF__
è=ð
GPIO_AF6_USART5
))) || \

964 (((
__INSTANCE__
è=ð
GPIOE
è&& (((
__AF__
è=ð
GPIO_AF0_TIM22
) || \

965 ((
__AF__
è=ð
GPIO_AF2_TIM3
) || \

966 ((
__AF__
è=ð
GPIO_AF6_USART4
))))

976 #ià
defšed
 (
STM32L053xx
è|| defšed (
STM32L063xx
)

1049 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

1050 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

1051 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

1052 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

1053 
	#GPIO_AF0_LPUART1
 ((
ušt8_t
)0x00Uè

	)

1054 
	#GPIO_AF0_USB
 ((
ušt8_t
)0x00Uè

	)

1055 
	#GPIO_AF0_LPTIM1
 ((
ušt8_t
)0x00Uè

	)

1056 
	#GPIO_AF0_TSC
 ((
ušt8_t
)0x00Uè

	)

1057 
	#GPIO_AF0_TIM2
 ((
ušt8_t
)0x00Uè

	)

1058 
	#GPIO_AF0_TIM21
 ((
ušt8_t
)0x00Uè

	)

1059 
	#GPIO_AF0_TIM22
 ((
ušt8_t
)0x00Uè

	)

1060 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

1061 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

1062 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

1063 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

1071 
	#GPIO_AF1_SPI1
 ((
ušt8_t
)0x01Uè

	)

1072 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

1073 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

1074 
	#GPIO_AF1_LCD
 ((
ušt8_t
)0x01Uè

	)

1082 
	#GPIO_AF2_SPI2
 ((
ušt8_t
)0x02Uè

	)

1083 
	#GPIO_AF2_LPUART1
 ((
ušt8_t
)0x02Uè

	)

1084 
	#GPIO_AF2_USB
 ((
ušt8_t
)0x02Uè

	)

1085 
	#GPIO_AF2_LPTIM1
 ((
ušt8_t
)0x02Uè

	)

1086 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

1087 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

1088 
	#GPIO_AF2_RTC
 ((
ušt8_t
)0x02Uè

	)

1096 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

1097 
	#GPIO_AF3_TSC
 ((
ušt8_t
)0x03Uè

	)

1098 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

1106 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

1107 
	#GPIO_AF4_USART1
 ((
ušt8_t
)0x04Uè

	)

1108 
	#GPIO_AF4_USART2
 ((
ušt8_t
)0x04Uè

	)

1109 
	#GPIO_AF4_LPUART1
 ((
ušt8_t
)0x04Uè

	)

1110 
	#GPIO_AF4_TIM22
 ((
ušt8_t
)0x04Uè

	)

1111 
	#GPIO_AF4_EVENTOUT
 ((
ušt8_t
)0x04Uè

	)

1119 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

1120 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

1121 
	#GPIO_AF5_TIM2
 ((
ušt8_t
)0x05Uè

	)

1122 
	#GPIO_AF5_TIM21
 ((
ušt8_t
)0x05Uè

	)

1123 
	#GPIO_AF5_TIM22
 ((
ušt8_t
)0x05Uè

	)

1131 
	#GPIO_AF6_I2C2
 ((
ušt8_t
)0x06Uè

	)

1132 
	#GPIO_AF6_TIM21
 ((
ušt8_t
)0x06Uè

	)

1133 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

1141 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

1142 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

1162 
	#IS_GPIO_AF
(
__AF__
è(((__AF__è=ð
GPIO_AF0_SPI1
è|| ((__AF__è=ð
GPIO_AF2_SPI2
è|| \

	)

1163 ((
__AF__
è=ð
GPIO_AF0_SPI2
è|| ((__AF__è=ð
GPIO_AF2_LPUART1
) || \

1164 ((
__AF__
è=ð
GPIO_AF0_USART1
è|| ((__AF__è=ð
GPIO_AF2_USB
) || \

1165 ((
__AF__
è=ð
GPIO_AF0_USART2
è|| ((__AF__è=ð
GPIO_AF2_LPTIM1
) || \

1166 ((
__AF__
è=ð
GPIO_AF0_LPUART1
è|| ((__AF__è=ð
GPIO_AF2_TIM2
) || \

1167 ((
__AF__
è=ð
GPIO_AF0_USB
è|| ((__AF__è=ð
GPIO_AF3_TSC
) || \

1168 ((
__AF__
è=ð
GPIO_AF0_LPTIM1
è|| ((__AF__è=ð
GPIO_AF2_EVENTOUT
) || \

1169 ((
__AF__
è=ð
GPIO_AF0_TSC
è|| ((__AF__è=ð
GPIO_AF2_RTC
) || \

1170 ((
__AF__
è=ð
GPIO_AF3_I2C1
è|| ((__AF__è=ð
GPIO_AF7_COMP2
) || \

1171 ((
__AF__
è=ð
GPIO_AF0_TIM22
è|| ((__AF__è=ð
GPIO_AF3_EVENTOUT
) || \

1172 ((
__AF__
è=ð
GPIO_AF0_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF4_I2C1
) || \

1173 ((
__AF__
è=ð
GPIO_AF0_MCO
è|| ((__AF__è=ð
GPIO_AF4_USART1
) || \

1174 ((
__AF__
è=ð
GPIO_AF0_SWDIO
è|| ((__AF__è=ð
GPIO_AF0_SWCLK
) || \

1175 ((
__AF__
è=ð
GPIO_AF1_SPI1
è|| ((__AF__è=ð
GPIO_AF4_USART2
) || \

1176 ((
__AF__
è=ð
GPIO_AF1_SPI2
è|| ((__AF__è=ð
GPIO_AF4_LPUART1
) || \

1177 ((
__AF__
è=ð
GPIO_AF7_COMP2
è|| ((__AF__è=ð
GPIO_AF4_TIM22
) || \

1178 ((
__AF__
è=ð
GPIO_AF1_I2C1
è|| ((__AF__è=ð
GPIO_AF4_EVENTOUT
) || \

1179 ((
__AF__
è=ð
GPIO_AF1_LCD
è|| ((__AF__è=ð
GPIO_AF5_SPI2
) || \

1180 ((
__AF__
è=ð
GPIO_AF5_I2C2
è|| ((__AF__è=ð
GPIO_AF5_TIM2
) || \

1181 ((
__AF__
è=ð
GPIO_AF5_TIM21
è|| ((__AF__è=ð
GPIO_AF5_TIM22
) || \

1182 ((
__AF__
è=ð
GPIO_AF6_I2C2
è|| ((__AF__è=ð
GPIO_AF6_TIM21
) || \

1183 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF7_COMP1
))

1187 
	#IS_GPIO_AF_AVAILABLE
(
__INSTANCE__
,
__AF__
è\

	)

1188 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1189 ((
__AF__
è=ð
GPIO_AF1_LCD
) || \

1190 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

1191 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

1192 ((
__AF__
è=ð
GPIO_AF4_USART2
) || \

1193 ((
__AF__
è=ð
GPIO_AF5_TIM22
) || \

1194 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
) || \

1195 ((
__AF__
è=ð
GPIO_AF7_COMP1
))) || \

1196 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1197 ((
__AF__
è=ð
GPIO_AF1_LCD
) || \

1198 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

1199 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

1200 ((
__AF__
è=ð
GPIO_AF4_EVENTOUT
) || \

1201 ((
__AF__
è=ð
GPIO_AF5_I2C2
) || \

1202 ((
__AF__
è=ð
GPIO_AF6_TIM21
))) || \

1203 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1204 ((
__AF__
è=ð
GPIO_AF1_LCD
) || \

1205 ((
__AF__
è=ð
GPIO_AF2_EVENTOUT
) || \

1206 ((
__AF__
è=ð
GPIO_AF3_TSC
))) || \

1207 (((
__INSTANCE__
è=ð
GPIOD
è&& (((
__AF__
è=ð
GPIO_AF0_LPUART1
) || \

1208 ((
__AF__
è=ð
GPIO_AF1_LCD
))) || \

1209 (((
__INSTANCE__
è=ð
GPIOH
è&& (((
__AF__
è=ð
GPIO_AF0_USB
))))

1221 #ià
defšed
 (
STM32L052xx
è|| defšed (
STM32L062xx
)

1294 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

1295 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

1296 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

1297 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

1298 
	#GPIO_AF0_LPUART1
 ((
ušt8_t
)0x00Uè

	)

1299 
	#GPIO_AF0_USB
 ((
ušt8_t
)0x00Uè

	)

1300 
	#GPIO_AF0_LPTIM1
 ((
ušt8_t
)0x00Uè

	)

1301 
	#GPIO_AF0_TSC
 ((
ušt8_t
)0x00Uè

	)

1302 
	#GPIO_AF0_TIM2
 ((
ušt8_t
)0x00Uè

	)

1303 
	#GPIO_AF0_TIM21
 ((
ušt8_t
)0x00Uè

	)

1304 
	#GPIO_AF0_TIM22
 ((
ušt8_t
)0x00Uè

	)

1305 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

1306 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

1307 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

1308 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

1316 
	#GPIO_AF1_SPI1
 ((
ušt8_t
)0x01Uè

	)

1317 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

1318 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

1326 
	#GPIO_AF2_SPI2
 ((
ušt8_t
)0x02Uè

	)

1327 
	#GPIO_AF2_LPUART1
 ((
ušt8_t
)0x02Uè

	)

1328 
	#GPIO_AF2_USB
 ((
ušt8_t
)0x02Uè

	)

1329 
	#GPIO_AF2_LPTIM1
 ((
ušt8_t
)0x02Uè

	)

1330 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

1331 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

1332 
	#GPIO_AF2_RTC
 ((
ušt8_t
)0x02Uè

	)

1340 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

1341 
	#GPIO_AF3_TSC
 ((
ušt8_t
)0x03Uè

	)

1342 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

1350 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

1351 
	#GPIO_AF4_USART1
 ((
ušt8_t
)0x04Uè

	)

1352 
	#GPIO_AF4_USART2
 ((
ušt8_t
)0x04Uè

	)

1353 
	#GPIO_AF4_LPUART1
 ((
ušt8_t
)0x04Uè

	)

1354 
	#GPIO_AF4_TIM22
 ((
ušt8_t
)0x04Uè

	)

1355 
	#GPIO_AF4_EVENTOUT
 ((
ušt8_t
)0x04Uè

	)

1363 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

1364 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

1365 
	#GPIO_AF5_TIM2
 ((
ušt8_t
)0x05Uè

	)

1366 
	#GPIO_AF5_TIM21
 ((
ušt8_t
)0x05Uè

	)

1367 
	#GPIO_AF5_TIM22
 ((
ušt8_t
)0x05Uè

	)

1375 
	#GPIO_AF6_I2C2
 ((
ušt8_t
)0x06Uè

	)

1376 
	#GPIO_AF6_TIM21
 ((
ušt8_t
)0x06Uè

	)

1377 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

1385 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

1386 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

1406 
	#IS_GPIO_AF
(
__AF__
è(((__AF__è=ð
GPIO_AF0_SPI1
è|| ((__AF__è=ð
GPIO_AF2_SPI2
è|| \

	)

1407 ((
__AF__
è=ð
GPIO_AF0_SPI2
è|| ((__AF__è=ð
GPIO_AF2_LPUART1
) || \

1408 ((
__AF__
è=ð
GPIO_AF0_USART1
è|| ((__AF__è=ð
GPIO_AF2_USB
) || \

1409 ((
__AF__
è=ð
GPIO_AF0_USART2
è|| ((__AF__è=ð
GPIO_AF2_LPTIM1
) || \

1410 ((
__AF__
è=ð
GPIO_AF0_LPUART1
è|| ((__AF__è=ð
GPIO_AF2_TIM2
) || \

1411 ((
__AF__
è=ð
GPIO_AF0_USB
è|| ((__AF__è=ð
GPIO_AF4_TIM22
) || \

1412 ((
__AF__
è=ð
GPIO_AF0_LPTIM1
è|| ((__AF__è=ð
GPIO_AF2_EVENTOUT
) || \

1413 ((
__AF__
è=ð
GPIO_AF0_TSC
è|| ((__AF__è=ð
GPIO_AF2_RTC
) || \

1414 ((
__AF__
è=ð
GPIO_AF0_TIM2
è|| ((__AF__è=ð
GPIO_AF3_I2C1
) || \

1415 ((
__AF__
è=ð
GPIO_AF0_TIM21
è|| ((__AF__è=ð
GPIO_AF3_TSC
) || \

1416 ((
__AF__
è=ð
GPIO_AF0_TIM22
è|| ((__AF__è=ð
GPIO_AF3_EVENTOUT
) || \

1417 ((
__AF__
è=ð
GPIO_AF0_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF4_I2C1
) || \

1418 ((
__AF__
è=ð
GPIO_AF0_MCO
è|| ((__AF__è=ð
GPIO_AF4_USART1
) || \

1419 ((
__AF__
è=ð
GPIO_AF0_SWDIO
è|| ((__AF__è=ð
GPIO_AF0_SWCLK
) || \

1420 ((
__AF__
è=ð
GPIO_AF1_SPI1
è|| ((__AF__è=ð
GPIO_AF4_USART2
) || \

1421 ((
__AF__
è=ð
GPIO_AF1_SPI2
è|| ((__AF__è=ð
GPIO_AF4_LPUART1
) || \

1422 ((
__AF__
è=ð
GPIO_AF1_I2C1
è|| ((__AF__è=ð
GPIO_AF4_EVENTOUT
) || \

1423 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF5_SPI2
) || \

1424 ((
__AF__
è=ð
GPIO_AF5_I2C2
è|| ((__AF__è=ð
GPIO_AF5_TIM2
) || \

1425 ((
__AF__
è=ð
GPIO_AF5_TIM21
è|| ((__AF__è=ð
GPIO_AF5_TIM22
) || \

1426 ((
__AF__
è=ð
GPIO_AF6_I2C2
è|| ((__AF__è=ð
GPIO_AF6_TIM21
) || \

1427 ((
__AF__
è=ð
GPIO_AF7_COMP2
è|| ((__AF__è=ð
GPIO_AF7_COMP1
))

1430 
	#IS_GPIO_AF_AVAILABLE
(
__INSTANCE__
,
__AF__
è\

	)

1431 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1432 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

1433 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

1434 ((
__AF__
è=ð
GPIO_AF4_USART2
) || \

1435 ((
__AF__
è=ð
GPIO_AF5_TIM22
) || \

1436 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
) || \

1437 ((
__AF__
è=ð
GPIO_AF7_COMP1
))) || \

1438 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1439 ((
__AF__
è=ð
GPIO_AF1_I2C1
) || \

1440 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

1441 ((
__AF__
è=ð
GPIO_AF3_TSC
) || \

1442 ((
__AF__
è=ð
GPIO_AF4_LPUART1
) || \

1443 ((
__AF__
è=ð
GPIO_AF5_I2C2
) || \

1444 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
))) || \

1445 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1446 ((
__AF__
è=ð
GPIO_AF2_EVENTOUT
) || \

1447 ((
__AF__
è=ð
GPIO_AF3_TSC
))) || \

1448 (((
__INSTANCE__
è=ð
GPIOD
è&& (((
__AF__
è=ð
GPIO_AF0_LPUART1
))) || \

1449 (((
__INSTANCE__
è=ð
GPIOH
è&& (((
__AF__
è=ð
GPIO_AF0_USB
))))

1460 #ià
defšed
 (
STM32L051xx
)|| defšed (
STM32L061xx
)

1532 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

1533 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

1534 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

1535 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

1536 
	#GPIO_AF0_LPUART1
 ((
ušt8_t
)0x00Uè

	)

1537 
	#GPIO_AF0_LPTIM1
 ((
ušt8_t
)0x00Uè

	)

1538 
	#GPIO_AF0_TIM2
 ((
ušt8_t
)0x00Uè

	)

1539 
	#GPIO_AF0_TIM21
 ((
ušt8_t
)0x00Uè

	)

1540 
	#GPIO_AF0_TIM22
 ((
ušt8_t
)0x00Uè

	)

1541 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

1542 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

1543 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

1544 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

1552 
	#GPIO_AF1_SPI1
 ((
ušt8_t
)0x01Uè

	)

1553 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

1554 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

1562 
	#GPIO_AF2_SPI2
 ((
ušt8_t
)0x02Uè

	)

1563 
	#GPIO_AF2_LPUART1
 ((
ušt8_t
)0x02Uè

	)

1564 
	#GPIO_AF2_USB
 ((
ušt8_t
)0x02Uè

	)

1565 
	#GPIO_AF2_LPTIM1
 ((
ušt8_t
)0x02Uè

	)

1566 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

1567 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

1568 
	#GPIO_AF2_RTC
 ((
ušt8_t
)0x02Uè

	)

1576 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

1577 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

1585 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

1586 
	#GPIO_AF4_USART1
 ((
ušt8_t
)0x04Uè

	)

1587 
	#GPIO_AF4_USART2
 ((
ušt8_t
)0x04Uè

	)

1588 
	#GPIO_AF4_LPUART1
 ((
ušt8_t
)0x04Uè

	)

1589 
	#GPIO_AF4_TIM22
 ((
ušt8_t
)0x04Uè

	)

1590 
	#GPIO_AF4_EVENTOUT
 ((
ušt8_t
)0x04Uè

	)

1598 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

1599 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

1600 
	#GPIO_AF5_TIM2
 ((
ušt8_t
)0x05Uè

	)

1601 
	#GPIO_AF5_TIM21
 ((
ušt8_t
)0x05Uè

	)

1602 
	#GPIO_AF5_TIM22
 ((
ušt8_t
)0x05Uè

	)

1610 
	#GPIO_AF6_I2C2
 ((
ušt8_t
)0x06Uè

	)

1611 
	#GPIO_AF6_TIM21
 ((
ušt8_t
)0x06Uè

	)

1612 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

1620 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

1621 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

1641 
	#IS_GPIO_AF
(
__AF__
è(((__AF__è=ð
GPIO_AF0_SPI1
è|| ((__AF__è=ð
GPIO_AF2_SPI2
è|| \

	)

1642 ((
__AF__
è=ð
GPIO_AF0_SPI2
è|| ((__AF__è=ð
GPIO_AF2_LPUART1
) || \

1643 ((
__AF__
è=ð
GPIO_AF0_USART1
è|| ((__AF__è=ð
GPIO_AF7_COMP1
) || \

1644 ((
__AF__
è=ð
GPIO_AF0_USART2
è|| ((__AF__è=ð
GPIO_AF2_LPTIM1
) || \

1645 ((
__AF__
è=ð
GPIO_AF0_LPUART1
è|| ((__AF__è=ð
GPIO_AF2_TIM2
) || \

1646 ((
__AF__
è=ð
GPIO_AF0_LPTIM1
è|| ((__AF__è=ð
GPIO_AF2_EVENTOUT
) || \

1647 ((
__AF__
è=ð
GPIO_AF2_RTC
è|| ((__AF__è=ð
GPIO_AF4_TIM22
) || \

1648 ((
__AF__
è=ð
GPIO_AF0_TIM2
è|| ((__AF__è=ð
GPIO_AF3_I2C1
) || \

1649 ((
__AF__
è=ð
GPIO_AF0_TIM21
è|| ((__AF__è=ð
GPIO_AF7_COMP2
) || \

1650 ((
__AF__
è=ð
GPIO_AF0_TIM22
è|| ((__AF__è=ð
GPIO_AF3_EVENTOUT
) || \

1651 ((
__AF__
è=ð
GPIO_AF0_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF4_I2C1
) || \

1652 ((
__AF__
è=ð
GPIO_AF0_MCO
è|| ((__AF__è=ð
GPIO_AF4_USART1
) || \

1653 ((
__AF__
è=ð
GPIO_AF0_SWDIO
è|| ((__AF__è=ð
GPIO_AF0_SWCLK
) || \

1654 ((
__AF__
è=ð
GPIO_AF1_SPI1
è|| ((__AF__è=ð
GPIO_AF4_USART2
) || \

1655 ((
__AF__
è=ð
GPIO_AF1_SPI2
è|| ((__AF__è=ð
GPIO_AF4_LPUART1
) || \

1656 ((
__AF__
è=ð
GPIO_AF1_I2C1
è|| ((__AF__è=ð
GPIO_AF4_EVENTOUT
) || \

1657 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
è|| ((__AF__è=ð
GPIO_AF5_SPI2
) || \

1658 ((
__AF__
è=ð
GPIO_AF5_I2C2
è|| ((__AF__è=ð
GPIO_AF5_TIM2
) || \

1659 ((
__AF__
è=ð
GPIO_AF5_TIM21
è|| ((__AF__è=ð
GPIO_AF5_TIM22
) || \

1660 ((
__AF__
è=ð
GPIO_AF6_I2C2
è|| ((__AF__è=ð
GPIO_AF6_TIM21
))

1664 
	#IS_GPIO_AF_AVAILABLE
(
__INSTANCE__
,
__AF__
è\

	)

1665 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1666 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

1667 ((
__AF__
è=ð
GPIO_AF3_EVENTOUT
) || \

1668 ((
__AF__
è=ð
GPIO_AF4_USART2
) || \

1669 ((
__AF__
è=ð
GPIO_AF5_TIM22
) || \

1670 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
) || \

1671 ((
__AF__
è=ð
GPIO_AF7_COMP2
))) || \

1672 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1673 ((
__AF__
è=ð
GPIO_AF1_I2C1
) || \

1674 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

1675 ((
__AF__
è=ð
GPIO_AF3_I2C1
) || \

1676 ((
__AF__
è=ð
GPIO_AF4_LPUART1
) || \

1677 ((
__AF__
è=ð
GPIO_AF5_I2C2
) || \

1678 ((
__AF__
è=ð
GPIO_AF6_TIM21
))) || \

1679 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1680 ((
__AF__
è=ð
GPIO_AF2_LPUART1
))) || \

1681 (((
__INSTANCE__
è=ð
GPIOD
è&& (((
__AF__
è=ð
GPIO_AF0_LPUART1
))))

1692 #ià
defšed
 (
STM32L031xx
)|| defšed (
STM32L041xx
)

1750 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

1751 
	#GPIO_AF0_TIM21
 ((
ušt8_t
)0x00Uè

	)

1752 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

1753 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

1754 
	#GPIO_AF0_LPTIM1
 ((
ušt8_t
)0x00Uè

	)

1755 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

1756 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

1757 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

1765 
	#GPIO_AF1_SPI1
 ((
ušt8_t
)0x01Uè

	)

1766 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

1767 
	#GPIO_AF1_LPTIM1
 ((
ušt8_t
)0x01Uè

	)

1775 
	#GPIO_AF2_LPTIM1
 ((
ušt8_t
)0x02Uè

	)

1776 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

1777 
	#GPIO_AF2_MCO
 ((
ušt8_t
)0x02Uè

	)

1778 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

1779 
	#GPIO_AF2_RTC
 ((
ušt8_t
)0x02Uè

	)

1787 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

1788 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

1796 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

1797 
	#GPIO_AF4_USART2
 ((
ušt8_t
)0x04Uè

	)

1798 
	#GPIO_AF4_LPUART1
 ((
ušt8_t
)0x04Uè

	)

1799 
	#GPIO_AF4_TIM22
 ((
ušt8_t
)0x04Uè

	)

1800 
	#GPIO_AF4_EVENTOUT
 ((
ušt8_t
)0x04Uè

	)

1808 
	#GPIO_AF5_TIM2
 ((
ušt8_t
)0x05Uè

	)

1809 
	#GPIO_AF5_TIM21
 ((
ušt8_t
)0x05Uè

	)

1810 
	#GPIO_AF5_TIM22
 ((
ušt8_t
)0x05Uè

	)

1818 
	#GPIO_AF6_LPUART1
 ((
ušt8_t
)0x06Uè

	)

1819 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

1827 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

1828 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

1848 
	#IS_GPIO_AF
(
__AF__
è(((__AF__è=ð
GPIO_AF0_EVENTOUT
 ) || \

	)

1849 ((
__AF__
è=ð
GPIO_AF0_TIM21
 ) || \

1850 ((
__AF__
è=ð
GPIO_AF0_SPI1
 ) || \

1851 ((
__AF__
è=ð
GPIO_AF0_USART2
 ) || \

1852 ((
__AF__
è=ð
GPIO_AF0_LPTIM1
 ) || \

1853 ((
__AF__
è=ð
GPIO_AF0_MCO
 ) || \

1854 ((
__AF__
è=ð
GPIO_AF0_SWDIO
 ) || \

1855 ((
__AF__
è=ð
GPIO_AF0_SWCLK
 ) || \

1856 ((
__AF__
è=ð
GPIO_AF1_SPI1
 ) || \

1857 ((
__AF__
è=ð
GPIO_AF1_I2C1
 ) || \

1858 ((
__AF__
è=ð
GPIO_AF1_LPTIM1
 ) || \

1859 ((
__AF__
è=ð
GPIO_AF2_LPTIM1
 ) || \

1860 ((
__AF__
è=ð
GPIO_AF2_TIM2
 ) || \

1861 ((
__AF__
è=ð
GPIO_AF2_MCO
 ) || \

1862 ((
__AF__
è=ð
GPIO_AF2_EVENTOUT
 ) || \

1863 ((
__AF__
è=ð
GPIO_AF2_RTC
 ) || \

1864 ((
__AF__
è=ð
GPIO_AF3_I2C1
 ) || \

1865 ((
__AF__
è=ð
GPIO_AF3_EVENTOUT
 ) || \

1866 ((
__AF__
è=ð
GPIO_AF4_I2C1
 ) || \

1867 ((
__AF__
è=ð
GPIO_AF4_USART2
 ) || \

1868 ((
__AF__
è=ð
GPIO_AF4_LPUART1
 ) || \

1869 ((
__AF__
è=ð
GPIO_AF4_TIM22
 ) || \

1870 ((
__AF__
è=ð
GPIO_AF4_EVENTOUT
 ) || \

1871 ((
__AF__
è=ð
GPIO_AF5_TIM2
 ) || \

1872 ((
__AF__
è=ð
GPIO_AF5_TIM21
 ) || \

1873 ((
__AF__
è=ð
GPIO_AF5_TIM22
 ) || \

1874 ((
__AF__
è=ð
GPIO_AF6_LPUART1
 ) || \

1875 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
 ) || \

1876 ((
__AF__
è=ð
GPIO_AF7_COMP1
 ) || \

1877 ((
__AF__
è=ð
GPIO_AF7_COMP2
 ))

1880 
	#IS_GPIO_AF_AVAILABLE
(
__INSTANCE__
,
__AF__
è\

	)

1881 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1882 ((
__AF__
è=ð
GPIO_AF1_LPTIM1
) || \

1883 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

1884 ((
__AF__
è=ð
GPIO_AF3_I2C1
) || \

1885 ((
__AF__
è=ð
GPIO_AF4_USART2
) || \

1886 ((
__AF__
è=ð
GPIO_AF5_TIM22
) || \

1887 ((
__AF__
è=ð
GPIO_AF6_LPUART1
) || \

1888 ((
__AF__
è=ð
GPIO_AF7_COMP2
))) || \

1889 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

1890 ((
__AF__
è=ð
GPIO_AF1_SPI1
) || \

1891 ((
__AF__
è=ð
GPIO_AF2_LPTIM1
) || \

1892 ((
__AF__
è=ð
GPIO_AF3_I2C1
) || \

1893 ((
__AF__
è=ð
GPIO_AF4_LPUART1
) || \

1894 ((
__AF__
è=ð
GPIO_AF5_TIM2
) || \

1895 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
))) || \

1896 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__AF__
è=ð
GPIO_AF0_LPTIM1
) || \

1897 ((
__AF__
è=ð
GPIO_AF2_EVENTOUT
) || \

1898 ((
__AF__
è=ð
GPIO_AF6_LPUART1
))))

1910 #ià
defšed
 (
STM32L011xx
)|| defšed (
STM32L021xx
)

1957 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

1958 
	#GPIO_AF0_TIM21
 ((
ušt8_t
)0x00Uè

	)

1959 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

1960 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

1961 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

1962 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

1963 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

1971 
	#GPIO_AF1_SPI1
 ((
ušt8_t
)0x01Uè

	)

1972 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

1973 
	#GPIO_AF1_LPTIM1
 ((
ušt8_t
)0x01Uè

	)

1981 
	#GPIO_AF2_LPTIM1
 ((
ušt8_t
)0x02Uè

	)

1982 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

1983 
	#GPIO_AF2_RTC
 ((
ušt8_t
)0x02Uè

	)

1984 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

1992 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

1993 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

2001 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

2002 
	#GPIO_AF4_USART2
 ((
ušt8_t
)0x04Uè

	)

2003 
	#GPIO_AF4_LPUART1
 ((
ušt8_t
)0x04Uè

	)

2004 
	#GPIO_AF4_EVENTOUT
 ((
ušt8_t
)0x04Uè

	)

2012 
	#GPIO_AF5_TIM2
 ((
ušt8_t
)0x05Uè

	)

2013 
	#GPIO_AF5_TIM21
 ((
ušt8_t
)0x05Uè

	)

2014 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05Uè

	)

2022 
	#GPIO_AF6_LPUART1
 ((
ušt8_t
)0x06Uè

	)

2023 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

2031 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

2032 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

2052 
	#IS_GPIO_AF
(
__AF__
è(((__AF__è=ð
GPIO_AF0_EVENTOUT
 ) || \

	)

2053 ((
__AF__
è=ð
GPIO_AF0_TIM21
 ) || \

2054 ((
__AF__
è=ð
GPIO_AF0_SPI1
 ) || \

2055 ((
__AF__
è=ð
GPIO_AF0_USART2
 ) || \

2056 ((
__AF__
è=ð
GPIO_AF0_MCO
 ) || \

2057 ((
__AF__
è=ð
GPIO_AF0_SWDIO
 ) || \

2058 ((
__AF__
è=ð
GPIO_AF0_SWCLK
 ) || \

2059 ((
__AF__
è=ð
GPIO_AF1_SPI1
 ) || \

2060 ((
__AF__
è=ð
GPIO_AF1_I2C1
 ) || \

2061 ((
__AF__
è=ð
GPIO_AF1_LPTIM1
 ) || \

2062 ((
__AF__
è=ð
GPIO_AF2_LPTIM1
 ) || \

2063 ((
__AF__
è=ð
GPIO_AF2_TIM2
 ) || \

2064 ((
__AF__
è=ð
GPIO_AF2_EVENTOUT
 ) || \

2065 ((
__AF__
è=ð
GPIO_AF2_RTC
 ) || \

2066 ((
__AF__
è=ð
GPIO_AF3_I2C1
 ) || \

2067 ((
__AF__
è=ð
GPIO_AF3_EVENTOUT
 ) || \

2068 ((
__AF__
è=ð
GPIO_AF4_I2C1
 ) || \

2069 ((
__AF__
è=ð
GPIO_AF4_USART2
 ) || \

2070 ((
__AF__
è=ð
GPIO_AF4_LPUART1
 ) || \

2071 ((
__AF__
è=ð
GPIO_AF4_EVENTOUT
 ) || \

2072 ((
__AF__
è=ð
GPIO_AF5_TIM2
 ) || \

2073 ((
__AF__
è=ð
GPIO_AF5_TIM21
 ) || \

2074 ((
__AF__
è=ð
GPIO_AF5_SPI1
 ) || \

2075 ((
__AF__
è=ð
GPIO_AF6_LPUART1
 ) || \

2076 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
 ) || \

2077 ((
__AF__
è=ð
GPIO_AF7_COMP1
 ) || \

2078 ((
__AF__
è=ð
GPIO_AF7_COMP2
 ))

2081 
	#IS_GPIO_AF_AVAILABLE
(
__INSTANCE__
,
__AF__
è\

	)

2082 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

2083 ((
__AF__
è=ð
GPIO_AF1_LPTIM1
) || \

2084 ((
__AF__
è=ð
GPIO_AF2_TIM2
) || \

2085 ((
__AF__
è=ð
GPIO_AF3_I2C1
) || \

2086 ((
__AF__
è=ð
GPIO_AF4_USART2
) || \

2087 ((
__AF__
è=ð
GPIO_AF5_TIM2
) || \

2088 ((
__AF__
è=ð
GPIO_AF6_LPUART1
) || \

2089 ((
__AF__
è=ð
GPIO_AF7_COMP2
))) || \

2090 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__AF__
è=ð
GPIO_AF0_EVENTOUT
) || \

2091 ((
__AF__
è=ð
GPIO_AF1_SPI1
) || \

2092 ((
__AF__
è=ð
GPIO_AF2_LPTIM1
) || \

2093 ((
__AF__
è=ð
GPIO_AF3_I2C1
) || \

2094 ((
__AF__
è=ð
GPIO_AF4_LPUART1
) || \

2095 ((
__AF__
è=ð
GPIO_AF5_TIM2
) || \

2096 ((
__AF__
è=ð
GPIO_AF6_EVENTOUT
))))

2107 #ià
defšed
 (
STM32L083xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L081xx
) || \

2108 
defšed
 (
STM32L073xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L071xx
)

2116 
	#GPIOA_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2117 
	#GPIOB_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2118 
	#GPIOC_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2119 
	#GPIOD_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2120 
	#GPIOE_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2121 
	#GPIOH_PIN_AVAILABLE
 (
GPIO_PIN_0
 | 
GPIO_PIN_1
 | 
GPIO_PIN_9
 | 
GPIO_PIN_10
)

	)

2132 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

2133 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

2134 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

2135 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

2136 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

2137 ((
__GPIOx__
è=ð(
GPIOH
))? 5U : 6U)

2139 
	#IS_GPIO_PIN_AVAILABLE
(
__INSTANCE__
,
__PIN__
è\

	)

2140 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__PIN__
è& (
GPIOA_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOA_PIN_AVAILABLE)) == (GPIOA_PIN_AVAILABLE))) || \

2141 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__PIN__
è& (
GPIOB_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOB_PIN_AVAILABLE)) == (GPIOB_PIN_AVAILABLE))) || \

2142 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__PIN__
è& (
GPIOC_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOC_PIN_AVAILABLE)) == (GPIOC_PIN_AVAILABLE))) || \

2143 (((
__INSTANCE__
è=ð
GPIOD
è&& (((
__PIN__
è& (
GPIOD_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOD_PIN_AVAILABLE)) == (GPIOD_PIN_AVAILABLE))) || \

2144 (((
__INSTANCE__
è=ð
GPIOE
è&& (((
__PIN__
è& (
GPIOE_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOE_PIN_AVAILABLE)) == (GPIOE_PIN_AVAILABLE))) || \

2145 (((
__INSTANCE__
è=ð
GPIOH
è&& (((
__PIN__
è& (
GPIOH_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOH_PIN_AVAILABLE)) == (GPIOH_PIN_AVAILABLE))))

2149 #–ià
defšed
 (
STM32L031xx
è|| defšed (
STM32L041xx
)

2158 
	#GPIOA_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2159 
	#GPIOB_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2160 
	#GPIOC_PIN_AVAILABLE
 (
GPIO_PIN_0
 | 
GPIO_PIN_13
 | 
GPIO_PIN_14
 | 
GPIO_PIN_15
)

	)

2161 
	#GPIOH_PIN_AVAILABLE
 (
GPIO_PIN_0
 | 
GPIO_PIN_1
)

	)

2172 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

2173 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

2174 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

2175 ((
__GPIOx__
è=ð(
GPIOH
))? 5U : 6U)

2178 
	#IS_GPIO_PIN_AVAILABLE
(
__INSTANCE__
,
__PIN__
è\

	)

2179 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__PIN__
è& (
GPIOA_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOA_PIN_AVAILABLE)) == (GPIOA_PIN_AVAILABLE))) || \

2180 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__PIN__
è& (
GPIOB_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOB_PIN_AVAILABLE)) == (GPIOB_PIN_AVAILABLE))) || \

2181 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__PIN__
è& (
GPIOC_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOC_PIN_AVAILABLE)) == (GPIOC_PIN_AVAILABLE))) || \

2182 (((
__INSTANCE__
è=ð
GPIOH
è&& (((
__PIN__
è& (
GPIOH_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOH_PIN_AVAILABLE)) == (GPIOH_PIN_AVAILABLE))))

2188 #–ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
)

2197 
	#GPIOA_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2198 
	#GPIOB_PIN_AVAILABLE
 (
GPIO_PIN_0
 | 
GPIO_PIN_1
 | 
GPIO_PIN_2
 | 
GPIO_PIN_3
 | 
GPIO_PIN_4
 | \

	)

2199 
GPIO_PIN_5
 | 
GPIO_PIN_6
 | 
GPIO_PIN_7
 | 
GPIO_PIN_8
 | 
GPIO_PIN_9
 )

2200 
	#GPIOC_PIN_AVAILABLE
 (
GPIO_PIN_14
 | 
GPIO_PIN_15
)

	)

2212 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

2213 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

2214 ((
__GPIOx__
è=ð(
GPIOC
))? 2U : 6U)

2217 
	#IS_GPIO_PIN_AVAILABLE
(
__INSTANCE__
,
__PIN__
è\

	)

2218 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__PIN__
è& (
GPIOA_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOA_PIN_AVAILABLE)) == (GPIOA_PIN_AVAILABLE))) || \

2219 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__PIN__
è& (
GPIOB_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOB_PIN_AVAILABLE)) == (GPIOB_PIN_AVAILABLE))) || \

2220 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__PIN__
è& (
GPIOC_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOC_PIN_AVAILABLE)) == (GPIOC_PIN_AVAILABLE))))

2225 #–ià
defšed
 (
STM32L063xx
è|| defšed (
STM32L062xx
è|| defšed (
STM32L061xx
) || \

2226 
defšed
 (
STM32L053xx
è|| defšed (
STM32L052xx
è|| defšed (
STM32L051xx
)

2234 
	#GPIOA_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2235 
	#GPIOB_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2236 
	#GPIOC_PIN_AVAILABLE
 
GPIO_PIN_AÎ


	)

2237 
	#GPIOD_PIN_AVAILABLE
 
GPIO_PIN_2


	)

2238 
	#GPIOH_PIN_AVAILABLE
 
GPIO_PIN_0
 | 
GPIO_PIN_1


	)

2249 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

2250 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

2251 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

2252 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

2253 ((
__GPIOx__
è=ð(
GPIOH
))? 5U : 6U)

2255 
	#IS_GPIO_PIN_AVAILABLE
(
__INSTANCE__
,
__PIN__
è\

	)

2256 ((((
__INSTANCE__
è=ð
GPIOA
è&& (((
__PIN__
è& (
GPIOA_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOA_PIN_AVAILABLE)) == (GPIOA_PIN_AVAILABLE))) || \

2257 (((
__INSTANCE__
è=ð
GPIOB
è&& (((
__PIN__
è& (
GPIOB_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOB_PIN_AVAILABLE)) == (GPIOB_PIN_AVAILABLE))) || \

2258 (((
__INSTANCE__
è=ð
GPIOC
è&& (((
__PIN__
è& (
GPIOC_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOC_PIN_AVAILABLE)) == (GPIOC_PIN_AVAILABLE))) || \

2259 (((
__INSTANCE__
è=ð
GPIOD
è&& (((
__PIN__
è& (
GPIOD_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOD_PIN_AVAILABLE)) == (GPIOD_PIN_AVAILABLE))) || \

2260 (((
__INSTANCE__
è=ð
GPIOH
è&& (((
__PIN__
è& (
GPIOH_PIN_AVAILABLE
)) != 0U) && (((__PIN__) | (GPIOH_PIN_AVAILABLE)) == (GPIOH_PIN_AVAILABLE))))

2275 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c.h

37 #iâdeà
__STM32L0xx_HAL_I2C_H


38 
	#__STM32L0xx_HAL_I2C_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

66 
ušt32_t
 
Timšg
;

70 
ušt32_t
 
OwnAdd»ss1
;

73 
ušt32_t
 
Add»ssšgMode
;

76 
ušt32_t
 
Du®Add»ssMode
;

79 
ušt32_t
 
OwnAdd»ss2
;

82 
ušt32_t
 
OwnAdd»ss2Masks
;

85 
ušt32_t
 
G’”®C®lMode
;

88 
ušt32_t
 
NoSŒ‘chMode
;

91 } 
	tI2C_In™Ty³Def
;

126 
HAL_I2C_STATE_RESET
 = 0x00U,

127 
HAL_I2C_STATE_READY
 = 0x20U,

128 
HAL_I2C_STATE_BUSY
 = 0x24U,

129 
HAL_I2C_STATE_BUSY_TX
 = 0x21U,

130 
HAL_I2C_STATE_BUSY_RX
 = 0x22U,

131 
HAL_I2C_STATE_LISTEN
 = 0x28U,

132 
HAL_I2C_STATE_BUSY_TX_LISTEN
 = 0x29U,

134 
HAL_I2C_STATE_BUSY_RX_LISTEN
 = 0x2AU,

136 
HAL_I2C_STATE_ABORT
 = 0x60U,

137 
HAL_I2C_STATE_TIMEOUT
 = 0xA0U,

138 
HAL_I2C_STATE_ERROR
 = 0xE0U

140 } 
	tHAL_I2C_S‹Ty³Def
;

166 
HAL_I2C_MODE_NONE
 = 0x00U,

167 
HAL_I2C_MODE_MASTER
 = 0x10U,

168 
HAL_I2C_MODE_SLAVE
 = 0x20U,

169 
HAL_I2C_MODE_MEM
 = 0x40U

171 } 
	tHAL_I2C_ModeTy³Def
;

181 
	#HAL_I2C_ERROR_NONE
 (0x00000000Uè

	)

182 
	#HAL_I2C_ERROR_BERR
 (0x00000001Uè

	)

183 
	#HAL_I2C_ERROR_ARLO
 (0x00000002Uè

	)

184 
	#HAL_I2C_ERROR_AF
 (0x00000004Uè

	)

185 
	#HAL_I2C_ERROR_OVR
 (0x00000008Uè

	)

186 
	#HAL_I2C_ERROR_DMA
 (0x00000010Uè

	)

187 
	#HAL_I2C_ERROR_TIMEOUT
 (0x00000020Uè

	)

188 
	#HAL_I2C_ERROR_SIZE
 (0x00000040Uè

	)

197 
	s__I2C_HªdËTy³Def


199 
I2C_Ty³Def
 *
In¡ªû
;

201 
I2C_In™Ty³Def
 
In™
;

203 
ušt8_t
 *
pBuffPŒ
;

205 
ušt16_t
 
XãrSize
;

207 
__IO
 
ušt16_t
 
XãrCouÁ
;

209 
__IO
 
ušt32_t
 
XãrO±iÚs
;

212 
__IO
 
ušt32_t
 
P»viousS‹
;

214 
HAL_StusTy³Def
(*
XãrISR
)(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

216 
DMA_HªdËTy³Def
 *
hdm©x
;

218 
DMA_HªdËTy³Def
 *
hdm¬x
;

220 
HAL_LockTy³Def
 
Lock
;

222 
__IO
 
HAL_I2C_S‹Ty³Def
 
S‹
;

224 
__IO
 
HAL_I2C_ModeTy³Def
 
Mode
;

226 
__IO
 
ušt32_t
 
E¼ÜCode
;

228 
__IO
 
ušt32_t
 
AddrEv’tCouÁ
;

229 } 
	tI2C_HªdËTy³Def
;

246 
	#I2C_FIRST_FRAME
 ((
ušt32_t
)
I2C_SOFTEND_MODE
)

	)

247 
	#I2C_FIRST_AND_NEXT_FRAME
 ((
ušt32_t
)(
I2C_RELOAD_MODE
 | 
I2C_SOFTEND_MODE
))

	)

248 
	#I2C_NEXT_FRAME
 ((
ušt32_t
)(
I2C_RELOAD_MODE
 | 
I2C_SOFTEND_MODE
))

	)

249 
	#I2C_FIRST_AND_LAST_FRAME
 ((
ušt32_t
)
I2C_AUTOEND_MODE
)

	)

250 
	#I2C_LAST_FRAME
 ((
ušt32_t
)
I2C_AUTOEND_MODE
)

	)

258 
	#I2C_ADDRESSINGMODE_7BIT
 (0x00000001U)

	)

259 
	#I2C_ADDRESSINGMODE_10BIT
 (0x00000002U)

	)

267 
	#I2C_DUALADDRESS_DISABLE
 (0x00000000U)

	)

268 
	#I2C_DUALADDRESS_ENABLE
 
I2C_OAR2_OA2EN


	)

276 
	#I2C_OA2_NOMASK
 ((
ušt8_t
)0x00U)

	)

277 
	#I2C_OA2_MASK01
 ((
ušt8_t
)0x01U)

	)

278 
	#I2C_OA2_MASK02
 ((
ušt8_t
)0x02U)

	)

279 
	#I2C_OA2_MASK03
 ((
ušt8_t
)0x03U)

	)

280 
	#I2C_OA2_MASK04
 ((
ušt8_t
)0x04U)

	)

281 
	#I2C_OA2_MASK05
 ((
ušt8_t
)0x05U)

	)

282 
	#I2C_OA2_MASK06
 ((
ušt8_t
)0x06U)

	)

283 
	#I2C_OA2_MASK07
 ((
ušt8_t
)0x07U)

	)

291 
	#I2C_GENERALCALL_DISABLE
 (0x00000000U)

	)

292 
	#I2C_GENERALCALL_ENABLE
 
I2C_CR1_GCEN


	)

300 
	#I2C_NOSTRETCH_DISABLE
 (0x00000000U)

	)

301 
	#I2C_NOSTRETCH_ENABLE
 
I2C_CR1_NOSTRETCH


	)

309 
	#I2C_MEMADD_SIZE_8BIT
 (0x00000001U)

	)

310 
	#I2C_MEMADD_SIZE_16BIT
 (0x00000002U)

	)

318 
	#I2C_DIRECTION_TRANSMIT
 (0x00000000U)

	)

319 
	#I2C_DIRECTION_RECEIVE
 (0x00000001U)

	)

327 
	#I2C_RELOAD_MODE
 
I2C_CR2_RELOAD


	)

328 
	#I2C_AUTOEND_MODE
 
I2C_CR2_AUTOEND


	)

329 
	#I2C_SOFTEND_MODE
 (0x00000000U)

	)

337 
	#I2C_NO_STARTSTOP
 (0x00000000U)

	)

338 
	#I2C_GENERATE_STOP
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_STOP
)

	)

339 
	#I2C_GENERATE_START_READ
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_START
 | 
I2C_CR2_RD_WRN
)

	)

340 
	#I2C_GENERATE_START_WRITE
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_START
)

	)

351 
	#I2C_IT_ERRI
 
I2C_CR1_ERRIE


	)

352 
	#I2C_IT_TCI
 
I2C_CR1_TCIE


	)

353 
	#I2C_IT_STOPI
 
I2C_CR1_STOPIE


	)

354 
	#I2C_IT_NACKI
 
I2C_CR1_NACKIE


	)

355 
	#I2C_IT_ADDRI
 
I2C_CR1_ADDRIE


	)

356 
	#I2C_IT_RXI
 
I2C_CR1_RXIE


	)

357 
	#I2C_IT_TXI
 
I2C_CR1_TXIE


	)

365 
	#I2C_FLAG_TXE
 
I2C_ISR_TXE


	)

366 
	#I2C_FLAG_TXIS
 
I2C_ISR_TXIS


	)

367 
	#I2C_FLAG_RXNE
 
I2C_ISR_RXNE


	)

368 
	#I2C_FLAG_ADDR
 
I2C_ISR_ADDR


	)

369 
	#I2C_FLAG_AF
 
I2C_ISR_NACKF


	)

370 
	#I2C_FLAG_STOPF
 
I2C_ISR_STOPF


	)

371 
	#I2C_FLAG_TC
 
I2C_ISR_TC


	)

372 
	#I2C_FLAG_TCR
 
I2C_ISR_TCR


	)

373 
	#I2C_FLAG_BERR
 
I2C_ISR_BERR


	)

374 
	#I2C_FLAG_ARLO
 
I2C_ISR_ARLO


	)

375 
	#I2C_FLAG_OVR
 
I2C_ISR_OVR


	)

376 
	#I2C_FLAG_PECERR
 
I2C_ISR_PECERR


	)

377 
	#I2C_FLAG_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

378 
	#I2C_FLAG_ALERT
 
I2C_ISR_ALERT


	)

379 
	#I2C_FLAG_BUSY
 
I2C_ISR_BUSY


	)

380 
	#I2C_FLAG_DIR
 
I2C_ISR_DIR


	)

399 
	#__HAL_I2C_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_I2C_STATE_RESET
)

	)

415 
	#__HAL_I2C_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð(__INTERRUPT__))

	)

431 
	#__HAL_I2C_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~(__INTERRUPT__)))

	)

447 
	#__HAL_I2C_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR1
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

472 
	#__HAL_I2C_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è=ð(__FLAG__)è? 
SET
 : 
RESET
)

	)

491 
	#__HAL_I2C_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__FLAG__è=ð
I2C_FLAG_TXE
è? ((__HANDLE__)->
In¡ªû
->
ISR
 |ð(__FLAG__)è\

	)

492 : ((
__HANDLE__
)->
In¡ªû
->
ICR
 = (
__FLAG__
)))

498 
	#__HAL_I2C_ENABLE
(
__HANDLE__
è(
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
I2C_CR1_PE
))

	)

504 
	#__HAL_I2C_DISABLE
(
__HANDLE__
è(
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
I2C_CR1_PE
))

	)

510 
	#__HAL_I2C_GENERATE_NACK
(
__HANDLE__
è(
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR2
, 
I2C_CR2_NACK
))

	)

516 
	~"¡m32l0xx_h®_i2c_ex.h
"

527 
HAL_StusTy³Def
 
HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
);

528 
HAL_StusTy³Def
 
HAL_I2C_DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
);

529 
HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
);

530 
HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
);

540 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

541 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

542 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

543 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

544 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

545 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

546 
HAL_StusTy³Def
 
HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
);

549 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

550 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

551 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

552 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

553 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

554 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

556 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

557 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

558 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

559 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

560 
HAL_StusTy³Def
 
HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

561 
HAL_StusTy³Def
 
HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

562 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
);

565 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

566 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

567 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

568 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

569 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

570 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

579 
HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

580 
HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

581 
HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

582 
HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

583 
HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

584 
HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

585 
HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
);

586 
HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

587 
HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

588 
HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

589 
HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

590 
HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

599 
HAL_I2C_S‹Ty³Def
 
HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
);

600 
HAL_I2C_ModeTy³Def
 
HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
);

601 
ušt32_t
 
HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
);

625 
	#IS_I2C_ADDRESSING_MODE
(
MODE
è(((MODEè=ð
I2C_ADDRESSINGMODE_7BIT
è|| \

	)

626 ((
MODE
è=ð
I2C_ADDRESSINGMODE_10BIT
))

628 
	#IS_I2C_DUAL_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_DUALADDRESS_DISABLE
è|| \

	)

629 ((
ADDRESS
è=ð
I2C_DUALADDRESS_ENABLE
))

631 
	#IS_I2C_OWN_ADDRESS2_MASK
(
MASK
è(((MASKè=ð
I2C_OA2_NOMASK
è|| \

	)

632 ((
MASK
è=ð
I2C_OA2_MASK01
) || \

633 ((
MASK
è=ð
I2C_OA2_MASK02
) || \

634 ((
MASK
è=ð
I2C_OA2_MASK03
) || \

635 ((
MASK
è=ð
I2C_OA2_MASK04
) || \

636 ((
MASK
è=ð
I2C_OA2_MASK05
) || \

637 ((
MASK
è=ð
I2C_OA2_MASK06
) || \

638 ((
MASK
è=ð
I2C_OA2_MASK07
))

640 
	#IS_I2C_GENERAL_CALL
(
CALL
è(((CALLè=ð
I2C_GENERALCALL_DISABLE
è|| \

	)

641 ((
CALL
è=ð
I2C_GENERALCALL_ENABLE
))

643 
	#IS_I2C_NO_STRETCH
(
STRETCH
è(((STRETCHè=ð
I2C_NOSTRETCH_DISABLE
è|| \

	)

644 ((
STRETCH
è=ð
I2C_NOSTRETCH_ENABLE
))

646 
	#IS_I2C_MEMADD_SIZE
(
SIZE
è(((SIZEè=ð
I2C_MEMADD_SIZE_8BIT
è|| \

	)

647 ((
SIZE
è=ð
I2C_MEMADD_SIZE_16BIT
))

649 
	#IS_TRANSFER_MODE
(
MODE
è(((MODEè=ð
I2C_RELOAD_MODE
è|| \

	)

650 ((
MODE
è=ð
I2C_AUTOEND_MODE
) || \

651 ((
MODE
è=ð
I2C_SOFTEND_MODE
))

653 
	#IS_TRANSFER_REQUEST
(
REQUEST
è(((REQUESTè=ð
I2C_GENERATE_STOP
è|| \

	)

654 ((
REQUEST
è=ð
I2C_GENERATE_START_READ
) || \

655 ((
REQUEST
è=ð
I2C_GENERATE_START_WRITE
) || \

656 ((
REQUEST
è=ð
I2C_NO_STARTSTOP
))

658 
	#IS_I2C_TRANSFER_OPTIONS_REQUEST
(
REQUEST
è(((REQUESTè=ð
I2C_FIRST_FRAME
è|| \

	)

659 ((
REQUEST
è=ð
I2C_FIRST_AND_NEXT_FRAME
) || \

660 ((
REQUEST
è=ð
I2C_NEXT_FRAME
) || \

661 ((
REQUEST
è=ð
I2C_FIRST_AND_LAST_FRAME
) || \

662 ((
REQUEST
è=ð
I2C_LAST_FRAME
))

664 
	#I2C_RESET_CR2
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)(
I2C_CR2_SADD
 | 
I2C_CR2_HEAD10R
 | 
I2C_CR2_NBYTES
 | 
I2C_CR2_RELOAD
 | 
I2C_CR2_RD_WRN
)))

	)

666 
	#I2C_GET_ADDR_MATCH
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
ISR
 & 
I2C_ISR_ADDCODE
è>> 16U)

	)

667 
	#I2C_GET_DIR
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
ISR
 & 
I2C_ISR_DIR
è>> 16U)

	)

668 
	#I2C_GET_STOP_MODE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 & 
I2C_CR2_AUTOEND
)

	)

669 
	#I2C_GET_OWN_ADDRESS1
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
OAR1
 & 
I2C_OAR1_OA1
)

	)

670 
	#I2C_GET_OWN_ADDRESS2
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
OAR2
 & 
I2C_OAR2_OA2
)

	)

672 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ð0x000003FFU)

	)

673 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
è((ADDRESS2è<ð(
ušt16_t
)0x00FFU)

	)

675 
	#I2C_MEM_ADD_MSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0xFF00U))è>> 8U)))

	)

676 
	#I2C_MEM_ADD_LSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)(0x00FFU))))

	)

678 
	#I2C_GENERATE_START
(
__ADDMODE__
,
__ADDRESS__
è(((__ADDMODE__è=ð
I2C_ADDRESSINGMODE_7BIT
è? (
ušt32_t
)((((ušt32_t)(__ADDRESS__è& (
I2C_CR2_SADD
)è| (
I2C_CR2_START
è| (
I2C_CR2_AUTOEND
)è& (~
I2C_CR2_RD_WRN
)è: \

	)

679 (
ušt32_t
)((((ušt32_t)(
__ADDRESS__
è& (
I2C_CR2_SADD
)è| (
I2C_CR2_ADD10
è| (
I2C_CR2_START
)è& (~
I2C_CR2_RD_WRN
)))

701 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c_ex.h

37 #iâdeà
__STM32L0xx_HAL_I2C_EX_H


38 
	#__STM32L0xx_HAL_I2C_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

65 
	#I2C_ANALOGFILTER_ENABLE
 0x00000000U

	)

66 
	#I2C_ANALOGFILTER_DISABLE
 
I2C_CR1_ANFOFF


	)

74 
	#I2C_FMP_NOT_SUPPORTED
 0xAAAA0000U

	)

75 
	#I2C_FASTMODEPLUS_PB6
 
SYSCFG_CFGR2_I2C_PB6_FMP


	)

76 
	#I2C_FASTMODEPLUS_PB7
 
SYSCFG_CFGR2_I2C_PB7_FMP


	)

77 
	#I2C_FASTMODEPLUS_PB8
 
SYSCFG_CFGR2_I2C_PB8_FMP


	)

78 
	#I2C_FASTMODEPLUS_PB9
 
SYSCFG_CFGR2_I2C_PB9_FMP


	)

79 
	#I2C_FASTMODEPLUS_I2C1
 
SYSCFG_CFGR2_I2C1_FMP


	)

80 #ià
defšed
(
SYSCFG_CFGR2_I2C2_FMP
)

81 
	#I2C_FASTMODEPLUS_I2C2
 
SYSCFG_CFGR2_I2C2_FMP


	)

83 
	#I2C_FASTMODEPLUS_I2C2
 (
ušt32_t
)(0x00000200U | 
I2C_FMP_NOT_SUPPORTED
è

	)

85 #ià
defšed
(
SYSCFG_CFGR2_I2C3_FMP
)

86 
	#I2C_FASTMODEPLUS_I2C3
 
SYSCFG_CFGR2_I2C3_FMP


	)

88 
	#I2C_FASTMODEPLUS_I2C3
 (
ušt32_t
)(0x00000400U | 
I2C_FMP_NOT_SUPPORTED
è

	)

111 
HAL_StusTy³Def
 
HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
);

112 
HAL_StusTy³Def
 
HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
);

113 
HAL_StusTy³Def
 
HAL_I2CEx_EÇbËWakeUp
(
I2C_HªdËTy³Def
 *
hi2c
);

114 
HAL_StusTy³Def
 
HAL_I2CEx_Di§bËWakeUp
(
I2C_HªdËTy³Def
 *
hi2c
);

115 
HAL_I2CEx_EÇbËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
);

116 
HAL_I2CEx_Di§bËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
);

131 
	#IS_I2C_ANALOG_FILTER
(
FILTER
è(((FILTERè=ð
I2C_ANALOGFILTER_ENABLE
è|| \

	)

132 ((
FILTER
è=ð
I2C_ANALOGFILTER_DISABLE
))

134 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ð0x0000000FU)

	)

136 
	#IS_I2C_FASTMODEPLUS
(
__CONFIG__
è((((__CONFIG__è& 
I2C_FMP_NOT_SUPPORTED
è!ðI2C_FMP_NOT_SUPPORTEDè&& \

	)

137 ((((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PB6
)) == I2C_FASTMODEPLUS_PB6) || \

138 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PB7
)) == I2C_FASTMODEPLUS_PB7) || \

139 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PB8
)) == I2C_FASTMODEPLUS_PB8) || \

140 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PB9
)) == I2C_FASTMODEPLUS_PB9) || \

141 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_I2C1
)) == I2C_FASTMODEPLUS_I2C1) || \

142 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_I2C2
)) == I2C_FASTMODEPLUS_I2C2) || \

143 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_I2C3
)) == I2C_FASTMODEPLUS_I2C3)))

173 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_pwr.h

37 #iâdeà
__STM32L0xx_HAL_PWR_H


38 
	#__STM32L0xx_HAL_PWR_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

64 
ušt32_t
 
PVDLev–
;

67 
ušt32_t
 
Mode
;

69 }
	tPWR_PVDTy³Def
;

79 
	#PWR_EXTI_LINE_PVD
 
EXTI_FTSR_TR16


	)

92 
	#PWR_WAKEUP_PIN1
 
PWR_CSR_EWUP1


	)

93 
	#PWR_WAKEUP_PIN2
 
PWR_CSR_EWUP2


	)

94 #ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
è|| defšed (
STM32L031xx
è|| defšed (
STM32L041xx
è|| defšed (
STM32L071xx
) || \

95 
defšed
 (
STM32L072xx
è|| defšed (
STM32L073xx
è|| defšed (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

96 
	#PWR_WAKEUP_PIN3
 
PWR_CSR_EWUP3


	)

105 
	#PWR_PVDLEVEL_0
 
PWR_CR_PLS_LEV0


	)

106 
	#PWR_PVDLEVEL_1
 
PWR_CR_PLS_LEV1


	)

107 
	#PWR_PVDLEVEL_2
 
PWR_CR_PLS_LEV2


	)

108 
	#PWR_PVDLEVEL_3
 
PWR_CR_PLS_LEV3


	)

109 
	#PWR_PVDLEVEL_4
 
PWR_CR_PLS_LEV4


	)

110 
	#PWR_PVDLEVEL_5
 
PWR_CR_PLS_LEV5


	)

111 
	#PWR_PVDLEVEL_6
 
PWR_CR_PLS_LEV6


	)

112 
	#PWR_PVDLEVEL_7
 
PWR_CR_PLS_LEV7


	)

121 
	#PWR_PVD_MODE_NORMAL
 ((
ušt32_t
)0x00000000Uè

	)

122 
	#PWR_PVD_MODE_IT_RISING
 ((
ušt32_t
)0x00010001Uè

	)

123 
	#PWR_PVD_MODE_IT_FALLING
 ((
ušt32_t
)0x00010002Uè

	)

124 
	#PWR_PVD_MODE_IT_RISING_FALLING
 ((
ušt32_t
)0x00010003Uè

	)

125 
	#PWR_PVD_MODE_EVENT_RISING
 ((
ušt32_t
)0x00020001Uè

	)

126 
	#PWR_PVD_MODE_EVENT_FALLING
 ((
ušt32_t
)0x00020002Uè

	)

127 
	#PWR_PVD_MODE_EVENT_RISING_FALLING
 ((
ušt32_t
)0x00020003Uè

	)

136 
	#PWR_MAINREGULATOR_ON
 ((
ušt32_t
)0x00000000U)

	)

137 
	#PWR_LOWPOWERREGULATOR_ON
 
PWR_CR_LPSDSR


	)

146 
	#PWR_SLEEPENTRY_WFI
 ((
ušt8_t
)0x01U)

	)

147 
	#PWR_SLEEPENTRY_WFE
 ((
ušt8_t
)0x02U)

	)

155 
	#PWR_STOPENTRY_WFI
 ((
ušt8_t
)0x01U)

	)

156 
	#PWR_STOPENTRY_WFE
 ((
ušt8_t
)0x02U)

	)

165 
	#PWR_REGULATOR_VOLTAGE_SCALE1
 
PWR_CR_VOS_0


	)

166 
	#PWR_REGULATOR_VOLTAGE_SCALE2
 
PWR_CR_VOS_1


	)

167 
	#PWR_REGULATOR_VOLTAGE_SCALE3
 
PWR_CR_VOS


	)

169 
	#IS_PWR_VOLTAGE_SCALING_RANGE
(
RANGE
è(((RANGEè=ð
PWR_REGULATOR_VOLTAGE_SCALE1
è|| \

	)

170 ((
RANGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE2
) || \

171 ((
RANGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE3
))

179 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

180 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

181 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

182 
	#PWR_FLAG_VREFINTRDY
 
PWR_CSR_VREFINTRDYF


	)

183 
	#PWR_FLAG_VOS
 
PWR_CSR_VOSF


	)

184 
	#PWR_FLAG_REGLP
 
PWR_CSR_REGLPF


	)

216 
	#__HAL_PWR_VOLTAGESCALING_CONFIG
(
__REGULATOR__
è(
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_VOS
, (__REGULATOR__)))

	)

244 
	#__HAL_PWR_GET_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

252 
	#__HAL_PWR_CLEAR_FLAG
(
__FLAG__
è
	`SET_BIT
(
PWR
->
CR
, (__FLAG__è<< 2U)

	)

258 
	#__HAL_PWR_PVD_EXTI_ENABLE_IT
(è
	`SET_BIT
(
EXTI
->
IMR
, 
PWR_EXTI_LINE_PVD
)

	)

264 
	#__HAL_PWR_PVD_EXTI_DISABLE_IT
(è
	`CLEAR_BIT
(
EXTI
->
IMR
, 
PWR_EXTI_LINE_PVD
)

	)

270 
	#__HAL_PWR_PVD_EXTI_ENABLE_EVENT
(è
	`SET_BIT
(
EXTI
->
EMR
, 
PWR_EXTI_LINE_PVD
)

	)

276 
	#__HAL_PWR_PVD_EXTI_DISABLE_EVENT
(è
	`CLEAR_BIT
(
EXTI
->
EMR
, 
PWR_EXTI_LINE_PVD
)

	)

283 
	#__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
(è
	`SET_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

290 
	#__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

297 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
(è
	`SET_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

304 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

310 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
(); } 0);

	)

317 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(); } 0);

	)

325 
	#__HAL_PWR_PVD_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
PWR_EXTI_LINE_PVD
))

	)

331 
	#__HAL_PWR_PVD_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
PWR_EXTI_LINE_PVD
))

	)

337 
	#__HAL_PWR_PVD_EXTI_GENERATE_SWIT
(è
	`SET_BIT
(
EXTI
->
SWIER
, 
PWR_EXTI_LINE_PVD
)

	)

343 
	#__HAL_PWR_PVD_EXTI_GENERATE_SWIT
(è
	`SET_BIT
(
EXTI
->
SWIER
, 
PWR_EXTI_LINE_PVD
)

	)

352 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLEVEL_0
è|| ((LEVELè=ð
PWR_PVDLEVEL_1
)|| \

	)

353 ((
LEVEL
è=ð
PWR_PVDLEVEL_2
è|| ((LEVELè=ð
PWR_PVDLEVEL_3
)|| \

354 ((
LEVEL
è=ð
PWR_PVDLEVEL_4
è|| ((LEVELè=ð
PWR_PVDLEVEL_5
)|| \

355 ((
LEVEL
è=ð
PWR_PVDLEVEL_6
è|| ((LEVELè=ð
PWR_PVDLEVEL_7
))

357 
	#IS_PWR_PVD_MODE
(
MODE
è(((MODEè=ð
PWR_PVD_MODE_IT_RISING
)|| ((MODEè=ð
PWR_PVD_MODE_IT_FALLING
è|| \

	)

358 ((
MODE
è=ð
PWR_PVD_MODE_IT_RISING_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING
) || \

359 ((
MODE
è=ð
PWR_PVD_MODE_EVENT_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING_FALLING
) || \

360 ((
MODE
è=ð
PWR_PVD_MODE_NORMAL
))

362 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
è|| defšed (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

363 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| \

	)

364 ((
PIN
è=ð
PWR_WAKEUP_PIN2
) || \

365 ((
PIN
è=ð
PWR_WAKEUP_PIN3
))

366 #–ià
defšed
 (
STM32L051xx
è|| defšed (
STM32L052xx
è|| defšed (
STM32L053xx
è|| defšed (
STM32L061xx
è|| defšed (
STM32L062xx
è|| defšed (
STM32L063xx
)

367 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| \

	)

368 ((
PIN
è=ð
PWR_WAKEUP_PIN2
))

369 #–ià
defšed
 (
STM32L031xx
è|| defšed (
STM32L041xx
)

370 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| \

	)

371 ((
PIN
è=ð
PWR_WAKEUP_PIN2
))

372 #–ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
)

373 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| \

	)

374 ((
PIN
è=ð
PWR_WAKEUP_PIN3
))

377 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_ON
è|| \

	)

378 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_ON
))

379 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_SLEEPENTRY_WFI
è|| ((ENTRYè=ð
PWR_SLEEPENTRY_WFE
))

	)

381 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPENTRY_WFI
è|| ((ENTRYè=ð
PWR_STOPENTRY_WFE
))

	)

388 
	~"¡m32l0xx_h®_pwr_ex.h
"

397 
HAL_PWR_DeIn™
();

398 
HAL_PWR_EÇbËBkUpAcûss
();

399 
HAL_PWR_Di§bËBkUpAcûss
();

409 
HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
);

410 
HAL_PWR_EÇbËPVD
();

411 
HAL_PWR_Di§bËPVD
();

412 
HAL_PWR_PVD_IRQHªdËr
();

413 
HAL_PWR_PVDC®lback
();

416 
HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

417 
HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

420 
HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

421 
HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
);

422 
HAL_PWR_EÁ”STANDBYMode
();

424 
HAL_PWR_EÇbËSË•OnEx™
();

425 
HAL_PWR_Di§bËSË•OnEx™
();

426 
HAL_PWR_EÇbËSEVOnP’d
();

427 
HAL_PWR_Di§bËSEVOnP’d
();

455 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_pwr_ex.h

37 #iâdeà
__STM32L0xx_HAL_PWR_EX_H


38 
	#__STM32L0xx_HAL_PWR_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

64 
	#__HAL_PWR_FLASHWAKEUP_ENABLE
(è
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_DSEEKOFF
)

	)

71 
	#__HAL_PWR_FLASHWAKEUP_DISABLE
(è
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DSEEKOFF
)

	)

79 
ušt32_t
 
HAL_PWREx_G‘VÞgeRªge
();

80 
HAL_PWREx_EÇbËFa¡WakeUp
();

81 
HAL_PWREx_Di§bËFa¡WakeUp
();

82 
HAL_PWREx_EÇbËUÉ¿LowPow”
();

83 
HAL_PWREx_Di§bËUÉ¿LowPow”
();

84 
HAL_PWREx_EÇbËLowPow”RunMode
();

85 
HAL_StusTy³Def
 
HAL_PWREx_Di§bËLowPow”RunMode
();

108 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h

37 #iâdeà
__STM32L0xx_HAL_RCC_H


38 
	#__STM32L0xx_HAL_RCC_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

64 
	#RCC_DBP_TIMEOUT_VALUE
 (100Uè

	)

66 
	#RCC_LSE_TIMEOUT_VALUE
 
LSE_STARTUP_TIMEOUT


	)

67 
	#CLOCKSWITCH_TIMEOUT_VALUE
 (5000Uè

	)

68 
	#HSE_TIMEOUT_VALUE
 
HSE_STARTUP_TIMEOUT


	)

69 
	#MSI_TIMEOUT_VALUE
 (2Uè

	)

70 
	#HSI_TIMEOUT_VALUE
 (2Uè

	)

71 
	#HSI48_TIMEOUT_VALUE
 (2Uè

	)

72 
	#LSI_TIMEOUT_VALUE
 (2Uè

	)

73 
	#PLL_TIMEOUT_VALUE
 (2Uè

	)

74 #ià
defšed
(
RCC_HSI48_SUPPORT
)

75 
	#HSI48_TIMEOUT_VALUE
 (2Uè

	)

86 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

89 
	#RCC_CR_OFFSET
 (
RCC_OFFSET
 + 0x00U)

	)

92 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08U)

	)

94 
	#RCC_CSR_OFFSET
 (
RCC_OFFSET
 + 0x74U)

	)

97 
	#RCC_CR_BYTE2_ADDRESS
 (0x40023802U)

	)

100 
	#CIER_BYTE0_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x10U + 0x00U))

	)

107 
	#CR_REG_INDEX
 ((
ušt8_t
)1)

	)

108 
	#CSR_REG_INDEX
 ((
ušt8_t
)2)

	)

109 
	#CRRCR_REG_INDEX
 ((
ušt8_t
)3)

	)

111 
	#RCC_FLAG_MASK
 ((
ušt8_t
)0x1F)

	)

120 #ià
defšed
(
RCC_HSI48_SUPPORT
)

121 
	#IS_RCC_OSCILLATORTYPE
(
__OSCILLATOR__
è(((__OSCILLATOR__è=ð
RCC_OSCILLATORTYPE_NONE
è|| \

	)

122 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE) || \

123 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI) || \

124 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_HSI48
) == RCC_OSCILLATORTYPE_HSI48) || \

125 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI) || \

126 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE) || \

127 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_MSI
) == RCC_OSCILLATORTYPE_MSI))

129 
	#IS_RCC_HSI48
(
__HSI48__
è(((__HSI48__è=ð
RCC_HSI48_OFF
è|| ((__HSI48__è=ð
RCC_HSI48_ON
))

	)

131 
	#IS_RCC_OSCILLATORTYPE
(
__OSCILLATOR__
è(((__OSCILLATOR__è=ð
RCC_OSCILLATORTYPE_NONE
è|| \

	)

132 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE) || \

133 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI) || \

134 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI) || \

135 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE) || \

136 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_MSI
) == RCC_OSCILLATORTYPE_MSI))

138 
	#IS_RCC_PLLSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_PLLSOURCE_HSI
è|| \

	)

139 ((
__SOURCE__
è=ð
RCC_PLLSOURCE_HSE
))

140 
	#IS_RCC_HSE
(
__HSE__
è(((__HSE__è=ð
RCC_HSE_OFF
è|| ((__HSE__è=ð
RCC_HSE_ON
è|| \

	)

141 ((
__HSE__
è=ð
RCC_HSE_BYPASS
))

142 
	#IS_RCC_LSE
(
__LSE__
è(((__LSE__è=ð
RCC_LSE_OFF
è|| ((__LSE__è=ð
RCC_LSE_ON
è|| \

	)

143 ((
__LSE__
è=ð
RCC_LSE_BYPASS
))

144 #ià
defšed
(
RCC_CR_HSIOUTEN
)

145 
	#IS_RCC_HSI
(
__HSI__
è(((__HSI__è=ð
RCC_HSI_OFF
è|| ((__HSI__è=ð
RCC_HSI_ON
è|| \

	)

146 ((
__HSI__
è=ð
RCC_HSI_DIV4
è|| ((__HSI__è=ð
RCC_HSI_OUTEN
 ))

148 
	#IS_RCC_HSI
(
__HSI__
è(((__HSI__è=ð
RCC_HSI_OFF
è|| ((__HSI__è=ð
RCC_HSI_ON
è|| \

	)

149 ((
__HSI__
è=ð
RCC_HSI_DIV4
))

151 
	#IS_RCC_CALIBRATION_VALUE
(
__VALUE__
è((__VALUE__è<ð0x1F)

	)

152 
	#IS_RCC_MSICALIBRATION_VALUE
(
__VALUE__
è((__VALUE__è<ð0xFF)

	)

153 
	#IS_RCC_MSI_CLOCK_RANGE
(
__RANGE__
è(((__RANGE__è=ð
RCC_MSIRANGE_0
è|| \

	)

154 ((
__RANGE__
è=ð
RCC_MSIRANGE_1
) || \

155 ((
__RANGE__
è=ð
RCC_MSIRANGE_2
) || \

156 ((
__RANGE__
è=ð
RCC_MSIRANGE_3
) || \

157 ((
__RANGE__
è=ð
RCC_MSIRANGE_4
) || \

158 ((
__RANGE__
è=ð
RCC_MSIRANGE_5
) || \

159 ((
__RANGE__
è=ð
RCC_MSIRANGE_6
))

160 
	#IS_RCC_LSI
(
__LSI__
è(((__LSI__è=ð
RCC_LSI_OFF
è|| ((__LSI__è=ð
RCC_LSI_ON
))

	)

161 
	#IS_RCC_MSI
(
__MSI__
è(((__MSI__è=ð
RCC_MSI_OFF
è|| ((__MSI__è=ð
RCC_MSI_ON
))

	)

163 
	#IS_RCC_PLL
(
__PLL__
è(((__PLL__è=ð
RCC_PLL_NONE
è|| ((__PLL__è=ð
RCC_PLL_OFF
è|| \

	)

164 ((
__PLL__
è=ð
RCC_PLL_ON
))

165 
	#IS_RCC_PLL_DIV
(
__DIV__
è(((__DIV__è=ð
RCC_PLL_DIV2
è|| \

	)

166 ((
__DIV__
è=ð
RCC_PLL_DIV3
è|| ((__DIV__è=ð
RCC_PLL_DIV4
))

168 
	#IS_RCC_PLL_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLL_MUL3
è|| ((__MUL__è=ð
RCC_PLL_MUL4
è|| \

	)

169 ((
__MUL__
è=ð
RCC_PLL_MUL6
è|| ((__MUL__è=ð
RCC_PLL_MUL8
) || \

170 ((
__MUL__
è=ð
RCC_PLL_MUL12
è|| ((__MUL__è=ð
RCC_PLL_MUL16
) || \

171 ((
__MUL__
è=ð
RCC_PLL_MUL24
è|| ((__MUL__è=ð
RCC_PLL_MUL32
) || \

172 ((
__MUL__
è=ð
RCC_PLL_MUL48
))

173 
	#IS_RCC_CLOCKTYPE
(
CLK
è((((CLKè& 
RCC_CLOCKTYPE_SYSCLK
è=ðRCC_CLOCKTYPE_SYSCLKè|| \

	)

174 (((
CLK
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK) || \

175 (((
CLK
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1) || \

176 (((
CLK
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2))

177 
	#IS_RCC_SYSCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_SYSCLKSOURCE_MSI
è|| \

	)

178 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_HSI
) || \

179 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_HSE
) || \

180 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_PLLCLK
))

181 
	#IS_RCC_SYSCLKSOURCE_STATUS
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_SYSCLKSOURCE_STATUS_MSI
è|| \

	)

182 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_STATUS_HSI
) || \

183 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_STATUS_HSE
) || \

184 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
))

185 
	#IS_RCC_HCLK
(
__HCLK__
è(((__HCLK__è=ð
RCC_SYSCLK_DIV1
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV2
è|| \

	)

186 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV4
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV8
) || \

187 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV16
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV64
) || \

188 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV128
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV256
) || \

189 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV512
))

190 
	#IS_RCC_PCLK
(
__PCLK__
è(((__PCLK__è=ð
RCC_HCLK_DIV1
è|| ((__PCLK__è=ð
RCC_HCLK_DIV2
è|| \

	)

191 ((
__PCLK__
è=ð
RCC_HCLK_DIV4
è|| ((__PCLK__è=ð
RCC_HCLK_DIV8
) || \

192 ((
__PCLK__
è=ð
RCC_HCLK_DIV16
))

193 #ià 
defšed
(
STM32L031xx
è|| defšed(
STM32L041xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
) \

194 || 
defšed
(
STM32L072xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L071xx
è|| defšed(
STM32L081xx
)

195 
	#IS_RCC_MCO
(
__MCO__
è(((__MCO__è=ð
RCC_MCO1
è|| ((__MCO__è=ð
RCC_MCO2
è|| ((__MCO__è=ð
RCC_MCO3
))

	)

197 
	#IS_RCC_MCO
(
__MCO__
è(((__MCO__è=ð
RCC_MCO1
è|| ((__MCO__è=ð
RCC_MCO2
))

	)

200 
	#IS_RCC_MCODIV
(
__DIV__
è(((__DIV__è=ð
RCC_MCODIV_1
è|| ((__DIV__è=ð
RCC_MCODIV_2
è|| \

	)

201 ((
__DIV__
è=ð
RCC_MCODIV_4
è|| ((__DIV__è=ð
RCC_MCODIV_8
) || \

202 ((
__DIV__
è=ð
RCC_MCODIV_16
))

203 #ià
defšed
(
RCC_CFGR_MCOSEL_HSI48
)

204 
	#IS_RCC_MCO1SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_MCO1SOURCE_NOCLOCK
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_SYSCLK
è|| \

	)

205 ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_HSI
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_MSI
) || \

206 ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_HSE
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_PLLCLK
) || \

207 ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_LSI
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_LSE
) || \

208 ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_HSI48
))

210 
	#IS_RCC_MCO1SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_MCO1SOURCE_NOCLOCK
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_SYSCLK
è|| \

	)

211 ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_HSI
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_MSI
) || \

212 ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_HSE
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_PLLCLK
) || \

213 ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_LSI
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_LSE
))

215 
	#IS_RCC_RTCCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_RTCCLKSOURCE_NO_CLK
è|| \

	)

216 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSE
) || \

217 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSI
) || \

218 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV2
) || \

219 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV4
) || \

220 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV8
) || \

221 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV16
))

238 
ušt32_t
 
PLLS‹
;

241 
ušt32_t
 
PLLSourû
;

244 
ušt32_t
 
PLLMUL
;

247 
ušt32_t
 
PLLDIV
;

249 } 
	tRCC_PLLIn™Ty³Def
;

256 
ušt32_t
 
OscžÏtÜTy³
;

259 
ušt32_t
 
HSES‹
;

262 
ušt32_t
 
LSES‹
;

265 
ušt32_t
 
HSIS‹
;

268 
ušt32_t
 
HSIC®ib¿tiÚV®ue
;

271 
ušt32_t
 
LSIS‹
;

274 #ià
defšed
(
RCC_HSI48_SUPPORT
)

275 
ušt32_t
 
HSI48S‹
;

279 
ušt32_t
 
MSIS‹
;

282 
ušt32_t
 
MSIC®ib¿tiÚV®ue
;

285 
ušt32_t
 
MSIClockRªge
;

288 
RCC_PLLIn™Ty³Def
 
PLL
;

290 } 
	tRCC_OscIn™Ty³Def
;

297 
ušt32_t
 
ClockTy³
;

300 
ušt32_t
 
SYSCLKSourû
;

303 
ušt32_t
 
AHBCLKDivid”
;

306 
ušt32_t
 
APB1CLKDivid”
;

309 
ušt32_t
 
APB2CLKDivid”
;

311 } 
	tRCC_ClkIn™Ty³Def
;

326 
	#RCC_PLLSOURCE_HSI
 
RCC_CFGR_PLLSRC_HSI


	)

327 
	#RCC_PLLSOURCE_HSE
 
RCC_CFGR_PLLSRC_HSE


	)

336 
	#RCC_OSCILLATORTYPE_NONE
 ((
ušt32_t
)0x00000000)

	)

337 
	#RCC_OSCILLATORTYPE_HSE
 ((
ušt32_t
)0x00000001)

	)

338 
	#RCC_OSCILLATORTYPE_HSI
 ((
ušt32_t
)0x00000002)

	)

339 
	#RCC_OSCILLATORTYPE_LSE
 ((
ušt32_t
)0x00000004)

	)

340 
	#RCC_OSCILLATORTYPE_LSI
 ((
ušt32_t
)0x00000008)

	)

341 
	#RCC_OSCILLATORTYPE_MSI
 ((
ušt32_t
)0x00000010)

	)

342 #ià
defšed
(
RCC_HSI48_SUPPORT
)

343 
	#RCC_OSCILLATORTYPE_HSI48
 ((
ušt32_t
)0x00000020)

	)

352 
	#RCC_HSE_OFF
 ((
ušt32_t
)0x00000000è

	)

353 
	#RCC_HSE_ON
 
RCC_CR_HSEON


	)

354 
	#RCC_HSE_BYPASS
 ((
ušt32_t
)(
RCC_CR_HSEBYP
 | 
RCC_CR_HSEON
)è

	)

362 
	#RCC_LSE_OFF
 ((
ušt32_t
)0x00000000è

	)

363 
	#RCC_LSE_ON
 
RCC_CSR_LSEON


	)

364 
	#RCC_LSE_BYPASS
 ((
ušt32_t
)(
RCC_CSR_LSEBYP
 | 
RCC_CSR_LSEON
)è

	)

373 
	#RCC_HSI_OFF
 ((
ušt32_t
)0x00000000è

	)

374 
	#RCC_HSI_ON
 
RCC_CR_HSION


	)

375 
	#RCC_HSI_DIV4
 (
RCC_CR_HSIDIVEN
 | 
RCC_CR_HSION
è

	)

376 #ià
defšed
(
RCC_CR_HSIOUTEN
)

377 
	#RCC_HSI_OUTEN
 
RCC_CR_HSIOUTEN


	)

380 
	#RCC_HSICALIBRATION_DEFAULT
 ((
ušt32_t
)0x10è

	)

390 
	#RCC_MSIRANGE_0
 
RCC_ICSCR_MSIRANGE_0


	)

391 
	#RCC_MSIRANGE_1
 
RCC_ICSCR_MSIRANGE_1


	)

392 
	#RCC_MSIRANGE_2
 
RCC_ICSCR_MSIRANGE_2


	)

393 
	#RCC_MSIRANGE_3
 
RCC_ICSCR_MSIRANGE_3


	)

394 
	#RCC_MSIRANGE_4
 
RCC_ICSCR_MSIRANGE_4


	)

395 
	#RCC_MSIRANGE_5
 
RCC_ICSCR_MSIRANGE_5


	)

396 
	#RCC_MSIRANGE_6
 
RCC_ICSCR_MSIRANGE_6


	)

405 
	#RCC_LSI_OFF
 ((
ušt32_t
)0x00000000è

	)

406 
	#RCC_LSI_ON
 
RCC_CSR_LSION


	)

415 
	#RCC_MSI_OFF
 ((
ušt32_t
)0x00000000)

	)

416 
	#RCC_MSI_ON
 ((
ušt32_t
)0x00000001)

	)

418 
	#RCC_MSICALIBRATION_DEFAULT
 ((
ušt32_t
)0x00000000Uè

	)

424 #ià
defšed
(
RCC_HSI48_SUPPORT
)

428 
	#RCC_HSI48_OFF
 ((
ušt8_t
)0x00)

	)

429 
	#RCC_HSI48_ON
 ((
ušt8_t
)0x01)

	)

439 
	#RCC_PLL_NONE
 ((
ušt32_t
)0x00000000è

	)

440 
	#RCC_PLL_OFF
 ((
ušt32_t
)0x00000001è

	)

441 
	#RCC_PLL_ON
 ((
ušt32_t
)0x00000002è

	)

450 
	#RCC_CLOCKTYPE_SYSCLK
 ((
ušt32_t
)0x00000001è

	)

451 
	#RCC_CLOCKTYPE_HCLK
 ((
ušt32_t
)0x00000002è

	)

452 
	#RCC_CLOCKTYPE_PCLK1
 ((
ušt32_t
)0x00000004è

	)

453 
	#RCC_CLOCKTYPE_PCLK2
 ((
ušt32_t
)0x00000008è

	)

462 
	#RCC_SYSCLKSOURCE_MSI
 
RCC_CFGR_SW_MSI


	)

463 
	#RCC_SYSCLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

464 
	#RCC_SYSCLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

465 
	#RCC_SYSCLKSOURCE_PLLCLK
 
RCC_CFGR_SW_PLL


	)

474 
	#RCC_SYSCLKSOURCE_STATUS_MSI
 
RCC_CFGR_SWS_MSI


	)

475 
	#RCC_SYSCLKSOURCE_STATUS_HSI
 
RCC_CFGR_SWS_HSI


	)

476 
	#RCC_SYSCLKSOURCE_STATUS_HSE
 
RCC_CFGR_SWS_HSE


	)

477 
	#RCC_SYSCLKSOURCE_STATUS_PLLCLK
 
RCC_CFGR_SWS_PLL


	)

486 
	#RCC_SYSCLK_DIV1
 
RCC_CFGR_HPRE_DIV1


	)

487 
	#RCC_SYSCLK_DIV2
 
RCC_CFGR_HPRE_DIV2


	)

488 
	#RCC_SYSCLK_DIV4
 
RCC_CFGR_HPRE_DIV4


	)

489 
	#RCC_SYSCLK_DIV8
 
RCC_CFGR_HPRE_DIV8


	)

490 
	#RCC_SYSCLK_DIV16
 
RCC_CFGR_HPRE_DIV16


	)

491 
	#RCC_SYSCLK_DIV64
 
RCC_CFGR_HPRE_DIV64


	)

492 
	#RCC_SYSCLK_DIV128
 
RCC_CFGR_HPRE_DIV128


	)

493 
	#RCC_SYSCLK_DIV256
 
RCC_CFGR_HPRE_DIV256


	)

494 
	#RCC_SYSCLK_DIV512
 
RCC_CFGR_HPRE_DIV512


	)

503 
	#RCC_HCLK_DIV1
 
RCC_CFGR_PPRE1_DIV1


	)

504 
	#RCC_HCLK_DIV2
 
RCC_CFGR_PPRE1_DIV2


	)

505 
	#RCC_HCLK_DIV4
 
RCC_CFGR_PPRE1_DIV4


	)

506 
	#RCC_HCLK_DIV8
 
RCC_CFGR_PPRE1_DIV8


	)

507 
	#RCC_HCLK_DIV16
 
RCC_CFGR_PPRE1_DIV16


	)

516 
	#RCC_RTC_HSE_DIV_2
 (
ušt32_t
)0x00000000U

	)

517 
	#RCC_RTC_HSE_DIV_4
 
RCC_CR_RTCPRE_0


	)

518 
	#RCC_RTC_HSE_DIV_8
 
RCC_CR_RTCPRE_1


	)

519 
	#RCC_RTC_HSE_DIV_16
 
RCC_CR_RTCPRE


	)

527 
	#RCC_RTCCLKSOURCE_NO_CLK
 ((
ušt32_t
)0x00000000è

	)

528 
	#RCC_RTCCLKSOURCE_LSE
 
RCC_CSR_RTCSEL_LSE


	)

529 
	#RCC_RTCCLKSOURCE_LSI
 
RCC_CSR_RTCSEL_LSI


	)

530 
	#RCC_RTCCLKSOURCE_HSE_DIVX
 
RCC_CSR_RTCSEL_HSE


	)

531 
	#RCC_RTCCLKSOURCE_HSE_DIV2
 (
RCC_RTC_HSE_DIV_2
 | 
RCC_CSR_RTCSEL_HSE
è

	)

532 
	#RCC_RTCCLKSOURCE_HSE_DIV4
 (
RCC_RTC_HSE_DIV_4
 | 
RCC_CSR_RTCSEL_HSE
è

	)

533 
	#RCC_RTCCLKSOURCE_HSE_DIV8
 (
RCC_RTC_HSE_DIV_8
 | 
RCC_CSR_RTCSEL_HSE
è

	)

534 
	#RCC_RTCCLKSOURCE_HSE_DIV16
 (
RCC_RTC_HSE_DIV_16
 | 
RCC_CSR_RTCSEL_HSE
è

	)

543 
	#RCC_PLL_DIV2
 
RCC_CFGR_PLLDIV2


	)

544 
	#RCC_PLL_DIV3
 
RCC_CFGR_PLLDIV3


	)

545 
	#RCC_PLL_DIV4
 
RCC_CFGR_PLLDIV4


	)

555 
	#RCC_PLL_MUL3
 
RCC_CFGR_PLLMUL3


	)

556 
	#RCC_PLL_MUL4
 
RCC_CFGR_PLLMUL4


	)

557 
	#RCC_PLL_MUL6
 
RCC_CFGR_PLLMUL6


	)

558 
	#RCC_PLL_MUL8
 
RCC_CFGR_PLLMUL8


	)

559 
	#RCC_PLL_MUL12
 
RCC_CFGR_PLLMUL12


	)

560 
	#RCC_PLL_MUL16
 
RCC_CFGR_PLLMUL16


	)

561 
	#RCC_PLL_MUL24
 
RCC_CFGR_PLLMUL24


	)

562 
	#RCC_PLL_MUL32
 
RCC_CFGR_PLLMUL32


	)

563 
	#RCC_PLL_MUL48
 
RCC_CFGR_PLLMUL48


	)

572 
	#RCC_MCO1
 ((
ušt32_t
)0x00000000)

	)

573 
	#RCC_MCO2
 ((
ušt32_t
)0x00000001)

	)

574 #ià 
defšed
(
STM32L031xx
è|| defšed(
STM32L041xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
) \

575 || 
defšed
(
STM32L072xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L071xx
è|| defšed(
STM32L081xx
)

576 
	#RCC_MCO3
 ((
ušt32_t
)0x00000002)

	)

586 
	#RCC_MCODIV_1
 
RCC_CFGR_MCO_PRE_1


	)

587 
	#RCC_MCODIV_2
 
RCC_CFGR_MCO_PRE_2


	)

588 
	#RCC_MCODIV_4
 
RCC_CFGR_MCO_PRE_4


	)

589 
	#RCC_MCODIV_8
 
RCC_CFGR_MCO_PRE_8


	)

590 
	#RCC_MCODIV_16
 
RCC_CFGR_MCO_PRE_16


	)

599 
	#RCC_MCO1SOURCE_NOCLOCK
 
RCC_CFGR_MCO_NOCLOCK


	)

600 
	#RCC_MCO1SOURCE_SYSCLK
 
RCC_CFGR_MCO_SYSCLK


	)

601 
	#RCC_MCO1SOURCE_MSI
 
RCC_CFGR_MCO_MSI


	)

602 
	#RCC_MCO1SOURCE_HSI
 
RCC_CFGR_MCO_HSI


	)

603 
	#RCC_MCO1SOURCE_LSE
 
RCC_CFGR_MCO_LSE


	)

604 
	#RCC_MCO1SOURCE_LSI
 
RCC_CFGR_MCO_LSI


	)

605 
	#RCC_MCO1SOURCE_HSE
 
RCC_CFGR_MCO_HSE


	)

606 
	#RCC_MCO1SOURCE_PLLCLK
 
RCC_CFGR_MCO_PLL


	)

607 #ià
defšed
(
RCC_CFGR_MCOSEL_HSI48
)

608 
	#RCC_MCO1SOURCE_HSI48
 
RCC_CFGR_MCO_HSI48


	)

617 
	#RCC_IT_LSIRDY
 
RCC_CIFR_LSIRDYF


	)

618 
	#RCC_IT_LSERDY
 
RCC_CIFR_LSERDYF


	)

619 
	#RCC_IT_HSIRDY
 
RCC_CIFR_HSIRDYF


	)

620 
	#RCC_IT_HSERDY
 
RCC_CIFR_HSERDYF


	)

621 
	#RCC_IT_PLLRDY
 
RCC_CIFR_PLLRDYF


	)

622 
	#RCC_IT_MSIRDY
 
RCC_CIFR_MSIRDYF


	)

623 
	#RCC_IT_LSECSS
 
RCC_CIFR_CSSLSEF


	)

624 #ià
defšed
(
RCC_HSECSS_SUPPORT
)

625 
	#RCC_IT_CSS
 
RCC_CIFR_CSSHSEF


	)

627 #ià
defšed
(
RCC_HSI48_SUPPORT
)

628 
	#RCC_IT_HSI48RDY
 
RCC_CIFR_HSI48RDYF


	)

645 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5è| 2)è

	)

646 
	#RCC_FLAG_HSIDIV
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5è| 4)è

	)

647 
	#RCC_FLAG_MSIRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5è| 9)è

	)

648 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5è| 17)è

	)

649 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5è| 25)è

	)

651 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 1)è

	)

652 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 9)è

	)

653 
	#RCC_FLAG_LSECSS
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 14)è

	)

654 
	#RCC_FLAG_OBLRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 25)è

	)

655 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 26)è

	)

656 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 27)è

	)

657 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 28)è

	)

658 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 29)è

	)

659 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 30)è

	)

660 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 31)è

	)

661 #ià
defšed
(
RCC_CSR_FWRSTF
)

662 
	#RCC_FLAG_FWRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5è| 8)è

	)

665 #ià
defšed
(
RCC_HSI48_SUPPORT
)

666 
	#RCC_FLAG_HSI48RDY
 ((
ušt8_t
)((
CRRCR_REG_INDEX
 << 5è| 1)è

	)

690 
	#__HAL_RCC_DMA1_CLK_ENABLE
(èdØ{ \

	)

691 
__IO
 
ušt32_t
 
tm´eg
; \

692 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
);\

694 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
);\

695 
UNUSED
(
tm´eg
); \

698 
	#__HAL_RCC_MIF_CLK_ENABLE
(èdØ{ \

	)

699 
__IO
 
ušt32_t
 
tm´eg
; \

700 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_MIFEN
);\

702 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_MIFEN
);\

703 
UNUSED
(
tm´eg
); \

706 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

707 
__IO
 
ušt32_t
 
tm´eg
; \

708 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
);\

710 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
);\

711 
UNUSED
(
tm´eg
); \

715 
	#__HAL_RCC_DMA1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
)

	)

716 
	#__HAL_RCC_MIF_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_MIFEN
)

	)

717 
	#__HAL_RCC_CRC_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
)

	)

730 
	#__HAL_RCC_GPIOA_CLK_ENABLE
(èdØ{ \

	)

731 
__IO
 
ušt32_t
 
tm´eg
; \

732 
SET_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOAEN
);\

734 
tm´eg
 = 
READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOAEN
);\

735 
UNUSED
(
tm´eg
); \

738 
	#__HAL_RCC_GPIOB_CLK_ENABLE
(èdØ{ \

	)

739 
__IO
 
ušt32_t
 
tm´eg
; \

740 
SET_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOBEN
);\

742 
tm´eg
 = 
READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOBEN
);\

743 
UNUSED
(
tm´eg
); \

746 
	#__HAL_RCC_GPIOC_CLK_ENABLE
(èdØ{ \

	)

747 
__IO
 
ušt32_t
 
tm´eg
; \

748 
SET_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOCEN
);\

750 
tm´eg
 = 
READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOCEN
);\

751 
UNUSED
(
tm´eg
); \

754 
	#__HAL_RCC_GPIOH_CLK_ENABLE
(èdØ{ \

	)

755 
__IO
 
ušt32_t
 
tm´eg
; \

756 
SET_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOHEN
);\

758 
tm´eg
 = 
READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOHEN
);\

759 
UNUSED
(
tm´eg
); \

763 
	#__HAL_RCC_GPIOA_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOAEN
)

	)

764 
	#__HAL_RCC_GPIOB_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOBEN
)

	)

765 
	#__HAL_RCC_GPIOC_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOCEN
)

	)

766 
	#__HAL_RCC_GPIOH_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOHEN
)

	)

779 
	#__HAL_RCC_WWDG_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_WWDGEN
))

	)

780 
	#__HAL_RCC_PWR_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_PWREN
))

	)

782 
	#__HAL_RCC_WWDG_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_WWDGEN
))

	)

783 
	#__HAL_RCC_PWR_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_PWREN
))

	)

795 
	#__HAL_RCC_SYSCFG_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_SYSCFGEN
))

	)

796 
	#__HAL_RCC_DBGMCU_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_DBGMCUEN
))

	)

798 
	#__HAL_RCC_SYSCFG_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_SYSCFGEN
))

	)

799 
	#__HAL_RCC_DBGMCU_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_DBGMCUEN
))

	)

812 
	#__HAL_RCC_DMA1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
è!ð
RESET
)

	)

813 
	#__HAL_RCC_MIF_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_MIFEN
è!ð
RESET
)

	)

814 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
è!ð
RESET
)

	)

815 
	#__HAL_RCC_DMA1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
è=ð
RESET
)

	)

816 
	#__HAL_RCC_MIF_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_MIFEN
è=ð
RESET
)

	)

817 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
è=ð
RESET
)

	)

831 
	#__HAL_RCC_GPIOA_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOAEN
è!ð
RESET
)

	)

832 
	#__HAL_RCC_GPIOB_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOBEN
è!ð
RESET
)

	)

833 
	#__HAL_RCC_GPIOC_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOCEN
è!ð
RESET
)

	)

834 
	#__HAL_RCC_GPIOH_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOHEN
è!ð
RESET
)

	)

835 
	#__HAL_RCC_GPIOA_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOAEN
è=ð
RESET
)

	)

836 
	#__HAL_RCC_GPIOB_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOBEN
è=ð
RESET
)

	)

837 
	#__HAL_RCC_GPIOC_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOCEN
è=ð
RESET
)

	)

838 
	#__HAL_RCC_GPIOH_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOHEN
è=ð
RESET
)

	)

851 
	#__HAL_RCC_WWDG_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
è!ð
RESET
)

	)

852 
	#__HAL_RCC_PWR_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
è!ð
RESET
)

	)

853 
	#__HAL_RCC_WWDG_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
è=ð
RESET
)

	)

854 
	#__HAL_RCC_PWR_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
è=ð
RESET
)

	)

867 
	#__HAL_RCC_SYSCFG_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
è!ð
RESET
)

	)

868 
	#__HAL_RCC_DBGMCU_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DBGMCUEN
è!ð
RESET
)

	)

869 
	#__HAL_RCC_SYSCFG_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
è=ð
RESET
)

	)

870 
	#__HAL_RCC_DBGMCU_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DBGMCUEN
è=ð
RESET
)

	)

880 
	#__HAL_RCC_AHB_FORCE_RESET
(è(
RCC
->
AHBRSTR
 = 0xFFFFFFFFU)

	)

881 
	#__HAL_RCC_DMA1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_DMA1RST
))

	)

882 
	#__HAL_RCC_MIF_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_MIFRST
))

	)

883 
	#__HAL_RCC_CRC_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_CRCRST
))

	)

885 
	#__HAL_RCC_AHB_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 = 0x00000000U)

	)

886 
	#__HAL_RCC_CRC_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_CRCRST
))

	)

887 
	#__HAL_RCC_DMA1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_DMA1RST
))

	)

888 
	#__HAL_RCC_MIF_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_MIFRST
))

	)

897 
	#__HAL_RCC_IOP_FORCE_RESET
(è(
RCC
->
IOPRSTR
 = 0xFFFFFFFFU)

	)

898 
	#__HAL_RCC_GPIOA_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIOARST
))

	)

899 
	#__HAL_RCC_GPIOB_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIOBRST
))

	)

900 
	#__HAL_RCC_GPIOC_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIOCRST
))

	)

901 
	#__HAL_RCC_GPIOH_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIOHRST
))

	)

903 
	#__HAL_RCC_IOP_RELEASE_RESET
(è(
RCC
->
IOPRSTR
 = 0x00000000U)

	)

904 
	#__HAL_RCC_GPIOA_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIOARST
))

	)

905 
	#__HAL_RCC_GPIOB_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIOBRST
))

	)

906 
	#__HAL_RCC_GPIOC_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIOCRST
))

	)

907 
	#__HAL_RCC_GPIOH_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIOHRST
))

	)

917 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFFU)

	)

918 
	#__HAL_RCC_WWDG_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_WWDGRST
))

	)

919 
	#__HAL_RCC_PWR_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_PWRRST
))

	)

921 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00000000U)

	)

922 
	#__HAL_RCC_WWDG_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_WWDGRST
))

	)

923 
	#__HAL_RCC_PWR_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_PWRRST
))

	)

933 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

934 
	#__HAL_RCC_DBGMCU_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_DBGMCURST
))

	)

935 
	#__HAL_RCC_SYSCFG_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_SYSCFGRST
))

	)

937 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00000000U)

	)

938 
	#__HAL_RCC_DBGMCU_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_DBGMCURST
))

	)

939 
	#__HAL_RCC_SYSCFG_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_SYSCFGRST
))

	)

953 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_CRCSMEN
))

	)

954 
	#__HAL_RCC_MIF_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_MIFSMEN
))

	)

955 
	#__HAL_RCC_SRAM_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_SRAMSMEN
))

	)

956 
	#__HAL_RCC_DMA1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_DMA1SMEN
))

	)

958 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_CRCSMEN
))

	)

959 
	#__HAL_RCC_MIF_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_MIFSMEN
))

	)

960 
	#__HAL_RCC_SRAM_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_SRAMSMEN
))

	)

961 
	#__HAL_RCC_DMA1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_DMA1SMEN
))

	)

975 
	#__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIOASMEN
))

	)

976 
	#__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIOBSMEN
))

	)

977 
	#__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIOCSMEN
))

	)

978 
	#__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIOHSMEN
))

	)

980 
	#__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIOASMEN
))

	)

981 
	#__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIOBSMEN
))

	)

982 
	#__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIOCSMEN
))

	)

983 
	#__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIOHSMEN
))

	)

996 
	#__HAL_RCC_WWDG_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_WWDGSMEN
))

	)

997 
	#__HAL_RCC_PWR_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_PWRSMEN
))

	)

999 
	#__HAL_RCC_WWDG_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_WWDGSMEN
))

	)

1000 
	#__HAL_RCC_PWR_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_PWRSMEN
))

	)

1014 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_SYSCFGSMEN
))

	)

1015 
	#__HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_DBGMCUSMEN
))

	)

1017 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_SYSCFGSMEN
))

	)

1018 
	#__HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_DBGMCUSMEN
))

	)

1032 
	#__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_CRCSMEN
è!ð
RESET
)

	)

1033 
	#__HAL_RCC_MIF_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_MIFSMEN
è!ð
RESET
)

	)

1034 
	#__HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_SRAMSMEN
è!ð
RESET
)

	)

1035 
	#__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_DMA1SMEN
è!ð
RESET
)

	)

1036 
	#__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_CRCSMEN
è=ð
RESET
)

	)

1037 
	#__HAL_RCC_MIF_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_MIFSMEN
è=ð
RESET
)

	)

1038 
	#__HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_SRAMSMEN
è=ð
RESET
)

	)

1039 
	#__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_DMA1SMEN
è=ð
RESET
)

	)

1053 
	#__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOASMEN
è!ð
RESET
)

	)

1054 
	#__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOBSMEN
è!ð
RESET
)

	)

1055 
	#__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOCSMEN
è!ð
RESET
)

	)

1056 
	#__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOHSMEN
è!ð
RESET
)

	)

1057 
	#__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOASMEN
è=ð
RESET
)

	)

1058 
	#__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOBSMEN
è=ð
RESET
)

	)

1059 
	#__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOCSMEN
è=ð
RESET
)

	)

1060 
	#__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOHSMEN
è=ð
RESET
)

	)

1074 
	#__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_WWDGSMEN
è!ð
RESET
)

	)

1075 
	#__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_PWRSMEN
è!ð
RESET
)

	)

1076 
	#__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_WWDGSMEN
è=ð
RESET
)

	)

1077 
	#__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_PWRSMEN
è=ð
RESET
)

	)

1091 
	#__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, 
RCC_APB2SMENR_SYSCFGSMEN
è!ð
RESET
)

	)

1092 
	#__HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, 
RCC_APB2SMENR_DBGMCUSMEN
è!ð
RESET
)

	)

1093 
	#__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, 
RCC_APB2SMENR_SYSCFGSMEN
è=ð
RESET
)

	)

1094 
	#__HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, 
RCC_APB2SMENR_DBGMCUSMEN
è=ð
RESET
)

	)

1119 
	#__HAL_RCC_HSI_CONFIG
(
__STATE__
è\

	)

1120 
MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_HSION
 | 
RCC_CR_HSIDIVEN
 , (
ušt32_t
)(
__STATE__
))

1136 
	#__HAL_RCC_HSI_ENABLE
(è
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
)

	)

1137 
	#__HAL_RCC_HSI_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
)

	)

1146 
	#__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
_HSICALIBRATIONVALUE_
è\

	)

1147 (
MODIFY_REG
(
RCC
->
ICSCR
, 
RCC_ICSCR_HSITRIM
, (
ušt32_t
)(
_HSICALIBRATIONVALUE_
) << 8))

1162 
	#__HAL_RCC_LSI_ENABLE
(è
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
)

	)

1169 
	#__HAL_RCC_LSI_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
)

	)

1201 
	#__HAL_RCC_HSE_CONFIG
(
__STATE__
è\

	)

1203 
__IO
 
ušt32_t
 
tm´eg
; \

1204 ià((
__STATE__
è=ð
RCC_HSE_ON
) \

1206 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

1208 ià((
__STATE__
è=ð
RCC_HSE_BYPASS
) \

1210 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

1211 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

1215 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

1217 
tm´eg
 = 
READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

1218 
UNUSED
(
tm´eg
); \

1219 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

1248 
	#__HAL_RCC_LSE_CONFIG
(
__STATE__
è\

	)

1250 ià((
__STATE__
è=ð
RCC_LSE_ON
) \

1252 
SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSEON
); \

1254 ià((
__STATE__
è=ð
RCC_LSE_OFF
) \

1256 
CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSEON
); \

1257 
CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSEBYP
); \

1259 ià((
__STATE__
è=ð
RCC_LSE_BYPASS
) \

1261 
SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSEBYP
); \

1262 
SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSEON
); \

1266 
CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSEON
); \

1267 
CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSEBYP
); \

1284 
	#__HAL_RCC_MSI_ENABLE
(è
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_MSION
)

	)

1297 
	#__HAL_RCC_MSI_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_MSION
)

	)

1308 
	#__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST
(
_MSICALIBRATIONVALUE_
è\

	)

1309 (
MODIFY_REG
(
RCC
->
ICSCR
, 
RCC_ICSCR_MSITRIM
, (
ušt32_t
)(
_MSICALIBRATIONVALUE_
) << 24))

1326 
	#__HAL_RCC_MSI_RANGE_CONFIG
(
_MSIRANGEVALUE_
è(
	`MODIFY_REG
(
RCC
->
ICSCR
, \

	)

1327 
RCC_ICSCR_MSIRANGE
, (
ušt32_t
)(
_MSIRANGEVALUE_
)))

1340 
	#__HAL_RCC_GET_MSI_RANGE
(è(
ušt32_t
)(
	`READ_BIT
(
RCC
->
ICSCR
, 
RCC_ICSCR_MSIRANGE
))

	)

1356 
	#__HAL_RCC_PLL_ENABLE
(è
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
)

	)

1361 
	#__HAL_RCC_PLL_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
)

	)

1392 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSOURCE__
, 
__PLLMUL__
, 
__PLLDIV__
)\

	)

1393 
MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_PLLSRC
|
RCC_CFGR_PLLMUL
|
RCC_CFGR_PLLDIV
),((
__RCC_PLLSOURCE__
è| (
__PLLMUL__
è| (
__PLLDIV__
)))

1401 
	#__HAL_RCC_GET_PLL_OSCSOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_PLLSRC
)))

	)

1420 
	#__HAL_RCC_SYSCLK_CONFIG
(
__SYSCLKSOURCE__
è\

	)

1421 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, (
__SYSCLKSOURCE__
))

1431 
	#__HAL_RCC_GET_SYSCLK_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
,
RCC_CFGR_SWS
)))

	)

1477 
	#__HAL_RCC_MCO1_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
è\

	)

1478 
MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCOSEL
 | 
RCC_CFGR_MCO_PRE
), ((
__MCOCLKSOURCE__
è| (
__MCODIV__
)))

1514 
	#__HAL_RCC_RTC_CLKPRESCALER
(
__RTC_CLKSOURCE__
èdØ{ \

	)

1515 if(((
__RTC_CLKSOURCE__
è& 
RCC_CSR_RTCSEL_HSE
) == RCC_CSR_RTCSEL_HSE) \

1517 
MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_RTCPRE
, ((
__RTC_CLKSOURCE__
) & RCC_CR_RTCPRE)); \

1521 
	#__HAL_RCC_RTC_CONFIG
(
__RTC_CLKSOURCE__
èdØ{ \

	)

1522 
__HAL_RCC_RTC_CLKPRESCALER
(
__RTC_CLKSOURCE__
); \

1523 
RCC
->
CSR
 |ð((
__RTC_CLKSOURCE__
è& 
RCC_CSR_RTCSEL
); \

1533 
	#__HAL_RCC_GET_RTC_SOURCE
(è(
	`READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCSEL
))

	)

1545 
	#__HAL_RCC_GET_RTC_HSE_PRESCALER
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_RTCPRE
)))

	)

1550 
	#__HAL_RCC_RTC_ENABLE
(è
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCEN
)

	)

1555 
	#__HAL_RCC_RTC_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCEN
)

	)

1562 
	#__HAL_RCC_BACKUPRESET_FORCE
(è
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCRST
)

	)

1566 
	#__HAL_RCC_BACKUPRESET_RELEASE
(è
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCRST
)

	)

1595 
	#__HAL_RCC_ENABLE_IT
(
__INTERRUPT__
è
	`SET_BIT
(
RCC
->
CIER
, (__INTERRUPT__))

	)

1615 
	#__HAL_RCC_DISABLE_IT
(
__INTERRUPT__
è
	`CLEAR_BIT
(
RCC
->
CIER
, (__INTERRUPT__))

	)

1630 
	#__HAL_RCC_CLEAR_IT
(
__INTERRUPT__
è(
RCC
->
CICR
 = (__INTERRUPT__))

	)

1645 
	#__HAL_RCC_GET_IT
(
__INTERRUPT__
è((
RCC
->
CIFR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

1652 
	#__HAL_RCC_CLEAR_RESET_FLAGS
(è(
RCC
->
CSR
 |ð
RCC_CSR_RMVF
)

	)

1676 #ià
defšed
(
RCC_HSI48_SUPPORT
)

1677 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
è(((((((((__FLAG__è>> 5è=ð
CR_REG_INDEX
)? 
RCC
->
CR
 :((((__FLAG__è>> 5è=ð
CSR_REG_INDEX
è? RCC->
CSR
 :RCC->
CRRCR
)))è& ((
ušt32_t
)1 << ((__FLAG__è& 
RCC_FLAG_MASK
))è!ð0 ) ? 1 : 0 )

	)

1679 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
è(((((((((__FLAG__è>> 5è=ð
CR_REG_INDEX
)? 
RCC
->
CR
 : RCC->
CSR
))è& ((
ušt32_t
)1 << ((__FLAG__è& 
RCC_FLAG_MASK
))è!ð0 ) ? 1 : 0 )

	)

1691 
	~"¡m32l0xx_h®_rcc_ex.h
"

1703 
HAL_RCC_DeIn™
();

1704 
HAL_StusTy³Def
 
HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1705 
HAL_StusTy³Def
 
HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
);

1716 
HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
);

1717 #ià
defšed
(
RCC_HSECSS_SUPPORT
)

1718 
HAL_RCC_EÇbËCSS
();

1720 
HAL_RCC_NMI_IRQHªdËr
();

1722 
HAL_RCC_CSSC®lback
();

1724 
ušt32_t
 
HAL_RCC_G‘SysClockF»q
();

1725 
ušt32_t
 
HAL_RCC_G‘HCLKF»q
();

1726 
ušt32_t
 
HAL_RCC_G‘PCLK1F»q
();

1727 
ušt32_t
 
HAL_RCC_G‘PCLK2F»q
();

1728 
HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1729 
HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
);

1747 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h

37 #iâdeà
__STM32L0xx_HAL_RCC_EX_H


38 
	#__STM32L0xx_HAL_RCC_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

60 #ià
defšed
(
CRS
)

62 
	#RCC_CRS_IT_ERROR_MASK
 ((
ušt32_t
)(
RCC_CRS_IT_TRIMOVF
 | 
RCC_CRS_IT_SYNCERR
 | 
RCC_CRS_IT_SYNCMISS
))

	)

65 
	#RCC_CRS_FLAG_ERROR_MASK
 ((
ušt32_t
)(
RCC_CRS_FLAG_TRIMOVF
 | 
RCC_CRS_FLAG_SYNCERR
 | 
RCC_CRS_FLAG_SYNCMISS
))

	)

75 #ià
defšed
 (
STM32L052xx
è|| defšed(
STM32L062xx
)

76 
	#IS_RCC_PERIPHCLOCK
(
__CLK__
è((__CLK__è<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_USART2
 | 
RCC_PERIPHCLK_LPUART1
 | \

	)

77 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_I2C2
 | 
RCC_PERIPHCLK_RTC
 | \

78 
RCC_PERIPHCLK_USB
 | 
RCC_PERIPHCLK_LPTIM1
))

79 #–ià
defšed
 (
STM32L053xx
è|| defšed(
STM32L063xx
)

80 
	#IS_RCC_PERIPHCLOCK
(
__CLK__
è((__CLK__è<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_USART2
 | 
RCC_PERIPHCLK_LPUART1
 | \

	)

81 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_I2C2
 | 
RCC_PERIPHCLK_RTC
 | \

82 
RCC_PERIPHCLK_USB
 | 
RCC_PERIPHCLK_LPTIM1
 | 
RCC_PERIPHCLK_LCD
))

83 #–ià
defšed
 (
STM32L072xx
è|| defšed(
STM32L082xx
)

84 
	#IS_RCC_PERIPHCLOCK
(
__CLK__
è((__CLK__è<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_USART2
 | 
RCC_PERIPHCLK_LPUART1
 | \

	)

85 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_I2C2
 | 
RCC_PERIPHCLK_RTC
 | \

86 
RCC_PERIPHCLK_USB
 | 
RCC_PERIPHCLK_LPTIM1
 | 
RCC_PERIPHCLK_I2C3
 ))

87 #–ià
defšed
 (
STM32L073xx
è|| defšed(
STM32L083xx
)

88 
	#IS_RCC_PERIPHCLOCK
(
__CLK__
è((__CLK__è<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_USART2
 | 
RCC_PERIPHCLK_LPUART1
 | \

	)

89 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_I2C2
 | 
RCC_PERIPHCLK_RTC
 | \

90 
RCC_PERIPHCLK_USB
 | 
RCC_PERIPHCLK_LPTIM1
 | 
RCC_PERIPHCLK_I2C3
 | \

91 
RCC_PERIPHCLK_LCD
))

94 #ià
defšed
(
STM32L011xx
è|| defšed(
STM32L021xx
è|| defšed(
STM32L031xx
è|| defšed(
STM32L041xx
)

95 
	#IS_RCC_PERIPHCLOCK
(
__CLK__
è((__CLK__è<ðÐ
RCC_PERIPHCLK_USART2
 | 
RCC_PERIPHCLK_LPUART1
 | \

	)

96 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_RTC
 | \

97 
RCC_PERIPHCLK_LPTIM1
))

98 #–ià
defšed
(
STM32L051xx
è|| defšed(
STM32L061xx
)

99 
	#IS_RCC_PERIPHCLOCK
(
__CLK__
è((__CLK__è<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_USART2
 | 
RCC_PERIPHCLK_LPUART1
 | \

	)

100 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_I2C2
 | 
RCC_PERIPHCLK_RTC
 | \

101 
RCC_PERIPHCLK_LPTIM1
))

102 #–ià
defšed
(
STM32L071xx
è|| defšed(
STM32L081xx
)

103 
	#IS_RCC_PERIPHCLOCK
(
__CLK__
è((__CLK__è<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_USART2
 | 
RCC_PERIPHCLK_LPUART1
 | \

	)

104 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_I2C2
 | 
RCC_PERIPHCLK_RTC
 | \

105 
RCC_PERIPHCLK_LPTIM1
 | 
RCC_PERIPHCLK_I2C3
))

108 #ià
defšed
 (
RCC_CCIPR_USART1SEL
)

109 
	#IS_RCC_USART1CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_USART1CLKSOURCE_PCLK2
è|| \

	)

110 ((
__SOURCE__
è=ð
RCC_USART1CLKSOURCE_SYSCLK
) || \

111 ((
__SOURCE__
è=ð
RCC_USART1CLKSOURCE_LSE
) || \

112 ((
__SOURCE__
è=ð
RCC_USART1CLKSOURCE_HSI
))

115 
	#IS_RCC_USART2CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_USART2CLKSOURCE_PCLK1
è|| \

	)

116 ((
__SOURCE__
è=ð
RCC_USART2CLKSOURCE_SYSCLK
) || \

117 ((
__SOURCE__
è=ð
RCC_USART2CLKSOURCE_LSE
) || \

118 ((
__SOURCE__
è=ð
RCC_USART2CLKSOURCE_HSI
))

120 
	#IS_RCC_LPUART1CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_LPUART1CLKSOURCE_PCLK1
è|| \

	)

121 ((
__SOURCE__
è=ð
RCC_LPUART1CLKSOURCE_SYSCLK
) || \

122 ((
__SOURCE__
è=ð
RCC_LPUART1CLKSOURCE_LSE
) || \

123 ((
__SOURCE__
è=ð
RCC_LPUART1CLKSOURCE_HSI
))

125 
	#IS_RCC_I2C1CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_I2C1CLKSOURCE_PCLK1
è|| \

	)

126 ((
__SOURCE__
è=ð
RCC_I2C1CLKSOURCE_SYSCLK
)|| \

127 ((
__SOURCE__
è=ð
RCC_I2C1CLKSOURCE_HSI
))

129 #ià
defšed
(
RCC_CCIPR_I2C3SEL
)

130 
	#IS_RCC_I2C3CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_I2C3CLKSOURCE_PCLK1
è|| \

	)

131 ((
__SOURCE__
è=ð
RCC_I2C3CLKSOURCE_SYSCLK
)|| \

132 ((
__SOURCE__
è=ð
RCC_I2C3CLKSOURCE_HSI
))

135 #ià
defšed
(
USB
)

136 
	#IS_RCC_USBCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_USBCLKSOURCE_HSI48
è|| \

	)

137 ((
__SOURCE__
è=ð
RCC_USBCLKSOURCE_PLL
))

140 #ià
defšed
(
RNG
)

141 
	#IS_RCC_RNGCLKSOURCE
(
_SOURCE_
è(((_SOURCE_è=ð
RCC_RNGCLKSOURCE_HSI48
è|| \

	)

142 ((
_SOURCE_
è=ð
RCC_RNGCLKSOURCE_PLLCLK
))

145 #ià
defšed
(
RCC_CCIPR_HSI48SEL
)

146 
	#IS_RCC_HSI48MCLKSOURCE
(
__HSI48MCLK__
è(((__HSI48MCLK__è=ð
RCC_HSI48M_PLL
è|| ((__HSI48MCLK__è=ð
RCC_HSI48M_HSI48
))

	)

149 
	#IS_RCC_LPTIMCLK
(
__LPTIMCLK_
è(((__LPTIMCLK_è=ð
RCC_LPTIM1CLKSOURCE_PCLK
è|| \

	)

150 ((
__LPTIMCLK_
è=ð
RCC_LPTIM1CLKSOURCE_LSI
) || \

151 ((
__LPTIMCLK_
è=ð
RCC_LPTIM1CLKSOURCE_HSI
) || \

152 ((
__LPTIMCLK_
è=ð
RCC_LPTIM1CLKSOURCE_LSE
))

154 
	#IS_RCC_STOPWAKEUP_CLOCK
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_STOP_WAKEUPCLOCK_MSI
è|| \

	)

155 ((
__SOURCE__
è=ð
RCC_STOP_WAKEUPCLOCK_HSI
))

157 
	#IS_RCC_LSE_DRIVE
(
__DRIVE__
è(((__DRIVE__è=ð
RCC_LSEDRIVE_LOW
è|| ((
__SOURCE__
è=ð
RCC_LSEDRIVE_MEDIUMLOW
è|| \

	)

158 ((
__DRIVE__
è=ð
RCC_LSEDRIVE_MEDIUMHIGH
è|| ((
__SOURCE__
è=ð
RCC_LSEDRIVE_HIGH
))

160 #ià
defšed
(
CRS
)

162 
	#IS_RCC_CRS_SYNC_SOURCE
(
_SOURCE_
è(((_SOURCE_è=ð
RCC_CRS_SYNC_SOURCE_GPIO
è|| \

	)

163 ((
_SOURCE_
è=ð
RCC_CRS_SYNC_SOURCE_LSE
) || \

164 ((
_SOURCE_
è=ð
RCC_CRS_SYNC_SOURCE_USB
))

165 
	#IS_RCC_CRS_SYNC_DIV
(
_DIV_
è(((_DIV_è=ð
RCC_CRS_SYNC_DIV1
è|| ((_DIV_è=ð
RCC_CRS_SYNC_DIV2
è|| \

	)

166 ((
_DIV_
è=ð
RCC_CRS_SYNC_DIV4
è|| ((_DIV_è=ð
RCC_CRS_SYNC_DIV8
) || \

167 ((
_DIV_
è=ð
RCC_CRS_SYNC_DIV16
è|| ((_DIV_è=ð
RCC_CRS_SYNC_DIV32
) || \

168 ((
_DIV_
è=ð
RCC_CRS_SYNC_DIV64
è|| ((_DIV_è=ð
RCC_CRS_SYNC_DIV128
))

169 
	#IS_RCC_CRS_SYNC_POLARITY
(
_POLARITY_
è(((_POLARITY_è=ð
RCC_CRS_SYNC_POLARITY_RISING
è|| \

	)

170 ((
_POLARITY_
è=ð
RCC_CRS_SYNC_POLARITY_FALLING
))

171 
	#IS_RCC_CRS_RELOADVALUE
(
_VALUE_
è(((_VALUE_è<ð0xFFFF))

	)

172 
	#IS_RCC_CRS_ERRORLIMIT
(
_VALUE_
è(((_VALUE_è<ð0xFF))

	)

173 
	#IS_RCC_CRS_HSI48CALIBRATION
(
_VALUE_
è(((_VALUE_è<ð0x3F))

	)

174 
	#IS_RCC_CRS_FREQERRORDIR
(
_DIR_
è(((_DIR_è=ð
RCC_CRS_FREQERRORDIR_UP
è|| \

	)

175 ((
_DIR_
è=ð
RCC_CRS_FREQERRORDIR_DOWN
))

192 
ušt32_t
 
P”hClockS–eùiÚ
;

195 
ušt32_t
 
RTCClockS–eùiÚ
;

198 #ià
defšed
(
LCD
)

200 
ušt32_t
 
LCDClockS–eùiÚ
;

204 #ià
defšed
(
RCC_CCIPR_USART1SEL
)

205 
ušt32_t
 
U§¹1ClockS–eùiÚ
;

208 
ušt32_t
 
U§¹2ClockS–eùiÚ
;

211 
ušt32_t
 
Lpu¬t1ClockS–eùiÚ
;

214 
ušt32_t
 
I2c1ClockS–eùiÚ
;

217 #ià
defšed
(
RCC_CCIPR_I2C3SEL
)

218 
ušt32_t
 
I2c3ClockS–eùiÚ
;

221 
ušt32_t
 
L±imClockS–eùiÚ
;

223 #ià
defšed
(
USB
)

224 
ušt32_t
 
UsbClockS–eùiÚ
;

227 } 
	tRCC_P”hCLKIn™Ty³Def
;

229 #ià
defšed
 (
CRS
)

235 
ušt32_t
 
P»sÿËr
;

238 
ušt32_t
 
Sourû
;

241 
ušt32_t
 
PÞ¬™y
;

244 
ušt32_t
 
R–ßdV®ue
;

248 
ušt32_t
 
E¼ÜLim™V®ue
;

251 
ušt32_t
 
HSI48C®ib¿tiÚV®ue
;

254 }
	tRCC_CRSIn™Ty³Def
;

261 
ušt32_t
 
R–ßdV®ue
;

264 
ušt32_t
 
HSI48C®ib¿tiÚV®ue
;

267 
ušt32_t
 
F»qE¼ÜC­tu»
;

271 
ušt32_t
 
F»qE¼ÜDœeùiÚ
;

276 }
	tRCC_CRSSynchroInfoTy³Def
;

294 
	#RCC_EXTI_LINE_LSECSS
 (
EXTI_IMR_IM19
è

	)

302 #ià
defšed
(
RCC_CCIPR_USART1SEL
)

303 
	#RCC_PERIPHCLK_USART1
 ((
ušt32_t
)0x00000001)

	)

305 
	#RCC_PERIPHCLK_USART2
 ((
ušt32_t
)0x00000002)

	)

306 
	#RCC_PERIPHCLK_LPUART1
 ((
ušt32_t
)0x00000004)

	)

307 
	#RCC_PERIPHCLK_I2C1
 ((
ušt32_t
)0x00000008)

	)

308 
	#RCC_PERIPHCLK_I2C2
 ((
ušt32_t
)0x00000010)

	)

309 
	#RCC_PERIPHCLK_RTC
 ((
ušt32_t
)0x00000020)

	)

310 #ià
defšed
(
USB
)

311 
	#RCC_PERIPHCLK_USB
 ((
ušt32_t
)0x00000040)

	)

313 
	#RCC_PERIPHCLK_LPTIM1
 ((
ušt32_t
)0x00000080)

	)

314 #ià
defšed
(
LCD
)

315 
	#RCC_PERIPHCLK_LCD
 ((
ušt32_t
)0x00000800)

	)

317 #ià
defšed
(
RCC_CCIPR_I2C3SEL
)

318 
	#RCC_PERIPHCLK_I2C3
 ((
ušt32_t
)0x00000100)

	)

325 #ià
defšed
 (
RCC_CCIPR_USART1SEL
)

329 
	#RCC_USART1CLKSOURCE_PCLK2
 (0x00000000U)

	)

330 
	#RCC_USART1CLKSOURCE_SYSCLK
 
RCC_CCIPR_USART1SEL_0


	)

331 
	#RCC_USART1CLKSOURCE_HSI
 
RCC_CCIPR_USART1SEL_1


	)

332 
	#RCC_USART1CLKSOURCE_LSE
 (
RCC_CCIPR_USART1SEL_0
 | 
RCC_CCIPR_USART1SEL_1
)

	)

341 
	#RCC_USART2CLKSOURCE_PCLK1
 (0x00000000U)

	)

342 
	#RCC_USART2CLKSOURCE_SYSCLK
 
RCC_CCIPR_USART2SEL_0


	)

343 
	#RCC_USART2CLKSOURCE_HSI
 
RCC_CCIPR_USART2SEL_1


	)

344 
	#RCC_USART2CLKSOURCE_LSE
 (
RCC_CCIPR_USART2SEL_0
 | 
RCC_CCIPR_USART2SEL_1
)

	)

352 
	#RCC_LPUART1CLKSOURCE_PCLK1
 (0x00000000U)

	)

353 
	#RCC_LPUART1CLKSOURCE_SYSCLK
 
RCC_CCIPR_LPUART1SEL_0


	)

354 
	#RCC_LPUART1CLKSOURCE_HSI
 
RCC_CCIPR_LPUART1SEL_1


	)

355 
	#RCC_LPUART1CLKSOURCE_LSE
 (
RCC_CCIPR_LPUART1SEL_0
 | 
RCC_CCIPR_LPUART1SEL_1
)

	)

363 
	#RCC_I2C1CLKSOURCE_PCLK1
 (0x00000000U)

	)

364 
	#RCC_I2C1CLKSOURCE_SYSCLK
 
RCC_CCIPR_I2C1SEL_0


	)

365 
	#RCC_I2C1CLKSOURCE_HSI
 
RCC_CCIPR_I2C1SEL_1


	)

370 #ià
defšed
(
RCC_CCIPR_I2C3SEL
)

375 
	#RCC_I2C3CLKSOURCE_PCLK1
 (0x00000000U)

	)

376 
	#RCC_I2C3CLKSOURCE_SYSCLK
 
RCC_CCIPR_I2C3SEL_0


	)

377 
	#RCC_I2C3CLKSOURCE_HSI
 
RCC_CCIPR_I2C3SEL_1


	)

386 
	#RCC_TIMPRES_DESACTIVATED
 ((
ušt8_t
)0x00)

	)

387 
	#RCC_TIMPRES_ACTIVATED
 ((
ušt8_t
)0x01)

	)

392 #ià
defšed
(
USB
)

396 
	#RCC_USBCLKSOURCE_HSI48
 
RCC_CCIPR_HSI48SEL


	)

397 
	#RCC_USBCLKSOURCE_PLL
 (0x00000000U)

	)

403 #ià
defšed
(
RNG
)

407 
	#RCC_RNGCLKSOURCE_HSI48
 
RCC_CCIPR_HSI48SEL


	)

408 
	#RCC_RNGCLKSOURCE_PLLCLK
 (0x00000000U)

	)

414 #ià
defšed
(
RCC_CCIPR_HSI48SEL
)

418 
	#RCC_FLAG_HSI48
 
SYSCFG_CFGR3_VREFINT_RDYF


	)

420 
	#RCC_HSI48M_PLL
 (0x00000000U)

	)

421 
	#RCC_HSI48M_HSI48
 
RCC_CCIPR_HSI48SEL


	)

431 
	#RCC_LPTIM1CLKSOURCE_PCLK
 (0x00000000U)

	)

432 
	#RCC_LPTIM1CLKSOURCE_LSI
 
RCC_CCIPR_LPTIM1SEL_0


	)

433 
	#RCC_LPTIM1CLKSOURCE_HSI
 
RCC_CCIPR_LPTIM1SEL_1


	)

434 
	#RCC_LPTIM1CLKSOURCE_LSE
 
RCC_CCIPR_LPTIM1SEL


	)

443 
	#RCC_STOP_WAKEUPCLOCK_MSI
 (0x00000000U)

	)

444 
	#RCC_STOP_WAKEUPCLOCK_HSI
 
RCC_CFGR_STOPWUCK


	)

453 
	#RCC_LSEDRIVE_LOW
 (0x00000000U)

	)

454 
	#RCC_LSEDRIVE_MEDIUMLOW
 
RCC_CSR_LSEDRV_0


	)

455 
	#RCC_LSEDRIVE_MEDIUMHIGH
 
RCC_CSR_LSEDRV_1


	)

456 
	#RCC_LSEDRIVE_HIGH
 
RCC_CSR_LSEDRV


	)

461 #ià
defšed
(
CRS
)

466 
	#RCC_CRS_NONE
 (0x00000000U)

	)

467 
	#RCC_CRS_TIMEOUT
 ((
ušt32_t
)0x00000001)

	)

468 
	#RCC_CRS_SYNCOK
 ((
ušt32_t
)0x00000002)

	)

469 
	#RCC_CRS_SYNCWARN
 ((
ušt32_t
)0x00000004)

	)

470 
	#RCC_CRS_SYNCERR
 ((
ušt32_t
)0x00000008)

	)

471 
	#RCC_CRS_SYNCMISS
 ((
ušt32_t
)0x00000010)

	)

472 
	#RCC_CRS_TRIMOVF
 ((
ušt32_t
)0x00000020)

	)

481 
	#RCC_CRS_SYNC_SOURCE_GPIO
 ((
ušt32_t
)0x00000000Uè

	)

482 
	#RCC_CRS_SYNC_SOURCE_LSE
 
CRS_CFGR_SYNCSRC_0


	)

483 
	#RCC_CRS_SYNC_SOURCE_USB
 
CRS_CFGR_SYNCSRC_1


	)

491 
	#RCC_CRS_SYNC_DIV1
 ((
ušt32_t
)0x00000000Uè

	)

492 
	#RCC_CRS_SYNC_DIV2
 
CRS_CFGR_SYNCDIV_0


	)

493 
	#RCC_CRS_SYNC_DIV4
 
CRS_CFGR_SYNCDIV_1


	)

494 
	#RCC_CRS_SYNC_DIV8
 (
CRS_CFGR_SYNCDIV_1
 | 
CRS_CFGR_SYNCDIV_0
è

	)

495 
	#RCC_CRS_SYNC_DIV16
 
CRS_CFGR_SYNCDIV_2


	)

496 
	#RCC_CRS_SYNC_DIV32
 (
CRS_CFGR_SYNCDIV_2
 | 
CRS_CFGR_SYNCDIV_0
è

	)

497 
	#RCC_CRS_SYNC_DIV64
 (
CRS_CFGR_SYNCDIV_2
 | 
CRS_CFGR_SYNCDIV_1
è

	)

498 
	#RCC_CRS_SYNC_DIV128
 
CRS_CFGR_SYNCDIV


	)

506 
	#RCC_CRS_SYNC_POLARITY_RISING
 ((
ušt32_t
)0x00000000Uè

	)

507 
	#RCC_CRS_SYNC_POLARITY_FALLING
 
CRS_CFGR_SYNCPOL


	)

515 
	#RCC_CRS_RELOADVALUE_DEFAULT
 ((
ušt32_t
)0x0000BB7FUè

	)

524 
	#RCC_CRS_ERRORLIMIT_DEFAULT
 ((
ušt32_t
)0x00000022Uè

	)

532 
	#RCC_CRS_HSI48CALIBRATION_DEFAULT
 ((
ušt32_t
)0x00000020Uè

	)

542 
	#RCC_CRS_FREQERRORDIR_UP
 ((
ušt32_t
)0x00000000Uè

	)

543 
	#RCC_CRS_FREQERRORDIR_DOWN
 ((
ušt32_t
)
CRS_ISR_FEDIR
è

	)

551 
	#RCC_CRS_IT_SYNCOK
 
CRS_CR_SYNCOKIE


	)

552 
	#RCC_CRS_IT_SYNCWARN
 
CRS_CR_SYNCWARNIE


	)

553 
	#RCC_CRS_IT_ERR
 
CRS_CR_ERRIE


	)

554 
	#RCC_CRS_IT_ESYNC
 
CRS_CR_ESYNCIE


	)

555 
	#RCC_CRS_IT_SYNCERR
 
CRS_CR_ERRIE


	)

556 
	#RCC_CRS_IT_SYNCMISS
 
CRS_CR_ERRIE


	)

557 
	#RCC_CRS_IT_TRIMOVF
 
CRS_CR_ERRIE


	)

566 
	#RCC_CRS_FLAG_SYNCOK
 
CRS_ISR_SYNCOKF


	)

567 
	#RCC_CRS_FLAG_SYNCWARN
 
CRS_ISR_SYNCWARNF


	)

568 
	#RCC_CRS_FLAG_ERR
 
CRS_ISR_ERRF


	)

569 
	#RCC_CRS_FLAG_ESYNC
 
CRS_ISR_ESYNCF


	)

570 
	#RCC_CRS_FLAG_SYNCERR
 
CRS_ISR_SYNCERR


	)

571 
	#RCC_CRS_FLAG_SYNCMISS
 
CRS_ISR_SYNCMISS


	)

572 
	#RCC_CRS_FLAG_TRIMOVF
 
CRS_ISR_TRIMOVF


	)

597 #ià
defšed
(
STM32L062xx
è|| defšed(
STM32L063xx
)|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
è|| defšed(
STM32L041xx
è|| defšed(
STM32L021xx
)

598 
	#__HAL_RCC_AES_CLK_ENABLE
(èdØ{ \

	)

599 
__IO
 
ušt32_t
 
tm´eg
; \

600 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRYPEN
);\

602 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRYPEN
);\

603 
UNUSED
(
tm´eg
); \

605 
	#__HAL_RCC_AES_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBENR
, (
RCC_AHBENR_CRYPEN
))

	)

607 
	#__HAL_RCC_AES_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRYPEN
è!ð
RESET
)

	)

608 
	#__HAL_RCC_AES_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRYPEN
è=ð
RESET
)

	)

612 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
è&& !defšed(
STM32L051xx
è&& !defšed(
STM32L061xx
è&& !defšed(
STM32L071xx
è&& !defšed(
STM32L081xx
)

613 
	#__HAL_RCC_TSC_CLK_ENABLE
(èdØ{ \

	)

614 
__IO
 
ušt32_t
 
tm´eg
; \

615 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_TSCEN
);\

617 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_TSCEN
);\

618 
UNUSED
(
tm´eg
); \

620 
	#__HAL_RCC_TSC_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBENR
, (
RCC_AHBENR_TSCEN
))

	)

622 
	#__HAL_RCC_TSC_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_TSCEN
è!ð
RESET
)

	)

623 
	#__HAL_RCC_TSC_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_TSCEN
è=ð
RESET
)

	)

625 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

626 
__IO
 
ušt32_t
 
tm´eg
; \

627 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_RNGEN
);\

629 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_RNGEN
);\

630 
UNUSED
(
tm´eg
); \

632 
	#__HAL_RCC_RNG_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBENR
, (
RCC_AHBENR_RNGEN
))

	)

634 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_RNGEN
è!ð
RESET
)

	)

635 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_RNGEN
è=ð
RESET
)

	)

649 #ià
defšed
(
GPIOE
)

650 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

651 
__IO
 
ušt32_t
 
tm´eg
; \

652 
SET_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOEEN
);\

654 
tm´eg
 = 
READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOEEN
);\

655 
UNUSED
(
tm´eg
); \

658 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPENR
,(
RCC_IOPENR_GPIOEEN
))

	)

660 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOEEN
è!ð
RESET
)

	)

661 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIOEEN
è=ð
RESET
)

	)

664 #ià
defšed
(
GPIOD
)

665 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

666 
__IO
 
ušt32_t
 
tm´eg
; \

667 
SET_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIODEN
);\

669 
tm´eg
 = 
READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIODEN
);\

670 
UNUSED
(
tm´eg
); \

672 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPENR
,(
RCC_IOPENR_GPIODEN
))

	)

674 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIODEN
è!ð
RESET
)

	)

675 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPENR
, 
RCC_IOPENR_GPIODEN
è=ð
RESET
)

	)

690 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
è&& !defšed(
STM32L051xx
è&& !defšed(
STM32L061xx
è&& !defšed(
STM32L071xx
è&& !defšed(
STM32L081xx
)

691 
	#__HAL_RCC_USB_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USBEN
))

	)

692 
	#__HAL_RCC_USB_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USBEN
))

	)

694 
	#__HAL_RCC_USB_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USBEN
è!ð
RESET
)

	)

695 
	#__HAL_RCC_USB_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USBEN
è=ð
RESET
)

	)

697 
	#__HAL_RCC_CRS_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_CRSEN
))

	)

698 
	#__HAL_RCC_CRS_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
,(
RCC_APB1ENR_CRSEN
))

	)

700 
	#__HAL_RCC_CRS_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CRSEN
è!ð
RESET
)

	)

701 
	#__HAL_RCC_CRS_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CRSEN
è=ð
RESET
)

	)

706 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
)

707 
	#__HAL_RCC_LCD_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LCDEN
))

	)

708 
	#__HAL_RCC_LCD_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LCDEN
))

	)

710 
	#__HAL_RCC_LCD_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LCDEN
è!ð
RESET
)

	)

711 
	#__HAL_RCC_LCD_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LCDEN
è=ð
RESET
)

	)

715 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
) \

716 || 
defšed
(
STM32L052xx
è|| defšed(
STM32L062xx
) \

717 || 
defšed
(
STM32L051xx
è|| defšed(
STM32L061xx
)

718 
	#__HAL_RCC_TIM2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM2EN
))

	)

719 
	#__HAL_RCC_TIM6_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM6EN
))

	)

720 
	#__HAL_RCC_SPI2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_SPI2EN
))

	)

721 
	#__HAL_RCC_USART2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART2EN
))

	)

722 
	#__HAL_RCC_LPUART1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPUART1EN
))

	)

723 
	#__HAL_RCC_I2C1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C1EN
))

	)

724 
	#__HAL_RCC_I2C2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C2EN
))

	)

725 
	#__HAL_RCC_DAC_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_DACEN
))

	)

726 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPTIM1EN
))

	)

728 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM2EN
))

	)

729 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM6EN
))

	)

730 
	#__HAL_RCC_SPI2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_SPI2EN
))

	)

731 
	#__HAL_RCC_USART2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART2EN
))

	)

732 
	#__HAL_RCC_LPUART1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPUART1EN
))

	)

733 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C1EN
))

	)

734 
	#__HAL_RCC_I2C2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C2EN
))

	)

735 
	#__HAL_RCC_DAC_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_DACEN
))

	)

736 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPTIM1EN
))

	)

738 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
è!ð
RESET
)

	)

739 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
è!ð
RESET
)

	)

740 
	#__HAL_RCC_SPI2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
è!ð
RESET
)

	)

741 
	#__HAL_RCC_USART2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
è!ð
RESET
)

	)

742 
	#__HAL_RCC_LPUART1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPUART1EN
è!ð
RESET
)

	)

743 
	#__HAL_RCC_I2C1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
è!ð
RESET
)

	)

744 
	#__HAL_RCC_I2C2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
è!ð
RESET
)

	)

745 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
è!ð
RESET
)

	)

746 
	#__HAL_RCC_LPTIM1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
è!ð
RESET
)

	)

747 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
è=ð
RESET
)

	)

748 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
è=ð
RESET
)

	)

749 
	#__HAL_RCC_SPI2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
è=ð
RESET
)

	)

750 
	#__HAL_RCC_USART2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
è=ð
RESET
)

	)

751 
	#__HAL_RCC_LPUART1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPUART1EN
è=ð
RESET
)

	)

752 
	#__HAL_RCC_I2C1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
è=ð
RESET
)

	)

753 
	#__HAL_RCC_I2C2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
è=ð
RESET
)

	)

754 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
è=ð
RESET
)

	)

755 
	#__HAL_RCC_LPTIM1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
è=ð
RESET
)

	)

761 #ià
defšed
(
STM32L011xx
è|| defšed(
STM32L021xx
è|| defšed(
STM32L031xx
è|| defšed(
STM32L041xx
)

762 
	#__HAL_RCC_TIM2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM2EN
))

	)

763 
	#__HAL_RCC_USART2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART2EN
))

	)

764 
	#__HAL_RCC_LPUART1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPUART1EN
))

	)

765 
	#__HAL_RCC_I2C1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C1EN
))

	)

766 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPTIM1EN
))

	)

768 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM2EN
))

	)

769 
	#__HAL_RCC_USART2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART2EN
))

	)

770 
	#__HAL_RCC_LPUART1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPUART1EN
))

	)

771 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C1EN
))

	)

772 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPTIM1EN
))

	)

774 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
è!ð
RESET
)

	)

775 
	#__HAL_RCC_USART2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
è!ð
RESET
)

	)

776 
	#__HAL_RCC_LPUART1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPUART1EN
è!ð
RESET
)

	)

777 
	#__HAL_RCC_I2C1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
è!ð
RESET
)

	)

778 
	#__HAL_RCC_LPTIM1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
è!ð
RESET
)

	)

779 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
è=ð
RESET
)

	)

780 
	#__HAL_RCC_USART2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
è=ð
RESET
)

	)

781 
	#__HAL_RCC_LPUART1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPUART1EN
è=ð
RESET
)

	)

782 
	#__HAL_RCC_I2C1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
è=ð
RESET
)

	)

783 
	#__HAL_RCC_LPTIM1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
è=ð
RESET
)

	)

788 #ià
defšed
(
STM32L073xx
è|| defšed(
STM32L083xx
) \

789 || 
defšed
(
STM32L072xx
è|| defšed(
STM32L082xx
) \

790 || 
defšed
(
STM32L071xx
è|| defšed(
STM32L081xx
)

791 
	#__HAL_RCC_TIM2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM2EN
))

	)

792 
	#__HAL_RCC_TIM3_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM3EN
))

	)

793 
	#__HAL_RCC_TIM6_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM6EN
))

	)

794 
	#__HAL_RCC_TIM7_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM7EN
))

	)

795 
	#__HAL_RCC_SPI2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_SPI2EN
))

	)

796 
	#__HAL_RCC_USART2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART2EN
))

	)

797 
	#__HAL_RCC_USART4_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART4EN
))

	)

798 
	#__HAL_RCC_USART5_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART5EN
))

	)

799 
	#__HAL_RCC_LPUART1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPUART1EN
))

	)

800 
	#__HAL_RCC_I2C1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C1EN
))

	)

801 
	#__HAL_RCC_I2C2_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C2EN
))

	)

802 
	#__HAL_RCC_I2C3_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C3EN
))

	)

803 
	#__HAL_RCC_DAC_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_DACEN
))

	)

804 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPTIM1EN
))

	)

806 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM2EN
))

	)

807 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM3EN
))

	)

808 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM6EN
))

	)

809 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_TIM7EN
))

	)

810 
	#__HAL_RCC_SPI2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_SPI2EN
))

	)

811 
	#__HAL_RCC_USART2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART2EN
))

	)

812 
	#__HAL_RCC_USART4_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART4EN
))

	)

813 
	#__HAL_RCC_USART5_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_USART5EN
))

	)

814 
	#__HAL_RCC_LPUART1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPUART1EN
))

	)

815 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C1EN
))

	)

816 
	#__HAL_RCC_I2C2_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C2EN
))

	)

817 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C3EN
))

	)

818 
	#__HAL_RCC_DAC_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_DACEN
))

	)

819 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_LPTIM1EN
))

	)

821 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
è!ð
RESET
)

	)

822 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
è!ð
RESET
)

	)

823 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
è!ð
RESET
)

	)

824 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
è!ð
RESET
)

	)

825 
	#__HAL_RCC_SPI2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
è!ð
RESET
)

	)

826 
	#__HAL_RCC_USART2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
è!ð
RESET
)

	)

827 
	#__HAL_RCC_USART4_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART4EN
è!ð
RESET
)

	)

828 
	#__HAL_RCC_USART5_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART5EN
è!ð
RESET
)

	)

829 
	#__HAL_RCC_LPUART1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPUART1EN
è!ð
RESET
)

	)

830 
	#__HAL_RCC_I2C1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
è!ð
RESET
)

	)

831 
	#__HAL_RCC_I2C2_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
è!ð
RESET
)

	)

832 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
è!ð
RESET
)

	)

833 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
è!ð
RESET
)

	)

834 
	#__HAL_RCC_LPTIM1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
è!ð
RESET
)

	)

835 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
è=ð
RESET
)

	)

836 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
è=ð
RESET
)

	)

837 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
è=ð
RESET
)

	)

838 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
è=ð
RESET
)

	)

839 
	#__HAL_RCC_SPI2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
è=ð
RESET
)

	)

840 
	#__HAL_RCC_USART2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
è=ð
RESET
)

	)

841 
	#__HAL_RCC_USART4_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART4EN
è=ð
RESET
)

	)

842 
	#__HAL_RCC_USART5_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART5EN
è=ð
RESET
)

	)

843 
	#__HAL_RCC_LPUART1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPUART1EN
è=ð
RESET
)

	)

844 
	#__HAL_RCC_I2C1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
è=ð
RESET
)

	)

845 
	#__HAL_RCC_I2C2_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
è=ð
RESET
)

	)

846 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
è=ð
RESET
)

	)

847 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
è=ð
RESET
)

	)

848 
	#__HAL_RCC_LPTIM1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
è=ð
RESET
)

	)

858 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
) \

859 || 
defšed
(
STM32L052xx
è|| defšed(
STM32L062xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L082xx
) \

860 || 
defšed
(
STM32L051xx
è|| defšed(
STM32L061xx
è|| defšed(
STM32L071xx
è|| defšed(
STM32L081xx
) \

861 || 
defšed
(
STM32L031xx
è|| defšed(
STM32L041xx
è|| defšed(
STM32L011xx
è|| defšed(
STM32L021xx
)

869 
	#__HAL_RCC_TIM21_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_TIM21EN
))

	)

870 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

871 
	#__HAL_RCC_TIM22_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_TIM22EN
))

	)

873 
	#__HAL_RCC_ADC1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_ADC1EN
))

	)

874 
	#__HAL_RCC_SPI1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_SPI1EN
))

	)

875 
	#__HAL_RCC_USART1_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_USART1EN
))

	)

877 
	#__HAL_RCC_TIM21_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_TIM21EN
))

	)

878 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

879 
	#__HAL_RCC_TIM22_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_TIM22EN
))

	)

881 
	#__HAL_RCC_ADC1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_ADC1EN
))

	)

882 
	#__HAL_RCC_SPI1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_SPI1EN
))

	)

883 
	#__HAL_RCC_USART1_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_USART1EN
))

	)

884 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
)

885 
	#__HAL_RCC_FIREWALL_CLK_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_MIFIEN
))

	)

886 
	#__HAL_RCC_FIREWALL_CLK_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_MIFIEN
))

	)

889 
	#__HAL_RCC_TIM21_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM21EN
è!ð
RESET
)

	)

890 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

891 
	#__HAL_RCC_TIM22_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM22EN
è!ð
RESET
)

	)

893 
	#__HAL_RCC_ADC1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
è!ð
RESET
)

	)

894 
	#__HAL_RCC_SPI1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
è!ð
RESET
)

	)

895 
	#__HAL_RCC_USART1_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
è!ð
RESET
)

	)

897 
	#__HAL_RCC_TIM21_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_TIM21EN
è=ð
RESET
)

	)

898 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

899 
	#__HAL_RCC_TIM22_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_TIM22EN
è=ð
RESET
)

	)

901 
	#__HAL_RCC_ADC1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_ADC1EN
è=ð
RESET
)

	)

902 
	#__HAL_RCC_SPI1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_SPI1EN
è=ð
RESET
)

	)

903 
	#__HAL_RCC_USART1_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_USART1EN
è=ð
RESET
)

	)

904 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
)

905 
	#__HAL_RCC_FIREWALL_IS_CLK_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_MIFIEN
è!ð
RESET
)

	)

906 
	#__HAL_RCC_FIREWALL_IS_CLK_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2ENR
, (
RCC_APB2ENR_MIFIEN
è=ð
RESET
)

	)

922 #ià
defšed
(
STM32L062xx
è|| defšed(
STM32L063xx
)|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
è|| defšed(
STM32L041xx
è|| defšed(
STM32L021xx
)

923 
	#__HAL_RCC_AES_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_CRYPRST
))

	)

924 
	#__HAL_RCC_AES_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_CRYPRST
))

	)

927 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
è&& !defšed(
STM32L051xx
è&& !defšed(
STM32L061xx
è&& !defšed(
STM32L071xx
è&& !defšed(
STM32L081xx
)

928 
	#__HAL_RCC_TSC_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_TSCRST
))

	)

929 
	#__HAL_RCC_TSC_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_TSCRST
))

	)

930 
	#__HAL_RCC_RNG_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_RNGRST
))

	)

931 
	#__HAL_RCC_RNG_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
AHBRSTR
, (
RCC_AHBRSTR_RNGRST
))

	)

942 #ià
defšed
(
STM32L073xx
è|| defšed(
STM32L083xx
) \

943 || 
defšed
(
STM32L072xx
è|| defšed(
STM32L082xx
) \

944 || 
defšed
(
STM32L071xx
è|| defšed(
STM32L081xx
)

945 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIOERST
))

	)

947 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
IOPRSTR
,(
RCC_IOPRSTR_GPIOERST
))

	)

952 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
)

953 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
IOPRSTR
, (
RCC_IOPRSTR_GPIODRST
))

	)

954 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
IOPRSTR
,(
RCC_IOPRSTR_GPIODRST
))

	)

965 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
) \

966 || 
defšed
(
STM32L052xx
è|| defšed(
STM32L062xx
) \

967 || 
defšed
(
STM32L051xx
è|| defšed(
STM32L061xx
)

968 
	#__HAL_RCC_TIM2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM2RST
))

	)

969 
	#__HAL_RCC_TIM6_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM6RST
))

	)

970 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPTIM1RST
))

	)

971 
	#__HAL_RCC_I2C1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C1RST
))

	)

972 
	#__HAL_RCC_I2C2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C2RST
))

	)

973 
	#__HAL_RCC_USART2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART2RST
))

	)

974 
	#__HAL_RCC_LPUART1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPUART1RST
))

	)

975 
	#__HAL_RCC_SPI2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_SPI2RST
))

	)

976 
	#__HAL_RCC_DAC_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_DACRST
))

	)

978 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM2RST
))

	)

979 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM6RST
))

	)

980 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPTIM1RST
))

	)

981 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C1RST
))

	)

982 
	#__HAL_RCC_I2C2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C2RST
))

	)

983 
	#__HAL_RCC_USART2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART2RST
))

	)

984 
	#__HAL_RCC_LPUART1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPUART1RST
))

	)

985 
	#__HAL_RCC_SPI2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_SPI2RST
))

	)

986 
	#__HAL_RCC_DAC_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_DACRST
))

	)

990 #ià
defšed
(
STM32L011xx
è|| defšed(
STM32L021xx
è|| defšed(
STM32L031xx
è|| defšed(
STM32L041xx
)

991 
	#__HAL_RCC_TIM2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM2RST
))

	)

992 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPTIM1RST
))

	)

993 
	#__HAL_RCC_I2C1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C1RST
))

	)

994 
	#__HAL_RCC_USART2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART2RST
))

	)

995 
	#__HAL_RCC_LPUART1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPUART1RST
))

	)

997 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM2RST
))

	)

998 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPTIM1RST
))

	)

999 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C1RST
))

	)

1000 
	#__HAL_RCC_USART2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART2RST
))

	)

1001 
	#__HAL_RCC_LPUART1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPUART1RST
))

	)

1004 #ià
defšed
(
STM32L073xx
è|| defšed(
STM32L083xx
) \

1005 || 
defšed
(
STM32L072xx
è|| defšed(
STM32L082xx
) \

1006 || 
defšed
(
STM32L071xx
è|| defšed(
STM32L081xx
)

1007 
	#__HAL_RCC_TIM2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM2RST
))

	)

1008 
	#__HAL_RCC_TIM3_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM3RST
))

	)

1009 
	#__HAL_RCC_TIM6_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM6RST
))

	)

1010 
	#__HAL_RCC_TIM7_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM7RST
))

	)

1011 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPTIM1RST
))

	)

1012 
	#__HAL_RCC_I2C1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C1RST
))

	)

1013 
	#__HAL_RCC_I2C2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C2RST
))

	)

1014 
	#__HAL_RCC_I2C3_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C3RST
))

	)

1015 
	#__HAL_RCC_USART2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART2RST
))

	)

1016 
	#__HAL_RCC_USART4_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART4RST
))

	)

1017 
	#__HAL_RCC_USART5_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART5RST
))

	)

1018 
	#__HAL_RCC_LPUART1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPUART1RST
))

	)

1019 
	#__HAL_RCC_SPI2_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_SPI2RST
))

	)

1020 
	#__HAL_RCC_DAC_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_DACRST
))

	)

1022 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM2RST
))

	)

1023 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM3RST
))

	)

1024 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM6RST
))

	)

1025 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_TIM7RST
))

	)

1026 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPTIM1RST
))

	)

1027 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C1RST
))

	)

1028 
	#__HAL_RCC_I2C2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C2RST
))

	)

1029 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_I2C3RST
))

	)

1030 
	#__HAL_RCC_USART2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART2RST
))

	)

1031 
	#__HAL_RCC_USART4_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART4RST
))

	)

1032 
	#__HAL_RCC_USART5_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USART5RST
))

	)

1033 
	#__HAL_RCC_LPUART1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LPUART1RST
))

	)

1034 
	#__HAL_RCC_SPI2_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_SPI2RST
))

	)

1035 
	#__HAL_RCC_DAC_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_DACRST
))

	)

1040 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
è&& !defšed(
STM32L051xx
è&& !defšed(
STM32L061xx
è&& !defšed(
STM32L071xx
è&& !defšed(
STM32L081xx
)

1041 
	#__HAL_RCC_USB_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USBRST
))

	)

1042 
	#__HAL_RCC_USB_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_USBRST
))

	)

1043 
	#__HAL_RCC_CRS_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_CRSRST
))

	)

1044 
	#__HAL_RCC_CRS_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
,(
RCC_APB1RSTR_CRSRST
))

	)

1047 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
)

1048 
	#__HAL_RCC_LCD_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LCDRST
))

	)

1049 
	#__HAL_RCC_LCD_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB1RSTR
, (
RCC_APB1RSTR_LCDRST
))

	)

1056 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
) \

1057 || 
defšed
(
STM32L052xx
è|| defšed(
STM32L062xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L082xx
) \

1058 || 
defšed
(
STM32L051xx
è|| defšed(
STM32L061xx
è|| defšed(
STM32L071xx
è|| defšed(
STM32L081xx
)

1064 
	#__HAL_RCC_USART1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_USART1RST
))

	)

1065 
	#__HAL_RCC_ADC1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_ADC1RST
))

	)

1066 
	#__HAL_RCC_SPI1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_SPI1RST
))

	)

1067 
	#__HAL_RCC_TIM21_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_TIM21RST
))

	)

1068 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

1069 
	#__HAL_RCC_TIM22_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_TIM22RST
))

	)

1072 
	#__HAL_RCC_USART1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_USART1RST
))

	)

1073 
	#__HAL_RCC_ADC1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_ADC1RST
))

	)

1074 
	#__HAL_RCC_SPI1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_SPI1RST
))

	)

1075 
	#__HAL_RCC_TIM21_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_TIM21RST
))

	)

1076 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

1077 
	#__HAL_RCC_TIM22_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_TIM22RST
))

	)

1082 #ià
defšed
(
STM32L011xx
è|| defšed(
STM32L021xx
è|| defšed(
STM32L031xx
è|| defšed(
STM32L041xx
)

1083 
	#__HAL_RCC_ADC1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_ADC1RST
))

	)

1084 
	#__HAL_RCC_SPI1_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_SPI1RST
))

	)

1085 
	#__HAL_RCC_TIM21_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_TIM21RST
))

	)

1086 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

1087 
	#__HAL_RCC_TIM22_FORCE_RESET
(è
	`SET_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_TIM22RST
))

	)

1089 
	#__HAL_RCC_ADC1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_ADC1RST
))

	)

1090 
	#__HAL_RCC_SPI1_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_SPI1RST
))

	)

1091 
	#__HAL_RCC_TIM21_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_TIM21RST
))

	)

1092 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

1093 
	#__HAL_RCC_TIM22_RELEASE_RESET
(è
	`CLEAR_BIT
(
RCC
->
APB2RSTR
, (
RCC_APB2RSTR_TIM22RST
))

	)

1110 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
è&& !defšed(
STM32L051xx
è&& !defšed(
STM32L061xx
è&& !defšed(
STM32L071xx
è&& !defšed(
STM32L081xx
)

1111 
	#__HAL_RCC_TSC_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_TSCSMEN
))

	)

1112 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_RNGSMEN
))

	)

1113 
	#__HAL_RCC_TSC_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_TSCSMEN
))

	)

1114 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBSMENR
, (
RCC_AHBSMENR_RNGSMEN
))

	)

1116 
	#__HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_TSCSMEN
è!ð
RESET
)

	)

1117 
	#__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_RNGSMEN
è!ð
RESET
)

	)

1118 
	#__HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_TSCSMEN
è=ð
RESET
)

	)

1119 
	#__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBSMENR
, 
RCC_AHBSMENR_RNGSMEN
è=ð
RESET
)

	)

1122 #ià
defšed
(
STM32L062xx
è|| defšed(
STM32L063xx
)|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
è|| defšed(
STM32L041xx
)

1123 
	#__HAL_RCC_AES_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
AHBLPENR
, (
RCC_AHBSMENR_CRYPSMEN
))

	)

1124 
	#__HAL_RCC_AES_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
AHBLPENR
, (
RCC_AHBSMENR_CRYPSMEN
))

	)

1126 
	#__HAL_RCC_AES_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
AHBLPENR
, 
RCC_AHBSMENR_CRYPSMEN
è!ð
RESET
)

	)

1127 
	#__HAL_RCC_AES_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
AHBLPENR
, 
RCC_AHBSMENR_CRYPSMEN
è=ð
RESET
)

	)

1142 #ià
defšed
(
STM32L073xx
è|| defšed(
STM32L083xx
) \

1143 || 
defšed
(
STM32L072xx
è|| defšed(
STM32L082xx
) \

1144 || 
defšed
(
STM32L071xx
è|| defšed(
STM32L081xx
)

1145 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIOESMEN
))

	)

1146 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPSMENR
,(
RCC_IOPSMENR_GPIOESMEN
))

	)

1148 
	#__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOESMEN
è!ð
RESET
)

	)

1149 
	#__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIOESMEN
è=ð
RESET
)

	)

1153 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
)

1154 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
IOPSMENR
, (
RCC_IOPSMENR_GPIODSMEN
))

	)

1155 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
IOPSMENR
,(
RCC_IOPSMENR_GPIODSMEN
))

	)

1157 
	#__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIODSMEN
è!ð
RESET
)

	)

1158 
	#__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
IOPSMENR
, 
RCC_IOPSMENR_GPIODSMEN
è=ð
RESET
)

	)

1174 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
) \

1175 || 
defšed
(
STM32L052xx
è|| defšed(
STM32L062xx
) \

1176 || 
defšed
(
STM32L051xx
è|| defšed(
STM32L061xx
)

1177 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM2SMEN
))

	)

1178 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM6SMEN
))

	)

1179 
	#__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_SPI2SMEN
))

	)

1180 
	#__HAL_RCC_USART2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART2SMEN
))

	)

1181 
	#__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPUART1SMEN
))

	)

1182 
	#__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C1SMEN
))

	)

1183 
	#__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C2SMEN
))

	)

1184 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_DACSMEN
))

	)

1185 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPTIM1SMEN
))

	)

1187 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM2SMEN
))

	)

1188 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM6SMEN
))

	)

1189 
	#__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_SPI2SMEN
))

	)

1190 
	#__HAL_RCC_USART2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART2SMEN
))

	)

1191 
	#__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPUART1SMEN
))

	)

1192 
	#__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C1SMEN
))

	)

1193 
	#__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C2SMEN
))

	)

1194 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_DACSMEN
))

	)

1195 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPTIM1SMEN
))

	)

1197 
	#__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM2SMEN
è!ð
RESET
)

	)

1198 
	#__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM6SMEN
è!ð
RESET
)

	)

1199 
	#__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_SPI2SMEN
è!ð
RESET
)

	)

1200 
	#__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART2SMEN
è!ð
RESET
)

	)

1201 
	#__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPUART1SMEN
è!ð
RESET
)

	)

1202 
	#__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C1SMEN
è!ð
RESET
)

	)

1203 
	#__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C2SMEN
è!ð
RESET
)

	)

1204 
	#__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_DACSMEN
è!ð
RESET
)

	)

1205 
	#__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPTIM1SMEN
è!ð
RESET
)

	)

1206 
	#__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM2SMEN
è=ð
RESET
)

	)

1207 
	#__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM6SMEN
è=ð
RESET
)

	)

1208 
	#__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_SPI2SMEN
è=ð
RESET
)

	)

1209 
	#__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART2SMEN
è=ð
RESET
)

	)

1210 
	#__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPUART1SMEN
è=ð
RESET
)

	)

1211 
	#__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C1SMEN
è=ð
RESET
)

	)

1212 
	#__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C2SMEN
è=ð
RESET
)

	)

1213 
	#__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_DACSMEN
è=ð
RESET
)

	)

1214 
	#__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPTIM1SMEN
è=ð
RESET
)

	)

1219 #ià
defšed
(
STM32L073xx
è|| defšed(
STM32L083xx
) \

1220 || 
defšed
(
STM32L072xx
è|| defšed(
STM32L082xx
) \

1221 || 
defšed
(
STM32L071xx
è|| defšed(
STM32L081xx
)

1222 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM2SMEN
))

	)

1223 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM3SMEN
))

	)

1224 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM6SMEN
))

	)

1225 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM7SMEN
))

	)

1226 
	#__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_SPI2SMEN
))

	)

1227 
	#__HAL_RCC_USART2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART2SMEN
))

	)

1228 
	#__HAL_RCC_USART4_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART4SMEN
))

	)

1229 
	#__HAL_RCC_USART5_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART5SMEN
))

	)

1230 
	#__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPUART1SMEN
))

	)

1231 
	#__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C1SMEN
))

	)

1232 
	#__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C2SMEN
))

	)

1233 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C3SMEN
))

	)

1234 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_DACSMEN
))

	)

1235 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPTIM1SMEN
))

	)

1237 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM2SMEN
))

	)

1238 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM3SMEN
))

	)

1239 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM6SMEN
))

	)

1240 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM7SMEN
))

	)

1241 
	#__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_SPI2SMEN
))

	)

1242 
	#__HAL_RCC_USART2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART2SMEN
))

	)

1243 
	#__HAL_RCC_USART4_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART4SMEN
))

	)

1244 
	#__HAL_RCC_USART5_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART5SMEN
))

	)

1245 
	#__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPUART1SMEN
))

	)

1246 
	#__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C1SMEN
))

	)

1247 
	#__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C2SMEN
))

	)

1248 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C3SMEN
))

	)

1249 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_DACSMEN
))

	)

1250 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPTIM1SMEN
))

	)

1252 
	#__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM2SMEN
è!ð
RESET
)

	)

1253 
	#__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM3SMEN
è!ð
RESET
)

	)

1254 
	#__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM6SMEN
è!ð
RESET
)

	)

1255 
	#__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM7SMEN
è!ð
RESET
)

	)

1256 
	#__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_SPI2SMEN
è!ð
RESET
)

	)

1257 
	#__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART2SMEN
è!ð
RESET
)

	)

1258 
	#__HAL_RCC_USART4_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART4SMEN
è!ð
RESET
)

	)

1259 
	#__HAL_RCC_USART5_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART5SMEN
è!ð
RESET
)

	)

1260 
	#__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPUART1SMEN
è!ð
RESET
)

	)

1261 
	#__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C1SMEN
è!ð
RESET
)

	)

1262 
	#__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C2SMEN
è!ð
RESET
)

	)

1263 
	#__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C3SMEN
è!ð
RESET
)

	)

1264 
	#__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_DACSMEN
è!ð
RESET
)

	)

1265 
	#__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPTIM1SMEN
è!ð
RESET
)

	)

1266 
	#__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM2SMEN
è=ð
RESET
)

	)

1267 
	#__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM3SMEN
è=ð
RESET
)

	)

1268 
	#__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM6SMEN
è=ð
RESET
)

	)

1269 
	#__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM7SMEN
è=ð
RESET
)

	)

1270 
	#__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_SPI2SMEN
è=ð
RESET
)

	)

1271 
	#__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART2SMEN
è=ð
RESET
)

	)

1272 
	#__HAL_RCC_USART4_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART4SMEN
è=ð
RESET
)

	)

1273 
	#__HAL_RCC_USART5_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART5SMEN
è=ð
RESET
)

	)

1274 
	#__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPUART1SMEN
è=ð
RESET
)

	)

1275 
	#__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C1SMEN
è=ð
RESET
)

	)

1276 
	#__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C2SMEN
è=ð
RESET
)

	)

1277 
	#__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C3SMEN
è=ð
RESET
)

	)

1278 
	#__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_DACSMEN
è=ð
RESET
)

	)

1279 
	#__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPTIM1SMEN
è=ð
RESET
)

	)

1284 #ià
defšed
(
STM32L011xx
è|| defšed(
STM32L021xx
è|| defšed(
STM32L031xx
è|| defšed(
STM32L041xx
)

1285 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM2SMEN
))

	)

1286 
	#__HAL_RCC_USART2_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART2SMEN
))

	)

1287 
	#__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPUART1SMEN
))

	)

1288 
	#__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C1SMEN
))

	)

1289 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPTIM1SMEN
))

	)

1291 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_TIM2SMEN
))

	)

1292 
	#__HAL_RCC_USART2_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USART2SMEN
))

	)

1293 
	#__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPUART1SMEN
))

	)

1294 
	#__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_I2C1SMEN
))

	)

1295 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LPTIM1SMEN
))

	)

1297 
	#__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM2SMEN
è!ð
RESET
)

	)

1298 
	#__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART2SMEN
è!ð
RESET
)

	)

1299 
	#__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPUART1SMEN
è!ð
RESET
)

	)

1300 
	#__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C1SMEN
è!ð
RESET
)

	)

1301 
	#__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPTIM1SMEN
è!ð
RESET
)

	)

1302 
	#__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_TIM2SMEN
è=ð
RESET
)

	)

1303 
	#__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USART2SMEN
è=ð
RESET
)

	)

1304 
	#__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPUART1SMEN
è=ð
RESET
)

	)

1305 
	#__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_I2C1SMEN
è=ð
RESET
)

	)

1306 
	#__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LPTIM1SMEN
è=ð
RESET
)

	)

1310 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
è&& !defšed(
STM32L051xx
è&& !defšed(
STM32L061xx
è&& !defšed(
STM32L071xx
è&& !defšed(
STM32L081xx
)

1311 
	#__HAL_RCC_USB_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USBSMEN
))

	)

1312 
	#__HAL_RCC_USB_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_USBSMEN
))

	)

1313 
	#__HAL_RCC_CRS_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_CRSSMEN
))

	)

1314 
	#__HAL_RCC_CRS_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_CRSSMEN
))

	)

1316 
	#__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USBSMEN
è!ð
RESET
)

	)

1317 
	#__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_USBSMEN
è=ð
RESET
)

	)

1318 
	#__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_CRSSMEN
è!ð
RESET
)

	)

1319 
	#__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_CRSSMEN
è=ð
RESET
)

	)

1322 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
)

1323 
	#__HAL_RCC_LCD_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LCDSMEN
))

	)

1324 
	#__HAL_RCC_LCD_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB1SMENR
, (
RCC_APB1SMENR_LCDSMEN
))

	)

1326 
	#__HAL_RCC_LCD_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LCDSMEN
è!ð
RESET
)

	)

1327 
	#__HAL_RCC_LCD_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB1SMENR
, 
RCC_APB1SMENR_LCDSMEN
è=ð
RESET
)

	)

1334 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
) \

1335 || 
defšed
(
STM32L052xx
è|| defšed(
STM32L062xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L082xx
) \

1336 || 
defšed
(
STM32L051xx
è|| defšed(
STM32L061xx
è|| defšed(
STM32L071xx
è|| defšed(
STM32L081xx
) \

1337 || 
defšed
(
STM32L031xx
è|| defšed(
STM32L041xx
è|| defšed(
STM32L011xx
è|| defšed(
STM32L021xx
)

1347 
	#__HAL_RCC_TIM21_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_TIM21SMEN
))

	)

1348 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

1349 
	#__HAL_RCC_TIM22_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_TIM22SMEN
))

	)

1351 
	#__HAL_RCC_ADC1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_ADC1SMEN
))

	)

1352 
	#__HAL_RCC_SPI1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_SPI1SMEN
))

	)

1353 
	#__HAL_RCC_USART1_CLK_SLEEP_ENABLE
(è
	`SET_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_USART1SMEN
))

	)

1355 
	#__HAL_RCC_TIM21_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_TIM21SMEN
))

	)

1356 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

1357 
	#__HAL_RCC_TIM22_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_TIM22SMEN
))

	)

1359 
	#__HAL_RCC_ADC1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_ADC1SMEN
))

	)

1360 
	#__HAL_RCC_SPI1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_SPI1SMEN
))

	)

1361 
	#__HAL_RCC_USART1_CLK_SLEEP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_USART1SMEN
))

	)

1363 
	#__HAL_RCC_TIM21_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, 
RCC_APB2SMENR_TIM21SMEN
è!ð
RESET
)

	)

1364 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

1365 
	#__HAL_RCC_TIM22_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, 
RCC_APB2SMENR_TIM22SMEN
è!ð
RESET
)

	)

1367 
	#__HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, 
RCC_APB2SMENR_ADC1SMEN
è!ð
RESET
)

	)

1368 
	#__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, 
RCC_APB2SMENR_SPI1SMEN
è!ð
RESET
)

	)

1369 
	#__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, 
RCC_APB2SMENR_USART1SMEN
è!ð
RESET
)

	)

1371 
	#__HAL_RCC_TIM21_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_TIM21SMEN
è=ð
RESET
)

	)

1372 #ià!
defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

1373 
	#__HAL_RCC_TIM22_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_TIM22SMEN
è=ð
RESET
)

	)

1375 
	#__HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_ADC1SMEN
è=ð
RESET
)

	)

1376 
	#__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_SPI1SMEN
è=ð
RESET
)

	)

1377 
	#__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED
(è(
	`READ_BIT
(
RCC
->
APB2SMENR
, (
RCC_APB2SMENR_USART1SMEN
è=ð
RESET
)

	)

1393 
	#__HAL_RCC_LSECSS_EXTI_ENABLE_IT
(è
	`SET_BIT
(
EXTI
->
IMR
, 
RCC_EXTI_LINE_LSECSS
)

	)

1399 
	#__HAL_RCC_LSECSS_EXTI_DISABLE_IT
(è
	`CLEAR_BIT
(
EXTI
->
IMR
, 
RCC_EXTI_LINE_LSECSS
)

	)

1405 
	#__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT
(è
	`SET_BIT
(
EXTI
->
EMR
, 
RCC_EXTI_LINE_LSECSS
)

	)

1411 
	#__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT
(è
	`CLEAR_BIT
(
EXTI
->
EMR
, 
RCC_EXTI_LINE_LSECSS
)

	)

1418 
	#__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE
(è
	`SET_BIT
(
EXTI
->
FTSR
, 
RCC_EXTI_LINE_LSECSS
)

	)

1425 
	#__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
RCC_EXTI_LINE_LSECSS
)

	)

1432 
	#__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE
(è
	`SET_BIT
(
EXTI
->
RTSR
, 
RCC_EXTI_LINE_LSECSS
)

	)

1438 
	#__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
RCC_EXTI_LINE_LSECSS
)

	)

1444 
	#__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE
(è\

	)

1446 
__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE
(); \

1447 
__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE
(); \

1454 
	#__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE
(è\

	)

1456 
__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE
(); \

1457 
__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE
(); \

1464 
	#__HAL_RCC_LSECSS_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
RCC_EXTI_LINE_LSECSS
))

	)

1470 
	#__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
RCC_EXTI_LINE_LSECSS
))

	)

1476 
	#__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT
(è
	`SET_BIT
(
EXTI
->
SWIER
, 
RCC_EXTI_LINE_LSECSS
)

	)

1479 #ià
defšed
(
LCD
)

1500 
	#__HAL_RCC_LCD_CONFIG
(
__LCD_CLKSOURCE__
è
	`__HAL_RCC_RTC_CONFIG
(__LCD_CLKSOURCE__)

	)

1504 
	#__HAL_RCC_GET_LCD_SOURCE
(è
	`__HAL_RCC_GET_RTC_SOURCE
()

	)

1508 
	#__HAL_RCC_GET_LCD_HSE_PRESCALER
(è
	`__HAL_RCC_GET_RTC_HSE_PRESCALER
()

	)

1524 
	#__HAL_RCC_I2C1_CONFIG
(
__I2C1_CLKSOURCE__
è\

	)

1525 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_I2C1SEL
, (
ušt32_t
)(
__I2C1_CLKSOURCE__
))

1533 
	#__HAL_RCC_GET_I2C1_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CCIPR
, 
RCC_CCIPR_I2C1SEL
)))

	)

1535 #ià
defšed
(
RCC_CCIPR_I2C3SEL
)

1544 
	#__HAL_RCC_I2C3_CONFIG
(
__I2C3_CLKSOURCE__
è\

	)

1545 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_I2C3SEL
, (
ušt32_t
)(
__I2C3_CLKSOURCE__
))

1553 
	#__HAL_RCC_GET_I2C3_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CCIPR
, 
RCC_CCIPR_I2C3SEL
)))

	)

1557 #ià
defšed
 (
RCC_CCIPR_USART1SEL
)

1567 
	#__HAL_RCC_USART1_CONFIG
(
__USART1_CLKSOURCE__
è\

	)

1568 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_USART1SEL
, (
ušt32_t
)(
__USART1_CLKSOURCE__
))

1577 
	#__HAL_RCC_GET_USART1_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CCIPR
, 
RCC_CCIPR_USART1SEL
)))

	)

1589 
	#__HAL_RCC_USART2_CONFIG
(
__USART2_CLKSOURCE__
è\

	)

1590 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_USART2SEL
, (
ušt32_t
)(
__USART2_CLKSOURCE__
))

1599 
	#__HAL_RCC_GET_USART2_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CCIPR
, 
RCC_CCIPR_USART2SEL
)))

	)

1610 
	#__HAL_RCC_LPUART1_CONFIG
(
__LPUART1_CLKSOURCE__
è\

	)

1611 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_LPUART1SEL
, (
ušt32_t
)(
__LPUART1_CLKSOURCE__
))

1620 
	#__HAL_RCC_GET_LPUART1_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CCIPR
, 
RCC_CCIPR_LPUART1SEL
)))

	)

1631 
	#__HAL_RCC_LPTIM1_CONFIG
(
__LPTIM1_CLKSOURCE__
è\

	)

1632 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_LPTIM1SEL
, (
ušt32_t
)(
__LPTIM1_CLKSOURCE__
))

1641 
	#__HAL_RCC_GET_LPTIM1_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CCIPR
, 
RCC_CCIPR_LPTIM1SEL
)))

	)

1643 #ià
defšed
(
USB
)

1650 
	#__HAL_RCC_USB_CONFIG
(
__USB_CLKSOURCE__
è\

	)

1651 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_HSI48SEL
, (
ušt32_t
)(
__USB_CLKSOURCE__
))

1658 
	#__HAL_RCC_GET_USB_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CCIPR
, 
RCC_CCIPR_HSI48SEL
)))

	)

1661 #ià
defšed
(
RNG
)

1668 
	#__HAL_RCC_RNG_CONFIG
(
__RNG_CLKSOURCE__
è\

	)

1669 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_HSI48SEL
, (
ušt32_t
)(
__RNG_CLKSOURCE__
))

1676 
	#__HAL_RCC_GET_RNG_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CCIPR
, 
RCC_CCIPR_HSI48SEL
)))

	)

1679 #ià
defšed
(
RCC_CCIPR_HSI48SEL
)

1690 
	#__HAL_RCC_HSI48M_CONFIG
(
__HSI48M_CLKSOURCE__
è\

	)

1691 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_HSI48SEL
, (
ušt32_t
)(
__HSI48M_CLKSOURCE__
))

1700 
	#__HAL_RCC_GET_HSI48M_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CCIPR
, 
RCC_CCIPR_HSI48SEL
)))

	)

1708 
	#__HAL_RCC_HSISTOP_ENABLE
(è
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSIKERON
)

	)

1715 
	#__HAL_RCC_HSISTOP_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSIKERON
)

	)

1727 
	#__HAL_RCC_LSEDRIVE_CONFIG
(
__RCC_LSEDRIVE__
è(
	`MODIFY_REG
(
RCC
->
CSR
,\

	)

1728 
RCC_CSR_LSEDRV
, (
ušt32_t
)(
__RCC_LSEDRIVE__
) ))

1738 
	#__HAL_RCC_WAKEUPSTOP_CLK_CONFIG
(
__RCC_STOPWUCLK__
è(
	`MODIFY_REG
(
RCC
->
CFGR
,\

	)

1739 
RCC_CFGR_STOPWUCK
, (
ušt32_t
)(
__RCC_STOPWUCLK__
) ))

1741 #ià
defšed
(
CRS
)

1752 
	#__HAL_RCC_CRS_ENABLE_IT
(
__INTERRUPT__
è
	`SET_BIT
(
CRS
->
CR
, (__INTERRUPT__))

	)

1764 
	#__HAL_RCC_CRS_DISABLE_IT
(
__INTERRUPT__
è
	`CLEAR_BIT
(
CRS
->
CR
,(__INTERRUPT__))

	)

1775 
	#__HAL_RCC_CRS_GET_IT_SOURCE
(
__INTERRUPT__
è((
CRS
->
CR
 & (__INTERRUPT__))? 
SET
 : 
RESET
)

	)

1789 
	#__HAL_RCC_CRS_CLEAR_IT
(
__INTERRUPT__
èdØ{ \

	)

1790 if(((
__INTERRUPT__
è& 
RCC_CRS_IT_ERROR_MASK
è!ð
RESET
) \

1792 
WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ERRC
 | ((
__INTERRUPT__
è& ~
RCC_CRS_IT_ERROR_MASK
)); \

1796 
WRITE_REG
(
CRS
->
ICR
, (
__INTERRUPT__
)); \

1813 
	#__HAL_RCC_CRS_GET_FLAG
(
__FLAG__
è((
CRS
->
ISR
 & (__FLAG__)è=ð(__FLAG__))

	)

1828 
	#__HAL_RCC_CRS_CLEAR_FLAG
(
__FLAG__
èdØ{ \

	)

1829 if(((
__FLAG__
è& 
RCC_CRS_FLAG_ERROR_MASK
è!ð
RESET
) \

1831 
WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ERRC
 | ((
__FLAG__
è& ~
RCC_CRS_FLAG_ERROR_MASK
)); \

1835 
WRITE_REG
(
CRS
->
ICR
, (
__FLAG__
)); \

1844 
	#__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
(è
	`SET_BIT
(
CRS
->
CR
, 
CRS_CR_CEN
)

	)

1850 
	#__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
(è
	`CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_CEN
)

	)

1857 
	#__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
(è
	`SET_BIT
(
CRS
->
CR
, 
CRS_CR_AUTOTRIMEN
)

	)

1863 
	#__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
(è
	`CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_AUTOTRIMEN
)

	)

1875 
	#__HAL_RCC_CRS_RELOADVALUE_CALCULATE
(
__FTARGET__
, 
__FSYNC__
è(((__FTARGET__è/ (__FSYNC__)è- 1)

	)

1880 #ià
defšed
(
RCC_CR_HSIOUTEN
)

1885 
	#__HAL_RCC_HSI_OUT_ENABLE
(è
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSIOUTEN
)

	)

1891 
	#__HAL_RCC_HSI_OUT_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSIOUTEN
)

	)

1895 #ià
defšed
(
STM32L053xx
è|| defšed(
STM32L063xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
)\

1896 || 
defšed
(
STM32L052xx
è|| defšed(
STM32L062xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L082xx
)

1905 
	#__HAL_RCC_HSI48_ENABLE
(èdØ{ 
	`SET_BIT
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48ON
); \

	)

1906 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
); \

1907 
SET_BIT
(
SYSCFG
->
CFGR3
, 
SYSCFG_CFGR3_ENREF_HSI48
); \

1912 
	#__HAL_RCC_HSI48_DISABLE
(èdØ{ 
	`CLEAR_BIT
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48ON
); \

	)

1913 
CLEAR_BIT
(
SYSCFG
->
CFGR3
, 
SYSCFG_CFGR3_ENREF_HSI48
); \

1921 
	#__HAL_RCC_GET_HSI48_STATE
(è\

	)

1922 (((
ušt32_t
)(
READ_BIT
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48ON
)è!ð
RESET
è? 
RCC_HSI48_ON
 : 
RCC_HSI48_OFF
)

1928 
	#__HAL_RCC_HSI48M_DIV6_OUT_ENABLE
(è
	`SET_BIT
(
RCC
->
CR
, 
RCC_CRRCR_HSI48DIV6OUTEN
)

	)

1929 
	#__HAL_RCC_HSI48M_DIV6_OUT_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CRRCR_HSI48DIV6OUTEN
)

	)

1949 
HAL_StusTy³Def
 
HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

1950 
HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

1951 
ušt32_t
 
HAL_RCCEx_G‘P”hCLKF»q
(ušt32_ˆ
P”hClk
);

1954 
HAL_RCCEx_EÇbËLSECSS
();

1955 
HAL_RCCEx_Di§bËLSECSS
();

1956 
HAL_RCCEx_EÇbËLSECSS_IT
();

1957 
HAL_RCCEx_LSECSS_IRQHªdËr
();

1958 
HAL_RCCEx_LSECSS_C®lback
();

1961 #ià
defšed
(
SYSCFG_CFGR3_ENREF_HSI48
)

1962 
HAL_RCCEx_EÇbËHSI48_VREFINT
();

1963 
HAL_RCCEx_Di§bËHSI48_VREFINT
();

1970 #ià
defšed
(
CRS
)

1976 
HAL_RCCEx_CRSCÚfig
(
RCC_CRSIn™Ty³Def
 *
pIn™
);

1977 
HAL_RCCEx_CRSSoáw¬eSynchrÚiz©iÚG’”©e
();

1978 
HAL_RCCEx_CRSG‘SynchrÚiz©iÚInfo
(
RCC_CRSSynchroInfoTy³Def
 *
pSynchroInfo
);

1979 
ušt32_t
 
HAL_RCCEx_CRSWa™SynchrÚiz©iÚ
(ušt32_ˆ
Timeout
);

1980 
HAL_RCCEx_CRS_IRQHªdËr
();

1981 
HAL_RCCEx_CRS_SyncOkC®lback
();

1982 
HAL_RCCEx_CRS_SyncW¬nC®lback
();

1983 
HAL_RCCEx_CRS_Ex³ùedSyncC®lback
();

1984 
HAL_RCCEx_CRS_E¼ÜC®lback
(
ušt32_t
 
E¼Ü
);

2004 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.h

37 #iâdeà
__STM32L0xx_HAL_SPI_H


38 
	#__STM32L0xx_HAL_SPI_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

65 
ušt32_t
 
Mode
;

68 
ušt32_t
 
DœeùiÚ
;

71 
ušt32_t
 
D©aSize
;

74 
ušt32_t
 
CLKPÞ¬™y
;

77 
ušt32_t
 
CLKPha£
;

80 
ušt32_t
 
NSS
;

84 
ušt32_t
 
BaudR©eP»sÿËr
;

90 
ušt32_t
 
Fœ¡B™
;

93 
ušt32_t
 
TIMode
;

96 
ušt32_t
 
CRCC®cuÏtiÚ
;

99 
ušt32_t
 
CRCPÞynomŸl
;

102 }
	tSPI_In™Ty³Def
;

109 
HAL_SPI_STATE_RESET
 = 0x00U,

110 
HAL_SPI_STATE_READY
 = 0x01U,

111 
HAL_SPI_STATE_BUSY
 = 0x02U,

112 
HAL_SPI_STATE_BUSY_TX
 = 0x12U,

113 
HAL_SPI_STATE_BUSY_RX
 = 0x22U,

114 
HAL_SPI_STATE_BUSY_TX_RX
 = 0x32U,

115 
HAL_SPI_STATE_ERROR
 = 0x03U

117 }
	tHAL_SPI_S‹Ty³Def
;

122 
	s__SPI_HªdËTy³Def


124 
SPI_Ty³Def
 *
In¡ªû
;

126 
SPI_In™Ty³Def
 
In™
;

128 
ušt8_t
 *
pTxBuffPŒ
;

130 
ušt16_t
 
TxXãrSize
;

132 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

134 
ušt8_t
 *
pRxBuffPŒ
;

136 
ušt16_t
 
RxXãrSize
;

138 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

140 
DMA_HªdËTy³Def
 *
hdm©x
;

142 
DMA_HªdËTy³Def
 *
hdm¬x
;

144 (*
RxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

146 (*
TxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

148 
HAL_LockTy³Def
 
Lock
;

150 
__IO
 
HAL_SPI_S‹Ty³Def
 
S‹
;

152 
__IO
 
ušt32_t
 
E¼ÜCode
;

154 }
	tSPI_HªdËTy³Def
;

170 
	#HAL_SPI_ERROR_NONE
 ((
ušt32_t
)0x00Uè

	)

171 
	#HAL_SPI_ERROR_MODF
 ((
ušt32_t
)0x01Uè

	)

172 
	#HAL_SPI_ERROR_CRC
 ((
ušt32_t
)0x02Uè

	)

173 
	#HAL_SPI_ERROR_OVR
 ((
ušt32_t
)0x04Uè

	)

174 
	#HAL_SPI_ERROR_FRE
 ((
ušt32_t
)0x08Uè

	)

175 
	#HAL_SPI_ERROR_DMA
 ((
ušt32_t
)0x10Uè

	)

176 
	#HAL_SPI_ERROR_FLAG
 ((
ušt32_t
)0x20Uè

	)

184 
	#SPI_MODE_SLAVE
 ((
ušt32_t
)0x00000000U)

	)

185 
	#SPI_MODE_MASTER
 (
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
)

	)

194 
	#SPI_DIRECTION_2LINES
 ((
ušt32_t
)0x00000000U)

	)

195 
	#SPI_DIRECTION_2LINES_RXONLY
 
SPI_CR1_RXONLY


	)

196 
	#SPI_DIRECTION_1LINE
 
SPI_CR1_BIDIMODE


	)

205 
	#SPI_DATASIZE_8BIT
 ((
ušt32_t
)0x00000000U)

	)

206 
	#SPI_DATASIZE_16BIT
 
SPI_CR1_DFF


	)

215 
	#SPI_POLARITY_LOW
 ((
ušt32_t
)0x00000000U)

	)

216 
	#SPI_POLARITY_HIGH
 
SPI_CR1_CPOL


	)

225 
	#SPI_PHASE_1EDGE
 ((
ušt32_t
)0x00000000U)

	)

226 
	#SPI_PHASE_2EDGE
 
SPI_CR1_CPHA


	)

235 
	#SPI_NSS_SOFT
 
SPI_CR1_SSM


	)

236 
	#SPI_NSS_HARD_INPUT
 ((
ušt32_t
)0x00000000U)

	)

237 
	#SPI_NSS_HARD_OUTPUT
 ((
ušt32_t
)(
SPI_CR2_SSOE
 << 16U))

	)

246 
	#SPI_BAUDRATEPRESCALER_2
 ((
ušt32_t
)0x00000000U)

	)

247 
	#SPI_BAUDRATEPRESCALER_4
 ((
ušt32_t
)
SPI_CR1_BR_0
)

	)

248 
	#SPI_BAUDRATEPRESCALER_8
 ((
ušt32_t
)
SPI_CR1_BR_1
)

	)

249 
	#SPI_BAUDRATEPRESCALER_16
 ((
ušt32_t
)
SPI_CR1_BR_1
 | 
SPI_CR1_BR_0
)

	)

250 
	#SPI_BAUDRATEPRESCALER_32
 ((
ušt32_t
)
SPI_CR1_BR_2
)

	)

251 
	#SPI_BAUDRATEPRESCALER_64
 ((
ušt32_t
)
SPI_CR1_BR_2
 | 
SPI_CR1_BR_0
)

	)

252 
	#SPI_BAUDRATEPRESCALER_128
 ((
ušt32_t
)
SPI_CR1_BR_2
 | 
SPI_CR1_BR_1
)

	)

253 
	#SPI_BAUDRATEPRESCALER_256
 ((
ušt32_t
)
SPI_CR1_BR_2
 | 
SPI_CR1_BR_1
 | 
SPI_CR1_BR_0
)

	)

262 
	#SPI_FIRSTBIT_MSB
 ((
ušt32_t
)0x00000000U)

	)

263 
	#SPI_FIRSTBIT_LSB
 
SPI_CR1_LSBFIRST


	)

272 
	#SPI_TIMODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

273 
	#SPI_TIMODE_ENABLE
 
SPI_CR2_FRF


	)

282 
	#SPI_CRCCALCULATION_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

283 
	#SPI_CRCCALCULATION_ENABLE
 
SPI_CR1_CRCEN


	)

292 
	#SPI_IT_TXE
 
SPI_CR2_TXEIE


	)

293 
	#SPI_IT_RXNE
 
SPI_CR2_RXNEIE


	)

294 
	#SPI_IT_ERR
 
SPI_CR2_ERRIE


	)

302 
	#SPI_FLAG_RXNE
 
SPI_SR_RXNE


	)

303 
	#SPI_FLAG_TXE
 
SPI_SR_TXE


	)

304 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

305 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

306 
	#SPI_FLAG_OVR
 
SPI_SR_OVR


	)

307 
	#SPI_FLAG_BSY
 
SPI_SR_BSY


	)

308 
	#SPI_FLAG_FRE
 
SPI_SR_FRE


	)

329 
	#__HAL_SPI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SPI_STATE_RESET
)

	)

341 
	#__HAL_SPI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR2
, (__INTERRUPT__))

	)

353 
	#__HAL_SPI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR2
, (__INTERRUPT__))

	)

365 
	#__HAL_SPI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

381 
	#__HAL_SPI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

388 
	#__HAL_SPI_CLEAR_CRCERRFLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(
SPI_FLAG_CRCERR
))

	)

395 
	#__HAL_SPI_CLEAR_MODFFLAG
(
__HANDLE__
è\

	)

397 
__IO
 
ušt32_t
 
tm´eg_modf
; \

398 
tm´eg_modf
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

399 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_SPE
); \

400 
UNUSED
(
tm´eg_modf
); \

408 
	#__HAL_SPI_CLEAR_OVRFLAG
(
__HANDLE__
è\

	)

410 
__IO
 
ušt32_t
 
tm´eg_ovr
; \

411 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

412 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

413 
UNUSED
(
tm´eg_ovr
); \

421 
	#__HAL_SPI_CLEAR_FREFLAG
(
__HANDLE__
è\

	)

423 
__IO
 
ušt32_t
 
tm´eg_äe
; \

424 
tm´eg_äe
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

425 
UNUSED
(
tm´eg_äe
); \

433 
	#__HAL_SPI_ENABLE
(
__HANDLE__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_SPE
)

	)

440 
	#__HAL_SPI_DISABLE
(
__HANDLE__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_SPE
)

	)

456 
	#IS_SPI_MODE
(
__MODE__
è(((__MODE__è=ð
SPI_MODE_SLAVE
è|| ((__MODE__è=ð
SPI_MODE_MASTER
))

	)

463 
	#IS_SPI_DIRECTION_MODE
(
__MODE__
è(((__MODE__è=ð
SPI_DIRECTION_2LINES
è|| \

	)

464 ((
__MODE__
è=ð
SPI_DIRECTION_2LINES_RXONLY
) || \

465 ((
__MODE__
è=ð
SPI_DIRECTION_1LINE
))

471 
	#IS_SPI_DIRECTION_2LINES_OR_1LINE
(
__MODE__
è(((__MODE__è=ð
SPI_DIRECTION_2LINES
è|| \

	)

472 ((
__MODE__
è=ð
SPI_DIRECTION_1LINE
))

478 
	#IS_SPI_DIRECTION_2LINES
(
__MODE__
è((__MODE__è=ð
SPI_DIRECTION_2LINES
)

	)

485 
	#IS_SPI_DATASIZE
(
__DATASIZE__
è(((__DATASIZE__è=ð
SPI_DATASIZE_16BIT
è|| \

	)

486 ((
__DATASIZE__
è=ð
SPI_DATASIZE_8BIT
))

493 
	#IS_SPI_CPOL
(
__CPOL__
è(((__CPOL__è=ð
SPI_POLARITY_LOW
è|| \

	)

494 ((
__CPOL__
è=ð
SPI_POLARITY_HIGH
))

501 
	#IS_SPI_CPHA
(
__CPHA__
è(((__CPHA__è=ð
SPI_PHASE_1EDGE
è|| \

	)

502 ((
__CPHA__
è=ð
SPI_PHASE_2EDGE
))

509 
	#IS_SPI_NSS
(
__NSS__
è(((__NSS__è=ð
SPI_NSS_SOFT
è|| \

	)

510 ((
__NSS__
è=ð
SPI_NSS_HARD_INPUT
) || \

511 ((
__NSS__
è=ð
SPI_NSS_HARD_OUTPUT
))

518 
	#IS_SPI_BAUDRATE_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
SPI_BAUDRATEPRESCALER_2
è|| \

	)

519 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_4
) || \

520 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_8
) || \

521 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_16
) || \

522 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_32
) || \

523 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_64
) || \

524 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_128
) || \

525 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_256
))

532 
	#IS_SPI_FIRST_BIT
(
__BIT__
è(((__BIT__è=ð
SPI_FIRSTBIT_MSB
è|| \

	)

533 ((
__BIT__
è=ð
SPI_FIRSTBIT_LSB
))

540 
	#IS_SPI_TIMODE
(
__MODE__
è(((__MODE__è=ð
SPI_TIMODE_DISABLE
è|| \

	)

541 ((
__MODE__
è=ð
SPI_TIMODE_ENABLE
))

547 
	#IS_SPI_CRC_CALCULATION
(
__CALCULATION__
è(((__CALCULATION__è=ð
SPI_CRCCALCULATION_DISABLE
è|| \

	)

548 ((
__CALCULATION__
è=ð
SPI_CRCCALCULATION_ENABLE
))

555 
	#IS_SPI_CRC_POLYNOMIAL
(
__POLYNOMIAL__
è(((__POLYNOMIAL__è>ð0x1Uè&& ((__POLYNOMIAL__è<ð0xFFFFU))

	)

561 
	#SPI_1LINE_TX
(
__HANDLE__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_BIDIOE
)

	)

568 
	#SPI_1LINE_RX
(
__HANDLE__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_BIDIOE
)

	)

575 
	#SPI_RESET_CRC
(
__HANDLE__
èdo{
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_CRCEN
);\

	)

576 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR1
, 
SPI_CR1_CRCEN
);}0)

590 
HAL_StusTy³Def
 
HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
);

591 
HAL_StusTy³Def
 
HAL_SPI_DeIn™
 (
SPI_HªdËTy³Def
 *
h¥i
);

592 
HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
);

593 
HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
);

602 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

603 
HAL_StusTy³Def
 
HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

604 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

605 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

606 
HAL_StusTy³Def
 
HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

607 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

608 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

609 
HAL_StusTy³Def
 
HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

610 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

611 
HAL_StusTy³Def
 
HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
);

612 
HAL_StusTy³Def
 
HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
);

613 
HAL_StusTy³Def
 
HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
);

615 
HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

616 
HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

617 
HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

618 
HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

619 
HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

620 
HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

621 
HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

622 
HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

632 
HAL_SPI_S‹Ty³Def
 
HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
);

633 
ušt32_t
 
HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
);

669 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h

37 #iâdeà
__STM32L0xx_HAL_TIM_H


38 
	#__STM32L0xx_HAL_TIM_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

69 
ušt32_t
 
P»sÿËr
;

72 
ušt32_t
 
CouÁ”Mode
;

75 
ušt32_t
 
P”iod
;

79 
ušt32_t
 
ClockDivisiÚ
;

81 } 
	tTIM_Ba£_In™Ty³Def
;

96 
ušt32_t
 
OCMode
;

99 
ušt32_t
 
Pul£
;

102 
ušt32_t
 
OCPÞ¬™y
;

105 
ušt32_t
 
OCFa¡Mode
;

109 } 
	tTIM_OC_In™Ty³Def
;

122 
ušt32_t
 
OCMode
;

125 
ušt32_t
 
Pul£
;

128 
ušt32_t
 
OCPÞ¬™y
;

132 
ušt32_t
 
ICPÞ¬™y
;

135 
ušt32_t
 
ICS–eùiÚ
;

138 
ušt32_t
 
ICFž‹r
;

140 } 
	tTIM_OÃPul£_In™Ty³Def
;

154 
ušt32_t
 
ICPÞ¬™y
;

157 
ušt32_t
 
ICS–eùiÚ
;

160 
ušt32_t
 
ICP»sÿËr
;

163 
ušt32_t
 
ICFž‹r
;

165 } 
	tTIM_IC_In™Ty³Def
;

179 
ušt32_t
 
Encod”Mode
;

182 
ušt32_t
 
IC1PÞ¬™y
;

185 
ušt32_t
 
IC1S–eùiÚ
;

188 
ušt32_t
 
IC1P»sÿËr
;

191 
ušt32_t
 
IC1Fž‹r
;

194 
ušt32_t
 
IC2PÞ¬™y
;

197 
ušt32_t
 
IC2S–eùiÚ
;

200 
ušt32_t
 
IC2P»sÿËr
;

203 
ušt32_t
 
IC2Fž‹r
;

205 } 
	tTIM_Encod”_In™Ty³Def
;

218 
ušt32_t
 
ClockSourû
;

220 
ušt32_t
 
ClockPÞ¬™y
;

222 
ušt32_t
 
ClockP»sÿËr
;

224 
ušt32_t
 
ClockFž‹r
;

226 }
	tTIM_ClockCÚfigTy³Def
;

239 
ušt32_t
 
CË¬IÅutS‹
;

241 
ušt32_t
 
CË¬IÅutSourû
;

243 
ušt32_t
 
CË¬IÅutPÞ¬™y
;

245 
ušt32_t
 
CË¬IÅutP»sÿËr
;

247 
ušt32_t
 
CË¬IÅutFž‹r
;

249 }
	tTIM_CË¬IÅutCÚfigTy³Def
;

261 
ušt32_t
 
SÏveMode
;

263 
ušt32_t
 
IÅutTrigg”
;

265 
ušt32_t
 
Trigg”PÞ¬™y
;

267 
ušt32_t
 
Trigg”P»sÿËr
;

269 
ušt32_t
 
Trigg”Fž‹r
;

272 }
	tTIM_SÏveCÚfigTy³Def
;

285 
HAL_TIM_STATE_RESET
 = 0x00U,

286 
HAL_TIM_STATE_READY
 = 0x01U,

287 
HAL_TIM_STATE_BUSY
 = 0x02U,

288 
HAL_TIM_STATE_TIMEOUT
 = 0x03U,

289 
HAL_TIM_STATE_ERROR
 = 0x04U

290 }
	tHAL_TIM_S‹Ty³Def
;

303 
HAL_TIM_ACTIVE_CHANNEL_1
 = 0x01U,

304 
HAL_TIM_ACTIVE_CHANNEL_2
 = 0x02U,

305 
HAL_TIM_ACTIVE_CHANNEL_3
 = 0x04U,

306 
HAL_TIM_ACTIVE_CHANNEL_4
 = 0x08U,

307 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
 = 0x00U

308 }
	tHAL_TIM_AùiveChªÃl
;

321 
TIM_Ty³Def
 *
In¡ªû
;

322 
TIM_Ba£_In™Ty³Def
 
In™
;

323 
HAL_TIM_AùiveChªÃl
 
ChªÃl
;

324 
DMA_HªdËTy³Def
 *
hdma
[7];

326 
HAL_LockTy³Def
 
Lock
;

327 
__IO
 
HAL_TIM_S‹Ty³Def
 
S‹
;

328 }
	tTIM_HªdËTy³Def
;

342 
	#IS_TIM_PERIOD
(
__PERIOD__
è((__PERIOD__è<ð0xFFFFU)

	)

344 
	#IS_TIM_PRESCALER
(
__PRESCALER__
è((__PRESCALER__è<ð0xFFFFU)

	)

350 
	#TIM_INPUTCHANNELPOLARITY_RISING
 ((
ušt32_t
)0x00000000Uè

	)

351 
	#TIM_INPUTCHANNELPOLARITY_FALLING
 (
TIM_CCER_CC1P
è

	)

352 
	#TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
è

	)

360 
	#TIM_ETRPOLARITY_INVERTED
 (
TIM_SMCR_ETP
è

	)

361 
	#TIM_ETRPOLARITY_NONINVERTED
 ((
ušt32_t
)0x0000Uè

	)

369 
	#TIM_ETRPRESCALER_DIV1
 ((
ušt32_t
)0x0000Uè

	)

370 
	#TIM_ETRPRESCALER_DIV2
 (
TIM_SMCR_ETPS_0
è

	)

371 
	#TIM_ETRPRESCALER_DIV4
 (
TIM_SMCR_ETPS_1
è

	)

372 
	#TIM_ETRPRESCALER_DIV8
 (
TIM_SMCR_ETPS
è

	)

380 
	#TIM_COUNTERMODE_UP
 ((
ušt32_t
)0x0000U)

	)

381 
	#TIM_COUNTERMODE_DOWN
 
TIM_CR1_DIR


	)

382 
	#TIM_COUNTERMODE_CENTERALIGNED1
 
TIM_CR1_CMS_0


	)

383 
	#TIM_COUNTERMODE_CENTERALIGNED2
 
TIM_CR1_CMS_1


	)

384 
	#TIM_COUNTERMODE_CENTERALIGNED3
 
TIM_CR1_CMS


	)

388 
	#IS_TIM_COUNTER_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_COUNTERMODE_UP
è|| \

	)

389 ((
__MODE__
è=ð
TIM_COUNTERMODE_DOWN
) || \

390 ((
__MODE__
è=ð
TIM_COUNTERMODE_CENTERALIGNED1
) || \

391 ((
__MODE__
è=ð
TIM_COUNTERMODE_CENTERALIGNED2
) || \

392 ((
__MODE__
è=ð
TIM_COUNTERMODE_CENTERALIGNED3
))

400 
	#TIM_CLOCKDIVISION_DIV1
 ((
ušt32_t
)0x0000U)

	)

401 
	#TIM_CLOCKDIVISION_DIV2
 (
TIM_CR1_CKD_0
)

	)

402 
	#TIM_CLOCKDIVISION_DIV4
 (
TIM_CR1_CKD_1
)

	)

406 
	#IS_TIM_CLOCKDIVISION_DIV
(
__DIV__
è(((__DIV__è=ð
TIM_CLOCKDIVISION_DIV1
è|| \

	)

407 ((
__DIV__
è=ð
TIM_CLOCKDIVISION_DIV2
) || \

408 ((
__DIV__
è=ð
TIM_CLOCKDIVISION_DIV4
))

414 
	#TIM_OCMODE_TIMING
 ((
ušt32_t
)0x0000U)

	)

415 
	#TIM_OCMODE_ACTIVE
 (
TIM_CCMR1_OC1M_0
)

	)

416 
	#TIM_OCMODE_INACTIVE
 (
TIM_CCMR1_OC1M_1
)

	)

417 
	#TIM_OCMODE_TOGGLE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_1
)

	)

418 
	#TIM_OCMODE_PWM1
 (
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_2
)

	)

419 
	#TIM_OCMODE_PWM2
 (
TIM_CCMR1_OC1M
)

	)

420 
	#TIM_OCMODE_FORCED_ACTIVE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_2
)

	)

421 
	#TIM_OCMODE_FORCED_INACTIVE
 (
TIM_CCMR1_OC1M_2
)

	)

426 
	#IS_TIM_PWM_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_OCMODE_PWM1
è|| \

	)

427 ((
__MODE__
è=ð
TIM_OCMODE_PWM2
))

429 
	#IS_TIM_OC_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_OCMODE_TIMING
è|| \

	)

430 ((
__MODE__
è=ð
TIM_OCMODE_ACTIVE
) || \

431 ((
__MODE__
è=ð
TIM_OCMODE_INACTIVE
) || \

432 ((
__MODE__
è=ð
TIM_OCMODE_TOGGLE
) || \

433 ((
__MODE__
è=ð
TIM_OCMODE_FORCED_ACTIVE
) || \

434 ((
__MODE__
è=ð
TIM_OCMODE_FORCED_INACTIVE
))

440 
	#TIM_OUTPUTSTATE_DISABLE
 ((
ušt32_t
)0x0000U)

	)

441 
	#TIM_OUTPUTSTATE_ENABLE
 (
TIM_CCER_CC1E
)

	)

449 
	#TIM_OCFAST_DISABLE
 ((
ušt32_t
)0x0000U)

	)

450 
	#TIM_OCFAST_ENABLE
 (
TIM_CCMR1_OC1FE
)

	)

454 
	#IS_TIM_FAST_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_OCFAST_DISABLE
è|| \

	)

455 ((
__STATE__
è=ð
TIM_OCFAST_ENABLE
))

460 
	#TIM_OUTPUTNSTATE_DISABLE
 ((
ušt32_t
)0x0000U)

	)

461 
	#TIM_OUTPUTNSTATE_ENABLE
 (
TIM_CCER_CC1NE
)

	)

469 
	#TIM_OCPOLARITY_HIGH
 ((
ušt32_t
)0x0000U)

	)

470 
	#TIM_OCPOLARITY_LOW
 (
TIM_CCER_CC1P
)

	)

474 
	#IS_TIM_OC_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_OCPOLARITY_HIGH
è|| \

	)

475 ((
__POLARITY__
è=ð
TIM_OCPOLARITY_LOW
))

480 
	#TIM_CHANNEL_1
 ((
ušt32_t
)0x0000U)

	)

481 
	#TIM_CHANNEL_2
 ((
ušt32_t
)0x0004U)

	)

482 
	#TIM_CHANNEL_3
 ((
ušt32_t
)0x0008U)

	)

483 
	#TIM_CHANNEL_4
 ((
ušt32_t
)0x000CU)

	)

484 
	#TIM_CHANNEL_ALL
 ((
ušt32_t
)0x0018U)

	)

489 
	#IS_TIM_CHANNELS
(
__CHANNEL__
è(((__CHANNEL__è=ð
TIM_CHANNEL_1
è|| \

	)

490 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
) || \

491 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
) || \

492 ((
__CHANNEL__
è=ð
TIM_CHANNEL_4
) || \

493 ((
__CHANNEL__
è=ð
TIM_CHANNEL_ALL
))

495 
	#IS_TIM_OPM_CHANNELS
(
__CHANNEL__
è(((__CHANNEL__è=ð
TIM_CHANNEL_1
è|| \

	)

496 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
))

502 
	#TIM_ICPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

503 
	#TIM_ICPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

504 
	#TIM_ICPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

508 
	#IS_TIM_IC_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_ICPOLARITY_RISING
è|| \

	)

509 ((
__POLARITY__
è=ð
TIM_ICPOLARITY_FALLING
) || \

510 ((
__POLARITY__
è=ð
TIM_ICPOLARITY_BOTHEDGE
))

516 
	#TIM_ICSELECTION_DIRECTTI
 (
TIM_CCMR1_CC1S_0
è

	)

518 
	#TIM_ICSELECTION_INDIRECTTI
 (
TIM_CCMR1_CC1S_1
è

	)

520 
	#TIM_ICSELECTION_TRC
 (
TIM_CCMR1_CC1S
è

	)

522 
	#IS_TIM_IC_SELECTION
(
__SELECTION__
è(((__SELECTION__è=ð
TIM_ICSELECTION_DIRECTTI
è|| \

	)

523 ((
__SELECTION__
è=ð
TIM_ICSELECTION_INDIRECTTI
) || \

524 ((
__SELECTION__
è=ð
TIM_ICSELECTION_TRC
))

532 
	#TIM_ICPSC_DIV1
 ((
ušt32_t
)0x0000Uè

	)

533 
	#TIM_ICPSC_DIV2
 (
TIM_CCMR1_IC1PSC_0
è

	)

534 
	#TIM_ICPSC_DIV4
 (
TIM_CCMR1_IC1PSC_1
è

	)

535 
	#TIM_ICPSC_DIV8
 (
TIM_CCMR1_IC1PSC
è

	)

539 
	#IS_TIM_IC_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
TIM_ICPSC_DIV1
è|| \

	)

540 ((
__PRESCALER__
è=ð
TIM_ICPSC_DIV2
) || \

541 ((
__PRESCALER__
è=ð
TIM_ICPSC_DIV4
) || \

542 ((
__PRESCALER__
è=ð
TIM_ICPSC_DIV8
))

547 
	#TIM_OPMODE_SINGLE
 (
TIM_CR1_OPM
)

	)

548 
	#TIM_OPMODE_REPETITIVE
 ((
ušt32_t
)0x0000U)

	)

552 
	#IS_TIM_OPM_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_OPMODE_SINGLE
è|| \

	)

553 ((
__MODE__
è=ð
TIM_OPMODE_REPETITIVE
))

558 
	#TIM_ENCODERMODE_TI1
 (
TIM_SMCR_SMS_0
)

	)

559 
	#TIM_ENCODERMODE_TI2
 (
TIM_SMCR_SMS_1
)

	)

560 
	#TIM_ENCODERMODE_TI12
 (
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
)

	)

564 
	#IS_TIM_ENCODER_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_ENCODERMODE_TI1
è|| \

	)

565 ((
__MODE__
è=ð
TIM_ENCODERMODE_TI2
) || \

566 ((
__MODE__
è=ð
TIM_ENCODERMODE_TI12
))

571 
	#TIM_IT_UPDATE
 (
TIM_DIER_UIE
)

	)

572 
	#TIM_IT_CC1
 (
TIM_DIER_CC1IE
)

	)

573 
	#TIM_IT_CC2
 (
TIM_DIER_CC2IE
)

	)

574 
	#TIM_IT_CC3
 (
TIM_DIER_CC3IE
)

	)

575 
	#TIM_IT_CC4
 (
TIM_DIER_CC4IE
)

	)

576 
	#TIM_IT_TRIGGER
 (
TIM_DIER_TIE
)

	)

584 
	#TIM_DMA_UPDATE
 (
TIM_DIER_UDE
)

	)

585 
	#TIM_DMA_CC1
 (
TIM_DIER_CC1DE
)

	)

586 
	#TIM_DMA_CC2
 (
TIM_DIER_CC2DE
)

	)

587 
	#TIM_DMA_CC3
 (
TIM_DIER_CC3DE
)

	)

588 
	#TIM_DMA_CC4
 (
TIM_DIER_CC4DE
)

	)

589 
	#TIM_DMA_TRIGGER
 (
TIM_DIER_TDE
)

	)

593 
	#IS_TIM_DMA_SOURCE
(
__SOURCE__
è((((__SOURCE__è& 0xFFFFA0FFUè=ð0x00000000Uè&& ((__SOURCE__è!ð0x00000000U))

	)

600 
	#TIM_EVENTSOURCE_UPDATE
 
TIM_EGR_UG


	)

601 
	#TIM_EVENTSOURCE_CC1
 
TIM_EGR_CC1G


	)

602 
	#TIM_EVENTSOURCE_CC2
 
TIM_EGR_CC2G


	)

603 
	#TIM_EVENTSOURCE_CC3
 
TIM_EGR_CC3G


	)

604 
	#TIM_EVENTSOURCE_CC4
 
TIM_EGR_CC4G


	)

605 
	#TIM_EVENTSOURCE_TRIGGER
 
TIM_EGR_TG


	)

609 
	#IS_TIM_EVENT_SOURCE
(
__SOURCE__
è((((__SOURCE__è& 0xFFFFFFA0Uè=ð0x00000000Uè&& ((__SOURCE__è!ð0x00000000U))

	)

615 
	#TIM_FLAG_UPDATE
 (
TIM_SR_UIF
)

	)

616 
	#TIM_FLAG_CC1
 (
TIM_SR_CC1IF
)

	)

617 
	#TIM_FLAG_CC2
 (
TIM_SR_CC2IF
)

	)

618 
	#TIM_FLAG_CC3
 (
TIM_SR_CC3IF
)

	)

619 
	#TIM_FLAG_CC4
 (
TIM_SR_CC4IF
)

	)

620 
	#TIM_FLAG_TRIGGER
 (
TIM_SR_TIF
)

	)

621 
	#TIM_FLAG_CC1OF
 (
TIM_SR_CC1OF
)

	)

622 
	#TIM_FLAG_CC2OF
 (
TIM_SR_CC2OF
)

	)

623 
	#TIM_FLAG_CC3OF
 (
TIM_SR_CC3OF
)

	)

624 
	#TIM_FLAG_CC4OF
 (
TIM_SR_CC4OF
)

	)

632 
	#TIM_CLOCKSOURCE_ETRMODE2
 (
TIM_SMCR_ETPS_1
)

	)

633 
	#TIM_CLOCKSOURCE_INTERNAL
 (
TIM_SMCR_ETPS_0
)

	)

634 
	#TIM_CLOCKSOURCE_ITR0
 ((
ušt32_t
)0x0000U)

	)

635 
	#TIM_CLOCKSOURCE_ITR1
 (
TIM_SMCR_TS_0
)

	)

636 
	#TIM_CLOCKSOURCE_ITR2
 (
TIM_SMCR_TS_1
)

	)

637 
	#TIM_CLOCKSOURCE_ITR3
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
)

	)

638 
	#TIM_CLOCKSOURCE_TI1ED
 (
TIM_SMCR_TS_2
)

	)

639 
	#TIM_CLOCKSOURCE_TI1
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_2
)

	)

640 
	#TIM_CLOCKSOURCE_TI2
 (
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_2
)

	)

641 
	#TIM_CLOCKSOURCE_ETRMODE1
 (
TIM_SMCR_TS
)

	)

646 
	#IS_TIM_CLOCKSOURCE
(
__CLOCK__
è(((__CLOCK__è=ð
TIM_CLOCKSOURCE_INTERNAL
è|| \

	)

647 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ETRMODE2
) || \

648 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ITR0
) || \

649 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ITR1
) || \

650 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ITR2
) || \

651 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ITR3
) || \

652 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_TI1ED
) || \

653 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_TI1
) || \

654 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_TI2
) || \

655 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ETRMODE1
))

661 
	#TIM_CLOCKPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

662 
	#TIM_CLOCKPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

663 
	#TIM_CLOCKPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

664 
	#TIM_CLOCKPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

665 
	#TIM_CLOCKPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

669 
	#IS_TIM_CLOCKPOLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_CLOCKPOLARITY_INVERTED
è|| \

	)

670 ((
__POLARITY__
è=ð
TIM_CLOCKPOLARITY_NONINVERTED
) || \

671 ((
__POLARITY__
è=ð
TIM_CLOCKPOLARITY_RISING
) || \

672 ((
__POLARITY__
è=ð
TIM_CLOCKPOLARITY_FALLING
) || \

673 ((
__POLARITY__
è=ð
TIM_CLOCKPOLARITY_BOTHEDGE
))

678 
	#TIM_CLOCKPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

679 
	#TIM_CLOCKPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

680 
	#TIM_CLOCKPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

681 
	#TIM_CLOCKPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

685 
	#IS_TIM_CLOCKPRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
TIM_CLOCKPRESCALER_DIV1
è|| \

	)

686 ((
__PRESCALER__
è=ð
TIM_CLOCKPRESCALER_DIV2
) || \

687 ((
__PRESCALER__
è=ð
TIM_CLOCKPRESCALER_DIV4
) || \

688 ((
__PRESCALER__
è=ð
TIM_CLOCKPRESCALER_DIV8
))

692 
	#IS_TIM_CLOCKFILTER
(
__ICFILTER__
è((__ICFILTER__è<ð0xFU)

	)

697 
	#TIM_CLEARINPUTSOURCE_ETR
 ((
ušt32_t
)0x0001U)

	)

698 
	#TIM_CLEARINPUTSOURCE_NONE
 ((
ušt32_t
)0x0000U)

	)

703 
	#IS_TIM_CLEARINPUT_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
TIM_CLEARINPUTSOURCE_NONE
è|| \

	)

704 ((
__SOURCE__
è=ð
TIM_CLEARINPUTSOURCE_ETR
))

710 
	#TIM_CLEARINPUTPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

711 
	#TIM_CLEARINPUTPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

715 
	#IS_TIM_CLEARINPUT_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_CLEARINPUTPOLARITY_INVERTED
è|| \

	)

716 ((
__POLARITY__
è=ð
TIM_CLEARINPUTPOLARITY_NONINVERTED
))

722 
	#TIM_CLEARINPUTPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

723 
	#TIM_CLEARINPUTPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

724 
	#TIM_CLEARINPUTPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

725 
	#TIM_CLEARINPUTPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

729 
	#IS_TIM_CLEARINPUT_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
TIM_CLEARINPUTPRESCALER_DIV1
è|| \

	)

730 ((
__PRESCALER__
è=ð
TIM_CLEARINPUTPRESCALER_DIV2
) || \

731 ((
__PRESCALER__
è=ð
TIM_CLEARINPUTPRESCALER_DIV4
) || \

732 ((
__PRESCALER__
è=ð
TIM_CLEARINPUTPRESCALER_DIV8
))

736 
	#IS_TIM_CLEARINPUT_FILTER
(
ICFILTER
è((ICFILTERè<ð0xFU)

	)

742 
	#TIM_TRGO_RESET
 ((
ušt32_t
)0x0000U)

	)

743 
	#TIM_TRGO_ENABLE
 (
TIM_CR2_MMS_0
)

	)

744 
	#TIM_TRGO_UPDATE
 (
TIM_CR2_MMS_1
)

	)

745 
	#TIM_TRGO_OC1
 ((
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

746 
	#TIM_TRGO_OC1REF
 (
TIM_CR2_MMS_2
)

	)

747 
	#TIM_TRGO_OC2REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
))

	)

748 
	#TIM_TRGO_OC3REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
))

	)

749 
	#TIM_TRGO_OC4REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

753 
	#IS_TIM_TRGO_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
TIM_TRGO_RESET
è|| \

	)

754 ((
__SOURCE__
è=ð
TIM_TRGO_ENABLE
) || \

755 ((
__SOURCE__
è=ð
TIM_TRGO_UPDATE
) || \

756 ((
__SOURCE__
è=ð
TIM_TRGO_OC1
) || \

757 ((
__SOURCE__
è=ð
TIM_TRGO_OC1REF
) || \

758 ((
__SOURCE__
è=ð
TIM_TRGO_OC2REF
) || \

759 ((
__SOURCE__
è=ð
TIM_TRGO_OC3REF
) || \

760 ((
__SOURCE__
è=ð
TIM_TRGO_OC4REF
))

767 
	#TIM_SLAVEMODE_DISABLE
 ((
ušt32_t
)0x0000U)

	)

768 
	#TIM_SLAVEMODE_RESET
 ((
ušt32_t
)0x0004U)

	)

769 
	#TIM_SLAVEMODE_GATED
 ((
ušt32_t
)0x0005U)

	)

770 
	#TIM_SLAVEMODE_TRIGGER
 ((
ušt32_t
)0x0006U)

	)

771 
	#TIM_SLAVEMODE_EXTERNAL1
 ((
ušt32_t
)0x0007U)

	)

775 
	#IS_TIM_SLAVE_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_SLAVEMODE_DISABLE
è|| \

	)

776 ((
__MODE__
è=ð
TIM_SLAVEMODE_GATED
) || \

777 ((
__MODE__
è=ð
TIM_SLAVEMODE_RESET
) || \

778 ((
__MODE__
è=ð
TIM_SLAVEMODE_TRIGGER
) || \

779 ((
__MODE__
è=ð
TIM_SLAVEMODE_EXTERNAL1
))

785 
	#TIM_MASTERSLAVEMODE_ENABLE
 ((
ušt32_t
)0x0080U)

	)

786 
	#TIM_MASTERSLAVEMODE_DISABLE
 ((
ušt32_t
)0x0000U)

	)

790 
	#IS_TIM_MSM_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_MASTERSLAVEMODE_ENABLE
è|| \

	)

791 ((
__STATE__
è=ð
TIM_MASTERSLAVEMODE_DISABLE
))

796 
	#TIM_TS_ITR0
 ((
ušt32_t
)0x0000U)

	)

797 
	#TIM_TS_ITR1
 ((
ušt32_t
)0x0010U)

	)

798 
	#TIM_TS_ITR2
 ((
ušt32_t
)0x0020U)

	)

799 
	#TIM_TS_ITR3
 ((
ušt32_t
)0x0030U)

	)

800 
	#TIM_TS_TI1F_ED
 ((
ušt32_t
)0x0040U)

	)

801 
	#TIM_TS_TI1FP1
 ((
ušt32_t
)0x0050U)

	)

802 
	#TIM_TS_TI2FP2
 ((
ušt32_t
)0x0060U)

	)

803 
	#TIM_TS_ETRF
 ((
ušt32_t
)0x0070U)

	)

804 
	#TIM_TS_NONE
 ((
ušt32_t
)0xFFFFU)

	)

808 
	#IS_TIM_TRIGGER_SELECTION
(
__SELECTION__
è(((__SELECTION__è=ð
TIM_TS_ITR0
è|| \

	)

809 ((
__SELECTION__
è=ð
TIM_TS_ITR1
) || \

810 ((
__SELECTION__
è=ð
TIM_TS_ITR2
) || \

811 ((
__SELECTION__
è=ð
TIM_TS_ITR3
) || \

812 ((
__SELECTION__
è=ð
TIM_TS_TI1F_ED
) || \

813 ((
__SELECTION__
è=ð
TIM_TS_TI1FP1
) || \

814 ((
__SELECTION__
è=ð
TIM_TS_TI2FP2
) || \

815 ((
__SELECTION__
è=ð
TIM_TS_ETRF
))

816 
	#IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
__SELECTION__
è(((__SELECTION__è=ð
TIM_TS_ITR0
è|| \

	)

817 ((
__SELECTION__
è=ð
TIM_TS_ITR1
) || \

818 ((
__SELECTION__
è=ð
TIM_TS_ITR2
) || \

819 ((
__SELECTION__
è=ð
TIM_TS_ITR3
) || \

820 ((
__SELECTION__
è=ð
TIM_TS_NONE
))

826 
	#TIM_TRIGGERPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

827 
	#TIM_TRIGGERPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

828 
	#TIM_TRIGGERPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

829 
	#TIM_TRIGGERPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

830 
	#TIM_TRIGGERPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

834 
	#IS_TIM_TRIGGERPOLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_TRIGGERPOLARITY_INVERTED
 ) || \

	)

835 ((
__POLARITY__
è=ð
TIM_TRIGGERPOLARITY_NONINVERTED
) || \

836 ((
__POLARITY__
è=ð
TIM_TRIGGERPOLARITY_RISING
 ) || \

837 ((
__POLARITY__
è=ð
TIM_TRIGGERPOLARITY_FALLING
 ) || \

838 ((
__POLARITY__
è=ð
TIM_TRIGGERPOLARITY_BOTHEDGE
 ))

844 
	#TIM_TRIGGERPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

845 
	#TIM_TRIGGERPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

846 
	#TIM_TRIGGERPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

847 
	#TIM_TRIGGERPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

851 
	#IS_TIM_TRIGGERPRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
TIM_TRIGGERPRESCALER_DIV1
è|| \

	)

852 ((
__PRESCALER__
è=ð
TIM_TRIGGERPRESCALER_DIV2
) || \

853 ((
__PRESCALER__
è=ð
TIM_TRIGGERPRESCALER_DIV4
) || \

854 ((
__PRESCALER__
è=ð
TIM_TRIGGERPRESCALER_DIV8
))

858 
	#IS_TIM_TRIGGERFILTER
(
__ICFILTER__
è((__ICFILTER__è<ð0xFU)

	)

864 
	#TIM_TI1SELECTION_CH1
 ((
ušt32_t
)0x0000U)

	)

865 
	#TIM_TI1SELECTION_XORCOMBINATION
 (
TIM_CR2_TI1S
)

	)

869 
	#IS_TIM_TI1SELECTION
(
__TI1SELECTION__
è(((__TI1SELECTION__è=ð
TIM_TI1SELECTION_CH1
è|| \

	)

870 ((
__TI1SELECTION__
è=ð
TIM_TI1SELECTION_XORCOMBINATION
))

876 
	#TIM_DMABASE_CR1
 (0x00000000U)

	)

877 
	#TIM_DMABASE_CR2
 (0x00000001U)

	)

878 
	#TIM_DMABASE_SMCR
 (0x00000002U)

	)

879 
	#TIM_DMABASE_DIER
 (0x00000003U)

	)

880 
	#TIM_DMABASE_SR
 (0x00000004U)

	)

881 
	#TIM_DMABASE_EGR
 (0x00000005U)

	)

882 
	#TIM_DMABASE_CCMR1
 (0x00000006U)

	)

883 
	#TIM_DMABASE_CCMR2
 (0x00000007U)

	)

884 
	#TIM_DMABASE_CCER
 (0x00000008U)

	)

885 
	#TIM_DMABASE_CNT
 (0x00000009U)

	)

886 
	#TIM_DMABASE_PSC
 (0x0000000AU)

	)

887 
	#TIM_DMABASE_ARR
 (0x0000000BU)

	)

888 
	#TIM_DMABASE_CCR1
 (0x0000000DU)

	)

889 
	#TIM_DMABASE_CCR2
 (0x0000000EU)

	)

890 
	#TIM_DMABASE_CCR3
 (0x0000000FU)

	)

891 
	#TIM_DMABASE_CCR4
 (0x00000010U)

	)

892 
	#TIM_DMABASE_DCR
 (0x00000012U)

	)

893 
	#TIM_DMABASE_OR
 (0x00000013U)

	)

897 
	#IS_TIM_DMA_BASE
(
__BASE__
è(((__BASE__è=ð
TIM_DMABASE_CR1
è|| \

	)

898 ((
__BASE__
è=ð
TIM_DMABASE_CR2
) || \

899 ((
__BASE__
è=ð
TIM_DMABASE_SMCR
) || \

900 ((
__BASE__
è=ð
TIM_DMABASE_DIER
) || \

901 ((
__BASE__
è=ð
TIM_DMABASE_SR
) || \

902 ((
__BASE__
è=ð
TIM_DMABASE_EGR
) || \

903 ((
__BASE__
è=ð
TIM_DMABASE_CCMR1
) || \

904 ((
__BASE__
è=ð
TIM_DMABASE_CCMR2
 ) || \

905 ((
__BASE__
è=ð
TIM_DMABASE_CCER
) || \

906 ((
__BASE__
è=ð
TIM_DMABASE_CNT
) || \

907 ((
__BASE__
è=ð
TIM_DMABASE_PSC
) || \

908 ((
__BASE__
è=ð
TIM_DMABASE_ARR
) || \

909 ((
__BASE__
è=ð
TIM_DMABASE_CCR1
) || \

910 ((
__BASE__
è=ð
TIM_DMABASE_CCR2
) || \

911 ((
__BASE__
è=ð
TIM_DMABASE_CCR3
) || \

912 ((
__BASE__
è=ð
TIM_DMABASE_CCR4
) || \

913 ((
__BASE__
è=ð
TIM_DMABASE_DCR
) || \

914 ((
__BASE__
è=ð
TIM_DMABASE_OR
))

920 
	#TIM_DMABURSTLENGTH_1TRANSFER
 (0x00000000U)

	)

921 
	#TIM_DMABURSTLENGTH_2TRANSFERS
 (0x00000100U)

	)

922 
	#TIM_DMABURSTLENGTH_3TRANSFERS
 (0x00000200U)

	)

923 
	#TIM_DMABURSTLENGTH_4TRANSFERS
 (0x00000300U)

	)

924 
	#TIM_DMABURSTLENGTH_5TRANSFERS
 (0x00000400U)

	)

925 
	#TIM_DMABURSTLENGTH_6TRANSFERS
 (0x00000500U)

	)

926 
	#TIM_DMABURSTLENGTH_7TRANSFERS
 (0x00000600U)

	)

927 
	#TIM_DMABURSTLENGTH_8TRANSFERS
 (0x00000700U)

	)

928 
	#TIM_DMABURSTLENGTH_9TRANSFERS
 (0x00000800U)

	)

929 
	#TIM_DMABURSTLENGTH_10TRANSFERS
 (0x00000900U)

	)

930 
	#TIM_DMABURSTLENGTH_11TRANSFERS
 (0x00000A00U)

	)

931 
	#TIM_DMABURSTLENGTH_12TRANSFERS
 (0x00000B00U)

	)

932 
	#TIM_DMABURSTLENGTH_13TRANSFERS
 (0x00000C00U)

	)

933 
	#TIM_DMABURSTLENGTH_14TRANSFERS
 (0x00000D00U)

	)

934 
	#TIM_DMABURSTLENGTH_15TRANSFERS
 (0x00000E00U)

	)

935 
	#TIM_DMABURSTLENGTH_16TRANSFERS
 (0x00000F00U)

	)

936 
	#TIM_DMABURSTLENGTH_17TRANSFERS
 (0x00001000U)

	)

937 
	#TIM_DMABURSTLENGTH_18TRANSFERS
 (0x00001100U)

	)

941 
	#IS_TIM_DMA_LENGTH
(
__LENGTH__
è(((__LENGTH__è=ð
TIM_DMABURSTLENGTH_1TRANSFER
 ) || \

	)

942 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_2TRANSFERS
) || \

943 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_3TRANSFERS
) || \

944 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_4TRANSFERS
) || \

945 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_5TRANSFERS
) || \

946 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_6TRANSFERS
) || \

947 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_7TRANSFERS
) || \

948 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_8TRANSFERS
) || \

949 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_9TRANSFERS
 ) || \

950 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_10TRANSFERS
) || \

951 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_11TRANSFERS
 ) || \

952 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_12TRANSFERS
) || \

953 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_13TRANSFERS
) || \

954 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_14TRANSFERS
) || \

955 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_15TRANSFERS
) || \

956 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_16TRANSFERS
) || \

957 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_17TRANSFERS
) || \

958 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_18TRANSFERS
 ))

962 
	#IS_TIM_IC_FILTER
(
__ICFILTER__
è((__ICFILTER__è<ð0xFU)

	)

967 
	#TIM_DMA_ID_UPDATE
 ((
ušt16_t
è0x0Uè

	)

968 
	#TIM_DMA_ID_CC1
 ((
ušt16_t
è0x1Uè

	)

969 
	#TIM_DMA_ID_CC2
 ((
ušt16_t
è0x2Uè

	)

970 
	#TIM_DMA_ID_CC3
 ((
ušt16_t
è0x3Uè

	)

971 
	#TIM_DMA_ID_CC4
 ((
ušt16_t
è0x4Uè

	)

972 
	#TIM_DMA_ID_TRIGGER
 ((
ušt16_t
è0x5Uè

	)

980 
	#TIM_CCx_ENABLE
 ((
ušt32_t
)0x0001U)

	)

981 
	#TIM_CCx_DISABLE
 ((
ušt32_t
)0x0000U)

	)

999 
	#__HAL_TIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_TIM_STATE_RESET
)

	)

1006 
	#__HAL_TIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
|=(
TIM_CR1_CEN
))

	)

1010 
	#TIM_CCER_CCxE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
 | 
TIM_CCER_CC3E
 | 
TIM_CCER_CC4E
))

	)

1017 
	#__HAL_TIM_DISABLE
(
__HANDLE__
è\

	)

1019 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0U) \

1021 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð~(
TIM_CR1_CEN
); \

1025 
	#__HAL_TIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__INTERRUPT__))

	)

1026 
	#__HAL_TIM_ENABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__DMA__))

	)

1027 
	#__HAL_TIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__INTERRUPT__))

	)

1028 
	#__HAL_TIM_DISABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__DMA__))

	)

1029 
	#__HAL_TIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

1030 
	#__HAL_TIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

1032 
	#__HAL_TIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
DIER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

1033 
	#__HAL_TIM_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__INTERRUPT__))

	)

1035 
	#__HAL_TIM_IS_TIM_COUNTING_DOWN
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
 &(
TIM_CR1_DIR
)è=ð(TIM_CR1_DIR))

	)

1036 
	#__HAL_TIM_SET_PRESCALER
(
__HANDLE__
, 
__PRESC__
è((__HANDLE__)->
In¡ªû
->
PSC
 = (__PRESC__))

	)

1038 
	#TIM_SET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
è\

	)

1039 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð(
__ICPSC__
)) :\

1040 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð((
__ICPSC__
) << 8U)) :\

1041 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð(
__ICPSC__
)) :\

1042 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð((
__ICPSC__
) << 8)))

1044 
	#TIM_RESET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1045 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC1PSC
) :\

1046 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC2PSC
) :\

1047 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC3PSC
) :\

1048 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC4PSC
))

1050 
	#TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
è\

	)

1051 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(
__POLARITY__
)) :\

1052 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 4U)) :\

1053 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 8U)) :\

1054 ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(((
__POLARITY__
è<< 12Uè& 
TIM_CCER_CC4P
)))

1056 
	#TIM_RESET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1057 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)) :\

1058 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
)) :\

1059 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
)) :\

1060 ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC4P
))

1075 
	#__HAL_TIM_SET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
, 
__COMPARE__
è\

	)

1076 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2U)èð(
__COMPARE__
))

1089 
	#__HAL_TIM_GET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1090 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
) >> 2U)))

1098 
	#__HAL_TIM_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
CNT
 = (__COUNTER__))

	)

1105 
	#__HAL_TIM_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CNT
)

	)

1114 
	#__HAL_TIM_SET_AUTORELOAD
(
__HANDLE__
, 
__AUTORELOAD__
è\

	)

1116 (
__HANDLE__
)->
In¡ªû
->
ARR
 = (
__AUTORELOAD__
); \

1117 (
__HANDLE__
)->
In™
.
P”iod
 = (
__AUTORELOAD__
); \

1124 
	#__HAL_TIM_GET_AUTORELOAD
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
ARR
)

	)

1137 
	#__HAL_TIM_SET_CLOCKDIVISION
(
__HANDLE__
, 
__CKD__
è\

	)

1139 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
); \

1140 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð(
__CKD__
); \

1141 (
__HANDLE__
)->
In™
.
ClockDivisiÚ
 = (
__CKD__
); \

1148 
	#__HAL_TIM_GET_CLOCKDIVISION
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 & 
TIM_CR1_CKD
)

	)

1168 
	#__HAL_TIM_SET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
è\

	)

1170 
TIM_RESET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
)); \

1171 
TIM_SET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
), (
__ICPSC__
)); \

1185 
	#__HAL_TIM_GET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1186 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC1PSC
) :\

1187 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? (((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC2PSC
) >> 8) :\

1188 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC3PSC
) :\

1189 (((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC4PSC
)) >> 8U)

1200 
	#__HAL_TIM_URS_ENABLE
(
__HANDLE__
è\

	)

1201 ((
__HANDLE__
)->
In¡ªû
->
CR1
|ð(
TIM_CR1_URS
))

1214 
	#__HAL_TIM_URS_DISABLE
(
__HANDLE__
è\

	)

1215 ((
__HANDLE__
)->
In¡ªû
->
CR1
&=~(
TIM_CR1_URS
))

1233 
	#__HAL_TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
è\

	)

1235 
TIM_RESET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
)); \

1236 
TIM_SET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
), (
__POLARITY__
)); \

1244 
	~"¡m32l0xx_h®_tim_ex.h
"

1258 
HAL_StusTy³Def
 
HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
);

1259 
HAL_StusTy³Def
 
HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1260 
HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1261 
HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1263 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
);

1264 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

1266 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

1267 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

1269 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

1270 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

1284 
HAL_StusTy³Def
 
HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1285 
HAL_StusTy³Def
 
HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1286 
HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1287 
HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1289 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1290 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1292 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1293 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1295 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1296 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1308 
HAL_StusTy³Def
 
HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
);

1309 
HAL_StusTy³Def
 
HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1310 
HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1311 
HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1313 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1314 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1316 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1317 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1319 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1320 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1331 
HAL_StusTy³Def
 
HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1332 
HAL_StusTy³Def
 
HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1333 
HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1334 
HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1336 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1337 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1339 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1340 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1342 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1343 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1354 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
);

1355 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1356 
HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1357 
HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1359 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1360 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1363 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1364 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1376 
HAL_StusTy³Def
 
HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
);

1377 
HAL_StusTy³Def
 
HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1378 
HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1379 
HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1381 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1382 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1384 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1385 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1387 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
);

1388 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1400 
HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
);

1411 
HAL_StusTy³Def
 
HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1412 
HAL_StusTy³Def
 
HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1413 
HAL_StusTy³Def
 
HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1414 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
);

1415 
HAL_StusTy³Def
 
HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
);

1416 
HAL_StusTy³Def
 
HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
);

1417 
HAL_StusTy³Def
 
HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
);

1418 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1419 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1420 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1421 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1422 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1423 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1424 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1425 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1426 
HAL_StusTy³Def
 
HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
);

1427 
ušt32_t
 
HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, ušt32_ˆ
ChªÃl
);

1439 
HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1440 
HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1441 
HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1442 
HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1443 
HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1444 
HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1456 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1457 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1458 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1459 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1460 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1461 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1462 
TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1463 
TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

1464 
TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1492 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim_ex.h

37 #iâdeà
__STM32L0xx_HAL_TIM_EX_H


38 
	#__STM32L0xx_HAL_TIM_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

63 
ušt32_t
 
Ma¡”OuutTrigg”
;

65 
ušt32_t
 
Ma¡”SÏveMode
;

67 }
	tTIM_Ma¡”CÚfigTy³Def
;

81 
	#TIM_TRGO_RESET
 ((
ušt32_t
)0x0000U)

	)

82 
	#TIM_TRGO_ENABLE
 (
TIM_CR2_MMS_0
)

	)

83 
	#TIM_TRGO_UPDATE
 (
TIM_CR2_MMS_1
)

	)

84 
	#TIM_TRGO_OC1
 ((
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

85 
	#TIM_TRGO_OC1REF
 (
TIM_CR2_MMS_2
)

	)

86 
	#TIM_TRGO_OC2REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
))

	)

87 
	#TIM_TRGO_OC3REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
))

	)

88 
	#TIM_TRGO_OC4REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

90 
	#IS_TIM_TRGO_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
TIM_TRGO_RESET
è|| \

	)

91 ((
__SOURCE__
è=ð
TIM_TRGO_ENABLE
) || \

92 ((
__SOURCE__
è=ð
TIM_TRGO_UPDATE
) || \

93 ((
__SOURCE__
è=ð
TIM_TRGO_OC1
) || \

94 ((
__SOURCE__
è=ð
TIM_TRGO_OC1REF
) || \

95 ((
__SOURCE__
è=ð
TIM_TRGO_OC2REF
) || \

96 ((
__SOURCE__
è=ð
TIM_TRGO_OC3REF
) || \

97 ((
__SOURCE__
è=ð
TIM_TRGO_OC4REF
))

106 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
) \

107 || 
defšed
 (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

109 
	#TIM2_ETR_GPIO
 ((
ušt32_t
)0x0U)

	)

110 
	#TIM2_ETR_HSI48
 
TIM2_OR_ETR_RMP_2


	)

111 
	#TIM2_ETR_HSI16
 (
TIM2_OR_ETR_RMP_1
 | 
TIM2_OR_ETR_RMP_0
)

	)

112 
	#TIM2_ETR_LSE
 (
TIM2_OR_ETR_RMP_2
 | 
TIM2_OR_ETR_RMP_0
)

	)

113 
	#TIM2_ETR_COMP2_OUT
 (
TIM2_OR_ETR_RMP_2
 | 
TIM2_OR_ETR_RMP_1
)

	)

114 
	#TIM2_ETR_COMP1_OUT
 
TIM2_OR_ETR_RMP


	)

116 #–ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
è|| defšed (
STM32L031xx
è|| defšed (
STM32L041xx
)

118 
	#TIM2_ETR_GPIO
 ((
ušt32_t
)0x0U)

	)

119 
	#TIM2_ETR_HSI16
 (
TIM2_OR_ETR_RMP_1
 | 
TIM2_OR_ETR_RMP_0
)

	)

120 
	#TIM2_ETR_LSE
 (
TIM2_OR_ETR_RMP_2
 | 
TIM2_OR_ETR_RMP_0
)

	)

121 
	#TIM2_ETR_COMP2_OUT
 (
TIM2_OR_ETR_RMP_2
 | 
TIM2_OR_ETR_RMP_1
)

	)

122 
	#TIM2_ETR_COMP1_OUT
 
TIM2_OR_ETR_RMP


	)

126 
	#TIM2_ETR_GPIO
 ((
ušt32_t
)0x0U)

	)

127 
	#TIM2_ETR_HSI48
 
TIM2_OR_ETR_RMP_2


	)

128 
	#TIM2_ETR_LSE
 (
TIM2_OR_ETR_RMP_2
 | 
TIM2_OR_ETR_RMP_0
)

	)

129 
	#TIM2_ETR_COMP2_OUT
 (
TIM2_OR_ETR_RMP_2
 | 
TIM2_OR_ETR_RMP_1
)

	)

130 
	#TIM2_ETR_COMP1_OUT
 
TIM2_OR_ETR_RMP


	)

136 
	#TIM2_TI4_GPIO
 ((
ušt32_t
)0x0U)

	)

137 
	#TIM2_TI4_COMP2
 
TIM2_OR_TI4_RMP_0


	)

138 
	#TIM2_TI4_COMP1
 
TIM2_OR_TI4_RMP_1


	)

140 
	#TIM21_ETR_GPIO
 ((
ušt32_t
)0x0U)

	)

141 
	#TIM21_ETR_COMP2_OUT
 
TIM21_OR_ETR_RMP_0


	)

142 
	#TIM21_ETR_COMP1_OUT
 
TIM21_OR_ETR_RMP_1


	)

143 
	#TIM21_ETR_LSE
 
TIM21_OR_ETR_RMP


	)

144 
	#TIM21_TI1_GPIO
 ((
ušt32_t
)0x0U)

	)

145 
	#TIM21_TI1_MCO
 
TIM21_OR_TI1_RMP


	)

146 
	#TIM21_TI1_RTC_WKUT_IT
 
TIM21_OR_TI1_RMP_0


	)

147 
	#TIM21_TI1_HSE_RTC
 
TIM21_OR_TI1_RMP_1


	)

148 
	#TIM21_TI1_MSI
 (
TIM21_OR_TI1_RMP_0
 | 
TIM21_OR_TI1_RMP_1
)

	)

149 
	#TIM21_TI1_LSE
 
TIM21_OR_TI1_RMP_2


	)

150 
	#TIM21_TI1_LSI
 (
TIM21_OR_TI1_RMP_2
 | 
TIM21_OR_TI1_RMP_0
)

	)

151 
	#TIM21_TI1_COMP1_OUT
 (
TIM21_OR_TI1_RMP_2
 | 
TIM21_OR_TI1_RMP_1
)

	)

152 
	#TIM21_TI2_GPIO
 ((
ušt32_t
)0x0U)

	)

153 
	#TIM21_TI2_COMP2_OUT
 
TIM21_OR_TI2_RMP


	)

155 #ià!
defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
)

156 
	#TIM22_ETR_GPIO
 ((
ušt32_t
)0x0U)

	)

157 
	#TIM22_ETR_COMP2_OUT
 
TIM22_OR_ETR_RMP_0


	)

158 
	#TIM22_ETR_COMP1_OUT
 
TIM22_OR_ETR_RMP_1


	)

159 
	#TIM22_ETR_LSE
 
TIM22_OR_ETR_RMP


	)

160 
	#TIM22_TI1_GPIO1
 ((
ušt32_t
)0x0U)

	)

161 
	#TIM22_TI1_COMP2_OUT
 
TIM22_OR_TI1_RMP_0


	)

162 
	#TIM22_TI1_COMP1_OUT
 
TIM22_OR_TI1_RMP_1


	)

163 
	#TIM22_TI1_GPIO2
 
TIM22_OR_TI1_RMP


	)

166 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
) \

167 || 
defšed
 (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

169 
	#TIM3_TI4_GPIO_DEF
 ((
ušt32_t
)0x0U)

	)

170 
	#TIM3_TI4_GPIOC9_AF2
 
TIM3_OR_TI4_RMP


	)

171 
	#TIM3_TI2_GPIO_DEF
 ((
ušt32_t
)0x0U)

	)

172 
	#TIM3_TI2_GPIOB5_AF4
 
TIM3_OR_TI2_RMP


	)

173 
	#TIM3_TI1_USB_SOF
 ((
ušt32_t
)0x0U)

	)

174 
	#TIM3_TI1_GPIO
 
TIM3_OR_TI1_RMP


	)

175 
	#TIM3_ETR_GPIO
 ((
ušt32_t
)0x0U)

	)

176 
	#TIM3_ETR_HSI
 
TIM3_OR_ETR_RMP_1


	)

181 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
) \

182 || 
defšed
 (
STM32L081xx
è|| defšed (
STM32L082xx
è|| defšed (
STM32L083xx
)

185 
	#IS_TIM_REMAP
(
__INSTANCE__
, 
__TIM_REMAP__
è\

	)

186 ((((
__INSTANCE__
è=ð
TIM2
è&& ((
__TIM_REMAP__
è<ð(
TIM2_OR_TI4_RMP
 | 
TIM2_OR_ETR_RMP
))) || \

187 (((
__INSTANCE__
è=ð
TIM22
è&& ((
__TIM_REMAP__
è<ð(
TIM22_OR_TI1_RMP
 | 
TIM22_OR_ETR_RMP
))) || \

188 (((
__INSTANCE__
è=ð
TIM21
è&& ((
__TIM_REMAP__
è<ð(
TIM21_OR_ETR_RMP
 | 
TIM21_OR_TI1_RMP
 | 
TIM21_OR_TI2_RMP
))) || \

189 (((
__INSTANCE__
è=ð
TIM3
è&& ((
__TIM_REMAP__
è<ð(
TIM3_OR_ETR_RMP
 | 
TIM3_OR_TI1_RMP
 | 
TIM3_OR_TI2_RMP
 | 
TIM3_OR_TI4_RMP
))))

191 
	#IS_CHANNEL_AVAILABLE
(
__INSTANCE__
, 
__CHANNEL__
è\

	)

192 ((((
__INSTANCE__
è=ð
TIM2
è&& (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
) || \

193 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
) || \

194 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
) || \

195 ((
__CHANNEL__
è=ð
TIM_CHANNEL_4
))) || \

196 (((
__INSTANCE__
è=ð
TIM3
è&& (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
) || \

197 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
) || \

198 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
) || \

199 ((
__CHANNEL__
è=ð
TIM_CHANNEL_4
))) || \

200 (((
__INSTANCE__
è=ð
TIM21
è&& (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
) || \

201 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
))) || \

202 (((
__INSTANCE__
è=ð
TIM22
è&& (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
) || \

203 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
))))

205 #–ià
defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
)

207 
	#IS_TIM_REMAP
(
__INSTANCE__
, 
__TIM_REMAP__
è\

	)

208 ((((
__INSTANCE__
è=ð
TIM2
è&& ((
__TIM_REMAP__
è<ð(
TIM2_OR_TI4_RMP
 | 
TIM2_OR_ETR_RMP
))) || \

209 (((
__INSTANCE__
è=ð
TIM21
è&& ((
__TIM_REMAP__
è<ð(
TIM21_OR_ETR_RMP
 | 
TIM21_OR_TI1_RMP
 | 
TIM21_OR_TI2_RMP
))))

211 
	#IS_CHANNEL_AVAILABLE
(
__INSTANCE__
, 
__CHANNEL__
è\

	)

212 ((((
__INSTANCE__
è=ð
TIM2
è&& (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
) || \

213 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
) || \

214 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
) || \

215 ((
__CHANNEL__
è=ð
TIM_CHANNEL_4
))) || \

216 (((
__INSTANCE__
è=ð
TIM21
è&& (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
) || \

217 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
))))

221 
	#IS_TIM_REMAP
(
__INSTANCE__
, 
__TIM_REMAP__
è\

	)

222 ((((
__INSTANCE__
è=ð
TIM2
è&& ((
__TIM_REMAP__
è<ð(
TIM2_OR_TI4_RMP
 | 
TIM2_OR_ETR_RMP
))) || \

223 (((
__INSTANCE__
è=ð
TIM22
è&& ((
__TIM_REMAP__
è<ð(
TIM22_OR_TI1_RMP
 | 
TIM22_OR_ETR_RMP
))) || \

224 (((
__INSTANCE__
è=ð
TIM21
è&& ((
__TIM_REMAP__
è<ð(
TIM21_OR_ETR_RMP
 | 
TIM21_OR_TI1_RMP
 | 
TIM21_OR_TI2_RMP
))))

226 
	#IS_CHANNEL_AVAILABLE
(
__INSTANCE__
, 
__CHANNEL__
è\

	)

227 ((((
__INSTANCE__
è=ð
TIM2
è&& (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
) || \

228 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
) || \

229 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
) || \

230 ((
__CHANNEL__
è=ð
TIM_CHANNEL_4
))) || \

231 (((
__INSTANCE__
è=ð
TIM21
è&& (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
) || \

232 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
))) || \

233 (((
__INSTANCE__
è=ð
TIM22
è&& (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
) || \

234 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
))))

260 
HAL_StusTy³Def
 
HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Rem­
);

261 
HAL_StusTy³Def
 
HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
);

278 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h

37 #iâdeà
__STM32L0xx_HAL_UART_H


38 
	#__STM32L0xx_HAL_UART_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

65 
ušt32_t
 
BaudR©e
;

74 
ušt32_t
 
WÜdL’gth
;

77 
ušt32_t
 
StÝB™s
;

80 
ušt32_t
 
P¬™y
;

87 
ušt32_t
 
Mode
;

90 
ušt32_t
 
HwFlowCŽ
;

94 
ušt32_t
 
Ov”Sam¶šg
;

97 
ušt32_t
 
OÃB™Sam¶šg
;

100 }
	tUART_In™Ty³Def
;

107 
ušt32_t
 
AdvF—tu»In™
;

111 
ušt32_t
 
TxPšLev–Inv”t
;

114 
ušt32_t
 
RxPšLev–Inv”t
;

117 
ušt32_t
 
D©aInv”t
;

121 
ušt32_t
 
Sw­
;

124 
ušt32_t
 
Ov”runDi§bË
;

127 
ušt32_t
 
DMADi§bËÚRxE¼Ü
;

130 
ušt32_t
 
AutoBaudR©eEÇbË
;

133 
ušt32_t
 
AutoBaudR©eMode
;

137 
ušt32_t
 
MSBFœ¡
;

139 } 
	tUART_AdvF—tu»In™Ty³Def
;

184 
HAL_UART_STATE_RESET
 = 0x00U,

186 
HAL_UART_STATE_READY
 = 0x20U,

188 
HAL_UART_STATE_BUSY
 = 0x24U,

190 
HAL_UART_STATE_BUSY_TX
 = 0x21U,

192 
HAL_UART_STATE_BUSY_RX
 = 0x22U,

194 
HAL_UART_STATE_BUSY_TX_RX
 = 0x23U,

197 
HAL_UART_STATE_TIMEOUT
 = 0xA0U,

199 
HAL_UART_STATE_ERROR
 = 0xE0U

201 }
	tHAL_UART_S‹Ty³Def
;

208 
HAL_UART_ERROR_NONE
 = 0x00,

209 
HAL_UART_ERROR_PE
 = 0x01,

210 
HAL_UART_ERROR_NE
 = 0x02,

211 
HAL_UART_ERROR_FE
 = 0x04,

212 
HAL_UART_ERROR_ORE
 = 0x08,

213 
HAL_UART_ERROR_DMA
 = 0x10,

214 
HAL_UART_ERROR_BUSY
 = 0x20

215 }
	tHAL_UART_E¼ÜTy³Def
;

222 
UART_CLOCKSOURCE_PCLK1
 = 0x00,

223 
UART_CLOCKSOURCE_PCLK2
 = 0x01,

224 
UART_CLOCKSOURCE_HSI
 = 0x02,

225 
UART_CLOCKSOURCE_SYSCLK
 = 0x04,

226 
UART_CLOCKSOURCE_LSE
 = 0x08,

227 
UART_CLOCKSOURCE_UNDEFINED
 = 0x10

228 }
	tUART_ClockSourûTy³Def
;

235 
USART_Ty³Def
 *
In¡ªû
;

237 
UART_In™Ty³Def
 
In™
;

239 
UART_AdvF—tu»In™Ty³Def
 
AdvªûdIn™
;

241 
ušt8_t
 *
pTxBuffPŒ
;

243 
ušt16_t
 
TxXãrSize
;

245 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

247 
ušt8_t
 *
pRxBuffPŒ
;

249 
ušt16_t
 
RxXãrSize
;

251 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

253 
ušt16_t
 
Mask
;

255 
DMA_HªdËTy³Def
 *
hdm©x
;

257 
DMA_HªdËTy³Def
 *
hdm¬x
;

259 
HAL_LockTy³Def
 
Lock
;

261 
__IO
 
HAL_UART_S‹Ty³Def
 
gS‹
;

265 
__IO
 
HAL_UART_S‹Ty³Def
 
RxS‹
;

268 
__IO
 
ušt32_t
 
E¼ÜCode
;

270 }
	tUART_HªdËTy³Def
;

284 
	#UART_STOPBITS_1
 ((
ušt32_t
)0x00000000Uè

	)

285 
	#UART_STOPBITS_1_5
 (
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
è

	)

286 
	#UART_STOPBITS_2
 
USART_CR2_STOP_1


	)

294 
	#UART_PARITY_NONE
 ((
ušt32_t
)0x00000000Uè

	)

295 
	#UART_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
è

	)

296 
	#UART_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
)è

	)

304 
	#UART_HWCONTROL_NONE
 ((
ušt32_t
)0x00000000Uè

	)

305 
	#UART_HWCONTROL_RTS
 ((
ušt32_t
)
USART_CR3_RTSE
è

	)

306 
	#UART_HWCONTROL_CTS
 ((
ušt32_t
)
USART_CR3_CTSE
è

	)

307 
	#UART_HWCONTROL_RTS_CTS
 ((
ušt32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
)è

	)

315 
	#UART_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
è

	)

316 
	#UART_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
è

	)

317 
	#UART_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
)è

	)

325 
	#UART_STATE_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

326 
	#UART_STATE_ENABLE
 ((
ušt32_t
)
USART_CR1_UE
è

	)

334 
	#UART_OVERSAMPLING_16
 ((
ušt32_t
)0x00000000Uè

	)

335 
	#UART_OVERSAMPLING_8
 ((
ušt32_t
)
USART_CR1_OVER8
è

	)

343 
	#UART_ONE_BIT_SAMPLE_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

344 
	#UART_ONE_BIT_SAMPLE_ENABLE
 ((
ušt32_t
)
USART_CR3_ONEBIT
è

	)

352 
	#UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT
 ((
ušt32_t
)0x00000000è

	)

353 
	#UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE
 ((
ušt32_t
)
USART_CR2_ABRMODE_0
è

	)

354 
	#UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME
 ((
ušt32_t
)
USART_CR2_ABRMODE_1
è

	)

355 
	#UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME
 ((
ušt32_t
)
USART_CR2_ABRMODE
è

	)

363 
	#UART_RECEIVER_TIMEOUT_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

364 
	#UART_RECEIVER_TIMEOUT_ENABLE
 ((
ušt32_t
)
USART_CR2_RTOEN
è

	)

372 
	#UART_LIN_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

373 
	#UART_LIN_ENABLE
 ((
ušt32_t
)
USART_CR2_LINEN
è

	)

381 
	#UART_LINBREAKDETECTLENGTH_10B
 ((
ušt32_t
)0x00000000Uè

	)

382 
	#UART_LINBREAKDETECTLENGTH_11B
 ((
ušt32_t
)
USART_CR2_LBDL
è

	)

390 
	#UART_DMA_TX_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

391 
	#UART_DMA_TX_ENABLE
 ((
ušt32_t
)
USART_CR3_DMAT
è

	)

399 
	#UART_DMA_RX_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

400 
	#UART_DMA_RX_ENABLE
 ((
ušt32_t
)
USART_CR3_DMAR
è

	)

408 
	#UART_HALF_DUPLEX_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

409 
	#UART_HALF_DUPLEX_ENABLE
 ((
ušt32_t
)
USART_CR3_HDSEL
è

	)

417 
	#UART_WAKEUPMETHOD_IDLELINE
 ((
ušt32_t
)0x00000000Uè

	)

418 
	#UART_WAKEUPMETHOD_ADDRESSMARK
 ((
ušt32_t
)
USART_CR1_WAKE
è

	)

426 
	#UART_AUTOBAUD_REQUEST
 ((
ušt32_t
)
USART_RQR_ABRRQ
è

	)

427 
	#UART_SENDBREAK_REQUEST
 ((
ušt32_t
)
USART_RQR_SBKRQ
è

	)

428 
	#UART_MUTE_MODE_REQUEST
 ((
ušt32_t
)
USART_RQR_MMRQ
è

	)

429 
	#UART_RXDATA_FLUSH_REQUEST
 ((
ušt32_t
)
USART_RQR_RXFRQ
è

	)

430 
	#UART_TXDATA_FLUSH_REQUEST
 ((
ušt32_t
)
USART_RQR_TXFRQ
è

	)

438 
	#UART_ADVFEATURE_NO_INIT
 ((
ušt32_t
)0x00000000Uè

	)

439 
	#UART_ADVFEATURE_TXINVERT_INIT
 ((
ušt32_t
)0x00000001Uè

	)

440 
	#UART_ADVFEATURE_RXINVERT_INIT
 ((
ušt32_t
)0x00000002Uè

	)

441 
	#UART_ADVFEATURE_DATAINVERT_INIT
 ((
ušt32_t
)0x00000004Uè

	)

442 
	#UART_ADVFEATURE_SWAP_INIT
 ((
ušt32_t
)0x00000008Uè

	)

443 
	#UART_ADVFEATURE_RXOVERRUNDISABLE_INIT
 ((
ušt32_t
)0x00000010Uè

	)

444 
	#UART_ADVFEATURE_DMADISABLEONERROR_INIT
 ((
ušt32_t
)0x00000020Uè

	)

445 
	#UART_ADVFEATURE_AUTOBAUDRATE_INIT
 ((
ušt32_t
)0x00000040Uè

	)

446 
	#UART_ADVFEATURE_MSBFIRST_INIT
 ((
ušt32_t
)0x00000080Uè

	)

454 
	#UART_ADVFEATURE_TXINV_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

455 
	#UART_ADVFEATURE_TXINV_ENABLE
 ((
ušt32_t
)
USART_CR2_TXINV
è

	)

463 
	#UART_ADVFEATURE_RXINV_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

464 
	#UART_ADVFEATURE_RXINV_ENABLE
 ((
ušt32_t
)
USART_CR2_RXINV
è

	)

472 
	#UART_ADVFEATURE_DATAINV_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

473 
	#UART_ADVFEATURE_DATAINV_ENABLE
 ((
ušt32_t
)
USART_CR2_DATAINV
è

	)

481 
	#UART_ADVFEATURE_SWAP_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

482 
	#UART_ADVFEATURE_SWAP_ENABLE
 ((
ušt32_t
)
USART_CR2_SWAP
è

	)

490 
	#UART_ADVFEATURE_OVERRUN_ENABLE
 ((
ušt32_t
)0x00000000Uè

	)

491 
	#UART_ADVFEATURE_OVERRUN_DISABLE
 ((
ušt32_t
)
USART_CR3_OVRDIS
è

	)

499 
	#UART_ADVFEATURE_AUTOBAUDRATE_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

500 
	#UART_ADVFEATURE_AUTOBAUDRATE_ENABLE
 ((
ušt32_t
)
USART_CR2_ABREN
è

	)

508 
	#UART_ADVFEATURE_DMA_ENABLEONRXERROR
 ((
ušt32_t
)0x00000000Uè

	)

509 
	#UART_ADVFEATURE_DMA_DISABLEONRXERROR
 ((
ušt32_t
)
USART_CR3_DDRE
è

	)

517 
	#UART_ADVFEATURE_MSBFIRST_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

518 
	#UART_ADVFEATURE_MSBFIRST_ENABLE
 ((
ušt32_t
)
USART_CR2_MSBFIRST
è

	)

526 
	#UART_ADVFEATURE_STOPMODE_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

527 
	#UART_ADVFEATURE_STOPMODE_ENABLE
 ((
ušt32_t
)
USART_CR1_UESM
è

	)

535 
	#UART_ADVFEATURE_MUTEMODE_DISABLE
 ((
ušt32_t
)0x00000000Uè

	)

536 
	#UART_ADVFEATURE_MUTEMODE_ENABLE
 ((
ušt32_t
)
USART_CR1_MME
è

	)

544 
	#UART_CR2_ADDRESS_LSB_POS
 ((
ušt32_t
è24Uè

	)

552 
	#UART_WAKEUP_ON_ADDRESS
 ((
ušt32_t
)0x00000000Uè

	)

553 
	#UART_WAKEUP_ON_STARTBIT
 ((
ušt32_t
)
USART_CR3_WUS_1
è

	)

554 
	#UART_WAKEUP_ON_READDATA_NONEMPTY
 ((
ušt32_t
)
USART_CR3_WUS
è

	)

562 
	#UART_DE_POLARITY_HIGH
 ((
ušt32_t
)0x00000000Uè

	)

563 
	#UART_DE_POLARITY_LOW
 ((
ušt32_t
)
USART_CR3_DEP
è

	)

571 
	#UART_CR1_DEAT_ADDRESS_LSB_POS
 ((
ušt32_t
è21Uè

	)

579 
	#UART_CR1_DEDT_ADDRESS_LSB_POS
 ((
ušt32_t
è16Uè

	)

587 
	#UART_IT_MASK
 ((
ušt32_t
)0x001FUè

	)

595 
	#HAL_UART_TIMEOUT_VALUE
 0x1FFFFFF

	)

605 
	#UART_FLAG_REACK
 
USART_ISR_REACK


	)

606 
	#UART_FLAG_TEACK
 
USART_ISR_TEACK


	)

607 
	#UART_FLAG_WUF
 
USART_ISR_WUF


	)

608 
	#UART_FLAG_RWU
 
USART_ISR_RWU


	)

609 
	#UART_FLAG_SBKF
 
USART_ISR_SBKF


	)

610 
	#UART_FLAG_CMF
 
USART_ISR_CMF


	)

611 
	#UART_FLAG_BUSY
 
USART_ISR_BUSY


	)

612 
	#UART_FLAG_ABRF
 
USART_ISR_ABRF


	)

613 
	#UART_FLAG_ABRE
 
USART_ISR_ABRE


	)

614 
	#UART_FLAG_EOBF
 
USART_ISR_EOBF


	)

615 
	#UART_FLAG_RTOF
 
USART_ISR_RTOF


	)

616 
	#UART_FLAG_CTS
 
USART_ISR_CTS


	)

617 
	#UART_FLAG_CTSIF
 
USART_ISR_CTSIF


	)

618 
	#UART_FLAG_LBDF
 
USART_ISR_LBDF


	)

619 
	#UART_FLAG_TXE
 
USART_ISR_TXE


	)

620 
	#UART_FLAG_TC
 
USART_ISR_TC


	)

621 
	#UART_FLAG_RXNE
 
USART_ISR_RXNE


	)

622 
	#UART_FLAG_IDLE
 
USART_ISR_IDLE


	)

623 
	#UART_FLAG_ORE
 
USART_ISR_ORE


	)

624 
	#UART_FLAG_NE
 
USART_ISR_NE


	)

625 
	#UART_FLAG_FE
 
USART_ISR_FE


	)

626 
	#UART_FLAG_PE
 
USART_ISR_PE


	)

641 
	#UART_IT_PE
 ((
ušt32_t
)0x0028è

	)

642 
	#UART_IT_TXE
 ((
ušt32_t
)0x0727è

	)

643 
	#UART_IT_TC
 ((
ušt32_t
)0x0626è

	)

644 
	#UART_IT_RXNE
 ((
ušt32_t
)0x0525è

	)

645 
	#UART_IT_IDLE
 ((
ušt32_t
)0x0424è

	)

646 
	#UART_IT_LBD
 ((
ušt32_t
)0x0846è

	)

647 
	#UART_IT_CTS
 ((
ušt32_t
)0x096Aè

	)

648 
	#UART_IT_CM
 ((
ušt32_t
)0x112Eè

	)

649 
	#UART_IT_WUF
 ((
ušt32_t
)0x1476è

	)

658 
	#UART_IT_ERR
 ((
ušt32_t
)0x0060è

	)

663 
	#UART_IT_ORE
 ((
ušt32_t
)0x0300è

	)

664 
	#UART_IT_NE
 ((
ušt32_t
)0x0200è

	)

665 
	#UART_IT_FE
 ((
ušt32_t
)0x0100è

	)

673 
	#UART_CLEAR_PEF
 
USART_ICR_PECF


	)

674 
	#UART_CLEAR_FEF
 
USART_ICR_FECF


	)

675 
	#UART_CLEAR_NEF
 
USART_ICR_NCF


	)

676 
	#UART_CLEAR_OREF
 
USART_ICR_ORECF


	)

677 
	#UART_CLEAR_IDLEF
 
USART_ICR_IDLECF


	)

678 
	#UART_CLEAR_TCF
 
USART_ICR_TCCF


	)

679 
	#UART_CLEAR_LBDF
 
USART_ICR_LBDCF


	)

680 
	#UART_CLEAR_CTSF
 
USART_ICR_CTSCF


	)

681 
	#UART_CLEAR_RTOF
 
USART_ICR_RTOCF


	)

682 
	#UART_CLEAR_EOBF
 
USART_ICR_EOBCF


	)

683 
	#UART_CLEAR_CMF
 
USART_ICR_CMCF


	)

684 
	#UART_CLEAR_WUF
 
USART_ICR_WUCF


	)

703 
	#__HAL_UART_RESET_HANDLE_STATE
(
__HANDLE__
èdo{ \

	)

704 (
__HANDLE__
)->
gS‹
 = 
HAL_UART_STATE_RESET
; \

705 (
__HANDLE__
)->
RxS‹
 = 
HAL_UART_STATE_RESET
; \

711 
	#__HAL_UART_FLUSH_DRREGISTER
(
__HANDLE__
è\

	)

713 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
RQR
, 
UART_RXDATA_FLUSH_REQUEST
); \

714 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
RQR
, 
UART_TXDATA_FLUSH_REQUEST
); \

735 
	#__HAL_UART_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ICR
 = (__FLAG__))

	)

741 
	#__HAL_UART_CLEAR_PEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_FLAG
((__HANDLE__), 
UART_CLEAR_PEF
)

	)

747 
	#__HAL_UART_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_FLAG
((__HANDLE__), 
UART_CLEAR_FEF
)

	)

753 
	#__HAL_UART_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_FLAG
((__HANDLE__), 
UART_CLEAR_NEF
)

	)

759 
	#__HAL_UART_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_FLAG
((__HANDLE__), 
UART_CLEAR_OREF
)

	)

765 
	#__HAL_UART_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_FLAG
((__HANDLE__), 
UART_CLEAR_IDLEF
)

	)

794 
	#__HAL_UART_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
ISR
 & (__FLAG__)è=ð(__FLAG__))

	)

812 
	#__HAL_UART_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((
ušt8_t
)(__INTERRUPT__)è>> 5Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð(1U << ((__INTERRUPT__è& 
UART_IT_MASK
))): \

	)

813 ((((
ušt8_t
)(
__INTERRUPT__
)è>> 5Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð(1U << ((__INTERRUPT__è& 
UART_IT_MASK
))): \

814 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð(1U << ((
__INTERRUPT__
è& 
UART_IT_MASK
))))

833 
	#__HAL_UART_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((
ušt8_t
)(__INTERRUPT__)è>> 5Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~ (1U << ((__INTERRUPT__è& 
UART_IT_MASK
))): \

	)

834 ((((
ušt8_t
)(
__INTERRUPT__
)è>> 5Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~ (1U << ((__INTERRUPT__è& 
UART_IT_MASK
))): \

835 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ (1U << ((
__INTERRUPT__
è& 
UART_IT_MASK
))))

855 
	#__HAL_UART_GET_IT
(
__HANDLE__
, 
__IT__
è((__HANDLE__)->
In¡ªû
->
ISR
 & ((
ušt32_t
)1U << ((__IT__)>> 0x08U)))

	)

873 
	#__HAL_UART_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è((((((
ušt8_t
)(__IT__)è>> 5Uè=ð1U)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((ušt8_t)(__IT__)è>> 5Uè=ð2U)? \

	)

874 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& ((
ušt32_t
)1U << (((
ušt16_t
)(
__IT__
)è& 
UART_IT_MASK
)))

895 
	#__HAL_UART_CLEAR_IT
(
__HANDLE__
, 
__IT_CLEAR__
è((__HANDLE__)->
In¡ªû
->
ICR
 = (
ušt32_t
)(__IT_CLEAR__))

	)

908 
	#__HAL_UART_SEND_REQ
(
__HANDLE__
, 
__REQ__
è((__HANDLE__)->
In¡ªû
->
RQR
 |ð(
ušt32_t
)(__REQ__))

	)

914 
	#__HAL_UART_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

920 
	#__HAL_UART_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_ONEBIT
))

	)

926 
	#__HAL_UART_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

932 
	#__HAL_UART_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

946 
	#__HAL_UART_HWCONTROL_CTS_ENABLE
(
__HANDLE__
è\

	)

948 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

949 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_CTSE
; \

964 
	#__HAL_UART_HWCONTROL_CTS_DISABLE
(
__HANDLE__
è\

	)

966 
CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

967 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_CTSE
); \

982 
	#__HAL_UART_HWCONTROL_RTS_ENABLE
(
__HANDLE__
è\

	)

984 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
); \

985 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_RTSE
; \

1000 
	#__HAL_UART_HWCONTROL_RTS_DISABLE
(
__HANDLE__
è\

	)

1002 
CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
);\

1003 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_RTSE
); \

1010 
	#__HAL_UART_ONE_BIT_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

1016 
	#__HAL_UART_ONE_BIT_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

1032 
	#UART_DIV_LPUART
(
__PCLK__
, 
__BAUD__
è((((
ušt64_t
)(__PCLK__)*256Uè+ ((__BAUD__)/2U)è/ (__BAUD__))

	)

1039 
	#UART_DIV_SAMPLING8
(
__PCLK__
, 
__BAUD__
è((((__PCLK__)*2Uè+ ((__BAUD__)/2U)è/ (__BAUD__))

	)

1046 
	#UART_DIV_SAMPLING16
(
__PCLK__
, 
__BAUD__
è(((__PCLK__è+ ((__BAUD__)/2U)è/ (__BAUD__))

	)

1052 
	#UART_INSTANCE_LOWPOWER
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
 =ð
LPUART1
è? 
SET
 : 
RESET
 )

	)

1060 
	#IS_UART_BAUDRATE
(
__BAUDRATE__
è((__BAUDRATE__è< 4000001)

	)

1066 
	#IS_UART_7B_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0x7F)

	)

1072 
	#IS_UART_4B_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0xF)

	)

1078 
	#IS_UART_ASSERTIONTIME
(
__TIME__
è((__TIME__è<ð0x1F)

	)

1084 
	#IS_UART_DEASSERTIONTIME
(
__TIME__
è((__TIME__è<ð0x1F)

	)

1091 
	#IS_UART_STOPBITS
(
__STOPBITS__
è(((__STOPBITS__è=ð
UART_STOPBITS_1
è|| \

	)

1092 ((
__STOPBITS__
è=ð
UART_STOPBITS_1_5
) || \

1093 ((
__STOPBITS__
è=ð
UART_STOPBITS_2
))

1100 
	#IS_LPUART_STOPBITS
(
__STOPBITS__
è(((__STOPBITS__è=ð
UART_STOPBITS_1
è|| \

	)

1101 ((
__STOPBITS__
è=ð
UART_STOPBITS_2
))

1108 
	#IS_UART_PARITY
(
__PARITY__
è(((__PARITY__è=ð
UART_PARITY_NONE
è|| \

	)

1109 ((
__PARITY__
è=ð
UART_PARITY_EVEN
) || \

1110 ((
__PARITY__
è=ð
UART_PARITY_ODD
))

1117 
	#IS_UART_HARDWARE_FLOW_CONTROL
(
__CONTROL__
)\

	)

1118 (((
__CONTROL__
è=ð
UART_HWCONTROL_NONE
) || \

1119 ((
__CONTROL__
è=ð
UART_HWCONTROL_RTS
) || \

1120 ((
__CONTROL__
è=ð
UART_HWCONTROL_CTS
) || \

1121 ((
__CONTROL__
è=ð
UART_HWCONTROL_RTS_CTS
))

1128 
	#IS_UART_MODE
(
__MODE__
è((((__MODE__è& (~((
ušt32_t
)(
UART_MODE_TX_RX
)))è=ð(ušt32_t)0x00Uè&& ((__MODE__è!ð(ušt32_t)0x00U))

	)

1135 
	#IS_UART_STATE
(
__STATE__
è(((__STATE__è=ð
UART_STATE_DISABLE
è|| \

	)

1136 ((
__STATE__
è=ð
UART_STATE_ENABLE
))

1143 
	#IS_UART_OVERSAMPLING
(
__SAMPLING__
è(((__SAMPLING__è=ð
UART_OVERSAMPLING_16
è|| \

	)

1144 ((
__SAMPLING__
è=ð
UART_OVERSAMPLING_8
))

1151 
	#IS_UART_ONE_BIT_SAMPLE
(
__ONEBIT__
è(((__ONEBIT__è=ð
UART_ONE_BIT_SAMPLE_DISABLE
è|| \

	)

1152 ((
__ONEBIT__
è=ð
UART_ONE_BIT_SAMPLE_ENABLE
))

1159 
	#IS_UART_ADVFEATURE_AUTOBAUDRATEMODE
(
__MODE__
è(((__MODE__è=ð
UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT
è|| \

	)

1160 ((
__MODE__
è=ð
UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE
) || \

1161 ((
__MODE__
è=ð
UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME
) || \

1162 ((
__MODE__
è=ð
UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME
))

1169 
	#IS_UART_RECEIVER_TIMEOUT
(
__TIMEOUT__
è(((__TIMEOUT__è=ð
UART_RECEIVER_TIMEOUT_DISABLE
è|| \

	)

1170 ((
__TIMEOUT__
è=ð
UART_RECEIVER_TIMEOUT_ENABLE
))

1177 
	#IS_UART_LIN
(
__LIN__
è(((__LIN__è=ð
UART_LIN_DISABLE
è|| \

	)

1178 ((
__LIN__
è=ð
UART_LIN_ENABLE
))

1185 
	#IS_UART_LIN_BREAK_DETECT_LENGTH
(
__LENGTH__
è(((__LENGTH__è=ð
UART_LINBREAKDETECTLENGTH_10B
è|| \

	)

1186 ((
__LENGTH__
è=ð
UART_LINBREAKDETECTLENGTH_11B
))

1193 
	#IS_UART_DMA_TX
(
__DMATX__
è(((__DMATX__è=ð
UART_DMA_TX_DISABLE
è|| \

	)

1194 ((
__DMATX__
è=ð
UART_DMA_TX_ENABLE
))

1201 
	#IS_UART_DMA_RX
(
__DMARX__
è(((__DMARX__è=ð
UART_DMA_RX_DISABLE
è|| \

	)

1202 ((
__DMARX__
è=ð
UART_DMA_RX_ENABLE
))

1209 
	#IS_UART_HALF_DUPLEX
(
__HDSEL__
è(((__HDSEL__è=ð
UART_HALF_DUPLEX_DISABLE
è|| \

	)

1210 ((
__HDSEL__
è=ð
UART_HALF_DUPLEX_ENABLE
))

1217 
	#IS_UART_WAKEUPMETHOD
(
__WAKEUP__
è(((__WAKEUP__è=ð
UART_WAKEUPMETHOD_IDLELINE
è|| \

	)

1218 ((
__WAKEUP__
è=ð
UART_WAKEUPMETHOD_ADDRESSMARK
))

1225 
	#IS_UART_REQUEST_PARAMETER
(
__PARAM__
è(((__PARAM__è=ð
UART_AUTOBAUD_REQUEST
è|| \

	)

1226 ((
__PARAM__
è=ð
UART_SENDBREAK_REQUEST
) || \

1227 ((
__PARAM__
è=ð
UART_MUTE_MODE_REQUEST
) || \

1228 ((
__PARAM__
è=ð
UART_RXDATA_FLUSH_REQUEST
) || \

1229 ((
__PARAM__
è=ð
UART_TXDATA_FLUSH_REQUEST
))

1236 
	#IS_UART_ADVFEATURE_INIT
(
__INIT__
è((__INIT__è<ð(
UART_ADVFEATURE_NO_INIT
 | \

	)

1237 
UART_ADVFEATURE_TXINVERT_INIT
 | \

1238 
UART_ADVFEATURE_RXINVERT_INIT
 | \

1239 
UART_ADVFEATURE_DATAINVERT_INIT
 | \

1240 
UART_ADVFEATURE_SWAP_INIT
 | \

1241 
UART_ADVFEATURE_RXOVERRUNDISABLE_INIT
 | \

1242 
UART_ADVFEATURE_DMADISABLEONERROR_INIT
 | \

1243 
UART_ADVFEATURE_AUTOBAUDRATE_INIT
 | \

1244 
UART_ADVFEATURE_MSBFIRST_INIT
))

1251 
	#IS_UART_ADVFEATURE_TXINV
(
__TXINV__
è(((__TXINV__è=ð
UART_ADVFEATURE_TXINV_DISABLE
è|| \

	)

1252 ((
__TXINV__
è=ð
UART_ADVFEATURE_TXINV_ENABLE
))

1259 
	#IS_UART_ADVFEATURE_RXINV
(
__RXINV__
è(((__RXINV__è=ð
UART_ADVFEATURE_RXINV_DISABLE
è|| \

	)

1260 ((
__RXINV__
è=ð
UART_ADVFEATURE_RXINV_ENABLE
))

1267 
	#IS_UART_ADVFEATURE_DATAINV
(
__DATAINV__
è(((__DATAINV__è=ð
UART_ADVFEATURE_DATAINV_DISABLE
è|| \

	)

1268 ((
__DATAINV__
è=ð
UART_ADVFEATURE_DATAINV_ENABLE
))

1275 
	#IS_UART_ADVFEATURE_SWAP
(
__SWAP__
è(((__SWAP__è=ð
UART_ADVFEATURE_SWAP_DISABLE
è|| \

	)

1276 ((
__SWAP__
è=ð
UART_ADVFEATURE_SWAP_ENABLE
))

1283 
	#IS_UART_OVERRUN
(
__OVERRUN__
è(((__OVERRUN__è=ð
UART_ADVFEATURE_OVERRUN_ENABLE
è|| \

	)

1284 ((
__OVERRUN__
è=ð
UART_ADVFEATURE_OVERRUN_DISABLE
))

1291 
	#IS_UART_ADVFEATURE_AUTOBAUDRATE
(
__AUTOBAUDRATE__
è(((__AUTOBAUDRATE__è=ð
UART_ADVFEATURE_AUTOBAUDRATE_DISABLE
è|| \

	)

1292 ((
__AUTOBAUDRATE__
è=ð
UART_ADVFEATURE_AUTOBAUDRATE_ENABLE
))

1299 
	#IS_UART_ADVFEATURE_DMAONRXERROR
(
__DMA__
è(((__DMA__è=ð
UART_ADVFEATURE_DMA_ENABLEONRXERROR
è|| \

	)

1300 ((
__DMA__
è=ð
UART_ADVFEATURE_DMA_DISABLEONRXERROR
))

1307 
	#IS_UART_ADVFEATURE_MSBFIRST
(
__MSBFIRST__
è(((__MSBFIRST__è=ð
UART_ADVFEATURE_MSBFIRST_DISABLE
è|| \

	)

1308 ((
__MSBFIRST__
è=ð
UART_ADVFEATURE_MSBFIRST_ENABLE
))

1315 
	#IS_UART_ADVFEATURE_STOPMODE
(
__STOPMODE__
è(((__STOPMODE__è=ð
UART_ADVFEATURE_STOPMODE_DISABLE
è|| \

	)

1316 ((
__STOPMODE__
è=ð
UART_ADVFEATURE_STOPMODE_ENABLE
))

1323 
	#IS_UART_MUTE_MODE
(
__MUTE__
è(((__MUTE__è=ð
UART_ADVFEATURE_MUTEMODE_DISABLE
è|| \

	)

1324 ((
__MUTE__
è=ð
UART_ADVFEATURE_MUTEMODE_ENABLE
))

1331 
	#IS_UART_WAKEUP_SELECTION
(
__WAKE__
è(((__WAKE__è=ð
UART_WAKEUP_ON_ADDRESS
è|| \

	)

1332 ((
__WAKE__
è=ð
UART_WAKEUP_ON_STARTBIT
) || \

1333 ((
__WAKE__
è=ð
UART_WAKEUP_ON_READDATA_NONEMPTY
))

1340 
	#IS_UART_DE_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
UART_DE_POLARITY_HIGH
è|| \

	)

1341 ((
__POLARITY__
è=ð
UART_DE_POLARITY_LOW
))

1348 
	~"¡m32l0xx_h®_u¬t_ex.h
"

1360 
HAL_StusTy³Def
 
HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

1361 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

1362 
HAL_StusTy³Def
 
HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
);

1363 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
);

1364 
HAL_StusTy³Def
 
HAL_UART_DeIn™
 (
UART_HªdËTy³Def
 *
hu¬t
);

1365 
HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
);

1366 
HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
);

1377 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

1378 
HAL_StusTy³Def
 
HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

1379 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

1380 
HAL_StusTy³Def
 
HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

1381 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

1382 
HAL_StusTy³Def
 
HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

1383 
HAL_StusTy³Def
 
HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
);

1384 
HAL_StusTy³Def
 
HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
);

1385 
HAL_StusTy³Def
 
HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
);

1387 
HAL_StusTy³Def
 
HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
);

1388 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
);

1389 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
);

1390 
HAL_StusTy³Def
 
HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

1391 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

1392 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

1394 
HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
);

1395 
HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

1396 
HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

1397 
HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

1398 
HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

1399 
HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

1400 
HAL_UART_AbÜtC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

1401 
HAL_UART_AbÜtT¿nsm™C¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

1402 
HAL_UART_AbÜtReûiveC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

1413 
HAL_StusTy³Def
 
HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
);

1414 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_EÇbËMu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

1415 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_Di§bËMu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

1416 
HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

1417 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
);

1418 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
);

1429 
HAL_UART_S‹Ty³Def
 
HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
);

1430 
ušt32_t
 
HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
);

1445 
HAL_StusTy³Def
 
UART_S‘CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
);

1446 
HAL_StusTy³Def
 
UART_CheckIdËS‹
(
UART_HªdËTy³Def
 *
hu¬t
);

1447 
HAL_StusTy³Def
 
UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
);

1448 
UART_AdvF—tu»CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
);

1462 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart_ex.h

37 #iâdeà
__STM32L0xx_HAL_UART_EX_H


38 
	#__STM32L0xx_HAL_UART_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32l0xx_h®_def.h
"

65 
ušt32_t
 
WakeUpEv’t
;

70 
ušt16_t
 
Add»ssL’gth
;

73 
ušt8_t
 
Add»ss
;

74 } 
	tUART_WakeUpTy³Def
;

88 
	#UART_WORDLENGTH_7B
 ((
ušt32_t
)
USART_CR1_M1
è

	)

89 
	#UART_WORDLENGTH_8B
 ((
ušt32_t
)0x00000000Uè

	)

90 
	#UART_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M0
è

	)

98 
	#UART_ADDRESS_DETECT_4B
 ((
ušt32_t
)0x00000000Uè

	)

99 
	#UART_ADDRESS_DETECT_7B
 ((
ušt32_t
)
USART_CR2_ADDM7
è

	)

119 
HAL_StusTy³Def
 
HAL_RS485Ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
PÞ¬™y
, ušt32_ˆ
As£¹iÚTime
, ušt32_ˆ
D—s£¹iÚTime
);

132 
HAL_StusTy³Def
 
HAL_UARTEx_StÝModeWakeUpSourûCÚfig
(
UART_HªdËTy³Def
 *
hu¬t
, 
UART_WakeUpTy³Def
 
WakeUpS–eùiÚ
);

133 
HAL_StusTy³Def
 
HAL_UARTEx_EÇbËStÝMode
(
UART_HªdËTy³Def
 *
hu¬t
);

134 
HAL_StusTy³Def
 
HAL_UARTEx_Di§bËStÝMode
(
UART_HªdËTy³Def
 *
hu¬t
);

135 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜEx_Add»ssL’gth_S‘
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
Add»ssL’gth
);

136 
HAL_StusTy³Def
 
HAL_UARTEx_EÇbËClockStÝMode
(
UART_HªdËTy³Def
 *
hu¬t
);

137 
HAL_StusTy³Def
 
HAL_UARTEx_Di§bËClockStÝMode
(
UART_HªdËTy³Def
 *
hu¬t
);

138 
HAL_UARTEx_WakeupC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

158 #ià
defšed
 (
STM32L031xx
è|| defšed (
STM32L041xx
è|| defšed (
STM32L011xx
è|| defšed (
STM32L021xx
)

159 
	#UART_GETCLOCKSOURCE
(
__HANDLE__
,
__CLOCKSOURCE__
è\

	)

161 if((
__HANDLE__
)->
In¡ªû
 =ð
USART2
) \

163 
__HAL_RCC_GET_USART2_SOURCE
()) \

165 
RCC_USART2CLKSOURCE_PCLK1
: \

166 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK1
; \

168 
RCC_USART2CLKSOURCE_HSI
: \

169 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_HSI
; \

171 
RCC_USART2CLKSOURCE_SYSCLK
: \

172 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_SYSCLK
; \

174 
RCC_USART2CLKSOURCE_LSE
: \

175 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_LSE
; \

178 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_UNDEFINED
; \

182 if((
__HANDLE__
)->
In¡ªû
 =ð
LPUART1
) \

184 
__HAL_RCC_GET_LPUART1_SOURCE
()) \

186 
RCC_LPUART1CLKSOURCE_PCLK1
: \

187 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK1
; \

189 
RCC_LPUART1CLKSOURCE_HSI
: \

190 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_HSI
; \

192 
RCC_LPUART1CLKSOURCE_SYSCLK
: \

193 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_SYSCLK
; \

195 
RCC_LPUART1CLKSOURCE_LSE
: \

196 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_LSE
; \

199 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_UNDEFINED
; \

205 #–ià
defšed
 (
STM32L051xx
è|| defšed (
STM32L052xx
è|| defšed (
STM32L053xx
è|| defšed (
STM32L061xx
è|| defšed (
STM32L062xx
è|| defšed (
STM32L063xx
)

207 
	#UART_GETCLOCKSOURCE
(
__HANDLE__
,
__CLOCKSOURCE__
è\

	)

209 if((
__HANDLE__
)->
In¡ªû
 =ð
USART1
) \

211 
__HAL_RCC_GET_USART1_SOURCE
()) \

213 
RCC_USART1CLKSOURCE_PCLK2
: \

214 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK2
; \

216 
RCC_USART1CLKSOURCE_HSI
: \

217 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_HSI
; \

219 
RCC_USART1CLKSOURCE_SYSCLK
: \

220 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_SYSCLK
; \

222 
RCC_USART1CLKSOURCE_LSE
: \

223 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_LSE
; \

226 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_UNDEFINED
; \

230 if((
__HANDLE__
)->
In¡ªû
 =ð
USART2
) \

232 
__HAL_RCC_GET_USART2_SOURCE
()) \

234 
RCC_USART2CLKSOURCE_PCLK1
: \

235 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK1
; \

237 
RCC_USART2CLKSOURCE_HSI
: \

238 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_HSI
; \

240 
RCC_USART2CLKSOURCE_SYSCLK
: \

241 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_SYSCLK
; \

243 
RCC_USART2CLKSOURCE_LSE
: \

244 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_LSE
; \

247 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_UNDEFINED
; \

251 if((
__HANDLE__
)->
In¡ªû
 =ð
LPUART1
) \

253 
__HAL_RCC_GET_LPUART1_SOURCE
()) \

255 
RCC_LPUART1CLKSOURCE_PCLK1
: \

256 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK1
; \

258 
RCC_LPUART1CLKSOURCE_HSI
: \

259 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_HSI
; \

261 
RCC_LPUART1CLKSOURCE_SYSCLK
: \

262 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_SYSCLK
; \

264 
RCC_LPUART1CLKSOURCE_LSE
: \

265 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_LSE
; \

268 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_UNDEFINED
; \

276 
	#UART_GETCLOCKSOURCE
(
__HANDLE__
,
__CLOCKSOURCE__
è\

	)

278 if((
__HANDLE__
)->
In¡ªû
 =ð
USART1
) \

280 
__HAL_RCC_GET_USART1_SOURCE
()) \

282 
RCC_USART1CLKSOURCE_PCLK2
: \

283 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK2
; \

285 
RCC_USART1CLKSOURCE_HSI
: \

286 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_HSI
; \

288 
RCC_USART1CLKSOURCE_SYSCLK
: \

289 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_SYSCLK
; \

291 
RCC_USART1CLKSOURCE_LSE
: \

292 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_LSE
; \

295 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_UNDEFINED
; \

299 if((
__HANDLE__
)->
In¡ªû
 =ð
USART2
) \

301 
__HAL_RCC_GET_USART2_SOURCE
()) \

303 
RCC_USART2CLKSOURCE_PCLK1
: \

304 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK1
; \

306 
RCC_USART2CLKSOURCE_HSI
: \

307 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_HSI
; \

309 
RCC_USART2CLKSOURCE_SYSCLK
: \

310 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_SYSCLK
; \

312 
RCC_USART2CLKSOURCE_LSE
: \

313 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_LSE
; \

316 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_UNDEFINED
; \

320 if((
__HANDLE__
)->
In¡ªû
 =ð
USART4
) \

322 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK1
; \

324 if((
__HANDLE__
)->
In¡ªû
 =ð
USART5
) \

326 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK1
; \

328 if((
__HANDLE__
)->
In¡ªû
 =ð
LPUART1
) \

330 
__HAL_RCC_GET_LPUART1_SOURCE
()) \

332 
RCC_LPUART1CLKSOURCE_PCLK1
: \

333 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_PCLK1
; \

335 
RCC_LPUART1CLKSOURCE_HSI
: \

336 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_HSI
; \

338 
RCC_LPUART1CLKSOURCE_SYSCLK
: \

339 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_SYSCLK
; \

341 
RCC_LPUART1CLKSOURCE_LSE
: \

342 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_LSE
; \

345 (
__CLOCKSOURCE__
èð
UART_CLOCKSOURCE_UNDEFINED
; \

361 
	#UART_MASK_COMPUTATION
(
__HANDLE__
è\

	)

363 ià((
__HANDLE__
)->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
) \

365 ià((
__HANDLE__
)->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
) \

367 (
__HANDLE__
)->
Mask
 = 0x01FF ; \

371 (
__HANDLE__
)->
Mask
 = 0x00FF ; \

374 ià((
__HANDLE__
)->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_8B
) \

376 ià((
__HANDLE__
)->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
) \

378 (
__HANDLE__
)->
Mask
 = 0x00FF ; \

382 (
__HANDLE__
)->
Mask
 = 0x007F ; \

385 ià((
__HANDLE__
)->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_7B
) \

387 ià((
__HANDLE__
)->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
) \

389 (
__HANDLE__
)->
Mask
 = 0x007F ; \

393 (
__HANDLE__
)->
Mask
 = 0x003F ; \

404 
	#IS_UART_WORD_LENGTH
(
__LENGTH__
è(((__LENGTH__è=ð
UART_WORDLENGTH_7B
è|| \

	)

405 ((
__LENGTH__
è=ð
UART_WORDLENGTH_8B
) || \

406 ((
__LENGTH__
è=ð
UART_WORDLENGTH_9B
))

413 
	#IS_UART_ADDRESSLENGTH_DETECT
(
__ADDRESS__
è(((__ADDRESS__è=ð
UART_ADDRESS_DETECT_4B
è|| \

	)

414 ((
__ADDRESS__
è=ð
UART_ADDRESS_DETECT_7B
))

430 #ifdeà
__ýlu¥lus


	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c

52 
	~"¡m32l0xx_h®.h
"

58 #ifdeà
HAL_MODULE_ENABLED


76 
__IO
 
ušt32_t
 
	guwTick
;

89 
	#__STM32L0xx_HAL_VERSION_MAIN
 (0x01Uè

	)

90 
	#__STM32L0xx_HAL_VERSION_SUB1
 (0x08Uè

	)

91 
	#__STM32L0xx_HAL_VERSION_SUB2
 (0x02Uè

	)

92 
	#__STM32L0xx_HAL_VERSION_RC
 (0x00Uè

	)

93 
	#__STM32L0xx_HAL_VERSION
 ((
__STM32L0xx_HAL_VERSION_MAIN
 << 24U)\

	)

94 |(
	g__STM32L0xx_HAL_VERSION_SUB1
 << 16U)\

95 |(
	g__STM32L0xx_HAL_VERSION_SUB2
 << 8U )\

96 |(
	g__STM32L0xx_HAL_VERSION_RC
))

98 
	#IDCODE_DEVID_MASK
 ((
ušt32_t
)0x00000FFFU)

	)

165 
HAL_StusTy³Def
 
	$HAL_In™
()

168 #ià(
BUFFER_CACHE_DISABLE
 != 0)

169 
	`__HAL_FLASH_BUFFER_CACHE_DISABLE
();

172 #ià(
PREREAD_ENABLE
 != 0)

173 
	`__HAL_FLASH_PREREAD_BUFFER_ENABLE
();

176 #ià(
PREFETCH_ENABLE
 != 0)

177 
	`__HAL_FLASH_PREFETCH_BUFFER_ENABLE
();

182 
	`HAL_In™Tick
(
TICK_INT_PRIORITY
);

185 
	`HAL_M¥In™
();

188  
HAL_OK
;

189 
	}
}

197 
HAL_StusTy³Def
 
	$HAL_DeIn™
()

200 
	`__HAL_RCC_APB1_FORCE_RESET
();

201 
	`__HAL_RCC_APB1_RELEASE_RESET
();

203 
	`__HAL_RCC_APB2_FORCE_RESET
();

204 
	`__HAL_RCC_APB2_RELEASE_RESET
();

206 
	`__HAL_RCC_AHB_FORCE_RESET
();

207 
	`__HAL_RCC_AHB_RELEASE_RESET
();

209 
	`__HAL_RCC_IOP_FORCE_RESET
();

210 
	`__HAL_RCC_IOP_RELEASE_RESET
();

213 
	`HAL_M¥DeIn™
();

216  
HAL_OK
;

217 
	}
}

223 
__w—k
 
	$HAL_M¥In™
()

228 
	}
}

234 
__w—k
 
	$HAL_M¥DeIn™
()

239 
	}
}

258 
__w—k
 
HAL_StusTy³Def
 
	$HAL_In™Tick
(
ušt32_t
 
TickPriÜ™y
)

261 
	`HAL_SYSTICK_CÚfig
(
Sy¡emCÜeClock
/1000U);

264 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 
TickPriÜ™y
 ,0U);

267  
HAL_OK
;

268 
	}
}

305 
__w—k
 
	$HAL_IncTick
()

307 
uwTick
++;

308 
	}
}

316 
__w—k
 
ušt32_t
 
	$HAL_G‘Tick
()

318  
uwTick
;

319 
	}
}

331 
__w—k
 
	$HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
)

333 
ušt32_t
 
tick¡¬t
 = 0U;

334 
tick¡¬t
 = 
	`HAL_G‘Tick
();

335 (
	`HAL_G‘Tick
(è- 
tick¡¬t
è< 
D–ay
)

338 
	}
}

350 
__w—k
 
	$HAL_Su¥’dTick
()

353 
SysTick
->
CTRL
 &ð~
SysTick_CTRL_TICKINT_Msk
;

354 
	}
}

366 
__w—k
 
	$HAL_ResumeTick
()

369 
SysTick
->
CTRL
 |ð
SysTick_CTRL_TICKINT_Msk
;

370 
	}
}

376 
ušt32_t
 
	$HAL_G‘H®V”siÚ
()

378  
__STM32L0xx_HAL_VERSION
;

379 
	}
}

385 
ušt32_t
 
	$HAL_G‘REVID
()

387 ((
DBGMCU
->
IDCODE
) >> 16U);

388 
	}
}

394 
ušt32_t
 
	$HAL_G‘DEVID
()

396 ((
DBGMCU
->
IDCODE
è& 
IDCODE_DEVID_MASK
);

397 
	}
}

403 
	$HAL_DBGMCU_EÇbËDBGSË•Mode
()

405 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

406 
	}
}

412 
	$HAL_DBGMCU_Di§bËDBGSË•Mode
()

414 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

415 
	}
}

421 
	$HAL_DBGMCU_EÇbËDBGStÝMode
()

423 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

424 
	}
}

430 
	$HAL_DBGMCU_Di§bËDBGStÝMode
()

432 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

433 
	}
}

439 
	$HAL_DBGMCU_EÇbËDBGSndbyMode
()

441 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

442 
	}
}

448 
	$HAL_DBGMCU_Di§bËDBGSndbyMode
()

450 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

451 
	}
}

462 
	$HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(
ušt32_t
 
P”h
)

465 
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(
P”h
));

467 
DBGMCU
->
CR
 |ð
P”h
;

469 
	}
}

479 
	$HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(
ušt32_t
 
P”h
)

482 
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(
P”h
));

484 
DBGMCU
->
CR
 &ð~
P”h
;

486 
	}
}

496 
ušt32_t
 
	$HAL_SYSCFG_G‘BoÙMode
()

498  (
SYSCFG
->
CFGR1
 & 
SYSCFG_CFGR1_BOOT_MODE
);

499 
	}
}

513 
	$HAL_SYSCFG_VREFINT_OuutS–eù
(
ušt32_t
 
SYSCFG_V»fšt_OUTPUT
)

516 
	`as£¹_·¿m
(
	`IS_SYSCFG_VREFINT_OUT_SELECT
(
SYSCFG_V»fšt_OUTPUT
));

519 
SYSCFG
->
CFGR3
 &ð~(
SYSCFG_CFGR3_VREF_OUT
);

520 
SYSCFG
->
CFGR3
 |ð(
ušt32_t
)(
SYSCFG_V»fšt_OUTPUT
);

521 
	}
}

527 
	$HAL_SYSCFG_EÇbË_Lock_VREFINT
()

530 
	`SET_BIT
(
SYSCFG
->
CFGR3
, 
SYSCFG_CFGR3_REF_LOCK
);

531 
	}
}

537 
	$HAL_SYSCFG_Di§bË_Lock_VREFINT
()

540 
	`CLEAR_BIT
(
SYSCFG
->
CFGR3
, 
SYSCFG_CFGR3_REF_LOCK
);

541 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c

96 
	~"¡m32l0xx_h®.h
"

102 #ifdeà
HAL_CORTEX_MODULE_ENABLED


149 
	$HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

152 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
P»em±PriÜ™y
));

153 
	`NVIC_S‘PriÜ™y
(
IRQn
,
P»em±PriÜ™y
);

154 
	}
}

165 
	$HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

168 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

171 
	`NVIC_EÇbËIRQ
(
IRQn
);

172 
	}
}

181 
	$HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

184 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

187 
	`NVIC_Di§bËIRQ
(
IRQn
);

188 
	}
}

194 
	$HAL_NVIC_Sy¡emRe£t
()

197 
	`NVIC_Sy¡emRe£t
();

198 
	}
}

207 
ušt32_t
 
	$HAL_SYSTICK_CÚfig
(
ušt32_t
 
TicksNumb
)

209  
	`SysTick_CÚfig
(
TicksNumb
);

210 
	}
}

239 
ušt32_t
 
	$HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

242  
	`NVIC_G‘PriÜ™y
(
IRQn
);

243 
	}
}

252 
	$HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

255 
	`NVIC_S‘P’dšgIRQ
(
IRQn
);

256 
	}
}

267 
ušt32_t
 
	$HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

270  
	`NVIC_G‘P’dšgIRQ
(
IRQn
);

271 
	}
}

280 
	$HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

283 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

284 
	}
}

295 
	$HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
)

298 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
CLKSourû
));

299 ià(
CLKSourû
 =ð
SYSTICK_CLKSOURCE_HCLK
)

301 
SysTick
->
CTRL
 |ð
SYSTICK_CLKSOURCE_HCLK
;

305 
SysTick
->
CTRL
 &ð~
SYSTICK_CLKSOURCE_HCLK
;

307 
	}
}

313 
	$HAL_SYSTICK_IRQHªdËr
()

315 
	`HAL_SYSTICK_C®lback
();

316 
	}
}

322 
__w—k
 
	$HAL_SYSTICK_C®lback
()

327 
	}
}

329 #ià(
__MPU_PRESENT
 == 1)

336 
	$HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
)

339 
	`as£¹_·¿m
(
	`IS_MPU_REGION_NUMBER
(
MPU_In™
->
Numb”
));

340 
	`as£¹_·¿m
(
	`IS_MPU_REGION_ENABLE
(
MPU_In™
->
EÇbË
));

343 
MPU
->
RNR
 = 
MPU_In™
->
Numb”
;

345 ià((
MPU_In™
->
EÇbË
è=ð
MPU_REGION_ENABLE
)

348 
	`as£¹_·¿m
(
	`IS_MPU_INSTRUCTION_ACCESS
(
MPU_In™
->
Di§bËExec
));

349 
	`as£¹_·¿m
(
	`IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
MPU_In™
->
AcûssP”missiÚ
));

350 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_SHAREABLE
(
MPU_In™
->
IsSh¬—bË
));

351 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_CACHEABLE
(
MPU_In™
->
IsCach—bË
));

352 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_BUFFERABLE
(
MPU_In™
->
IsBufã¿bË
));

353 
	`as£¹_·¿m
(
	`IS_MPU_SUB_REGION_DISABLE
(
MPU_In™
->
SubRegiÚDi§bË
));

354 
	`as£¹_·¿m
(
	`IS_MPU_REGION_SIZE
(
MPU_In™
->
Size
));

357 
MPU
->
RBAR
 = (
MPU_In™
->
Ba£Add»ss
) & 0xfffffff0U;

360 
MPU
->
RASR
 = ((
ušt32_t
)
MPU_In™
->
Di§bËExec
 << 
MPU_RASR_XN_Pos
) |

361 ((
ušt32_t
)
MPU_In™
->
AcûssP”missiÚ
 << 
MPU_RASR_AP_Pos
) |

362 ((
ušt32_t
)
MPU_In™
->
IsSh¬—bË
 << 
MPU_RASR_S_Pos
) |

363 ((
ušt32_t
)
MPU_In™
->
IsCach—bË
 << 
MPU_RASR_C_Pos
) |

364 ((
ušt32_t
)
MPU_In™
->
IsBufã¿bË
 << 
MPU_RASR_B_Pos
) |

365 ((
ušt32_t
)
MPU_In™
->
SubRegiÚDi§bË
 << 
MPU_RASR_SRD_Pos
) |

366 ((
ušt32_t
)
MPU_In™
->
Size
 << 
MPU_RASR_SIZE_Pos
) |

367 ((
ušt32_t
)
MPU_In™
->
EÇbË
 << 
MPU_RASR_ENABLE_Pos
);

371 
MPU
->
RBAR
 = 0x00U;

372 
MPU
->
RASR
 = 0x00U;

374 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c

88 
	~"¡m32l0xx_h®.h
"

93 #ifdeà
HAL_DMA_MODULE_ENABLED


105 
	#HAL_TIMEOUT_DMA_ABORT
 ((
ušt32_t
)1000Uè

	)

108 
DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

139 
HAL_StusTy³Def
 
	$HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
)

141 
ušt32_t
 
tmp
 = 0U;

144 if(
hdma
 =ð
NULL
)

146  
HAL_ERROR
;

150 
	`as£¹_·¿m
(
	`IS_DMA_ALL_INSTANCE
(
hdma
->
In¡ªû
));

151 
	`as£¹_·¿m
(
	`IS_DMA_ALL_REQUEST
(
hdma
->
In™
.
Reque¡
));

152 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
hdma
->
In™
.
DœeùiÚ
));

153 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
hdma
->
In™
.
P”hInc
));

154 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
hdma
->
In™
.
MemInc
));

155 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
hdma
->
In™
.
P”hD©aAlignm’t
));

156 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
hdma
->
In™
.
MemD©aAlignm’t
));

157 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
hdma
->
In™
.
Mode
));

158 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
hdma
->
In™
.
PriÜ™y
));

160 if(
hdma
->
S‹
 =ð
HAL_DMA_STATE_RESET
)

163 
hdma
->
Lock
 = 
HAL_UNLOCKED
;

167 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

170 
tmp
 = 
hdma
->
In¡ªû
->
CCR
;

173 
tmp
 &ð((
ušt32_t
)~(
DMA_CCR_PL
 | 
DMA_CCR_MSIZE
 | 
DMA_CCR_PSIZE
 | \

174 
DMA_CCR_MINC
 | 
DMA_CCR_PINC
 | 
DMA_CCR_CIRC
 | \

175 
DMA_CCR_DIR
));

178 
tmp
 |ð
hdma
->
In™
.
DœeùiÚ
 |

179 
hdma
->
In™
.
P”hInc
 | hdma->In™.
MemInc
 |

180 
hdma
->
In™
.
P”hD©aAlignm’t
 | hdma->In™.
MemD©aAlignm’t
 |

181 
hdma
->
In™
.
Mode
 | hdma->In™.
PriÜ™y
;

184 
hdma
->
In¡ªû
->
CCR
 = 
tmp
;

187 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl1
)

190 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C1S
;

193 
DMA1_CSELR
->
CSELR
 |ð
hdma
->
In™
.
Reque¡
;

195 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl2
)

198 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C2S
;

201 
DMA1_CSELR
->
CSELR
 |ð(
ušt32_t
)(
hdma
->
In™
.
Reque¡
 << 4U);

203 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl3
)

206 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C3S
;

209 
DMA1_CSELR
->
CSELR
 |ð(
ušt32_t
è(
hdma
->
In™
.
Reque¡
 << 8U);

211 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl4
)

214 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C4S
;

217 
DMA1_CSELR
->
CSELR
 |ð(
ušt32_t
è(
hdma
->
In™
.
Reque¡
 << 12U);

219 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl5
)

222 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C5S
;

225 
DMA1_CSELR
->
CSELR
 |ð(
ušt32_t
è(
hdma
->
In™
.
Reque¡
 << 16U);

227 #ià!
	`defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

228 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl6
)

231 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C6S
;

234 
DMA1_CSELR
->
CSELR
 |ð(
ušt32_t
è(
hdma
->
In™
.
Reque¡
 << 20U);

236 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl7
)

239 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C7S
;

242 
DMA1_CSELR
->
CSELR
 |ð(
ušt32_t
è(
hdma
->
In™
.
Reque¡
 << 24U);

246 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

248  
HAL_OK
;

249 
	}
}

257 
HAL_StusTy³Def
 
	$HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
)

260 if(
hdma
 =ð
NULL
)

262  
HAL_ERROR
;

266 if(
hdma
->
S‹
 =ð
HAL_DMA_STATE_BUSY
)

268  
HAL_ERROR
;

272 
	`__HAL_DMA_DISABLE
(
hdma
);

275 
hdma
->
In¡ªû
->
CCR
 = 0U;

278 
hdma
->
In¡ªû
->
CNDTR
 = 0U;

281 
hdma
->
In¡ªû
->
CPAR
 = 0U;

284 
hdma
->
In¡ªû
->
CMAR
 = 0U;

287 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_GI_FLAG_INDEX
(hdma));

288 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

289 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma));

290 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

293 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl1
)

296 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C1S
;

298 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl2
)

301 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C2S
;

303 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl3
)

306 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C3S
;

308 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl4
)

311 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C4S
;

313 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl5
)

316 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C5S
;

318 #ià!
	`defšed
 (
STM32L011xx
è&& !defšed (
STM32L021xx
)

319 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl6
)

322 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C6S
;

324 ià(
hdma
->
In¡ªû
 =ð
DMA1_ChªÃl7
)

327 
DMA1_CSELR
->
CSELR
 &ð~
DMA_CSELR_C7S
;

331 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

334 
hdma
->
S‹
 = 
HAL_DMA_STATE_RESET
;

337 
	`__HAL_UNLOCK
(
hdma
);

339  
HAL_OK
;

340 
	}
}

374 
HAL_StusTy³Def
 
	$HAL_DMA_S¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

377 
	`__HAL_LOCK
(
hdma
);

380 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

383 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

386 
	`__HAL_DMA_DISABLE
(
hdma
);

389 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

392 
	`__HAL_DMA_ENABLE
(
hdma
);

394  
HAL_OK
;

395 
	}
}

406 
HAL_StusTy³Def
 
	$HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

409 
	`__HAL_LOCK
(
hdma
);

412 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

415 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

418 
	`__HAL_DMA_DISABLE
(
hdma
);

421 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

424 
	`__HAL_DMA_ENABLE_IT
(
hdma
, 
DMA_IT_TC
);

427 
	`__HAL_DMA_ENABLE_IT
(
hdma
, 
DMA_IT_HT
);

430 
	`__HAL_DMA_ENABLE_IT
(
hdma
, 
DMA_IT_TE
);

433 
	`__HAL_DMA_ENABLE
(
hdma
);

435  
HAL_OK
;

436 
	}
}

444 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

446 
ušt32_t
 
tick¡¬t
 = 0U;

449 
	`__HAL_DMA_DISABLE
(
hdma
);

452 
tick¡¬t
 = 
	`HAL_G‘Tick
();

455 (
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_EN
) != 0U)

458 ifÐ(
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA_ABORT
)

461 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TIMEOUT
;

464 
	`__HAL_UNLOCK
(
hdma
);

467 
hdma
->
S‹
 = 
HAL_DMA_STATE_TIMEOUT
;

469  
HAL_TIMEOUT
;

473 
	`__HAL_UNLOCK
(
hdma
);

476 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

478  
HAL_OK
;

479 
	}
}

487 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
)

489 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

491 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

494 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

496 
¡©us
 = 
HAL_ERROR
;

501 
	`__HAL_DMA_DISABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
));

504 
	`__HAL_DMA_DISABLE
(
hdma
);

507 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_GI_FLAG_INDEX
(hdma));

510 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

513 
	`__HAL_UNLOCK
(
hdma
);

516 if(
hdma
->
XãrAbÜtC®lback
 !ð
NULL
)

518 
hdma
->
	`XãrAbÜtC®lback
(hdma);

521  
¡©us
;

522 
	}
}

532 
HAL_StusTy³Def
 
	$HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
)

534 
ušt32_t
 
‹mp
;

535 
ušt32_t
 
tick¡¬t
 = 0U;

538 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

541 
‹mp
 = 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(
hdma
);

546 
‹mp
 = 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(
hdma
);

550 
tick¡¬t
 = 
	`HAL_G‘Tick
();

552 
	`__HAL_DMA_GET_FLAG
(
hdma
, 
‹mp
è=ð
RESET
)

554 if((
	`__HAL_DMA_GET_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma)è!ð
RESET
))

557 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma));

560 
	`SET_BIT
(
hdma
->
E¼ÜCode
, 
HAL_DMA_ERROR_TE
);

563 
hdma
->
S‹
ð
HAL_DMA_STATE_ERROR
;

566 
	`__HAL_UNLOCK
(
hdma
);

568  
HAL_ERROR
;

571 if(
Timeout
 !ð
HAL_MAX_DELAY
)

573 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

576 
	`SET_BIT
(
hdma
->
E¼ÜCode
, 
HAL_DMA_ERROR_TIMEOUT
);

579 
hdma
->
S‹
ð
HAL_DMA_STATE_TIMEOUT
;

582 
	`__HAL_UNLOCK
(
hdma
);

584  
HAL_TIMEOUT
;

589 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

592 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

596 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

599 
	`__HAL_UNLOCK
(
hdma
);

604 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

608 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_HALF
;

611 
	`__HAL_UNLOCK
(
hdma
);

614  
HAL_OK
;

615 
	}
}

622 
	$HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
)

625 if(
	`__HAL_DMA_GET_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma)è!ð
RESET
)

627 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TE
è!ð
RESET
)

630 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_TE
);

633 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma));

636 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TE
;

639 
hdma
->
S‹
 = 
HAL_DMA_STATE_ERROR
;

642 
	`__HAL_UNLOCK
(
hdma
);

644 ià(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

647 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

653 if(
	`__HAL_DMA_GET_FLAG
(
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma)è!ð
RESET
)

655 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_HT
è!ð
RESET
)

658 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

661 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_HT
);

664 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

667 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_HALF
;

669 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

672 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

678 if(
	`__HAL_DMA_GET_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma)è!ð
RESET
)

680 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TC
è!ð
RESET
)

682 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

685 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_TC
);

688 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

691 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_NONE
;

694 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

697 
	`__HAL_UNLOCK
(
hdma
);

699 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

702 
hdma
->
	`XãrC¶tC®lback
(hdma);

706 
	}
}

734 
HAL_DMA_S‹Ty³Def
 
	$HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
)

736  
hdma
->
S‹
;

737 
	}
}

745 
ušt32_t
 
	$HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

747  
hdma
->
E¼ÜCode
;

748 
	}
}

775 
	$DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

778 
hdma
->
In¡ªû
->
CNDTR
 = 
D©aL’gth
;

781 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

784 
hdma
->
In¡ªû
->
CPAR
 = 
D¡Add»ss
;

787 
hdma
->
In¡ªû
->
CMAR
 = 
SrcAdd»ss
;

793 
hdma
->
In¡ªû
->
CPAR
 = 
SrcAdd»ss
;

796 
hdma
->
In¡ªû
->
CMAR
 = 
D¡Add»ss
;

798 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c

169 
	~"¡m32l0xx_h®.h
"

175 #ifdeà
HAL_FLASH_MODULE_ENABLED


205 
FLASH_ProûssTy³Def
 
	gpFÏsh
;

214 
FLASH_S‘E¼ÜCode
();

215 
FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
);

247 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, ušt32_ˆ
D©a
)

249 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

252 
	`__HAL_LOCK
(&
pFÏsh
);

255 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

256 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

259 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

261 if(
¡©us
 =ð
HAL_OK
)

264 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

267 *(
__IO
 
ušt32_t
 *)
Add»ss
 = 
D©a
;

270 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

274 
	`__HAL_UNLOCK
(&
pFÏsh
);

276  
¡©us
;

277 
	}
}

289 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, ušt32_ˆ
D©a
)

291 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

294 
	`__HAL_LOCK
(&
pFÏsh
);

297 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

298 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

301 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

303 
pFÏsh
.
Add»ss
 = Address;

304 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAM
;

306 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

308 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

311 *(
__IO
 
ušt32_t
 *)
Add»ss
 = 
D©a
;

313  
¡©us
;

314 
	}
}

320 
	$HAL_FLASH_IRQHªdËr
()

322 
ušt32_t
 
add»s¡mp
 = 0;

337 ifÐ
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
) ||

338 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGAERR
) ||

339 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_SIZERR
) ||

340 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPTVERR
) ||

341 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_RDERR
) ||

342 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_FWWERR
) ||

343 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_NOTZEROERR
) )

345 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PAGEERASE
)

348 
add»s¡mp
 = 
pFÏsh
.
Page
;

349 
pFÏsh
.
Page
 = 0xFFFFFFFFU;

354 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

357 
	`FLASH_S‘E¼ÜCode
();

360 
	`HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
add»s¡mp
);

363 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

367 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

370 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

373 if(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

375 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PAGEERASE
)

378 
pFÏsh
.
NbPagesToE¿£
--;

381 if(
pFÏsh
.
NbPagesToE¿£
 != 0U)

383 
add»s¡mp
 = 
pFÏsh
.
Page
;

385 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

388 
add»s¡mp
 = 
pFÏsh
.
Page
 + 
FLASH_PAGE_SIZE
;

389 
pFÏsh
.
Page
 = 
add»s¡mp
;

392 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_ERASE
);

394 
	`FLASH_PageE¿£
(
add»s¡mp
);

400 
pFÏsh
.
Page
 = 
add»s¡mp
 = 0xFFFFFFFFU;

401 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

403 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

409 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PROG
);

413 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

416 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

417 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

423 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_NONE
)

426 
	`CLEAR_BIT
(
FLASH
->
PECR
, (
FLASH_PECR_ERASE
 | 
FLASH_PECR_PROG
));

429 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

432 
	`__HAL_UNLOCK
(&
pFÏsh
);

434 
	}
}

444 
__w—k
 
	$HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
)

447 
	`UNUSED
(
R‘uºV®ue
);

452 
	}
}

461 
__w—k
 
	$HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
)

464 
	`UNUSED
(
R‘uºV®ue
);

469 
	}
}

494 
HAL_StusTy³Def
 
	$HAL_FLASH_UÆock
()

496 ià(
	`HAL_IS_BIT_SET
(
FLASH
->
PECR
, 
FLASH_PECR_PRGLOCK
))

499 if(
	`HAL_IS_BIT_SET
(
FLASH
->
PECR
, 
FLASH_PECR_PELOCK
))

501 
	`WRITE_REG
(
FLASH
->
PEKEYR
, 
FLASH_PEKEY1
);

502 
	`WRITE_REG
(
FLASH
->
PEKEYR
, 
FLASH_PEKEY2
);

506 
	`WRITE_REG
(
FLASH
->
PRGKEYR
, 
FLASH_PRGKEY1
);

507 
	`WRITE_REG
(
FLASH
->
PRGKEYR
, 
FLASH_PRGKEY2
);

511  
HAL_ERROR
;

514  
HAL_OK
;

515 
	}
}

521 
HAL_StusTy³Def
 
	$HAL_FLASH_Lock
()

524 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PRGLOCK
);

526  
HAL_OK
;

527 
	}
}

533 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_UÆock
()

535 if(
	`HAL_IS_BIT_SET
(
FLASH
->
PECR
, 
FLASH_PECR_OPTLOCK
))

538 if(
	`HAL_IS_BIT_SET
(
FLASH
->
PECR
, 
FLASH_PECR_PELOCK
))

541 
	`WRITE_REG
(
FLASH
->
PEKEYR
, 
FLASH_PEKEY1
);

542 
	`WRITE_REG
(
FLASH
->
PEKEYR
, 
FLASH_PEKEY2
);

546 
	`WRITE_REG
(
FLASH
->
OPTKEYR
, 
FLASH_OPTKEY1
);

547 
	`WRITE_REG
(
FLASH
->
OPTKEYR
, 
FLASH_OPTKEY2
);

551  
HAL_ERROR
;

554  
HAL_OK
;

555 
	}
}

561 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Lock
()

564 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_OPTLOCK
);

566  
HAL_OK
;

567 
	}
}

574 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Launch
()

577 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_OBL_LAUNCH
);

580 (
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
));

581 
	}
}

606 
ušt32_t
 
	$HAL_FLASH_G‘E¼Ü
()

608  
pFÏsh
.
E¼ÜCode
;

609 
	}
}

628 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

634 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

636 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY
))

638 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

640 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
tick¡¬t
) > Timeout))

642  
HAL_TIMEOUT
;

648 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

651 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

654 ifÐ
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
) ||

655 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGAERR
) ||

656 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_SIZERR
) ||

657 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPTVERR
) ||

658 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_RDERR
) ||

659 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_FWWERR
) ||

660 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_NOTZEROERR
) )

672 
	`FLASH_S‘E¼ÜCode
();

673  
HAL_ERROR
;

677  
HAL_OK
;

678 
	}
}

685 
	$FLASH_S‘E¼ÜCode
()

687 
ušt32_t
 
æags
 = 0;

689 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
))

691 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_WRP
;

692 
æags
 |ð
FLASH_FLAG_WRPERR
;

694 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGAERR
))

696 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGA
;

697 
æags
 |ð
FLASH_FLAG_PGAERR
;

699 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_SIZERR
))

701 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_SIZE
;

702 
æags
 |ð
FLASH_FLAG_SIZERR
;

704 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPTVERR
))

714 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_OPTV
;

715 
æags
 |ð
FLASH_FLAG_OPTVERR
;

718 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_RDERR
))

720 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_RD
;

721 
æags
 |ð
FLASH_FLAG_RDERR
;

723 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_FWWERR
))

725 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_FWWERR
;

726 
æags
 |ð
HAL_FLASH_ERROR_FWWERR
;

728 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_NOTZEROERR
))

730 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_NOTZERO
;

731 
æags
 |ð
FLASH_FLAG_NOTZEROERR
;

735 
	`__HAL_FLASH_CLEAR_FLAG
(
æags
);

736 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c

67 
	~"¡m32l0xx_h®.h
"

72 #ifdeà
HAL_FLASH_MODULE_ENABLED


81 
FLASH_ProûssTy³Def
 
pFÏsh
;

117 
FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
);

118 #ià
defšed
(
FLASH_OPTR_BFB2
)

119 
HAL_StusTy³Def
 
FLASH_OB_BoÙCÚfig
(
ušt8_t
 
OB_BOOT
);

121 
HAL_StusTy³Def
 
FLASH_OB_RDPCÚfig
(
ušt8_t
 
OB_RDP
);

122 
HAL_StusTy³Def
 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
OB_IWDG
, ušt8_ˆ
OB_STOP
, ušt8_ˆ
OB_STDBY
);

123 
HAL_StusTy³Def
 
FLASH_OB_BORCÚfig
(
ušt8_t
 
OB_BOR
);

124 
ušt8_t
 
FLASH_OB_G‘RDP
();

125 
ušt8_t
 
FLASH_OB_G‘U£r
();

126 
ušt8_t
 
FLASH_OB_G‘BOR
();

127 
ušt8_t
 
FLASH_OB_G‘BOOTB™1
();

128 
HAL_StusTy³Def
 
FLASH_OB_BOOTB™1CÚfig
(
ušt8_t
 
OB_BoÙB™1
);

129 #ià
defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

130 
HAL_StusTy³Def
 
FLASH_OB_PrÙeùedSeùÜsCÚfig
(
ušt32_t
 
SeùÜ
, ušt32_ˆ
SeùÜ2
, ušt32_ˆ
NewS‹
);

132 
HAL_StusTy³Def
 
FLASH_OB_PrÙeùedSeùÜsCÚfig
(
ušt32_t
 
SeùÜ
, ušt32_ˆ
NewS‹
);

134 
ušt32_t
 
FLASH_OB_G‘WRP
();

135 #ià
defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

136 
ušt32_t
 
FLASH_OB_G‘WRP2
();

187 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
PageE¼Ü
)

189 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

190 
ušt32_t
 
add»ss
 = 0U;

193 
	`__HAL_LOCK
(&
pFÏsh
);

196 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

198 ià(
¡©us
 =ð
HAL_OK
)

201 *
PageE¼Ü
 = 0xFFFFFFFFU;

204 
	`as£¹_·¿m
(
	`IS_NBPAGES
(
pE¿£In™
->
NbPages
));

205 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

206 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
pE¿£In™
->
PageAdd»ss
));

207 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
((
pE¿£In™
->
PageAdd»ss
 & ~(
FLASH_PAGE_SIZE
 - 1U)è+…E¿£In™->
NbPages
 * FLASH_PAGE_SIZE - 1U));

210 
add»ss
 = 
pE¿£In™
->
PageAdd»ss
;

211 
add»ss
 < ((
pE¿£In™
->
NbPages
 * 
FLASH_PAGE_SIZE
è+…E¿£In™->
PageAdd»ss
);

212 
add»ss
 +ð
FLASH_PAGE_SIZE
)

214 
	`FLASH_PageE¿£
(
add»ss
);

217 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

220 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PROG
);

221 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_ERASE
);

223 ià(
¡©us
 !ð
HAL_OK
)

226 *
PageE¼Ü
 = 
add»ss
;

233 
	`__HAL_UNLOCK
(&
pFÏsh
);

235  
¡©us
;

236 
	}
}

251 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
)

253 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

256 ià(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

258  
HAL_ERROR
;

262 
	`as£¹_·¿m
(
	`IS_NBPAGES
(
pE¿£In™
->
NbPages
));

263 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

264 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
pE¿£In™
->
PageAdd»ss
));

265 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
((
pE¿£In™
->
PageAdd»ss
 & ~(
FLASH_PAGE_SIZE
 - 1)è+…E¿£In™->
NbPages
 * FLASH_PAGE_SIZE - 1));

268 
	`__HAL_LOCK
(&
pFÏsh
);

271 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

273 ià(
¡©us
 =ð
HAL_OK
)

276 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

278 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PAGEERASE
;

279 
pFÏsh
.
NbPagesToE¿£
 = 
pE¿£In™
->
NbPages
;

280 
pFÏsh
.
Page
 = 
pE¿£In™
->
PageAdd»ss
;

283 
	`FLASH_PageE¿£
(
pE¿£In™
->
PageAdd»ss
);

288 
	`__HAL_UNLOCK
(&
pFÏsh
);

291  
¡©us
;

292 
	}
}

343 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

345 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

348 
	`__HAL_LOCK
(&
pFÏsh
);

351 
	`as£¹_·¿m
(
	`IS_OPTIONBYTE
(
pOBIn™
->
O±iÚTy³
));

354 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_WRP
) == OPTIONBYTE_WRP)

356 
	`as£¹_·¿m
(
	`IS_WRPSTATE
(
pOBIn™
->
WRPS‹
));

357 #ià
	`defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

358 
¡©us
 = 
	`FLASH_OB_PrÙeùedSeùÜsCÚfig
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
WRPSeùÜ2
,…OBIn™->
WRPS‹
);

360 
¡©us
 = 
	`FLASH_OB_PrÙeùedSeùÜsCÚfig
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
WRPS‹
);

362 ià(
¡©us
 !ð
HAL_OK
)

365 
	`__HAL_UNLOCK
(&
pFÏsh
);

366  
¡©us
;

371 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_RDP
) == OPTIONBYTE_RDP)

373 
¡©us
 = 
	`FLASH_OB_RDPCÚfig
(
pOBIn™
->
RDPLev–
);

374 ià(
¡©us
 !ð
HAL_OK
)

377 
	`__HAL_UNLOCK
(&
pFÏsh
);

378  
¡©us
;

383 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_USER
) == OPTIONBYTE_USER)

385 
¡©us
 = 
	`FLASH_OB_U£rCÚfig
(
pOBIn™
->
USERCÚfig
 & 
OB_IWDG_SW
,

386 
pOBIn™
->
USERCÚfig
 & 
OB_STOP_NORST
,

387 
pOBIn™
->
USERCÚfig
 & 
OB_STDBY_NORST
);

388 ià(
¡©us
 !ð
HAL_OK
)

391 
	`__HAL_UNLOCK
(&
pFÏsh
);

392  
¡©us
;

397 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_BOR
) == OPTIONBYTE_BOR)

399 
¡©us
 = 
	`FLASH_OB_BORCÚfig
(
pOBIn™
->
BORLev–
);

400 ià(
¡©us
 !ð
HAL_OK
)

403 
	`__HAL_UNLOCK
(&
pFÏsh
);

404  
¡©us
;

409 ià((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_BOOT_BIT1
) == OPTIONBYTE_BOOT_BIT1)

411 
¡©us
 = 
	`FLASH_OB_BOOTB™1CÚfig
(
pOBIn™
->
BOOTB™1CÚfig
);

414 
	`__HAL_UNLOCK
(&
pFÏsh
);

416  
¡©us
;

417 
	}
}

426 
	$HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

428 
pOBIn™
->
O±iÚTy³
 = 
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
 | 
OPTIONBYTE_BOR
;

431 
pOBIn™
->
WRPSeùÜ
 = 
	`FLASH_OB_G‘WRP
();

433 #ià
	`defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

434 
pOBIn™
->
WRPSeùÜ2
 = 
	`FLASH_OB_G‘WRP2
();

438 
pOBIn™
->
RDPLev–
 = 
	`FLASH_OB_G‘RDP
();

441 
pOBIn™
->
USERCÚfig
 = 
	`FLASH_OB_G‘U£r
();

444 
pOBIn™
->
BORLev–
 = 
	`FLASH_OB_G‘BOR
();

447 
pOBIn™
->
BOOTB™1CÚfig
 = 
	`FLASH_OB_G‘BOOTB™1
();

448 
	}
}

450 #ià
defšed
(
FLASH_OPTR_WPRMOD
è|| defšed(
FLASH_OPTR_BFB2
)

459 
HAL_StusTy³Def
 
	$HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

461 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

464 
	`as£¹_·¿m
(
	`IS_OBEX
(
pAdvOBIn™
->
O±iÚTy³
));

466 #ià
	`defšed
(
FLASH_OPTR_WPRMOD
)

469 ià((
pAdvOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_PCROP
) == OPTIONBYTE_PCROP)

472 
	`as£¹_·¿m
(
	`IS_PCROPSTATE
(
pAdvOBIn™
->
PCROPS‹
));

473 #ià
	`defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

474 
¡©us
 = 
	`FLASH_OB_PrÙeùedSeùÜsCÚfig
(
pAdvOBIn™
->
PCROPSeùÜ
,…AdvOBIn™->
PCROPSeùÜ2
,…AdvOBIn™->
PCROPS‹
);

476 
¡©us
 = 
	`FLASH_OB_PrÙeùedSeùÜsCÚfig
(
pAdvOBIn™
->
PCROPSeùÜ
,…AdvOBIn™->
PCROPS‹
);

482 #ià
	`defšed
(
FLASH_OPTR_BFB2
)

485 ià((
pAdvOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_BOOTCONFIG
) == OPTIONBYTE_BOOTCONFIG)

487 
¡©us
 = 
	`FLASH_OB_BoÙCÚfig
(
pAdvOBIn™
->
BoÙCÚfig
);

492  
¡©us
;

493 
	}
}

502 
	$HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

504 
pAdvOBIn™
->
O±iÚTy³
 = 0;

506 #ià
	`defšed
(
FLASH_OPTR_WPRMOD
)

508 
pAdvOBIn™
->
O±iÚTy³
 |ð
OPTIONBYTE_PCROP
;

512 
pAdvOBIn™
->
PCROPS‹
 = (
FLASH
->
OPTR
 & 
FLASH_OPTR_WPRMOD
è>> 
FLASH_OPTR_WPRMOD_Pos
;

514 
pAdvOBIn™
->
PCROPSeùÜ
 = 
FLASH
->
WRPR
;

516 #ià
	`defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

518 
pAdvOBIn™
->
PCROPSeùÜ2
 = 
FLASH
->
WRPR2
;

522 #ià
	`defšed
(
FLASH_OPTR_BFB2
)

524 
pAdvOBIn™
->
O±iÚTy³
 |ð
OPTIONBYTE_BOOTCONFIG
;

527 
pAdvOBIn™
->
BoÙCÚfig
 = (
FLASH
->
OPTR
 & 
FLASH_OPTR_BFB2
) >> 16U;

530 
	}
}

534 #ià
defšed
(
FLASH_OPTR_WPRMOD
)

542 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_S–eùPCROP
()

544 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

545 
ušt16_t
 
tmp1
 = 0;

546 
ušt32_t
 
tmp2
 = 0;

547 
ušt8_t
 
ÝtiÚtmp
 = 0;

548 
ušt16_t
 
ÝtiÚtmp2
 = 0;

550 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

553 
ÝtiÚtmp
 = (
ušt8_t
)(*(
__IO
 ušt8_ˆ*)(
OB_BASE
));

556 
ÝtiÚtmp2
 = (
ušt16_t
)(
OB_PCROP_SELECTED
 | 
ÝtiÚtmp
);

559 
tmp1
 = (
ušt16_t
)(~(
ÝtiÚtmp2
 ));

560 
tmp2
 = (
ušt32_t
)(((ušt32_t)((ušt32_t)(
tmp1
è<< 16U)è| ((ušt32_t)
ÝtiÚtmp2
));

562 if(
¡©us
 =ð
HAL_OK
)

565 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

568 
OB
->
RDP
 = 
tmp2
;

571 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

575  
¡©us
;

576 
	}
}

584 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_DeS–eùPCROP
()

586 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

587 
ušt16_t
 
tmp1
 = 0;

588 
ušt32_t
 
tmp2
 = 0;

589 
ušt8_t
 
ÝtiÚtmp
 = 0;

590 
ušt16_t
 
ÝtiÚtmp2
 = 0;

592 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

595 
ÝtiÚtmp
 = (
ušt8_t
)(*(
__IO
 ušt8_ˆ*)(
OB_BASE
));

598 
ÝtiÚtmp2
 = (
ušt16_t
)(
OB_PCROP_DESELECTED
 | 
ÝtiÚtmp
);

601 
tmp1
 = (
ušt16_t
)(~(
ÝtiÚtmp2
 ));

602 
tmp2
 = (
ušt32_t
)(((ušt32_t)((ušt32_t)(
tmp1
è<< 16U)è| ((ušt32_t)
ÝtiÚtmp2
));

604 if(
¡©us
 =ð
HAL_OK
)

607 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

610 
OB
->
RDP
 = 
tmp2
;

613 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

617  
¡©us
;

618 
	}
}

650 
HAL_StusTy³Def
 
	$HAL_FLASHEx_DATAEEPROM_UÆock
()

652 if((
FLASH
->
PECR
 & 
FLASH_PECR_PELOCK
è!ð
RESET
)

655 
FLASH
->
PEKEYR
 = 
FLASH_PEKEY1
;

656 
FLASH
->
PEKEYR
 = 
FLASH_PEKEY2
;

660  
HAL_ERROR
;

662  
HAL_OK
;

663 
	}
}

669 
HAL_StusTy³Def
 
	$HAL_FLASHEx_DATAEEPROM_Lock
()

672 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PELOCK
);

674  
HAL_OK
;

675 
	}
}

687 
HAL_StusTy³Def
 
	$HAL_FLASHEx_DATAEEPROM_E¿£
(
ušt32_t
 
Add»ss
)

689 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

692 
	`as£¹_·¿m
(
	`IS_FLASH_DATA_ADDRESS
(
Add»ss
));

695 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

697 if(
¡©us
 =ð
HAL_OK
)

700 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

703 *(
__IO
 
ušt32_t
 *è
Add»ss
 = 0x00000000U;

705 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

709  
¡©us
;

710 
	}
}

729 
HAL_StusTy³Def
 
	$HAL_FLASHEx_DATAEEPROM_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, ušt32_ˆ
D©a
)

731 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

734 
	`__HAL_LOCK
(&
pFÏsh
);

737 
	`as£¹_·¿m
(
	`IS_TYPEPROGRAMDATA
(
Ty³Prog¿m
));

738 
	`as£¹_·¿m
(
	`IS_FLASH_DATA_ADDRESS
(
Add»ss
));

741 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

743 if(
¡©us
 =ð
HAL_OK
)

746 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

748 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAMDATA_WORD
)

751 *(
__IO
 
ušt32_t
 *)
Add»ss
 = 
D©a
;

753 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAMDATA_HALFWORD
)

756 *(
__IO
 
ušt16_t
 *)
Add»ss
 = (ušt16_tè
D©a
;

758 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAMDATA_BYTE
)

761 *(
__IO
 
ušt8_t
 *)
Add»ss
 = (ušt8_tè
D©a
;

765 
¡©us
 = 
HAL_ERROR
;

768 ià(
¡©us
 !ð
HAL_OK
)

771 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

776 
	`__HAL_UNLOCK
(&
pFÏsh
);

778  
¡©us
;

779 
	}
}

785 
	$HAL_FLASHEx_DATAEEPROM_EÇbËFixedTimeProg¿m
()

787 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_FIX
);

788 
	}
}

794 
	$HAL_FLASHEx_DATAEEPROM_Di§bËFixedTimeProg¿m
()

796 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_FIX
);

797 
	}
}

830 
HAL_StusTy³Def
 
	$FLASH_OB_RDPCÚfig
(
ušt8_t
 
OB_RDP
)

832 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

833 
ušt32_t
 
tmp1
 = 0U, 
tmp2
 = 0U, 
tmp3
 = 0U;

836 
	`as£¹_·¿m
(
	`IS_OB_RDP
(
OB_RDP
));

838 
tmp1
 = (
ušt32_t
)(
OB
->
RDP
 & 
FLASH_OPTR_RDPROT
);

840 #ià
	`defšed
(
FLASH_OPTR_WPRMOD
)

842 
tmp3
 = (
ušt32_t
)(
OB
->
RDP
 & 
FLASH_OPTR_WPRMOD
);

846 
tmp1
 = (~((
ušt32_t
)(
OB_RDP
 | 
tmp3
)));

847 
tmp2
 = (
ušt32_t
)(((ušt32_t)((ušt32_t)(
tmp1
è<< 16U)è| ((ušt32_t)(
OB_RDP
 | 
tmp3
)));

850 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

852 if(
¡©us
 =ð
HAL_OK
)

855 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

858 
OB
->
RDP
 = 
tmp2
;

861 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

865  
¡©us
;

866 
	}
}

881 
HAL_StusTy³Def
 
	$FLASH_OB_BORCÚfig
(
ušt8_t
 
OB_BOR
)

883 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

884 
ušt32_t
 
tmp
 = 0, 
tmp1
 = 0;

887 
	`as£¹_·¿m
(
	`IS_OB_BOR_LEVEL
(
OB_BOR
));

890 
tmp1
 = 
OB
->
USER
 & ((~
FLASH_OPTR_BOR_LEV
) >> 16U);

893 
tmp
 = (
ušt32_t
)~((
OB_BOR
 | 
tmp1
)) << 16U;

894 
tmp
 |ð(
OB_BOR
 | 
tmp1
);

897 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

899 if(
¡©us
 =ð
HAL_OK
)

902 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

905 
OB
->
USER
 = 
tmp
;

908 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

912  
¡©us
;

913 
	}
}

923 
HAL_StusTy³Def
 
	$FLASH_OB_BOOTB™1CÚfig
(
ušt8_t
 
OB_BoÙB™1
)

925 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

926 
ušt32_t
 
tmp
 = 0, 
tmp1
 = 0, 
OB_B™s
 = ((ušt32_tè
OB_BoÙB™1
) << 15;

929 
	`as£¹_·¿m
(
	`IS_OB_BOOT1
(
OB_BoÙB™1
));

932 
tmp1
 = 
OB
->
USER
 & ((~
FLASH_OPTR_BOOT1
) >> 16U);

935 
tmp
 = (~(
OB_B™s
 | 
tmp1
)) << 16U;

936 
tmp
 |ð
OB_B™s
 | 
tmp1
;

939 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

941 if(
¡©us
 =ð
HAL_OK
)

944 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

946 
OB
->
USER
 = 
tmp
;

948 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

951  
¡©us
;

952 
	}
}

958 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

961  (
ušt8_t
)((
FLASH
->
OPTR
 & 
FLASH_OPTR_USER
) >> 16U);

962 
	}
}

972 
ušt8_t
 
	$FLASH_OB_G‘RDP
()

974  (
ušt8_t
)(
FLASH
->
OPTR
 & 
FLASH_OPTR_RDPROT
);

975 
	}
}

981 
ušt8_t
 
	$FLASH_OB_G‘BOR
()

984  (
ušt8_t
)((
FLASH
->
OPTR
 & (
ušt32_t
)
FLASH_OPTR_BOR_LEV
) >> 16U);

985 
	}
}

991 
ušt8_t
 
	$FLASH_OB_G‘BOOTB™1
()

994  (
FLASH
->
OPTR
 & 
FLASH_OPTR_BOOT1
è>> 
FLASH_OPTR_BOOT1_Pos
;

996 
	}
}

1002 
ušt32_t
 
	$FLASH_OB_G‘WRP
()

1005  (
ušt32_t
)(
FLASH
->
WRPR
);

1006 
	}
}

1008 #ià
defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

1013 
ušt32_t
 
	$FLASH_OB_G‘WRP2
()

1016  (
ušt32_t
)(
FLASH
->
WRPR2
);

1017 
	}
}

1020 #ià
defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

1031 
HAL_StusTy³Def
 
	$FLASH_OB_PrÙeùedSeùÜsCÚfig
(
ušt32_t
 
SeùÜ
, ušt32_ˆ
SeùÜ2
, ušt32_ˆ
NewS‹
)

1042 
HAL_StusTy³Def
 
	$FLASH_OB_PrÙeùedSeùÜsCÚfig
(
ušt32_t
 
SeùÜ
, ušt32_ˆ
NewS‹
)

1045 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1046 
ušt32_t
 
WRP_D©a
 = 0;

1047 
ušt32_t
 
OB_WRP
 = 
SeùÜ
;

1050 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

1052 if(
¡©us
 =ð
HAL_OK
)

1055 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

1058 ià(
OB_WRP
 != 0x00000000U)

1060 ià((
OB_WRP
 & 
WRP_MASK_LOW
) != 0x00000000U)

1062 ià(
NewS‹
 !ð
OB_WRPSTATE_DISABLE
)

1064 
WRP_D©a
 = (
ušt16_t
)(((
OB_WRP
 & 
WRP_MASK_LOW
è| 
OB
->
WRP01
));

1065 
OB
->
WRP01
 = (
ušt32_t
)(~(
WRP_D©a
) << 16U) | (WRP_Data);

1069 
WRP_D©a
 = (
ušt16_t
)(~
OB_WRP
 & (
WRP_MASK_LOW
 & 
OB
->
WRP01
));

1070 
OB
->
WRP01
 = (
ušt32_t
)((~
WRP_D©a
) << 16U) | (WRP_Data);

1074 #ià
	`defšed
(
STM32L071xx
è|| defšed(
STM32L072xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L081xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L083xx
)

1076 ià(
OB_WRP
 != 0x00000000U)

1078 ià((
OB_WRP
 & 
WRP_MASK_HIGH
) != 0x00000000U)

1080 ià(
NewS‹
 !ð
OB_WRPSTATE_DISABLE
)

1082 
WRP_D©a
 = (
ušt16_t
)((((
OB_WRP
 & 
WRP_MASK_HIGH
è>> 16U | 
OB
->
WRP23
)));

1083 
OB
->
WRP23
 = (
ušt32_t
)(~(
WRP_D©a
) << 16U) | (WRP_Data);

1087 
WRP_D©a
 = (
ušt16_t
)((((~
OB_WRP
 & 
WRP_MASK_HIGH
è>> 16U & 
OB
->
WRP23
)));

1088 
OB
->
WRP23
 = (
ušt32_t
)((~
WRP_D©a
) << 16U) | (WRP_Data);

1093 
OB_WRP
 = 
SeùÜ2
;

1095 ià(
OB_WRP
 != 0x00000000U)

1097 ià((
OB_WRP
 & 
WRP_MASK_LOW
) != 0x00000000U)

1099 ià(
NewS‹
 !ð
OB_WRPSTATE_DISABLE
)

1101 
WRP_D©a
 = (
ušt16_t
)(((
OB_WRP
 & 
WRP_MASK_LOW
è| 
OB
->
WRP45
));

1102 
OB
->
WRP45
 =(
ušt32_t
)(~(
WRP_D©a
) << 16U) | (WRP_Data);

1106 
WRP_D©a
 = (
ušt16_t
)(~
OB_WRP
 & (
WRP_MASK_LOW
 & 
OB
->
WRP45
));

1107 
OB
->
WRP45
 = (
ušt32_t
)((~
WRP_D©a
) << 16U) | (WRP_Data);

1114 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

1117  
¡©us
;

1118 
	}
}

1136 
HAL_StusTy³Def
 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
OB_IWDG
, ušt8_ˆ
OB_STOP
, ušt8_ˆ
OB_STDBY
)

1138 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1139 
ušt32_t
 
tmp
 = 0, 
tmp1
 = 0;

1142 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1143 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1144 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1147 
tmp1
 = 
OB
->
USER
 & ((~
FLASH_OPTR_USER
) >> 16U);

1150 
tmp
 = (
ušt32_t
)(((ušt32_t)~((ušt32_t)((ušt32_t)(
OB_IWDG
è| (ušt32_t)(
OB_STOP
è| (ušt32_t)(
OB_STDBY
è| 
tmp1
))) << 16U);

1151 
tmp
 |ð((
ušt32_t
)(
OB_IWDG
è| ((ušt32_t)
OB_STOP
è| (ušt32_t)(
OB_STDBY
è| 
tmp1
);

1154 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

1156 if(
¡©us
 =ð
HAL_OK
)

1159 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

1162 
OB
->
USER
 = 
tmp
;

1165 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

1169  
¡©us
;

1170 
	}
}

1172 #ià
defšed
(
FLASH_OPTR_BFB2
)

1182 
HAL_StusTy³Def
 
	$FLASH_OB_BoÙCÚfig
(
ušt8_t
 
OB_BOOT
)

1184 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1185 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

1188 
	`as£¹_·¿m
(
	`IS_OB_BOOT_BANK
(
OB_BOOT
));

1191 
tmp1
 = 
OB
->
USER
 & ((~
FLASH_OPTR_BFB2
) >> 16U);

1194 
tmp
 = (
ušt32_t
)~(
OB_BOOT
 | 
tmp1
) << 16U;

1195 
tmp
 |ð(
OB_BOOT
 | 
tmp1
);

1198 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

1200 if(
¡©us
 =ð
HAL_OK
)

1203 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

1206 
OB
->
USER
 = 
tmp
;

1209 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

1213  
¡©us
;

1214 
	}
}

1242 
	$FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
)

1245 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

1248 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_ERASE
);

1251 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PROG
);

1254 *(
__IO
 
ušt32_t
 *)(ušt32_t)(
PageAdd»ss
 & ~(
FLASH_PAGE_SIZE
 - 1)) = 0x00000000;

1255 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.c

61 
	~"¡m32l0xx_h®.h
"

67 #ifdeà
HAL_FLASH_MODULE_ENABLED


75 
FLASH_ProûssTy³Def
 
pFÏsh
;

99 
__RAM_FUNC
 
FLASHRAM_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

100 
__RAM_FUNC
 
FLASHRAM_S‘E¼ÜCode
();

131 
__RAM_FUNC
 
	$HAL_FLASHEx_EÇbËRunPow”Down
()

134 
	`__HAL_FLASH_POWER_DOWN_ENABLE
();

136  
HAL_OK
;

137 
	}
}

144 
__RAM_FUNC
 
	$HAL_FLASHEx_Di§bËRunPow”Down
()

147 
	`__HAL_FLASH_POWER_DOWN_DISABLE
();

149  
HAL_OK
;

150 
	}
}

163 #ià
defšed
(
FLASH_PECR_PARALLBANK
)

181 
__RAM_FUNC
 
	$HAL_FLASHEx_E¿£P¬®ËlPage
(
ušt32_t
 
Page_Add»ss1
, ušt32_ˆ
Page_Add»ss2
)

183 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

186 
¡©us
 = 
	`FLASHRAM_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

188 if(
¡©us
 =ð
HAL_OK
)

191 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PARALLBANK
);

192 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_ERASE
);

193 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PROG
);

196 *(
__IO
 
ušt32_t
 *)
Page_Add»ss1
 = 0x00000000U;

198 *(
__IO
 
ušt32_t
 *)
Page_Add»ss2
 = 0x00000000U;

201 
¡©us
 = 
	`FLASHRAM_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

204 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PROG
);

205 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_ERASE
);

206 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PARALLBANK
);

209  
¡©us
;

210 
	}
}

240 
__RAM_FUNC
 
	$HAL_FLASHEx_Prog¿mP¬®ËlH®fPage
(
ušt32_t
 
Add»ss1
, ušt32_t* 
pBufãr1
, ušt32_ˆ
Add»ss2
, ušt32_t* 
pBufãr2
)

242 
ušt32_t
 
couÁ
 = 0U;

243 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

246 
¡©us
 = 
	`FLASHRAM_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

248 if(
¡©us
 =ð
HAL_OK
)

251 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PARALLBANK
);

252 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_FPRG
);

253 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PROG
);

256 
¡©us
 = 
	`FLASHRAM_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

257 if(
¡©us
 =ð
HAL_OK
)

260 
	`__di§bË_œq
();

263 
couÁ
 < 16U)

266 *(
__IO
 
ušt32_t
*è
Add»ss1
 = *
pBufãr1
;

267 
pBufãr1
++;

268 
couÁ
 ++;

272 
couÁ
 = 0U;

273 
couÁ
 < 16U)

276 *(
__IO
 
ušt32_t
*è
Add»ss2
 = *
pBufãr2
;

277 
pBufãr2
++;

278 
couÁ
 ++;

282 
	`__’abË_œq
();

285 
¡©us
 = 
	`FLASHRAM_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

289 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PROG
);

290 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_FPRG
);

291 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PARALLBANK
);

295  
¡©us
;

296 
	}
}

321 
__RAM_FUNC
 
	$HAL_FLASHEx_H®fPageProg¿m
(
ušt32_t
 
Add»ss
, ušt32_t* 
pBufãr
)

323 
ušt32_t
 
couÁ
 = 0U;

324 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

327 
¡©us
 = 
	`FLASHRAM_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

329 if(
¡©us
 =ð
HAL_OK
)

332 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_FPRG
);

333 
	`SET_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PROG
);

336 
	`__di§bË_œq
();

339 
couÁ
 < 16U)

342 *(
__IO
 
ušt32_t
*è
Add»ss
 = *
pBufãr
;

343 
pBufãr
++;

344 
couÁ
 ++;

348 
	`__’abË_œq
();

351 
¡©us
 = 
	`FLASHRAM_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

354 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_PROG
);

355 
	`CLEAR_BIT
(
FLASH
->
PECR
, 
FLASH_PECR_FPRG
);

359  
¡©us
;

360 
	}
}

392 
__RAM_FUNC
 
	$HAL_FLASHEx_G‘E¼Ü
(
ušt32_t
 * 
E¼Ü
)

394 *
E¼Ü
 = 
pFÏsh
.
E¼ÜCode
;

395  
HAL_OK
;

396 
	}
}

414 
__RAM_FUNC
 
	$FLASHRAM_S‘E¼ÜCode
()

416 
ušt32_t
 
æags
 = 0;

418 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
))

420 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_WRP
;

421 
æags
 |ð
FLASH_FLAG_WRPERR
;

423 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGAERR
))

425 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGA
;

426 
æags
 |ð
FLASH_FLAG_PGAERR
;

428 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_SIZERR
))

430 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_SIZE
;

431 
æags
 |ð
FLASH_FLAG_SIZERR
;

433 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPTVERR
))

443 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_OPTV
;

444 
æags
 |ð
FLASH_FLAG_OPTVERR
;

447 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_RDERR
))

449 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_RD
;

450 
æags
 |ð
FLASH_FLAG_RDERR
;

452 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_FWWERR
))

454 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_FWWERR
;

455 
æags
 |ð
HAL_FLASH_ERROR_FWWERR
;

457 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_NOTZEROERR
))

459 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_NOTZERO
;

460 
æags
 |ð
FLASH_FLAG_NOTZEROERR
;

464 
	`__HAL_FLASH_CLEAR_FLAG
(
æags
);

466  
HAL_OK
;

467 
	}
}

474 
__RAM_FUNC
 
	$FLASHRAM_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

480 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY
è&& (
Timeout
 != 0x00U))

482 
Timeout
--;

485 if(
Timeout
 == 0x00U)

487  
HAL_TIMEOUT
;

491 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

494 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

497 ifÐ
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
) ||

498 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGAERR
) ||

499 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_SIZERR
) ||

500 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPTVERR
) ||

501 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_RDERR
) ||

502 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_FWWERR
) ||

503 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_NOTZEROERR
) )

515 
	`FLASHRAM_S‘E¼ÜCode
();

516  
HAL_ERROR
;

520  
HAL_OK
;

521 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c

127 
	~"¡m32l0xx_h®.h
"

133 #ifdeà
HAL_GPIO_MODULE_ENABLED


146 
	#GPIO_MODE
 ((
ušt32_t
)0x00000003U)

	)

147 
	#EXTI_MODE
 ((
ušt32_t
)0x10000000U)

	)

148 
	#GPIO_MODE_IT
 ((
ušt32_t
)0x00010000U)

	)

149 
	#GPIO_MODE_EVT
 ((
ušt32_t
)0x00020000U)

	)

150 
	#RISING_EDGE
 ((
ušt32_t
)0x00100000U)

	)

151 
	#FALLING_EDGE
 ((
ušt32_t
)0x00200000U)

	)

152 
	#GPIO_OUTPUT_TYPE
 ((
ušt32_t
)0x00000010U)

	)

154 
	#GPIO_NUMBER
 ((
ušt32_t
)16U)

	)

183 
	$HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
)

185 
ušt32_t
 
pos™iÚ
 = 0x00U;

186 
ušt32_t
 
iocu¼’t
 = 0x00U;

187 
ušt32_t
 
‹mp
 = 0x00U;

190 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™
->
Mode
));

191 
	`as£¹_·¿m
(
	`IS_GPIO_PULL
(
GPIO_In™
->
PuÎ
));

192 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_AVAILABLE
(
GPIOx
,(
GPIO_In™
->
Pš
)));

195 ((
GPIO_In™
->
Pš
è>> 
pos™iÚ
) != 0)

198 
iocu¼’t
 = (
GPIO_In™
->
Pš
è& (1U << 
pos™iÚ
);

200 if(
iocu¼’t
)

204 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_AF_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

207 
	`as£¹_·¿m
(
	`IS_GPIO_AF_AVAILABLE
(
GPIOx
,(
GPIO_In™
->
AÉ”Ç‹
)));

209 
‹mp
 = 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U];

210 
‹mp
 &ð~((
ušt32_t
)0xFU << ((ušt32_t)(
pos™iÚ
 & (uint32_t)0x07U) * 4U)) ;

211 
‹mp
 |ð((
ušt32_t
)(
GPIO_In™
->
AÉ”Ç‹
è<< (((ušt32_t)
pos™iÚ
 & (uint32_t)0x07U) * 4U)) ;

212 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U] = 
‹mp
;

216 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_PP
) ||

217 (
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_OD
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

220 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

222 
‹mp
 = 
GPIOx
->
OSPEEDR
;

223 
‹mp
 &ð~(
GPIO_OSPEEDER_OSPEED0
 << (
pos™iÚ
 * 2U));

224 
‹mp
 |ð(
GPIO_In™
->
S³ed
 << (
pos™iÚ
 * 2U));

225 
GPIOx
->
OSPEEDR
 = 
‹mp
;

228 
‹mp
ð
GPIOx
->
OTYPER
;

229 
‹mp
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

230 
‹mp
 |ð(((
GPIO_In™
->
Mode
 & 
GPIO_OUTPUT_TYPE
è>> 4Uè<< 
pos™iÚ
);

231 
GPIOx
->
OTYPER
 = 
‹mp
;

235 
‹mp
 = 
GPIOx
->
MODER
;

236 
‹mp
 &ð~(
GPIO_MODER_MODE0
 << (
pos™iÚ
 * 2U));

237 
‹mp
 |ð((
GPIO_In™
->
Mode
 & 
GPIO_MODE
è<< (
pos™iÚ
 * 2U));

238 
GPIOx
->
MODER
 = 
‹mp
;

241 
‹mp
 = 
GPIOx
->
PUPDR
;

242 
‹mp
 &ð~(
GPIO_PUPDR_PUPD0
 << (
pos™iÚ
 * 2U));

243 
‹mp
 |ð((
GPIO_In™
->
PuÎ
è<< (
pos™iÚ
 * 2U));

244 
GPIOx
->
PUPDR
 = 
‹mp
;

248 if((
GPIO_In™
->
Mode
 & 
EXTI_MODE
) == EXTI_MODE)

251 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

253 
‹mp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U];

254 
	`CLEAR_BIT
(
‹mp
, ((
ušt32_t
)0x0FUè<< (4U * (
pos™iÚ
 & 0x03U)));

255 
	`SET_BIT
(
‹mp
, (
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4 * (
pos™iÚ
 & 0x03U)));

256 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U] = 
‹mp
;

259 
‹mp
 = 
EXTI
->
IMR
;

260 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

261 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_IT
) == GPIO_MODE_IT)

263 
‹mp
 |ð
iocu¼’t
;

265 
EXTI
->
IMR
 = 
‹mp
;

267 
‹mp
 = 
EXTI
->
EMR
;

268 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

269 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_EVT
) == GPIO_MODE_EVT)

271 
‹mp
 |ð
iocu¼’t
;

273 
EXTI
->
EMR
 = 
‹mp
;

276 
‹mp
 = 
EXTI
->
RTSR
;

277 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

278 if((
GPIO_In™
->
Mode
 & 
RISING_EDGE
) == RISING_EDGE)

280 
‹mp
 |ð
iocu¼’t
;

282 
EXTI
->
RTSR
 = 
‹mp
;

284 
‹mp
 = 
EXTI
->
FTSR
;

285 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

286 if((
GPIO_In™
->
Mode
 & 
FALLING_EDGE
) == FALLING_EDGE)

288 
‹mp
 |ð
iocu¼’t
;

290 
EXTI
->
FTSR
 = 
‹mp
;

293 
pos™iÚ
++;

295 
	}
}

306 
	$HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
)

308 
ušt32_t
 
pos™iÚ
 = 0x00U;

309 
ušt32_t
 
iocu¼’t
 = 0x00U;

310 
ušt32_t
 
tmp
 = 0x00U;

313 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_AVAILABLE
(
GPIOx
,
GPIO_Pš
));

316 (
GPIO_Pš
 >> 
pos™iÚ
) != 0)

319 
iocu¼’t
 = (
GPIO_Pš
è& (1U << 
pos™iÚ
);

321 if(
iocu¼’t
)

325 
GPIOx
->
MODER
 |ð(
GPIO_MODER_MODE0
 << (
pos™iÚ
 * 2U));

328 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U] &ð~((
ušt32_t
)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;

331 
GPIOx
->
OSPEEDR
 &ð~(
GPIO_OSPEEDER_OSPEED0
 << (
pos™iÚ
 * 2U));

334 
GPIOx
->
OTYPER
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

337 
GPIOx
->
PUPDR
 &ð~(
GPIO_PUPDR_PUPD0
 << (
pos™iÚ
 * 2U));

342 
tmp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U];

343 
tmp
 &ð(((
ušt32_t
)0x0FUè<< (4U * (
pos™iÚ
 & 0x03U)));

344 if(
tmp
 =ð(
	`GPIO_GET_INDEX
(
GPIOx
è<< (4U * (
pos™iÚ
 & 0x03U))))

346 
tmp
 = ((
ušt32_t
)0x0FUè<< (4U * (
pos™iÚ
 & 0x03U));

347 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U] &ð~
tmp
;

350 
EXTI
->
IMR
 &ð~((
ušt32_t
)
iocu¼’t
);

351 
EXTI
->
EMR
 &ð~((
ušt32_t
)
iocu¼’t
);

354 
EXTI
->
RTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

355 
EXTI
->
FTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

358 
pos™iÚ
++;

360 
	}
}

387 
GPIO_PšS‹
 
	$HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

389 
GPIO_PšS‹
 
b™¡©us
;

392 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_AVAILABLE
(
GPIOx
,
GPIO_Pš
));

394 if((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
GPIO_PIN_RESET
)

396 
b™¡©us
 = 
GPIO_PIN_SET
;

400 
b™¡©us
 = 
GPIO_PIN_RESET
;

402  
b™¡©us
;

403 
	}
}

423 
	$HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
)

426 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_AVAILABLE
(
GPIOx
,
GPIO_Pš
));

427 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_ACTION
(
PšS‹
));

429 if(
PšS‹
 !ð
GPIO_PIN_RESET
)

431 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

435 
GPIOx
->
BRR
 = 
GPIO_Pš
 ;

437 
	}
}

447 
	$HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

450 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_AVAILABLE
(
GPIOx
,
GPIO_Pš
));

452 
GPIOx
->
ODR
 ^ð
GPIO_Pš
;

453 
	}
}

468 
HAL_StusTy³Def
 
	$HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

470 
__IO
 
ušt32_t
 
tmp
 = 
GPIO_LCKR_LCKK
;

473 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_AVAILABLE
(
GPIOx
,
GPIO_Pš
));

476 
tmp
 |ð
GPIO_Pš
;

478 
GPIOx
->
LCKR
 = 
tmp
;

480 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

482 
GPIOx
->
LCKR
 = 
tmp
;

484 
tmp
 = 
GPIOx
->
LCKR
;

486 if((
GPIOx
->
LCKR
 & 
GPIO_LCKR_LCKK
è!ð
RESET
)

488  
HAL_OK
;

492  
HAL_ERROR
;

494 
	}
}

500 
	$HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
)

503 if(
	`__HAL_GPIO_EXTI_GET_IT
(
GPIO_Pš
è!ð
RESET
)

505 
	`__HAL_GPIO_EXTI_CLEAR_IT
(
GPIO_Pš
);

506 
	`HAL_GPIO_EXTI_C®lback
(
GPIO_Pš
);

508 
	}
}

515 
__w—k
 
	$HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
)

518 
	`UNUSED
(
GPIO_Pš
);

523 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c

242 
	~"¡m32l0xx_h®.h
"

253 #ifdeà
HAL_I2C_MODULE_ENABLED


261 
	#TIMING_CLEAR_MASK
 (0xF0FFFFFFUè

	)

262 
	#I2C_TIMEOUT_ADDR
 (10000Uè

	)

263 
	#I2C_TIMEOUT_BUSY
 (25Uè

	)

264 
	#I2C_TIMEOUT_DIR
 (25Uè

	)

265 
	#I2C_TIMEOUT_RXNE
 (25Uè

	)

266 
	#I2C_TIMEOUT_STOPF
 (25Uè

	)

267 
	#I2C_TIMEOUT_TC
 (25Uè

	)

268 
	#I2C_TIMEOUT_TCR
 (25Uè

	)

269 
	#I2C_TIMEOUT_TXIS
 (25Uè

	)

270 
	#I2C_TIMEOUT_FLAG
 (25Uè

	)

272 
	#MAX_NBYTE_SIZE
 255U

	)

273 
	#SÏveAddr_SHIFT
 7U

	)

274 
	#SÏveAddr_MSK
 0x06U

	)

277 
	#I2C_STATE_MSK
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 | 
HAL_I2C_STATE_BUSY_RX
è& (~((ušt32_t)
HAL_I2C_STATE_READY
)))è

	)

278 
	#I2C_STATE_NONE
 ((
ušt32_t
)(
HAL_I2C_MODE_NONE
)è

	)

279 
	#I2C_STATE_MASTER_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

280 
	#I2C_STATE_MASTER_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

281 
	#I2C_STATE_SLAVE_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

282 
	#I2C_STATE_SLAVE_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

283 
	#I2C_STATE_MEM_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MEM
)è

	)

284 
	#I2C_STATE_MEM_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MEM
)è

	)

288 
	#I2C_XFER_TX_IT
 (0x00000001U)

	)

289 
	#I2C_XFER_RX_IT
 (0x00000002U)

	)

290 
	#I2C_XFER_LISTEN_IT
 (0x00000004U)

	)

292 
	#I2C_XFER_ERROR_IT
 (0x00000011U)

	)

293 
	#I2C_XFER_CPLT_IT
 (0x00000012U)

	)

294 
	#I2C_XFER_RELOAD_IT
 (0x00000012U)

	)

297 
	#I2C_NO_OPTION_FRAME
 (0xFFFF0000U)

	)

303 
	#I2C_GET_DMA_REMAIN_DATA
(
__HANDLE__
è((((__HANDLE__)->
S‹
è=ð
HAL_I2C_STATE_BUSY_TX
è? \

	)

304 ((
	gušt32_t
)((
	g__HANDLE__
)->
	ghdm©x
->
	gIn¡ªû
->
	gCNDTR
)) : \

305 ((
ušt32_t
)((
__HANDLE__
)->
hdm¬x
->
In¡ªû
->
CNDTR
)))

314 
I2C_DMAMa¡”T¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

315 
I2C_DMAMa¡”ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

316 
I2C_DMASÏveT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

317 
I2C_DMASÏveReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

318 
I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

319 
I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

322 
I2C_ITAddrC¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
);

323 
I2C_ITMa¡”Sequ’tŸlC¶t
(
I2C_HªdËTy³Def
 *
hi2c
);

324 
I2C_ITSÏveSequ’tŸlC¶t
(
I2C_HªdËTy³Def
 *
hi2c
);

325 
I2C_ITMa¡”C¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
);

326 
I2C_ITSÏveC¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
);

327 
I2C_ITLi¡’C¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
);

328 
I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
E¼ÜCode
);

331 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

332 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

335 
HAL_StusTy³Def
 
I2C_Ma¡”_ISR_IT
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

336 
HAL_StusTy³Def
 
I2C_SÏve_ISR_IT
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

337 
HAL_StusTy³Def
 
I2C_Ma¡”_ISR_DMA
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

338 
HAL_StusTy³Def
 
I2C_SÏve_ISR_DMA
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

341 
HAL_StusTy³Def
 
I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

342 
HAL_StusTy³Def
 
I2C_Wa™OnTXISFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

343 
HAL_StusTy³Def
 
I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

344 
HAL_StusTy³Def
 
I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

345 
HAL_StusTy³Def
 
I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

348 
HAL_StusTy³Def
 
I2C_EÇbË_IRQ
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
IÁ”ru±Reque¡
);

349 
HAL_StusTy³Def
 
I2C_Di§bË_IRQ
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
IÁ”ru±Reque¡
);

352 
I2C_Flush_TXDR
(
I2C_HªdËTy³Def
 *
hi2c
);

355 
I2C_T¿nsãrCÚfig
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 
Size
, 
ušt32_t
 
Mode
, ušt32_ˆ
Reque¡
);

404 
HAL_StusTy³Def
 
	$HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
)

407 ià(
hi2c
 =ð
NULL
)

409  
HAL_ERROR
;

413 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

414 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
hi2c
->
In™
.
OwnAdd»ss1
));

415 
	`as£¹_·¿m
(
	`IS_I2C_ADDRESSING_MODE
(
hi2c
->
In™
.
Add»ssšgMode
));

416 
	`as£¹_·¿m
(
	`IS_I2C_DUAL_ADDRESS
(
hi2c
->
In™
.
Du®Add»ssMode
));

417 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2
(
hi2c
->
In™
.
OwnAdd»ss2
));

418 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2_MASK
(
hi2c
->
In™
.
OwnAdd»ss2Masks
));

419 
	`as£¹_·¿m
(
	`IS_I2C_GENERAL_CALL
(
hi2c
->
In™
.
G’”®C®lMode
));

420 
	`as£¹_·¿m
(
	`IS_I2C_NO_STRETCH
(
hi2c
->
In™
.
NoSŒ‘chMode
));

422 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_RESET
)

425 
hi2c
->
Lock
 = 
HAL_UNLOCKED
;

428 
	`HAL_I2C_M¥In™
(
hi2c
);

431 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

434 
	`__HAL_I2C_DISABLE
(
hi2c
);

438 
hi2c
->
In¡ªû
->
TIMINGR
 = hi2c->
In™
.
Timšg
 & 
TIMING_CLEAR_MASK
;

442 
hi2c
->
In¡ªû
->
OAR1
 &ð~
I2C_OAR1_OA1EN
;

445 ià(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

447 
hi2c
->
In¡ªû
->
OAR1
 = (
I2C_OAR1_OA1EN
 | hi2c->
In™
.
OwnAdd»ss1
);

451 
hi2c
->
In¡ªû
->
OAR1
 = (
I2C_OAR1_OA1EN
 | 
I2C_OAR1_OA1MODE
 | hi2c->
In™
.
OwnAdd»ss1
);

456 ià(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

458 
hi2c
->
In¡ªû
->
CR2
 = (
I2C_CR2_ADD10
);

461 
hi2c
->
In¡ªû
->
CR2
 |ð(
I2C_CR2_AUTOEND
 | 
I2C_CR2_NACK
);

465 
hi2c
->
In¡ªû
->
OAR2
 &ð~
I2C_DUALADDRESS_ENABLE
;

468 
hi2c
->
In¡ªû
->
OAR2
 = (hi2c->
In™
.
Du®Add»ssMode
 | hi2c->In™.
OwnAdd»ss2
 | (hi2c->In™.
OwnAdd»ss2Masks
 << 8));

472 
hi2c
->
In¡ªû
->
CR1
 = (hi2c->
In™
.
G’”®C®lMode
 | hi2c->In™.
NoSŒ‘chMode
);

475 
	`__HAL_I2C_ENABLE
(
hi2c
);

477 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

478 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

479 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

480 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

482  
HAL_OK
;

483 
	}
}

491 
HAL_StusTy³Def
 
	$HAL_I2C_DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

494 ià(
hi2c
 =ð
NULL
)

496  
HAL_ERROR
;

500 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

502 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

505 
	`__HAL_I2C_DISABLE
(
hi2c
);

508 
	`HAL_I2C_M¥DeIn™
(
hi2c
);

510 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

511 
hi2c
->
S‹
 = 
HAL_I2C_STATE_RESET
;

512 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

513 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

516 
	`__HAL_UNLOCK
(
hi2c
);

518  
HAL_OK
;

519 
	}
}

527 
__w—k
 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
)

530 
	`UNUSED
(
hi2c
);

535 
	}
}

543 
__w—k
 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

546 
	`UNUSED
(
hi2c
);

551 
	}
}

627 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

629 
ušt32_t
 
tick¡¬t
 = 0U;

631 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

634 
	`__HAL_LOCK
(
hi2c
);

637 
tick¡¬t
 = 
	`HAL_G‘Tick
();

639 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY
, 
tick¡¬t
è!ð
HAL_OK
)

641  
HAL_TIMEOUT
;

644 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

645 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

646 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

649 
hi2c
->
pBuffPŒ
 = 
pD©a
;

650 
hi2c
->
XãrCouÁ
 = 
Size
;

651 
hi2c
->
XãrISR
 = 
NULL
;

655 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

657 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

658 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_GENERATE_START_WRITE
);

662 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

663 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_WRITE
);

666 
hi2c
->
XãrCouÁ
 > 0U)

669 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

671 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

673  
HAL_ERROR
;

677  
HAL_TIMEOUT
;

681 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

682 
hi2c
->
XãrCouÁ
--;

683 
hi2c
->
XãrSize
--;

685 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

688 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

690  
HAL_TIMEOUT
;

693 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

695 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

696 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

700 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

701 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

708 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

710 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

712  
HAL_ERROR
;

716  
HAL_TIMEOUT
;

721 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

724 
	`I2C_RESET_CR2
(
hi2c
);

726 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

727 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

730 
	`__HAL_UNLOCK
(
hi2c
);

732  
HAL_OK
;

736  
HAL_BUSY
;

738 
	}
}

751 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

753 
ušt32_t
 
tick¡¬t
 = 0U;

755 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

758 
	`__HAL_LOCK
(
hi2c
);

761 
tick¡¬t
 = 
	`HAL_G‘Tick
();

763 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY
, 
tick¡¬t
è!ð
HAL_OK
)

765  
HAL_TIMEOUT
;

768 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

769 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

770 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

773 
hi2c
->
pBuffPŒ
 = 
pD©a
;

774 
hi2c
->
XãrCouÁ
 = 
Size
;

775 
hi2c
->
XãrISR
 = 
NULL
;

779 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

781 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

782 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_GENERATE_START_READ
);

786 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

787 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_READ
);

790 
hi2c
->
XãrCouÁ
 > 0U)

793 ià(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

795 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

797  
HAL_ERROR
;

801  
HAL_TIMEOUT
;

806 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

807 
hi2c
->
XãrSize
--;

808 
hi2c
->
XãrCouÁ
--;

810 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

813 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

815  
HAL_TIMEOUT
;

818 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

820 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

821 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

825 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

826 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

833 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

835 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

837  
HAL_ERROR
;

841  
HAL_TIMEOUT
;

846 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

849 
	`I2C_RESET_CR2
(
hi2c
);

851 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

852 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

855 
	`__HAL_UNLOCK
(
hi2c
);

857  
HAL_OK
;

861  
HAL_BUSY
;

863 
	}
}

874 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

876 
ušt32_t
 
tick¡¬t
 = 0U;

878 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

880 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

882  
HAL_ERROR
;

885 
	`__HAL_LOCK
(
hi2c
);

888 
tick¡¬t
 = 
	`HAL_G‘Tick
();

890 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

891 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

892 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

895 
hi2c
->
pBuffPŒ
 = 
pD©a
;

896 
hi2c
->
XãrCouÁ
 = 
Size
;

897 
hi2c
->
XãrISR
 = 
NULL
;

900 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

903 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

906 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

907  
HAL_TIMEOUT
;

911 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

914 ià(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

917 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

920 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

921  
HAL_TIMEOUT
;

925 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

929 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_DIR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

932 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

933  
HAL_TIMEOUT
;

936 
hi2c
->
XãrCouÁ
 > 0U)

939 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

942 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

944 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

946  
HAL_ERROR
;

950  
HAL_TIMEOUT
;

955 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

956 
hi2c
->
XãrCouÁ
--;

960 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

963 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

965 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

969 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

973  
HAL_TIMEOUT
;

978 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

981 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

984 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

985  
HAL_TIMEOUT
;

989 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

991 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

992 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

995 
	`__HAL_UNLOCK
(
hi2c
);

997  
HAL_OK
;

1001  
HAL_BUSY
;

1003 
	}
}

1014 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

1016 
ušt32_t
 
tick¡¬t
 = 0U;

1018 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1020 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1022  
HAL_ERROR
;

1025 
	`__HAL_LOCK
(
hi2c
);

1028 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1030 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1031 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1032 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1035 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1036 
hi2c
->
XãrCouÁ
 = 
Size
;

1037 
hi2c
->
XãrISR
 = 
NULL
;

1040 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1043 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1046 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1047  
HAL_TIMEOUT
;

1051 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

1054 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_DIR
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1057 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1058  
HAL_TIMEOUT
;

1061 
hi2c
->
XãrCouÁ
 > 0U)

1064 ià(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1067 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1070 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

1073 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

1074 
hi2c
->
XãrCouÁ
--;

1077 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

1079  
HAL_TIMEOUT
;

1083  
HAL_ERROR
;

1088 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

1089 
hi2c
->
XãrCouÁ
--;

1093 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1096 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1098 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1100  
HAL_ERROR
;

1104  
HAL_TIMEOUT
;

1109 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

1112 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1115 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1116  
HAL_TIMEOUT
;

1120 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1122 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1123 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1126 
	`__HAL_UNLOCK
(
hi2c
);

1128  
HAL_OK
;

1132  
HAL_BUSY
;

1134 
	}
}

1146 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1148 
ušt32_t
 
xãrmode
 = 0U;

1150 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1152 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

1154  
HAL_BUSY
;

1158 
	`__HAL_LOCK
(
hi2c
);

1160 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1161 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1162 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1165 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1166 
hi2c
->
XãrCouÁ
 = 
Size
;

1167 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1168 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

1170 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1172 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1173 
xãrmode
 = 
I2C_RELOAD_MODE
;

1177 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1178 
xãrmode
 = 
I2C_AUTOEND_MODE
;

1183 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_WRITE
);

1186 
	`__HAL_UNLOCK
(
hi2c
);

1195 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

1197  
HAL_OK
;

1201  
HAL_BUSY
;

1203 
	}
}

1215 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1217 
ušt32_t
 
xãrmode
 = 0U;

1219 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1221 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

1223  
HAL_BUSY
;

1227 
	`__HAL_LOCK
(
hi2c
);

1229 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1230 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1231 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1234 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1235 
hi2c
->
XãrCouÁ
 = 
Size
;

1236 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1237 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

1239 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1241 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1242 
xãrmode
 = 
I2C_RELOAD_MODE
;

1246 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1247 
xãrmode
 = 
I2C_AUTOEND_MODE
;

1252 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_READ
);

1255 
	`__HAL_UNLOCK
(
hi2c
);

1264 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

1266  
HAL_OK
;

1270  
HAL_BUSY
;

1272 
	}
}

1282 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1284 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1287 
	`__HAL_LOCK
(
hi2c
);

1289 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1290 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1291 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1294 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1297 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1298 
hi2c
->
XãrCouÁ
 = 
Size
;

1299 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1300 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1301 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

1304 
	`__HAL_UNLOCK
(
hi2c
);

1313 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
 | 
I2C_XFER_LISTEN_IT
);

1315  
HAL_OK
;

1319  
HAL_BUSY
;

1321 
	}
}

1331 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1333 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1336 
	`__HAL_LOCK
(
hi2c
);

1338 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1339 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1340 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1343 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1346 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1347 
hi2c
->
XãrCouÁ
 = 
Size
;

1348 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1349 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1350 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

1353 
	`__HAL_UNLOCK
(
hi2c
);

1362 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
 | 
I2C_XFER_LISTEN_IT
);

1364  
HAL_OK
;

1368  
HAL_BUSY
;

1370 
	}
}

1382 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1384 
ušt32_t
 
xãrmode
 = 0U;

1386 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1388 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

1390  
HAL_BUSY
;

1394 
	`__HAL_LOCK
(
hi2c
);

1396 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1397 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1398 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1401 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1402 
hi2c
->
XãrCouÁ
 = 
Size
;

1403 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1404 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_DMA
;

1406 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1408 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1409 
xãrmode
 = 
I2C_RELOAD_MODE
;

1413 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1414 
xãrmode
 = 
I2C_AUTOEND_MODE
;

1417 ià(
hi2c
->
XãrSize
 > 0U)

1420 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”T¿nsm™C¶t
;

1423 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1426 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1427 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1430 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hi2c->
In¡ªû
->
TXDR
, hi2c->
XãrSize
);

1434 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_WRITE
);

1437 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

1440 
	`__HAL_UNLOCK
(
hi2c
);

1446 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_ERROR_IT
);

1449 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_TXDMAEN
;

1454 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

1458 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_WRITE
);

1461 
	`__HAL_UNLOCK
(
hi2c
);

1469 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

1472  
HAL_OK
;

1476  
HAL_BUSY
;

1478 
	}
}

1490 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1492 
ušt32_t
 
xãrmode
 = 0U;

1494 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1496 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

1498  
HAL_BUSY
;

1502 
	`__HAL_LOCK
(
hi2c
);

1504 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1505 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1506 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1509 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1510 
hi2c
->
XãrCouÁ
 = 
Size
;

1511 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1512 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_DMA
;

1514 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1516 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1517 
xãrmode
 = 
I2C_RELOAD_MODE
;

1521 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1522 
xãrmode
 = 
I2C_AUTOEND_MODE
;

1525 ià(
hi2c
->
XãrSize
 > 0U)

1528 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”ReûiveC¶t
;

1531 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1534 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1535 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1538 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
RXDR
, (ušt32_t)
pD©a
, hi2c->
XãrSize
);

1542 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_READ
);

1545 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

1548 
	`__HAL_UNLOCK
(
hi2c
);

1554 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_ERROR_IT
);

1557 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_RXDMAEN
;

1562 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

1566 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_READ
);

1569 
	`__HAL_UNLOCK
(
hi2c
);

1577 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

1579  
HAL_OK
;

1583  
HAL_BUSY
;

1585 
	}
}

1595 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1597 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1599 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1601  
HAL_ERROR
;

1604 
	`__HAL_LOCK
(
hi2c
);

1606 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1607 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1608 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1611 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1612 
hi2c
->
XãrCouÁ
 = 
Size
;

1613 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1614 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1615 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_DMA
;

1618 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMASÏveT¿nsm™C¶t
;

1621 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1624 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1625 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1628 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hi2c->
In¡ªû
->
TXDR
, hi2c->
XãrSize
);

1631 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1634 
	`__HAL_UNLOCK
(
hi2c
);

1640 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

1643 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_TXDMAEN
;

1645  
HAL_OK
;

1649  
HAL_BUSY
;

1651 
	}
}

1661 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1663 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1665 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1667  
HAL_ERROR
;

1670 
	`__HAL_LOCK
(
hi2c
);

1672 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1673 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1674 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1677 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1678 
hi2c
->
XãrCouÁ
 = 
Size
;

1679 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1680 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1681 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_DMA
;

1684 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMASÏveReûiveC¶t
;

1687 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1690 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1691 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1694 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
RXDR
, (ušt32_t)
pD©a
, hi2c->
XãrSize
);

1697 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1700 
	`__HAL_UNLOCK
(
hi2c
);

1706 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

1709 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_RXDMAEN
;

1711  
HAL_OK
;

1715  
HAL_BUSY
;

1717 
	}
}

1731 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

1733 
ušt32_t
 
tick¡¬t
 = 0U;

1736 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

1738 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1740 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1742  
HAL_ERROR
;

1746 
	`__HAL_LOCK
(
hi2c
);

1749 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1751 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY
, 
tick¡¬t
è!ð
HAL_OK
)

1753  
HAL_TIMEOUT
;

1756 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1757 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

1758 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1761 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1762 
hi2c
->
XãrCouÁ
 = 
Size
;

1763 
hi2c
->
XãrISR
 = 
NULL
;

1766 ià(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1768 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1771 
	`__HAL_UNLOCK
(
hi2c
);

1772  
HAL_ERROR
;

1777 
	`__HAL_UNLOCK
(
hi2c
);

1778  
HAL_TIMEOUT
;

1783 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1785 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1786 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

1790 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1791 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

1797 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1799 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1801  
HAL_ERROR
;

1805  
HAL_TIMEOUT
;

1810 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

1811 
hi2c
->
XãrCouÁ
--;

1812 
hi2c
->
XãrSize
--;

1814 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

1817 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1819  
HAL_TIMEOUT
;

1822 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1824 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1825 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

1829 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1830 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

1835 
hi2c
->
XãrCouÁ
 > 0U);

1839 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1841 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1843  
HAL_ERROR
;

1847  
HAL_TIMEOUT
;

1852 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

1855 
	`I2C_RESET_CR2
(
hi2c
);

1857 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1858 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1861 
	`__HAL_UNLOCK
(
hi2c
);

1863  
HAL_OK
;

1867  
HAL_BUSY
;

1869 
	}
}

1884 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

1886 
ušt32_t
 
tick¡¬t
 = 0U;

1889 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

1891 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1893 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1895  
HAL_ERROR
;

1899 
	`__HAL_LOCK
(
hi2c
);

1902 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1904 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY
, 
tick¡¬t
è!ð
HAL_OK
)

1906  
HAL_TIMEOUT
;

1909 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1910 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

1911 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1914 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1915 
hi2c
->
XãrCouÁ
 = 
Size
;

1916 
hi2c
->
XãrISR
 = 
NULL
;

1919 ià(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1921 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1924 
	`__HAL_UNLOCK
(
hi2c
);

1925  
HAL_ERROR
;

1930 
	`__HAL_UNLOCK
(
hi2c
);

1931  
HAL_TIMEOUT
;

1937 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1939 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1940 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_GENERATE_START_READ
);

1944 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1945 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_READ
);

1951 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_RXNE
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1953  
HAL_TIMEOUT
;

1957 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

1958 
hi2c
->
XãrSize
--;

1959 
hi2c
->
XãrCouÁ
--;

1961 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

1964 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1966  
HAL_TIMEOUT
;

1969 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1971 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1972 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

1976 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1977 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

1981 
hi2c
->
XãrCouÁ
 > 0U);

1985 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1987 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1989  
HAL_ERROR
;

1993  
HAL_TIMEOUT
;

1998 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

2001 
	`I2C_RESET_CR2
(
hi2c
);

2003 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2004 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2007 
	`__HAL_UNLOCK
(
hi2c
);

2009  
HAL_OK
;

2013  
HAL_BUSY
;

2015 
	}
}

2028 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2030 
ušt32_t
 
tick¡¬t
 = 0U;

2031 
ušt32_t
 
xãrmode
 = 0U;

2034 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2036 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2038 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2040  
HAL_ERROR
;

2043 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2045  
HAL_BUSY
;

2049 
	`__HAL_LOCK
(
hi2c
);

2052 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2054 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2055 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2056 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2059 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2060 
hi2c
->
XãrCouÁ
 = 
Size
;

2061 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2062 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

2064 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2066 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2067 
xãrmode
 = 
I2C_RELOAD_MODE
;

2071 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2072 
xãrmode
 = 
I2C_AUTOEND_MODE
;

2076 ià(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2078 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2081 
	`__HAL_UNLOCK
(
hi2c
);

2082  
HAL_ERROR
;

2087 
	`__HAL_UNLOCK
(
hi2c
);

2088  
HAL_TIMEOUT
;

2093 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_NO_STARTSTOP
);

2096 
	`__HAL_UNLOCK
(
hi2c
);

2105 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

2107  
HAL_OK
;

2111  
HAL_BUSY
;

2113 
	}
}

2127 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2129 
ušt32_t
 
tick¡¬t
 = 0U;

2130 
ušt32_t
 
xãrmode
 = 0U;

2133 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2135 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2137 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2139  
HAL_ERROR
;

2142 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2144  
HAL_BUSY
;

2148 
	`__HAL_LOCK
(
hi2c
);

2151 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2153 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2154 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2155 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2158 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2159 
hi2c
->
XãrCouÁ
 = 
Size
;

2160 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2161 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

2163 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2165 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2166 
xãrmode
 = 
I2C_RELOAD_MODE
;

2170 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2171 
xãrmode
 = 
I2C_AUTOEND_MODE
;

2175 ià(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2177 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2180 
	`__HAL_UNLOCK
(
hi2c
);

2181  
HAL_ERROR
;

2186 
	`__HAL_UNLOCK
(
hi2c
);

2187  
HAL_TIMEOUT
;

2192 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_READ
);

2195 
	`__HAL_UNLOCK
(
hi2c
);

2204 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

2206  
HAL_OK
;

2210  
HAL_BUSY
;

2212 
	}
}

2225 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2227 
ušt32_t
 
tick¡¬t
 = 0U;

2228 
ušt32_t
 
xãrmode
 = 0U;

2231 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2233 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2235 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2237  
HAL_ERROR
;

2240 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2242  
HAL_BUSY
;

2246 
	`__HAL_LOCK
(
hi2c
);

2249 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2251 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2252 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2253 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2256 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2257 
hi2c
->
XãrCouÁ
 = 
Size
;

2258 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2259 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_DMA
;

2261 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2263 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2264 
xãrmode
 = 
I2C_RELOAD_MODE
;

2268 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2269 
xãrmode
 = 
I2C_AUTOEND_MODE
;

2273 ià(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2275 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2278 
	`__HAL_UNLOCK
(
hi2c
);

2279  
HAL_ERROR
;

2284 
	`__HAL_UNLOCK
(
hi2c
);

2285  
HAL_TIMEOUT
;

2290 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”T¿nsm™C¶t
;

2293 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2296 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2297 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2300 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hi2c->
In¡ªû
->
TXDR
, hi2c->
XãrSize
);

2304 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_NO_STARTSTOP
);

2307 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

2310 
	`__HAL_UNLOCK
(
hi2c
);

2316 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_ERROR_IT
);

2319 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_TXDMAEN
;

2321  
HAL_OK
;

2325  
HAL_BUSY
;

2327 
	}
}

2341 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2343 
ušt32_t
 
tick¡¬t
 = 0U;

2344 
ušt32_t
 
xãrmode
 = 0U;

2347 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2349 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2351 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2353  
HAL_ERROR
;

2356 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2358  
HAL_BUSY
;

2362 
	`__HAL_LOCK
(
hi2c
);

2365 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2367 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2368 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2369 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2372 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2373 
hi2c
->
XãrCouÁ
 = 
Size
;

2374 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2375 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_DMA
;

2377 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2379 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2380 
xãrmode
 = 
I2C_RELOAD_MODE
;

2384 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2385 
xãrmode
 = 
I2C_AUTOEND_MODE
;

2389 ià(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2391 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2394 
	`__HAL_UNLOCK
(
hi2c
);

2395  
HAL_ERROR
;

2400 
	`__HAL_UNLOCK
(
hi2c
);

2401  
HAL_TIMEOUT
;

2406 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”ReûiveC¶t
;

2409 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2412 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2413 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2416 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
RXDR
, (ušt32_t)
pD©a
, hi2c->
XãrSize
);

2419 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_READ
);

2422 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

2425 
	`__HAL_UNLOCK
(
hi2c
);

2428 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_RXDMAEN
;

2434 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_ERROR_IT
);

2436  
HAL_OK
;

2440  
HAL_BUSY
;

2442 
	}
}

2455 
HAL_StusTy³Def
 
	$HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
)

2457 
ušt32_t
 
tick¡¬t
 = 0U;

2459 
__IO
 
ušt32_t
 
I2C_TrŸls
 = 0U;

2461 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2463 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2465  
HAL_BUSY
;

2469 
	`__HAL_LOCK
(
hi2c
);

2471 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

2472 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2477 
hi2c
->
In¡ªû
->
CR2
 = 
	`I2C_GENERATE_START
(hi2c->
In™
.
Add»ssšgMode
, 
DevAdd»ss
);

2481 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2482 (
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
RESET
è&& (__HAL_I2C_GET_FLAG(hi2c, 
I2C_FLAG_AF
è=ðRESETè&& (hi2c->
S‹
 !ð
HAL_I2C_STATE_TIMEOUT
))

2484 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

2486 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

2489 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2491 
	`__HAL_UNLOCK
(
hi2c
);

2492  
HAL_TIMEOUT
;

2498 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
RESET
)

2501 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_STOPF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2503  
HAL_TIMEOUT
;

2507 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

2510 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2513 
	`__HAL_UNLOCK
(
hi2c
);

2515  
HAL_OK
;

2520 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_STOPF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2522  
HAL_TIMEOUT
;

2526 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

2529 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

2533 ià(
I2C_TrŸls
++ =ð
TrŸls
)

2536 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_STOP
;

2539 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_STOPF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2541  
HAL_TIMEOUT
;

2545 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

2548 
I2C_TrŸls
 < 
TrŸls
);

2550 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2553 
	`__HAL_UNLOCK
(
hi2c
);

2555  
HAL_TIMEOUT
;

2559  
HAL_BUSY
;

2561 
	}
}

2575 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

2577 
ušt32_t
 
xãrmode
 = 0U;

2578 
ušt32_t
 
xã¼eque¡
 = 
I2C_GENERATE_START_WRITE
;

2581 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

2583 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2586 
	`__HAL_LOCK
(
hi2c
);

2588 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2589 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

2590 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2593 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2594 
hi2c
->
XãrCouÁ
 = 
Size
;

2595 
hi2c
->
XãrO±iÚs
 = XferOptions;

2596 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

2599 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2601 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2602 
xãrmode
 = 
I2C_RELOAD_MODE
;

2606 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2607 
xãrmode
 = 
hi2c
->
XãrO±iÚs
;

2612 ià(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
)

2614 
xã¼eque¡
 = 
I2C_NO_STARTSTOP
;

2618 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
xã¼eque¡
);

2621 
	`__HAL_UNLOCK
(
hi2c
);

2626 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

2628  
HAL_OK
;

2632  
HAL_BUSY
;

2634 
	}
}

2648 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

2650 
ušt32_t
 
xãrmode
 = 0U;

2651 
ušt32_t
 
xã¼eque¡
 = 
I2C_GENERATE_START_READ
;

2654 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

2656 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2659 
	`__HAL_LOCK
(
hi2c
);

2661 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2662 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

2663 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2666 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2667 
hi2c
->
XãrCouÁ
 = 
Size
;

2668 
hi2c
->
XãrO±iÚs
 = XferOptions;

2669 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

2672 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2674 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2675 
xãrmode
 = 
I2C_RELOAD_MODE
;

2679 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2680 
xãrmode
 = 
hi2c
->
XãrO±iÚs
;

2685 ià(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_RX
)

2687 
xã¼eque¡
 = 
I2C_NO_STARTSTOP
;

2691 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
xã¼eque¡
);

2694 
	`__HAL_UNLOCK
(
hi2c
);

2699 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

2701  
HAL_OK
;

2705  
HAL_BUSY
;

2707 
	}
}

2719 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

2722 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

2724 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) == HAL_I2C_STATE_LISTEN)

2726 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2728  
HAL_ERROR
;

2732 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_TX_IT
);

2735 
	`__HAL_LOCK
(
hi2c
);

2739 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
)

2742 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

2745 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX_LISTEN
;

2746 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2747 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2750 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

2753 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2754 
hi2c
->
XãrCouÁ
 = 
Size
;

2755 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2756 
hi2c
->
XãrO±iÚs
 = XferOptions;

2757 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

2759 ià(
	`I2C_GET_DIR
(
hi2c
è=ð
I2C_DIRECTION_RECEIVE
)

2763 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

2767 
	`__HAL_UNLOCK
(
hi2c
);

2773 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
 | 
I2C_XFER_LISTEN_IT
);

2775  
HAL_OK
;

2779  
HAL_ERROR
;

2781 
	}
}

2793 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

2796 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

2798 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) == HAL_I2C_STATE_LISTEN)

2800 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2802  
HAL_ERROR
;

2806 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_RX_IT
);

2809 
	`__HAL_LOCK
(
hi2c
);

2813 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
)

2816 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

2819 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX_LISTEN
;

2820 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2821 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2824 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

2827 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2828 
hi2c
->
XãrCouÁ
 = 
Size
;

2829 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2830 
hi2c
->
XãrO±iÚs
 = XferOptions;

2831 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

2833 ià(
	`I2C_GET_DIR
(
hi2c
è=ð
I2C_DIRECTION_TRANSMIT
)

2837 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

2841 
	`__HAL_UNLOCK
(
hi2c
);

2847 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
 | 
I2C_XFER_LISTEN_IT
);

2849  
HAL_OK
;

2853  
HAL_ERROR
;

2855 
	}
}

2863 
HAL_StusTy³Def
 
	$HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

2865 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2867 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

2868 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

2871 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

2873  
HAL_OK
;

2877  
HAL_BUSY
;

2879 
	}
}

2887 
HAL_StusTy³Def
 
	$HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

2890 
ušt32_t
 
tmp
;

2893 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

2895 
tmp
 = (
ušt32_t
)(
hi2c
->
S‹
è& 
I2C_STATE_MSK
;

2896 
hi2c
->
P»viousS‹
 = 
tmp
 | (
ušt32_t
)(hi2c->
Mode
);

2897 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2898 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2899 
hi2c
->
XãrISR
 = 
NULL
;

2902 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

2904  
HAL_OK
;

2908  
HAL_BUSY
;

2910 
	}
}

2920 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
)

2922 ià(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MASTER
)

2925 
	`__HAL_LOCK
(
hi2c
);

2928 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

2929 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

2932 
hi2c
->
S‹
 = 
HAL_I2C_STATE_ABORT
;

2936 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, 1, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_STOP
);

2939 
	`__HAL_UNLOCK
(
hi2c
);

2944 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_CPLT_IT
);

2946  
HAL_OK
;

2952  
HAL_ERROR
;

2954 
	}
}

2970 
	$HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

2973 
ušt32_t
 
™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
ISR
);

2974 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR1
);

2977 ià(
hi2c
->
XãrISR
 !ð
NULL
)

2979 
hi2c
->
	`XãrISR
(hi2c, 
™æags
, 
™sourûs
);

2981 
	}
}

2989 
	$HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

2991 
ušt32_t
 
™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
ISR
);

2992 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR1
);

2995 ià(((
™æags
 & 
I2C_FLAG_BERR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERRI
) != RESET))

2997 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_BERR
;

3000 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_BERR
);

3004 ià(((
™æags
 & 
I2C_FLAG_OVR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERRI
) != RESET))

3006 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_OVR
;

3009 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_OVR
);

3013 ià(((
™æags
 & 
I2C_FLAG_ARLO
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERRI
) != RESET))

3015 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_ARLO
;

3018 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ARLO
);

3022 ià((
hi2c
->
E¼ÜCode
 & (
HAL_I2C_ERROR_BERR
 | 
HAL_I2C_ERROR_OVR
 | 
HAL_I2C_ERROR_ARLO
)è!ð
HAL_I2C_ERROR_NONE
)

3024 
	`I2C_ITE¼Ü
(
hi2c
, hi2c->
E¼ÜCode
);

3026 
	}
}

3034 
__w—k
 
	$HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3037 
	`UNUSED
(
hi2c
);

3042 
	}
}

3050 
__w—k
 
	$HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3053 
	`UNUSED
(
hi2c
);

3058 
	}
}

3065 
__w—k
 
	$HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3068 
	`UNUSED
(
hi2c
);

3073 
	}
}

3081 
__w—k
 
	$HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3084 
	`UNUSED
(
hi2c
);

3089 
	}
}

3099 
__w—k
 
	$HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
)

3102 
	`UNUSED
(
hi2c
);

3103 
	`UNUSED
(
T¿nsãrDœeùiÚ
);

3104 
	`UNUSED
(
AddrM©chCode
);

3109 
	}
}

3117 
__w—k
 
	$HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3120 
	`UNUSED
(
hi2c
);

3125 
	}
}

3133 
__w—k
 
	$HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3136 
	`UNUSED
(
hi2c
);

3141 
	}
}

3149 
__w—k
 
	$HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3152 
	`UNUSED
(
hi2c
);

3157 
	}
}

3165 
__w—k
 
	$HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3168 
	`UNUSED
(
hi2c
);

3173 
	}
}

3181 
__w—k
 
	$HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3184 
	`UNUSED
(
hi2c
);

3189 
	}
}

3216 
HAL_I2C_S‹Ty³Def
 
	$HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
)

3219  
hi2c
->
S‹
;

3220 
	}
}

3228 
HAL_I2C_ModeTy³Def
 
	$HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
)

3230  
hi2c
->
Mode
;

3231 
	}
}

3239 
ušt32_t
 
	$HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
)

3241  
hi2c
->
E¼ÜCode
;

3242 
	}
}

3264 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ISR_IT
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
)

3266 
ušt16_t
 
devadd»ss
 = 0U;

3269 
	`__HAL_LOCK
(
hi2c
);

3271 ià(((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_NACKI
) != RESET))

3274 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3279 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3282 
	`I2C_Flush_TXDR
(
hi2c
);

3284 ià(((
ITFÏgs
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_RXI
) != RESET))

3287 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

3288 
hi2c
->
XãrSize
--;

3289 
hi2c
->
XãrCouÁ
--;

3291 ià(((
ITFÏgs
 & 
I2C_FLAG_TXIS
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TXI
) != RESET))

3294 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

3295 
hi2c
->
XãrSize
--;

3296 
hi2c
->
XãrCouÁ
--;

3298 ià(((
ITFÏgs
 & 
I2C_FLAG_TCR
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TCI
) != RESET))

3300 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

3302 
devadd»ss
 = (
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_SADD
);

3304 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

3306 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

3307 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
devadd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

3311 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

3312 ià(
hi2c
->
XãrO±iÚs
 !ð
I2C_NO_OPTION_FRAME
)

3314 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
devadd»ss
, hi2c->
XãrSize
, hi2c->
XãrO±iÚs
, 
I2C_NO_STARTSTOP
);

3318 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
devadd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

3325 ià(
	`I2C_GET_STOP_MODE
(
hi2c
è!ð
I2C_AUTOEND_MODE
)

3328 
	`I2C_ITMa¡”Sequ’tŸlC¶t
(
hi2c
);

3334 
	`I2C_ITE¼Ü
(
hi2c
, 
HAL_I2C_ERROR_SIZE
);

3338 ià(((
ITFÏgs
 & 
I2C_FLAG_TC
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TCI
) != RESET))

3340 ià(
hi2c
->
XãrCouÁ
 == 0U)

3342 ià(
	`I2C_GET_STOP_MODE
(
hi2c
è!ð
I2C_AUTOEND_MODE
)

3345 ià(
hi2c
->
XãrO±iÚs
 =ð
I2C_NO_OPTION_FRAME
)

3348 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_STOP
;

3353 
	`I2C_ITMa¡”Sequ’tŸlC¶t
(
hi2c
);

3361 
	`I2C_ITE¼Ü
(
hi2c
, 
HAL_I2C_ERROR_SIZE
);

3365 ià(((
ITFÏgs
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_STOPI
) != RESET))

3368 
	`I2C_ITMa¡”C¶t
(
hi2c
, 
ITFÏgs
);

3372 
	`__HAL_UNLOCK
(
hi2c
);

3374  
HAL_OK
;

3375 
	}
}

3385 
HAL_StusTy³Def
 
	$I2C_SÏve_ISR_IT
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
)

3388 
	`__HAL_LOCK
(
hi2c
);

3390 ià(((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_NACKI
) != RESET))

3396 ià(
hi2c
->
XãrCouÁ
 == 0U)

3398 ià(((
hi2c
->
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (hi2c->XãrO±iÚ =ð
I2C_LAST_FRAME
)) && \

3399 (
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
))

3402 
	`I2C_ITLi¡’C¶t
(
hi2c
, 
ITFÏgs
);

3404 ià((
hi2c
->
XãrO±iÚs
 !ð
I2C_NO_OPTION_FRAME
è&& (hi2c->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
))

3407 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3410 
	`I2C_Flush_TXDR
(
hi2c
);

3414 
	`I2C_ITSÏveSequ’tŸlC¶t
(
hi2c
);

3419 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3426 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3429 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3432 ià(((
ITFÏgs
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_RXI
) != RESET))

3434 ià(
hi2c
->
XãrCouÁ
 > 0U)

3437 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

3438 
hi2c
->
XãrSize
--;

3439 
hi2c
->
XãrCouÁ
--;

3442 ià((
hi2c
->
XãrCouÁ
 == 0U) && \

3443 (
hi2c
->
XãrO±iÚs
 !ð
I2C_NO_OPTION_FRAME
))

3446 
	`I2C_ITSÏveSequ’tŸlC¶t
(
hi2c
);

3449 ià(((
ITFÏgs
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_ADDRI
) != RESET))

3451 
	`I2C_ITAddrC¶t
(
hi2c
, 
ITFÏgs
);

3453 ià(((
ITFÏgs
 & 
I2C_FLAG_TXIS
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TXI
) != RESET))

3459 ià(
hi2c
->
XãrCouÁ
 > 0U)

3462 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

3463 
hi2c
->
XãrCouÁ
--;

3464 
hi2c
->
XãrSize
--;

3468 ià((
hi2c
->
XãrO±iÚs
 =ð
I2C_NEXT_FRAME
è|| (hi2c->XãrO±iÚ =ð
I2C_FIRST_FRAME
))

3472 
	`I2C_ITSÏveSequ’tŸlC¶t
(
hi2c
);

3478 ià(((
ITFÏgs
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_STOPI
) != RESET))

3481 
	`I2C_ITSÏveC¶t
(
hi2c
, 
ITFÏgs
);

3485 
	`__HAL_UNLOCK
(
hi2c
);

3487  
HAL_OK
;

3488 
	}
}

3498 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ISR_DMA
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
)

3500 
ušt16_t
 
devadd»ss
 = 0U;

3501 
ušt32_t
 
xãrmode
 = 0U;

3504 
	`__HAL_LOCK
(
hi2c
);

3506 ià(((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_NACKI
) != RESET))

3509 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3512 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3517 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_CPLT_IT
);

3520 
	`I2C_Flush_TXDR
(
hi2c
);

3522 ià(((
ITFÏgs
 & 
I2C_FLAG_TCR
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TCI
) != RESET))

3525 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_TCI
);

3527 ià(
hi2c
->
XãrCouÁ
 != 0U)

3530 
devadd»ss
 = (
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_SADD
);

3533 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

3535 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

3536 
xãrmode
 = 
I2C_RELOAD_MODE
;

3540 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

3541 
xãrmode
 = 
I2C_AUTOEND_MODE
;

3545 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
devadd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_NO_STARTSTOP
);

3548 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

3551 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

3553 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_RXDMAEN
;

3557 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_TXDMAEN
;

3564 
	`I2C_ITE¼Ü
(
hi2c
, 
HAL_I2C_ERROR_SIZE
);

3567 ià(((
ITFÏgs
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_STOPI
) != RESET))

3570 
	`I2C_ITMa¡”C¶t
(
hi2c
, 
ITFÏgs
);

3574 
	`__HAL_UNLOCK
(
hi2c
);

3576  
HAL_OK
;

3577 
	}
}

3587 
HAL_StusTy³Def
 
	$I2C_SÏve_ISR_DMA
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
)

3590 
	`__HAL_LOCK
(
hi2c
);

3592 ià(((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_NACKI
) != RESET))

3598 ià(
	`I2C_GET_DMA_REMAIN_DATA
(
hi2c
) == 0U)

3601 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3607 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3610 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3613 ià(((
ITFÏgs
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_ADDRI
) != RESET))

3616 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3618 ià(((
ITFÏgs
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_STOPI
) != RESET))

3621 
	`I2C_ITSÏveC¶t
(
hi2c
, 
ITFÏgs
);

3625 
	`__HAL_UNLOCK
(
hi2c
);

3627  
HAL_OK
;

3628 
	}
}

3642 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

3644 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, 
MemAddSize
, 
I2C_RELOAD_MODE
, 
I2C_GENERATE_START_WRITE
);

3647 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3649 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3651  
HAL_ERROR
;

3655  
HAL_TIMEOUT
;

3660 ià(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

3663 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3669 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

3672 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3674 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3676  
HAL_ERROR
;

3680  
HAL_TIMEOUT
;

3685 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3689 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3691  
HAL_TIMEOUT
;

3694  
HAL_OK
;

3695 
	}
}

3709 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

3711 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, 
MemAddSize
, 
I2C_SOFTEND_MODE
, 
I2C_GENERATE_START_WRITE
);

3714 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3716 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3718  
HAL_ERROR
;

3722  
HAL_TIMEOUT
;

3727 ià(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

3730 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3736 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

3739 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3741 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3743  
HAL_ERROR
;

3747  
HAL_TIMEOUT
;

3752 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3756 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TC
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3758  
HAL_TIMEOUT
;

3761  
HAL_OK
;

3762 
	}
}

3770 
	$I2C_ITAddrC¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
)

3772 
ušt8_t
 
ŒªsãrdœeùiÚ
 = 0U;

3773 
ušt16_t
 
¦av—ddrcode
 = 0U;

3774 
ušt16_t
 
owÇdd1code
 = 0U;

3775 
ušt16_t
 
owÇdd2code
 = 0U;

3778 
	`UNUSED
(
ITFÏgs
);

3781 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) == HAL_I2C_STATE_LISTEN)

3783 
ŒªsãrdœeùiÚ
 = 
	`I2C_GET_DIR
(
hi2c
);

3784 
¦av—ddrcode
 = 
	`I2C_GET_ADDR_MATCH
(
hi2c
);

3785 
owÇdd1code
 = 
	`I2C_GET_OWN_ADDRESS1
(
hi2c
);

3786 
owÇdd2code
 = 
	`I2C_GET_OWN_ADDRESS2
(
hi2c
);

3789 ià(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

3791 ià((
¦av—ddrcode
 & 
SÏveAddr_MSK
è=ð((
owÇdd1code
 >> 
SÏveAddr_SHIFT
) & SlaveAddr_MSK))

3793 
¦av—ddrcode
 = 
owÇdd1code
;

3794 
hi2c
->
AddrEv’tCouÁ
++;

3795 ià(
hi2c
->
AddrEv’tCouÁ
 == 2U)

3798 
hi2c
->
AddrEv’tCouÁ
 = 0U;

3801 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3804 
	`__HAL_UNLOCK
(
hi2c
);

3807 
	`HAL_I2C_AddrC®lback
(
hi2c
, 
ŒªsãrdœeùiÚ
, 
¦av—ddrcode
);

3812 
¦av—ddrcode
 = 
owÇdd2code
;

3815 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

3818 
	`__HAL_UNLOCK
(
hi2c
);

3821 
	`HAL_I2C_AddrC®lback
(
hi2c
, 
ŒªsãrdœeùiÚ
, 
¦av—ddrcode
);

3828 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

3831 
	`__HAL_UNLOCK
(
hi2c
);

3834 
	`HAL_I2C_AddrC®lback
(
hi2c
, 
ŒªsãrdœeùiÚ
, 
¦av—ddrcode
);

3841 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3844 
	`__HAL_UNLOCK
(
hi2c
);

3846 
	}
}

3853 
	$I2C_ITMa¡”Sequ’tŸlC¶t
(
I2C_HªdËTy³Def
 *
hi2c
)

3856 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3860 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3862 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3863 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_TX
;

3864 
hi2c
->
XãrISR
 = 
NULL
;

3867 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

3870 
	`__HAL_UNLOCK
(
hi2c
);

3873 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3878 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3879 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_RX
;

3880 
hi2c
->
XãrISR
 = 
NULL
;

3883 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

3886 
	`__HAL_UNLOCK
(
hi2c
);

3889 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

3891 
	}
}

3898 
	$I2C_ITSÏveSequ’tŸlC¶t
(
I2C_HªdËTy³Def
 *
hi2c
)

3901 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3903 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
)

3906 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

3907 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_TX
;

3910 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

3913 
	`__HAL_UNLOCK
(
hi2c
);

3916 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

3919 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
)

3922 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

3923 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_RX
;

3926 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

3929 
	`__HAL_UNLOCK
(
hi2c
);

3932 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

3934 
	}
}

3942 
	$I2C_ITMa¡”C¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
)

3945 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

3948 
	`I2C_RESET_CR2
(
hi2c
);

3951 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3952 
hi2c
->
XãrISR
 = 
NULL
;

3953 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3955 ià((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
)

3958 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3961 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3965 
	`I2C_Flush_TXDR
(
hi2c
);

3968 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
 | 
I2C_XFER_RX_IT
);

3971 ià((
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
è|| (hi2c->
S‹
 =ð
HAL_I2C_STATE_ABORT
))

3974 
	`I2C_ITE¼Ü
(
hi2c
, hi2c->
E¼ÜCode
);

3977 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3979 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3981 ià(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3983 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3986 
	`__HAL_UNLOCK
(
hi2c
);

3989 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

3993 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3996 
	`__HAL_UNLOCK
(
hi2c
);

3999 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

4003 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

4005 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4007 ià(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

4009 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4012 
	`__HAL_UNLOCK
(
hi2c
);

4014 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

4018 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4021 
	`__HAL_UNLOCK
(
hi2c
);

4023 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

4026 
	}
}

4034 
	$I2C_ITSÏveC¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
)

4037 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

4040 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

4043 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_TX_IT
 | 
I2C_XFER_RX_IT
);

4046 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

4049 
	`I2C_RESET_CR2
(
hi2c
);

4052 
	`I2C_Flush_TXDR
(
hi2c
);

4055 ià(((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_TXDMAEN
) == I2C_CR1_TXDMAEN) ||

4056 ((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_RXDMAEN
) == I2C_CR1_RXDMAEN))

4058 
hi2c
->
XãrCouÁ
 = 
	`I2C_GET_DMA_REMAIN_DATA
(hi2c);

4062 ià(
hi2c
->
XãrCouÁ
 != 0U)

4065 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

4069 ià(((
ITFÏgs
 & 
I2C_FLAG_RXNE
è!ð
RESET
))

4072 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

4074 ià((
hi2c
->
XãrSize
 > 0U))

4076 
hi2c
->
XãrSize
--;

4077 
hi2c
->
XãrCouÁ
--;

4080 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

4084 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4085 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4086 
hi2c
->
XãrISR
 = 
NULL
;

4088 ià(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

4091 
	`I2C_ITE¼Ü
(
hi2c
, hi2c->
E¼ÜCode
);

4094 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

4097 
	`I2C_ITLi¡’C¶t
(
hi2c
, 
ITFÏgs
);

4100 ià(
hi2c
->
XãrO±iÚs
 !ð
I2C_NO_OPTION_FRAME
)

4102 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4103 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4106 
	`__HAL_UNLOCK
(
hi2c
);

4109 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4112 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

4114 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4117 
	`__HAL_UNLOCK
(
hi2c
);

4120 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

4124 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4127 
	`__HAL_UNLOCK
(
hi2c
);

4130 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

4132 
	}
}

4140 
	$I2C_ITLi¡’C¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
)

4143 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4144 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4145 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4146 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4147 
hi2c
->
XãrISR
 = 
NULL
;

4150 ià(((
ITFÏgs
 & 
I2C_FLAG_RXNE
è!ð
RESET
))

4153 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

4155 ià((
hi2c
->
XãrSize
 > 0U))

4157 
hi2c
->
XãrSize
--;

4158 
hi2c
->
XãrCouÁ
--;

4161 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

4166 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_RX_IT
 | 
I2C_XFER_TX_IT
);

4169 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4172 
	`__HAL_UNLOCK
(
hi2c
);

4175 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4176 
	}
}

4184 
	$I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
E¼ÜCode
)

4187 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4188 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4189 
hi2c
->
XãrCouÁ
 = 0U;

4192 
hi2c
->
E¼ÜCode
 |= ErrorCode;

4195 ià((
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
) ||

4196 (
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
) ||

4197 (
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4200 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
 | 
I2C_XFER_TX_IT
);

4203 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4204 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4205 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

4210 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_RX_IT
 | 
I2C_XFER_TX_IT
);

4214 ià(
hi2c
->
S‹
 !ð
HAL_I2C_STATE_ABORT
)

4217 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4219 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4220 
hi2c
->
XãrISR
 = 
NULL
;

4224 ià((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_TXDMAEN
) == I2C_CR1_TXDMAEN)

4226 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_TXDMAEN
;

4230 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4233 
	`__HAL_UNLOCK
(
hi2c
);

4236 ià(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm©x
è!ð
HAL_OK
)

4239 
hi2c
->
hdm©x
->
	`XãrAbÜtC®lback
(hi2c->hdmatx);

4243 ià((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_RXDMAEN
) == I2C_CR1_RXDMAEN)

4245 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_RXDMAEN
;

4249 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4252 
	`__HAL_UNLOCK
(
hi2c
);

4255 ià(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm¬x
è!ð
HAL_OK
)

4258 
hi2c
->
hdm¬x
->
	`XãrAbÜtC®lback
(hi2c->hdmarx);

4261 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

4263 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4266 
	`__HAL_UNLOCK
(
hi2c
);

4269 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

4274 
	`__HAL_UNLOCK
(
hi2c
);

4277 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

4279 
	}
}

4286 
	$I2C_Flush_TXDR
(
I2C_HªdËTy³Def
 *
hi2c
)

4290 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXIS
è!ð
RESET
)

4292 
hi2c
->
In¡ªû
->
TXDR
 = 0x00U;

4296 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXE
è=ð
RESET
)

4298 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_TXE
);

4300 
	}
}

4307 
	$I2C_DMAMa¡”T¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4309 
I2C_HªdËTy³Def
 *
hi2c
 = (I2C_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

4312 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_TXDMAEN
;

4315 ià(
hi2c
->
XãrCouÁ
 == 0U)

4318 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_CPLT_IT
);

4324 
hi2c
->
pBuffPŒ
 +ðhi2c->
XãrSize
;

4327 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

4329 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

4333 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

4337 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
TXDR
, hi2c->
XãrSize
);

4340 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RELOAD_IT
);

4342 
	}
}

4349 
	$I2C_DMASÏveT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4352 
	`UNUSED
(
hdma
);

4357 
	}
}

4364 
	$I2C_DMAMa¡”ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4366 
I2C_HªdËTy³Def
 *
hi2c
 = (I2C_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

4369 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_RXDMAEN
;

4372 ià(
hi2c
->
XãrCouÁ
 == 0U)

4375 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_CPLT_IT
);

4381 
hi2c
->
pBuffPŒ
 +ðhi2c->
XãrSize
;

4384 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

4386 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

4390 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

4394 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
RXDR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

4397 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RELOAD_IT
);

4399 
	}
}

4406 
	$I2C_DMASÏveReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4409 
	`UNUSED
(
hdma
);

4414 
	}
}

4421 
	$I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

4423 
I2C_HªdËTy³Def
 *
hi2c
 = (I2C_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

4426 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

4429 
	`I2C_ITE¼Ü
(
hi2c
, 
HAL_I2C_ERROR_DMA
);

4430 
	}
}

4438 
	$I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

4440 
I2C_HªdËTy³Def
 *
hi2c
 = (I2C_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

4443 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

4446 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

4447 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

4450 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

4452 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4455 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

4460 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

4462 
	}
}

4474 
HAL_StusTy³Def
 
	$I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

4476 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è=ð
Stus
)

4479 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

4481 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4483 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4484 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4487 
	`__HAL_UNLOCK
(
hi2c
);

4488  
HAL_TIMEOUT
;

4492  
HAL_OK
;

4493 
	}
}

4503 
HAL_StusTy³Def
 
	$I2C_Wa™OnTXISFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4505 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXIS
è=ð
RESET
)

4508 ià(
	`I2C_IsAcknowËdgeFažed
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4510  
HAL_ERROR
;

4514 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

4516 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4518 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

4519 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4520 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4523 
	`__HAL_UNLOCK
(
hi2c
);

4525  
HAL_TIMEOUT
;

4529  
HAL_OK
;

4530 
	}
}

4540 
HAL_StusTy³Def
 
	$I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4542 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
RESET
)

4545 ià(
	`I2C_IsAcknowËdgeFažed
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4547  
HAL_ERROR
;

4551 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4553 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

4554 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4555 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4558 
	`__HAL_UNLOCK
(
hi2c
);

4560  
HAL_TIMEOUT
;

4563  
HAL_OK
;

4564 
	}
}

4574 
HAL_StusTy³Def
 
	$I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4576 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
RESET
)

4579 ià(
	`I2C_IsAcknowËdgeFažed
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4581  
HAL_ERROR
;

4585 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
SET
)

4588 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

4591 
	`I2C_RESET_CR2
(
hi2c
);

4593 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

4594 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4595 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4598 
	`__HAL_UNLOCK
(
hi2c
);

4600  
HAL_ERROR
;

4604 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4606 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

4607 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4610 
	`__HAL_UNLOCK
(
hi2c
);

4612  
HAL_TIMEOUT
;

4615  
HAL_OK
;

4616 
	}
}

4626 
HAL_StusTy³Def
 
	$I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4628 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
SET
)

4632 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
RESET
)

4635 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

4637 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4639 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4640 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4643 
	`__HAL_UNLOCK
(
hi2c
);

4644  
HAL_TIMEOUT
;

4650 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4653 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

4656 
	`I2C_Flush_TXDR
(
hi2c
);

4659 
	`I2C_RESET_CR2
(
hi2c
);

4661 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_AF
;

4662 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4663 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4666 
	`__HAL_UNLOCK
(
hi2c
);

4668  
HAL_ERROR
;

4670  
HAL_OK
;

4671 
	}
}

4692 
	$I2C_T¿nsãrCÚfig
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 
Size
, 
ušt32_t
 
Mode
, ušt32_ˆ
Reque¡
)

4695 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

4696 
	`as£¹_·¿m
(
	`IS_TRANSFER_MODE
(
Mode
));

4697 
	`as£¹_·¿m
(
	`IS_TRANSFER_REQUEST
(
Reque¡
));

4700 
	`MODIFY_REG
(
hi2c
->
In¡ªû
->
CR2
, ((
I2C_CR2_SADD
 | 
I2C_CR2_NBYTES
 | 
I2C_CR2_RELOAD
 | 
I2C_CR2_AUTOEND
 | (
I2C_CR2_RD_WRN
 & (
ušt32_t
)(
Reque¡
 >> (31U - 
I2C_CR2_RD_WRN_Pos
))è| 
I2C_CR2_START
 | 
I2C_CR2_STOP
)), \

4701 (
ušt32_t
)(((ušt32_t)
DevAdd»ss
 & 
I2C_CR2_SADD
è| (((ušt32_t)
Size
 << 
I2C_CR2_NBYTES_Pos
è& 
I2C_CR2_NBYTES
è| (ušt32_t)
Mode
 | (ušt32_t)
Reque¡
));

4702 
	}
}

4711 
HAL_StusTy³Def
 
	$I2C_EÇbË_IRQ
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
IÁ”ru±Reque¡
)

4713 
ušt32_t
 
tmpi¤
 = 0U;

4715 ià((
hi2c
->
XãrISR
 =ð
I2C_Ma¡”_ISR_DMA
) || \

4716 (
hi2c
->
XãrISR
 =ð
I2C_SÏve_ISR_DMA
))

4718 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_LISTEN_IT
) == I2C_XFER_LISTEN_IT)

4721 
tmpi¤
 |ð
I2C_IT_ADDRI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4724 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_ERROR_IT
) == I2C_XFER_ERROR_IT)

4727 
tmpi¤
 |ð
I2C_IT_ERRI
 | 
I2C_IT_NACKI
;

4730 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_CPLT_IT
) == I2C_XFER_CPLT_IT)

4733 
tmpi¤
 |ð
I2C_IT_STOPI
;

4736 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_RELOAD_IT
) == I2C_XFER_RELOAD_IT)

4739 
tmpi¤
 |ð
I2C_IT_TCI
;

4744 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_LISTEN_IT
) == I2C_XFER_LISTEN_IT)

4747 
tmpi¤
 |ð
I2C_IT_ADDRI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4750 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_TX_IT
) == I2C_XFER_TX_IT)

4753 
tmpi¤
 |ð
I2C_IT_ERRI
 | 
I2C_IT_TCI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_TXI
;

4756 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_RX_IT
) == I2C_XFER_RX_IT)

4759 
tmpi¤
 |ð
I2C_IT_ERRI
 | 
I2C_IT_TCI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_RXI
;

4762 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_CPLT_IT
) == I2C_XFER_CPLT_IT)

4765 
tmpi¤
 |ð
I2C_IT_STOPI
;

4772 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
tmpi¤
);

4774  
HAL_OK
;

4775 
	}
}

4784 
HAL_StusTy³Def
 
	$I2C_Di§bË_IRQ
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
IÁ”ru±Reque¡
)

4786 
ušt32_t
 
tmpi¤
 = 0U;

4788 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_TX_IT
) == I2C_XFER_TX_IT)

4791 
tmpi¤
 |ð
I2C_IT_TCI
 | 
I2C_IT_TXI
;

4793 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) != HAL_I2C_STATE_LISTEN)

4796 
tmpi¤
 |ð
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4800 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_RX_IT
) == I2C_XFER_RX_IT)

4803 
tmpi¤
 |ð
I2C_IT_TCI
 | 
I2C_IT_RXI
;

4805 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) != HAL_I2C_STATE_LISTEN)

4808 
tmpi¤
 |ð
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4812 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_LISTEN_IT
) == I2C_XFER_LISTEN_IT)

4815 
tmpi¤
 |ð
I2C_IT_ADDRI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4818 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_ERROR_IT
) == I2C_XFER_ERROR_IT)

4821 
tmpi¤
 |ð
I2C_IT_ERRI
 | 
I2C_IT_NACKI
;

4824 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_CPLT_IT
) == I2C_XFER_CPLT_IT)

4827 
tmpi¤
 |ð
I2C_IT_STOPI
;

4830 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_RELOAD_IT
) == I2C_XFER_RELOAD_IT)

4833 
tmpi¤
 |ð
I2C_IT_TCI
;

4839 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
tmpi¤
);

4841  
HAL_OK
;

4842 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c

66 
	~"¡m32l0xx_h®.h
"

77 #ifdeà
HAL_I2C_MODULE_ENABLED


113 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
)

116 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

117 
	`as£¹_·¿m
(
	`IS_I2C_ANALOG_FILTER
(
AÇlogFž‹r
));

119 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

122 
	`__HAL_LOCK
(
hi2c
);

124 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

127 
	`__HAL_I2C_DISABLE
(
hi2c
);

130 
hi2c
->
In¡ªû
->
CR1
 &ð~(
I2C_CR1_ANFOFF
);

133 
hi2c
->
In¡ªû
->
CR1
 |ð
AÇlogFž‹r
;

135 
	`__HAL_I2C_ENABLE
(
hi2c
);

137 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

140 
	`__HAL_UNLOCK
(
hi2c
);

142  
HAL_OK
;

146  
HAL_BUSY
;

148 
	}
}

157 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
)

159 
ušt32_t
 
tm´eg
 = 0U;

162 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

163 
	`as£¹_·¿m
(
	`IS_I2C_DIGITAL_FILTER
(
Dig™®Fž‹r
));

165 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

168 
	`__HAL_LOCK
(
hi2c
);

170 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

173 
	`__HAL_I2C_DISABLE
(
hi2c
);

176 
tm´eg
 = 
hi2c
->
In¡ªû
->
CR1
;

179 
tm´eg
 &ð~(
I2C_CR1_DNF
);

182 
tm´eg
 |ð
Dig™®Fž‹r
 << 8U;

185 
hi2c
->
In¡ªû
->
CR1
 = 
tm´eg
;

187 
	`__HAL_I2C_ENABLE
(
hi2c
);

189 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

192 
	`__HAL_UNLOCK
(
hi2c
);

194  
HAL_OK
;

198  
HAL_BUSY
;

200 
	}
}

208 
HAL_StusTy³Def
 
	$HAL_I2CEx_EÇbËWakeUp
(
I2C_HªdËTy³Def
 *
hi2c
)

211 
	`as£¹_·¿m
(
	`IS_I2C_WAKEUP_FROMSTOP_INSTANCE
(
hi2c
->
In¡ªû
));

213 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

216 
	`__HAL_LOCK
(
hi2c
);

218 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

221 
	`__HAL_I2C_DISABLE
(
hi2c
);

224 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_WUPEN
;

226 
	`__HAL_I2C_ENABLE
(
hi2c
);

228 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

231 
	`__HAL_UNLOCK
(
hi2c
);

233  
HAL_OK
;

237  
HAL_BUSY
;

239 
	}
}

247 
HAL_StusTy³Def
 
	$HAL_I2CEx_Di§bËWakeUp
(
I2C_HªdËTy³Def
 *
hi2c
)

250 
	`as£¹_·¿m
(
	`IS_I2C_WAKEUP_FROMSTOP_INSTANCE
(
hi2c
->
In¡ªû
));

252 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

255 
	`__HAL_LOCK
(
hi2c
);

257 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

260 
	`__HAL_I2C_DISABLE
(
hi2c
);

263 
hi2c
->
In¡ªû
->
CR1
 &ð~(
I2C_CR1_WUPEN
);

265 
	`__HAL_I2C_ENABLE
(
hi2c
);

267 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

270 
	`__HAL_UNLOCK
(
hi2c
);

272  
HAL_OK
;

276  
HAL_BUSY
;

278 
	}
}

295 
	$HAL_I2CEx_EÇbËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
)

298 
	`as£¹_·¿m
(
	`IS_I2C_FASTMODEPLUS
(
CÚfigFa¡ModePlus
));

301 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

304 
	`SET_BIT
(
SYSCFG
->
CFGR2
, (
ušt32_t
)
CÚfigFa¡ModePlus
);

305 
	}
}

322 
	$HAL_I2CEx_Di§bËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
)

325 
	`as£¹_·¿m
(
	`IS_I2C_FASTMODEPLUS
(
CÚfigFa¡ModePlus
));

328 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

331 
	`CLEAR_BIT
(
SYSCFG
->
CFGR2
, (
ušt32_t
)
CÚfigFa¡ModePlus
);

332 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c

43 
	~"¡m32l0xx_h®.h
"

45 #ifdeà
HAL_PWR_MODULE_ENABLED


61 
	#PVD_MODE_IT
 ((
ušt32_t
)0x00010000U)

	)

62 
	#PVD_MODE_EVT
 ((
ušt32_t
)0x00020000U)

	)

63 
	#PVD_RISING_EDGE
 ((
ušt32_t
)0x00000001U)

	)

64 
	#PVD_FALLING_EDGE
 ((
ušt32_t
)0x00000002U)

	)

94 
	$HAL_PWR_DeIn™
()

96 
	`__HAL_RCC_PWR_FORCE_RESET
();

97 
	`__HAL_RCC_PWR_RELEASE_RESET
();

98 
	}
}

340 
	$HAL_PWR_EÇbËBkUpAcûss
()

343 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

344 
	}
}

353 
	$HAL_PWR_Di§bËBkUpAcûss
()

356 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

357 
	}
}

368 
	$HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
)

371 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
sCÚfigPVD
->
PVDLev–
));

372 
	`as£¹_·¿m
(
	`IS_PWR_PVD_MODE
(
sCÚfigPVD
->
Mode
));

375 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_PLS
, 
sCÚfigPVD
->
PVDLev–
);

378 
	`__HAL_PWR_PVD_EXTI_DISABLE_EVENT
();

379 
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
();

380 
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

381 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();

384 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_IT
) == PVD_MODE_IT)

386 
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
();

390 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_EVT
) == PVD_MODE_EVT)

392 
	`__HAL_PWR_PVD_EXTI_ENABLE_EVENT
();

396 if((
sCÚfigPVD
->
Mode
 & 
PVD_RISING_EDGE
) == PVD_RISING_EDGE)

398 
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();

401 if((
sCÚfigPVD
->
Mode
 & 
PVD_FALLING_EDGE
) == PVD_FALLING_EDGE)

403 
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

405 
	}
}

411 
	$HAL_PWR_EÇbËPVD
()

414 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_PVDE
);

415 
	}
}

421 
	$HAL_PWR_Di§bËPVD
()

424 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_PVDE
);

425 
	}
}

436 
	$HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

439 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

441 
	`SET_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

442 
	}
}

453 
	$HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

456 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

458 
	`CLEAR_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

459 
	}
}

476 
	$HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
)

478 
ušt32_t
 
tm´eg
 = 0U;

480 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

481 
	`as£¹_·¿m
(
	`IS_PWR_SLEEP_ENTRY
(
SLEEPEÁry
));

484 
tm´eg
 = 
PWR
->
CR
;

487 
	`CLEAR_BIT
(
tm´eg
, (
PWR_CR_PDDS
 | 
PWR_CR_LPSDSR
));

490 
	`SET_BIT
(
tm´eg
, 
ReguÏtÜ
);

493 
PWR
->
CR
 = 
tm´eg
;

496 
	`CLEAR_BIT
(
SCB
->
SCR
, 
SCB_SCR_SLEEPDEEP_Msk
);

499 if(
SLEEPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

502 
	`__WFI
();

507 
	`__SEV
();

508 
	`__WFE
();

509 
	`__WFE
();

511 
	}
}

537 
	$HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

539 
ušt32_t
 
tm´eg
 = 0U;

542 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

543 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

546 
tm´eg
 = 
PWR
->
CR
;

549 
	`CLEAR_BIT
(
tm´eg
, (
PWR_CR_PDDS
 | 
PWR_CR_LPSDSR
));

552 
	`SET_BIT
(
tm´eg
, 
ReguÏtÜ
);

555 
PWR
->
CR
 = 
tm´eg
;

558 
	`SET_BIT
(
SCB
->
SCR
, 
SCB_SCR_SLEEPDEEP_Msk
);

561 if(
STOPEÁry
 =ð
PWR_STOPENTRY_WFI
)

564 
	`__WFI
();

569 
	`__SEV
();

570 
	`__WFE
();

571 
	`__WFE
();

575 
	`CLEAR_BIT
(
SCB
->
SCR
, 
SCB_SCR_SLEEPDEEP_Msk
);

577 
	}
}

592 
	$HAL_PWR_EÁ”STANDBYMode
()

595 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_PDDS
);

598 
	`SET_BIT
(
SCB
->
SCR
, 
SCB_SCR_SLEEPDEEP_Msk
);

601 #ià
	`defšed
 ( 
__CC_ARM
)

602 
	`__fÜû_¡Ües
();

605 
	`__WFI
();

606 
	}
}

616 
	$HAL_PWR_EÇbËSË•OnEx™
()

619 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

620 
	}
}

629 
	$HAL_PWR_Di§bËSË•OnEx™
()

632 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

633 
	}
}

642 
	$HAL_PWR_EÇbËSEVOnP’d
()

645 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

646 
	}
}

655 
	$HAL_PWR_Di§bËSEVOnP’d
()

658 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

659 
	}
}

666 
	$HAL_PWR_PVD_IRQHªdËr
()

669 if(
	`__HAL_PWR_PVD_EXTI_GET_FLAG
(è!ð
RESET
)

672 
	`HAL_PWR_PVDC®lback
();

675 
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
();

677 
	}
}

683 
__w—k
 
	$HAL_PWR_PVDC®lback
()

688 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c

42 
	~"¡m32l0xx_h®.h
"

44 #ifdeà
HAL_PWR_MODULE_ENABLED


60 
	#PWR_FLAG_SETTING_DELAY_US
 50U

	)

86 
ušt32_t
 
	$HAL_PWREx_G‘VÞgeRªge
()

88  (
PWR
->
CR
 & 
PWR_CR_VOS
);

89 
	}
}

99 
	$HAL_PWREx_EÇbËFa¡WakeUp
()

102 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FWU
);

103 
	}
}

109 
	$HAL_PWREx_Di§bËFa¡WakeUp
()

112 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FWU
);

113 
	}
}

119 
	$HAL_PWREx_EÇbËUÉ¿LowPow”
()

122 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_ULP
);

123 
	}
}

129 
	$HAL_PWREx_Di§bËUÉ¿LowPow”
()

132 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_ULP
);

133 
	}
}

147 
	$HAL_PWREx_EÇbËLowPow”RunMode
()

150 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_LPSDSR
);

151 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_LPRUN
);

152 
	}
}

162 
HAL_StusTy³Def
 
	$HAL_PWREx_Di§bËLowPow”RunMode
()

164 
ušt32_t
 
wa™_loÝ_šdex
 = 0U;

167 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_LPRUN
);

168 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_LPSDSR
);

171 
wa™_loÝ_šdex
 = (
PWR_FLAG_SETTING_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000U));

173 (
wa™_loÝ_šdex
 !ð0Uè&& (
	`HAL_IS_BIT_SET
(
PWR
->
CSR
, 
PWR_CSR_REGLPF
)))

175 
wa™_loÝ_šdex
--;

178 ià(
	`HAL_IS_BIT_SET
(
PWR
->
CSR
, 
PWR_CSR_REGLPF
))

180  
HAL_TIMEOUT
;

183  
HAL_OK
;

184 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c

80 
	~"¡m32l0xx_h®.h
"

91 #ifdeà
HAL_RCC_MODULE_ENABLED


99 
	#RCC_CFGR_PLLMUL_BITNUMBER
 
RCC_CFGR_PLLMUL_Pos


	)

100 
	#RCC_CFGR_PLLDIV_BITNUMBER
 
RCC_CFGR_PLLDIV_Pos


	)

101 
	#RCC_CFGR_HPRE_BITNUMBER
 
RCC_CFGR_HPRE_Pos


	)

102 
	#RCC_CFGR_PPRE1_BITNUMBER
 
RCC_CFGR_PPRE1_Pos


	)

103 
	#RCC_CFGR_PPRE2_BITNUMBER
 
RCC_CFGR_PPRE2_Pos


	)

105 
	#RCC_ICSCR_MSIRANGE_BITNUMBER
 
RCC_ICSCR_MSIRANGE_Pos


	)

106 
	#RCC_ICSCR_MSITRIM_BITNUMBER
 
RCC_ICSCR_MSITRIM_Pos


	)

115 
	#MCO1_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

116 
	#MCO1_GPIO_PORT
 
GPIOA


	)

117 
	#MCO1_PIN
 
GPIO_PIN_8


	)

119 
	#MCO2_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

120 
	#MCO2_GPIO_PORT
 
GPIOA


	)

121 
	#MCO2_PIN
 
GPIO_PIN_9


	)

123 #ià 
defšed
(
STM32L031xx
è|| defšed(
STM32L041xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
) \

124 || 
defšed
(
STM32L072xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L071xx
è|| 
	$defšed
(
STM32L081xx
)

125 
	#MCO3_CLK_ENABLE
(è
	`__HAL_RCC_GPIOB_CLK_ENABLE
()

	)

126 
	#MCO3_GPIO_PORT
 
GPIOB


	)

127 
	#MCO3_PIN
 
GPIO_PIN_13


	)

138 cÚ¡ 
ušt8_t
 
PLLMulTabË
[];

147 
HAL_StusTy³Def
 
	`RCC_S‘FÏshL©’cyFromMSIRªge
(
ušt32_t
 
MSI¿nge
);

271 
	$HAL_RCC_DeIn™
()

273 
__IO
 
ušt32_t
 
tm´eg
;

276 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_MSION
);

279 
	`CLEAR_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_SW
);

282 #ià
	`defšed
(
RCC_CR_CSSHSEON
è&& defšed(
RCC_CR_HSIOUTEN
)

283 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
| 
RCC_CR_HSIKERON
| 
RCC_CR_HSIDIVEN
 | 
RCC_CR_HSIOUTEN
 | \

284 
RCC_CR_HSEON
 | 
RCC_CR_CSSHSEON
 | 
RCC_CR_PLLON
);

285 #–ià!
	`defšed
(
RCC_CR_CSSHSEON
è&& defšed(
RCC_CR_HSIOUTEN
)

286 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
| 
RCC_CR_HSIKERON
| 
RCC_CR_HSIDIVEN
 | 
RCC_CR_HSIOUTEN
 | \

287 
RCC_CR_HSEON
 | 
RCC_CR_PLLON
);

288 #–ià
	`defšed
(
RCC_CR_CSSHSEON
è&& !defšed(
RCC_CR_HSIOUTEN
)

289 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
| 
RCC_CR_HSIKERON
| 
RCC_CR_HSIDIVEN
 | \

290 
RCC_CR_HSEON
 | 
RCC_CR_CSSHSEON
 | 
RCC_CR_PLLON
);

294 
tm´eg
 = 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

295 
	`UNUSED
(
tm´eg
);

298 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
);

301 
	`CLEAR_REG
(
RCC
->
CFGR
);

304 
	`MODIFY_REG
(
RCC
->
ICSCR
, (
RCC_ICSCR_MSIRANGE
 | 
RCC_ICSCR_MSITRIM
), (((
ušt32_t
)0 << 
RCC_ICSCR_MSITRIM_BITNUMBER
è| 
RCC_ICSCR_MSIRANGE_5
));

307 
	`MODIFY_REG
(
RCC
->
ICSCR
, 
RCC_ICSCR_HSITRIM
, ((
ušt32_t
)0x10 << 8));

310 
	`CLEAR_REG
(
RCC
->
CIER
);

313 
Sy¡emCÜeClock
 = 
MSI_VALUE
;

314 
	}
}

330 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

332 
ušt32_t
 
tick¡¬t
 = 0U;

335 
	`as£¹_·¿m
(
RCC_OscIn™SŒuù
 !ð
NULL
);

336 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

339 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

342 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

345 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

346 || ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
è&& (
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
)))

348 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

350  
HAL_ERROR
;

356 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

360 if(
RCC_OscIn™SŒuù
->
HSES‹
 !ð
RCC_HSE_OFF
)

363 
tick¡¬t
 = 
	`HAL_G‘Tick
();

366 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

368 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

370  
HAL_TIMEOUT
;

377 
tick¡¬t
 = 
	`HAL_G‘Tick
();

380 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

382 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

384  
HAL_TIMEOUT
;

391 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

394 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

395 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

398 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

399 || ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
è&& (
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSI
)))

402 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

404  
HAL_ERROR
;

410 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

416 if(
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_OFF
)

419 
	`__HAL_RCC_HSI_CONFIG
(
RCC_OscIn™SŒuù
->
HSIS‹
);

422 
tick¡¬t
 = 
	`HAL_G‘Tick
();

425 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

427 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

429  
HAL_TIMEOUT
;

434 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

439 
	`__HAL_RCC_HSI_DISABLE
();

442 
tick¡¬t
 = 
	`HAL_G‘Tick
();

445 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

447 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

449  
HAL_TIMEOUT
;

456 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_MSI
) == RCC_OSCILLATORTYPE_MSI)

459 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_MSI
) )

461 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_MSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
MSIS‹
 =ð
RCC_MSI_OFF
))

463  
HAL_ERROR
;

469 
	`as£¹_·¿m
(
	`IS_RCC_MSICALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
MSIC®ib¿tiÚV®ue
));

470 
	`as£¹_·¿m
(
	`IS_RCC_MSI_CLOCK_RANGE
(
RCC_OscIn™SŒuù
->
MSIClockRªge
));

475 if(
RCC_OscIn™SŒuù
->
MSIClockRªge
 > 
	`__HAL_RCC_GET_MSI_RANGE
())

478 if(
	`RCC_S‘FÏshL©’cyFromMSIRªge
(
RCC_OscIn™SŒuù
->
MSIClockRªge
è!ð
HAL_OK
)

480  
HAL_ERROR
;

484 
	`__HAL_RCC_MSI_RANGE_CONFIG
(
RCC_OscIn™SŒuù
->
MSIClockRªge
);

486 
	`__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
MSIC®ib¿tiÚV®ue
);

492 
	`__HAL_RCC_MSI_RANGE_CONFIG
(
RCC_OscIn™SŒuù
->
MSIClockRªge
);

494 
	`__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
MSIC®ib¿tiÚV®ue
);

497 if(
	`RCC_S‘FÏshL©’cyFromMSIRªge
(
RCC_OscIn™SŒuù
->
MSIClockRªge
è!ð
HAL_OK
)

499  
HAL_ERROR
;

504 
Sy¡emCÜeClock
 = (32768U * (1U << ((
RCC_OscIn™SŒuù
->
MSIClockRªge
 >> 
RCC_ICSCR_MSIRANGE_BITNUMBER
) + 1U)))

505 >> 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
è>> 
RCC_CFGR_HPRE_BITNUMBER
)];

508 
	`HAL_In™Tick
 (
TICK_INT_PRIORITY
);

514 
	`as£¹_·¿m
(
	`IS_RCC_MSI
(
RCC_OscIn™SŒuù
->
MSIS‹
));

517 if(
RCC_OscIn™SŒuù
->
MSIS‹
 !ð
RCC_MSI_OFF
)

520 
	`__HAL_RCC_MSI_ENABLE
();

523 
tick¡¬t
 = 
	`HAL_G‘Tick
();

526 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_MSIRDY
è=ð
RESET
)

528 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
MSI_TIMEOUT_VALUE
)

530  
HAL_TIMEOUT
;

534 
	`as£¹_·¿m
(
	`IS_RCC_MSICALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
MSIC®ib¿tiÚV®ue
));

535 
	`as£¹_·¿m
(
	`IS_RCC_MSI_CLOCK_RANGE
(
RCC_OscIn™SŒuù
->
MSIClockRªge
));

538 
	`__HAL_RCC_MSI_RANGE_CONFIG
(
RCC_OscIn™SŒuù
->
MSIClockRªge
);

540 
	`__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
MSIC®ib¿tiÚV®ue
);

546 
	`__HAL_RCC_MSI_DISABLE
();

549 
tick¡¬t
 = 
	`HAL_G‘Tick
();

552 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_MSIRDY
è!ð
RESET
)

554 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
MSI_TIMEOUT_VALUE
)

556  
HAL_TIMEOUT
;

563 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

566 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

569 if(
RCC_OscIn™SŒuù
->
LSIS‹
 !ð
RCC_LSI_OFF
)

572 
	`__HAL_RCC_LSI_ENABLE
();

575 
tick¡¬t
 = 
	`HAL_G‘Tick
();

578 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

580 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

582  
HAL_TIMEOUT
;

589 
	`__HAL_RCC_LSI_DISABLE
();

592 
tick¡¬t
 = 
	`HAL_G‘Tick
();

595 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

597 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

599  
HAL_TIMEOUT
;

605 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

607 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

610 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

614 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

616 
	`__HAL_RCC_PWR_CLK_ENABLE
();

617 
pwrþkchªged
 = 
SET
;

620 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

623 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

626 
tick¡¬t
 = 
	`HAL_G‘Tick
();

628 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

630 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

632  
HAL_TIMEOUT
;

638 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

640 if(
RCC_OscIn™SŒuù
->
LSES‹
 !ð
RCC_LSE_OFF
)

643 
tick¡¬t
 = 
	`HAL_G‘Tick
();

646 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

648 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

650  
HAL_TIMEOUT
;

657 
tick¡¬t
 = 
	`HAL_G‘Tick
();

660 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

662 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

664  
HAL_TIMEOUT
;

670 if(
pwrþkchªged
 =ð
SET
)

672 
	`__HAL_RCC_PWR_CLK_DISABLE
();

676 #ià
	`defšed
(
RCC_HSI48_SUPPORT
)

678 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI48
) == RCC_OSCILLATORTYPE_HSI48)

681 
	`as£¹_·¿m
(
	`IS_RCC_HSI48
(
RCC_OscIn™SŒuù
->
HSI48S‹
));

684 if(
RCC_OscIn™SŒuù
->
HSI48S‹
 !ð
RCC_HSI48_OFF
)

687 
	`__HAL_RCC_HSI48_ENABLE
();

690 
tick¡¬t
 = 
	`HAL_G‘Tick
();

693 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI48RDY
è=ð
RESET
)

695 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSI48_TIMEOUT_VALUE
)

697  
HAL_TIMEOUT
;

704 
	`__HAL_RCC_HSI48_DISABLE
();

707 
tick¡¬t
 = 
	`HAL_G‘Tick
();

710 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI48RDY
è!ð
RESET
)

712 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSI48_TIMEOUT_VALUE
)

714  
HAL_TIMEOUT
;

723 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

724 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

727 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

729 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

732 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

733 
	`as£¹_·¿m
(
	`IS_RCC_PLL_MUL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
));

734 
	`as£¹_·¿m
(
	`IS_RCC_PLL_DIV
(
RCC_OscIn™SŒuù
->
PLL
.
PLLDIV
));

737 
	`__HAL_RCC_PLL_DISABLE
();

740 
tick¡¬t
 = 
	`HAL_G‘Tick
();

743 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

745 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

747  
HAL_TIMEOUT
;

752 
	`__HAL_RCC_PLL_CONFIG
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
,

753 
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
,

754 
RCC_OscIn™SŒuù
->
PLL
.
PLLDIV
);

756 
	`__HAL_RCC_PLL_ENABLE
();

759 
tick¡¬t
 = 
	`HAL_G‘Tick
();

762 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

764 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

766  
HAL_TIMEOUT
;

773 
	`__HAL_RCC_PLL_DISABLE
();

776 
tick¡¬t
 = 
	`HAL_G‘Tick
();

779 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

781 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

783  
HAL_TIMEOUT
;

790  
HAL_ERROR
;

794  
HAL_OK
;

795 
	}
}

823 
HAL_StusTy³Def
 
	$HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
)

825 
ušt32_t
 
tick¡¬t
 = 0U;

828 
	`as£¹_·¿m
(
RCC_ClkIn™SŒuù
 !ð
NULL
);

829 
	`as£¹_·¿m
(
	`IS_RCC_CLOCKTYPE
(
RCC_ClkIn™SŒuù
->
ClockTy³
));

830 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FL©’cy
));

837 if(
FL©’cy
 > (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

840 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

844 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

846  
HAL_ERROR
;

851 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

853 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
));

854 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
);

858 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

860 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
));

863 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

866 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

868  
HAL_ERROR
;

872 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

875 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

877  
HAL_ERROR
;

881 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSI
)

884 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

886  
HAL_ERROR
;

893 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_MSIRDY
è=ð
RESET
)

895  
HAL_ERROR
;

898 
	`__HAL_RCC_SYSCLK_CONFIG
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
);

901 
tick¡¬t
 = 
	`HAL_G‘Tick
();

903 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

905 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

907 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

909  
HAL_TIMEOUT
;

913 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

915 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

917 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

919  
HAL_TIMEOUT
;

923 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSI
)

925 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

927 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

929  
HAL_TIMEOUT
;

935 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_MSI
)

937 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

939  
HAL_TIMEOUT
;

945 if(
FL©’cy
 < (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

948 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

952 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

954  
HAL_ERROR
;

959 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

961 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
));

962 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
);

966 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

968 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
));

969 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, ((
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
) << 3));

973 
Sy¡emCÜeClock
 = 
	`HAL_RCC_G‘SysClockF»q
(è>> 
AHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
)>> 
RCC_CFGR_HPRE_BITNUMBER
];

976 
	`HAL_In™Tick
 (
TICK_INT_PRIORITY
);

978  
HAL_OK
;

979 
	}
}

1060 
	$HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
)

1062 
GPIO_In™Ty³Def
 
gpio
 = {0};

1065 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCOx
));

1066 
	`as£¹_·¿m
(
	`IS_RCC_MCODIV
(
RCC_MCODiv
));

1067 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCOSourû
));

1070 
gpio
.
Mode
 = 
GPIO_MODE_AF_PP
;

1071 
gpio
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

1072 
gpio
.
PuÎ
 = 
GPIO_NOPULL
;

1073 if(
RCC_MCOx
 =ð
RCC_MCO1
)

1075 
gpio
.
Pš
 = 
MCO1_PIN
;

1076 
gpio
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

1079 
	`MCO1_CLK_ENABLE
();

1080 
	`HAL_GPIO_In™
(
MCO1_GPIO_PORT
, &
gpio
);

1082 #ià 
	`defšed
(
STM32L031xx
è|| defšed(
STM32L041xx
è|| defšed(
STM32L073xx
è|| defšed(
STM32L083xx
) \

1083 || 
	`defšed
(
STM32L072xx
è|| defšed(
STM32L082xx
è|| defšed(
STM32L071xx
è|| defšed(
STM32L081xx
)

1084 ià(
RCC_MCOx
 =ð
RCC_MCO3
)

1086 
gpio
.
Pš
 = 
MCO3_PIN
;

1087 
gpio
.
AÉ”Ç‹
 = 
GPIO_AF2_MCO
;

1090 
	`MCO3_CLK_ENABLE
();

1091 
	`HAL_GPIO_In™
(
MCO3_GPIO_PORT
, &
gpio
);

1096 
gpio
.
Pš
 = 
MCO2_PIN
;

1097 
gpio
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

1100 
	`MCO2_CLK_ENABLE
();

1101 
	`HAL_GPIO_In™
(
MCO2_GPIO_PORT
, &
gpio
);

1105 
	`__HAL_RCC_MCO1_CONFIG
(
RCC_MCOSourû
, 
RCC_MCODiv
);

1106 
	}
}

1108 #ià
defšed
(
RCC_HSECSS_SUPPORT
)

1118 
	$HAL_RCC_EÇbËCSS
()

1120 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_CSSON
) ;

1121 
	}
}

1154 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

1156 
ušt32_t
 
tm´eg
 = 0, 
¶lm
 = 0, 
¶ld
 = 0, 
¶lvco
 = 0, 
msiþk¿nge
 = 0;

1157 
ušt32_t
 
sysþockäeq
 = 0;

1159 
tm´eg
 = 
RCC
->
CFGR
;

1162 
tm´eg
 & 
RCC_CFGR_SWS
)

1164 
RCC_SYSCLKSOURCE_STATUS_HSI
:

1166 ià((
RCC
->
CR
 & 
RCC_CR_HSIDIVF
) != 0)

1168 
sysþockäeq
 = (
HSI_VALUE
 >> 2);

1172 
sysþockäeq
 = 
HSI_VALUE
;

1176 
RCC_SYSCLKSOURCE_STATUS_HSE
:

1178 
sysþockäeq
 = 
HSE_VALUE
;

1181 
RCC_SYSCLKSOURCE_STATUS_PLLCLK
:

1183 
¶lm
 = 
PLLMulTabË
[(
ušt32_t
)(
tm´eg
 & 
RCC_CFGR_PLLMUL
è>> 
RCC_CFGR_PLLMUL_BITNUMBER
];

1184 
¶ld
 = ((
ušt32_t
)(
tm´eg
 & 
RCC_CFGR_PLLDIV
è>> 
RCC_CFGR_PLLDIV_BITNUMBER
) + 1;

1185 ià(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

1188 
¶lvco
 = (
HSE_VALUE
 * 
¶lm
è/ 
¶ld
;

1192 ià((
RCC
->
CR
 & 
RCC_CR_HSIDIVF
) != 0)

1194 
¶lvco
 = ((
HSI_VALUE
 >> 2è* 
¶lm
è/ 
¶ld
;

1198 
¶lvco
 = (
HSI_VALUE
 * 
¶lm
è/ 
¶ld
;

1201 
sysþockäeq
 = 
¶lvco
;

1204 
RCC_SYSCLKSOURCE_STATUS_MSI
:

1207 
msiþk¿nge
 = (
RCC
->
ICSCR
 & 
RCC_ICSCR_MSIRANGE
 ) >> 
RCC_ICSCR_MSIRANGE_BITNUMBER
;

1208 
sysþockäeq
 = (32768 * (1 << (
msiþk¿nge
 + 1)));

1212  
sysþockäeq
;

1213 
	}
}

1224 
ušt32_t
 
	$HAL_RCC_G‘HCLKF»q
()

1226  
Sy¡emCÜeClock
;

1227 
	}
}

1235 
ušt32_t
 
	$HAL_RCC_G‘PCLK1F»q
()

1238  (
	`HAL_RCC_G‘HCLKF»q
(è>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
è>> 
RCC_CFGR_PPRE1_BITNUMBER
]);

1239 
	}
}

1247 
ušt32_t
 
	$HAL_RCC_G‘PCLK2F»q
()

1250  (
	`HAL_RCC_G‘HCLKF»q
()>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
è>> 
RCC_CFGR_PPRE2_BITNUMBER
]);

1251 
	}
}

1260 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

1263 
	`as£¹_·¿m
(
RCC_OscIn™SŒuù
 !ð
NULL
);

1266 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 \

1267 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
 | 
RCC_OSCILLATORTYPE_MSI
;

1268 #ià
	`defšed
(
RCC_HSI48_SUPPORT
)

1269 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 |ð
RCC_OSCILLATORTYPE_HSI48
;

1274 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

1276 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

1278 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

1280 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

1284 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

1288 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

1290 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

1294 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

1297 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
ICSCR
 & 
RCC_ICSCR_HSITRIM
) >> 8);

1300 if((
RCC
->
CR
 &
RCC_CR_MSION
) == RCC_CR_MSION)

1302 
RCC_OscIn™SŒuù
->
MSIS‹
 = 
RCC_MSI_ON
;

1306 
RCC_OscIn™SŒuù
->
MSIS‹
 = 
RCC_MSI_OFF
;

1309 
RCC_OscIn™SŒuù
->
MSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
ICSCR
 & 
RCC_ICSCR_MSITRIM
è>> 
RCC_ICSCR_MSITRIM_BITNUMBER
);

1310 
RCC_OscIn™SŒuù
->
MSIClockRªge
 = (
ušt32_t
)((
RCC
->
ICSCR
 & 
RCC_ICSCR_MSIRANGE
));

1313 if((
RCC
->
CSR
 &
RCC_CSR_LSEBYP
) == RCC_CSR_LSEBYP)

1315 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

1317 if((
RCC
->
CSR
 &
RCC_CSR_LSEON
) == RCC_CSR_LSEON)

1319 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

1323 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

1327 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

1329 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

1333 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

1336 #ià
	`defšed
(
RCC_HSI48_SUPPORT
)

1338 
RCC_OscIn™SŒuù
->
HSI48S‹
 = 
	`__HAL_RCC_GET_HSI48_STATE
();

1342 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

1344 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

1348 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

1350 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
);

1351 
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
);

1352 
RCC_OscIn™SŒuù
->
PLL
.
PLLDIV
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLDIV
);

1353 
	}
}

1363 
	$HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
)

1366 
	`as£¹_·¿m
(
RCC_ClkIn™SŒuù
 !ð
NULL
);

1367 
	`as£¹_·¿m
(
pFL©’cy
 !ð
NULL
);

1370 
RCC_ClkIn™SŒuù
->
ClockTy³
 = 
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
;

1373 
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SW
);

1376 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
);

1379 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
);

1382 
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
 = (
ušt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
) >> 3);

1385 *
pFL©’cy
 = (
ušt32_t
)(
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
);

1386 
	}
}

1388 #ià
defšed
(
RCC_HSECSS_SUPPORT
)

1394 
	$HAL_RCC_NMI_IRQHªdËr
()

1397 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_CSS
))

1400 
	`HAL_RCC_CSSC®lback
();

1403 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_CSS
);

1405 
	}
}

1411 
__w—k
 
	$HAL_RCC_CSSC®lback
()

1416 
	}
}

1437 
HAL_StusTy³Def
 
	$RCC_S‘FÏshL©’cyFromMSIRªge
(
ušt32_t
 
MSI¿nge
)

1439 
ušt32_t
 
vos
 = 0;

1440 
ušt32_t
 
Ï‹ncy
 = 
FLASH_LATENCY_0
;

1443 ià(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
è=ð
RCC_SYSCLK_DIV1
)

1445 if(
	`__HAL_RCC_PWR_IS_CLK_ENABLED
())

1447 
vos
 = 
	`READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
);

1451 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1452 
vos
 = 
	`READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
);

1453 
	`__HAL_RCC_PWR_CLK_DISABLE
();

1457 if((
vos
 =ð
PWR_REGULATOR_VOLTAGE_SCALE3
è&& (
MSI¿nge
 =ð
RCC_MSIRANGE_6
))

1459 
Ï‹ncy
 = 
FLASH_LATENCY_1
;

1463 
	`__HAL_FLASH_SET_LATENCY
(
Ï‹ncy
);

1467 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
Ï‹ncy
)

1469  
HAL_ERROR
;

1472  
HAL_OK
;

1473 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c

42 
	~"¡m32l0xx_h®.h
"

48 #ifdeà
HAL_RCC_MODULE_ENABLED


60 #ià
defšed
 (
CRS
)

62 
	#CRS_CFGR_FELIM_BITNUMBER
 
CRS_CFGR_FELIM_Pos


	)

63 
	#CRS_CR_TRIM_BITNUMBER
 
CRS_CR_TRIM_Pos


	)

64 
	#CRS_ISR_FECAP_BITNUMBER
 
CRS_ISR_FECAP_Pos


	)

67 #ià
defšed
(
USB
)

68 cÚ¡ 
ušt8_t
 
PLLMulTabË
[];

120 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

122 
ušt32_t
 
tick¡¬t
 = 0U;

123 
ušt32_t
 
‹mp_»g
 = 0U;

126 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

129 ià((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC)

130 #ià
	`defšed
(
LCD
)

131 || (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LCD
) == RCC_PERIPHCLK_LCD)

136 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC)

138 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

141 #ià
	`defšed
(
LCD
)

142 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LCD
) == RCC_PERIPHCLK_LCD)

144 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
LCDClockS–eùiÚ
));

148 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

153 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

155 
	`__HAL_RCC_PWR_CLK_ENABLE
();

156 
pwrþkchªged
 = 
SET
;

159 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

162 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

165 
tick¡¬t
 = 
	`HAL_G‘Tick
();

167 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

169 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

171  
HAL_TIMEOUT
;

177 
‹mp_»g
 = (
RCC
->
CR
 & 
RCC_CR_RTCPRE
);

178 ià((
‹mp_»g
 !ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_CR_RTCPRE
))

179 #ià
	`defšed
 (
LCD
)

180 || (
‹mp_»g
 !ð(
P”hClkIn™
->
LCDClockS–eùiÚ
 & 
RCC_CR_RTCPRE
))

184 ià(((
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_CSR_RTCSEL
è=ð
RCC_CSR_RTCSEL_HSE
è&& 
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSERDY
))

187  
HAL_ERROR
;

192 
‹mp_»g
 = (
RCC
->
CSR
 & 
RCC_CSR_RTCSEL
);

194 if((
‹mp_»g
 !ð0x00000000Uè&& ((Ñemp_»g !ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_CSR_RTCSEL
)) \

195 && (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC))

196 #ià
	`defšed
(
LCD
)

197 || ((
‹mp_»g
 !ð(
P”hClkIn™
->
LCDClockS–eùiÚ
 & 
RCC_CSR_RTCSEL
)) \

198 && (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LCD
) == RCC_PERIPHCLK_LCD))

203 
‹mp_»g
 = (
RCC
->
CSR
 & ~(
RCC_CSR_RTCSEL
));

206 
	`__HAL_RCC_BACKUPRESET_FORCE
();

207 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

210 
RCC
->
CSR
 = 
‹mp_»g
;

213 ià(
	`HAL_IS_BIT_SET
(
‹mp_»g
, 
RCC_CSR_LSEON
))

216 
tick¡¬t
 = 
	`HAL_G‘Tick
();

219 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

221 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

223  
HAL_TIMEOUT
;

228 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

231 if(
pwrþkchªged
 =ð
SET
)

233 
	`__HAL_RCC_PWR_CLK_DISABLE
();

237 #ià
	`defšed
 (
RCC_CCIPR_USART1SEL
)

239 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_USART1
) == RCC_PERIPHCLK_USART1)

242 
	`as£¹_·¿m
(
	`IS_RCC_USART1CLKSOURCE
(
P”hClkIn™
->
U§¹1ClockS–eùiÚ
));

245 
	`__HAL_RCC_USART1_CONFIG
(
P”hClkIn™
->
U§¹1ClockS–eùiÚ
);

250 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_USART2
) == RCC_PERIPHCLK_USART2)

253 
	`as£¹_·¿m
(
	`IS_RCC_USART2CLKSOURCE
(
P”hClkIn™
->
U§¹2ClockS–eùiÚ
));

256 
	`__HAL_RCC_USART2_CONFIG
(
P”hClkIn™
->
U§¹2ClockS–eùiÚ
);

260 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LPUART1
) == RCC_PERIPHCLK_LPUART1)

263 
	`as£¹_·¿m
(
	`IS_RCC_LPUART1CLKSOURCE
(
P”hClkIn™
->
Lpu¬t1ClockS–eùiÚ
));

266 
	`__HAL_RCC_LPUART1_CONFIG
(
P”hClkIn™
->
Lpu¬t1ClockS–eùiÚ
);

270 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2C1
) == RCC_PERIPHCLK_I2C1)

273 
	`as£¹_·¿m
(
	`IS_RCC_I2C1CLKSOURCE
(
P”hClkIn™
->
I2c1ClockS–eùiÚ
));

276 
	`__HAL_RCC_I2C1_CONFIG
(
P”hClkIn™
->
I2c1ClockS–eùiÚ
);

279 #ià
	`defšed
 (
RCC_CCIPR_I2C3SEL
)

281 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2C3
) == RCC_PERIPHCLK_I2C3)

284 
	`as£¹_·¿m
(
	`IS_RCC_I2C3CLKSOURCE
(
P”hClkIn™
->
I2c3ClockS–eùiÚ
));

287 
	`__HAL_RCC_I2C3_CONFIG
(
P”hClkIn™
->
I2c3ClockS–eùiÚ
);

291 #ià
	`defšed
(
USB
)

293 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_USB
) == (RCC_PERIPHCLK_USB))

295 
	`as£¹_·¿m
(
	`IS_RCC_USBCLKSOURCE
(
P”hClkIn™
->
UsbClockS–eùiÚ
));

296 
	`__HAL_RCC_USB_CONFIG
(
P”hClkIn™
->
UsbClockS–eùiÚ
);

301 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LPTIM1
) == (RCC_PERIPHCLK_LPTIM1))

303 
	`as£¹_·¿m
(
	`IS_RCC_LPTIMCLK
(
P”hClkIn™
->
L±imClockS–eùiÚ
));

304 
	`__HAL_RCC_LPTIM1_CONFIG
(
P”hClkIn™
->
L±imClockS–eùiÚ
);

307  
HAL_OK
;

308 
	}
}

317 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

319 
ušt32_t
 
¤cþk
 = 0;

323 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_USART2
 | 
RCC_PERIPHCLK_LPUART1
 | \

324 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_RTC
 | \

325 
RCC_PERIPHCLK_LPTIM1
;

326 #ià
	`defšed
(
RCC_CCIPR_USART1SEL
)

327 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_USART1
;

329 #ià 
	`defšed
(
RCC_CCIPR_I2C3SEL
)

330 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_I2C3
;

332 #ià
	`defšed
(
USB
)

333 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_USB
;

335 #ià
	`defšed
(
LCD
)

336 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_LCD
;

340 
¤cþk
 = 
	`__HAL_RCC_GET_RTC_SOURCE
();

341 ià(
¤cþk
 !ð
RCC_RTCCLKSOURCE_HSE_DIV2
)

344 
P”hClkIn™
->
RTCClockS–eùiÚ
 = 
¤cþk
;

349 
P”hClkIn™
->
RTCClockS–eùiÚ
 = 
¤cþk
 | (
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_RTCPRE
));

351 #ià
	`defšed
(
LCD
)

352 
P”hClkIn™
->
LCDClockS–eùiÚ
 = P”hClkIn™->
RTCClockS–eùiÚ
;

354 #ià
	`defšed
(
RCC_CCIPR_USART1SEL
)

356 
P”hClkIn™
->
U§¹1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_USART1_SOURCE
();

359 
P”hClkIn™
->
U§¹2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_USART2_SOURCE
();

361 
P”hClkIn™
->
Lpu¬t1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_LPUART1_SOURCE
();

363 
P”hClkIn™
->
I2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2C1_SOURCE
();

364 #ià
	`defšed
(
RCC_CCIPR_I2C3SEL
)

366 
P”hClkIn™
->
I2c3ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2C3_SOURCE
();

369 
P”hClkIn™
->
L±imClockS–eùiÚ
 = 
	`__HAL_RCC_GET_LPTIM1_SOURCE
();

371 
P”hClkIn™
->
RTCClockS–eùiÚ
 = 
	`__HAL_RCC_GET_RTC_SOURCE
();

372 #ià
	`defšed
(
USB
)

374 
P”hClkIn™
->
UsbClockS–eùiÚ
 = 
	`__HAL_RCC_GET_USB_SOURCE
();

376 
	}
}

395 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

397 
ušt32_t
 
‹mp_»g
 = 0U, 
þk´ediv
 = 0U, 
äequ’cy
 = 0U;

398 
ušt32_t
 
¤cþk
 = 0U;

399 #ià
	`defšed
(
USB
)

400 
ušt32_t
 
¶lmul
 = 0U, 
¶ldiv
 = 0U, 
¶lvco
 = 0U;

404 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClk
));

406 
P”hClk
)

408 
RCC_PERIPHCLK_RTC
:

409 #ià
	`defšed
(
LCD
)

410 
RCC_PERIPHCLK_LCD
:

414 
‹mp_»g
 = 
RCC
->
CSR
;

417 
¤cþk
 = 
	`__HAL_RCC_GET_RTC_SOURCE
();

420 ià((
¤cþk
 =ð
RCC_RTCCLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
(
‹mp_»g
, 
RCC_CSR_LSERDY
)))

422 
äequ’cy
 = 
LSE_VALUE
;

425 ià((
¤cþk
 =ð
RCC_RTCCLKSOURCE_LSI
è&& (
	`HAL_IS_BIT_SET
(
‹mp_»g
, 
RCC_CSR_LSIRDY
)))

427 
äequ’cy
 = 
LSI_VALUE
;

430 ià((
¤cþk
 =ð
RCC_RTCCLKSOURCE_HSE_DIVX
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSERDY
)))

433 
þk´ediv
 = 
	`__HAL_RCC_GET_RTC_HSE_PRESCALER
();

435 
þk´ediv
)

437 
RCC_RTC_HSE_DIV_16
:

439 
äequ’cy
 = 
HSE_VALUE
 / 16U;

442 
RCC_RTC_HSE_DIV_8
:

444 
äequ’cy
 = 
HSE_VALUE
 / 8U;

447 
RCC_RTC_HSE_DIV_4
:

449 
äequ’cy
 = 
HSE_VALUE
 / 4U;

454 
äequ’cy
 = 
HSE_VALUE
 / 2U;

462 
äequ’cy
 = 0U;

466 #ià
	`defšed
(
USB
)

467 
RCC_PERIPHCLK_USB
:

470 
¤cþk
 = 
	`__HAL_RCC_GET_USB_SOURCE
();

472 if((
¤cþk
 =ð
RCC_USBCLKSOURCE_PLL
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_PLLRDY
)))

475 
¶lmul
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
;

476 
¶ldiv
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLDIV
;

477 
¶lmul
 = 
PLLMulTabË
[ÕÎmuÈ>> 
RCC_CFGR_PLLMUL_Pos
)];

478 
¶ldiv
 = (¶ldiv >> 
RCC_CFGR_PLLDIV_Pos
) + 1U;

481 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSI
)

483 ià(
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSIDIVF
) != 0U)

485 
¶lvco
 = (
HSI_VALUE
 >> 2U);

489 
¶lvco
 = 
HSI_VALUE
;

494 
¶lvco
 = 
HSE_VALUE
;

497 
¶lvco
 = (¶lvcØ* 
¶lmul
);

498 
äequ’cy
 = (
¶lvco
/ 
¶ldiv
);

501 if((
¤cþk
 =ð
RCC_USBCLKSOURCE_HSI48
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48RDY
)))

503 
äequ’cy
 = 
HSI48_VALUE
;

507 
äequ’cy
 = 0U;

512 #ià
	`defšed
(
RCC_CCIPR_USART1SEL
)

513 
RCC_PERIPHCLK_USART1
:

516 
¤cþk
 = 
	`__HAL_RCC_GET_USART1_SOURCE
();

519 ià(
¤cþk
 =ð
RCC_USART1CLKSOURCE_PCLK2
)

521 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK2F»q
();

524 ià((
¤cþk
 =ð
RCC_USART1CLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

526 
äequ’cy
 = 
HSI_VALUE
;

529 ià(
¤cþk
 =ð
RCC_USART1CLKSOURCE_SYSCLK
)

531 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

534 ià((
¤cþk
 =ð
RCC_USART1CLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CSR
, 
RCC_CSR_LSERDY
)))

536 
äequ’cy
 = 
LSE_VALUE
;

541 
äequ’cy
 = 0U;

546 
RCC_PERIPHCLK_USART2
:

549 
¤cþk
 = 
	`__HAL_RCC_GET_USART2_SOURCE
();

552 ià(
¤cþk
 =ð
RCC_USART2CLKSOURCE_PCLK1
)

554 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK1F»q
();

557 ià((
¤cþk
 =ð
RCC_USART2CLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

559 
äequ’cy
 = 
HSI_VALUE
;

562 ià(
¤cþk
 =ð
RCC_USART2CLKSOURCE_SYSCLK
)

564 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

567 ià((
¤cþk
 =ð
RCC_USART2CLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CSR
, 
RCC_CSR_LSERDY
)))

569 
äequ’cy
 = 
LSE_VALUE
;

574 
äequ’cy
 = 0U;

578 
RCC_PERIPHCLK_LPUART1
:

581 
¤cþk
 = 
	`__HAL_RCC_GET_LPUART1_SOURCE
();

584 ià(
¤cþk
 =ð
RCC_LPUART1CLKSOURCE_PCLK1
)

586 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK1F»q
();

589 ià((
¤cþk
 =ð
RCC_LPUART1CLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

591 
äequ’cy
 = 
HSI_VALUE
;

594 ià(
¤cþk
 =ð
RCC_LPUART1CLKSOURCE_SYSCLK
)

596 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

599 ià((
¤cþk
 =ð
RCC_LPUART1CLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CSR
, 
RCC_CSR_LSERDY
)))

601 
äequ’cy
 = 
LSE_VALUE
;

606 
äequ’cy
 = 0U;

610 
RCC_PERIPHCLK_I2C1
:

613 
¤cþk
 = 
	`__HAL_RCC_GET_I2C1_SOURCE
();

616 ià(
¤cþk
 =ð
RCC_I2C1CLKSOURCE_PCLK1
)

618 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK1F»q
();

621 ià((
¤cþk
 =ð
RCC_I2C1CLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

623 
äequ’cy
 = 
HSI_VALUE
;

626 ià(
¤cþk
 =ð
RCC_I2C1CLKSOURCE_SYSCLK
)

628 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

633 
äequ’cy
 = 0U;

637 #ià
	`defšed
(
I2C2
)

638 
RCC_PERIPHCLK_I2C2
:

642 ià(
	`READ_BIT
(
RCC
->
APB1ENR
, (
RCC_APB1ENR_I2C2EN
))==RCC_APB1ENR_I2C2EN)

644 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK1F»q
();

648 
äequ’cy
 = 0U;

654 #ià
	`defšed
(
RCC_CCIPR_I2C3SEL
)

655 
RCC_PERIPHCLK_I2C3
:

658 
¤cþk
 = 
	`__HAL_RCC_GET_I2C3_SOURCE
();

661 ià(
¤cþk
 =ð
RCC_I2C3CLKSOURCE_PCLK1
)

663 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK1F»q
();

666 ià((
¤cþk
 =ð
RCC_I2C3CLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

668 
äequ’cy
 = 
HSI_VALUE
;

671 ià(
¤cþk
 =ð
RCC_I2C3CLKSOURCE_SYSCLK
)

673 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

678 
äequ’cy
 = 0U;

688 (
äequ’cy
);

689 
	}
}

695 
	$HAL_RCCEx_EÇbËLSECSS
()

697 
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSECSSON
) ;

698 
	}
}

707 
	$HAL_RCCEx_Di§bËLSECSS
()

710 
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSECSSON
) ;

713 
	`__HAL_RCC_DISABLE_IT
(
RCC_IT_LSECSS
);

714 
	}
}

721 
	$HAL_RCCEx_EÇbËLSECSS_IT
()

724 
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSECSSON
) ;

727 
	`__HAL_RCC_ENABLE_IT
(
RCC_IT_LSECSS
);

730 
	`__HAL_RCC_LSECSS_EXTI_ENABLE_IT
();

731 
	`__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE
();

732 
	}
}

738 
	$HAL_RCCEx_LSECSS_IRQHªdËr
()

741 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_LSECSS
))

744 
	`HAL_RCCEx_LSECSS_C®lback
();

747 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_LSECSS
);

749 
	}
}

755 
__w—k
 
	$HAL_RCCEx_LSECSS_C®lback
()

760 
	}
}

762 #ià
defšed
(
SYSCFG_CFGR3_ENREF_HSI48
)

768 
	$HAL_RCCEx_EÇbËHSI48_VREFINT
()

771 
	`SET_BIT
 (
SYSCFG
->
CFGR3
, 
SYSCFG_CFGR3_ENREF_HSI48
);

772 
	}
}

779 
	$HAL_RCCEx_Di§bËHSI48_VREFINT
()

782 
	`CLEAR_BIT
(
SYSCFG
->
CFGR3
, 
SYSCFG_CFGR3_ENREF_HSI48
);

783 
	}
}

791 #ià
defšed
 (
CRS
)

862 
	$HAL_RCCEx_CRSCÚfig
(
RCC_CRSIn™Ty³Def
 *
pIn™
)

864 
ušt32_t
 
v®ue
 = 0;

867 
	`as£¹_·¿m
(
	`IS_RCC_CRS_SYNC_DIV
(
pIn™
->
P»sÿËr
));

868 
	`as£¹_·¿m
(
	`IS_RCC_CRS_SYNC_SOURCE
(
pIn™
->
Sourû
));

869 
	`as£¹_·¿m
(
	`IS_RCC_CRS_SYNC_POLARITY
(
pIn™
->
PÞ¬™y
));

870 
	`as£¹_·¿m
(
	`IS_RCC_CRS_RELOADVALUE
(
pIn™
->
R–ßdV®ue
));

871 
	`as£¹_·¿m
(
	`IS_RCC_CRS_ERRORLIMIT
(
pIn™
->
E¼ÜLim™V®ue
));

872 
	`as£¹_·¿m
(
	`IS_RCC_CRS_HSI48CALIBRATION
(
pIn™
->
HSI48C®ib¿tiÚV®ue
));

877 
	`__HAL_RCC_CRS_FORCE_RESET
();

878 
	`__HAL_RCC_CRS_RELEASE_RESET
();

883 
v®ue
 = (
pIn™
->
P»sÿËr
 |…In™->
Sourû
 |…In™->
PÞ¬™y
);

885 
v®ue
 |ð
pIn™
->
R–ßdV®ue
;

887 
v®ue
 |ð(
pIn™
->
E¼ÜLim™V®ue
 << 
CRS_CFGR_FELIM_BITNUMBER
);

888 
	`WRITE_REG
(
CRS
->
CFGR
, 
v®ue
);

892 
	`MODIFY_REG
(
CRS
->
CR
, 
CRS_CR_TRIM
, (
pIn™
->
HSI48C®ib¿tiÚV®ue
 << 
CRS_CR_TRIM_BITNUMBER
));

897 
	`SET_BIT
(
CRS
->
CR
, 
CRS_CR_AUTOTRIMEN
 | 
CRS_CR_CEN
);

898 
	}
}

904 
	$HAL_RCCEx_CRSSoáw¬eSynchrÚiz©iÚG’”©e
()

906 
	`SET_BIT
(
CRS
->
CR
, 
CRS_CR_SWSYNC
);

907 
	}
}

914 
	$HAL_RCCEx_CRSG‘SynchrÚiz©iÚInfo
(
RCC_CRSSynchroInfoTy³Def
 *
pSynchroInfo
)

917 
	`as£¹_·¿m
(
pSynchroInfo
 !ð
NULL
);

920 
pSynchroInfo
->
R–ßdV®ue
 = (
ušt32_t
)(
	`READ_BIT
(
CRS
->
CFGR
, 
CRS_CFGR_RELOAD
));

923 
pSynchroInfo
->
HSI48C®ib¿tiÚV®ue
 = (
ušt32_t
)(
	`READ_BIT
(
CRS
->
CR
, 
CRS_CR_TRIM
è>> 
CRS_CR_TRIM_BITNUMBER
);

926 
pSynchroInfo
->
F»qE¼ÜC­tu»
 = (
ušt32_t
)(
	`READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_FECAP
è>> 
CRS_ISR_FECAP_BITNUMBER
);

929 
pSynchroInfo
->
F»qE¼ÜDœeùiÚ
 = (
ušt32_t
)(
	`READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_FEDIR
));

930 
	}
}

947 
ušt32_t
 
	$HAL_RCCEx_CRSWa™SynchrÚiz©iÚ
(
ušt32_t
 
Timeout
)

949 
ušt32_t
 
üs¡©us
 = 
RCC_CRS_NONE
;

950 
ušt32_t
 
tick¡¬t
 = 0U;

953 
tick¡¬t
 = 
	`HAL_G‘Tick
();

958 if(
Timeout
 !ð
HAL_MAX_DELAY
)

960 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

962 
üs¡©us
 = 
RCC_CRS_TIMEOUT
;

966 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_SYNCOK
))

969 
üs¡©us
 |ð
RCC_CRS_SYNCOK
;

972 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_SYNCOK
);

976 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_SYNCWARN
))

979 
üs¡©us
 |ð
RCC_CRS_SYNCWARN
;

982 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_SYNCWARN
);

986 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_TRIMOVF
))

989 
üs¡©us
 |ð
RCC_CRS_TRIMOVF
;

992 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_TRIMOVF
);

996 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_SYNCERR
))

999 
üs¡©us
 |ð
RCC_CRS_SYNCERR
;

1002 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_SYNCERR
);

1006 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_SYNCMISS
))

1009 
üs¡©us
 |ð
RCC_CRS_SYNCMISS
;

1012 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_SYNCMISS
);

1016 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_ESYNC
))

1019 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_ESYNC
);

1021 } 
RCC_CRS_NONE
 =ð
üs¡©us
);

1023  
üs¡©us
;

1024 
	}
}

1030 
	$HAL_RCCEx_CRS_IRQHªdËr
()

1032 
ušt32_t
 
ü£¼Ü
 = 
RCC_CRS_NONE
;

1034 
ušt32_t
 
™æags
 = 
	`READ_REG
(
CRS
->
ISR
);

1035 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
CRS
->
CR
);

1038 if(((
™æags
 & 
RCC_CRS_FLAG_SYNCOK
è!ð
RESET
è&& ((
™sourûs
 & 
RCC_CRS_IT_SYNCOK
) != RESET))

1041 
	`WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_SYNCOKC
);

1044 
	`HAL_RCCEx_CRS_SyncOkC®lback
();

1047 if(((
™æags
 & 
RCC_CRS_FLAG_SYNCWARN
è!ð
RESET
è&& ((
™sourûs
 & 
RCC_CRS_IT_SYNCWARN
) != RESET))

1050 
	`WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_SYNCWARNC
);

1053 
	`HAL_RCCEx_CRS_SyncW¬nC®lback
();

1056 if(((
™æags
 & 
RCC_CRS_FLAG_ESYNC
è!ð
RESET
è&& ((
™sourûs
 & 
RCC_CRS_IT_ESYNC
) != RESET))

1059 
	`WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ESYNCC
);

1062 
	`HAL_RCCEx_CRS_Ex³ùedSyncC®lback
();

1067 if(((
™æags
 & 
RCC_CRS_FLAG_ERR
è!ð
RESET
è&& ((
™sourûs
 & 
RCC_CRS_IT_ERR
) != RESET))

1069 if((
™æags
 & 
RCC_CRS_FLAG_SYNCERR
è!ð
RESET
)

1071 
ü£¼Ü
 |ð
RCC_CRS_SYNCERR
;

1073 if((
™æags
 & 
RCC_CRS_FLAG_SYNCMISS
è!ð
RESET
)

1075 
ü£¼Ü
 |ð
RCC_CRS_SYNCMISS
;

1077 if((
™æags
 & 
RCC_CRS_FLAG_TRIMOVF
è!ð
RESET
)

1079 
ü£¼Ü
 |ð
RCC_CRS_TRIMOVF
;

1083 
	`WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ERRC
);

1086 
	`HAL_RCCEx_CRS_E¼ÜC®lback
(
ü£¼Ü
);

1089 
	}
}

1095 
__w—k
 
	$HAL_RCCEx_CRS_SyncOkC®lback
()

1100 
	}
}

1106 
__w—k
 
	$HAL_RCCEx_CRS_SyncW¬nC®lback
()

1111 
	}
}

1117 
__w—k
 
	$HAL_RCCEx_CRS_Ex³ùedSyncC®lback
()

1122 
	}
}

1133 
__w—k
 
	$HAL_RCCEx_CRS_E¼ÜC®lback
(
ušt32_t
 
E¼Ü
)

1136 
	`UNUSED
(
E¼Ü
);

1141 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c

151 
	~"¡m32l0xx_h®.h
"

157 #ifdeà
HAL_SPI_MODULE_ENABLED


169 
	#SPI_TIMEOUT_VALUE
 10U

	)

175 
SPI_TxClo£IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

176 
SPI_TxISR
(
SPI_HªdËTy³Def
 *
h¥i
);

177 
SPI_RxClo£IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

178 
SPI_2LšesRxISR
(
SPI_HªdËTy³Def
 *
h¥i
);

179 
SPI_RxISR
(
SPI_HªdËTy³Def
 *
h¥i
);

180 
SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

181 
SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

182 
SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

183 
SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

184 
SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

185 
SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

186 
SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

187 
HAL_StusTy³Def
 
SPI_Wa™OnFÏgUÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
);

238 
HAL_StusTy³Def
 
	$HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
)

241 if(
h¥i
 =ð
NULL
)

243  
HAL_ERROR
;

247 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

248 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
h¥i
->
In™
.
Mode
));

249 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
h¥i
->
In™
.
DœeùiÚ
));

250 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
h¥i
->
In™
.
D©aSize
));

251 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
h¥i
->
In™
.
CLKPÞ¬™y
));

252 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
h¥i
->
In™
.
CLKPha£
));

253 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
h¥i
->
In™
.
NSS
));

254 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
h¥i
->
In™
.
BaudR©eP»sÿËr
));

255 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
h¥i
->
In™
.
Fœ¡B™
));

256 
	`as£¹_·¿m
(
	`IS_SPI_TIMODE
(
h¥i
->
In™
.
TIMode
));

257 
	`as£¹_·¿m
(
	`IS_SPI_CRC_CALCULATION
(
h¥i
->
In™
.
CRCC®cuÏtiÚ
));

258 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
h¥i
->
In™
.
CRCPÞynomŸl
));

260 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_RESET
)

263 
h¥i
->
Lock
 = 
HAL_UNLOCKED
;

266 
	`HAL_SPI_M¥In™
(
h¥i
);

269 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

272 
	`__HAL_SPI_DISABLE
(
h¥i
);

277 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR1
, (h¥i->
In™
.
Mode
 | h¥i->In™.
DœeùiÚ
 | h¥i->In™.
D©aSize
 |

278 
h¥i
->
In™
.
CLKPÞ¬™y
 | h¥i->In™.
CLKPha£
 | (h¥i->In™.
NSS
 & 
SPI_CR1_SSM
) |

279 
h¥i
->
In™
.
BaudR©eP»sÿËr
 | h¥i->In™.
Fœ¡B™
 | h¥i->In™.
CRCC®cuÏtiÚ
) );

282 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR2
, (((h¥i->
In™
.
NSS
 >> 16Uè& 
SPI_CR2_SSOE
è| h¥i->In™.
TIMode
));

286 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CRCPR
, h¥i->
In™
.
CRCPÞynomŸl
);

288 #ià!
	`defšed
(
STM32L011xx
è&& !defšed(
STM32L021xx
è&& !defšed(
STM32L031xx
è&& !defšed(
STM32L041xx
)

290 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
I2SCFGR
, 
SPI_I2SCFGR_I2SMOD
);

293 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

294 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

296  
HAL_OK
;

297 
	}
}

305 
HAL_StusTy³Def
 
	$HAL_SPI_DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

308 if(
h¥i
 =ð
NULL
)

310  
HAL_ERROR
;

313 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

316 
	`__HAL_SPI_DISABLE
(
h¥i
);

319 
	`HAL_SPI_M¥DeIn™
(
h¥i
);

321 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

322 
h¥i
->
S‹
 = 
HAL_SPI_STATE_RESET
;

325 
	`__HAL_UNLOCK
(
h¥i
);

327  
HAL_OK
;

328 
	}
}

336 
__w—k
 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
)

339 
	`UNUSED
(
h¥i
);

344 
	}
}

352 
__w—k
 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

355 
	`UNUSED
(
h¥i
);

360 
	}
}

429 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

432 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

434 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

436  
HAL_ERROR
;

440 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

443 
	`__HAL_LOCK
(
h¥i
);

446 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

447 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

449 
h¥i
->
pTxBuffPŒ
 = 
pD©a
;

450 
h¥i
->
TxXãrSize
 = 
Size
;

451 
h¥i
->
TxXãrCouÁ
 = 
Size
;

454 
h¥i
->
TxISR
 = 0U;

455 
h¥i
->
RxISR
 = 0U;

456 
h¥i
->
pRxBuffPŒ
 = 
NULL
;

457 
h¥i
->
RxXãrSize
 = 0U;

458 
h¥i
->
RxXãrCouÁ
 = 0U;

461 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

463 
	`SPI_RESET_CRC
(
h¥i
);

466 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

469 
	`SPI_1LINE_TX
(
h¥i
);

473 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

476 
	`__HAL_SPI_ENABLE
(
h¥i
);

480 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

482 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
)|| (h¥i->
TxXãrCouÁ
 == 0x01U))

484 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

485 
h¥i
->
TxXãrCouÁ
--;

488 
h¥i
->
TxXãrCouÁ
 > 0U)

491 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

493  
HAL_TIMEOUT
;

495 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

496 
h¥i
->
TxXãrCouÁ
--;

499 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

501 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

507 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01U))

509 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

510 
h¥i
->
pTxBuffPŒ
+=2U;

511 
h¥i
->
TxXãrCouÁ
--;

514 
h¥i
->
TxXãrCouÁ
 > 0U)

517 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

519  
HAL_TIMEOUT
;

521 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

522 
h¥i
->
pTxBuffPŒ
+=2U;

523 
h¥i
->
TxXãrCouÁ
--;

526 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

528 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

533 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

535 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

536  
HAL_TIMEOUT
;

540 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
Timeout
è!ð
HAL_OK
)

542 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

543  
HAL_TIMEOUT
;

547 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

549 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

552 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

555 
	`__HAL_UNLOCK
(
h¥i
);

557  
HAL_OK
;

561  
HAL_BUSY
;

563 
	}
}

574 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

576 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

578 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

580 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

582  
HAL_ERROR
;

586 
	`__HAL_LOCK
(
h¥i
);

589 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

590 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

592 
h¥i
->
pRxBuffPŒ
 = 
pD©a
;

593 
h¥i
->
RxXãrSize
 = 
Size
;

594 
h¥i
->
RxXãrCouÁ
 = 
Size
;

597 
h¥i
->
RxISR
 = 0U;

598 
h¥i
->
TxISR
 = 0U;

599 
h¥i
->
pTxBuffPŒ
 = 
NULL
;

600 
h¥i
->
TxXãrSize
 = 0U;

601 
h¥i
->
TxXãrCouÁ
 = 0U;

604 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

606 
	`SPI_1LINE_RX
(
h¥i
);

610 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

612 
	`SPI_RESET_CRC
(
h¥i
);

615 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& (h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
))

618 
	`__HAL_UNLOCK
(
h¥i
);

621  
	`HAL_SPI_T¿nsm™Reûive
(
h¥i
, 
pD©a
,…D©a, 
Size
, 
Timeout
);

625 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

628 
	`__HAL_SPI_ENABLE
(
h¥i
);

632 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

634 
h¥i
->
RxXãrCouÁ
 > 1U)

637 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

639  
HAL_TIMEOUT
;

642 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

643 
h¥i
->
RxXãrCouÁ
--;

646 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

648 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

654 
h¥i
->
RxXãrCouÁ
 > 1U)

657 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

659  
HAL_TIMEOUT
;

662 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

663 
h¥i
->
pRxBuffPŒ
+=2U;

664 
h¥i
->
RxXãrCouÁ
--;

667 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

669 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

674 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

676  
HAL_TIMEOUT
;

680 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

682 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

687 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

688 
h¥i
->
pRxBuffPŒ
+=2U;

690 
h¥i
->
RxXãrCouÁ
--;

693 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

696 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

698 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

699  
HAL_TIMEOUT
;

703 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

704 
	`UNUSED
(
tm´eg
);

707 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

710 
	`__HAL_SPI_DISABLE
(
h¥i
);

713 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

716 if((
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
è&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_CRCERR
è!ð
RESET
))

718 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

721 
	`SPI_RESET_CRC
(
h¥i
);

724 
	`__HAL_UNLOCK
(
h¥i
);

726  
HAL_ERROR
;

730 
	`__HAL_UNLOCK
(
h¥i
);

732  
HAL_OK
;

736  
HAL_BUSY
;

738 
	}
}

750 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

752 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

754 if((
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
è|| (h¥i->S‹ =ð
HAL_SPI_STATE_BUSY_RX
))

756 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0U))

758  
HAL_ERROR
;

762 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

765 
	`__HAL_LOCK
(
h¥i
);

768 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

770 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

774 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

776 
h¥i
->
pRxBuffPŒ
 = 
pRxD©a
;

777 
h¥i
->
RxXãrSize
 = 
Size
;

778 
h¥i
->
RxXãrCouÁ
 = 
Size
;

780 
h¥i
->
pTxBuffPŒ
 = 
pTxD©a
;

781 
h¥i
->
TxXãrSize
 = 
Size
;

782 
h¥i
->
TxXãrCouÁ
 = 
Size
;

785 
h¥i
->
RxISR
 = 0U;

786 
h¥i
->
TxISR
 = 0U;

789 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

791 
	`SPI_RESET_CRC
(
h¥i
);

795 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

798 
	`__HAL_SPI_ENABLE
(
h¥i
);

802 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

804 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| ((h¥i->In™.Mod=ð
SPI_MODE_MASTER
è&& (h¥i->
TxXãrCouÁ
 == 0x01U)))

806 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

807 
h¥i
->
pTxBuffPŒ
+=2U;

808 
h¥i
->
TxXãrCouÁ
--;

810 if(
h¥i
->
TxXãrCouÁ
 == 0U)

813 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

815 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

819 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

821  
HAL_TIMEOUT
;

824 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

825 
h¥i
->
pRxBuffPŒ
+=2U;

826 
h¥i
->
RxXãrCouÁ
--;

830 
h¥i
->
TxXãrCouÁ
 > 0U)

833 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

835  
HAL_TIMEOUT
;

838 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

839 
h¥i
->
pTxBuffPŒ
+=2U;

840 
h¥i
->
TxXãrCouÁ
--;

843 if((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

845 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

849 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

851  
HAL_TIMEOUT
;

854 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

855 
h¥i
->
pRxBuffPŒ
+=2U;

856 
h¥i
->
RxXãrCouÁ
--;

859 if(
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
)

862 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

864  
HAL_TIMEOUT
;

867 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

868 
h¥i
->
pRxBuffPŒ
+=2U;

869 
h¥i
->
RxXãrCouÁ
--;

876 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| ((h¥i->In™.Mod=ð
SPI_MODE_MASTER
è&& (h¥i->
TxXãrCouÁ
 == 0x01U)))

878 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

879 
h¥i
->
TxXãrCouÁ
--;

881 if(
h¥i
->
TxXãrCouÁ
 == 0U)

884 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

886 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

890 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

892  
HAL_TIMEOUT
;

895 (*
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

896 
h¥i
->
RxXãrCouÁ
--;

900 
h¥i
->
TxXãrCouÁ
 > 0U)

903 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

905  
HAL_TIMEOUT
;

908 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

909 
h¥i
->
TxXãrCouÁ
--;

912 if((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

914 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

918 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

920  
HAL_TIMEOUT
;

923 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

924 
h¥i
->
RxXãrCouÁ
--;

926 if(
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
)

929 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

931  
HAL_TIMEOUT
;

934 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

935 
h¥i
->
RxXãrCouÁ
--;

941 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

944 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

946 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

947  
HAL_TIMEOUT
;

950 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

951 
	`UNUSED
(
tm´eg
);

955 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
Timeout
è!ð
HAL_OK
)

957 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

958  
HAL_TIMEOUT
;

961 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

964 if((
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
è&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_CRCERR
è!ð
RESET
))

966 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

968 
	`SPI_RESET_CRC
(
h¥i
);

971 
	`__HAL_UNLOCK
(
h¥i
);

973  
HAL_ERROR
;

977 
	`__HAL_UNLOCK
(
h¥i
);

979  
HAL_OK
;

983  
HAL_BUSY
;

985 
	}
}

995 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

997 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

999 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1001  
HAL_ERROR
;

1005 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1008 
	`__HAL_LOCK
(
h¥i
);

1011 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1012 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1014 
h¥i
->
TxISR
 = &
SPI_TxISR
;

1015 
h¥i
->
pTxBuffPŒ
 = 
pD©a
;

1016 
h¥i
->
TxXãrSize
 = 
Size
;

1017 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1020 
h¥i
->
RxISR
 = 0U;

1021 
h¥i
->
pRxBuffPŒ
 = 
NULL
;

1022 
h¥i
->
RxXãrSize
 = 0U;

1023 
h¥i
->
RxXãrCouÁ
 = 0U;

1026 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1028 
	`SPI_1LINE_TX
(
h¥i
);

1032 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1034 
	`SPI_RESET_CRC
(
h¥i
);

1037 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1039 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
));

1044 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

1047 
	`__HAL_UNLOCK
(
h¥i
);

1050 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1053 
	`__HAL_SPI_ENABLE
(
h¥i
);

1056  
HAL_OK
;

1060  
HAL_BUSY
;

1062 
	}
}

1072 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1074 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1076 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1078  
HAL_ERROR
;

1082 
	`__HAL_LOCK
(
h¥i
);

1085 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1086 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1088 
h¥i
->
RxISR
 = &
SPI_RxISR
;

1089 
h¥i
->
pRxBuffPŒ
 = 
pD©a
;

1090 
h¥i
->
RxXãrSize
 = 
Size
;

1091 
h¥i
->
RxXãrCouÁ
 = 
Size
 ;

1094 
h¥i
->
TxISR
 = 0U;

1095 
h¥i
->
pTxBuffPŒ
 = 
NULL
;

1096 
h¥i
->
TxXãrSize
 = 0U;

1097 
h¥i
->
TxXãrCouÁ
 = 0U;

1100 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1102 
	`SPI_1LINE_RX
(
h¥i
);

1104 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1107 
	`__HAL_UNLOCK
(
h¥i
);

1110  
	`HAL_SPI_T¿nsm™Reûive_IT
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1114 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1116 
	`SPI_RESET_CRC
(
h¥i
);

1120 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1123 
	`__HAL_UNLOCK
(
h¥i
);

1130 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1133 
	`__HAL_SPI_ENABLE
(
h¥i
);

1136  
HAL_OK
;

1140  
HAL_BUSY
;

1142 
	}
}

1153 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1156 if((
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
) || \

1157 ((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& (h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (h¥i->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)))

1159 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0U))

1161  
HAL_ERROR
;

1165 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1168 
	`__HAL_LOCK
(
h¥i
);

1171 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_RX
)

1173 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1177 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1179 
h¥i
->
TxISR
 = &
SPI_TxISR
;

1180 
h¥i
->
pTxBuffPŒ
 = 
pTxD©a
;

1181 
h¥i
->
TxXãrSize
 = 
Size
;

1182 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1184 
h¥i
->
RxISR
 = &
SPI_2LšesRxISR
;

1185 
h¥i
->
pRxBuffPŒ
 = 
pRxD©a
;

1186 
h¥i
->
RxXãrSize
 = 
Size
;

1187 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1190 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1192 
	`SPI_RESET_CRC
(
h¥i
);

1196 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1199 
	`__HAL_UNLOCK
(
h¥i
);

1202 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1205 
	`__HAL_SPI_ENABLE
(
h¥i
);

1208  
HAL_OK
;

1212  
HAL_BUSY
;

1214 
	}
}

1224 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1226 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1228 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1231 
	`__HAL_UNLOCK
(
h¥i
);

1232  
HAL_ERROR
;

1236 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1239 
	`__HAL_LOCK
(
h¥i
);

1242 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1243 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1245 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
*)
pD©a
;

1246 
h¥i
->
TxXãrSize
 = 
Size
;

1247 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1250 
h¥i
->
TxISR
 = 0U;

1251 
h¥i
->
RxISR
 = 0U;

1253 
h¥i
->
pRxBuffPŒ
 = 
NULL
;

1254 
h¥i
->
RxXãrSize
 = 0U;

1255 
h¥i
->
RxXãrCouÁ
 = 0U;

1258 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1260 
	`SPI_1LINE_TX
(
h¥i
);

1264 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1266 
	`SPI_RESET_CRC
(
h¥i
);

1270 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™C¶t
;

1273 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™C¶t
;

1276 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1279 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = ((*)(
DMA_HªdËTy³Def
 *))
NULL
;

1280 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = ((*)(
DMA_HªdËTy³Def
 *))
NULL
;

1281 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = ((*)(
DMA_HªdËTy³Def
 *))
NULL
;

1284 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1287 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1290 
	`__HAL_UNLOCK
(
h¥i
);

1293 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1296 
	`__HAL_SPI_ENABLE
(
h¥i
);

1299  
HAL_OK
;

1304 
	`__HAL_UNLOCK
(
h¥i
);

1305  
HAL_BUSY
;

1307 
	}
}

1318 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1320 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1322 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1325 
	`__HAL_UNLOCK
(
h¥i
);

1326  
HAL_ERROR
;

1330 
	`__HAL_LOCK
(
h¥i
);

1333 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1334 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1336 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
*)
pD©a
;

1337 
h¥i
->
RxXãrSize
 = 
Size
;

1338 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1341 
h¥i
->
RxISR
 = 0U;

1342 
h¥i
->
TxISR
 = 0U;

1344 
h¥i
->
pTxBuffPŒ
 = 
NULL
;

1345 
h¥i
->
TxXãrSize
 = 0U;

1346 
h¥i
->
TxXãrCouÁ
 = 0U;

1349 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1351 
	`SPI_1LINE_RX
(
h¥i
);

1353 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)&&(h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1356 
	`__HAL_UNLOCK
(
h¥i
);

1359  
	`HAL_SPI_T¿nsm™Reûive_DMA
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1363 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1365 
	`SPI_RESET_CRC
(
h¥i
);

1369 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1372 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1375 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1378 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = ((*)(
DMA_HªdËTy³Def
 *))
NULL
;

1379 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = ((*)(
DMA_HªdËTy³Def
 *))
NULL
;

1380 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = ((*)(
DMA_HªdËTy³Def
 *))
NULL
;

1383 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1386 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1389 
	`__HAL_UNLOCK
(
h¥i
);

1392 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1395 
	`__HAL_SPI_ENABLE
(
h¥i
);

1398  
HAL_OK
;

1403 
	`__HAL_UNLOCK
(
h¥i
);

1404  
HAL_BUSY
;

1406 
	}
}

1418 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1420 if((
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
) || \

1421 ((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& (h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (h¥i->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)))

1423 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0U))

1425  
HAL_ERROR
;

1429 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1432 
	`__HAL_LOCK
(
h¥i
);

1435 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_RX
)

1437 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1441 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1443 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
*)
pTxD©a
;

1444 
h¥i
->
TxXãrSize
 = 
Size
;

1445 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1447 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
*)
pRxD©a
;

1448 
h¥i
->
RxXãrSize
 = 
Size
;

1449 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1452 
h¥i
->
RxISR
 = 0U;

1453 
h¥i
->
TxISR
 = 0U;

1456 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1458 
	`SPI_RESET_CRC
(
h¥i
);

1462 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

1465 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1467 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1472 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™ReûiveC¶t
;

1474 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™ReûiveC¶t
;

1478 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1481 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1484 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1488 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = ((*)(
DMA_HªdËTy³Def
 *))
NULL
;

1489 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = ((*)(
DMA_HªdËTy³Def
 *))
NULL
;

1492 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1495 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1498 if((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

1501 
	`__HAL_SPI_ENABLE
(
h¥i
);

1505 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1508 
	`__HAL_UNLOCK
(
h¥i
);

1510  
HAL_OK
;

1514  
HAL_BUSY
;

1516 
	}
}

1525 
HAL_StusTy³Def
 
	$HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
)

1528 
	`__HAL_LOCK
(
h¥i
);

1531 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1532 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1535 
	`__HAL_UNLOCK
(
h¥i
);

1537  
HAL_OK
;

1538 
	}
}

1546 
HAL_StusTy³Def
 
	$HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
)

1549 
	`__HAL_LOCK
(
h¥i
);

1552 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1553 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1556 
	`__HAL_UNLOCK
(
h¥i
);

1558  
HAL_OK
;

1559 
	}
}

1567 
HAL_StusTy³Def
 
	$HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
)

1576 if(
h¥i
->
hdm©x
 !ð
NULL
)

1578 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
);

1581 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1583 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
);

1587 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1588 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1590 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1592  
HAL_OK
;

1593 
	}
}

1601 
	$HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

1604 if((
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_RXNE
è!ð
RESET
è&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_RXNE
è!ðRESETè&& (__HAL_SPI_GET_FLAG(h¥i, 
SPI_FLAG_OVR
) == RESET))

1606 
h¥i
->
	`RxISR
(hspi);

1611 if((
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_TXE
è!ð
RESET
è&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_TXE
) != RESET))

1613 
h¥i
->
	`TxISR
(hspi);

1617 if(
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_ERR
è!ð
RESET
)

1620 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

1622 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

1623 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

1626 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_MODF
è!ð
RESET
)

1628 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_MODF
);

1629 
	`__HAL_SPI_CLEAR_MODFFLAG
(
h¥i
);

1633 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_OVR
è!ð
RESET
)

1635 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_TX
)

1637 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_OVR
);

1638 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1643 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_FRE
è!ð
RESET
)

1645 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FRE
);

1646 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

1650 if(
h¥i
->
E¼ÜCode
!=
HAL_SPI_ERROR_NONE
)

1652 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
 | 
SPI_IT_TXE
 | 
SPI_IT_ERR
);

1653 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1654 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

1657 
	}
}

1665 
__w—k
 
	$HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1668 
	`UNUSED
(
h¥i
);

1673 
	}
}

1681 
__w—k
 
	$HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1684 
	`UNUSED
(
h¥i
);

1689 
	}
}

1697 
__w—k
 
	$HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1700 
	`UNUSED
(
h¥i
);

1705 
	}
}

1713 
__w—k
 
	$HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1716 
	`UNUSED
(
h¥i
);

1721 
	}
}

1729 
__w—k
 
	$HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1732 
	`UNUSED
(
h¥i
);

1737 
	}
}

1745 
__w—k
 
	$HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1748 
	`UNUSED
(
h¥i
);

1753 
	}
}

1761 
__w—k
 
	$HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1764 
	`UNUSED
(
h¥i
);

1771 
	}
}

1798 
HAL_SPI_S‹Ty³Def
 
	$HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
)

1800  
h¥i
->
S‹
;

1801 
	}
}

1809 
ušt32_t
 
	$HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
)

1811  
h¥i
->
E¼ÜCode
;

1812 
	}
}

1835 
	$SPI_TxClo£IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

1838 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1840 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

1844 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
));

1847 if(
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_RXNE
è=ð
RESET
)

1849 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_ERR
));

1852 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1854 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

1858 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1860 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1864 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

1867 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_TX_RX
)

1870 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1871 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

1876 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1877 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

1883 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1885 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

1888 
	}
}

1896 
	$SPI_TxISR
(
SPI_HªdËTy³Def
 *
h¥i
)

1899 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

1901 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

1906 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

1907 
h¥i
->
pTxBuffPŒ
+=2U;

1909 
h¥i
->
TxXãrCouÁ
--;

1911 if(
h¥i
->
TxXãrCouÁ
 == 0U)

1913 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1916 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

1918 
	`SPI_TxClo£IRQHªdËr
(
h¥i
);

1920 
	}
}

1928 
	$SPI_RxClo£IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

1930 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

1932 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1935 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1937 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

1941 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

1942 
	`UNUSED
(
tm´eg
);

1945 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1947 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

1951 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

1953 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

1956 
	`SPI_RESET_CRC
(
h¥i
);

1961 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
));

1964 if(
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_TXE
è=ð
RESET
)

1967 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_ERR
));

1969 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

1972 
	`__HAL_SPI_DISABLE
(
h¥i
);

1976 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

1979 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_TX_RX
)

1982 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1983 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

1988 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1989 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

1995 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1997 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2000 
	}
}

2008 
	$SPI_2LšesRxISR
(
SPI_HªdËTy³Def
 *
h¥i
)

2011 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

2013 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

2018 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

2019 
h¥i
->
pRxBuffPŒ
+=2U;

2021 
h¥i
->
RxXãrCouÁ
--;

2023 if(
h¥i
->
RxXãrCouÁ
==0U)

2025 
	`SPI_RxClo£IRQHªdËr
(
h¥i
);

2027 
	}
}

2035 
	$SPI_RxISR
(
SPI_HªdËTy³Def
 *
h¥i
)

2038 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

2040 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

2045 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

2046 
h¥i
->
pRxBuffPŒ
+=2U;

2048 
h¥i
->
RxXãrCouÁ
--;

2051 if((
h¥i
->
RxXãrCouÁ
 =ð1Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

2054 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2057 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2059 
	`SPI_RxClo£IRQHªdËr
(
h¥i
);

2061 
	}
}

2069 
	$SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2071 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2075 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

2078 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2080 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2084 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

2087 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2089 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2092 
h¥i
->
TxXãrCouÁ
 = 0U;

2093 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2097 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

2099 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2103 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2105 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2109 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

2111 
	}
}

2119 
	$SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2121 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2123 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2126 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

2129 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

2132 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

2135 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2138 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2140 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2144 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2145 
	`UNUSED
(
tm´eg
);

2148 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2150 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2154 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

2156 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2157 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2161 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

2164 
	`__HAL_SPI_DISABLE
(
h¥i
);

2167 
h¥i
->
RxXãrCouÁ
 = 0U;

2168 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2171 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2173 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2177 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

2182 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

2184 
	}
}

2192 
	$SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2194 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2196 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2197 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

2200 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2203 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_TIMEOUT_VALUE
è=ð
HAL_OK
)

2206 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2208 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2212 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2213 
	`UNUSED
(
tm´eg
);

2216 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

2218 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2219 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2224 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2226 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2230 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

2233 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2235 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2239 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

2241 
h¥i
->
TxXãrCouÁ
 = 0U;

2242 
h¥i
->
RxXãrCouÁ
 = 0U;

2244 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2247 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2249 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2253 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

2258 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

2260 
	}
}

2268 
	$SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2270 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2272 
	`HAL_SPI_TxH®fC¶tC®lback
(
h¥i
);

2273 
	}
}

2281 
	$SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2283 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2285 
	`HAL_SPI_RxH®fC¶tC®lback
(
h¥i
);

2286 
	}
}

2294 
	$SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2296 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2298 
	`HAL_SPI_TxRxH®fC¶tC®lback
(
h¥i
);

2299 
	}
}

2307 
	$SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2309 
SPI_HªdËTy³Def
* 
h¥i
 = (SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2310 
h¥i
->
TxXãrCouÁ
 = 0U;

2311 
h¥i
->
RxXãrCouÁ
 = 0U;

2312 
h¥i
->
S‹
ð
HAL_SPI_STATE_READY
;

2313 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

2314 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2315 
	}
}

2326 
HAL_StusTy³Def
 
	$SPI_Wa™OnFÏgUÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
)

2328 
ušt32_t
 
tick¡¬t
 = 0U;

2331 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2334 if(
Stus
 =ð
RESET
)

2336 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
FÏg
è=ð
RESET
)

2338 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2340 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

2347 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
ušt32_t
)(
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2350 
	`__HAL_SPI_DISABLE
(
h¥i
);

2353 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2355 
	`SPI_RESET_CRC
(
h¥i
);

2358 
h¥i
->
S‹
ð
HAL_SPI_STATE_READY
;

2361 
	`__HAL_UNLOCK
(
h¥i
);

2363  
HAL_TIMEOUT
;

2370 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
FÏg
è!ð
RESET
)

2372 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2374 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

2381 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
ušt32_t
)(
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2384 
	`__HAL_SPI_DISABLE
(
h¥i
);

2387 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2389 
	`SPI_RESET_CRC
(
h¥i
);

2392 
h¥i
->
S‹
ð
HAL_SPI_STATE_READY
;

2395 
	`__HAL_UNLOCK
(
h¥i
);

2397  
HAL_TIMEOUT
;

2402  
HAL_OK
;

2403 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c

130 
	~"¡m32l0xx_h®.h
"

136 #ifdeà
HAL_TIM_MODULE_ENABLED


151 
TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
);

152 
TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

153 
TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

154 
TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

155 
TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

156 
TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

157 
TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

158 
TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

159 
TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

160 
TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

161 
TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

162 
TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
, ušt32_ˆ
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
);

163 
TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
IÅutTrigg”Sourû
);

164 
TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
);

165 
TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

166 
TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

167 
TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

207 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
)

210 if(
htim
 =ð
NULL
)

212  
HAL_ERROR
;

216 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

217 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

218 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

219 
	`as£¹_·¿m
(
	`IS_TIM_PERIOD
(
htim
->
In™
.
P”iod
));

220 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER
(
htim
->
In™
.
P»sÿËr
));

222 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

225 
htim
->
Lock
 = 
HAL_UNLOCKED
;

228 
	`HAL_TIM_Ba£_M¥In™
(
htim
);

232 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

235 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

238 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

240  
HAL_OK
;

241 
	}
}

248 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

251 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

253 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

256 
	`__HAL_TIM_DISABLE
(
htim
);

259 
	`HAL_TIM_Ba£_M¥DeIn™
(
htim
);

262 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

265 
	`__HAL_UNLOCK
(
htim
);

267  
HAL_OK
;

268 
	}
}

275 
__w—k
 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

278 
	`UNUSED
(
htim
);

283 
	}
}

290 
__w—k
 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

293 
	`UNUSED
(
htim
);

298 
	}
}

305 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
)

308 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

311 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

314 
	`__HAL_TIM_ENABLE
(
htim
);

317 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

320  
HAL_OK
;

321 
	}
}

328 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

331 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

334 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

337 
	`__HAL_TIM_DISABLE
(
htim
);

340 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

343  
HAL_OK
;

344 
	}
}

351 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

354 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

357 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

360 
	`__HAL_TIM_ENABLE
(
htim
);

363  
HAL_OK
;

364 
	}
}

371 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

374 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

376 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

379 
	`__HAL_TIM_DISABLE
(
htim
);

382  
HAL_OK
;

383 
	}
}

392 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

395 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

397 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

399  
HAL_BUSY
;

401 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

403 if((
pD©a
 =ð0U ) && (
L’gth
 > 0U))

405  
HAL_ERROR
;

409 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

413 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

416 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

419 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
ARR
, 
L’gth
);

422 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

425 
	`__HAL_TIM_ENABLE
(
htim
);

428  
HAL_OK
;

429 
	}
}

436 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

439 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

442 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

445 
	`__HAL_TIM_DISABLE
(
htim
);

448 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

451  
HAL_OK
;

452 
	}
}

486 
HAL_StusTy³Def
 
	$HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
* 
htim
)

489 if(
htim
 =ð
NULL
)

491  
HAL_ERROR
;

495 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

496 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

497 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

498 
	`as£¹_·¿m
(
	`IS_TIM_PERIOD
(
htim
->
In™
.
P”iod
));

499 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER
(
htim
->
In™
.
P»sÿËr
));

501 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

504 
htim
->
Lock
 = 
HAL_UNLOCKED
;

507 
	`HAL_TIM_OC_M¥In™
(
htim
);

510 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

513 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

516 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

518  
HAL_OK
;

519 
	}
}

526 
HAL_StusTy³Def
 
	$HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

529 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

531 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

534 
	`__HAL_TIM_DISABLE
(
htim
);

537 
	`HAL_TIM_OC_M¥DeIn™
(
htim
);

540 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

543 
	`__HAL_UNLOCK
(
htim
);

545  
HAL_OK
;

546 
	}
}

553 
__w—k
 
	$HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

556 
	`UNUSED
(
htim
);

561 
	}
}

568 
__w—k
 
	$HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

571 
	`UNUSED
(
htim
);

576 
	}
}

589 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

592 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

595 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

598 
	`__HAL_TIM_ENABLE
(
htim
);

601  
HAL_OK
;

602 
	}
}

615 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

618 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

621 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

624 
	`__HAL_TIM_DISABLE
(
htim
);

627  
HAL_OK
;

628 
	}
}

641 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

644 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

646 
ChªÃl
)

648 
TIM_CHANNEL_1
:

651 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

655 
TIM_CHANNEL_2
:

658 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

662 
TIM_CHANNEL_3
:

665 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

669 
TIM_CHANNEL_4
:

672 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

681 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

684 
	`__HAL_TIM_ENABLE
(
htim
);

687  
HAL_OK
;

688 
	}
}

701 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

704 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

706 
ChªÃl
)

708 
TIM_CHANNEL_1
:

711 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

715 
TIM_CHANNEL_2
:

718 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

722 
TIM_CHANNEL_3
:

725 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

729 
TIM_CHANNEL_4
:

732 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

741 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

744 
	`__HAL_TIM_DISABLE
(
htim
);

747  
HAL_OK
;

748 
	}
}

763 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

766 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

768 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

770  
HAL_BUSY
;

772 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

774 if(((
ušt32_t
)
pD©a
 =ð0U ) && (
L’gth
 > 0U))

776  
HAL_ERROR
;

780 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

783 
ChªÃl
)

785 
TIM_CHANNEL_1
:

788 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

791 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

794 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

797 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

801 
TIM_CHANNEL_2
:

804 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

807 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

810 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

813 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

817 
TIM_CHANNEL_3
:

820 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

823 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

826 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

829 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

833 
TIM_CHANNEL_4
:

836 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

839 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

842 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

845 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

854 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

857 
	`__HAL_TIM_ENABLE
(
htim
);

860  
HAL_OK
;

861 
	}
}

874 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

877 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

879 
ChªÃl
)

881 
TIM_CHANNEL_1
:

884 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

888 
TIM_CHANNEL_2
:

891 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

895 
TIM_CHANNEL_3
:

898 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

902 
TIM_CHANNEL_4
:

905 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

914 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

917 
	`__HAL_TIM_DISABLE
(
htim
);

920 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

923  
HAL_OK
;

924 
	}
}

959 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
)

962 if(
htim
 =ð
NULL
)

964  
HAL_ERROR
;

968 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

969 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

970 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

971 
	`as£¹_·¿m
(
	`IS_TIM_PERIOD
(
htim
->
In™
.
P”iod
));

972 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER
(
htim
->
In™
.
P»sÿËr
));

974 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

977 
htim
->
Lock
 = 
HAL_UNLOCKED
;

980 
	`HAL_TIM_PWM_M¥In™
(
htim
);

984 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

987 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

990 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

992  
HAL_OK
;

993 
	}
}

1000 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1003 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1005 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1008 
	`__HAL_TIM_DISABLE
(
htim
);

1011 
	`HAL_TIM_PWM_M¥DeIn™
(
htim
);

1014 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1017 
	`__HAL_UNLOCK
(
htim
);

1019  
HAL_OK
;

1020 
	}
}

1027 
__w—k
 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1030 
	`UNUSED
(
htim
);

1035 
	}
}

1042 
__w—k
 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1045 
	`UNUSED
(
htim
);

1050 
	}
}

1063 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1066 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1069 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1072 
	`__HAL_TIM_ENABLE
(
htim
);

1075  
HAL_OK
;

1076 
	}
}

1089 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1092 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1095 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1098 
	`__HAL_TIM_DISABLE
(
htim
);

1101 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1104  
HAL_OK
;

1105 
	}
}

1118 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1121 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1123 
ChªÃl
)

1125 
TIM_CHANNEL_1
:

1128 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1132 
TIM_CHANNEL_2
:

1135 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1139 
TIM_CHANNEL_3
:

1142 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1146 
TIM_CHANNEL_4
:

1149 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1158 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1161 
	`__HAL_TIM_ENABLE
(
htim
);

1164  
HAL_OK
;

1165 
	}
}

1178 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1181 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1183 
ChªÃl
)

1185 
TIM_CHANNEL_1
:

1188 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1192 
TIM_CHANNEL_2
:

1195 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1199 
TIM_CHANNEL_3
:

1202 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1206 
TIM_CHANNEL_4
:

1209 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1218 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1221 
	`__HAL_TIM_DISABLE
(
htim
);

1224  
HAL_OK
;

1225 
	}
}

1241 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1244 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1246 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1248  
HAL_BUSY
;

1250 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1252 if(((
ušt32_t
)
pD©a
 =ð0U ) && (
L’gth
 > 0U))

1254  
HAL_ERROR
;

1258 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1261 
ChªÃl
)

1263 
TIM_CHANNEL_1
:

1266 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1269 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1272 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1275 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1279 
TIM_CHANNEL_2
:

1282 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1285 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1288 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1291 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1295 
TIM_CHANNEL_3
:

1298 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1301 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1304 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1307 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1311 
TIM_CHANNEL_4
:

1314 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1317 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1320 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1323 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1332 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1335 
	`__HAL_TIM_ENABLE
(
htim
);

1338  
HAL_OK
;

1339 
	}
}

1352 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1355 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1357 
ChªÃl
)

1359 
TIM_CHANNEL_1
:

1362 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1366 
TIM_CHANNEL_2
:

1369 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1373 
TIM_CHANNEL_3
:

1376 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1380 
TIM_CHANNEL_4
:

1383 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1392 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1395 
	`__HAL_TIM_DISABLE
(
htim
);

1398 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1401  
HAL_OK
;

1402 
	}
}

1435 
HAL_StusTy³Def
 
	$HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
)

1438 if(
htim
 =ð
NULL
)

1440  
HAL_ERROR
;

1444 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1445 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1446 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1447 
	`as£¹_·¿m
(
	`IS_TIM_PERIOD
(
htim
->
In™
.
P”iod
));

1448 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER
(
htim
->
In™
.
P»sÿËr
));

1450 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1453 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1456 
	`HAL_TIM_IC_M¥In™
(
htim
);

1460 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1463 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1466 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1468  
HAL_OK
;

1469 
	}
}

1476 
HAL_StusTy³Def
 
	$HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1479 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1481 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1484 
	`__HAL_TIM_DISABLE
(
htim
);

1487 
	`HAL_TIM_IC_M¥DeIn™
(
htim
);

1490 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1493 
	`__HAL_UNLOCK
(
htim
);

1495  
HAL_OK
;

1496 
	}
}

1503 
__w—k
 
	$HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1506 
	`UNUSED
(
htim
);

1511 
	}
}

1518 
__w—k
 
	$HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1521 
	`UNUSED
(
htim
);

1526 
	}
}

1538 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1541 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1544 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1547 
	`__HAL_TIM_ENABLE
(
htim
);

1550  
HAL_OK
;

1551 
	}
}

1564 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1567 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1570 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1573 
	`__HAL_TIM_DISABLE
(
htim
);

1576  
HAL_OK
;

1577 
	}
}

1590 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1593 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1595 
ChªÃl
)

1597 
TIM_CHANNEL_1
:

1600 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1604 
TIM_CHANNEL_2
:

1607 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1611 
TIM_CHANNEL_3
:

1614 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1618 
TIM_CHANNEL_4
:

1621 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1629 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1632 
	`__HAL_TIM_ENABLE
(
htim
);

1635  
HAL_OK
;

1636 
	}
}

1649 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1652 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1654 
ChªÃl
)

1656 
TIM_CHANNEL_1
:

1659 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1663 
TIM_CHANNEL_2
:

1666 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1670 
TIM_CHANNEL_3
:

1673 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1677 
TIM_CHANNEL_4
:

1680 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1689 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1692 
	`__HAL_TIM_DISABLE
(
htim
);

1695  
HAL_OK
;

1696 
	}
}

1711 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1714 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1715 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1717 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1719  
HAL_BUSY
;

1721 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1723 if((
pD©a
 =ð0U ) && (
L’gth
 > 0U))

1725  
HAL_ERROR
;

1729 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1733 
ChªÃl
)

1735 
TIM_CHANNEL_1
:

1738 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1741 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1744 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

1747 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1751 
TIM_CHANNEL_2
:

1754 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1757 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1760 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a
, 
L’gth
);

1763 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1767 
TIM_CHANNEL_3
:

1770 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1773 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1776 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
CCR3
, (ušt32_t)
pD©a
, 
L’gth
);

1779 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1783 
TIM_CHANNEL_4
:

1786 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1789 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1792 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
CCR4
, (ušt32_t)
pD©a
, 
L’gth
);

1795 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1804 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1807 
	`__HAL_TIM_ENABLE
(
htim
);

1810  
HAL_OK
;

1811 
	}
}

1824 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1827 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1828 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1830 
ChªÃl
)

1832 
TIM_CHANNEL_1
:

1835 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1839 
TIM_CHANNEL_2
:

1842 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1846 
TIM_CHANNEL_3
:

1849 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1853 
TIM_CHANNEL_4
:

1856 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1865 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1868 
	`__HAL_TIM_DISABLE
(
htim
);

1871 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1874  
HAL_OK
;

1875 
	}
}

1912 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
)

1915 if(
htim
 =ð
NULL
)

1917  
HAL_ERROR
;

1921 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

1922 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1923 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1924 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
OÃPul£Mode
));

1925 
	`as£¹_·¿m
(
	`IS_TIM_PERIOD
(
htim
->
In™
.
P”iod
));

1926 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER
(
htim
->
In™
.
P»sÿËr
));

1928 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1931 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1934 
	`HAL_TIM_OÃPul£_M¥In™
(
htim
);

1938 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1941 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1944 
htim
->
In¡ªû
->
CR1
 &ð~
TIM_CR1_OPM
;

1947 
htim
->
In¡ªû
->
CR1
 |ð
OÃPul£Mode
;

1950 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1952  
HAL_OK
;

1953 
	}
}

1960 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1963 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

1965 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1968 
	`__HAL_TIM_DISABLE
(
htim
);

1971 
	`HAL_TIM_OÃPul£_M¥DeIn™
(
htim
);

1974 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1977 
	`__HAL_UNLOCK
(
htim
);

1979  
HAL_OK
;

1980 
	}
}

1987 
__w—k
 
	$HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1990 
	`UNUSED
(
htim
);

1995 
	}
}

2002 
__w—k
 
	$HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2005 
	`UNUSED
(
htim
);

2010 
	}
}

2020 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2031 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2032 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2035  
HAL_OK
;

2036 
	}
}

2047 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2055 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2056 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2059 
	`__HAL_TIM_DISABLE
(
htim
);

2062  
HAL_OK
;

2063 
	}
}

2074 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2086 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2089 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2091 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2092 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2095  
HAL_OK
;

2096 
	}
}

2107 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2110 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2113 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2120 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2121 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2124 
	`__HAL_TIM_DISABLE
(
htim
);

2127  
HAL_OK
;

2128 
	}
}

2161 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
)

2163 
ušt32_t
 
tmpsmü
 = 0U;

2164 
ušt32_t
 
tmpccmr1
 = 0U;

2165 
ušt32_t
 
tmpcûr
 = 0U;

2168 if(
htim
 =ð
NULL
)

2170  
HAL_ERROR
;

2174 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2175 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
sCÚfig
->
Encod”Mode
));

2176 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC1S–eùiÚ
));

2177 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC2S–eùiÚ
));

2178 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

2179 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC2PÞ¬™y
));

2180 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

2181 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC2P»sÿËr
));

2182 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

2183 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC2Fž‹r
));

2184 
	`as£¹_·¿m
(
	`IS_TIM_PERIOD
(
htim
->
In™
.
P”iod
));

2185 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER
(
htim
->
In™
.
P»sÿËr
));

2187 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2190 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2193 
	`HAL_TIM_Encod”_M¥In™
(
htim
);

2197 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2200 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

2203 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2206 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

2209 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

2212 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

2215 
tmpsmü
 |ð
sCÚfig
->
Encod”Mode
;

2218 
tmpccmr1
 &ð~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_CC2S
);

2219 
tmpccmr1
 |ð(
sCÚfig
->
IC1S–eùiÚ
 | (sCÚfig->
IC2S–eùiÚ
 << 8U));

2222 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_IC2PSC
);

2223 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC2F
);

2224 
tmpccmr1
 |ð
sCÚfig
->
IC1P»sÿËr
 | (sCÚfig->
IC2P»sÿËr
 << 8U);

2225 
tmpccmr1
 |ð(
sCÚfig
->
IC1Fž‹r
 << 4Uè| (sCÚfig->
IC2Fž‹r
 << 12U);

2228 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC2P
);

2229 
tmpcûr
 &ð~(
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2NP
);

2230 
tmpcûr
 |ð
sCÚfig
->
IC1PÞ¬™y
 | (sCÚfig->
IC2PÞ¬™y
 << 4U);

2233 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

2236 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

2239 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

2242 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2244  
HAL_OK
;

2245 
	}
}

2252 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2255 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2257 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2260 
	`__HAL_TIM_DISABLE
(
htim
);

2263 
	`HAL_TIM_Encod”_M¥DeIn™
(
htim
);

2266 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2269 
	`__HAL_UNLOCK
(
htim
);

2271  
HAL_OK
;

2272 
	}
}

2280 
__w—k
 
	$HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2283 
	`UNUSED
(
htim
);

2288 
	}
}

2296 
__w—k
 
	$HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2299 
	`UNUSED
(
htim
);

2304 
	}
}

2316 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2319 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2322 
ChªÃl
)

2324 
TIM_CHANNEL_1
:

2326 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2329 
TIM_CHANNEL_2
:

2331 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2336 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2337 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2342 
	`__HAL_TIM_ENABLE
(
htim
);

2345  
HAL_OK
;

2346 
	}
}

2358 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2361 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2365 
ChªÃl
)

2367 
TIM_CHANNEL_1
:

2369 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2372 
TIM_CHANNEL_2
:

2374 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2379 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2380 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2385 
	`__HAL_TIM_DISABLE
(
htim
);

2388  
HAL_OK
;

2389 
	}
}

2401 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2404 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2408 
ChªÃl
)

2410 
TIM_CHANNEL_1
:

2412 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2413 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2416 
TIM_CHANNEL_2
:

2418 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2419 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2424 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2425 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2426 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2427 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2433 
	`__HAL_TIM_ENABLE
(
htim
);

2436  
HAL_OK
;

2437 
	}
}

2449 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2452 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2456 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2458 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2461 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2463 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2465 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2468 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2472 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2473 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2476 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2477 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2481 
	`__HAL_TIM_DISABLE
(
htim
);

2484 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2487  
HAL_OK
;

2488 
	}
}

2503 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
)

2506 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2508 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

2510  
HAL_BUSY
;

2512 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

2514 if((((
pD©a1
 =ð0Uè|| (
pD©a2
 =ð0Uè)è&& (
L’gth
 > 0U))

2516  
HAL_ERROR
;

2520 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2524 
ChªÃl
)

2526 
TIM_CHANNEL_1
:

2529 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2532 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2535 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_ˆ)
pD©a1
, 
L’gth
);

2538 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2541 
	`__HAL_TIM_ENABLE
(
htim
);

2544 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2548 
TIM_CHANNEL_2
:

2551 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2554 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

2556 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2559 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2562 
	`__HAL_TIM_ENABLE
(
htim
);

2565 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2569 
TIM_CHANNEL_ALL
:

2572 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2575 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2578 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a1
, 
L’gth
);

2581 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2584 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2587 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2590 
	`__HAL_TIM_ENABLE
(
htim
);

2593 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2594 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2597 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2599 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2607  
HAL_OK
;

2608 
	}
}

2620 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2623 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2627 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2629 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2632 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2634 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2636 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2639 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2643 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2644 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2647 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2648 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2652 
	`__HAL_TIM_DISABLE
(
htim
);

2655 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2658  
HAL_OK
;

2659 
	}
}

2683 
	$HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
)

2686 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC1
è!ð
RESET
)

2688 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC1
è!=
RESET
)

2691 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC1
);

2692 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

2695 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC1S
) != 0x00U)

2697 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2702 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2703 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2705 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2710 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC2
è!ð
RESET
)

2712 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC2
è!=
RESET
)

2714 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC2
);

2715 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

2717 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC2S
) != 0x00U)

2719 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2724 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2725 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2727 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2731 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC3
è!ð
RESET
)

2733 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC3
è!=
RESET
)

2735 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC3
);

2736 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

2738 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC3S
) != 0x00U)

2740 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2745 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2746 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2748 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2752 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC4
è!ð
RESET
)

2754 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC4
è!=
RESET
)

2756 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC4
);

2757 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

2759 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC4S
) != 0x00U)

2761 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2766 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2767 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2769 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2773 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_UPDATE
è!ð
RESET
)

2775 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_UPDATE
è!=
RESET
)

2777 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_UPDATE
);

2778 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

2782 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_TRIGGER
è!ð
RESET
)

2784 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_TRIGGER
è!=
RESET
)

2786 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_TRIGGER
);

2787 
	`HAL_TIM_Trigg”C®lback
(
htim
);

2790 
	}
}

2826 
HAL_StusTy³Def
 
	$HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

2829 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

2830 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
sCÚfig
->
OCMode
));

2831 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

2834 
	`__HAL_LOCK
(
htim
);

2836 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2838 
ChªÃl
)

2840 
TIM_CHANNEL_1
:

2842 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

2844 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2848 
TIM_CHANNEL_2
:

2850 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2852 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2856 
TIM_CHANNEL_3
:

2858 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

2860 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2864 
TIM_CHANNEL_4
:

2866 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

2868 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2875 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2877 
	`__HAL_UNLOCK
(
htim
);

2879  
HAL_OK
;

2880 
	}
}

2895 
HAL_StusTy³Def
 
	$HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

2898 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

2899 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
ICPÞ¬™y
));

2900 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
ICS–eùiÚ
));

2901 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
ICP»sÿËr
));

2902 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
ICFž‹r
));

2904 
	`__HAL_LOCK
(
htim
);

2906 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2908 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2911 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
,

2912 
sCÚfig
->
ICPÞ¬™y
,

2913 
sCÚfig
->
ICS–eùiÚ
,

2914 
sCÚfig
->
ICFž‹r
);

2917 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

2920 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
ICP»sÿËr
;

2922 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2925 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2927 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
,

2928 
sCÚfig
->
ICPÞ¬™y
,

2929 
sCÚfig
->
ICS–eùiÚ
,

2930 
sCÚfig
->
ICFž‹r
);

2933 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

2936 
htim
->
In¡ªû
->
CCMR1
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

2938 ià(
ChªÃl
 =ð
TIM_CHANNEL_3
)

2941 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

2943 
	`TIM_TI3_S‘CÚfig
(
htim
->
In¡ªû
,

2944 
sCÚfig
->
ICPÞ¬™y
,

2945 
sCÚfig
->
ICS–eùiÚ
,

2946 
sCÚfig
->
ICFž‹r
);

2949 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
;

2952 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
ICP»sÿËr
;

2957 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

2959 
	`TIM_TI4_S‘CÚfig
(
htim
->
In¡ªû
,

2960 
sCÚfig
->
ICPÞ¬™y
,

2961 
sCÚfig
->
ICS–eùiÚ
,

2962 
sCÚfig
->
ICFž‹r
);

2965 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
;

2968 
htim
->
In¡ªû
->
CCMR2
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

2971 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2973 
	`__HAL_UNLOCK
(
htim
);

2975  
HAL_OK
;

2976 
	}
}

2991 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

2993 
	`__HAL_LOCK
(
htim
);

2996 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

2997 
	`as£¹_·¿m
(
	`IS_TIM_PWM_MODE
(
sCÚfig
->
OCMode
));

2998 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

2999 
	`as£¹_·¿m
(
	`IS_TIM_FAST_STATE
(
sCÚfig
->
OCFa¡Mode
));

3001 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3003 
ChªÃl
)

3005 
TIM_CHANNEL_1
:

3007 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3009 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3012 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
;

3015 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1FE
;

3016 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
;

3020 
TIM_CHANNEL_2
:

3022 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3024 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3027 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
;

3030 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2FE
;

3031 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3035 
TIM_CHANNEL_3
:

3037 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3039 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3042 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
;

3045 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3FE
;

3046 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
;

3050 
TIM_CHANNEL_4
:

3052 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3054 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3057 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
;

3060 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4FE
;

3061 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3069 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3071 
	`__HAL_UNLOCK
(
htim
);

3073  
HAL_OK
;

3074 
	}
}

3091 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
)

3093 
TIM_OC_In™Ty³Def
 
‹mp1
;

3096 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
OuutChªÃl
));

3097 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
IÅutChªÃl
));

3099 if(
OuutChªÃl
 !ð
IÅutChªÃl
)

3101 
	`__HAL_LOCK
(
htim
);

3103 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3106 
‹mp1
.
OCMode
 = 
sCÚfig
->OCMode;

3107 
‹mp1
.
Pul£
 = 
sCÚfig
->Pulse;

3108 
‹mp1
.
OCPÞ¬™y
 = 
sCÚfig
->OCPolarity;

3110 
OuutChªÃl
)

3112 
TIM_CHANNEL_1
:

3114 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3116 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3119 
TIM_CHANNEL_2
:

3121 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3123 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3129 
IÅutChªÃl
)

3131 
TIM_CHANNEL_1
:

3133 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3135 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3136 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3139 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3142 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3143 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1FP1
;

3146 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3147 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3150 
TIM_CHANNEL_2
:

3152 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3154 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3155 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3158 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3161 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3162 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI2FP2
;

3165 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3166 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3174 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3176 
	`__HAL_UNLOCK
(
htim
);

3178  
HAL_OK
;

3182  
HAL_ERROR
;

3184 
	}
}

3221 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3222 
ušt32_t
* 
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3225 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3226 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3227 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3228 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3230 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3232  
HAL_BUSY
;

3234 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3236 if((
Bur¡Bufãr
 =ð0U ) && (
Bur¡L’gth
 > 0U))

3238  
HAL_ERROR
;

3242 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3245 
Bur¡Reque¡Src
)

3247 
TIM_DMA_UPDATE
:

3250 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3253 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3256 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8) + 1);

3259 
TIM_DMA_CC1
:

3262 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3265 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3268 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3271 
TIM_DMA_CC2
:

3274 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3277 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3280 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3283 
TIM_DMA_CC3
:

3286 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3289 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3292 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3295 
TIM_DMA_CC4
:

3298 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3301 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3304 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3307 
TIM_DMA_TRIGGER
:

3310 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3313 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3316 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3323 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3326 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3328 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3331  
HAL_OK
;

3332 
	}
}

3340 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3343 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3346 
Bur¡Reque¡Src
)

3348 
TIM_DMA_UPDATE
:

3350 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3353 
TIM_DMA_CC1
:

3355 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3358 
TIM_DMA_CC2
:

3360 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3363 
TIM_DMA_CC3
:

3365 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3368 
TIM_DMA_CC4
:

3370 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3373 
TIM_DMA_TRIGGER
:

3375 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3382 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3385  
HAL_OK
;

3386 
	}
}

3423 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3424 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3427 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3428 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3429 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3430 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3432 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3434  
HAL_BUSY
;

3436 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3438 if((
Bur¡Bufãr
 =ð0U ) && (
Bur¡L’gth
 > 0U))

3440  
HAL_ERROR
;

3444 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3447 
Bur¡Reque¡Src
)

3449 
TIM_DMA_UPDATE
:

3452 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3455 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3458 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3461 
TIM_DMA_CC1
:

3464 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3467 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3470 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3473 
TIM_DMA_CC2
:

3476 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3479 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3482 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3485 
TIM_DMA_CC3
:

3488 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3491 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3494 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3497 
TIM_DMA_CC4
:

3500 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3503 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3506 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3509 
TIM_DMA_TRIGGER
:

3512 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3515 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3518 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3526 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3529 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3531 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3534  
HAL_OK
;

3535 
	}
}

3543 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3546 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3549 
Bur¡Reque¡Src
)

3551 
TIM_DMA_UPDATE
:

3553 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3556 
TIM_DMA_CC1
:

3558 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3561 
TIM_DMA_CC2
:

3563 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3566 
TIM_DMA_CC3
:

3568 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3571 
TIM_DMA_CC4
:

3573 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3576 
TIM_DMA_TRIGGER
:

3578 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3586 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3589  
HAL_OK
;

3590 
	}
}

3607 
HAL_StusTy³Def
 
	$HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
)

3610 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3611 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
Ev’tSourû
));

3614 
	`__HAL_LOCK
(
htim
);

3617 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3620 
htim
->
In¡ªû
->
EGR
 = 
Ev’tSourû
;

3623 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3625 
	`__HAL_UNLOCK
(
htim
);

3628  
HAL_OK
;

3629 
	}
}

3644 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
)

3647 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3648 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3649 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_SOURCE
(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
));

3650 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_POLARITY
(
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
));

3651 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_PRESCALER
(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
));

3652 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_FILTER
(
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
));

3655 
	`__HAL_LOCK
(
htim
);

3657 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3659 if(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
 =ð
TIM_CLEARINPUTSOURCE_ETR
)

3661 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3662 
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
,

3663 
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
,

3664 
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
);

3667 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_OCCS
;

3670 
ChªÃl
)

3672 
TIM_CHANNEL_1
:

3674 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3677 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1CE
;

3682 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1CE
;

3686 
TIM_CHANNEL_2
:

3688 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3689 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3692 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2CE
;

3697 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2CE
;

3701 
TIM_CHANNEL_3
:

3703 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3704 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3707 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3CE
;

3712 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3CE
;

3716 
TIM_CHANNEL_4
:

3718 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3719 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3722 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4CE
;

3727 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4CE
;

3735 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3737 
	`__HAL_UNLOCK
(
htim
);

3739  
HAL_OK
;

3740 
	}
}

3749 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
)

3751 
ušt32_t
 
tmpsmü
 = 0U;

3754 
	`__HAL_LOCK
(
htim
);

3756 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3759 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE
(
sClockSourûCÚfig
->
ClockSourû
));

3762 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3763 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3764 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

3765 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3767 
sClockSourûCÚfig
->
ClockSourû
)

3769 
TIM_CLOCKSOURCE_INTERNAL
:

3771 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3773 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3777 
TIM_CLOCKSOURCE_ETRMODE1
:

3779 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

3780 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

3781 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3782 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3784 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3785 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3786 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3787 
sClockSourûCÚfig
->
ClockFž‹r
);

3789 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3791 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3793 
tmpsmü
 |ð(
TIM_SLAVEMODE_EXTERNAL1
 | 
TIM_CLOCKSOURCE_ETRMODE1
);

3795 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3799 
TIM_CLOCKSOURCE_ETRMODE2
:

3801 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

3802 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

3803 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3804 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3806 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3807 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3808 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3809 
sClockSourûCÚfig
->
ClockFž‹r
);

3811 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_ECE
;

3815 
TIM_CLOCKSOURCE_TI1
:

3817 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3818 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3819 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3820 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

3821 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3822 
sClockSourûCÚfig
->
ClockFž‹r
);

3823 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1
);

3826 
TIM_CLOCKSOURCE_TI2
:

3828 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3829 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3830 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3831 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

3832 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3833 
sClockSourûCÚfig
->
ClockFž‹r
);

3834 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI2
);

3837 
TIM_CLOCKSOURCE_TI1ED
:

3839 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3840 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3841 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3842 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

3843 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3844 
sClockSourûCÚfig
->
ClockFž‹r
);

3845 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1ED
);

3848 
TIM_CLOCKSOURCE_ITR0
:

3850 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3851 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR0
);

3854 
TIM_CLOCKSOURCE_ITR1
:

3856 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3857 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR1
);

3860 
TIM_CLOCKSOURCE_ITR2
:

3862 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3863 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR2
);

3866 
TIM_CLOCKSOURCE_ITR3
:

3868 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3869 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR3
);

3876 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3878 
	`__HAL_UNLOCK
(
htim
);

3880  
HAL_OK
;

3881 
	}
}

3895 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
)

3897 
ušt32_t
 
tmpü2
 = 0U;

3900 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

3901 
	`as£¹_·¿m
(
	`IS_TIM_TI1SELECTION
(
TI1_S–eùiÚ
));

3904 
tmpü2
 = 
htim
->
In¡ªû
->
CR2
;

3907 
tmpü2
 &ð~
TIM_CR2_TI1S
;

3910 
tmpü2
 |ð
TI1_S–eùiÚ
;

3913 
htim
->
In¡ªû
->
CR2
 = 
tmpü2
;

3915  
HAL_OK
;

3916 
	}
}

3927 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

3930 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

3931 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

3932 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

3934 
	`__HAL_LOCK
(
htim
);

3936 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3939 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

3942 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

3945 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

3948 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3950 
	`__HAL_UNLOCK
(
htim
);

3952  
HAL_OK
;

3953 
	}
}

3964 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
,

3965 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

3968 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

3969 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

3970 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

3972 
	`__HAL_LOCK
(
htim
);

3974 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3976 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

3979 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

3982 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

3984 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3986 
	`__HAL_UNLOCK
(
htim
);

3988  
HAL_OK
;

3989 
	}
}

4002 
ušt32_t
 
	$HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

4004 
ušt32_t
 
tm´eg
 = 0U;

4006 
	`__HAL_LOCK
(
htim
);

4008 
ChªÃl
)

4010 
TIM_CHANNEL_1
:

4013 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4016 
tm´eg
 = 
htim
->
In¡ªû
->
CCR1
;

4020 
TIM_CHANNEL_2
:

4023 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4026 
tm´eg
 = 
htim
->
In¡ªû
->
CCR2
;

4031 
TIM_CHANNEL_3
:

4034 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

4037 
tm´eg
 = 
htim
->
In¡ªû
->
CCR3
;

4042 
TIM_CHANNEL_4
:

4045 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

4048 
tm´eg
 = 
htim
->
In¡ªû
->
CCR4
;

4057 
	`__HAL_UNLOCK
(
htim
);

4058  
tm´eg
;

4059 
	}
}

4089 
__w—k
 
	$HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4092 
	`UNUSED
(
htim
);

4098 
	}
}

4104 
__w—k
 
	$HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4107 
	`UNUSED
(
htim
);

4112 
	}
}

4118 
__w—k
 
	$HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4121 
	`UNUSED
(
htim
);

4126 
	}
}

4133 
__w—k
 
	$HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4136 
	`UNUSED
(
htim
);

4141 
	}
}

4148 
__w—k
 
	$HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4151 
	`UNUSED
(
htim
);

4156 
	}
}

4163 
__w—k
 
	$HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4166 
	`UNUSED
(
htim
);

4171 
	}
}

4197 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4199  
htim
->
S‹
;

4200 
	}
}

4207 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4209  
htim
->
S‹
;

4210 
	}
}

4217 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4219  
htim
->
S‹
;

4220 
	}
}

4227 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4229  
htim
->
S‹
;

4230 
	}
}

4237 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4239  
htim
->
S‹
;

4240 
	}
}

4247 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4249  
htim
->
S‹
;

4250 
	}
}

4260 
	$TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

4262 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4264 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4266 
	`HAL_TIM_E¼ÜC®lback
(
htim
);

4267 
	}
}

4275 
	$TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4277 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4279 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4281 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4283 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4285 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4287 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4289 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4291 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4293 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4295 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4297 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

4299 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4300 
	}
}

4307 
	$TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4309 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4311 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4313 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4315 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4317 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4319 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4321 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4323 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4325 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4327 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4330 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

4332 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4333 
	}
}

4355 
	$TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4357 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4359 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4361 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

4362 
	}
}

4370 
	$TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4372 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4374 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4376 
	`HAL_TIM_Trigg”C®lback
(
htim
);

4377 
	}
}

4385 
	$TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
)

4387 
ušt32_t
 
tmpü1
 = 0U;

4388 
tmpü1
 = 
TIMx
->
CR1
;

4391 if(
	`IS_TIM_CC1_INSTANCE
(
TIMx
è!ð
RESET
)

4394 
tmpü1
 &ð~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

4395 
tmpü1
 |ð
SŒuùu»
->
CouÁ”Mode
;

4398 if(
	`IS_TIM_CC1_INSTANCE
(
TIMx
è!ð
RESET
)

4401 
tmpü1
 &ð~
TIM_CR1_CKD
;

4402 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
ClockDivisiÚ
;

4405 
TIMx
->
CR1
 = 
tmpü1
;

4408 
TIMx
->
ARR
 = (
ušt32_t
)
SŒuùu»
->
P”iod
 ;

4411 
TIMx
->
PSC
 = (
ušt32_t
)
SŒuùu»
->
P»sÿËr
;

4414 
TIMx
->
EGR
 = 
TIM_EGR_UG
;

4415 
	}
}

4423 
	$TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4425 
ušt32_t
 
tmpccmrx
 = 0U;

4426 
ušt32_t
 
tmpcûr
 = 0U;

4427 
ušt32_t
 
tmpü2
 = 0U;

4430 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4433 
tmpcûr
 = 
TIMx
->
CCER
;

4435 
tmpü2
 = 
TIMx
->
CR2
;

4438 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4441 
tmpccmrx
 &ð~
TIM_CCMR1_OC1M
;

4442 
tmpccmrx
 &ð~
TIM_CCMR1_CC1S
;

4444 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4447 
tmpcûr
 &ð~
TIM_CCER_CC1P
;

4449 
tmpcûr
 |ð
OC_CÚfig
->
OCPÞ¬™y
;

4452 
TIMx
->
CR2
 = 
tmpü2
;

4455 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4458 
TIMx
->
CCR1
 = 
OC_CÚfig
->
Pul£
;

4461 
TIMx
->
CCER
 = 
tmpcûr
;

4462 
	}
}

4470 
	$TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4472 
ušt32_t
 
tmpccmrx
 = 0U;

4473 
ušt32_t
 
tmpcûr
 = 0U;

4474 
ušt32_t
 
tmpü2
 = 0U;

4477 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

4480 
tmpcûr
 = 
TIMx
->
CCER
;

4482 
tmpü2
 = 
TIMx
->
CR2
;

4485 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4488 
tmpccmrx
 &ð~
TIM_CCMR1_OC2M
;

4489 
tmpccmrx
 &ð~
TIM_CCMR1_CC2S
;

4492 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4495 
tmpcûr
 &ð~
TIM_CCER_CC2P
;

4497 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 4U);

4500 
TIMx
->
CR2
 = 
tmpü2
;

4503 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4506 
TIMx
->
CCR2
 = 
OC_CÚfig
->
Pul£
;

4509 
TIMx
->
CCER
 = 
tmpcûr
;

4510 
	}
}

4518 
	$TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4520 
ušt32_t
 
tmpccmrx
 = 0U;

4521 
ušt32_t
 
tmpcûr
 = 0U;

4522 
ušt32_t
 
tmpü2
 = 0U;

4525 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

4528 
tmpcûr
 = 
TIMx
->
CCER
;

4530 
tmpü2
 = 
TIMx
->
CR2
;

4533 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4536 
tmpccmrx
 &ð~
TIM_CCMR2_OC3M
;

4537 
tmpccmrx
 &ð~
TIM_CCMR2_CC3S
;

4539 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4542 
tmpcûr
 &ð~
TIM_CCER_CC3P
;

4544 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 8U);

4547 
TIMx
->
CR2
 = 
tmpü2
;

4550 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4553 
TIMx
->
CCR3
 = 
OC_CÚfig
->
Pul£
;

4556 
TIMx
->
CCER
 = 
tmpcûr
;

4557 
	}
}

4565 
	$TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4567 
ušt32_t
 
tmpccmrx
 = 0U;

4568 
ušt32_t
 
tmpcûr
 = 0U;

4569 
ušt32_t
 
tmpü2
 = 0U;

4572 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

4575 
tmpcûr
 = 
TIMx
->
CCER
;

4577 
tmpü2
 = 
TIMx
->
CR2
;

4580 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4583 
tmpccmrx
 &ð~
TIM_CCMR2_OC4M
;

4584 
tmpccmrx
 &ð~
TIM_CCMR2_CC4S
;

4587 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4590 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

4592 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 12U);

4595 
TIMx
->
CR2
 = 
tmpü2
;

4598 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4601 
TIMx
->
CCR4
 = 
OC_CÚfig
->
Pul£
;

4604 
TIMx
->
CCER
 = 
tmpcûr
;

4605 
	}
}

4624 
	$TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

4625 
ušt32_t
 
TIM_ICFž‹r
)

4627 
ušt32_t
 
tmpccmr1
 = 0U;

4628 
ušt32_t
 
tmpcûr
 = 0U;

4631 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4632 
tmpccmr1
 = 
TIMx
->
CCMR1
;

4633 
tmpcûr
 = 
TIMx
->
CCER
;

4636 if(
	`IS_TIM_CC2_INSTANCE
(
TIMx
è!ð
RESET
)

4638 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

4639 
tmpccmr1
 |ð
TIM_ICS–eùiÚ
;

4643 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

4644 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
;

4648 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

4649 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR1_IC1F
);

4652 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

4653 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 & (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

4656 
TIMx
->
CCMR1
 = 
tmpccmr1
;

4657 
TIMx
->
CCER
 = 
tmpcûr
;

4658 
	}
}

4672 
	$TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

4674 
ušt32_t
 
tmpccmr1
 = 0U;

4675 
ušt32_t
 
tmpcûr
 = 0U;

4678 
tmpcûr
 = 
TIMx
->
CCER
;

4679 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4680 
tmpccmr1
 = 
TIMx
->
CCMR1
;

4683 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

4684 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 4U);

4687 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

4688 
tmpcûr
 |ð
TIM_ICPÞ¬™y
;

4691 
TIMx
->
CCMR1
 = 
tmpccmr1
;

4692 
TIMx
->
CCER
 = 
tmpcûr
;

4693 
	}
}

4712 
	$TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

4713 
ušt32_t
 
TIM_ICFž‹r
)

4715 
ušt32_t
 
tmpccmr1
 = 0U;

4716 
ušt32_t
 
tmpcûr
 = 0U;

4719 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

4720 
tmpccmr1
 = 
TIMx
->
CCMR1
;

4721 
tmpcûr
 = 
TIMx
->
CCER
;

4724 
tmpccmr1
 &ð~
TIM_CCMR1_CC2S
;

4725 
tmpccmr1
 |ð(
TIM_ICS–eùiÚ
 << 8U);

4728 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

4729 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR1_IC2F
);

4732 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

4733 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 4Uè& (
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

4736 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

4737 
TIMx
->
CCER
 = 
tmpcûr
;

4738 
	}
}

4752 
	$TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

4754 
ušt32_t
 
tmpccmr1
 = 0U;

4755 
ušt32_t
 
tmpcûr
 = 0U;

4758 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

4759 
tmpccmr1
 = 
TIMx
->
CCMR1
;

4760 
tmpcûr
 = 
TIMx
->
CCER
;

4763 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

4764 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 12U);

4767 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

4768 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 << 4U);

4771 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

4772 
TIMx
->
CCER
 = 
tmpcûr
;

4773 
	}
}

4792 
	$TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

4793 
ušt32_t
 
TIM_ICFž‹r
)

4795 
ušt32_t
 
tmpccmr2
 = 0U;

4796 
ušt32_t
 
tmpcûr
 = 0U;

4799 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

4800 
tmpccmr2
 = 
TIMx
->
CCMR2
;

4801 
tmpcûr
 = 
TIMx
->
CCER
;

4804 
tmpccmr2
 &ð~
TIM_CCMR2_CC3S
;

4805 
tmpccmr2
 |ð
TIM_ICS–eùiÚ
;

4808 
tmpccmr2
 &ð~
TIM_CCMR2_IC3F
;

4809 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR2_IC3F
);

4812 
tmpcûr
 &ð~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

4813 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 8Uè& (
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

4816 
TIMx
->
CCMR2
 = 
tmpccmr2
;

4817 
TIMx
->
CCER
 = 
tmpcûr
;

4818 
	}
}

4837 
	$TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

4838 
ušt32_t
 
TIM_ICFž‹r
)

4840 
ušt32_t
 
tmpccmr2
 = 0U;

4841 
ušt32_t
 
tmpcûr
 = 0U;

4844 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

4845 
tmpccmr2
 = 
TIMx
->
CCMR2
;

4846 
tmpcûr
 = 
TIMx
->
CCER
;

4849 
tmpccmr2
 &ð~
TIM_CCMR2_CC4S
;

4850 
tmpccmr2
 |ð(
TIM_ICS–eùiÚ
 << 8U);

4853 
tmpccmr2
 &ð~
TIM_CCMR2_IC4F
;

4854 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR2_IC4F
);

4857 
tmpcûr
 &ð~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

4858 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 12Uè& (
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
));

4861 
TIMx
->
CCMR2
 = 
tmpccmr2
;

4862 
TIMx
->
CCER
 = 
tmpcûr
 ;

4863 
	}
}

4880 
	$TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt16_t
 
IÅutTrigg”Sourû
)

4882 
ušt32_t
 
tmpsmü
 = 0U;

4885 
tmpsmü
 = 
TIMx
->
SMCR
;

4887 
tmpsmü
 &ð~
TIM_SMCR_TS
;

4889 
tmpsmü
 |ð
IÅutTrigg”Sourû
 | 
TIM_SLAVEMODE_EXTERNAL1
;

4891 
TIMx
->
SMCR
 = 
tmpsmü
;

4892 
	}
}

4910 
	$TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

4911 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
)

4913 
ušt32_t
 
tmpsmü
 = 0U;

4915 
tmpsmü
 = 
TIMx
->
SMCR
;

4918 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

4921 
tmpsmü
 |ð(
ušt32_t
)(
TIM_ExtTRGP»sÿËr
 | (
TIM_ExtTRGPÞ¬™y
 | (
ExtTRGFž‹r
 << 8)));

4924 
TIMx
->
SMCR
 = 
tmpsmü
;

4925 
	}
}

4940 
	$TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
)

4942 
ušt32_t
 
tmp
 = 0U;

4945 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
TIMx
,
ChªÃl
));

4947 
tmp
 = 
TIM_CCER_CC1E
 << 
ChªÃl
;

4950 
TIMx
->
CCER
 &ð~
tmp
;

4953 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlS‹
 << 
ChªÃl
);

4954 
	}
}

4964 
	$TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

4965 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4967 
ušt32_t
 
tmpsmü
 = 0U;

4968 
ušt32_t
 
tmpccmr1
 = 0U;

4969 
ušt32_t
 
tmpcûr
 = 0U;

4972 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4975 
tmpsmü
 &ð~
TIM_SMCR_TS
;

4977 
tmpsmü
 |ð
sSÏveCÚfig
->
IÅutTrigg”
;

4980 
tmpsmü
 &ð~
TIM_SMCR_SMS
;

4982 
tmpsmü
 |ð
sSÏveCÚfig
->
SÏveMode
;

4985 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4988 
sSÏveCÚfig
->
IÅutTrigg”
)

4990 
TIM_TS_ETRF
:

4993 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

4994 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPRESCALER
(
sSÏveCÚfig
->
Trigg”P»sÿËr
));

4995 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

4996 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4998 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4999 
sSÏveCÚfig
->
Trigg”P»sÿËr
,

5000 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5001 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5005 
TIM_TS_TI1F_ED
:

5008 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

5009 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5012 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

5013 
htim
->
In¡ªû
->
CCER
 &ð~
TIM_CCER_CC1E
;

5014 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

5017 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5018 
tmpccmr1
 |ð((
sSÏveCÚfig
->
Trigg”Fž‹r
) << 4U);

5021 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

5022 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

5027 
TIM_TS_TI1FP1
:

5030 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

5031 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5032 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5035 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

5036 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5037 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5041 
TIM_TS_TI2FP2
:

5044 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5045 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5046 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5049 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

5050 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5051 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5055 
TIM_TS_ITR0
:

5058 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5062 
TIM_TS_ITR1
:

5065 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5069 
TIM_TS_ITR2
:

5072 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5076 
TIM_TS_ITR3
:

5079 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5086 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c

84 
	~"¡m32l0xx_h®.h
"

95 #ifdeà
HAL_TIM_MODULE_ENABLED


125 
HAL_StusTy³Def
 
	$HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
)

128 
	`as£¹_·¿m
(
	`IS_TIM_MASTER_INSTANCE
(
htim
->
In¡ªû
));

129 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
));

130 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
sMa¡”CÚfig
->
Ma¡”SÏveMode
));

132 
	`__HAL_LOCK
(
htim
);

135 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

138 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

140 
htim
->
In¡ªû
->
CR2
 |ð
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
;

143 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_MSM
;

145 
htim
->
In¡ªû
->
SMCR
 |ð
sMa¡”CÚfig
->
Ma¡”SÏveMode
;

147 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

149 
	`__HAL_UNLOCK
(
htim
);

151  
HAL_OK
;

152 
	}
}

155 #ià
defšed
 (
STM32L071xx
è|| defšed (
STM32L072xx
è|| defšed (
STM32L073xx
) \

156 || 
defšed
 (
STM32L081xx
è|| defšed (
STM32L082xx
è|| 
	$defšed
 (
STM32L083xx
)

250 #–ià
	`defšed
 (
STM32L031xx
è|| defšed (
STM32L041xx
)

311 #–ià
	`defšed
 (
STM32L011xx
è|| defšed (
STM32L021xx
)

430 
HAL_StusTy³Def
 
	$HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Rem­
)

433 
	`__HAL_LOCK
(
htim
);

436 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
htim
->
In¡ªû
,
Rem­
));

439 
htim
->
In¡ªû
->
OR
 = 
Rem­
;

441 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

443 
	`__HAL_UNLOCK
(
htim
);

445  
HAL_OK
;

446 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c

101 
	~"¡m32l0xx_h®.h
"

112 #ifdeà
HAL_UART_MODULE_ENABLED


119 
	#UART_CR1_FIELDS
 ((
ušt32_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | \

	)

120 
	gUSART_CR1_TE
 | 
	gUSART_CR1_RE
 | 
	gUSART_CR1_OVER8
))

122 
	#UART_LPUART_BRR_MIN
 ((
ušt32_t
)0x00000300è

	)

123 
	#UART_LPUART_BRR_MAX
 ((
ušt32_t
)0x000FFFFFè

	)

134 
UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

135 
UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

136 
UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

137 
UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

138 
UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

139 
UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

140 
UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

141 
UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

142 
UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

143 
UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

144 
UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

145 
UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

146 
HAL_StusTy³Def
 
UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

147 
HAL_StusTy³Def
 
UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

148 
HAL_StusTy³Def
 
UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

225 
HAL_StusTy³Def
 
	$HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

228 if(
hu¬t
 =ð
NULL
)

230  
HAL_ERROR
;

233 if(
hu¬t
->
In™
.
HwFlowCŽ
 !ð
UART_HWCONTROL_NONE
)

236 
	`as£¹_·¿m
(
	`IS_UART_HWFLOW_INSTANCE
(
hu¬t
->
In¡ªû
));

241 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

244 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

247 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

250 
	`HAL_UART_M¥In™
(
hu¬t
);

253 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

256 
	`__HAL_UART_DISABLE
(
hu¬t
);

259 ià(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
 !ð
UART_ADVFEATURE_NO_INIT
)

261 
	`UART_AdvF—tu»CÚfig
(
hu¬t
);

264 ià(
	`UART_S‘CÚfig
(
hu¬t
è=ð
HAL_ERROR
)

266  
HAL_ERROR
;

272 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

273 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

276 
	`__HAL_UART_ENABLE
(
hu¬t
);

279  (
	`UART_CheckIdËS‹
(
hu¬t
));

280 
	}
}

288 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

291 if(
hu¬t
 =ð
NULL
)

293  
HAL_ERROR
;

297 
	`as£¹_·¿m
(
	`IS_UART_HALFDUPLEX_INSTANCE
(
hu¬t
->
In¡ªû
));

299 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

302 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

305 
	`HAL_UART_M¥In™
(
hu¬t
);

308 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

311 
	`__HAL_UART_DISABLE
(
hu¬t
);

314 ià(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
 !ð
UART_ADVFEATURE_NO_INIT
)

316 
	`UART_AdvF—tu»CÚfig
(
hu¬t
);

319 ià(
	`UART_S‘CÚfig
(
hu¬t
è=ð
HAL_ERROR
)

321  
HAL_ERROR
;

327 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

328 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

331 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_HDSEL
);

334 
	`__HAL_UART_ENABLE
(
hu¬t
);

337  (
	`UART_CheckIdËS‹
(
hu¬t
));

338 
	}
}

351 
HAL_StusTy³Def
 
	$HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
)

354 if(
hu¬t
 =ð
NULL
)

356  
HAL_ERROR
;

360 
	`as£¹_·¿m
(
	`IS_UART_LIN_INSTANCE
(
hu¬t
->
In¡ªû
));

362 
	`as£¹_·¿m
(
	`IS_UART_LIN_BREAK_DETECT_LENGTH
(
B»akD‘eùL’gth
));

365 if(
hu¬t
->
In™
.
Ov”Sam¶šg
 =ð
UART_OVERSAMPLING_8
)

367  
HAL_ERROR
;

370 if(
hu¬t
->
In™
.
WÜdL’gth
 !ð
UART_WORDLENGTH_8B
)

372  
HAL_ERROR
;

375 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

378 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

381 
	`HAL_UART_M¥In™
(
hu¬t
);

384 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

387 
	`__HAL_UART_DISABLE
(
hu¬t
);

390 ià(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
 !ð
UART_ADVFEATURE_NO_INIT
)

392 
	`UART_AdvF—tu»CÚfig
(
hu¬t
);

395 ià(
	`UART_S‘CÚfig
(
hu¬t
è=ð
HAL_ERROR
)

397  
HAL_ERROR
;

403 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_CLKEN
);

404 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_HDSEL
 | 
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

407 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LINEN
);

410 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LBDL
, 
B»akD‘eùL’gth
);

413 
	`__HAL_UART_ENABLE
(
hu¬t
);

416  (
	`UART_CheckIdËS‹
(
hu¬t
));

417 
	}
}

438 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
)

441 if(
hu¬t
 =ð
NULL
)

443  
HAL_ERROR
;

447 
	`as£¹_·¿m
(
	`IS_UART_WAKEUPMETHOD
(
WakeUpM‘hod
));

449 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

452 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

455 
	`HAL_UART_M¥In™
(
hu¬t
);

458 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

461 
	`__HAL_UART_DISABLE
(
hu¬t
);

464 ià(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
 !ð
UART_ADVFEATURE_NO_INIT
)

466 
	`UART_AdvF—tu»CÚfig
(
hu¬t
);

469 ià(
	`UART_S‘CÚfig
(
hu¬t
è=ð
HAL_ERROR
)

471  
HAL_ERROR
;

477 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

478 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

480 ià(
WakeUpM‘hod
 =ð
UART_WAKEUPMETHOD_ADDRESSMARK
)

483 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ADD
, ((
ušt32_t
)
Add»ss
 << 
UART_CR2_ADDRESS_LSB_POS
));

487 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_WAKE
, 
WakeUpM‘hod
);

490 
	`__HAL_UART_ENABLE
(
hu¬t
);

493  (
	`UART_CheckIdËS‹
(
hu¬t
));

494 
	}
}

502 
HAL_StusTy³Def
 
	$HAL_UART_DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

505 if(
hu¬t
 =ð
NULL
)

507  
HAL_ERROR
;

511 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

513 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

516 
	`__HAL_UART_DISABLE
(
hu¬t
);

518 
hu¬t
->
In¡ªû
->
CR1
 = 0x0U;

519 
hu¬t
->
In¡ªû
->
CR2
 = 0x0U;

520 
hu¬t
->
In¡ªû
->
CR3
 = 0x0U;

523 
	`HAL_UART_M¥DeIn™
(
hu¬t
);

525 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

526 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_RESET
;

527 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_RESET
;

530 
	`__HAL_UNLOCK
(
hu¬t
);

532  
HAL_OK
;

533 
	}
}

540 
__w—k
 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
)

543 
	`UNUSED
(
hu¬t
);

548 
	}
}

555 
__w—k
 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

558 
	`UNUSED
(
hu¬t
);

563 
	}
}

658 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

660 
ušt16_t
* 
tmp
;

661 
ušt32_t
 
tick¡¬t
 = 0;

664 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

666 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

668  
HAL_ERROR
;

674 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

676 if((((
ušt32_t
)
pD©a
)&1) != 0)

678  
HAL_ERROR
;

683 
	`__HAL_LOCK
(
hu¬t
);

685 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

686 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

689 
tick¡¬t
 = 
	`HAL_G‘Tick
();

691 
hu¬t
->
TxXãrSize
 = 
Size
;

692 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

693 
hu¬t
->
TxXãrCouÁ
 > 0U)

695 
hu¬t
->
TxXãrCouÁ
--;

696 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

698  
HAL_TIMEOUT
;

700 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

702 
tmp
 = (
ušt16_t
*è
pD©a
;

703 
hu¬t
->
In¡ªû
->
TDR
 = (*
tmp
 & (
ušt16_t
)0x01FFU);

704 
pD©a
 += 2U;

708 
hu¬t
->
In¡ªû
->
TDR
 = (*
pD©a
++ & (
ušt8_t
)0xFFU);

711 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TC
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

713  
HAL_TIMEOUT
;

717 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

720 
	`__HAL_UNLOCK
(
hu¬t
);

722  
HAL_OK
;

726  
HAL_BUSY
;

728 
	}
}

742 
HAL_StusTy³Def
 
	$HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

744 
ušt16_t
* 
tmp
;

745 
ušt16_t
 
uhMask
;

746 
ušt32_t
 
tick¡¬t
 = 0;

749 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

751 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

753  
HAL_ERROR
;

759 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

761 if((((
ušt32_t
)
pD©a
)&1) != 0)

763  
HAL_ERROR
;

768 
	`__HAL_LOCK
(
hu¬t
);

770 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

771 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

774 
tick¡¬t
 = 
	`HAL_G‘Tick
();

776 
hu¬t
->
RxXãrSize
 = 
Size
;

777 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

780 
	`UART_MASK_COMPUTATION
(
hu¬t
);

781 
uhMask
 = 
hu¬t
->
Mask
;

784 
hu¬t
->
RxXãrCouÁ
 > 0U)

786 
hu¬t
->
RxXãrCouÁ
--;

787 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

789  
HAL_TIMEOUT
;

791 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

793 
tmp
 = (
ušt16_t
*è
pD©a
 ;

794 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
RDR
 & 
uhMask
);

795 
pD©a
 +=2U;

799 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
RDR
 & (ušt8_t)
uhMask
);

804 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

807 
	`__HAL_UNLOCK
(
hu¬t
);

809  
HAL_OK
;

813  
HAL_BUSY
;

815 
	}
}

828 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

831 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

833 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

835  
HAL_ERROR
;

841 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

843 if((((
ušt32_t
)
pD©a
)&1) != 0)

845  
HAL_ERROR
;

850 
	`__HAL_LOCK
(
hu¬t
);

852 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

853 
hu¬t
->
TxXãrSize
 = 
Size
;

854 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

856 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

857 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

860 
	`__HAL_UNLOCK
(
hu¬t
);

863 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TXEIE
);

865  
HAL_OK
;

869  
HAL_BUSY
;

871 
	}
}

884 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

887 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

889 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

891  
HAL_ERROR
;

897 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

899 if((((
ušt32_t
)
pD©a
)&1) != 0)

901  
HAL_ERROR
;

906 
	`__HAL_LOCK
(
hu¬t
);

908 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

909 
hu¬t
->
RxXãrSize
 = 
Size
;

910 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

913 
	`UART_MASK_COMPUTATION
(
hu¬t
);

915 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

916 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

919 
	`__HAL_UNLOCK
(
hu¬t
);

922 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

925 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
 | 
USART_CR1_RXNEIE
);

927  
HAL_OK
;

931  
HAL_BUSY
;

933 
	}
}

946 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

949 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

951 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

953  
HAL_ERROR
;

959 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

961 if((((
ušt32_t
)
pD©a
)&1) != 0)

963  
HAL_ERROR
;

968 
	`__HAL_LOCK
(
hu¬t
);

970 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

971 
hu¬t
->
TxXãrSize
 = 
Size
;

972 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

974 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

975 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

978 
hu¬t
->
hdm©x
->
XãrC¶tC®lback
 = 
UART_DMAT¿nsm™C¶t
;

981 
hu¬t
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
UART_DMATxH®fC¶t
;

984 
hu¬t
->
hdm©x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

987 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

990 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm©x
, (
ušt32_t
)hu¬t->
pTxBuffPŒ
, (ušt32_t)&hu¬t->
In¡ªû
->
TDR
, 
Size
);

993 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_TCF
);

996 
	`__HAL_UNLOCK
(
hu¬t
);

1000 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1002  
HAL_OK
;

1006  
HAL_BUSY
;

1008 
	}
}

1022 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1025 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

1027 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

1029  
HAL_ERROR
;

1035 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

1037 if((((
ušt32_t
)
pD©a
)&1) != 0)

1039  
HAL_ERROR
;

1044 
	`__HAL_LOCK
(
hu¬t
);

1046 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

1047 
hu¬t
->
RxXãrSize
 = 
Size
;

1049 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1050 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

1053 
hu¬t
->
hdm¬x
->
XãrC¶tC®lback
 = 
UART_DMAReûiveC¶t
;

1056 
hu¬t
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
UART_DMARxH®fC¶t
;

1059 
hu¬t
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

1062 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1065 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm¬x
, (
ušt32_t
)&hu¬t->
In¡ªû
->
RDR
, (ušt32_t)hu¬t->
pRxBuffPŒ
, 
Size
);

1068 
	`__HAL_UNLOCK
(
hu¬t
);

1071 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1074 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1078 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1080  
HAL_OK
;

1084  
HAL_BUSY
;

1086 
	}
}

1093 
HAL_StusTy³Def
 
	$HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
)

1096 
	`__HAL_LOCK
(
hu¬t
);

1098 ià((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
) &&

1099 (
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
)))

1102 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1104 ià((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
) &&

1105 (
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
)))

1108 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1109 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1112 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1116 
	`__HAL_UNLOCK
(
hu¬t
);

1118  
HAL_OK
;

1119 
	}
}

1126 
HAL_StusTy³Def
 
	$HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
)

1129 
	`__HAL_LOCK
(
hu¬t
);

1131 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

1134 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1136 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

1139 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_OREF
);

1142 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1143 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1146 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1150 
	`__HAL_UNLOCK
(
hu¬t
);

1152  
HAL_OK
;

1153 
	}
}

1160 
HAL_StusTy³Def
 
	$HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
)

1170 ià((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
) &&

1171 (
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
)))

1173 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1176 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1178 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1181 
	`UART_EndTxT¿nsãr
(
hu¬t
);

1185 ià((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
) &&

1186 (
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
)))

1188 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1191 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1193 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1196 
	`UART_EndRxT¿nsãr
(
hu¬t
);

1199  
HAL_OK
;

1200 
	}
}

1214 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
)

1217 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1218 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1221 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1223 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1226 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1230 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1232 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1237 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1239 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1242 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1246 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1248 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1253 
hu¬t
->
TxXãrCouÁ
 = 0;

1254 
hu¬t
->
RxXãrCouÁ
 = 0;

1257 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_OREF
 | 
UART_CLEAR_NEF
 | 
UART_CLEAR_PEF
 | 
UART_CLEAR_FEF
);

1260 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1261 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1264 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1266  
HAL_OK
;

1267 
	}
}

1281 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
)

1284 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1287 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1289 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1292 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1296 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1298 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1303 
hu¬t
->
TxXãrCouÁ
 = 0;

1306 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1308  
HAL_OK
;

1309 
	}
}

1323 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
)

1326 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1327 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1330 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1332 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1335 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1339 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1341 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1346 
hu¬t
->
RxXãrCouÁ
 = 0;

1349 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_OREF
 | 
UART_CLEAR_NEF
 | 
UART_CLEAR_PEF
 | 
UART_CLEAR_FEF
);

1352 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1354  
HAL_OK
;

1355 
	}
}

1371 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1373 
ušt32_t
 
abÜtýÉ
 = 1;

1376 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1377 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1382 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1386 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1388 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxAbÜtC®lback
;

1392 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1396 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1400 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1402 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxAbÜtC®lback
;

1406 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1411 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1414 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1417 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1423 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1425 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1429 
abÜtýÉ
 = 0;

1435 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1437 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1440 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1446 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1448 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1449 
abÜtýÉ
 = 1;

1453 
abÜtýÉ
 = 0;

1459 ià(
abÜtýÉ
 == 1)

1462 
hu¬t
->
TxXãrCouÁ
 = 0;

1463 
hu¬t
->
RxXãrCouÁ
 = 0;

1466 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1469 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_OREF
 | 
UART_CLEAR_NEF
 | 
UART_CLEAR_PEF
 | 
UART_CLEAR_FEF
);

1472 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1473 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1476 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

1479  
HAL_OK
;

1480 
	}
}

1496 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1499 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1502 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1504 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1507 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1511 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxOÆyAbÜtC®lback
;

1514 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1517 
hu¬t
->
hdm©x
->
	`XãrAbÜtC®lback
(huart->hdmatx);

1523 
hu¬t
->
TxXãrCouÁ
 = 0;

1526 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1529 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1535 
hu¬t
->
TxXãrCouÁ
 = 0;

1538 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1541 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1544  
HAL_OK
;

1545 
	}
}

1561 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1564 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1565 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1568 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1570 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1573 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1577 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxOÆyAbÜtC®lback
;

1580 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1583 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

1589 
hu¬t
->
RxXãrCouÁ
 = 0;

1592 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_OREF
 | 
UART_CLEAR_NEF
 | 
UART_CLEAR_PEF
 | 
UART_CLEAR_FEF
);

1595 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1598 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1604 
hu¬t
->
RxXãrCouÁ
 = 0;

1607 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_OREF
 | 
UART_CLEAR_NEF
 | 
UART_CLEAR_PEF
 | 
UART_CLEAR_FEF
);

1610 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1613 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1616  
HAL_OK
;

1617 
	}
}

1624 
	$HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
)

1626 
ušt32_t
 
i¤æags
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
ISR
);

1627 
ušt32_t
 
ü1™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR1
);

1628 
ušt32_t
 
ü3™s
;

1629 
ušt32_t
 
”rÜæags
;

1632 
”rÜæags
 = (
i¤æags
 & (
ušt32_t
)(
USART_ISR_PE
 | 
USART_ISR_FE
 | 
USART_ISR_ORE
 | 
USART_ISR_NE
));

1633 ià(
”rÜæags
 =ð
RESET
)

1636 if(((
i¤æags
 & 
USART_ISR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

1638 
	`UART_Reûive_IT
(
hu¬t
);

1644 
ü3™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR3
);

1645 ifÐ(
”rÜæags
 !ð
RESET
)

1646 && ( ((
ü3™s
 & 
USART_CR3_EIE
è!ð
RESET
)

1647 || ((
ü1™s
 & (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
)è!ð
RESET
)) )

1650 if(((
i¤æags
 & 
USART_ISR_PE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_PEIE
) != RESET))

1652 
	`__HAL_UART_CLEAR_IT
(
hu¬t
, 
UART_CLEAR_PEF
);

1654 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_PE
;

1658 if(((
i¤æags
 & 
USART_ISR_FE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1660 
	`__HAL_UART_CLEAR_IT
(
hu¬t
, 
UART_CLEAR_FEF
);

1662 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_FE
;

1666 if(((
i¤æags
 & 
USART_ISR_NE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1668 
	`__HAL_UART_CLEAR_IT
(
hu¬t
, 
UART_CLEAR_NEF
);

1670 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_NE
;

1674 if(((
i¤æags
 & 
USART_ISR_ORE
è!ð
RESET
) &&

1675 (((
ü1™s
 & 
USART_CR1_RXNEIE
è!ð
RESET
è|| ((
ü3™s
 & 
USART_CR3_EIE
) != RESET)))

1677 
	`__HAL_UART_CLEAR_IT
(
hu¬t
, 
UART_CLEAR_OREF
);

1679 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_ORE
;

1683 if(
hu¬t
->
E¼ÜCode
 !ð
HAL_UART_ERROR_NONE
)

1686 if(((
i¤æags
 & 
USART_ISR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

1688 
	`UART_Reûive_IT
(
hu¬t
);

1693 ià(((
hu¬t
->
E¼ÜCode
 & 
HAL_UART_ERROR_ORE
è!ð
RESET
) ||

1694 (
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
)))

1699 
	`UART_EndRxT¿nsãr
(
hu¬t
);

1702 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1704 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1707 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1711 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMAAbÜtOnE¼Ü
;

1714 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1717 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

1723 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1729 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1736 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1737 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1745 if(((
i¤æags
 & 
USART_ISR_WUF
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_WUFIE
) != RESET))

1747 
	`__HAL_UART_CLEAR_IT
(
hu¬t
, 
UART_CLEAR_WUF
);

1749 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1750 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1751 
	`HAL_UARTEx_WakeupC®lback
(
hu¬t
);

1756 if(((
i¤æags
 & 
USART_ISR_TXE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TXEIE
) != RESET))

1758 
	`UART_T¿nsm™_IT
(
hu¬t
);

1763 if(((
i¤æags
 & 
USART_ISR_TC
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TCIE
) != RESET))

1765 
	`UART_EndT¿nsm™_IT
(
hu¬t
);

1769 
	}
}

1776 
__w—k
 
	$HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1779 
	`UNUSED
(
hu¬t
);

1784 
	}
}

1791 
__w—k
 
	$HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1794 
	`UNUSED
(
hu¬t
);

1799 
	}
}

1806 
__w—k
 
	$HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1809 
	`UNUSED
(
hu¬t
);

1814 
	}
}

1821 
__w—k
 
	$HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1824 
	`UNUSED
(
hu¬t
);

1829 
	}
}

1836 
__w—k
 
	$HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1839 
	`UNUSED
(
hu¬t
);

1844 
	}
}

1851 
__w—k
 
	$HAL_UART_AbÜtC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1854 
	`UNUSED
(
hu¬t
);

1859 
	}
}

1866 
__w—k
 
	$HAL_UART_AbÜtT¿nsm™C¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1869 
	`UNUSED
(
hu¬t
);

1874 
	}
}

1881 
__w—k
 
	$HAL_UART_AbÜtReûiveC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1884 
	`UNUSED
(
hu¬t
);

1889 
	}
}

1923 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_EÇbËMu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1926 
	`__HAL_LOCK
(
hu¬t
);

1928 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1931 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_MME
);

1933 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1935  (
	`UART_CheckIdËS‹
(
hu¬t
));

1936 
	}
}

1944 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_Di§bËMu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1947 
	`__HAL_LOCK
(
hu¬t
);

1949 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1952 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_MME
);

1954 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1956  (
	`UART_CheckIdËS‹
(
hu¬t
));

1957 
	}
}

1965 
	$HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1967 
	`__HAL_UART_SEND_REQ
(
hu¬t
, 
UART_MUTE_MODE_REQUEST
);

1968 
	}
}

1975 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
)

1978 
	`__HAL_LOCK
(
hu¬t
);

1979 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1982 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TE
 | 
USART_CR1_RE
));

1984 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TE
);

1986 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1989 
	`__HAL_UNLOCK
(
hu¬t
);

1991  
HAL_OK
;

1992 
	}
}

1999 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
)

2002 
	`__HAL_LOCK
(
hu¬t
);

2003 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

2006 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TE
 | 
USART_CR1_RE
));

2008 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_RE
);

2010 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2012 
	`__HAL_UNLOCK
(
hu¬t
);

2014  
HAL_OK
;

2015 
	}
}

2023 
HAL_StusTy³Def
 
	$HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
)

2026 
	`as£¹_·¿m
(
	`IS_UART_LIN_INSTANCE
(
hu¬t
->
In¡ªû
));

2029 
	`__HAL_LOCK
(
hu¬t
);

2031 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

2034 
hu¬t
->
In¡ªû
->
RQR
 |ð
UART_SENDBREAK_REQUEST
;

2036 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2039 
	`__HAL_UNLOCK
(
hu¬t
);

2041  
HAL_OK
;

2042 
	}
}

2071 
HAL_UART_S‹Ty³Def
 
	$HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
)

2073 
ušt32_t
 
‹mp1
ð0x00U, 
‹mp2
 = 0x00U;

2074 
‹mp1
 = 
hu¬t
->
gS‹
;

2075 
‹mp2
 = 
hu¬t
->
RxS‹
;

2077  (
HAL_UART_S‹Ty³Def
)(
‹mp1
 | 
‹mp2
);

2078 
	}
}

2086 
ušt32_t
 
	$HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
)

2088  
hu¬t
->
E¼ÜCode
;

2089 
	}
}

2107 
HAL_StusTy³Def
 
	$UART_S‘CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
)

2109 
ušt32_t
 
tm´eg
 = 0x00000000U;

2110 
UART_ClockSourûTy³Def
 
þocksourû
 = 
UART_CLOCKSOURCE_UNDEFINED
;

2111 
ušt16_t
 
b¼‹mp
 = 0x0000U;

2112 
ušt16_t
 
u§¹div
 = 0x0000U;

2113 
HAL_StusTy³Def
 
»t
 = 
HAL_OK
;

2116 
	`as£¹_·¿m
(
	`IS_UART_BAUDRATE
(
hu¬t
->
In™
.
BaudR©e
));

2117 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

2118 if(
	`UART_INSTANCE_LOWPOWER
(
hu¬t
))

2120 
	`as£¹_·¿m
(
	`IS_LPUART_STOPBITS
(
hu¬t
->
In™
.
StÝB™s
));

2124 
	`as£¹_·¿m
(
	`IS_UART_STOPBITS
(
hu¬t
->
In™
.
StÝB™s
));

2125 
	`as£¹_·¿m
(
	`IS_UART_ONE_BIT_SAMPLE
(
hu¬t
->
In™
.
OÃB™Sam¶šg
));

2128 
	`as£¹_·¿m
(
	`IS_UART_PARITY
(
hu¬t
->
In™
.
P¬™y
));

2129 
	`as£¹_·¿m
(
	`IS_UART_MODE
(
hu¬t
->
In™
.
Mode
));

2130 
	`as£¹_·¿m
(
	`IS_UART_HARDWARE_FLOW_CONTROL
(
hu¬t
->
In™
.
HwFlowCŽ
));

2131 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

2141 
tm´eg
 = (
ušt32_t
)
hu¬t
->
In™
.
WÜdL’gth
 | hu¬t->In™.
P¬™y
 | hu¬t->In™.
Mode
 | hu¬t->In™.
Ov”Sam¶šg
 ;

2142 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR1
, 
UART_CR1_FIELDS
, 
tm´eg
);

2147 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_STOP
, hu¬t->
In™
.
StÝB™s
);

2155 
tm´eg
 = (
ušt32_t
)
hu¬t
->
In™
.
HwFlowCŽ
;

2156 ià(!(
	`UART_INSTANCE_LOWPOWER
(
hu¬t
)))

2158 
tm´eg
 |ð
hu¬t
->
In™
.
OÃB™Sam¶šg
;

2160 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
 | 
USART_CR3_ONEBIT
), 
tm´eg
);

2163 
	`UART_GETCLOCKSOURCE
(
hu¬t
, 
þocksourû
);

2164 
ušt32_t
 
äequ’cy
 = 
	`HAL_RCCEx_G‘P”hCLKF»q
(
RCC_PERIPHCLK_USART2
);

2167 if(
	`UART_INSTANCE_LOWPOWER
(
hu¬t
))

2170 
tm´eg
 = 0;

2172 
þocksourû
)

2174 
UART_CLOCKSOURCE_PCLK1
:

2175 
tm´eg
 = 
	`HAL_RCC_G‘PCLK1F»q
();

2177 
UART_CLOCKSOURCE_HSI
:

2178 ià(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIDIV
) != 0U)

2180 
tm´eg
 = (
ušt32_t
è(
HSI_VALUE
 >> 2U);

2184 
tm´eg
 = (
ušt32_t
è
HSI_VALUE
;

2187 
UART_CLOCKSOURCE_SYSCLK
:

2188 
tm´eg
 = 
	`HAL_RCC_G‘SysClockF»q
();

2190 
UART_CLOCKSOURCE_LSE
:

2191 
tm´eg
 = (
ušt32_t
è
LSE_VALUE
;

2193 
UART_CLOCKSOURCE_UNDEFINED
:

2195 
»t
 = 
HAL_ERROR
;

2200 ià(
tm´eg
 != 0)

2203 iàÐ(
tm´eg
 < (3 * 
hu¬t
->
In™
.
BaudR©e
) ) ||

2204 (
tm´eg
 > (4096 * 
hu¬t
->
In™
.
BaudR©e
) ))

2206 
»t
 = 
HAL_ERROR
;

2210 
tm´eg
 = (
ušt32_t
)(
	`UART_DIV_LPUART
Ñm´eg, 
hu¬t
->
In™
.
BaudR©e
));

2212 ià((
tm´eg
 >ð
UART_LPUART_BRR_MIN
è&& (tm´eg <ð
UART_LPUART_BRR_MAX
))

2214 
hu¬t
->
In¡ªû
->
BRR
 = 
tm´eg
;

2218 
»t
 = 
HAL_ERROR
;

2224 ià(
hu¬t
->
In™
.
Ov”Sam¶šg
 =ð
UART_OVERSAMPLING_8
)

2226 
þocksourû
)

2228 
UART_CLOCKSOURCE_PCLK1
:

2229 
u§¹div
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING8
(
äequ’cy
, 
hu¬t
->
In™
.
BaudR©e
));

2231 
UART_CLOCKSOURCE_PCLK2
:

2232 
u§¹div
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING8
(
	`HAL_RCC_G‘PCLK2F»q
(), 
hu¬t
->
In™
.
BaudR©e
));

2234 
UART_CLOCKSOURCE_HSI
:

2235 ià(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIDIV
) != 0U)

2237 
u§¹div
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING8
((
HSI_VALUE
 >> 2U), 
hu¬t
->
In™
.
BaudR©e
));

2241 
u§¹div
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING8
(
HSI_VALUE
, 
hu¬t
->
In™
.
BaudR©e
));

2244 
UART_CLOCKSOURCE_SYSCLK
:

2245 
u§¹div
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING8
(
	`HAL_RCC_G‘SysClockF»q
(), 
hu¬t
->
In™
.
BaudR©e
));

2247 
UART_CLOCKSOURCE_LSE
:

2248 
u§¹div
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING8
(
LSE_VALUE
, 
hu¬t
->
In™
.
BaudR©e
));

2250 
UART_CLOCKSOURCE_UNDEFINED
:

2252 
»t
 = 
HAL_ERROR
;

2256 
b¼‹mp
 = 
u§¹div
 & 0xFFF0U;

2257 
b¼‹mp
 |ð(
ušt16_t
)((ušt16_t)(
u§¹div
 & (uint16_t)0x000FU) >> (uint16_t)1U);

2258 
hu¬t
->
In¡ªû
->
BRR
 = 
b¼‹mp
;

2262 
þocksourû
)

2264 
UART_CLOCKSOURCE_PCLK1
:

2265 
hu¬t
->
In¡ªû
->
BRR
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING16
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
));

2267 
UART_CLOCKSOURCE_PCLK2
:

2268 
hu¬t
->
In¡ªû
->
BRR
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
));

2270 
UART_CLOCKSOURCE_HSI
:

2271 ià(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIDIV
) != 0U)

2273 
hu¬t
->
In¡ªû
->
BRR
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING16
((
HSI_VALUE
 >> 2U), hu¬t->
In™
.
BaudR©e
));

2277 
hu¬t
->
In¡ªû
->
BRR
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING16
(
HSI_VALUE
, hu¬t->
In™
.
BaudR©e
));

2280 
UART_CLOCKSOURCE_SYSCLK
:

2281 
hu¬t
->
In¡ªû
->
BRR
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING16
(
	`HAL_RCC_G‘SysClockF»q
(), hu¬t->
In™
.
BaudR©e
));

2283 
UART_CLOCKSOURCE_LSE
:

2284 
hu¬t
->
In¡ªû
->
BRR
 = (
ušt16_t
)(
	`UART_DIV_SAMPLING16
(
LSE_VALUE
, hu¬t->
In™
.
BaudR©e
));

2286 
UART_CLOCKSOURCE_UNDEFINED
:

2288 
»t
 = 
HAL_ERROR
;

2293  
»t
;

2295 
	}
}

2302 
	$UART_AdvF—tu»CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
)

2305 
	`as£¹_·¿m
(
	`IS_UART_ADVFEATURE_INIT
(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
));

2308 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
, 
UART_ADVFEATURE_TXINVERT_INIT
))

2310 
	`as£¹_·¿m
(
	`IS_UART_ADVFEATURE_TXINV
(
hu¬t
->
AdvªûdIn™
.
TxPšLev–Inv”t
));

2311 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_TXINV
, hu¬t->
AdvªûdIn™
.
TxPšLev–Inv”t
);

2315 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
, 
UART_ADVFEATURE_RXINVERT_INIT
))

2317 
	`as£¹_·¿m
(
	`IS_UART_ADVFEATURE_RXINV
(
hu¬t
->
AdvªûdIn™
.
RxPšLev–Inv”t
));

2318 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_RXINV
, hu¬t->
AdvªûdIn™
.
RxPšLev–Inv”t
);

2322 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
, 
UART_ADVFEATURE_DATAINVERT_INIT
))

2324 
	`as£¹_·¿m
(
	`IS_UART_ADVFEATURE_DATAINV
(
hu¬t
->
AdvªûdIn™
.
D©aInv”t
));

2325 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_DATAINV
, hu¬t->
AdvªûdIn™
.
D©aInv”t
);

2329 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
, 
UART_ADVFEATURE_SWAP_INIT
))

2331 
	`as£¹_·¿m
(
	`IS_UART_ADVFEATURE_SWAP
(
hu¬t
->
AdvªûdIn™
.
Sw­
));

2332 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_SWAP
, hu¬t->
AdvªûdIn™
.
Sw­
);

2336 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
, 
UART_ADVFEATURE_RXOVERRUNDISABLE_INIT
))

2338 
	`as£¹_·¿m
(
	`IS_UART_OVERRUN
(
hu¬t
->
AdvªûdIn™
.
Ov”runDi§bË
));

2339 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_OVRDIS
, hu¬t->
AdvªûdIn™
.
Ov”runDi§bË
);

2343 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
, 
UART_ADVFEATURE_DMADISABLEONERROR_INIT
))

2345 
	`as£¹_·¿m
(
	`IS_UART_ADVFEATURE_DMAONRXERROR
(
hu¬t
->
AdvªûdIn™
.
DMADi§bËÚRxE¼Ü
));

2346 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DDRE
, hu¬t->
AdvªûdIn™
.
DMADi§bËÚRxE¼Ü
);

2350 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
, 
UART_ADVFEATURE_AUTOBAUDRATE_INIT
))

2352 
	`as£¹_·¿m
(
	`IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE
(
hu¬t
->
In¡ªû
));

2353 
	`as£¹_·¿m
(
	`IS_UART_ADVFEATURE_AUTOBAUDRATE
(
hu¬t
->
AdvªûdIn™
.
AutoBaudR©eEÇbË
));

2354 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ABREN
, hu¬t->
AdvªûdIn™
.
AutoBaudR©eEÇbË
);

2356 if(
hu¬t
->
AdvªûdIn™
.
AutoBaudR©eEÇbË
 =ð
UART_ADVFEATURE_AUTOBAUDRATE_ENABLE
)

2358 
	`as£¹_·¿m
(
	`IS_UART_ADVFEATURE_AUTOBAUDRATEMODE
(
hu¬t
->
AdvªûdIn™
.
AutoBaudR©eMode
));

2359 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ABRMODE
, hu¬t->
AdvªûdIn™
.
AutoBaudR©eMode
);

2364 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
, 
UART_ADVFEATURE_MSBFIRST_INIT
))

2366 
	`as£¹_·¿m
(
	`IS_UART_ADVFEATURE_MSBFIRST
(
hu¬t
->
AdvªûdIn™
.
MSBFœ¡
));

2367 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_MSBFIRST
, hu¬t->
AdvªûdIn™
.
MSBFœ¡
);

2369 
	}
}

2376 
HAL_StusTy³Def
 
	$UART_CheckIdËS‹
(
UART_HªdËTy³Def
 *
hu¬t
)

2378 
ušt32_t
 
tick¡¬t
 = 0;

2381 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2384 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2387 if((
hu¬t
->
In¡ªû
->
CR1
 & 
USART_CR1_TE
) == USART_CR1_TE)

2390 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
USART_ISR_TEACK
, 
RESET
, 
tick¡¬t
, 
HAL_UART_TIMEOUT_VALUE
è!ð
HAL_OK
)

2393  
HAL_TIMEOUT
;

2397 if((
hu¬t
->
In¡ªû
->
CR1
 & 
USART_CR1_RE
) == USART_CR1_RE)

2400 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
USART_ISR_REACK
, 
RESET
, 
tick¡¬t
, 
HAL_UART_TIMEOUT_VALUE
è!ð
HAL_OK
)

2403  
HAL_TIMEOUT
;

2408 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2409 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2412 
	`__HAL_UNLOCK
(
hu¬t
);

2414  
HAL_OK
;

2415 
	}
}

2426 
HAL_StusTy³Def
 
	$UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
)

2429 (
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
FÏg
è? 
SET
 : 
RESET
è=ð
Stus
)

2432 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2434 if((
Timeout
 =ð0è|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

2437 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
));

2438 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2440 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2441 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2444 
	`__HAL_UNLOCK
(
hu¬t
);

2445  
HAL_TIMEOUT
;

2449  
HAL_OK
;

2450 
	}
}

2458 
	$UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2461 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

2464 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2465 
	}
}

2473 
	$UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2476 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

2477 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2480 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2481 
	}
}

2489 
	$UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2491 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)(
hdma
->
P¬’t
);

2494 iàÐ
	`HAL_IS_BIT_CLR
(
hdma
->
In¡ªû
->
CCR
, 
DMA_CCR_CIRC
) )

2496 
hu¬t
->
TxXãrCouÁ
 = 0U;

2500 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

2503 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2508 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2511 
	}
}

2518 
	$UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2520 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)(
hdma
->
P¬’t
);

2522 
	`HAL_UART_TxH®fC¶tC®lback
(
hu¬t
);

2523 
	}
}

2530 
	$UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2532 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)(
hdma
->
P¬’t
);

2535 iàÐ
	`HAL_IS_BIT_CLR
(
hdma
->
In¡ªû
->
CCR
, 
DMA_CCR_CIRC
) )

2537 
hu¬t
->
RxXãrCouÁ
 = 0U;

2540 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

2541 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2545 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2548 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2551 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

2552 
	}
}

2559 
	$UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2561 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)(
hdma
->
P¬’t
);

2563 
	`HAL_UART_RxH®fC¶tC®lback
(
hu¬t
);

2564 
	}
}

2571 
	$UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2573 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)(
hdma
->
P¬’t
);

2576 iàÐ(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

2577 &&(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
)) )

2579 
hu¬t
->
TxXãrCouÁ
 = 0;

2580 
	`UART_EndTxT¿nsãr
(
hu¬t
);

2584 iàÐ(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

2585 &&(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
)) )

2587 
hu¬t
->
RxXãrCouÁ
 = 0;

2588 
	`UART_EndRxT¿nsãr
(
hu¬t
);

2591 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_DMA
;

2592 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2593 
	}
}

2601 
	$UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2603 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)(
hdma
->
P¬’t
);

2604 
hu¬t
->
RxXãrCouÁ
 = 0;

2605 
hu¬t
->
TxXãrCouÁ
 = 0;

2607 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2608 
	}
}

2618 
	$UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2620 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def* )(
hdma
->
P¬’t
);

2622 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2625 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

2627 if(
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 !ð
NULL
)

2634 
hu¬t
->
TxXãrCouÁ
 = 0;

2635 
hu¬t
->
RxXãrCouÁ
 = 0;

2638 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2641 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_OREF
 | 
UART_CLEAR_NEF
 | 
UART_CLEAR_PEF
 | 
UART_CLEAR_FEF
);

2644 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2645 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2648 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2649 
	}
}

2660 
	$UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2662 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def* )(
hdma
->
P¬’t
);

2664 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2667 if(
hu¬t
->
hdm©x
 !ð
NULL
)

2669 if(
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 !ð
NULL
)

2676 
hu¬t
->
TxXãrCouÁ
 = 0;

2677 
hu¬t
->
RxXãrCouÁ
 = 0;

2680 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2683 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_OREF
 | 
UART_CLEAR_NEF
 | 
UART_CLEAR_PEF
 | 
UART_CLEAR_FEF
);

2686 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2687 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2690 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2691 
	}
}

2702 
	$UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2704 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)(
hdma
->
P¬’t
);

2706 
hu¬t
->
TxXãrCouÁ
 = 0;

2709 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2712 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

2713 
	}
}

2723 
	$UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2725 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2727 
hu¬t
->
RxXãrCouÁ
 = 0;

2730 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_CLEAR_OREF
 | 
UART_CLEAR_NEF
 | 
UART_CLEAR_PEF
 | 
UART_CLEAR_FEF
);

2733 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2736 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

2737 
	}
}

2746 
HAL_StusTy³Def
 
	$UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2748 
ušt16_t
* 
tmp
;

2751 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

2753 if(
hu¬t
->
TxXãrCouÁ
 == 0U)

2756 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TXEIE
);

2759 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2761  
HAL_OK
;

2765 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

2767 
tmp
 = (
ušt16_t
*è
hu¬t
->
pTxBuffPŒ
;

2768 
hu¬t
->
In¡ªû
->
TDR
 = (*
tmp
 & (
ušt16_t
)0x01FFU);

2769 
hu¬t
->
pTxBuffPŒ
 += 2U;

2773 
hu¬t
->
In¡ªû
->
TDR
 = (
ušt8_t
)(*hu¬t->
pTxBuffPŒ
++ & (uint8_t)0xFFU);

2775 
hu¬t
->
TxXãrCouÁ
--;

2777  
HAL_OK
;

2782  
HAL_BUSY
;

2784 
	}
}

2792 
HAL_StusTy³Def
 
	$UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2795 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2798 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2800 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2802  
HAL_OK
;

2803 
	}
}

2812 
HAL_StusTy³Def
 
	$UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2814 
ušt16_t
* 
tmp
;

2815 
ušt16_t
 
uhMask
 = 
hu¬t
->
Mask
;

2816 
ušt16_t
 
uhd©a
;

2819 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

2821 
uhd©a
 = (
ušt16_t
è
	`READ_REG
(
hu¬t
->
In¡ªû
->
RDR
);

2822 ià((
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
è&& (hu¬t->In™.
P¬™y
 =ð
UART_PARITY_NONE
))

2824 
tmp
 = (
ušt16_t
*è
hu¬t
->
pRxBuffPŒ
 ;

2825 *
tmp
 = (
ušt16_t
)(
uhd©a
 & 
uhMask
);

2826 
hu¬t
->
pRxBuffPŒ
 +=2;

2830 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(
uhd©a
 & (ušt8_t)
uhMask
);

2833 if(--
hu¬t
->
RxXãrCouÁ
 == 0U)

2836 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

2839 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2842 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2844 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

2846  
HAL_OK
;

2849  
HAL_OK
;

2854 
	`__HAL_UART_SEND_REQ
(
hu¬t
, 
UART_RXDATA_FLUSH_REQUEST
);

2856  
HAL_BUSY
;

2858 
	}
}

	@Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c

55 
	~"¡m32l0xx_h®.h
"

66 #ifdeà
HAL_UART_MODULE_ENABLED


76 
UARTEx_Wakeup_Add»ssCÚfig
(
UART_HªdËTy³Def
 *
hu¬t
, 
UART_WakeUpTy³Def
 
WakeUpS–eùiÚ
);

164 
HAL_StusTy³Def
 
	$HAL_RS485Ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
PÞ¬™y
, ušt32_ˆ
As£¹iÚTime
, ušt32_ˆ
D—s£¹iÚTime
)

166 
ušt32_t
 
‹mp
 = 0x0U;

169 if(
hu¬t
 =ð
NULL
)

171  
HAL_ERROR
;

175 
	`as£¹_·¿m
(
	`IS_UART_DE_POLARITY
(
PÞ¬™y
));

178 
	`as£¹_·¿m
(
	`IS_UART_ASSERTIONTIME
(
As£¹iÚTime
));

181 
	`as£¹_·¿m
(
	`IS_UART_DEASSERTIONTIME
(
D—s£¹iÚTime
));

183 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

186 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

189 
	`HAL_UART_M¥In™
(
hu¬t
);

192 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

195 
	`__HAL_UART_DISABLE
(
hu¬t
);

198 if(
hu¬t
->
AdvªûdIn™
.
AdvF—tu»In™
 !ð
UART_ADVFEATURE_NO_INIT
)

200 
	`UART_AdvF—tu»CÚfig
(
hu¬t
);

203 ià(
	`UART_S‘CÚfig
(
hu¬t
è=ð
HAL_ERROR
)

205  
HAL_ERROR
;

209 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DEM
);

212 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DEP
, 
PÞ¬™y
);

215 
‹mp
 = (
As£¹iÚTime
 << 
UART_CR1_DEAT_ADDRESS_LSB_POS
);

216 
‹mp
 |ð(
D—s£¹iÚTime
 << 
UART_CR1_DEDT_ADDRESS_LSB_POS
);

217 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_DEDT
|
USART_CR1_DEAT
), 
‹mp
);

220 
	`__HAL_UART_ENABLE
(
hu¬t
);

223  (
	`UART_CheckIdËS‹
(
hu¬t
));

224 
	}
}

272 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜEx_Add»ssL’gth_S‘
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
Add»ssL’gth
)

275 if(
hu¬t
 =ð
NULL
)

277  
HAL_ERROR
;

281 
	`as£¹_·¿m
(
	`IS_UART_ADDRESSLENGTH_DETECT
(
Add»ssL’gth
));

283 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

286 
	`__HAL_UART_DISABLE
(
hu¬t
);

289 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ADDM7
, 
Add»ssL’gth
);

292 
	`__HAL_UART_ENABLE
(
hu¬t
);

295  (
	`UART_CheckIdËS‹
(
hu¬t
));

296 
	}
}

309 
HAL_StusTy³Def
 
	$HAL_UARTEx_StÝModeWakeUpSourûCÚfig
(
UART_HªdËTy³Def
 *
hu¬t
, 
UART_WakeUpTy³Def
 
WakeUpS–eùiÚ
)

311 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

312 
ušt32_t
 
tick¡¬t
 = 0;

315 
	`as£¹_·¿m
(
	`IS_UART_WAKEUP_FROMSTOP_INSTANCE
(
hu¬t
->
In¡ªû
));

317 
	`as£¹_·¿m
(
	`IS_UART_WAKEUP_SELECTION
(
WakeUpS–eùiÚ
.
WakeUpEv’t
));

320 
	`__HAL_LOCK
(
hu¬t
);

322 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

325 
	`__HAL_UART_DISABLE
(
hu¬t
);

328 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_WUS
, 
WakeUpS–eùiÚ
.
WakeUpEv’t
);

330 ià(
WakeUpS–eùiÚ
.
WakeUpEv’t
 =ð
UART_WAKEUP_ON_ADDRESS
)

332 
	`UARTEx_Wakeup_Add»ssCÚfig
(
hu¬t
, 
WakeUpS–eùiÚ
);

336 
	`__HAL_UART_ENABLE
(
hu¬t
);

339 
tick¡¬t
 = 
	`HAL_G‘Tick
();

342 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
USART_ISR_REACK
, 
RESET
, 
tick¡¬t
, 
HAL_UART_TIMEOUT_VALUE
è!ð
HAL_OK
)

344 
¡©us
 = 
HAL_TIMEOUT
;

349 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

353 
	`__HAL_UNLOCK
(
hu¬t
);

355  
¡©us
;

356 
	}
}

365 
HAL_StusTy³Def
 
	$HAL_UARTEx_EÇbËStÝMode
(
UART_HªdËTy³Def
 *
hu¬t
)

368 
	`__HAL_LOCK
(
hu¬t
);

370 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

373 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_UESM
);

375 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

378 
	`__HAL_UNLOCK
(
hu¬t
);

380  
HAL_OK
;

381 
	}
}

388 
HAL_StusTy³Def
 
	$HAL_UARTEx_Di§bËStÝMode
(
UART_HªdËTy³Def
 *
hu¬t
)

391 
	`__HAL_LOCK
(
hu¬t
);

393 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

396 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_UESM
);

398 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

401 
	`__HAL_UNLOCK
(
hu¬t
);

403  
HAL_OK
;

404 
	}
}

412 
HAL_StusTy³Def
 
	$HAL_UARTEx_EÇbËClockStÝMode
(
UART_HªdËTy³Def
 *
hu¬t
)

415 
	`__HAL_LOCK
(
hu¬t
);

417 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

420 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_UCESM
);

422 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

425 
	`__HAL_UNLOCK
(
hu¬t
);

427  
HAL_OK
;

428 
	}
}

435 
HAL_StusTy³Def
 
	$HAL_UARTEx_Di§bËClockStÝMode
(
UART_HªdËTy³Def
 *
hu¬t
)

438 
	`__HAL_LOCK
(
hu¬t
);

440 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

443 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_UCESM
);

445 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

448 
	`__HAL_UNLOCK
(
hu¬t
);

450  
HAL_OK
;

451 
	}
}

458 
__w—k
 
	$HAL_UARTEx_WakeupC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

461 
	`UNUSED
(
hu¬t
);

466 
	}
}

486 
	$UARTEx_Wakeup_Add»ssCÚfig
(
UART_HªdËTy³Def
 *
hu¬t
, 
UART_WakeUpTy³Def
 
WakeUpS–eùiÚ
)

488 
	`as£¹_·¿m
(
	`IS_UART_ADDRESSLENGTH_DETECT
(
WakeUpS–eùiÚ
.
Add»ssL’gth
));

489 if(
WakeUpS–eùiÚ
.
Add»ssL’gth
 =ð
UART_ADDRESS_DETECT_4B
)

491 
	`as£¹_·¿m
(
	`IS_UART_4B_ADDRESS
(
WakeUpS–eùiÚ
.
Add»ss
));

495 
	`as£¹_·¿m
(
	`IS_UART_7B_ADDRESS
(
WakeUpS–eùiÚ
.
Add»ss
));

499 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ADDM7
, 
WakeUpS–eùiÚ
.
Add»ssL’gth
);

502 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ADD
, ((
ušt32_t
)
WakeUpS–eùiÚ
.
Add»ss
 << 
UART_CR2_ADDRESS_LSB_POS
));

503 
	}
}

	@Inc/gpio.h

41 #iâdeà
__gpio_H


42 
	#__gpio_H


	)

43 #ifdeà
__ýlu¥lus


48 
	~"¡m32l0xx_h®.h
"

49 
	~"maš.h
"

59 
MX_GPIO_In™
();

65 #ifdeà
__ýlu¥lus


	@Inc/main.h

41 #iâdeà
__MAIN_H__


42 
	#__MAIN_H__


	)

52 
	#drdy_1_š_Pš
 
GPIO_PIN_0


	)

53 
	#drdy_1_š_GPIO_PÜt
 
GPIOA


	)

54 
	#Ëd_out_Pš
 
GPIO_PIN_0


	)

55 
	#Ëd_out_GPIO_PÜt
 
GPIOB


	)

56 
	#drdy2_š_Pš
 
GPIO_PIN_8


	)

57 
	#drdy2_š_GPIO_PÜt
 
GPIOA


	)

58 
	#¥i2cs_out_Pš
 
GPIO_PIN_12


	)

59 
	#¥i2cs_out_GPIO_PÜt
 
GPIOB


	)

72 #ifdeà
__ýlu¥lus


75 
_E¼Ü_HªdËr
(*, );

77 
	#E¼Ü_HªdËr
(è
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
)

	)

78 #ifdeà
__ýlu¥lus


	@Inc/spi.h

40 #iâdeà
__¥i_H


41 
	#__¥i_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32l0xx_h®.h
"

48 
	~"maš.h
"

54 
SPI_HªdËTy³Def
 
h¥i1
;

55 
SPI_HªdËTy³Def
 
h¥i2
;

61 
_E¼Ü_HªdËr
(*, );

63 
MX_SPI1_In™
();

64 
MX_SPI2_In™
();

70 #ifdeà
__ýlu¥lus


	@Inc/stm32l0xx_hal_conf.h

36 #iâdeà
__STM32L0xx_HAL_CONF_H


37 
	#__STM32L0xx_HAL_CONF_H


	)

39 #ifdeà
__ýlu¥lus


43 
	~"maš.h
"

52 
	#HAL_MODULE_ENABLED


	)

66 
	#HAL_SPI_MODULE_ENABLED


	)

69 
	#HAL_UART_MODULE_ENABLED


	)

76 
	#HAL_GPIO_MODULE_ENABLED


	)

77 
	#HAL_DMA_MODULE_ENABLED


	)

78 
	#HAL_I2C_MODULE_ENABLED


	)

79 
	#HAL_RCC_MODULE_ENABLED


	)

80 
	#HAL_FLASH_MODULE_ENABLED


	)

81 
	#HAL_PWR_MODULE_ENABLED


	)

82 
	#HAL_CORTEX_MODULE_ENABLED


	)

90 #ià!
defšed
 (
HSE_VALUE
)

91 
	#HSE_VALUE
 ((
ušt32_t
)8000000Uè

	)

94 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

95 
	#HSE_STARTUP_TIMEOUT
 ((
ušt32_t
)100Uè

	)

102 #ià!
defšed
 (
MSI_VALUE
)

103 
	#MSI_VALUE
 ((
ušt32_t
)2097000Uè

	)

111 #ià!
defšed
 (
HSI_VALUE
)

112 
	#HSI_VALUE
 ((
ušt32_t
)16000000Uè

	)

118 #ià!
defšed
 (
HSI48_VALUE
)

119 
	#HSI48_VALUE
 ((
ušt32_t
)48000000Uè

	)

127 #ià!
defšed
 (
LSI_VALUE
)

128 
	#LSI_VALUE
 ((
ušt32_t
)37000Uè

	)

130 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


131 
š
 
vÞge
 
ªd
 
‹m³¿tu»
.*/

136 #ià!
defšed
 (
LSE_VALUE
)

137 
	#LSE_VALUE
 ((
ušt32_t
)32768Uè

	)

140 #ià!
defšed
 (
LSE_STARTUP_TIMEOUT
)

141 
	#LSE_STARTUP_TIMEOUT
 ((
ušt32_t
)5000Uè

	)

151 
	#VDD_VALUE
 ((
ušt32_t
)3300Uè

	)

152 
	#TICK_INT_PRIORITY
 ((
ušt32_t
)0Uè

	)

153 
	#USE_RTOS
 0U

	)

154 
	#PREFETCH_ENABLE
 0U

	)

155 
	#PREREAD_ENABLE
 1U

	)

156 
	#BUFFER_CACHE_DISABLE
 0U

	)

170 #ifdeà
HAL_RCC_MODULE_ENABLED


171 
	~"¡m32l0xx_h®_rcc.h
"

174 #ifdeà
HAL_GPIO_MODULE_ENABLED


175 
	~"¡m32l0xx_h®_gpio.h
"

178 #ifdeà
HAL_DMA_MODULE_ENABLED


179 
	~"¡m32l0xx_h®_dma.h
"

182 #ifdeà
HAL_CORTEX_MODULE_ENABLED


183 
	~"¡m32l0xx_h®_cÜ‹x.h
"

186 #ifdeà
HAL_ADC_MODULE_ENABLED


187 
	~"¡m32l0xx_h®_adc.h
"

190 #ifdeà
HAL_COMP_MODULE_ENABLED


191 
	~"¡m32l0xx_h®_comp.h
"

194 #ifdeà
HAL_CRC_MODULE_ENABLED


195 
	~"¡m32l0xx_h®_üc.h
"

198 #ifdeà
HAL_CRYP_MODULE_ENABLED


199 
	~"¡m32l0xx_h®_üyp.h
"

202 #ifdeà
HAL_DAC_MODULE_ENABLED


203 
	~"¡m32l0xx_h®_dac.h
"

206 #ifdeà
HAL_FIREWALL_MODULE_ENABLED


207 
	~"¡m32l0xx_h®_fœew®l.h
"

210 #ifdeà
HAL_FLASH_MODULE_ENABLED


211 
	~"¡m32l0xx_h®_æash.h
"

214 #ifdeà
HAL_I2C_MODULE_ENABLED


215 
	~"¡m32l0xx_h®_i2c.h
"

218 #ifdeà
HAL_I2S_MODULE_ENABLED


219 
	~"¡m32l0xx_h®_i2s.h
"

222 #ifdeà
HAL_IWDG_MODULE_ENABLED


223 
	~"¡m32l0xx_h®_iwdg.h
"

226 #ifdeà
HAL_LCD_MODULE_ENABLED


227 
	~"¡m32l0xx_h®_lcd.h
"

230 #ifdeà
HAL_LPTIM_MODULE_ENABLED


231 
	~"¡m32l0xx_h®_Ítim.h
"

234 #ifdeà
HAL_PWR_MODULE_ENABLED


235 
	~"¡m32l0xx_h®_pwr.h
"

238 #ifdeà
HAL_RNG_MODULE_ENABLED


239 
	~"¡m32l0xx_h®_ºg.h
"

242 #ifdeà
HAL_RTC_MODULE_ENABLED


243 
	~"¡m32l0xx_h®_¹c.h
"

247 #ifdeà
HAL_SPI_MODULE_ENABLED


248 
	~"¡m32l0xx_h®_¥i.h
"

251 #ifdeà
HAL_TIM_MODULE_ENABLED


252 
	~"¡m32l0xx_h®_tim.h
"

255 #ifdeà
HAL_TSC_MODULE_ENABLED


256 
	~"¡m32l0xx_h®_tsc.h
"

259 #ifdeà
HAL_UART_MODULE_ENABLED


260 
	~"¡m32l0xx_h®_u¬t.h
"

263 #ifdeà
HAL_USART_MODULE_ENABLED


264 
	~"¡m32l0xx_h®_u§¹.h
"

267 #ifdeà
HAL_IRDA_MODULE_ENABLED


268 
	~"¡m32l0xx_h®_œda.h
"

271 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


272 
	~"¡m32l0xx_h®_sm¬tÿrd.h
"

275 #ifdeà
HAL_SMBUS_MODULE_ENABLED


276 
	~"¡m32l0xx_h®_smbus.h
"

279 #ifdeà
HAL_WWDG_MODULE_ENABLED


280 
	~"¡m32l0xx_h®_wwdg.h
"

283 #ifdeà
HAL_PCD_MODULE_ENABLED


284 
	~"¡m32l0xx_h®_pcd.h
"

288 #ifdeà 
USE_FULL_ASSERT


297 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0U : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

299 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

301 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

304 #ifdeà
__ýlu¥lus


	@Inc/stm32l0xx_it.h

35 #iâdeà
__STM32L0xx_IT_H


36 
	#__STM32L0xx_IT_H


	)

38 #ifdeà
__ýlu¥lus


43 
	~"¡m32l0xx_h®.h
"

44 
	~"maš.h
"

50 
NMI_HªdËr
();

51 
H¬dFauÉ_HªdËr
();

52 
SVC_HªdËr
();

53 
P’dSV_HªdËr
();

54 
SysTick_HªdËr
();

56 #ifdeà
__ýlu¥lus


	@Inc/tim.h

40 #iâdeà
__tim_H


41 
	#__tim_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32l0xx_h®.h
"

48 
	~"maš.h
"

54 
TIM_HªdËTy³Def
 
htim6
;

60 
_E¼Ü_HªdËr
(*, );

62 
MX_TIM6_In™
();

68 #ifdeà
__ýlu¥lus


	@Inc/usart.h

40 #iâdeà
__u§¹_H


41 
	#__u§¹_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32l0xx_h®.h
"

48 
	~"maš.h
"

54 
UART_HªdËTy³Def
 
hu¬t1
;

60 
_E¼Ü_HªdËr
(*, );

62 
MX_USART1_UART_In™
();

68 #ifdeà
__ýlu¥lus


	@Src/gpio.c

41 
	~"gpio.h
"

52 
	$MX_GPIO_In™
()

55 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

58 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

59 
	`__HAL_RCC_GPIOB_CLK_ENABLE
();

62 
GPIO_In™SŒuù
.
Pš
 = 
drdy_1_š_Pš
|
drdy2_š_Pš
;

63 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

64 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

65 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

68 
GPIO_In™SŒuù
.
Pš
 = 
Ëd_out_Pš
;

69 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_OD
;

70 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

71 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

72 
	`HAL_GPIO_In™
(
Ëd_out_GPIO_PÜt
, &
GPIO_In™SŒuù
);

75 
	`HAL_GPIO_Wr™ePš
(
Ëd_out_GPIO_PÜt
, 
Ëd_out_Pš
, 
GPIO_PIN_RESET
);

78 
GPIO_In™SŒuù
.
Pš
 = 
¥i2cs_out_Pš
;

79 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

80 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

81 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

82 
	`HAL_GPIO_In™
(
¥i2cs_out_GPIO_PÜt
, &
GPIO_In™SŒuù
);

85 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_10
 |
GPIO_PIN_12
;

86 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

87 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

88 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

91 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_9
 |
GPIO_PIN_11
;

92 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

93 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

94 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

97 
	`HAL_GPIO_Wr™ePš
(
GPIOA
, 
GPIO_PIN_9
, 
GPIO_PIN_RESET
);

98 
	`HAL_GPIO_Wr™ePš
(
GPIOA
, 
GPIO_PIN_11
, 
GPIO_PIN_RESET
);

100 
	}
}

	@Src/main.c

40 
	~"maš.h
"

41 
	~"¡m32l0xx_h®.h
"

42 
	~"¥i.h
"

43 
	~"u§¹.h
"

44 
	~"gpio.h
"

46 
	#DEG_2_8
 256.0

	)

47 
	#DEG_2_23
 8388608.0

	)

48 
	#DEG_2_18
 262144.0

	)

49 
	#DEG_2_5
 32.0

	)

50 
	#DEG_2_17
 131072.0

	)

51 
	#DEG_2_7
 128.0

	)

52 
	#DEG_2_21
 2097152.0

	)

53 
	#DEG_2_15
 32768.0

	)

54 
	#DEG_2_33
 8589934592.0

	)

56 
	#PRESSURE_OVERSAMPLING
 100

	)

66 
Sy¡emClock_CÚfig
();

70 
ušt8_t
 
	$wr™e_by‹
(
ušt8_t
 
d©a
)

73 
ušt8_t
 
d©a_out
;

74 
ušt8_t
 
»ad_d©a
;

77 (
SPI2
->
SR
 & 
SPI_SR_TXE
è=ð
RESET
 );

78 
d©a_out
 = 
d©a
;

79 
SPI2
->
DR
 = 
d©a_out
;

81 (
SPI2
->
SR
 & 
SPI_SR_RXNE
è=ð
RESET
 );

82 
»ad_d©a
 = 
SPI2
->
DR
;

84  
»ad_d©a
;

87 
	}
}

109 
	$maš
()

112 
i
,
j
,
k
;

114 
mes§ge
[256];

120 
	`HAL_In™
();

123 
	`Sy¡emClock_CÚfig
();

126 
	`MX_GPIO_In™
();

127 
	`MX_SPI1_In™
();

129 
SPI1
->
CR1
 |ð
SPI_CR1_SPE
;

130 
	`MX_SPI2_In™
();

131 
SPI2
->
CR2
 &ð~
SPI_CR2_TXEIE
;

132 
SPI2
->
CR2
 &ð~
SPI_CR2_ERRIE
;

133 
SPI2
->
CR2
 |ð
SPI_CR2_RXNEIE
;

135 
SPI2
->
CR1
 |ð
SPI_CR1_SPE
;

137 
	`MX_USART1_UART_In™
();

140 
	`HAL_GPIO_Wr™ePš
(
Ëd_out_GPIO_PÜt
, 
Ëd_out_Pš
, 
GPIO_PIN_RESET
);

145 
ušt8_t
 
¥i2_out_d©a_bufãr
[128];

146 
ušt8_t
 
¥i2_š_d©a_bufãr
[128];

148 
ušt8_t
 
d©a_out
;

149 
ušt8_t
 
»ad_d©a
;

156 
¥i2cs_out_GPIO_PÜt
->
BRR
 = 
¥i2cs_out_Pš
 ;

158 
	`wr™e_by‹
( 0x1e);

160 
¥i2cs_out_GPIO_PÜt
->
BSRR
 = 
¥i2cs_out_Pš
 ;

161 
	`HAL_D–ay
(3);

164 
ušt16_t
 
£nsÜ_´om
[7];

166 
i
=1; i<7; i++)

170 
¥i2cs_out_GPIO_PÜt
->
BRR
 = 
¥i2cs_out_Pš
 ;

172 
	`wr™e_by‹
Ð0xa0 + (((
ušt8_t
)
i
)<<1));

175 
£nsÜ_´om
[
i
] = 
	`wr™e_by‹
(0x55);

176 
£nsÜ_´om
[
i
] <<= 8;

178 
£nsÜ_´om
[
i
] +ð
	`wr™e_by‹
(0x55);

181 
¥i2cs_out_GPIO_PÜt
->
BSRR
 = 
¥i2cs_out_Pš
 ;

185 
ušt32_t
 
´essu»
;

186 
ušt32_t
 
‹m³¿tu»
;

187 
dT
;

188 
aùu®_‹m³¿tu»
;

189 
OFF
;

190 
SENS
;

191 
P
;

193 
th»shÞd
;

195 if(
	`HAL_GPIO_R—dPš
(
GPIOA
, 
GPIO_PIN_9
è=ð
GPIO_PIN_RESET
)

196 
th»shÞd
 = 
THRESHOLD1
;

197 if(
	`HAL_GPIO_R—dPš
(
GPIOA
, 
GPIO_PIN_11
è=ð
GPIO_PIN_RESET
)

198 
th»shÞd
 = 
THRESHOLD2
;

200 
th»shÞd
 = 
THRESHOLD0
;

206 
ušt32_t
 
aux_p
 = 0;

208 
i
=0; i<
PRESSURE_OVERSAMPLING
; i++)

213 
¥i2cs_out_GPIO_PÜt
->
BRR
 = 
¥i2cs_out_Pš
 ;

215 
	`wr™e_by‹
(0x44);

217 
¥i2cs_out_GPIO_PÜt
->
BSRR
 = 
¥i2cs_out_Pš
 ;

219 
	`HAL_D–ay
(3);

223 
¥i2cs_out_GPIO_PÜt
->
BRR
 = 
¥i2cs_out_Pš
 ;

225 
	`wr™e_by‹
(0x00);

228 
´essu»
 = 
	`wr™e_by‹
(0x55);

229 
´essu»
 <<= 8;

231 
´essu»
 +ð
	`wr™e_by‹
(0x55);

232 
´essu»
 <<= 8;

234 
´essu»
 +ð
	`wr™e_by‹
(0x55);

236 
¥i2cs_out_GPIO_PÜt
->
BSRR
 = 
¥i2cs_out_Pš
 ;

238 
aux_p
 +ð
´essu»
;

242 
´essu»
 = 
aux_p
/
PRESSURE_OVERSAMPLING
;

248 
¥i2cs_out_GPIO_PÜt
->
BRR
 = 
¥i2cs_out_Pš
 ;

250 
	`wr™e_by‹
(0x54);

252 
¥i2cs_out_GPIO_PÜt
->
BSRR
 = 
¥i2cs_out_Pš
 ;

254 
	`HAL_D–ay
(3);

258 
¥i2cs_out_GPIO_PÜt
->
BRR
 = 
¥i2cs_out_Pš
 ;

260 
	`wr™e_by‹
(0x00);

263 
‹m³¿tu»
 = 
	`wr™e_by‹
(0x55);

264 
‹m³¿tu»
 <<= 8;

266 
‹m³¿tu»
 +ð
	`wr™e_by‹
(0x55);

267 
‹m³¿tu»
 <<= 8;

269 
‹m³¿tu»
 +ð
	`wr™e_by‹
(0x55);

271 
¥i2cs_out_GPIO_PÜt
->
BSRR
 = 
¥i2cs_out_Pš
 ;

275 
dT
 = ()
‹m³¿tu»
 - ()
£nsÜ_´om
[5]*
DEG_2_8
;

276 
aùu®_‹m³¿tu»
 = 2000 + (
dT
*(()
£nsÜ_´om
[6]))/
DEG_2_23
;

278 
OFF
 = (()
£nsÜ_´om
[2])*
DEG_2_18
 + ((()£nsÜ_´om[4])*
dT
)/
DEG_2_5
;

279 
SENS
 = (()
£nsÜ_´om
[1])*
DEG_2_17
 + ((()£nsÜ_´om[3])*
dT
)/
DEG_2_7
;

282 
T2
;

283 
SENS2
;

284 
OFF2
;

287 if(
aùu®_‹m³¿tu»
 >= 2000)

289 
T2
 = 0;

290 
SENS2
 = 0;

291 
OFF2
 = 0;

295 
T2
 = 3.0 * 
dT
 * dT / 
DEG_2_33
;

296 
aux_dt
 = (
aùu®_‹m³¿tu»
 - 2000);

297 
OFF2
 = 3.0 * 
aux_dt
 *‡ux_dt / 8.0;

298 
SENS2
 = 7.0 * 
aux_dt
 *‡ux_dt / 8.0;

300 if(
aùu®_‹m³¿tu»
 < -1500)

302 
aux_dt
 = 
aùu®_‹m³¿tu»
 + 1500;

303 
SENS2
 = SENS2 + 3.0 * 
aux_dt
 *‡ux_dt;

307 
aùu®_‹m³¿tu»
 =‡ùu®_‹m³¿tu» - 
T2
;

309 
OFF
 = OFF - 
OFF2
;

310 
SENS
 = SENS - 
SENS2
;

312 
P
 = ((()
´essu»
*
SENS
)/
DEG_2_21
 - 
OFF
)/
DEG_2_15
;

314 
	`¥rštf
(
mes§ge
, "´es ð%d;em°ð%d;\r\n", (
št32_t
)
P
, (št32_t)
aùu®_‹m³¿tu»
);

316 
	`HAL_UART_T¿nsm™
(&
hu¬t1
, 
mes§ge
, 
	`¡¾’
((const *)message), 500);

319 
	`HAL_D–ay
(1000);

347 
	}
}

364 
	$Sy¡emClock_CÚfig
()

367 
RCC_OscIn™Ty³Def
 
RCC_OscIn™SŒuù
;

368 
RCC_ClkIn™Ty³Def
 
RCC_ClkIn™SŒuù
;

369 
RCC_P”hCLKIn™Ty³Def
 
P”hClkIn™
;

373 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
PWR_REGULATOR_VOLTAGE_SCALE1
);

377 
RCC_OscIn™SŒuù
.
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_MSI
;

378 
RCC_OscIn™SŒuù
.
MSIS‹
 = 
RCC_MSI_ON
;

379 
RCC_OscIn™SŒuù
.
MSIC®ib¿tiÚV®ue
 = 0;

380 
RCC_OscIn™SŒuù
.
MSIClockRªge
 = 
RCC_MSIRANGE_5
;

381 
RCC_OscIn™SŒuù
.
PLL
.
PLLS‹
 = 
RCC_PLL_NONE
;

382 ià(
	`HAL_RCC_OscCÚfig
(&
RCC_OscIn™SŒuù
è!ð
HAL_OK
)

384 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

389 
RCC_ClkIn™SŒuù
.
ClockTy³
 = 
RCC_CLOCKTYPE_HCLK
|
RCC_CLOCKTYPE_SYSCLK


390 |
RCC_CLOCKTYPE_PCLK1
|
RCC_CLOCKTYPE_PCLK2
;

391 
RCC_ClkIn™SŒuù
.
SYSCLKSourû
 = 
RCC_SYSCLKSOURCE_MSI
;

392 
RCC_ClkIn™SŒuù
.
AHBCLKDivid”
 = 
RCC_SYSCLK_DIV1
;

393 
RCC_ClkIn™SŒuù
.
APB1CLKDivid”
 = 
RCC_HCLK_DIV1
;

394 
RCC_ClkIn™SŒuù
.
APB2CLKDivid”
 = 
RCC_HCLK_DIV1
;

396 ià(
	`HAL_RCC_ClockCÚfig
(&
RCC_ClkIn™SŒuù
, 
FLASH_LATENCY_0
è!ð
HAL_OK
)

398 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

401 
P”hClkIn™
.
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_USART1
;

402 
P”hClkIn™
.
U§¹1ClockS–eùiÚ
 = 
RCC_USART1CLKSOURCE_PCLK2
;

403 ià(
	`HAL_RCCEx_P”hCLKCÚfig
(&
P”hClkIn™
è!ð
HAL_OK
)

405 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

410 
	`HAL_SYSTICK_CÚfig
(
	`HAL_RCC_G‘HCLKF»q
()/1000);

414 
	`HAL_SYSTICK_CLKSourûCÚfig
(
SYSTICK_CLKSOURCE_HCLK
);

417 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

418 
	}
}

430 
	$_E¼Ü_HªdËr
(*
fže
, 
lše
)

437 
	}
}

439 #ifdeà 
USE_FULL_ASSERT


447 
	$as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
)

453 
	}
}

	@Src/spi.c

41 
	~"¥i.h
"

43 
	~"gpio.h
"

49 
SPI_HªdËTy³Def
 
	gh¥i1
;

50 
SPI_HªdËTy³Def
 
	gh¥i2
;

53 
	$MX_SPI1_In™
()

56 
h¥i1
.
In¡ªû
 = 
SPI1
;

57 
h¥i1
.
In™
.
Mode
 = 
SPI_MODE_MASTER
;

58 
h¥i1
.
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

59 
h¥i1
.
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

60 
h¥i1
.
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_LOW
;

61 
h¥i1
.
In™
.
CLKPha£
 = 
SPI_PHASE_1EDGE
;

62 
h¥i1
.
In™
.
NSS
 = 
SPI_NSS_SOFT
;

63 
h¥i1
.
In™
.
BaudR©eP»sÿËr
 = 
SPI_BAUDRATEPRESCALER_2
;

64 
h¥i1
.
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

65 
h¥i1
.
In™
.
TIMode
 = 
SPI_TIMODE_DISABLE
;

66 
h¥i1
.
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

67 
h¥i1
.
In™
.
CRCPÞynomŸl
 = 7;

68 ià(
	`HAL_SPI_In™
(&
h¥i1
è!ð
HAL_OK
)

70 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

73 
	}
}

75 
	$MX_SPI2_In™
()

78 
h¥i2
.
In¡ªû
 = 
SPI2
;

79 
h¥i2
.
In™
.
Mode
 = 
SPI_MODE_MASTER
;

80 
h¥i2
.
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

81 
h¥i2
.
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

82 
h¥i2
.
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_LOW
;

83 
h¥i2
.
In™
.
CLKPha£
 = 
SPI_PHASE_1EDGE
;

84 
h¥i2
.
In™
.
NSS
 = 
SPI_NSS_SOFT
;

85 
h¥i2
.
In™
.
BaudR©eP»sÿËr
 = 
SPI_BAUDRATEPRESCALER_2
;

86 
h¥i2
.
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

87 
h¥i2
.
In™
.
TIMode
 = 
SPI_TIMODE_DISABLE
;

88 
h¥i2
.
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

89 
h¥i2
.
In™
.
CRCPÞynomŸl
 = 7;

90 ià(
	`HAL_SPI_In™
(&
h¥i2
è!ð
HAL_OK
)

92 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

95 
	}
}

97 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
* 
¥iHªdË
)

100 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

101 if(
¥iHªdË
->
In¡ªû
==
SPI1
)

107 
	`__HAL_RCC_SPI1_CLK_ENABLE
();

114 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_5
|
GPIO_PIN_6
|
GPIO_PIN_7
;

115 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

116 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

117 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

118 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_SPI1
;

119 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

125 if(
¥iHªdË
->
In¡ªû
==
SPI2
)

131 
	`__HAL_RCC_SPI2_CLK_ENABLE
();

139 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_13
|
GPIO_PIN_14
|
GPIO_PIN_15
;

140 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

141 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

142 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

143 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_SPI2
;

144 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

147 
	}
}

149 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
* 
¥iHªdË
)

152 if(
¥iHªdË
->
In¡ªû
==
SPI1
)

158 
	`__HAL_RCC_SPI1_CLK_DISABLE
();

165 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_5
|
GPIO_PIN_6
|
GPIO_PIN_7
);

171 if(
¥iHªdË
->
In¡ªû
==
SPI2
)

177 
	`__HAL_RCC_SPI2_CLK_DISABLE
();

185 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_13
|
GPIO_PIN_14
|
GPIO_PIN_15
);

191 
	}
}

	@Src/stm32l0xx_hal_msp.c

40 
	~"¡m32l0xx_h®.h
"

42 
_E¼Ü_HªdËr
(*, );

49 
	$HAL_M¥In™
()

55 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

56 
	`__HAL_RCC_PWR_CLK_ENABLE
();

60 
	`HAL_NVIC_S‘PriÜ™y
(
SVC_IRQn
, 0, 0);

62 
	`HAL_NVIC_S‘PriÜ™y
(
P’dSV_IRQn
, 0, 0);

64 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

69 
	}
}

	@Src/stm32l0xx_it.c

34 
	~"¡m32l0xx_h®.h
"

35 
	~"¡m32l0xx.h
"

36 
	~"¡m32l0xx_™.h
"

51 
	$NMI_HªdËr
()

59 
	}
}

64 
	$H¬dFauÉ_HªdËr
()

77 
	}
}

82 
	$SVC_HªdËr
()

90 
	}
}

95 
	$P’dSV_HªdËr
()

103 
	}
}

108 
	$SysTick_HªdËr
()

113 
	`HAL_IncTick
();

114 
	`HAL_SYSTICK_IRQHªdËr
();

118 
	}
}

	@Src/system_stm32l0xx.c

64 
	~"¡m32l0xx.h
"

66 #ià!
defšed
 (
HSE_VALUE
)

67 
	#HSE_VALUE
 ((
ušt32_t
)8000000Uè

	)

70 #ià!
defšed
 (
MSI_VALUE
)

71 
	#MSI_VALUE
 ((
ušt32_t
)2000000Uè

	)

74 #ià!
defšed
 (
HSI_VALUE
)

75 
	#HSI_VALUE
 ((
ušt32_t
)16000000Uè

	)

99 
	#VECT_TAB_OFFSET
 0x00U

	)

125 
ušt32_t
 
	gSy¡emCÜeClock
 = 2000000U;

126 cÚ¡ 
ušt8_t
 
	gAHBP»scTabË
[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};

127 cÚ¡ 
ušt8_t
 
	gAPBP»scTabË
[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};

128 cÚ¡ 
ušt8_t
 
	gPLLMulTabË
[9] = {3U, 4U, 6U, 8U, 12U, 16U, 24U, 32U, 48U};

151 
	$Sy¡emIn™
 ()

154 
RCC
->
CR
 |ð(
ušt32_t
)0x00000100U;

157 
RCC
->
CFGR
 &ð(
ušt32_t
) 0x88FF400CU;

160 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFF6U;

163 
RCC
->
CRRCR
 &ð(
ušt32_t
)0xFFFFFFFEU;

166 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFFU;

169 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFF02FFFFU;

172 
RCC
->
CIER
 = 0x00000000U;

175 #ifdeà
VECT_TAB_SRAM


176 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

178 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

180 
	}
}

220 
	$Sy¡emCÜeClockUpd©e
 ()

222 
ušt32_t
 
tmp
 = 0U, 
¶lmul
 = 0U, 
¶ldiv
 = 0U, 
¶lsourû
 = 0U, 
msœªge
 = 0U;

225 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

227 
tmp
)

230 
msœªge
 = (
RCC
->
ICSCR
 & 
RCC_ICSCR_MSIRANGE
) >> 13U;

231 
Sy¡emCÜeClock
 = (32768U * (1U << (
msœªge
 + 1U)));

234 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

237 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

241 
¶lmul
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
;

242 
¶ldiv
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLDIV
;

243 
¶lmul
 = 
PLLMulTabË
[(pllmul >> 18U)];

244 
¶ldiv
 = (plldiv >> 22U) + 1U;

246 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

248 ià(
¶lsourû
 == 0x00U)

251 
Sy¡emCÜeClock
 = (((
HSI_VALUE
è* 
¶lmul
è/ 
¶ldiv
);

256 
Sy¡emCÜeClock
 = (((
HSE_VALUE
è* 
¶lmul
è/ 
¶ldiv
);

260 
msœªge
 = (
RCC
->
ICSCR
 & 
RCC_ICSCR_MSIRANGE
) >> 13U;

261 
Sy¡emCÜeClock
 = (32768U * (1U << (
msœªge
 + 1U)));

266 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4U)];

268 
Sy¡emCÜeClock
 >>ð
tmp
;

269 
	}
}

	@Src/tim.c

	@Src/usart.c

41 
	~"u§¹.h
"

43 
	~"gpio.h
"

49 
UART_HªdËTy³Def
 
	ghu¬t1
;

53 
	$MX_USART1_UART_In™
()

56 
hu¬t1
.
In¡ªû
 = 
USART1
;

57 
hu¬t1
.
In™
.
BaudR©e
 = 115200;

58 
hu¬t1
.
In™
.
WÜdL’gth
 = 
UART_WORDLENGTH_8B
;

59 
hu¬t1
.
In™
.
StÝB™s
 = 
UART_STOPBITS_1
;

60 
hu¬t1
.
In™
.
P¬™y
 = 
UART_PARITY_NONE
;

61 
hu¬t1
.
In™
.
Mode
 = 
UART_MODE_TX_RX
;

62 
hu¬t1
.
In™
.
HwFlowCŽ
 = 
UART_HWCONTROL_NONE
;

63 
hu¬t1
.
In™
.
Ov”Sam¶šg
 = 
UART_OVERSAMPLING_16
;

64 
hu¬t1
.
In™
.
OÃB™Sam¶šg
 = 
UART_ONE_BIT_SAMPLE_DISABLE
;

65 
hu¬t1
.
AdvªûdIn™
.
AdvF—tu»In™
 = 
UART_ADVFEATURE_NO_INIT
;

66 ià(
	`HAL_UART_In™
(&
hu¬t1
è!ð
HAL_OK
)

68 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

71 
	}
}

73 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
* 
u¬tHªdË
)

76 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

77 if(
u¬tHªdË
->
In¡ªû
==
USART1
)

83 
	`__HAL_RCC_USART1_CLK_ENABLE
();

89 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_6
|
GPIO_PIN_7
;

90 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

91 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

92 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

93 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_USART1
;

94 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

100 
	}
}

102 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
* 
u¬tHªdË
)

105 if(
u¬tHªdË
->
In¡ªû
==
USART1
)

111 
	`__HAL_RCC_USART1_CLK_DISABLE
();

117 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_6
|
GPIO_PIN_7
);

123 
	}
}

	@/usr/include/math.h

23 #iâdef 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	~<ã©u»s.h
>

28 
	g__BEGIN_DECLS


31 
	~<b™s/m©h-veùÜ.h
>

35 
	~<b™s/huge_v®.h
>

36 #ifdeà
__USE_ISOC99


37 
	~<b™s/huge_v®f.h
>

38 
	~<b™s/huge_v®l.h
>

41 
	~<b™s/šf.h
>

44 
	~<b™s/Çn.h
>

48 
	~<b™s/m©hdef.h
>

55 
	#__SIMD_DECL
(
funùiÚ
è
	`__CONCAT
 (
__DECL_SIMD_
, funùiÚ)

	)

57 
	#__MATHCALL_VEC
(
funùiÚ
, 
suffix
, 
¬gs
) \

58 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

59 
	`__MATHCALL
 (
funùiÚ
, 
suffix
, 
¬gs
)

	)

61 
	#__MATHDECL_VEC
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

62 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

63 
	`__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
)

	)

65 
	#__MATHCALL
(
funùiÚ
,
suffix
, 
¬gs
) \

66 
	`__MATHDECL
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
)

	)

67 
	#__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

68 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
); \

69 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
)

	)

70 
	#__MATHCALLX
(
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

71 
	`__MATHDECLX
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
)

	)

72 
	#__MATHDECLX
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

73 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
); \

74 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
)

	)

75 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

76 
ty³
 
	`__MATH_PRECNAME
(
funùiÚ
,
suffix
è
¬gs
 
__THROW


	)

78 
	#_MdoubË_
 

	)

79 
	#__MATH_PRECNAME
(
Çme
,
r
è
	`__CONCAT
Òame,r)

	)

80 
	#__MATH_DECLARING_DOUBLE
 1

	)

81 
	#_MdoubË_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_STD


	)

82 
	#_MdoubË_END_NAMESPACE
 
__END_NAMESPACE_STD


	)

83 
	~<b™s/m©hÿÎs.h
>

84 #undeà
_MdoubË_


85 #undeà
_MdoubË_BEGIN_NAMESPACE


86 #undeà
_MdoubË_END_NAMESPACE


87 #undeà
__MATH_PRECNAME


88 #undeà
__MATH_DECLARING_DOUBLE


90 #ifdeà
__USE_ISOC99


96 #iâdeà
_Mæßt_


97 
	#_Mæßt_
 

	)

99 
	#_MdoubË_
 
_Mæßt_


	)

100 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f
##
	)
r

101 
	#__MATH_DECLARING_DOUBLE
 0

	)

102 
	#_MdoubË_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

103 
	#_MdoubË_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

104 
	~<b™s/m©hÿÎs.h
>

105 #undeà
_MdoubË_


106 #undeà
_MdoubË_BEGIN_NAMESPACE


107 #undeà
_MdoubË_END_NAMESPACE


108 #undeà
__MATH_PRECNAME


109 #undeà
__MATH_DECLARING_DOUBLE


111 #ià!(
defšed
 
__NO_LONG_DOUBLE_MATH
 && defšed 
_LIBC
) \

112 || 
defšed
 
__LDBL_COMPAT
 \

113 || 
defšed
 
_LIBC_TEST


114 #ifdeà
__LDBL_COMPAT


116 #ifdeà
__USE_ISOC99


117 
	$__Ædbl_Ãx‰ow¬df
 (
__x
, 
__y
)

118 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

119 #ifdeà
__REDIRECT_NTH


120 
	`__REDIRECT_NTH
 (
Ãx‰ow¬df
, (
__x
, 
__y
),

121 
__Ædbl_Ãx‰ow¬df
)

122 
	`__©Œibu‹__
 ((
__cÚ¡__
));

123 
	`__REDIRECT_NTH
 (
Ãx‰ow¬d
, (
__x
, 
__y
),

124 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

125 
	`__REDIRECT_NTH
 (
Ãx‰ow¬dl
,

126 (
__x
, 
__y
),

127 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

131 #undeà
__MATHDECL_1


132 
	#__MATHDECL_2
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
®Ÿs
) \

133 
ty³
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
funùiÚ
,
suffix
), \

134 
¬gs
, 
®Ÿs
)

	)

135 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

136 
	`__MATHDECL_2
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
	`__CONCAT
(funùiÚ,suffix))

	)

142 #iâdeà
_MlÚg_doubË_


143 
	#_MlÚg_doubË_
 

	)

145 
	#_MdoubË_
 
_MlÚg_doubË_


	)

146 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
l
##
	)
r

147 
	#__MATH_DECLARING_DOUBLE
 0

	)

148 
	#_MdoubË_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

149 
	#_MdoubË_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

150 
	#__MATH_DECLARE_LDOUBLE
 1

	)

151 
	~<b™s/m©hÿÎs.h
>

152 #undeà
_MdoubË_


153 #undeà
_MdoubË_BEGIN_NAMESPACE


154 #undeà
_MdoubË_END_NAMESPACE


155 #undeà
__MATH_PRECNAME


156 #undeà
__MATH_DECLARING_DOUBLE


161 #undeà
__MATHDECL_1


162 #undeà
__MATHDECL


163 #undeà
__MATHCALL


166 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


168 
signgam
;

173 #ifdeà
__USE_ISOC99


211 
FP_NAN
 =

212 
	#FP_NAN
 0

	)

213 
FP_NAN
,

214 
FP_INFINITE
 =

215 
	#FP_INFINITE
 1

	)

216 
FP_INFINITE
,

217 
FP_ZERO
 =

218 
	#FP_ZERO
 2

	)

219 
FP_ZERO
,

220 
FP_SUBNORMAL
 =

221 
	#FP_SUBNORMAL
 3

	)

222 
FP_SUBNORMAL
,

223 
FP_NORMAL
 =

224 
	#FP_NORMAL
 4

	)

225 
FP_NORMAL


233 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__
 \

234 && !
defšed
 
__OPTIMIZE_SIZE__


235 
	#åþassify
(
x
è
	`__bužtš_åþassify
 (
FP_NAN
, 
FP_INFINITE
, \

236 
FP_NORMAL
, 
FP_SUBNORMAL
, 
FP_ZERO
, 
x
)

	)

237 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


238 
	#åþassify
(
x
) \

239 ( (
x
è=ð (è? 
	`__åþassifyf
 (xè: 
	`__åþassify
 (x))

	)

241 
	#åþassify
(
x
) \

242 ( (
x
) ==  () \

243 ? 
	`__åþassifyf
 (
x
) \

244 :  (
x
) ==  () \

245 ? 
	`__åþassify
 (
x
è: 
	`__åþassifyl
 (x))

	)

249 #ià
	`__GNUC_PREREQ
 (4,0)

250 
	#signb™
(
x
) \

251 ( (
x
) ==  () \

252 ? 
	`__bužtš_signb™f
 (
x
) \

253 :  (
x
) ==  () \

254 ? 
	`__bužtš_signb™
 (
x
è: 
	`__bužtš_signb™l
 (x))

	)

256 #ifdeà
__NO_LONG_DOUBLE_MATH


257 
	#signb™
(
x
) \

258 ( (
x
è=ð (è? 
	`__signb™f
 (xè: 
	`__signb™
 (x))

	)

260 
	#signb™
(
x
) \

261 ( (
x
) ==  () \

262 ? 
	`__signb™f
 (
x
) \

263 :  (
x
) ==  () \

264 ? 
	`__signb™
 (
x
è: 
	`__signb™l
 (x))

	)

269 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


270 
	#isfš™e
(
x
è
	`__bužtš_isfš™e
 (x)

	)

271 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


272 
	#isfš™e
(
x
) \

273 ( (
x
è=ð (è? 
	`__fš™ef
 (xè: 
	`__fš™e
 (x))

	)

275 
	#isfš™e
(
x
) \

276 ( (
x
) ==  () \

277 ? 
	`__fš™ef
 (
x
) \

278 :  (
x
) ==  () \

279 ? 
	`__fš™e
 (
x
è: 
	`__fš™–
 (x))

	)

283 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


284 
	#i¢Üm®
(
x
è
	`__bužtš_i¢Üm®
 (x)

	)

286 
	#i¢Üm®
(
x
è(
	`åþassify
 (xè=ð
FP_NORMAL
)

	)

291 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


292 
	#i¢ª
(
x
è
	`__bužtš_i¢ª
 (x)

	)

293 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


294 
	#i¢ª
(
x
) \

295 ( (
x
è=ð (è? 
	`__i¢ªf
 (xè: 
	`__i¢ª
 (x))

	)

297 
	#i¢ª
(
x
) \

298 ( (
x
) ==  () \

299 ? 
	`__i¢ªf
 (
x
) \

300 :  (
x
) ==  () \

301 ? 
	`__i¢ª
 (
x
è: 
	`__i¢ªl
 (x))

	)

305 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


306 
	#isšf
(
x
è
	`__bužtš_isšf_sign
 (x)

	)

307 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


308 
	#isšf
(
x
) \

309 ( (
x
è=ð (è? 
	`__isšff
 (xè: 
	`__isšf
 (x))

	)

311 
	#isšf
(
x
) \

312 ( (
x
) ==  () \

313 ? 
	`__isšff
 (
x
) \

314 :  (
x
) ==  () \

315 ? 
	`__isšf
 (
x
è: 
	`__isšæ
 (x))

	)

319 
	#MATH_ERRNO
 1

	)

320 
	#MATH_ERREXCEPT
 2

	)

325 #iâdeà
__FAST_MATH__


326 
	#m©h_”rhªdlšg
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

331 #ifdeà
__USE_GNU


333 #ifdeà
__NO_LONG_DOUBLE_MATH


334 
	#issigÇlšg
(
x
) \

335 ( (
x
è=ð (è? 
	`__issigÇlšgf
 (xè: 
	`__issigÇlšg
 (x))

	)

337 
	#issigÇlšg
(
x
) \

338 ( (
x
) ==  () \

339 ? 
	`__issigÇlšgf
 (
x
) \

340 :  (
x
) ==  () \

341 ? 
	`__issigÇlšg
 (
x
è: 
	`__issigÇlšgl
 (x))

	)

345 #ifdef 
__USE_MISC


349 
_IEEE_
 = -1,

350 
_SVID_
,

351 
_XOPEN_
,

352 
_POSIX_
,

353 
_ISOC_


354 } 
	t_LIB_VERSION_TYPE
;

359 
_LIB_VERSION_TYPE
 
_LIB_VERSION
;

363 #ifdeà
__USE_MISC


369 #ifdeà
__ýlu¥lus


370 
__exû±iÚ


372 
exû±iÚ


375 
ty³
;

376 *
Çme
;

377 
¬g1
;

378 
¬g2
;

379 
»tv®
;

380 
	}
};

382 #ifdeà
__ýlu¥lus


383 
	$m©h”r
 (
__exû±iÚ
 *
__exc
è
	`throw
 ();

385 
	`m©h”r
 (
exû±iÚ
 *
__exc
);

388 
	#X_TLOSS
 1.41484755040568800000e+16

	)

391 
	#DOMAIN
 1

	)

392 
	#SING
 2

	)

393 
	#OVERFLOW
 3

	)

394 
	#UNDERFLOW
 4

	)

395 
	#TLOSS
 5

	)

396 
	#PLOSS
 6

	)

399 
	#HUGE
 3.40282347e+38F

	)

403 #ifdeà
__USE_XOPEN


405 
	#MAXFLOAT
 3.40282347e+38F

	)

412 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


413 
	#M_E
 2.7182818284590452354

	)

414 
	#M_LOG2E
 1.4426950408889634074

	)

415 
	#M_LOG10E
 0.43429448190325182765

	)

416 
	#M_LN2
 0.69314718055994530942

	)

417 
	#M_LN10
 2.30258509299404568402

	)

418 
	#M_PI
 3.14159265358979323846

	)

419 
	#M_PI_2
 1.57079632679489661923

	)

420 
	#M_PI_4
 0.78539816339744830962

	)

421 
	#M_1_PI
 0.31830988618379067154

	)

422 
	#M_2_PI
 0.63661977236758134308

	)

423 
	#M_2_SQRTPI
 1.12837916709551257390

	)

424 
	#M_SQRT2
 1.41421356237309504880

	)

425 
	#M_SQRT1_2
 0.70710678118654752440

	)

431 #ifdeà
__USE_GNU


432 
	#M_El
 2.718281828459045235360287471352662498L

	)

433 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

434 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

435 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

436 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

437 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

438 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

439 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

440 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

441 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

442 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

443 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

444 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

451 #ià
defšed
 
__STRICT_ANSI__
 && !defšed 
__NO_MATH_INLINES


452 
	#__NO_MATH_INLINES
 1

	)

455 #ià
defšed
 
__USE_ISOC99
 && 
	`__GNUC_PREREQ
(2,97)

462 
	#isg»©”
(
x
, 
y
è
	`__bužtš_isg»©”
(x, y)

	)

463 
	#isg»©”equ®
(
x
, 
y
è
	`__bužtš_isg»©”equ®
(x, y)

	)

464 
	#i¦ess
(
x
, 
y
è
	`__bužtš_i¦ess
(x, y)

	)

465 
	#i¦es£qu®
(
x
, 
y
è
	`__bužtš_i¦es£qu®
(x, y)

	)

466 
	#i¦essg»©”
(
x
, 
y
è
	`__bužtš_i¦essg»©”
(x, y)

	)

467 
	#isunÜd”ed
(
u
, 
v
è
	`__bužtš_isunÜd”ed
(u, v)

	)

471 #ifdeà
__USE_EXTERN_INLINES


472 
	~<b™s/m©hšlše.h
>

477 #ià
defšed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0

478 
	~<b™s/m©h-fš™e.h
>

481 #ifdeà
__USE_ISOC99


485 #iâdeà
isg»©”


486 
	#isg»©”
(
x
, 
y
) \

487 (
__ex‹nsiÚ__
 \

488 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

489 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x > __y; 
	}
}))

	)

493 #iâdeà
isg»©”equ®


494 
	#isg»©”equ®
(
x
, 
y
) \

495 (
__ex‹nsiÚ__
 \

496 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

497 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x >ð__y; }))

	)

501 #iâdeà
i¦ess


502 
	#i¦ess
(
x
, 
y
) \

503 (
__ex‹nsiÚ__
 \

504 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

505 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x < __y; }))

	)

509 #iâdeà
i¦es£qu®


510 
	#i¦es£qu®
(
x
, 
y
) \

511 (
__ex‹nsiÚ__
 \

512 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

513 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x <ð__y; }))

	)

517 #iâdeà
i¦essg»©”


518 
	#i¦essg»©”
(
x
, 
y
) \

519 (
__ex‹nsiÚ__
 \

520 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

521 !
	`isunÜd”ed
 (
__x
, 
__y
è&& (__x < __y || __y < __x); }))

	)

525 #iâdeà
isunÜd”ed


526 
	#isunÜd”ed
(
u
, 
v
) \

527 (
__ex‹nsiÚ__
 \

528 ({ 
	`__ty³of__
(
u
è
__u
 = (u); __ty³of__(
v
è
__v
 = (v); \

529 
	`åþassify
 (
__u
è=ð
FP_NAN
 || fpþassify (
__v
è=ðFP_NAN; }))

	)

534 
	g__END_DECLS


	@/usr/include/stdint.h

22 #iâdeà
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	~<b™s/wch¬.h
>

27 
	~<b™s/wÜdsize.h
>

34 #iâdeà
__št8_t_defšed


35 
	#__št8_t_defšed


	)

36 sigÃd 
	tšt8_t
;

37 
	tšt16_t
;

38 
	tšt32_t
;

39 #ià
__WORDSIZE
 == 64

40 
	tšt64_t
;

42 
__ex‹nsiÚ__


43 
	tšt64_t
;

48 
	tušt8_t
;

49 
	tušt16_t
;

50 #iâdeà
__ušt32_t_defšed


51 
	tušt32_t
;

52 
	#__ušt32_t_defšed


	)

54 #ià
__WORDSIZE
 == 64

55 
	tušt64_t
;

57 
__ex‹nsiÚ__


58 
	tušt64_t
;

65 sigÃd 
	tšt_Ëa¡8_t
;

66 
	tšt_Ëa¡16_t
;

67 
	tšt_Ëa¡32_t
;

68 #ià
__WORDSIZE
 == 64

69 
	tšt_Ëa¡64_t
;

71 
__ex‹nsiÚ__


72 
	tšt_Ëa¡64_t
;

76 
	tušt_Ëa¡8_t
;

77 
	tušt_Ëa¡16_t
;

78 
	tušt_Ëa¡32_t
;

79 #ià
__WORDSIZE
 == 64

80 
	tušt_Ëa¡64_t
;

82 
__ex‹nsiÚ__


83 
	tušt_Ëa¡64_t
;

90 sigÃd 
	tšt_ç¡8_t
;

91 #ià
__WORDSIZE
 == 64

92 
	tšt_ç¡16_t
;

93 
	tšt_ç¡32_t
;

94 
	tšt_ç¡64_t
;

96 
	tšt_ç¡16_t
;

97 
	tšt_ç¡32_t
;

98 
__ex‹nsiÚ__


99 
	tšt_ç¡64_t
;

103 
	tušt_ç¡8_t
;

104 #ià
__WORDSIZE
 == 64

105 
	tušt_ç¡16_t
;

106 
	tušt_ç¡32_t
;

107 
	tušt_ç¡64_t
;

109 
	tušt_ç¡16_t
;

110 
	tušt_ç¡32_t
;

111 
__ex‹nsiÚ__


112 
	tušt_ç¡64_t
;

117 #ià
__WORDSIZE
 == 64

118 #iâdeà
__šŒ_t_defšed


119 
	tšŒ_t
;

120 
	#__šŒ_t_defšed


	)

122 
	tušŒ_t
;

124 #iâdeà
__šŒ_t_defšed


125 
	tšŒ_t
;

126 
	#__šŒ_t_defšed


	)

128 
	tušŒ_t
;

133 #ià
__WORDSIZE
 == 64

134 
	tštmax_t
;

135 
	tuštmax_t
;

137 
__ex‹nsiÚ__


138 
	tštmax_t
;

139 
__ex‹nsiÚ__


140 
	tuštmax_t
;

144 #ià
__WORDSIZE
 == 64

145 
	#__INT64_C
(
c
èø## 
L


	)

146 
	#__UINT64_C
(
c
èø## 
UL


	)

148 
	#__INT64_C
(
c
èø## 
LL


	)

149 
	#__UINT64_C
(
c
èø## 
ULL


	)

155 
	#INT8_MIN
 (-128)

	)

156 
	#INT16_MIN
 (-32767-1)

	)

157 
	#INT32_MIN
 (-2147483647-1)

	)

158 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

160 
	#INT8_MAX
 (127)

	)

161 
	#INT16_MAX
 (32767)

	)

162 
	#INT32_MAX
 (2147483647)

	)

163 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

166 
	#UINT8_MAX
 (255)

	)

167 
	#UINT16_MAX
 (65535)

	)

168 
	#UINT32_MAX
 (4294967295U)

	)

169 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

173 
	#INT_LEAST8_MIN
 (-128)

	)

174 
	#INT_LEAST16_MIN
 (-32767-1)

	)

175 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

176 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

178 
	#INT_LEAST8_MAX
 (127)

	)

179 
	#INT_LEAST16_MAX
 (32767)

	)

180 
	#INT_LEAST32_MAX
 (2147483647)

	)

181 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

184 
	#UINT_LEAST8_MAX
 (255)

	)

185 
	#UINT_LEAST16_MAX
 (65535)

	)

186 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

187 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

191 
	#INT_FAST8_MIN
 (-128)

	)

192 #ià
__WORDSIZE
 == 64

193 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

194 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

196 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

197 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

199 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

201 
	#INT_FAST8_MAX
 (127)

	)

202 #ià
__WORDSIZE
 == 64

203 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

204 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

206 
	#INT_FAST16_MAX
 (2147483647)

	)

207 
	#INT_FAST32_MAX
 (2147483647)

	)

209 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINT_FAST8_MAX
 (255)

	)

213 #ià
__WORDSIZE
 == 64

214 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

215 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

217 
	#UINT_FAST16_MAX
 (4294967295U)

	)

218 
	#UINT_FAST32_MAX
 (4294967295U)

	)

220 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

224 #ià
__WORDSIZE
 == 64

225 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

226 
	#INTPTR_MAX
 (9223372036854775807L)

	)

227 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

229 
	#INTPTR_MIN
 (-2147483647-1)

	)

230 
	#INTPTR_MAX
 (2147483647)

	)

231 
	#UINTPTR_MAX
 (4294967295U)

	)

236 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

238 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

241 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

247 #ià
__WORDSIZE
 == 64

248 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

249 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

251 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

252 
	#PTRDIFF_MAX
 (2147483647)

	)

256 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

257 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

260 #ià
__WORDSIZE
 == 64

261 
	#SIZE_MAX
 (18446744073709551615UL)

	)

263 #ifdeà
__WORDSIZE32_SIZE_ULONG


264 
	#SIZE_MAX
 (4294967295UL)

	)

266 
	#SIZE_MAX
 (4294967295U)

	)

271 #iâdeà
WCHAR_MIN


273 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

274 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

278 
	#WINT_MIN
 (0u)

	)

279 
	#WINT_MAX
 (4294967295u)

	)

282 
	#INT8_C
(
c
è
	)
c

283 
	#INT16_C
(
c
è
	)
c

284 
	#INT32_C
(
c
è
	)
c

285 #ià
__WORDSIZE
 == 64

286 
	#INT64_C
(
c
èø## 
L


	)

288 
	#INT64_C
(
c
èø## 
LL


	)

292 
	#UINT8_C
(
c
è
	)
c

293 
	#UINT16_C
(
c
è
	)
c

294 
	#UINT32_C
(
c
èø## 
U


	)

295 #ià
__WORDSIZE
 == 64

296 
	#UINT64_C
(
c
èø## 
UL


	)

298 
	#UINT64_C
(
c
èø## 
ULL


	)

302 #ià
__WORDSIZE
 == 64

303 
	#INTMAX_C
(
c
èø## 
L


	)

304 
	#UINTMAX_C
(
c
èø## 
UL


	)

306 
	#INTMAX_C
(
c
èø## 
LL


	)

307 
	#UINTMAX_C
(
c
èø## 
ULL


	)

	@/usr/include/stdio.h

23 #iâdeà
_STDIO_H


25 #ià!
defšed
 
__Ãed_FILE
 && !defšed 
__Ãed___FILE


26 
	#_STDIO_H
 1

	)

27 
	~<ã©u»s.h
>

29 
	g__BEGIN_DECLS


31 
	#__Ãed_size_t


	)

32 
	#__Ãed_NULL


	)

33 
	~<¡ddef.h
>

35 
	~<b™s/ty³s.h
>

36 
	#__Ãed_FILE


	)

37 
	#__Ãed___FILE


	)

41 #ià!
defšed
 
__FILE_defšed
 && defšed 
__Ãed_FILE


44 
	g_IO_FILE
;

46 
__BEGIN_NAMESPACE_STD


48 
_IO_FILE
 
	tFILE
;

49 
	g__END_NAMESPACE_STD


50 #ià
defšed
 
__USE_LARGEFILE64
 || defšed 
__USE_POSIX
 \

51 || 
defšed
 
	g__USE_ISOC99
 || defšed 
	g__USE_XOPEN
 \

52 || 
defšed
 
__USE_POSIX2


53 
	$__USING_NAMESPACE_STD
(
FILE
)

56 
	#__FILE_defšed
 1

	)

58 #undeà
__Ãed_FILE


61 #ià!
defšed
 
____FILE_defšed
 && defšed 
__Ãed___FILE


64 
_IO_FILE
 
	t__FILE
;

66 
	#____FILE_defšed
 1

	)

68 #undeà
__Ãed___FILE


71 #ifdef 
_STDIO_H


72 
	#_STDIO_USES_IOSTREAM


	)

74 
	~<libio.h
>

76 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8


77 #ifdeà
__GNUC__


78 #iâdeà
_VA_LIST_DEFINED


79 
_G_va_li¡
 
	tva_li¡
;

80 
	#_VA_LIST_DEFINED


	)

83 
	~<¡d¬g.h
>

87 #ifdeà
__USE_XOPEN2K8


88 #iâdeà
__off_t_defšed


89 #iâdeà
__USE_FILE_OFFSET64


90 
__off_t
 
	toff_t
;

92 
__off64_t
 
	toff_t
;

94 
	#__off_t_defšed


	)

96 #ià
defšed
 
__USE_LARGEFILE64
 && !defšed 
__off64_t_defšed


97 
__off64_t
 
	toff64_t
;

98 
	#__off64_t_defšed


	)

101 #iâdeà
__ssize_t_defšed


102 
__ssize_t
 
	tssize_t
;

103 
	#__ssize_t_defšed


	)

108 
__BEGIN_NAMESPACE_STD


109 #iâdeà
__USE_FILE_OFFSET64


110 
_G_åos_t
 
	tåos_t
;

112 
_G_åos64_t
 
	tåos_t
;

114 
__END_NAMESPACE_STD


115 #ifdeà
__USE_LARGEFILE64


116 
_G_åos64_t
 
	tåos64_t
;

120 
	#_IOFBF
 0

	)

121 
	#_IOLBF
 1

	)

122 
	#_IONBF
 2

	)

126 #iâdeà
BUFSIZ


127 
	#BUFSIZ
 
_IO_BUFSIZ


	)

133 #iâdeà
EOF


134 
	#EOF
 (-1)

	)

140 
	#SEEK_SET
 0

	)

141 
	#SEEK_CUR
 1

	)

142 
	#SEEK_END
 2

	)

143 #ifdeà
__USE_GNU


144 
	#SEEK_DATA
 3

	)

145 
	#SEEK_HOLE
 4

	)

149 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


151 
	#P_tmpdœ
 "/tmp"

	)

164 
	~<b™s/¡dio_lim.h
>

168 
_IO_FILE
 *
¡dš
;

169 
_IO_FILE
 *
¡dout
;

170 
_IO_FILE
 *
¡d”r
;

172 
	#¡dš
 
¡dš


	)

173 
	#¡dout
 
¡dout


	)

174 
	#¡d”r
 
¡d”r


	)

176 
__BEGIN_NAMESPACE_STD


178 
	$»move
 (cÚ¡ *
__fž’ame
è
__THROW
;

180 
	$»Çme
 (cÚ¡ *
__Þd
, cÚ¡ *
__Ãw
è
__THROW
;

181 
__END_NAMESPACE_STD


183 #ifdeà
__USE_ATFILE


185 
	$»Çm—t
 (
__Þdfd
, cÚ¡ *
__Þd
, 
__Ãwfd
,

186 cÚ¡ *
__Ãw
è
__THROW
;

189 
__BEGIN_NAMESPACE_STD


194 #iâdeà
__USE_FILE_OFFSET64


195 
FILE
 *
	$tmpfže
 (è
__wur
;

197 #ifdeà
__REDIRECT


198 
FILE
 *
	`__REDIRECT
 (
tmpfže
, (), 
tmpfže64
è
__wur
;

200 
	#tmpfže
 
tmpfže64


	)

204 #ifdeà
__USE_LARGEFILE64


205 
FILE
 *
	$tmpfže64
 (è
__wur
;

209 *
	$tm²am
 (*
__s
è
__THROW
 
__wur
;

210 
__END_NAMESPACE_STD


212 #ifdeà
__USE_MISC


215 *
	$tm²am_r
 (*
__s
è
__THROW
 
__wur
;

219 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


227 *
	$‹m²am
 (cÚ¡ *
__dœ
, cÚ¡ *
__pfx
)

228 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

232 
__BEGIN_NAMESPACE_STD


237 
	`fþo£
 (
FILE
 *
__¡»am
);

242 
	`fæush
 (
FILE
 *
__¡»am
);

243 
__END_NAMESPACE_STD


245 #ifdeà
__USE_MISC


252 
	`fæush_uÆocked
 (
FILE
 *
__¡»am
);

255 #ifdeà
__USE_GNU


262 
	`fþo£®l
 ();

266 
__BEGIN_NAMESPACE_STD


267 #iâdeà
__USE_FILE_OFFSET64


272 
FILE
 *
	$fÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

273 cÚ¡ *
__»¡riù
 
__modes
è
__wur
;

278 
FILE
 *
	$äeÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

279 cÚ¡ *
__»¡riù
 
__modes
,

280 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

282 #ifdeà
__REDIRECT


283 
FILE
 *
	`__REDIRECT
 (
fÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

284 cÚ¡ *
__»¡riù
 
__modes
), 
fÝ’64
)

285 
__wur
;

286 
FILE
 *
	`__REDIRECT
 (
äeÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

287 cÚ¡ *
__»¡riù
 
__modes
,

288 
FILE
 *
__»¡riù
 
__¡»am
), 
äeÝ’64
)

289 
__wur
;

291 
	#fÝ’
 
fÝ’64


	)

292 
	#äeÝ’
 
äeÝ’64


	)

295 
__END_NAMESPACE_STD


296 #ifdeà
__USE_LARGEFILE64


297 
FILE
 *
	$fÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

298 cÚ¡ *
__»¡riù
 
__modes
è
__wur
;

299 
FILE
 *
	$äeÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

300 cÚ¡ *
__»¡riù
 
__modes
,

301 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

304 #ifdef 
__USE_POSIX


306 
FILE
 *
	$fdÝ’
 (
__fd
, cÚ¡ *
__modes
è
__THROW
 
__wur
;

309 #ifdef 
__USE_GNU


312 
FILE
 *
	$fÝ’cook›
 (*
__»¡riù
 
__magic_cook›
,

313 cÚ¡ *
__»¡riù
 
__modes
,

314 
_IO_cook›_io_funùiÚs_t
 
__io_funcs
è
__THROW
 
__wur
;

317 #ifdeà
__USE_XOPEN2K8


319 
FILE
 *
	$fmemÝ’
 (*
__s
, 
size_t
 
__Ën
, cÚ¡ *
__modes
)

320 
__THROW
 
__wur
;

325 
FILE
 *
	$Ý’_mem¡»am
 (**
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
 
__wur
;

329 
__BEGIN_NAMESPACE_STD


332 
	$£tbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
è
__THROW
;

336 
	$£tvbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

337 
__modes
, 
size_t
 
__n
è
__THROW
;

338 
__END_NAMESPACE_STD


340 #ifdef 
__USE_MISC


343 
	$£tbufãr
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

344 
size_t
 
__size
è
__THROW
;

347 
	$£Žšebuf
 (
FILE
 *
__¡»am
è
__THROW
;

351 
__BEGIN_NAMESPACE_STD


356 
	`årštf
 (
FILE
 *
__»¡riù
 
__¡»am
,

357 cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

362 
	`´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

364 
	$¥rštf
 (*
__»¡riù
 
__s
,

365 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROWNL
;

371 
	`vårštf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

372 
_G_va_li¡
 
__¬g
);

377 
	`v´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
);

379 
	$v¥rštf
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

380 
_G_va_li¡
 
__¬g
è
__THROWNL
;

381 
__END_NAMESPACE_STD


383 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_UNIX98


384 
__BEGIN_NAMESPACE_C99


386 
	$¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

387 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

388 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 4)));

390 
	$v¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

391 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

392 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 0)));

393 
__END_NAMESPACE_C99


396 #ifdeà
__USE_GNU


399 
	$va¥rštf
 (**
__»¡riù
 
__±r
, cÚ¡ *__»¡riù 
__f
,

400 
_G_va_li¡
 
__¬g
)

401 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 0))è
__wur
;

402 
	$__a¥rštf
 (**
__»¡riù
 
__±r
,

403 cÚ¡ *
__»¡riù
 
__fmt
, ...)

404 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

405 
	$a¥rštf
 (**
__»¡riù
 
__±r
,

406 cÚ¡ *
__»¡riù
 
__fmt
, ...)

407 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

410 #ifdeà
__USE_XOPEN2K8


412 
	$vd´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
,

413 
_G_va_li¡
 
__¬g
)

414 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

415 
	$d´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
, ...)

416 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

420 
__BEGIN_NAMESPACE_STD


425 
	$fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

426 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

431 
	$sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

433 
	$ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

434 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

436 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

437 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

438 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

439 #ifdeà
__REDIRECT


443 
	`__REDIRECT
 (
fsÿnf
, (
FILE
 *
__»¡riù
 
__¡»am
,

444 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

445 
__isoc99_fsÿnf
è
__wur
;

446 
	`__REDIRECT
 (
sÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

447 
__isoc99_sÿnf
è
__wur
;

448 
	`__REDIRECT_NTH
 (
ssÿnf
, (cÚ¡ *
__»¡riù
 
__s
,

449 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

450 
__isoc99_ssÿnf
);

452 
	$__isoc99_fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

453 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

454 
	$__isoc99_sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

455 
	$__isoc99_ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

456 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

457 
	#fsÿnf
 
__isoc99_fsÿnf


	)

458 
	#sÿnf
 
__isoc99_sÿnf


	)

459 
	#ssÿnf
 
__isoc99_ssÿnf


	)

463 
__END_NAMESPACE_STD


465 #ifdef 
__USE_ISOC99


466 
__BEGIN_NAMESPACE_C99


471 
	$vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

472 
_G_va_li¡
 
__¬g
)

473 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

479 
	$vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

480 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

483 
	$vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

484 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

485 
__THROW
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

487 #ià!
defšed
 
__USE_GNU
 \

488 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

489 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

490 #ifdeà
__REDIRECT


494 
	`__REDIRECT
 (
vfsÿnf
,

495 (
FILE
 *
__»¡riù
 
__s
,

496 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
),

497 
__isoc99_vfsÿnf
)

498 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

499 
	`__REDIRECT
 (
vsÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
,

500 
_G_va_li¡
 
__¬g
), 
__isoc99_vsÿnf
)

501 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

502 
	`__REDIRECT_NTH
 (
vssÿnf
,

503 (cÚ¡ *
__»¡riù
 
__s
,

504 cÚ¡ *
__»¡riù
 
__fÜm©
,

505 
_G_va_li¡
 
__¬g
), 
__isoc99_vssÿnf
)

506 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

508 
	$__isoc99_vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
,

509 cÚ¡ *
__»¡riù
 
__fÜm©
,

510 
_G_va_li¡
 
__¬g
è
__wur
;

511 
	$__isoc99_vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
,

512 
_G_va_li¡
 
__¬g
è
__wur
;

513 
	$__isoc99_vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

514 cÚ¡ *
__»¡riù
 
__fÜm©
,

515 
_G_va_li¡
 
__¬g
è
__THROW
;

516 
	#vfsÿnf
 
__isoc99_vfsÿnf


	)

517 
	#vsÿnf
 
__isoc99_vsÿnf


	)

518 
	#vssÿnf
 
__isoc99_vssÿnf


	)

522 
__END_NAMESPACE_C99


526 
__BEGIN_NAMESPACE_STD


531 
	`fg‘c
 (
FILE
 *
__¡»am
);

532 
	`g‘c
 (
FILE
 *
__¡»am
);

538 
	`g‘ch¬
 ();

539 
__END_NAMESPACE_STD


543 
	#g‘c
(
_å
è
	`_IO_g‘c
 (_å)

	)

545 #ifdeà
__USE_POSIX


550 
	`g‘c_uÆocked
 (
FILE
 *
__¡»am
);

551 
	`g‘ch¬_uÆocked
 ();

554 #ifdeà
__USE_MISC


561 
	`fg‘c_uÆocked
 (
FILE
 *
__¡»am
);

565 
__BEGIN_NAMESPACE_STD


573 
	`åutc
 (
__c
, 
FILE
 *
__¡»am
);

574 
	`putc
 (
__c
, 
FILE
 *
__¡»am
);

580 
	`putch¬
 (
__c
);

581 
__END_NAMESPACE_STD


585 
	#putc
(
_ch
, 
_å
è
	`_IO_putc
 (_ch, _å)

	)

587 #ifdeà
__USE_MISC


594 
	`åutc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

597 #ifdeà
__USE_POSIX


602 
	`putc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

603 
	`putch¬_uÆocked
 (
__c
);

607 #ià
defšed
 
__USE_MISC
 \

608 || (
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
)

610 
	`g‘w
 (
FILE
 *
__¡»am
);

613 
	`putw
 (
__w
, 
FILE
 *
__¡»am
);

617 
__BEGIN_NAMESPACE_STD


622 *
	$fg‘s
 (*
__»¡riù
 
__s
, 
__n
, 
FILE
 *__»¡riù 
__¡»am
)

623 
__wur
;

625 #ià!
defšed
 
__USE_ISOC11
 \

626 || (
defšed
 
__ýlu¥lus
 && __cplusplus <= 201103L)

638 *
	$g‘s
 (*
__s
è
__wur
 
__©Œibu‹_d•»ÿ‹d__
;

640 
__END_NAMESPACE_STD


642 #ifdeà
__USE_GNU


649 *
	$fg‘s_uÆocked
 (*
__»¡riù
 
__s
, 
__n
,

650 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

654 #ifdef 
__USE_XOPEN2K8


665 
_IO_ssize_t
 
	$__g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

666 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

667 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

668 
_IO_ssize_t
 
	$g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

669 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

670 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

678 
_IO_ssize_t
 
	$g‘lše
 (**
__»¡riù
 
__lš•Œ
,

679 
size_t
 *
__»¡riù
 
__n
,

680 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

684 
__BEGIN_NAMESPACE_STD


689 
	`åuts
 (cÚ¡ *
__»¡riù
 
__s
, 
FILE
 *__»¡riù 
__¡»am
);

695 
	`puts
 (cÚ¡ *
__s
);

702 
	`ung‘c
 (
__c
, 
FILE
 *
__¡»am
);

709 
size_t
 
	$ä—d
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

710 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

715 
size_t
 
	`fwr™e
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

716 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__s
);

717 
__END_NAMESPACE_STD


719 #ifdeà
__USE_GNU


726 
	`åuts_uÆocked
 (cÚ¡ *
__»¡riù
 
__s
,

727 
FILE
 *
__»¡riù
 
__¡»am
);

730 #ifdeà
__USE_MISC


737 
size_t
 
	$ä—d_uÆocked
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

738 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

739 
size_t
 
	`fwr™e_uÆocked
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

740 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
);

744 
__BEGIN_NAMESPACE_STD


749 
	`f£ek
 (
FILE
 *
__¡»am
, 
__off
, 
__wh’û
);

754 
	$á–l
 (
FILE
 *
__¡»am
è
__wur
;

759 
	`»wšd
 (
FILE
 *
__¡»am
);

760 
__END_NAMESPACE_STD


767 #ià
defšed
 
__USE_LARGEFILE
 || defšed 
__USE_XOPEN2K


768 #iâdeà
__USE_FILE_OFFSET64


773 
	`f£eko
 (
FILE
 *
__¡»am
, 
__off_t
 
__off
, 
__wh’û
);

778 
__off_t
 
	$á–lo
 (
FILE
 *
__¡»am
è
__wur
;

780 #ifdeà
__REDIRECT


781 
	`__REDIRECT
 (
f£eko
,

782 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
),

783 
f£eko64
);

784 
__off64_t
 
	`__REDIRECT
 (
á–lo
, (
FILE
 *
__¡»am
), 
á–lo64
);

786 
	#f£eko
 
f£eko64


	)

787 
	#á–lo
 
á–lo64


	)

792 
__BEGIN_NAMESPACE_STD


793 #iâdeà
__USE_FILE_OFFSET64


798 
	`fg‘pos
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos_t
 *__»¡riù 
__pos
);

803 
	`f£os
 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
);

805 #ifdeà
__REDIRECT


806 
	`__REDIRECT
 (
fg‘pos
, (
FILE
 *
__»¡riù
 
__¡»am
,

807 
åos_t
 *
__»¡riù
 
__pos
), 
fg‘pos64
);

808 
	`__REDIRECT
 (
f£os
,

809 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
), 
f£os64
);

811 
	#fg‘pos
 
fg‘pos64


	)

812 
	#f£os
 
f£os64


	)

815 
__END_NAMESPACE_STD


817 #ifdeà
__USE_LARGEFILE64


818 
	`f£eko64
 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
);

819 
__off64_t
 
	$á–lo64
 (
FILE
 *
__¡»am
è
__wur
;

820 
	`fg‘pos64
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos64_t
 *__»¡riù 
__pos
);

821 
	`f£os64
 (
FILE
 *
__¡»am
, cÚ¡ 
åos64_t
 *
__pos
);

824 
__BEGIN_NAMESPACE_STD


826 
	$þ—»¼
 (
FILE
 *
__¡»am
è
__THROW
;

828 
	$ãof
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

830 
	$ã¼Ü
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

831 
__END_NAMESPACE_STD


833 #ifdeà
__USE_MISC


835 
	$þ—»¼_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
;

836 
	$ãof_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

837 
	$ã¼Ü_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

841 
__BEGIN_NAMESPACE_STD


846 
	`³¼Ü
 (cÚ¡ *
__s
);

847 
__END_NAMESPACE_STD


853 
	~<b™s/sys_”¾i¡.h
>

856 #ifdef 
__USE_POSIX


858 
	$fž’o
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

861 #ifdeà
__USE_MISC


863 
	$fž’o_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

867 #ifdeà
__USE_POSIX2


872 
FILE
 *
	$pÝ’
 (cÚ¡ *
__commªd
, cÚ¡ *
__modes
è
__wur
;

878 
	`pþo£
 (
FILE
 *
__¡»am
);

882 #ifdef 
__USE_POSIX


884 *
	$ù”mid
 (*
__s
è
__THROW
;

888 #ifdeà
__USE_XOPEN


890 *
	`cu£rid
 (*
__s
);

894 #ifdef 
__USE_GNU


895 
ob¡ack
;

898 
	$ob¡ack_´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

899 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

900 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

901 
	$ob¡ack_v´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

902 cÚ¡ *
__»¡riù
 
__fÜm©
,

903 
_G_va_li¡
 
__¬gs
)

904 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

908 #ifdeà
__USE_POSIX


912 
	$æockfže
 (
FILE
 *
__¡»am
è
__THROW
;

916 
	$árylockfže
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

919 
	$fuÆockfže
 (
FILE
 *
__¡»am
è
__THROW
;

922 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


926 
	#__Ãed_g‘Ýt


	)

927 
	~<g‘Ýt.h
>

932 #ifdeà
__USE_EXTERN_INLINES


933 
	~<b™s/¡dio.h
>

935 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


936 
	~<b™s/¡dio2.h
>

938 #ifdeà
__LDBL_COMPAT


939 
	~<b™s/¡dio-ldbl.h
>

942 
__END_DECLS


	@/usr/include/string.h

22 #iâdef 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	~<ã©u»s.h
>

27 
	g__BEGIN_DECLS


30 
	#__Ãed_size_t


	)

31 
	#__Ãed_NULL


	)

32 
	~<¡ddef.h
>

35 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

36 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

40 
__BEGIN_NAMESPACE_STD


42 *
	$memýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

43 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

46 *
	$memmove
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
)

47 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

48 
__END_NAMESPACE_STD


53 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


54 *
	$memcýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

55 
__c
, 
size_t
 
__n
)

56 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

60 
__BEGIN_NAMESPACE_STD


62 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

65 
	$memcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

66 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

69 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


72 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

73 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

74 cÚ¡ *
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

75 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

77 #ifdeà
__OPTIMIZE__


78 
__ex‹º_®ways_šlše
 *

79 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW


81  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

84 
__ex‹º_®ways_šlše
 const *

85 
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
è
__THROW


87  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

90 
	}
}

92 *
	$memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

93 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

95 
__END_NAMESPACE_STD


97 #ifdeà
__USE_GNU


100 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


101 "C++" *
	$¿wmemchr
 (*
__s
, 
__c
)

102 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

103 "C++" cÚ¡ *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

104 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

106 *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

107 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

111 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


112 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

113 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

114 "C++" cÚ¡ *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

115 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

117 *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

118 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

123 
__BEGIN_NAMESPACE_STD


125 *
	$¡rýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

126 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

128 *
	$¡ºýy
 (*
__»¡riù
 
__de¡
,

129 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

130 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

133 *
	$¡rÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

134 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

136 *
	$¡ºÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

137 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

140 
	$¡rcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

141 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

143 
	$¡ºcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

144 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

147 
	$¡rcÞl
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

148 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

150 
size_t
 
	$¡rxäm
 (*
__»¡riù
 
__de¡
,

151 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

152 
__THROW
 
	`__nÚnuÎ
 ((2));

153 
__END_NAMESPACE_STD


155 #ifdeà
__USE_XOPEN2K8


159 
	~<xloÿË.h
>

162 
	$¡rcÞl_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
__loÿË_t
 
__l
)

163 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

165 
size_t
 
	$¡rxäm_l
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
,

166 
__loÿË_t
 
__l
è
__THROW
 
	`__nÚnuÎ
 ((2, 4));

169 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


171 *
	$¡rdup
 (cÚ¡ *
__s
)

172 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

178 #ià
defšed
 
__USE_XOPEN2K8


179 *
	$¡ºdup
 (cÚ¡ *
__¡ršg
, 
size_t
 
__n
)

180 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

183 #ià
defšed
 
__USE_GNU
 && defšed 
__GNUC__


185 
	#¡rdu·
(
s
) \

186 (
__ex‹nsiÚ__
 \

188 cÚ¡ *
__Þd
 = (
s
); \

189 
size_t
 
__Ën
 = 
	`¡¾’
 (
__Þd
) + 1; \

190 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
); \

191 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

192 
	}
}))

	)

195 
	#¡ºdu·
(
s
, 
n
) \

196 (
__ex‹nsiÚ__
 \

198 cÚ¡ *
__Þd
 = (
s
); \

199 
size_t
 
__Ën
 = 
	`¡ºËn
 (
__Þd
, (
n
)); \

200 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
 + 1); \

201 
__Ãw
[
__Ën
] = '\0'; \

202 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

203 }))

	)

206 
	g__BEGIN_NAMESPACE_STD


208 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


211 *
¡rchr
 (*
__s
, 
__c
)

212 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

213 cÚ¡ *
¡rchr
 (cÚ¡ *
__s
, 
__c
)

214 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

216 #ifdeà
__OPTIMIZE__


217 
__ex‹º_®ways_šlše
 *

218 
¡rchr
 (*
__s
, 
__c
è
	g__THROW


220  
__bužtš_¡rchr
 (
__s
, 
__c
);

223 
__ex‹º_®ways_šlše
 const *

224 
¡rchr
 (cÚ¡ *
__s
, 
__c
è
	g__THROW


226  
__bužtš_¡rchr
 (
__s
, 
__c
);

231 *
	$¡rchr
 (cÚ¡ *
__s
, 
__c
)

232 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

235 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


238 *
	`¡¼chr
 (*
__s
, 
__c
)

239 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

240 cÚ¡ *
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
)

241 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

243 #ifdeà
__OPTIMIZE__


244 
__ex‹º_®ways_šlše
 *

245 
	`¡¼chr
 (*
__s
, 
__c
è
__THROW


247  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

250 
__ex‹º_®ways_šlše
 const *

251 
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
è
__THROW


253  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

256 
	}
}

258 *
	$¡¼chr
 (cÚ¡ *
__s
, 
__c
)

259 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

261 
__END_NAMESPACE_STD


263 #ifdeà
__USE_GNU


266 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


267 "C++" *
	$¡rchºul
 (*
__s
, 
__c
)

268 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

269 "C++" cÚ¡ *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

270 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

272 *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

273 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

277 
__BEGIN_NAMESPACE_STD


280 
size_t
 
	$¡rc¥n
 (cÚ¡ *
__s
, cÚ¡ *
__»jeù
)

281 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

284 
size_t
 
	$¡r¥n
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

285 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

287 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


290 *
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
)

291 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

292 cÚ¡ *
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

293 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

295 #ifdeà
__OPTIMIZE__


296 
__ex‹º_®ways_šlše
 *

297 
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
è
__THROW


299  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

302 
__ex‹º_®ways_šlše
 const *

303 
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
è
__THROW


305  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

308 
	}
}

310 *
	$¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

311 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

314 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


317 *
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

318 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

319 cÚ¡ *
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

320 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

322 #ifdeà
__OPTIMIZE__


323 
__ex‹º_®ways_šlše
 *

324 
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


326  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

329 
__ex‹º_®ways_šlše
 const *

330 
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


332  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

335 
	}
}

337 *
	$¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

338 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

343 *
	$¡¹ok
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
)

344 
__THROW
 
	`__nÚnuÎ
 ((2));

345 
__END_NAMESPACE_STD


349 *
	$__¡¹ok_r
 (*
__»¡riù
 
__s
,

350 cÚ¡ *
__»¡riù
 
__d–im
,

351 **
__»¡riù
 
__§ve_±r
)

352 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

353 #ifdeà
__USE_POSIX


354 *
	$¡¹ok_r
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
,

355 **
__»¡riù
 
__§ve_±r
)

356 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

359 #ifdeà
__USE_GNU


361 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


362 "C++" *
	$¡rÿ£¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

363 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

364 "C++" cÚ¡ *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
,

365 cÚ¡ *
__ÃedË
)

366 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

368 *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

369 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

373 #ifdeà
__USE_GNU


377 *
	$memmem
 (cÚ¡ *
__hay¡ack
, 
size_t
 
__hay¡ackËn
,

378 cÚ¡ *
__ÃedË
, 
size_t
 
__ÃedËËn
)

379 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 3));

383 *
	$__mempýy
 (*
__»¡riù
 
__de¡
,

384 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

385 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

386 *
	$mempýy
 (*
__»¡riù
 
__de¡
,

387 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

388 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

392 
__BEGIN_NAMESPACE_STD


394 
size_t
 
	$¡¾’
 (cÚ¡ *
__s
)

395 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

396 
__END_NAMESPACE_STD


398 #ifdef 
__USE_XOPEN2K8


401 
size_t
 
	$¡ºËn
 (cÚ¡ *
__¡ršg
, 
size_t
 
__maxËn
)

402 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

406 
__BEGIN_NAMESPACE_STD


408 *
	$¡»¼Ü
 (
__”ºum
è
__THROW
;

409 
__END_NAMESPACE_STD


410 #ifdeà
__USE_XOPEN2K


418 #ià
defšed
 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


421 #ifdeà
__REDIRECT_NTH


422 
	`__REDIRECT_NTH
 (
¡»¼Ü_r
,

423 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
),

424 
__xpg_¡»¼Ü_r
è
	`__nÚnuÎ
 ((2));

426 
	$__xpg_¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

427 
__THROW
 
	`__nÚnuÎ
 ((2));

428 
	#¡»¼Ü_r
 
__xpg_¡»¼Ü_r


	)

433 *
	$¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

434 
__THROW
 
	`__nÚnuÎ
 ((2)è
__wur
;

438 #ifdeà
__USE_XOPEN2K8


440 *
	$¡»¼Ü_l
 (
__”ºum
, 
__loÿË_t
 
__l
è
__THROW
;

446 
	$__bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

448 #ifdeà
__USE_MISC


450 
	$bcÝy
 (cÚ¡ *
__¤c
, *
__de¡
, 
size_t
 
__n
)

451 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

454 
	$bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

457 
	$bcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

458 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

461 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


464 *
	`šdex
 (*
__s
, 
__c
)

465 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

466 cÚ¡ *
	`šdex
 (cÚ¡ *
__s
, 
__c
)

467 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

469 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


470 
__ex‹º_®ways_šlše
 *

471 
	`šdex
 (*
__s
, 
__c
è
__THROW


473  
	`__bužtš_šdex
 (
__s
, 
__c
);

476 
__ex‹º_®ways_šlše
 const *

477 
	`šdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


479  
	`__bužtš_šdex
 (
__s
, 
__c
);

482 
	}
}

484 *
	$šdex
 (cÚ¡ *
__s
, 
__c
)

485 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

489 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


492 *
	`ršdex
 (*
__s
, 
__c
)

493 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

494 cÚ¡ *
	`ršdex
 (cÚ¡ *
__s
, 
__c
)

495 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

497 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


498 
__ex‹º_®ways_šlše
 *

499 
	`ršdex
 (*
__s
, 
__c
è
__THROW


501  
	`__bužtš_ršdex
 (
__s
, 
__c
);

504 
__ex‹º_®ways_šlše
 const *

505 
	`ršdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


507  
	`__bužtš_ršdex
 (
__s
, 
__c
);

510 
	}
}

512 *
	$ršdex
 (cÚ¡ *
__s
, 
__c
)

513 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

518 
	$ffs
 (
__i
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

522 #ifdef 
__USE_GNU


523 
	$ff¦
 (
__l
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

524 
__ex‹nsiÚ__
 
	$ff¦l
 (
__Î
)

525 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

529 
	$¡rÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

530 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

533 
	$¡ºÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

534 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

537 #ifdef 
__USE_GNU


540 
	$¡rÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

541 
__loÿË_t
 
__loc
)

542 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

544 
	$¡ºÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

545 
size_t
 
__n
, 
__loÿË_t
 
__loc
)

546 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 4));

549 #ifdef 
__USE_MISC


552 *
	$¡r£p
 (**
__»¡riù
 
__¡ršgp
,

553 cÚ¡ *
__»¡riù
 
__d–im
)

554 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

557 #ifdef 
__USE_XOPEN2K8


559 *
	$¡rsigÇl
 (
__sig
è
__THROW
;

562 *
	$__¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

563 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

564 *
	$¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

565 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

569 *
	$__¡²ýy
 (*
__»¡riù
 
__de¡
,

570 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

571 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

572 *
	$¡²ýy
 (*
__»¡riù
 
__de¡
,

573 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

574 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

577 #ifdef 
__USE_GNU


579 
	$¡rv”scmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

580 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

583 *
	$¡räy
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

586 *
	$memäob
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

588 #iâdeà
ba£Çme


593 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


594 "C++" *
	$ba£Çme
 (*
__fž’ame
)

595 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

596 "C++" cÚ¡ *
	$ba£Çme
 (cÚ¡ *
__fž’ame
)

597 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

599 *
	$ba£Çme
 (cÚ¡ *
__fž’ame
è
__THROW
 
	`__nÚnuÎ
 ((1));

605 #ià
defšed
 
__GNUC__
 && __GNUC__ >= 2

606 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__OPTIMIZE_SIZE__
 \

607 && !
defšed
 
__NO_INLINE__
 && !defšed 
__ýlu¥lus


627 
	~<b™s/¡ršg.h
>

630 
	~<b™s/¡ršg2.h
>

633 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


635 
	~<b™s/¡ršg3.h
>

639 #ià
defšed
 
__USE_GNU
 && defšed 
__OPTIMIZE__
 \

640 && 
defšed
 
__ex‹º_®ways_šlše
 && 
	$__GNUC_PREREQ
 (3,2)

641 #ià!
defšed
 
_FORCE_INLINES
 && !defšed 
_HAVE_STRING_ARCH_mempýy


643 #undeà
mempýy


644 #undeà
__mempýy


645 
	#mempýy
(
de¡
, 
¤c
, 
n
è
	`__mempýy_šlše
 (de¡, src,‚)

	)

646 
	#__mempýy
(
de¡
, 
¤c
, 
n
è
	`__mempýy_šlše
 (de¡, src,‚)

	)

648 
__ex‹º_®ways_šlše
 *

649 
	$__mempýy_šlše
 (*
__»¡riù
 
__de¡
,

650 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

652  (*è
	`memýy
 (
__de¡
, 
__¤c
, 
__n
) + __n;

653 
	}
}

658 
	g__END_DECLS


	@/usr/include/features.h

18 #iâdef 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

97 #undeà
__USE_ISOC11


98 #undeà
__USE_ISOC99


99 #undeà
__USE_ISOC95


100 #undeà
__USE_ISOCXX11


101 #undeà
__USE_POSIX


102 #undeà
__USE_POSIX2


103 #undeà
__USE_POSIX199309


104 #undeà
__USE_POSIX199506


105 #undeà
__USE_XOPEN


106 #undeà
__USE_XOPEN_EXTENDED


107 #undeà
__USE_UNIX98


108 #undeà
__USE_XOPEN2K


109 #undeà
__USE_XOPEN2KXSI


110 #undeà
__USE_XOPEN2K8


111 #undeà
__USE_XOPEN2K8XSI


112 #undeà
__USE_LARGEFILE


113 #undeà
__USE_LARGEFILE64


114 #undeà
__USE_FILE_OFFSET64


115 #undeà
__USE_MISC


116 #undeà
__USE_ATFILE


117 #undeà
__USE_GNU


118 #undeà
__USE_REENTRANT


119 #undeà
__USE_FORTIFY_LEVEL


120 #undeà
__KERNEL_STRICT_NAMES


124 #iâdeà
_LOOSE_KERNEL_NAMES


125 
	#__KERNEL_STRICT_NAMES


	)

135 #ià
defšed
 
__GNUC__
 && defšed 
__GNUC_MINOR__


136 
	#__GNUC_PREREQ
(
maj
, 
mš
) \

137 ((
__GNUC__
 << 16è+ 
__GNUC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

139 
	#__GNUC_PREREQ
(
maj
, 
mš
è0

	)

146 #ià(
defšed
 
_BSD_SOURCE
 || defšed 
_SVID_SOURCE
) \

147 && !
defšed
 
	g_DEFAULT_SOURCE


152 #undeà
_DEFAULT_SOURCE


153 
	#_DEFAULT_SOURCE
 1

	)

157 #ifdeà
_GNU_SOURCE


158 #undeà
_ISOC95_SOURCE


159 
	#_ISOC95_SOURCE
 1

	)

160 #undeà
_ISOC99_SOURCE


161 
	#_ISOC99_SOURCE
 1

	)

162 #undeà
_ISOC11_SOURCE


163 
	#_ISOC11_SOURCE
 1

	)

164 #undeà
_POSIX_SOURCE


165 
	#_POSIX_SOURCE
 1

	)

166 #undeà
_POSIX_C_SOURCE


167 
	#_POSIX_C_SOURCE
 200809L

	)

168 #undeà
_XOPEN_SOURCE


169 
	#_XOPEN_SOURCE
 700

	)

170 #undeà
_XOPEN_SOURCE_EXTENDED


171 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

172 #undeà
_LARGEFILE64_SOURCE


173 
	#_LARGEFILE64_SOURCE
 1

	)

174 #undeà
_DEFAULT_SOURCE


175 
	#_DEFAULT_SOURCE
 1

	)

176 #undeà
_ATFILE_SOURCE


177 
	#_ATFILE_SOURCE
 1

	)

182 #ià(
defšed
 
_DEFAULT_SOURCE
 \

183 || (!
defšed
 
	g__STRICT_ANSI__
 \

184 && !
defšed
 
	g_ISOC99_SOURCE
 \

185 && !
defšed
 
	g_POSIX_SOURCE
 && !defšed 
	g_POSIX_C_SOURCE
 \

186 && !
defšed
 
	g_XOPEN_SOURCE
))

187 #undeà
_DEFAULT_SOURCE


188 
	#_DEFAULT_SOURCE
 1

	)

192 #ià(
defšed
 
_ISOC11_SOURCE
 \

193 || (
defšed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

194 
	#__USE_ISOC11
 1

	)

198 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

199 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

200 
	#__USE_ISOC99
 1

	)

204 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

205 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

206 
	#__USE_ISOC95
 1

	)

213 #ià((
defšed
 
__ýlu¥lus
 && __cplusplus >= 201103L) \

214 || 
defšed
 
__GXX_EXPERIMENTAL_CXX0X__
)

215 
	#__USE_ISOCXX11
 1

	)

221 #ifdeà
_DEFAULT_SOURCE


222 #ià!
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE


223 
	#__USE_POSIX_IMPLICITLY
 1

	)

225 #undeà
_POSIX_SOURCE


226 
	#_POSIX_SOURCE
 1

	)

227 #undeà
_POSIX_C_SOURCE


228 
	#_POSIX_C_SOURCE
 200809L

	)

230 #ià((!
defšed
 
__STRICT_ANSI__
 \

231 || (
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

232 && !
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE
)

233 
	#_POSIX_SOURCE
 1

	)

234 #ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

235 
	#_POSIX_C_SOURCE
 2

	)

236 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

237 
	#_POSIX_C_SOURCE
 199506L

	)

238 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

239 
	#_POSIX_C_SOURCE
 200112L

	)

241 
	#_POSIX_C_SOURCE
 200809L

	)

243 
	#__USE_POSIX_IMPLICITLY
 1

	)

246 #ià(
defšed
 
_POSIX_SOURCE
 \

247 || (
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

248 || 
defšed
 
_XOPEN_SOURCE
)

249 
	#__USE_POSIX
 1

	)

252 #ià
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >ð2 || defšed 
_XOPEN_SOURCE


253 
	#__USE_POSIX2
 1

	)

256 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

257 
	#__USE_POSIX199309
 1

	)

260 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

261 
	#__USE_POSIX199506
 1

	)

264 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

265 
	#__USE_XOPEN2K
 1

	)

266 #undeà
__USE_ISOC95


267 
	#__USE_ISOC95
 1

	)

268 #undeà
__USE_ISOC99


269 
	#__USE_ISOC99
 1

	)

272 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

273 
	#__USE_XOPEN2K8
 1

	)

274 #undeà
_ATFILE_SOURCE


275 
	#_ATFILE_SOURCE
 1

	)

278 #ifdef 
_XOPEN_SOURCE


279 
	#__USE_XOPEN
 1

	)

280 #ià(
_XOPEN_SOURCE
 - 0) >= 500

281 
	#__USE_XOPEN_EXTENDED
 1

	)

282 
	#__USE_UNIX98
 1

	)

283 #undeà
_LARGEFILE_SOURCE


284 
	#_LARGEFILE_SOURCE
 1

	)

285 #ià(
_XOPEN_SOURCE
 - 0) >= 600

286 #ià(
_XOPEN_SOURCE
 - 0) >= 700

287 
	#__USE_XOPEN2K8
 1

	)

288 
	#__USE_XOPEN2K8XSI
 1

	)

290 
	#__USE_XOPEN2K
 1

	)

291 
	#__USE_XOPEN2KXSI
 1

	)

292 #undeà
__USE_ISOC95


293 
	#__USE_ISOC95
 1

	)

294 #undeà
__USE_ISOC99


295 
	#__USE_ISOC99
 1

	)

298 #ifdeà
_XOPEN_SOURCE_EXTENDED


299 
	#__USE_XOPEN_EXTENDED
 1

	)

304 #ifdeà
_LARGEFILE_SOURCE


305 
	#__USE_LARGEFILE
 1

	)

308 #ifdeà
_LARGEFILE64_SOURCE


309 
	#__USE_LARGEFILE64
 1

	)

312 #ià
defšed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

313 
	#__USE_FILE_OFFSET64
 1

	)

316 #ià
defšed
 
_DEFAULT_SOURCE


317 
	#__USE_MISC
 1

	)

320 #ifdef 
_ATFILE_SOURCE


321 
	#__USE_ATFILE
 1

	)

324 #ifdef 
_GNU_SOURCE


325 
	#__USE_GNU
 1

	)

328 #ià
defšed
 
_REENTRANT
 || defšed 
_THREAD_SAFE


329 
	#__USE_REENTRANT
 1

	)

332 #ià
defšed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

333 && 
__GNUC_PREREQ
 (4, 1è&& 
defšed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

334 #ià
_FORTIFY_SOURCE
 > 1

335 
	#__USE_FORTIFY_LEVEL
 2

	)

337 
	#__USE_FORTIFY_LEVEL
 1

	)

340 
	#__USE_FORTIFY_LEVEL
 0

	)

345 
	~<¡dc-´edef.h
>

353 #undeà
__GNU_LIBRARY__


354 
	#__GNU_LIBRARY__
 6

	)

358 
	#__GLIBC__
 2

	)

359 
	#__GLIBC_MINOR__
 23

	)

361 
	#__GLIBC_PREREQ
(
maj
, 
mš
) \

362 ((
__GLIBC__
 << 16è+ 
__GLIBC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

365 #iâdeà
__ASSEMBLER__


366 #iâdeà
_SYS_CDEFS_H


367 
	~<sys/cdefs.h
>

372 #ià
defšed
 
__USE_FILE_OFFSET64
 && !defšed 
__REDIRECT


373 
	#__USE_LARGEFILE
 1

	)

374 
	#__USE_LARGEFILE64
 1

	)

380 #ià
__GNUC_PREREQ
 (2, 7è&& 
defšed
 
__OPTIMIZE__
 \

381 && !
defšed
 
	g__OPTIMIZE_SIZE__
 && !defšed 
	g__NO_INLINE__
 \

382 && 
defšed
 
	g__ex‹º_šlše


383 
	#__USE_EXTERN_INLINES
 1

	)

391 
	~<gnu/¡ubs.h
>

	@/usr/include/getopt.h

19 #iâdeà
_GETOPT_H


21 #iâdeà
__Ãed_g‘Ýt


22 
	#_GETOPT_H
 1

	)

32 #ià!
defšed
 
__GNU_LIBRARY__


33 
	~<ùy³.h
>

36 #iâdeà
__THROW


37 #iâdeà
__GNUC_PREREQ


38 
	#__GNUC_PREREQ
(
maj
, 
mš
è(0)

	)

40 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (2,8)

41 
	#__THROW
 
	`throw
 ()

	)

43 
	#__THROW


	)

47 #ifdef 
__ýlu¥lus


57 *
Ýrg
;

71 
Ýtšd
;

76 
Ý‹¼
;

80 
ÝtÝt
;

82 #iâdeà
__Ãed_g‘Ýt


104 
	sÝtiÚ


106 cÚ¡ *
	gÇme
;

109 
	ghas_¬g
;

110 *
	gæag
;

111 
	gv®
;

116 
	#no_¬gum’t
 0

	)

117 
	#»quœed_¬gum’t
 1

	)

118 
	#ÝtiÚ®_¬gum’t
 2

	)

146 #ifdeà
__GNU_LIBRARY__


150 
g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
, cÚ¡ *
__shÜtÝts
)

151 
__THROW
;

153 #ià
defšed
 
__Ãed_g‘Ýt
 && defšed 
__USE_POSIX2
 \

154 && !
defšed
 
	g__USE_POSIX_IMPLICITLY
 && !defšed 
	g__USE_GNU


158 #ifdeà
__REDIRECT


159 
__REDIRECT_NTH
 (
g‘Ýt
, (
___¬gc
, *cÚ¡ *
___¬gv
,

160 cÚ¡ *
__shÜtÝts
),

161 
__posix_g‘Ýt
);

163 
__posix_g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
,

164 cÚ¡ *
__shÜtÝts
è
__THROW
;

165 
	#g‘Ýt
 
__posix_g‘Ýt


	)

169 
g‘Ýt
 ();

172 #iâdeà
__Ãed_g‘Ýt


173 
g‘Ýt_lÚg
 (
___¬gc
, *cÚ¡ *
___¬gv
,

174 cÚ¡ *
__shÜtÝts
,

175 cÚ¡ 
ÝtiÚ
 *
__lÚgÝts
, *
__lÚgšd
)

176 
__THROW
;

177 
g‘Ýt_lÚg_Úly
 (
___¬gc
, *cÚ¡ *
___¬gv
,

178 cÚ¡ *
__shÜtÝts
,

179 cÚ¡ 
ÝtiÚ
 *
__lÚgÝts
, *
__lÚgšd
)

180 
__THROW
;

184 #ifdef 
__ýlu¥lus


189 #undeà
__Ãed_g‘Ýt


	@/usr/include/libio.h

28 #iâdeà
_IO_STDIO_H


29 
	#_IO_STDIO_H


	)

31 
	~<_G_cÚfig.h
>

33 
	#_IO_åos_t
 
_G_åos_t


	)

34 
	#_IO_åos64_t
 
_G_åos64_t


	)

35 
	#_IO_size_t
 
size_t


	)

36 
	#_IO_ssize_t
 
__ssize_t


	)

37 
	#_IO_off_t
 
__off_t


	)

38 
	#_IO_off64_t
 
__off64_t


	)

39 
	#_IO_pid_t
 
__pid_t


	)

40 
	#_IO_uid_t
 
__uid_t


	)

41 
	#_IO_icÚv_t
 
_G_icÚv_t


	)

42 
	#_IO_HAVE_ST_BLKSIZE
 
_G_HAVE_ST_BLKSIZE


	)

43 
	#_IO_BUFSIZ
 
_G_BUFSIZ


	)

44 
	#_IO_va_li¡
 
_G_va_li¡


	)

45 
	#_IO_wšt_t
 
wšt_t


	)

48 
	#__Ãed___va_li¡


	)

49 
	~<¡d¬g.h
>

50 #ifdeà
__GNUC_VA_LIST


51 #undeà
_IO_va_li¡


52 
	#_IO_va_li¡
 
__gnuc_va_li¡


	)

55 #iâdeà
__P


56 
	~<sys/cdefs.h
>

59 
	#_IO_UNIFIED_JUMPTABLES
 1

	)

61 #iâdeà
EOF


62 
	#EOF
 (-1)

	)

64 #iâdeà
NULL


65 #ià
defšed
 
__GNUG__
 && \

66 (
	g__GNUC__
 > 2 || (__GNUC__ =ð2 && 
__GNUC_MINOR__
 >= 8))

67 
	#NULL
 (
__nuÎ
)

	)

69 #ià!
defšed
(
__ýlu¥lus
)

70 
	#NULL
 ((*)0)

	)

72 
	#NULL
 (0)

	)

77 
	#_IOS_INPUT
 1

	)

78 
	#_IOS_OUTPUT
 2

	)

79 
	#_IOS_ATEND
 4

	)

80 
	#_IOS_APPEND
 8

	)

81 
	#_IOS_TRUNC
 16

	)

82 
	#_IOS_NOCREATE
 32

	)

83 
	#_IOS_NOREPLACE
 64

	)

84 
	#_IOS_BIN
 128

	)

92 
	#_IO_MAGIC
 0xFBAD0000

	)

93 
	#_OLD_STDIO_MAGIC
 0xFABC0000

	)

94 
	#_IO_MAGIC_MASK
 0xFFFF0000

	)

95 
	#_IO_USER_BUF
 1

	)

96 
	#_IO_UNBUFFERED
 2

	)

97 
	#_IO_NO_READS
 4

	)

98 
	#_IO_NO_WRITES
 8

	)

99 
	#_IO_EOF_SEEN
 0x10

	)

100 
	#_IO_ERR_SEEN
 0x20

	)

101 
	#_IO_DELETE_DONT_CLOSE
 0x40

	)

102 
	#_IO_LINKED
 0x80

	)

103 
	#_IO_IN_BACKUP
 0x100

	)

104 
	#_IO_LINE_BUF
 0x200

	)

105 
	#_IO_TIED_PUT_GET
 0x400

	)

106 
	#_IO_CURRENTLY_PUTTING
 0x800

	)

107 
	#_IO_IS_APPENDING
 0x1000

	)

108 
	#_IO_IS_FILEBUF
 0x2000

	)

109 
	#_IO_BAD_SEEN
 0x4000

	)

110 
	#_IO_USER_LOCK
 0x8000

	)

112 
	#_IO_FLAGS2_MMAP
 1

	)

113 
	#_IO_FLAGS2_NOTCANCEL
 2

	)

114 #ifdeà
_LIBC


115 
	#_IO_FLAGS2_FORTIFY
 4

	)

117 
	#_IO_FLAGS2_USER_WBUF
 8

	)

118 #ifdeà
_LIBC


119 
	#_IO_FLAGS2_SCANF_STD
 16

	)

120 
	#_IO_FLAGS2_NOCLOSE
 32

	)

121 
	#_IO_FLAGS2_CLOEXEC
 64

	)

125 
	#_IO_SKIPWS
 01

	)

126 
	#_IO_LEFT
 02

	)

127 
	#_IO_RIGHT
 04

	)

128 
	#_IO_INTERNAL
 010

	)

129 
	#_IO_DEC
 020

	)

130 
	#_IO_OCT
 040

	)

131 
	#_IO_HEX
 0100

	)

132 
	#_IO_SHOWBASE
 0200

	)

133 
	#_IO_SHOWPOINT
 0400

	)

134 
	#_IO_UPPERCASE
 01000

	)

135 
	#_IO_SHOWPOS
 02000

	)

136 
	#_IO_SCIENTIFIC
 04000

	)

137 
	#_IO_FIXED
 010000

	)

138 
	#_IO_UNITBUF
 020000

	)

139 
	#_IO_STDIO
 040000

	)

140 
	#_IO_DONT_CLOSE
 0100000

	)

141 
	#_IO_BOOLALPHA
 0200000

	)

144 
_IO_jump_t
; 
	g_IO_FILE
;

147 #ifdeà
_IO_MTSAFE_IO


150 
	t_IO_lock_t
;

156 
	s_IO_m¬k”
 {

157 
_IO_m¬k”
 *
	m_Ãxt
;

158 
_IO_FILE
 *
	m_sbuf
;

162 
	m_pos
;

164 
£t_¡»ampos
(
¡»ampos
 
¥
è{ 
	m_¥os
 = sp; }

165 
£t_off£t
(
off£t
è{ 
	m_pos
 = off£t; 
	m_¥os
 = (
¡»ampos
)(-2); }

166 
	mpublic
:

167 
¡»amm¬k”
(
¡»ambuf
 *
sb
);

168 ~
¡»amm¬k”
();

169 
§všg
(è{  
	m_¥os
 == -2; }

170 
d–
(
¡»amm¬k”
&);

171 
d–
();

176 
	e__codecvt_»suÉ


178 
	m__codecvt_ok
,

179 
	m__codecvt_·¹Ÿl
,

180 
	m__codecvt_”rÜ
,

181 
	m__codecvt_nocÚv


184 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


187 
	s_IO_codecvt


189 (*
	m__codecvt_de¡r
è(
	m_IO_codecvt
 *);

190 
__codecvt_»suÉ
 (*
__codecvt_do_out
è(
	m_IO_codecvt
 *,

191 
	m__mb¡©e_t
 *,

192 cÚ¡ 
	mwch¬_t
 *,

193 cÚ¡ 
	mwch¬_t
 *,

194 cÚ¡ 
	mwch¬_t
 **, *,

196 
__codecvt_»suÉ
 (*
__codecvt_do_unshiá
è(
	m_IO_codecvt
 *,

197 
	m__mb¡©e_t
 *, *,

199 
__codecvt_»suÉ
 (*
__codecvt_do_š
è(
	m_IO_codecvt
 *,

200 
	m__mb¡©e_t
 *,

202 cÚ¡ **, 
	mwch¬_t
 *,

203 
	mwch¬_t
 *, wchar_t **);

204 (*
	m__codecvt_do_’codšg
è(
	m_IO_codecvt
 *);

205 (*
	m__codecvt_do_®ways_nocÚv
è(
	m_IO_codecvt
 *);

206 (*
	m__codecvt_do_Ëngth
è(
	m_IO_codecvt
 *, 
	m__mb¡©e_t
 *,

207 cÚ¡ *, cÚ¡ *, 
	m_IO_size_t
);

208 (*
	m__codecvt_do_max_Ëngth
è(
	m_IO_codecvt
 *);

210 
_IO_icÚv_t
 
	m__cd_š
;

211 
_IO_icÚv_t
 
	m__cd_out
;

215 
	s_IO_wide_d©a


217 
wch¬_t
 *
	m_IO_»ad_±r
;

218 
wch¬_t
 *
	m_IO_»ad_’d
;

219 
wch¬_t
 *
	m_IO_»ad_ba£
;

220 
wch¬_t
 *
	m_IO_wr™e_ba£
;

221 
wch¬_t
 *
	m_IO_wr™e_±r
;

222 
wch¬_t
 *
	m_IO_wr™e_’d
;

223 
wch¬_t
 *
	m_IO_buf_ba£
;

224 
wch¬_t
 *
	m_IO_buf_’d
;

226 
wch¬_t
 *
	m_IO_§ve_ba£
;

227 
wch¬_t
 *
	m_IO_backup_ba£
;

229 
wch¬_t
 *
	m_IO_§ve_’d
;

231 
__mb¡©e_t
 
	m_IO_¡©e
;

232 
__mb¡©e_t
 
	m_IO_Ï¡_¡©e
;

233 
_IO_codecvt
 
	m_codecvt
;

235 
wch¬_t
 
	m_shÜtbuf
[1];

237 cÚ¡ 
_IO_jump_t
 *
	m_wide_vbË
;

241 
	s_IO_FILE
 {

242 
	m_æags
;

243 
	#_IO_fže_æags
 
_æags


	)

247 * 
	m_IO_»ad_±r
;

248 * 
	m_IO_»ad_’d
;

249 * 
	m_IO_»ad_ba£
;

250 * 
	m_IO_wr™e_ba£
;

251 * 
	m_IO_wr™e_±r
;

252 * 
	m_IO_wr™e_’d
;

253 * 
	m_IO_buf_ba£
;

254 * 
	m_IO_buf_’d
;

256 *
	m_IO_§ve_ba£
;

257 *
	m_IO_backup_ba£
;

258 *
	m_IO_§ve_’d
;

260 
_IO_m¬k”
 *
	m_m¬k”s
;

262 
_IO_FILE
 *
	m_chaš
;

264 
	m_fž’o
;

266 
	m_blksize
;

268 
	m_æags2
;

270 
_IO_off_t
 
	m_Þd_off£t
;

272 
	#__HAVE_COLUMN


	)

274 
	m_cur_cÞumn
;

275 sigÃd 
	m_vbË_off£t
;

276 
	m_shÜtbuf
[1];

280 
_IO_lock_t
 *
	m_lock
;

281 #ifdeà
_IO_USE_OLD_IO_FILE


284 
	s_IO_FILE_com¶‘e


286 
_IO_FILE
 
	m_fže
;

288 #ià
defšed
 
_G_IO_IO_FILE_VERSION
 && _G_IO_IO_FILE_VERSION == 0x20001

289 
_IO_off64_t
 
	m_off£t
;

290 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


292 
_IO_codecvt
 *
	m_codecvt
;

293 
_IO_wide_d©a
 *
	m_wide_d©a
;

294 
_IO_FILE
 *
	m_ä“»s_li¡
;

295 *
	m_ä“»s_buf
;

297 *
	m__·d1
;

298 *
	m__·d2
;

299 *
	m__·d3
;

300 *
	m__·d4
;

302 
size_t
 
	m__·d5
;

303 
	m_mode
;

305 
	m_unu£d2
[15 *  (è- 4 *  (*è-  (
size_t
)];

309 #iâdeà
__ýlu¥lus


310 
_IO_FILE
 
	t_IO_FILE
;

313 
	g_IO_FILE_¶us
;

315 
_IO_FILE_¶us
 
_IO_2_1_¡dš_
;

316 
_IO_FILE_¶us
 
_IO_2_1_¡dout_
;

317 
_IO_FILE_¶us
 
_IO_2_1_¡d”r_
;

318 #iâdeà
_LIBC


319 
	#_IO_¡dš
 ((
_IO_FILE
*)(&
_IO_2_1_¡dš_
))

	)

320 
	#_IO_¡dout
 ((
_IO_FILE
*)(&
_IO_2_1_¡dout_
))

	)

321 
	#_IO_¡d”r
 ((
_IO_FILE
*)(&
_IO_2_1_¡d”r_
))

	)

323 
_IO_FILE
 *
_IO_¡dš
 
©Œibu‹_hidd’
;

324 
_IO_FILE
 *
_IO_¡dout
 
©Œibu‹_hidd’
;

325 
_IO_FILE
 *
_IO_¡d”r
 
©Œibu‹_hidd’
;

333 
__ssize_t
 
	t__io_»ad_â
 (*
	t__cook›
, *
	t__buf
, 
	tsize_t
 
	t__nby‹s
);

341 
__ssize_t
 
	t__io_wr™e_â
 (*
	t__cook›
, cÚ¡ *
	t__buf
,

342 
	tsize_t
 
	t__n
);

350 
	t__io_£ek_â
 (*
	t__cook›
, 
	t_IO_off64_t
 *
	t__pos
, 
	t__w
);

353 
	t__io_þo£_â
 (*
	t__cook›
);

356 #ifdeà
_GNU_SOURCE


358 
__io_»ad_â
 
	tcook›_»ad_funùiÚ_t
;

359 
__io_wr™e_â
 
	tcook›_wr™e_funùiÚ_t
;

360 
__io_£ek_â
 
	tcook›_£ek_funùiÚ_t
;

361 
__io_þo£_â
 
	tcook›_þo£_funùiÚ_t
;

366 
__io_»ad_â
 *
	m»ad
;

367 
__io_wr™e_â
 *
	mwr™e
;

368 
__io_£ek_â
 *
	m£ek
;

369 
__io_þo£_â
 *
	mþo£
;

370 } 
	t_IO_cook›_io_funùiÚs_t
;

371 
_IO_cook›_io_funùiÚs_t
 
	tcook›_io_funùiÚs_t
;

373 
	g_IO_cook›_fže
;

376 
_IO_cook›_š™
 (
_IO_cook›_fže
 *
__cfže
, 
__»ad_wr™e
,

377 *
__cook›
, 
_IO_cook›_io_funùiÚs_t
 
__âs
);

381 #ifdeà
__ýlu¥lus


385 
__und”æow
 (
_IO_FILE
 *);

386 
__uæow
 (
_IO_FILE
 *);

387 
__ov”æow
 (
_IO_FILE
 *, );

388 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


389 
_IO_wšt_t
 
__wund”æow
 (
_IO_FILE
 *);

390 
_IO_wšt_t
 
__wuæow
 (
_IO_FILE
 *);

391 
_IO_wšt_t
 
__wov”æow
 (
_IO_FILE
 *, _IO_wint_t);

394 #ià 
__GNUC__
 >= 3

395 
	#_IO_BE
(
ex´
, 
»s
è
	`__bužtš_ex³ù
 (Óx´),„es)

	)

397 
	#_IO_BE
(
ex´
, 
»s
èÓx´)

	)

400 
	#_IO_g‘c_uÆocked
(
_å
) \

401 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ð(_å)->
_IO_»ad_’d
, 0) \

402 ? 
	`__uæow
 (
_å
è: *(*è(_å)->
_IO_»ad_±r
++)

	)

403 
	#_IO_³ekc_uÆocked
(
_å
) \

404 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ð(_å)->
_IO_»ad_’d
, 0) \

405 && 
	`__und”æow
 (
_å
è=ð
EOF
 ? EOF \

406 : *(*è(
_å
)->
_IO_»ad_±r
)

	)

407 
	#_IO_putc_uÆocked
(
_ch
, 
_å
) \

408 (
	`_IO_BE
 ((
_å
)->
_IO_wr™e_±r
 >ð(_å)->
_IO_wr™e_’d
, 0) \

409 ? 
	`__ov”æow
 (
_å
, (è(
_ch
)) \

410 : (è(*(
_å
)->
_IO_wr™e_±r
++ = (
_ch
)))

	)

412 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


413 
	#_IO_g‘wc_uÆocked
(
_å
) \

414 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ð
NULL
 \

415 || ((
_å
)->
_wide_d©a
->
_IO_»ad_±r
 \

416 >ð(
_å
)->
_wide_d©a
->
_IO_»ad_’d
), 0) \

417 ? 
	`__wuæow
 (
_å
è: (
_IO_wšt_t
è*(_å)->
_wide_d©a
->
_IO_»ad_±r
++)

	)

418 
	#_IO_putwc_uÆocked
(
_wch
, 
_å
) \

419 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ð
NULL
 \

420 || ((
_å
)->
_wide_d©a
->
_IO_wr™e_±r
 \

421 >ð(
_å
)->
_wide_d©a
->
_IO_wr™e_’d
), 0) \

422 ? 
	`__wov”æow
 (
_å
, 
_wch
) \

423 : (
_IO_wšt_t
è(*(
_å
)->
_wide_d©a
->
_IO_wr™e_±r
++ = (
_wch
)))

	)

426 
	#_IO_ãof_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_EOF_SEEN
è!ð0)

	)

427 
	#_IO_ã¼Ü_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_ERR_SEEN
è!ð0)

	)

429 
_IO_g‘c
 (
_IO_FILE
 *
__å
);

430 
_IO_putc
 (
__c
, 
_IO_FILE
 *
__å
);

431 
_IO_ãof
 (
_IO_FILE
 *
__å
è
__THROW
;

432 
_IO_ã¼Ü
 (
_IO_FILE
 *
__å
è
__THROW
;

434 
_IO_³ekc_locked
 (
_IO_FILE
 *
__å
);

437 
	#_IO_PENDING_OUTPUT_COUNT
(
_å
) \

438 ((
_å
)->
_IO_wr™e_±r
 - (_å)->
_IO_wr™e_ba£
)

	)

440 
_IO_æockfže
 (
_IO_FILE
 *è
__THROW
;

441 
_IO_fuÆockfže
 (
_IO_FILE
 *è
__THROW
;

442 
_IO_árylockfže
 (
_IO_FILE
 *è
__THROW
;

444 #ifdeà
_IO_MTSAFE_IO


445 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_locked
 (_å)

	)

446 
	#_IO_æockfže
(
_å
) \

447 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ð0è
	`_IO_æockfže
 (_å)

	)

448 
	#_IO_fuÆockfže
(
_å
) \

449 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ð0è
	`_IO_fuÆockfže
 (_å)

	)

451 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_uÆocked
 (_å)

	)

452 
	#_IO_æockfže
(
_å
è

	)

453 
	#_IO_fuÆockfže
(
_å
è

	)

454 
	#_IO_árylockfže
(
_å
è

	)

455 
	#_IO_þ—nup_»giÚ_¡¬t
(
_fù
, 
_å
è

	)

456 
	#_IO_þ—nup_»giÚ_’d
(
_Do™
è

	)

459 
_IO_vfsÿnf
 (
_IO_FILE
 * 
__»¡riù
, const * __restrict,

460 
_IO_va_li¡
, *
__»¡riù
);

461 
_IO_vårštf
 (
_IO_FILE
 *
__»¡riù
, const *__restrict,

462 
_IO_va_li¡
);

463 
_IO_ssize_t
 
_IO_·dn
 (
_IO_FILE
 *, , _IO_ssize_t);

464 
_IO_size_t
 
_IO_sg‘n
 (
_IO_FILE
 *, *, _IO_size_t);

466 
_IO_off64_t
 
_IO_£ekoff
 (
_IO_FILE
 *, _IO_off64_t, , );

467 
_IO_off64_t
 
_IO_£ekpos
 (
_IO_FILE
 *, _IO_off64_t, );

469 
_IO_ä“_backup_¬—
 (
_IO_FILE
 *è
__THROW
;

471 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


472 
_IO_wšt_t
 
_IO_g‘wc
 (
_IO_FILE
 *
__å
);

473 
_IO_wšt_t
 
_IO_putwc
 (
wch¬_t
 
__wc
, 
_IO_FILE
 *
__å
);

474 
_IO_fwide
 (
_IO_FILE
 *
__å
, 
__mode
è
__THROW
;

475 #ià
__GNUC__
 >= 2

478 #ià
defšed
 
_LIBC
 && defšed 
SHARED


479 
	~<shlib-com·t.h
>

480 #ià
SHLIB_COMPAT
 (
libc
, 
GLIBC_2_0
, 
GLIBC_2_1
)

481 
	#_IO_fwide_maybe_šcom·tibË
 \

482 (
	`__bužtš_ex³ù
 (&
_IO_¡dš_u£d
 =ð
NULL
, 0))

	)

483 cÚ¡ 
_IO_¡dš_u£d
;

484 
w—k_ex‹º
 (
_IO_¡dš_u£d
);

487 #iâdeà
_IO_fwide_maybe_šcom·tibË


488 
	#_IO_fwide_maybe_šcom·tibË
 (0)

	)

492 
	#_IO_fwide
(
__å
, 
__mode
) \

493 ({ 
__»suÉ
 = (
__mode
); \

494 ià(
__»suÉ
 < 0 && ! 
_IO_fwide_maybe_šcom·tibË
) \

496 ià((
__å
)->
_mode
 == 0) \

498 (
__å
)->
_mode
 = -1; \

499 
__»suÉ
 = (
__å
)->
_mode
; \

501 ià(
	`__bužtš_cÚ¡ªt_p
 (
__mode
) && (__mode) == 0) \

502 
__»suÉ
 = 
_IO_fwide_maybe_šcom·tibË
 ? -1 : (
__å
)->
_mode
; \

504 
__»suÉ
 = 
	`_IO_fwide
 (
__å
, __result); \

505 
__»suÉ
; })

	)

508 
_IO_vfwsÿnf
 (
_IO_FILE
 * 
__»¡riù
, cÚ¡ 
wch¬_t
 * __restrict,

509 
_IO_va_li¡
, *
__»¡riù
);

510 
_IO_vfw´štf
 (
_IO_FILE
 *
__»¡riù
, cÚ¡ 
wch¬_t
 *__restrict,

511 
_IO_va_li¡
);

512 
_IO_ssize_t
 
_IO_w·dn
 (
_IO_FILE
 *, 
wšt_t
, _IO_ssize_t);

513 
_IO_ä“_wbackup_¬—
 (
_IO_FILE
 *è
__THROW
;

516 #ifdeà
__LDBL_COMPAT


517 
	~<b™s/libio-ldbl.h
>

520 #ifdeà
__ýlu¥lus


	@/usr/include/xlocale.h

20 #iâdeà
_XLOCALE_H


21 
	#_XLOCALE_H
 1

	)

27 
	s__loÿË_¡ruù


30 
__loÿË_d©a
 *
	m__loÿËs
[13];

33 cÚ¡ *
	m__ùy³_b
;

34 cÚ¡ *
	m__ùy³_tÞow”
;

35 cÚ¡ *
	m__ùy³_touµ”
;

38 cÚ¡ *
	m__Çmes
[13];

39 } *
	t__loÿË_t
;

42 
__loÿË_t
 
	tloÿË_t
;

	@/usr/include/_G_config.h

4 #iâdeà
_G_cÚfig_h


5 
	#_G_cÚfig_h
 1

	)

9 
	~<b™s/ty³s.h
>

10 
	#__Ãed_size_t


	)

11 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


12 
	#__Ãed_wch¬_t


	)

14 
	#__Ãed_NULL


	)

15 
	~<¡ddef.h
>

16 
	#__Ãed_mb¡©e_t


	)

17 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


18 
	#__Ãed_wšt_t


	)

20 
	~<wch¬.h
>

23 
__off_t
 
	m__pos
;

24 
__mb¡©e_t
 
	m__¡©e
;

25 } 
	t_G_åos_t
;

28 
__off64_t
 
	m__pos
;

29 
__mb¡©e_t
 
	m__¡©e
;

30 } 
	t_G_åos64_t
;

31 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


32 
	~<gcÚv.h
>

35 
__gcÚv_šfo
 
	m__cd
;

38 
__gcÚv_šfo
 
	m__cd
;

39 
__gcÚv_¡•_d©a
 
	m__d©a
;

40 } 
	m__combšed
;

41 } 
	t_G_icÚv_t
;

46 
	#_G_va_li¡
 
__gnuc_va_li¡


	)

48 
	#_G_HAVE_MMAP
 1

	)

49 
	#_G_HAVE_MREMAP
 1

	)

51 
	#_G_IO_IO_FILE_VERSION
 0x20001

	)

54 
	#_G_HAVE_ST_BLKSIZE
 
	`defšed
 (
_STATBUF_ST_BLKSIZE
)

	)

56 
	#_G_BUFSIZ
 8192

	)

	@/usr/include/ctype.h

22 #iâdef 
_CTYPE_H


23 
	#_CTYPE_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	~<b™s/ty³s.h
>

28 
	g__BEGIN_DECLS


30 #iâdeà
_ISb™


39 
	~<’dŸn.h
>

40 #ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


41 
	#_ISb™
(
b™
è(1 << (b™))

	)

43 
	#_ISb™
(
b™
è((b™è< 8 ? ((1 << (b™)è<< 8è: ((1 << (b™)è>> 8))

	)

48 
	m_ISuµ”
 = 
_ISb™
 (0),

49 
	m_ISlow”
 = 
_ISb™
 (1),

50 
	m_IS®pha
 = 
_ISb™
 (2),

51 
	m_ISdig™
 = 
_ISb™
 (3),

52 
	m_ISxdig™
 = 
_ISb™
 (4),

53 
	m_IS¥aû
 = 
_ISb™
 (5),

54 
	m_IS´št
 = 
_ISb™
 (6),

55 
	m_ISg¿ph
 = 
_ISb™
 (7),

56 
	m_ISbÏnk
 = 
_ISb™
 (8),

57 
	m_ISúŒl
 = 
_ISb™
 (9),

58 
	m_ISpunù
 = 
_ISb™
 (10),

59 
	m_IS®num
 = 
_ISb™
 (11)

79 cÚ¡ **
	$__ùy³_b_loc
 ()

80 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

81 cÚ¡ 
__št32_t
 **
	$__ùy³_tÞow”_loc
 ()

82 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

83 cÚ¡ 
__št32_t
 **
	$__ùy³_touµ”_loc
 ()

84 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

87 #iâdeà
__ýlu¥lus


88 
	#__isùy³
(
c
, 
ty³
) \

89 ((*
	`__ùy³_b_loc
 ())[(è(
c
)] & (è
ty³
)

	)

90 #–ià
defšed
 
__USE_EXTERN_INLINES


91 
	#__isùy³_f
(
ty³
) \

92 
__ex‹º_šlše
 \

93 
is
##
	`ty³
 (
__c
è
__THROW
 \

95  (*
	`__ùy³_b_loc
 ())[(è(
__c
)] & (è
_IS
##
ty³
; \

96 
	}

	)
}

99 
	#__i§scii
(
c
è(((cè& ~0x7fè=ð0è

	)

100 
	#__tßscii
(
c
è((cè& 0x7fè

	)

102 
	#__exùy³
(
Çme
è
	`Çme
 (è
__THROW


	)

104 
__BEGIN_NAMESPACE_STD


110 
__exùy³
 (
i§Êum
);

111 
__exùy³
 (
i§Íha
);

112 
__exùy³
 (
isúŒl
);

113 
__exùy³
 (
isdig™
);

114 
__exùy³
 (
i¦ow”
);

115 
__exùy³
 (
isg¿ph
);

116 
__exùy³
 (
i¥ršt
);

117 
__exùy³
 (
i¥unù
);

118 
__exùy³
 (
is¥aû
);

119 
__exùy³
 (
isuµ”
);

120 
__exùy³
 (
isxdig™
);

124 
	$tÞow”
 (
__c
è
__THROW
;

127 
	$touµ”
 (
__c
è
__THROW
;

129 
__END_NAMESPACE_STD


133 #ifdef 
__USE_ISOC99


134 
__BEGIN_NAMESPACE_C99


136 
	`__exùy³
 (
isbÏnk
);

138 
__END_NAMESPACE_C99


141 #ifdeà
__USE_GNU


143 
	$isùy³
 (
__c
, 
__mask
è
__THROW
;

146 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


150 
	$i§scii
 (
__c
è
__THROW
;

154 
	$tßscii
 (
__c
è
__THROW
;

158 
	`__exùy³
 (
_touµ”
);

159 
	`__exùy³
 (
_tÞow”
);

163 
	#__tobody
(
c
, 
f
, 
a
, 
¬gs
) \

164 (
__ex‹nsiÚ__
 \

165 ({ 
__»s
; \

166 ià( (
c
) > 1) \

168 ià(
	`__bužtš_cÚ¡ªt_p
 (
c
)) \

170 
__c
 = (
c
); \

171 
__»s
 = 
__c
 < -128 || __ø> 255 ? __ø: (
a
)[__c]; \

174 
__»s
 = 
f
 
¬gs
; \

177 
__»s
 = (
a
)[(è(
c
)]; \

178 
__»s
; 
	}
}))

	)

180 #ià!
defšed
 
__NO_CTYPE


181 #ifdeà
__isùy³_f


182 
	$__isùy³_f
 (
®num
)

183 
	$__isùy³_f
 (
®pha
)

184 
	$__isùy³_f
 (
úŒl
)

185 
	$__isùy³_f
 (
dig™
)

186 
	$__isùy³_f
 (
low”
)

187 
	$__isùy³_f
 (
g¿ph
)

188 
	$__isùy³_f
 (
´št
)

189 
	$__isùy³_f
 (
punù
)

190 
	$__isùy³_f
 (
¥aû
)

191 
	$__isùy³_f
 (
uµ”
)

192 
	$__isùy³_f
 (
xdig™
)

193 #ifdeà
__USE_ISOC99


194 
	$__isùy³_f
 (
bÏnk
)

196 #–ià
defšed
 
__isùy³


197 
	#i§Êum
(
c
è
	`__isùy³
((c), 
_IS®num
)

	)

198 
	#i§Íha
(
c
è
	`__isùy³
((c), 
_IS®pha
)

	)

199 
	#isúŒl
(
c
è
	`__isùy³
((c), 
_ISúŒl
)

	)

200 
	#isdig™
(
c
è
	`__isùy³
((c), 
_ISdig™
)

	)

201 
	#i¦ow”
(
c
è
	`__isùy³
((c), 
_ISlow”
)

	)

202 
	#isg¿ph
(
c
è
	`__isùy³
((c), 
_ISg¿ph
)

	)

203 
	#i¥ršt
(
c
è
	`__isùy³
((c), 
_IS´št
)

	)

204 
	#i¥unù
(
c
è
	`__isùy³
((c), 
_ISpunù
)

	)

205 
	#is¥aû
(
c
è
	`__isùy³
((c), 
_IS¥aû
)

	)

206 
	#isuµ”
(
c
è
	`__isùy³
((c), 
_ISuµ”
)

	)

207 
	#isxdig™
(
c
è
	`__isùy³
((c), 
_ISxdig™
)

	)

208 #ifdeà
__USE_ISOC99


209 
	#isbÏnk
(
c
è
	`__isùy³
((c), 
_ISbÏnk
)

	)

213 #ifdeà
__USE_EXTERN_INLINES


214 
__ex‹º_šlše
 

215 
	`__NTH
 (
	$tÞow”
 (
__c
))

217  
__c
 >ð-128 && __ø< 256 ? (*
	`__ùy³_tÞow”_loc
 ())[__c] : __c;

218 
	}
}

220 
__ex‹º_šlše
 

221 
__NTH
 (
	$touµ”
 (
__c
))

223  
__c
 >ð-128 && __ø< 256 ? (*
	`__ùy³_touµ”_loc
 ())[__c] : __c;

224 
	}
}

227 #ià
__GNUC__
 >ð2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ýlu¥lus


228 
	#tÞow”
(
c
è
	`__tobody
 (c, 
tÞow”
, *
	`__ùy³_tÞow”_loc
 (), (c))

	)

229 
	#touµ”
(
c
è
	`__tobody
 (c, 
touµ”
, *
	`__ùy³_touµ”_loc
 (), (c))

	)

232 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


233 
	#i§scii
(
c
è
	`__i§scii
 (c)

	)

234 
	#tßscii
(
c
è
	`__tßscii
 (c)

	)

236 
	#_tÞow”
(
c
è((è(*
	`__ùy³_tÞow”_loc
 ())[(è(c)])

	)

237 
	#_touµ”
(
c
è((è(*
	`__ùy³_touµ”_loc
 ())[(è(c)])

	)

243 #ifdeà
__USE_XOPEN2K8


257 
	~<xloÿË.h
>

261 
	#__isùy³_l
(
c
, 
ty³
, 
loÿË
) \

262 ((
loÿË
)->
__ùy³_b
[(è(
c
)] & (è
ty³
)

	)

264 
	#__exùy³_l
(
Çme
) \

265 
	`Çme
 (, 
__loÿË_t
è
__THROW


	)

271 
__exùy³_l
 (
i§Êum_l
);

272 
__exùy³_l
 (
i§Íha_l
);

273 
__exùy³_l
 (
isúŒl_l
);

274 
__exùy³_l
 (
isdig™_l
);

275 
__exùy³_l
 (
i¦ow”_l
);

276 
__exùy³_l
 (
isg¿ph_l
);

277 
__exùy³_l
 (
i¥ršt_l
);

278 
__exùy³_l
 (
i¥unù_l
);

279 
__exùy³_l
 (
is¥aû_l
);

280 
__exùy³_l
 (
isuµ”_l
);

281 
__exùy³_l
 (
isxdig™_l
);

283 
__exùy³_l
 (
isbÏnk_l
);

287 
	$__tÞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

288 
	$tÞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

291 
	$__touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

292 
	$touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

294 #ià
__GNUC__
 >ð2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ýlu¥lus


295 
	#__tÞow”_l
(
c
, 
loÿË
) \

296 
	`__tobody
 (
c
, 
__tÞow”_l
, (
loÿË
)->
__ùy³_tÞow”
, (c,†oÿË))

	)

297 
	#__touµ”_l
(
c
, 
loÿË
) \

298 
	`__tobody
 (
c
, 
__touµ”_l
, (
loÿË
)->
__ùy³_touµ”
, (c,†oÿË))

	)

299 
	#tÞow”_l
(
c
, 
loÿË
è
	`__tÞow”_l
 ((c), (loÿË))

	)

300 
	#touµ”_l
(
c
, 
loÿË
è
	`__touµ”_l
 ((c), (loÿË))

	)

304 #iâdeà
__NO_CTYPE


305 
	#__i§Êum_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®num
, (l))

	)

306 
	#__i§Íha_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®pha
, (l))

	)

307 
	#__isúŒl_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISúŒl
, (l))

	)

308 
	#__isdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISdig™
, (l))

	)

309 
	#__i¦ow”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISlow”
, (l))

	)

310 
	#__isg¿ph_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISg¿ph
, (l))

	)

311 
	#__i¥ršt_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS´št
, (l))

	)

312 
	#__i¥unù_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISpunù
, (l))

	)

313 
	#__is¥aû_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS¥aû
, (l))

	)

314 
	#__isuµ”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISuµ”
, (l))

	)

315 
	#__isxdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISxdig™
, (l))

	)

317 
	#__isbÏnk_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISbÏnk
, (l))

	)

319 #ifdeà
__USE_MISC


320 
	#__i§scii_l
(
c
,
l
è(Ö), 
	`__i§scii
 (c))

	)

321 
	#__tßscii_l
(
c
,
l
è(Ö), 
	`__tßscii
 (c))

	)

324 
	#i§Êum_l
(
c
,
l
è
	`__i§Êum_l
 ((c), (l))

	)

325 
	#i§Íha_l
(
c
,
l
è
	`__i§Íha_l
 ((c), (l))

	)

326 
	#isúŒl_l
(
c
,
l
è
	`__isúŒl_l
 ((c), (l))

	)

327 
	#isdig™_l
(
c
,
l
è
	`__isdig™_l
 ((c), (l))

	)

328 
	#i¦ow”_l
(
c
,
l
è
	`__i¦ow”_l
 ((c), (l))

	)

329 
	#isg¿ph_l
(
c
,
l
è
	`__isg¿ph_l
 ((c), (l))

	)

330 
	#i¥ršt_l
(
c
,
l
è
	`__i¥ršt_l
 ((c), (l))

	)

331 
	#i¥unù_l
(
c
,
l
è
	`__i¥unù_l
 ((c), (l))

	)

332 
	#is¥aû_l
(
c
,
l
è
	`__is¥aû_l
 ((c), (l))

	)

333 
	#isuµ”_l
(
c
,
l
è
	`__isuµ”_l
 ((c), (l))

	)

334 
	#isxdig™_l
(
c
,
l
è
	`__isxdig™_l
 ((c), (l))

	)

336 
	#isbÏnk_l
(
c
,
l
è
	`__isbÏnk_l
 ((c), (l))

	)

338 #ifdeà
__USE_MISC


339 
	#i§scii_l
(
c
,
l
è
	`__i§scii_l
 ((c), (l))

	)

340 
	#tßscii_l
(
c
,
l
è
	`__tßscii_l
 ((c), (l))

	)

347 
__END_DECLS


	@/usr/include/stdc-predef.h

18 #iâdef 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifdeà
__GCC_IEC_559


37 #ià
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifdeà
__GCC_IEC_559_COMPLEX


45 #ià
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

55 
	#__STDC_ISO_10646__
 201505L

	)

58 
	#__STDC_NO_THREADS__
 1

	)

	@/usr/include/endian.h

18 #iâdef 
_ENDIAN_H


19 
	#_ENDIAN_H
 1

	)

21 
	~<ã©u»s.h
>

31 
	#__LITTLE_ENDIAN
 1234

	)

32 
	#__BIG_ENDIAN
 4321

	)

33 
	#__PDP_ENDIAN
 3412

	)

36 
	~<b™s/’dŸn.h
>

40 #iâdeà
__FLOAT_WORD_ORDER


41 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

44 #ifdef 
__USE_MISC


45 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

46 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

47 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

48 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

51 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


52 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èLO, 
	)
HI

53 #–ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


54 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èHI, 
	)
LO

58 #ià
defšed
 
__USE_MISC
 && !defšed 
__ASSEMBLER__


60 
	~<b™s/by‹sw­.h
>

62 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


63 
	#htobe16
(
x
è
	`__bsw­_16
 (x)

	)

64 
	#htÞe16
(
x
è(x)

	)

65 
	#be16toh
(
x
è
	`__bsw­_16
 (x)

	)

66 
	#Ë16toh
(
x
è(x)

	)

68 
	#htobe32
(
x
è
	`__bsw­_32
 (x)

	)

69 
	#htÞe32
(
x
è(x)

	)

70 
	#be32toh
(
x
è
	`__bsw­_32
 (x)

	)

71 
	#Ë32toh
(
x
è(x)

	)

73 
	#htobe64
(
x
è
	`__bsw­_64
 (x)

	)

74 
	#htÞe64
(
x
è(x)

	)

75 
	#be64toh
(
x
è
	`__bsw­_64
 (x)

	)

76 
	#Ë64toh
(
x
è(x)

	)

79 
	#htobe16
(
x
è(x)

	)

80 
	#htÞe16
(
x
è
	`__bsw­_16
 (x)

	)

81 
	#be16toh
(
x
è(x)

	)

82 
	#Ë16toh
(
x
è
	`__bsw­_16
 (x)

	)

84 
	#htobe32
(
x
è(x)

	)

85 
	#htÞe32
(
x
è
	`__bsw­_32
 (x)

	)

86 
	#be32toh
(
x
è(x)

	)

87 
	#Ë32toh
(
x
è
	`__bsw­_32
 (x)

	)

89 
	#htobe64
(
x
è(x)

	)

90 
	#htÞe64
(
x
è
	`__bsw­_64
 (x)

	)

91 
	#be64toh
(
x
è(x)

	)

92 
	#Ë64toh
(
x
è
	`__bsw­_64
 (x)

	)

	@/usr/include/gconv.h

22 #iâdeà
_GCONV_H


23 
	#_GCONV_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	#__Ãed_mb¡©e_t


	)

27 
	#__Ãed_wšt_t


	)

28 
	~<wch¬.h
>

29 
	#__Ãed_size_t


	)

30 
	#__Ãed_wch¬_t


	)

31 
	~<¡ddef.h
>

34 
	#__UNKNOWN_10646_CHAR
 ((
wch¬_t
è0xfffd)

	)

39 
	m__GCONV_OK
 = 0,

40 
	m__GCONV_NOCONV
,

41 
	m__GCONV_NODB
,

42 
	m__GCONV_NOMEM
,

44 
	m__GCONV_EMPTY_INPUT
,

45 
	m__GCONV_FULL_OUTPUT
,

46 
	m__GCONV_ILLEGAL_INPUT
,

47 
	m__GCONV_INCOMPLETE_INPUT
,

49 
	m__GCONV_ILLEGAL_DESCRIPTOR
,

50 
	m__GCONV_INTERNAL_ERROR


57 
	m__GCONV_IS_LAST
 = 0x0001,

58 
	m__GCONV_IGNORE_ERRORS
 = 0x0002,

59 
	m__GCONV_SWAP
 = 0x0004,

60 
	m__GCONV_TRANSLIT
 = 0x0008

65 
	g__gcÚv_¡•
;

66 
	g__gcÚv_¡•_d©a
;

67 
	g__gcÚv_lßded_objeù
;

71 (*
	t__gcÚv_fù
è(
	t__gcÚv_¡•
 *, 
	t__gcÚv_¡•_d©a
 *,

73 **, 
	tsize_t
 *, , );

76 
	$wšt_t
 (*
	t__gcÚv_btowc_fù
è(
	t__gcÚv_¡•
 *, );

79 (*
	t__gcÚv_š™_fù
è(
	t__gcÚv_¡•
 *);

80 (*
	t__gcÚv_’d_fù
è(
	t__gcÚv_¡•
 *);

84 
	s__gcÚv_¡•


86 
__gcÚv_lßded_objeù
 *
__shlib_hªdË
;

87 cÚ¡ *
__modÇme
;

89 
__couÁ”
;

91 *
__äom_Çme
;

92 *
__to_Çme
;

94 
__gcÚv_fù
 
__fù
;

95 
__gcÚv_btowc_fù
 
__btowc_fù
;

96 
__gcÚv_š™_fù
 
__š™_fù
;

97 
__gcÚv_’d_fù
 
__’d_fù
;

101 
__mš_Ãeded_äom
;

102 
__max_Ãeded_äom
;

103 
__mš_Ãeded_to
;

104 
__max_Ãeded_to
;

107 
__¡©eful
;

109 *
__d©a
;

114 
	s__gcÚv_¡•_d©a


116 *
__outbuf
;

117 *
__outbuãnd
;

121 
__æags
;

125 
__švoÿtiÚ_couÁ”
;

129 
__š‹º®_u£
;

131 
__mb¡©e_t
 *
__¡©•
;

132 
__mb¡©e_t
 
__¡©e
;

138 
	s__gcÚv_šfo


140 
size_t
 
__n¡•s
;

141 
__gcÚv_¡•
 *
__¡•s
;

142 
__ex‹nsiÚ__
 
__gcÚv_¡•_d©a
 
__d©a
 
__æex¬r
;

143 } *
	t__gcÚv_t
;

146 
	`__gcÚv_Œª¦™”©e
 (
__gcÚv_¡•
 *
¡•
,

147 
__gcÚv_¡•_d©a
 *
¡•_d©a
,

148 cÚ¡ *
šbuf¡¬t
,

149 cÚ¡ **
šbuå
,

150 cÚ¡ *
šbuãnd
,

151 **
outbuf¡¬t
,

152 
size_t
 *
œ»v”sibË
);

	@/usr/include/wchar.h

23 #iâdeà
_WCHAR_H


25 #ià!
defšed
 
__Ãed_mb¡©e_t
 && !defšed 
__Ãed_wšt_t


26 
	#_WCHAR_H
 1

	)

27 
	~<ã©u»s.h
>

30 #ifdeà
_WCHAR_H


32 
	#__Ãed___FILE


	)

33 #ià
defšed
 
__USE_UNIX98
 || defšed 
__USE_XOPEN2K


34 
	#__Ãed_FILE


	)

36 
	~<¡dio.h
>

38 
	#__Ãed___va_li¡


	)

39 
	~<¡d¬g.h
>

41 
	~<b™s/wch¬.h
>

44 
	#__Ãed_size_t


	)

45 
	#__Ãed_wch¬_t


	)

46 
	#__Ãed_NULL


	)

48 #ià
defšed
 
_WCHAR_H
 || defšed 
__Ãed_wšt_t
 || !defšed 
__WINT_TYPE__


49 #undeà
__Ãed_wšt_t


50 
	#__Ãed_wšt_t


	)

51 
	~<¡ddef.h
>

55 #iâdeà
_WINT_T


60 
	#_WINT_T


	)

61 
	twšt_t
;

65 #ià
defšed
 
__ýlu¥lus
 && defšed 
_GLIBCPP_USE_NAMESPACES
 \

66 && 
defšed
 
__WINT_TYPE__


67 
__BEGIN_NAMESPACE_STD


68 
__WINT_TYPE__
 
	twšt_t
;

69 
	g__END_NAMESPACE_STD


74 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

75 
	#__CORRECT_ISO_CPP_WCHAR_H_PROTO


	)

79 #ià(
defšed
 
_WCHAR_H
 || defšed 
__Ãed_mb¡©e_t
è&& !defšed 
____mb¡©e_t_defšed


80 
	#____mb¡©e_t_defšed
 1

	)

84 
	m__couÁ
;

87 #ifdeà
__WINT_TYPE__


88 
__WINT_TYPE__
 
	m__wch
;

90 
wšt_t
 
	m__wch
;

92 
	m__wchb
[4];

93 } 
	m__v®ue
;

94 } 
	t__mb¡©e_t
;

96 #undeà
__Ãed_mb¡©e_t


101 #ifdeà
_WCHAR_H


103 #iâdeà
__mb¡©e_t_defšed


104 
__BEGIN_NAMESPACE_C99


106 
__mb¡©e_t
 
	tmb¡©e_t
;

107 
	g__END_NAMESPACE_C99


108 
	#__mb¡©e_t_defšed
 1

	)

111 #ifdeà
__USE_GNU


112 
	$__USING_NAMESPACE_C99
(
mb¡©e_t
)

115 #iâdeà
WCHAR_MIN


117 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

118 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

121 #iâdeà
WEOF


122 
	#WEOF
 (0xffffffffu)

	)

127 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_UNIX98


128 
	~<wùy³.h
>

132 
__BEGIN_DECLS


134 
__BEGIN_NAMESPACE_STD


137 
tm
;

138 
__END_NAMESPACE_STD


142 
	$__USING_NAMESPACE_STD
(
tm
)

145 
__BEGIN_NAMESPACE_STD


147 
wch¬_t
 *
	$wcsýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

148 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
)

149 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

152 
wch¬_t
 *
	$wc¢ýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

153 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

154 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

157 
wch¬_t
 *
	$wcsÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

158 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
)

159 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

161 
wch¬_t
 *
	$wc¢ÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

162 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

163 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

166 
	$wcscmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
)

167 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

169 
	$wc¢cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

170 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

171 
__END_NAMESPACE_STD


173 #ifdeà
__USE_XOPEN2K8


175 
	$wcsÿ£cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

178 
	$wc¢ÿ£cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

179 
size_t
 
__n
è
__THROW
;

183 
	~<xloÿË.h
>

185 
	$wcsÿ£cmp_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

186 
__loÿË_t
 
__loc
è
__THROW
;

188 
	$wc¢ÿ£cmp_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

189 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

192 
__BEGIN_NAMESPACE_STD


195 
	$wcscÞl
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

199 
size_t
 
	$wcsxäm
 (
wch¬_t
 *
__»¡riù
 
__s1
,

200 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

201 
__END_NAMESPACE_STD


203 #ifdeà
__USE_XOPEN2K8


209 
	$wcscÞl_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

210 
__loÿË_t
 
__loc
è
__THROW
;

215 
size_t
 
	$wcsxäm_l
 (
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

216 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

219 
wch¬_t
 *
	$wcsdup
 (cÚ¡ 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_m®loc__
;

222 
__BEGIN_NAMESPACE_STD


224 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


225 "C++" 
wch¬_t
 *
	$wcschr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

226 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

227 "C++" cÚ¡ 
wch¬_t
 *
	$wcschr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

228 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

230 
wch¬_t
 *
	$wcschr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

231 
__THROW
 
__©Œibu‹_pu»__
;

234 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


235 "C++" 
wch¬_t
 *
	$wc¤chr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

236 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

237 "C++" cÚ¡ 
wch¬_t
 *
	$wc¤chr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

238 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

240 
wch¬_t
 *
	$wc¤chr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

241 
__THROW
 
__©Œibu‹_pu»__
;

243 
__END_NAMESPACE_STD


245 #ifdeà
__USE_GNU


248 
wch¬_t
 *
	$wcschºul
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__wc
)

249 
__THROW
 
__©Œibu‹_pu»__
;

252 
__BEGIN_NAMESPACE_STD


255 
size_t
 
	$wcsc¥n
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__»jeù
)

256 
__THROW
 
__©Œibu‹_pu»__
;

259 
size_t
 
	$wcs¥n
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

260 
__THROW
 
__©Œibu‹_pu»__
;

262 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


263 "C++" 
wch¬_t
 *
	$wc¥brk
 (
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

264 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

265 "C++" cÚ¡ 
wch¬_t
 *
	$wc¥brk
 (cÚ¡ 
wch¬_t
 *
__wcs
,

266 cÚ¡ 
wch¬_t
 *
__acû±
)

267 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

269 
wch¬_t
 *
	$wc¥brk
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

270 
__THROW
 
__©Œibu‹_pu»__
;

273 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


274 "C++" 
wch¬_t
 *
	$wcs¡r
 (
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

275 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

276 "C++" cÚ¡ 
wch¬_t
 *
	$wcs¡r
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
,

277 cÚ¡ 
wch¬_t
 *
__ÃedË
)

278 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

280 
wch¬_t
 *
	$wcs¡r
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

281 
__THROW
 
__©Œibu‹_pu»__
;

285 
wch¬_t
 *
	$wc¡ok
 (
wch¬_t
 *
__»¡riù
 
__s
,

286 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__d–im
,

287 
wch¬_t
 **
__»¡riù
 
__±r
è
__THROW
;

290 
size_t
 
	$wc¦’
 (cÚ¡ 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_pu»__
;

291 
__END_NAMESPACE_STD


293 #ifdeà
__USE_XOPEN


295 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


296 "C++" 
wch¬_t
 *
	$wcswcs
 (
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

297 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

298 "C++" cÚ¡ 
wch¬_t
 *
	$wcswcs
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
,

299 cÚ¡ 
wch¬_t
 *
__ÃedË
)

300 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

302 
wch¬_t
 *
	$wcswcs
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

303 
__THROW
 
__©Œibu‹_pu»__
;

307 #ifdeà
__USE_XOPEN2K8


309 
size_t
 
	$wc¢Ën
 (cÚ¡ 
wch¬_t
 *
__s
, 
size_t
 
__maxËn
)

310 
__THROW
 
__©Œibu‹_pu»__
;

314 
__BEGIN_NAMESPACE_STD


316 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


317 "C++" 
wch¬_t
 *
	$wmemchr
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

318 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

319 "C++" cÚ¡ 
wch¬_t
 *
	$wmemchr
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__c
,

320 
size_t
 
__n
)

321 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

323 
wch¬_t
 *
	$wmemchr
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

324 
__THROW
 
__©Œibu‹_pu»__
;

328 
	$wmemcmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

329 
__THROW
 
__©Œibu‹_pu»__
;

332 
wch¬_t
 *
	$wmemýy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

333 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

337 
wch¬_t
 *
	$wmemmove
 (
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

338 
__THROW
;

341 
wch¬_t
 *
	$wmem£t
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
è
__THROW
;

342 
__END_NAMESPACE_STD


344 #ifdeà
__USE_GNU


347 
wch¬_t
 *
	$wmempýy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

348 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
)

349 
__THROW
;

353 
__BEGIN_NAMESPACE_STD


356 
wšt_t
 
	$btowc
 (
__c
è
__THROW
;

360 
	$wùob
 (
wšt_t
 
__c
è
__THROW
;

364 
	$mbsš™
 (cÚ¡ 
mb¡©e_t
 *
__ps
è
__THROW
 
__©Œibu‹_pu»__
;

368 
size_t
 
	$mb¹owc
 (
wch¬_t
 *
__»¡riù
 
__pwc
,

369 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

370 
mb¡©e_t
 *
__»¡riù
 
__p
è
__THROW
;

373 
size_t
 
	$wütomb
 (*
__»¡riù
 
__s
, 
wch¬_t
 
__wc
,

374 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

377 
size_t
 
	$__mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

378 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

379 
size_t
 
	$mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

380 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

381 
__END_NAMESPACE_STD


383 #ifdeà
__USE_EXTERN_INLINES


389 
wšt_t
 
	$__btowc_®Ÿs
 (
__c
è
	`__asm
 ("btowc");

390 
__ex‹º_šlše
 
wšt_t


391 
	`__NTH
 (
	$btowc
 (
__c
))

392 {  (
	`__bužtš_cÚ¡ªt_p
 (
__c
) && __c >= '\0' && __c <= '\x7f'

393 ? (
wšt_t
è
__c
 : 
	`__btowc_®Ÿs
 (__c)); 
	}
}

395 
	$__wùob_®Ÿs
 (
wšt_t
 
__c
è
	`__asm
 ("wctob");

396 
__ex‹º_šlše
 

397 
	`__NTH
 (
	$wùob
 (
wšt_t
 
__wc
))

398 {  (
	`__bužtš_cÚ¡ªt_p
 (
__wc
è&& __wø>ð
L
'\0' && __wc <= L'\x7f'

399 ? (è
__wc
 : 
	`__wùob_®Ÿs
 (__wc)); 
	}
}

401 
__ex‹º_šlše
 
size_t


402 
__NTH
 (
	$mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

403 
mb¡©e_t
 *
__»¡riù
 
__ps
))

404 {  (
__ps
 !ð
NULL


405 ? 
	`mb¹owc
 (
NULL
, 
__s
, 
__n
, 
__ps
è: 
	`__mb¾’
 (__s, __n, NULL)); 
	}
}

408 
__BEGIN_NAMESPACE_STD


411 
size_t
 
	$mb¤towcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

412 cÚ¡ **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

413 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

417 
size_t
 
	$wc¤tombs
 (*
__»¡riù
 
__d¡
,

418 cÚ¡ 
wch¬_t
 **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

419 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

420 
__END_NAMESPACE_STD


423 #ifdef 
__USE_XOPEN2K8


426 
size_t
 
	$mb¢¹owcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

427 cÚ¡ **
__»¡riù
 
__¤c
, 
size_t
 
__nmc
,

428 
size_t
 
__Ën
, 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

432 
size_t
 
	$wc¢¹ombs
 (*
__»¡riù
 
__d¡
,

433 cÚ¡ 
wch¬_t
 **
__»¡riù
 
__¤c
,

434 
size_t
 
__nwc
, size_ˆ
__Ën
,

435 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

440 #ifdeà
__USE_XOPEN


442 
	$wcwidth
 (
wch¬_t
 
__c
è
__THROW
;

446 
	$wcswidth
 (cÚ¡ 
wch¬_t
 *
__s
, 
size_t
 
__n
è
__THROW
;

450 
__BEGIN_NAMESPACE_STD


453 
	$wc¡od
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

454 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

455 
__END_NAMESPACE_STD


457 #ifdeà
__USE_ISOC99


458 
__BEGIN_NAMESPACE_C99


460 
	$wc¡of
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

461 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

462 
	$wc¡Þd
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

463 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

464 
__END_NAMESPACE_C99


468 
__BEGIN_NAMESPACE_STD


471 
	$wc¡Þ
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

472 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
è
__THROW
;

476 
	$wc¡oul
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

477 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

478 
__THROW
;

479 
__END_NAMESPACE_STD


481 #ifdeà
__USE_ISOC99


482 
__BEGIN_NAMESPACE_C99


485 
__ex‹nsiÚ__


486 
	$wc¡Þl
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

487 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

488 
__THROW
;

492 
__ex‹nsiÚ__


493 
	$wc¡ouÎ
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

494 
wch¬_t
 **
__»¡riù
 
__’d±r
,

495 
__ba£
è
__THROW
;

496 
__END_NAMESPACE_C99


499 #ifdeà
__USE_GNU


502 
__ex‹nsiÚ__


503 
	$wc¡oq
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

504 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

505 
__THROW
;

509 
__ex‹nsiÚ__


510 
	$wc¡ouq
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

511 
wch¬_t
 **
__»¡riù
 
__’d±r
,

512 
__ba£
è
__THROW
;

515 #ifdeà
__USE_GNU


529 
	~<xloÿË.h
>

533 
	$wc¡Þ_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

534 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
,

535 
__loÿË_t
 
__loc
è
__THROW
;

537 
	$wc¡oul_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

538 
wch¬_t
 **
__»¡riù
 
__’d±r
,

539 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

541 
__ex‹nsiÚ__


542 
	$wc¡Þl_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

543 
wch¬_t
 **
__»¡riù
 
__’d±r
,

544 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

546 
__ex‹nsiÚ__


547 
	$wc¡ouÎ_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

548 
wch¬_t
 **
__»¡riù
 
__’d±r
,

549 
__ba£
, 
__loÿË_t
 
__loc
)

550 
__THROW
;

552 
	$wc¡od_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

553 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

554 
__THROW
;

556 
	$wc¡of_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

557 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

558 
__THROW
;

560 
	$wc¡Þd_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

561 
wch¬_t
 **
__»¡riù
 
__’d±r
,

562 
__loÿË_t
 
__loc
è
__THROW
;

566 #ifdeà
__USE_XOPEN2K8


569 
wch¬_t
 *
	$wýýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

570 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
è
__THROW
;

574 
wch¬_t
 *
	$wýnýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

575 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

576 
__THROW
;

583 
__FILE
 *
	$Ý’_wmem¡»am
 (
wch¬_t
 **
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
;

586 #ià
defšed
 
__USE_ISOC95
 || defšed 
__USE_UNIX98


587 
__BEGIN_NAMESPACE_STD


590 
	$fwide
 (
__FILE
 *
__å
, 
__mode
è
__THROW
;

597 
	`fw´štf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

598 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

604 
	`w´štf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

607 
	$sw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

608 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

609 
__THROW
 ;

615 
	`vfw´štf
 (
__FILE
 *
__»¡riù
 
__s
,

616 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

617 
__gnuc_va_li¡
 
__¬g
)

623 
	`vw´štf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

624 
__gnuc_va_li¡
 
__¬g
)

628 
	$vsw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

629 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

630 
__gnuc_va_li¡
 
__¬g
)

631 
__THROW
 ;

638 
	`fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

639 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

645 
	`wsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

648 
	$swsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

649 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

650 
__THROW
 ;

652 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

653 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

654 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

655 #ifdeà
__REDIRECT


659 
	`__REDIRECT
 (
fwsÿnf
, (
__FILE
 *
__»¡riù
 
__¡»am
,

660 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

661 
__isoc99_fwsÿnf
)

663 
	`__REDIRECT
 (
wsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

664 
__isoc99_wsÿnf
)

666 
	`__REDIRECT_NTH
 (
swsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

667 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

668 ...), 
__isoc99_swsÿnf
)

671 
	`__isoc99_fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

672 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

673 
	`__isoc99_wsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

674 
	$__isoc99_swsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

675 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

676 
__THROW
;

677 
	#fwsÿnf
 
__isoc99_fwsÿnf


	)

678 
	#wsÿnf
 
__isoc99_wsÿnf


	)

679 
	#swsÿnf
 
__isoc99_swsÿnf


	)

683 
__END_NAMESPACE_STD


686 #ifdeà
__USE_ISOC99


687 
__BEGIN_NAMESPACE_C99


692 
	`vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

693 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

694 
__gnuc_va_li¡
 
__¬g
)

700 
	`vwsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

701 
__gnuc_va_li¡
 
__¬g
)

704 
	$vswsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

705 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

706 
__gnuc_va_li¡
 
__¬g
)

707 
__THROW
 ;

709 #ià!
defšed
 
__USE_GNU
 \

710 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

711 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

712 #ifdeà
__REDIRECT


713 
	`__REDIRECT
 (
vfwsÿnf
, (
__FILE
 *
__»¡riù
 
__s
,

714 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

715 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vfwsÿnf
)

717 
	`__REDIRECT
 (
vwsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

718 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vwsÿnf
)

720 
	`__REDIRECT_NTH
 (
vswsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

721 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

722 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vswsÿnf
)

725 
	`__isoc99_vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

726 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

727 
__gnuc_va_li¡
 
__¬g
);

728 
	`__isoc99_vwsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

729 
__gnuc_va_li¡
 
__¬g
);

730 
	$__isoc99_vswsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

731 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

732 
__gnuc_va_li¡
 
__¬g
è
__THROW
;

733 
	#vfwsÿnf
 
__isoc99_vfwsÿnf


	)

734 
	#vwsÿnf
 
__isoc99_vwsÿnf


	)

735 
	#vswsÿnf
 
__isoc99_vswsÿnf


	)

739 
__END_NAMESPACE_C99


743 
__BEGIN_NAMESPACE_STD


748 
wšt_t
 
	`fg‘wc
 (
__FILE
 *
__¡»am
);

749 
wšt_t
 
	`g‘wc
 (
__FILE
 *
__¡»am
);

755 
wšt_t
 
	`g‘wch¬
 ();

762 
wšt_t
 
	`åutwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

763 
wšt_t
 
	`putwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

769 
wšt_t
 
	`putwch¬
 (
wch¬_t
 
__wc
);

777 
wch¬_t
 *
	`fg‘ws
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

778 
__FILE
 *
__»¡riù
 
__¡»am
);

784 
	`åutws
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ws
,

785 
__FILE
 *
__»¡riù
 
__¡»am
);

792 
wšt_t
 
	`ung‘wc
 (wšt_ˆ
__wc
, 
__FILE
 *
__¡»am
);

793 
__END_NAMESPACE_STD


796 #ifdeà
__USE_GNU


804 
wšt_t
 
	`g‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

805 
wšt_t
 
	`g‘wch¬_uÆocked
 ();

813 
wšt_t
 
	`fg‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

821 
wšt_t
 
	`åutwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

830 
wšt_t
 
	`putwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

831 
wšt_t
 
	`putwch¬_uÆocked
 (
wch¬_t
 
__wc
);

840 
wch¬_t
 *
	`fg‘ws_uÆocked
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

841 
__FILE
 *
__»¡riù
 
__¡»am
);

849 
	`åutws_uÆocked
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ws
,

850 
__FILE
 *
__»¡riù
 
__¡»am
);

854 
__BEGIN_NAMESPACE_C99


858 
size_t
 
	$wcsáime
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

859 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

860 cÚ¡ 
tm
 *
__»¡riù
 
__
è
__THROW
;

861 
__END_NAMESPACE_C99


863 #ifdeà
__USE_GNU


864 
	~<xloÿË.h
>

868 
size_t
 
	$wcsáime_l
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

869 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

870 cÚ¡ 
tm
 *
__»¡riù
 
__
,

871 
__loÿË_t
 
__loc
è
__THROW
;

880 #ià
defšed
 
__USE_UNIX98
 && !defšed 
__USE_GNU


881 
	#__Ãed_iswxxx


	)

882 
	~<wùy³.h
>

886 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


887 
	~<b™s/wch¬2.h
>

890 #ifdeà
__LDBL_COMPAT


891 
	~<b™s/wch¬-ldbl.h
>

894 
__END_DECLS


902 #undeà
__Ãed_mb¡©e_t


903 #undeà
__Ãed_wšt_t


	@/usr/include/wctype.h

23 #iâdeà
_WCTYPE_H


25 
	~<ã©u»s.h
>

26 
	~<b™s/ty³s.h
>

28 #iâdeà
__Ãed_iswxxx


29 
	#_WCTYPE_H
 1

	)

32 
	#__Ãed_wšt_t


	)

33 
	~<wch¬.h
>

37 #iâdeà
WEOF


38 
	#WEOF
 (0xffffffffu)

	)

41 #undeà
__Ãed_iswxxx


46 #iâdeà
__iswxxx_defšed


47 
	#__iswxxx_defšed
 1

	)

49 
__BEGIN_NAMESPACE_C99


52 
	twùy³_t
;

53 
	g__END_NAMESPACE_C99


55 #iâdeà
_ISwb™


60 
	~<’dŸn.h
>

61 #ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


62 
	#_ISwb™
(
b™
è(1 << (b™))

	)

64 
	#_ISwb™
(
b™
) \

65 ((
b™
) < 8 ? () ((1UL << (bit)) << 24) \

66 : ((
b™
) < 16 ? () ((1UL << (bit)) << 8) \

67 : ((
b™
) < 24 ? () ((1UL << (bit)) >> 8) \

68 : (è((1UL << (
b™
)è>> 24))))

	)

73 
	m__ISwuµ”
 = 0,

74 
	m__ISwlow”
 = 1,

75 
	m__ISw®pha
 = 2,

76 
	m__ISwdig™
 = 3,

77 
	m__ISwxdig™
 = 4,

78 
	m__ISw¥aû
 = 5,

79 
	m__ISw´št
 = 6,

80 
	m__ISwg¿ph
 = 7,

81 
	m__ISwbÏnk
 = 8,

82 
	m__ISwúŒl
 = 9,

83 
	m__ISwpunù
 = 10,

84 
	m__ISw®num
 = 11,

86 
	m_ISwuµ”
 = 
_ISwb™
 (
__ISwuµ”
),

87 
	m_ISwlow”
 = 
_ISwb™
 (
__ISwlow”
),

88 
	m_ISw®pha
 = 
_ISwb™
 (
__ISw®pha
),

89 
	m_ISwdig™
 = 
_ISwb™
 (
__ISwdig™
),

90 
	m_ISwxdig™
 = 
_ISwb™
 (
__ISwxdig™
),

91 
	m_ISw¥aû
 = 
_ISwb™
 (
__ISw¥aû
),

92 
	m_ISw´št
 = 
_ISwb™
 (
__ISw´št
),

93 
	m_ISwg¿ph
 = 
_ISwb™
 (
__ISwg¿ph
),

94 
	m_ISwbÏnk
 = 
_ISwb™
 (
__ISwbÏnk
),

95 
	m_ISwúŒl
 = 
_ISwb™
 (
__ISwúŒl
),

96 
	m_ISwpunù
 = 
_ISwb™
 (
__ISwpunù
),

97 
	m_ISw®num
 = 
_ISwb™
 (
__ISw®num
)

102 
__BEGIN_DECLS


104 
__BEGIN_NAMESPACE_C99


111 
	$isw®num
 (
wšt_t
 
__wc
è
__THROW
;

117 
	$isw®pha
 (
wšt_t
 
__wc
è
__THROW
;

120 
	$iswúŒl
 (
wšt_t
 
__wc
è
__THROW
;

124 
	$iswdig™
 (
wšt_t
 
__wc
è
__THROW
;

128 
	$iswg¿ph
 (
wšt_t
 
__wc
è
__THROW
;

133 
	$iswlow”
 (
wšt_t
 
__wc
è
__THROW
;

136 
	$isw´št
 (
wšt_t
 
__wc
è
__THROW
;

141 
	$iswpunù
 (
wšt_t
 
__wc
è
__THROW
;

146 
	$isw¥aû
 (
wšt_t
 
__wc
è
__THROW
;

151 
	$iswuµ”
 (
wšt_t
 
__wc
è
__THROW
;

156 
	$iswxdig™
 (
wšt_t
 
__wc
è
__THROW
;

161 #ifdeà
__USE_ISOC99


162 
	$iswbÏnk
 (
wšt_t
 
__wc
è
__THROW
;

171 
wùy³_t
 
	$wùy³
 (cÚ¡ *
__´Ý”ty
è
__THROW
;

175 
	$iswùy³
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
è
__THROW
;

176 
__END_NAMESPACE_C99


183 
__BEGIN_NAMESPACE_C99


186 cÚ¡ 
	t__št32_t
 *
	twù¿ns_t
;

187 
__END_NAMESPACE_C99


188 #ifdeà
__USE_GNU


189 
	$__USING_NAMESPACE_C99
(
wù¿ns_t
)

192 
__BEGIN_NAMESPACE_C99


194 
wšt_t
 
	$towlow”
 (
wšt_t
 
__wc
è
__THROW
;

197 
wšt_t
 
	$towuµ”
 (
wšt_t
 
__wc
è
__THROW
;

198 
__END_NAMESPACE_C99


200 
__END_DECLS


207 #ifdeà
_WCTYPE_H


213 
__BEGIN_DECLS


215 
__BEGIN_NAMESPACE_C99


218 
wù¿ns_t
 
	$wù¿ns
 (cÚ¡ *
__´Ý”ty
è
__THROW
;

221 
wšt_t
 
	$towù¿ns
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
è
__THROW
;

222 
__END_NAMESPACE_C99


224 #ifdeà
__USE_XOPEN2K8


226 
	~<xloÿË.h
>

230 
	$isw®num_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

236 
	$isw®pha_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

239 
	$iswúŒl_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

243 
	$iswdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

247 
	$iswg¿ph_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

252 
	$iswlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

255 
	$isw´št_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

260 
	$iswpunù_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

265 
	$isw¥aû_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

270 
	$iswuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

275 
	$iswxdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

280 
	$iswbÏnk_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

284 
wùy³_t
 
	$wùy³_l
 (cÚ¡ *
__´Ý”ty
, 
__loÿË_t
 
__loÿË
)

285 
__THROW
;

289 
	$iswùy³_l
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
, 
__loÿË_t
 
__loÿË
)

290 
__THROW
;

298 
wšt_t
 
	$towlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

301 
wšt_t
 
	$towuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

305 
wù¿ns_t
 
	$wù¿ns_l
 (cÚ¡ *
__´Ý”ty
, 
__loÿË_t
 
__loÿË
)

306 
__THROW
;

309 
wšt_t
 
	$towù¿ns_l
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
,

310 
__loÿË_t
 
__loÿË
è
__THROW
;

314 
__END_DECLS


	@
1
.
1
/usr/include
88
3442
Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l051xx.h
Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h
Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h
Drivers/CMSIS/Include/arm_common_tables.h
Drivers/CMSIS/Include/arm_const_structs.h
Drivers/CMSIS/Include/arm_math.h
Drivers/CMSIS/Include/cmsis_armcc.h
Drivers/CMSIS/Include/cmsis_armcc_V6.h
Drivers/CMSIS/Include/cmsis_gcc.h
Drivers/CMSIS/Include/core_cm0.h
Drivers/CMSIS/Include/core_cm0plus.h
Drivers/CMSIS/Include/core_cm3.h
Drivers/CMSIS/Include/core_cm4.h
Drivers/CMSIS/Include/core_cm7.h
Drivers/CMSIS/Include/core_cmFunc.h
Drivers/CMSIS/Include/core_cmInstr.h
Drivers/CMSIS/Include/core_cmSimd.h
Drivers/CMSIS/Include/core_sc000.h
Drivers/CMSIS/Include/core_sc300.h
Drivers/STM32L0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ex.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ramfunc.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio_ex.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c_ex.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_pwr.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_pwr_ex.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim_ex.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h
Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart_ex.h
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c
Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c
Inc/gpio.h
Inc/main.h
Inc/spi.h
Inc/stm32l0xx_hal_conf.h
Inc/stm32l0xx_it.h
Inc/tim.h
Inc/usart.h
Src/gpio.c
Src/main.c
Src/spi.c
Src/stm32l0xx_hal_msp.c
Src/stm32l0xx_it.c
Src/system_stm32l0xx.c
Src/tim.c
Src/usart.c
/usr/include/math.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/string.h
/usr/include/features.h
/usr/include/getopt.h
/usr/include/libio.h
/usr/include/xlocale.h
/usr/include/_G_config.h
/usr/include/ctype.h
/usr/include/stdc-predef.h
/usr/include/endian.h
/usr/include/gconv.h
/usr/include/wchar.h
/usr/include/wctype.h
