Analysis & Elaboration report for proyecto2
Sun Jun 25 23:08:55 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for fifo:U1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:FIFOram
  6. Source assignments for fifo_rx:U6|scfifo:scfifo_component|scfifo_c7d1:auto_generated|a_dpfifo_sp91:dpfifo|altsyncram_ons1:FIFOram
  7. Parameter Settings for User Entity Instance: fifo:U1|scfifo:scfifo_component
  8. Parameter Settings for User Entity Instance: FSM_SPI:U2
  9. Parameter Settings for User Entity Instance: fifo_rx:U6|scfifo:scfifo_component
 10. scfifo Parameter Settings by Entity Instance
 11. Analysis & Elaboration Settings
 12. Port Connectivity Checks: "fifo_rx:U6"
 13. Port Connectivity Checks: "mux_sel:U5"
 14. Port Connectivity Checks: "fifo:U1"
 15. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Jun 25 23:08:55 2017       ;
; Quartus Prime Version         ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                 ; proyecto2                                   ;
; Top-level Entity Name         ; proyecto2                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; FIFO         ; 16.1    ; N/A          ; N/A          ; |proyecto2|fifo:U1    ; fifo.v          ;
; Altera ; FIFO         ; 16.1    ; N/A          ; N/A          ; |proyecto2|fifo_rx:U6 ; fifo_rx.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:U1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:U6|scfifo:scfifo_component|scfifo_c7d1:auto_generated|a_dpfifo_sp91:dpfifo|altsyncram_ons1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:U1|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------+
; Parameter Name          ; Value       ; Type                                 ;
+-------------------------+-------------+--------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                       ;
; lpm_width               ; 8           ; Signed Integer                       ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                       ;
; LPM_WIDTHU              ; 4           ; Signed Integer                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                              ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                              ;
; USE_EAB                 ; ON          ; Untyped                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                              ;
; CBXI_PARAMETER          ; scfifo_k4i1 ; Untyped                              ;
+-------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_SPI:U2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; IDLE           ; 0     ; Signed Integer                 ;
; A              ; 1     ; Signed Integer                 ;
; B              ; 2     ; Signed Integer                 ;
; C              ; 3     ; Signed Integer                 ;
; D              ; 4     ; Signed Integer                 ;
; E              ; 5     ; Signed Integer                 ;
; F              ; 6     ; Signed Integer                 ;
; G              ; 7     ; Signed Integer                 ;
; H              ; 8     ; Signed Integer                 ;
; I              ; 9     ; Signed Integer                 ;
; J              ; 10    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_rx:U6|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------+
; Parameter Name          ; Value       ; Type                                    ;
+-------------------------+-------------+-----------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                          ;
; lpm_width               ; 8           ; Signed Integer                          ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                          ;
; LPM_WIDTHU              ; 4           ; Signed Integer                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                 ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                 ;
; USE_EAB                 ; ON          ; Untyped                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                 ;
; CBXI_PARAMETER          ; scfifo_c7d1 ; Untyped                                 ;
+-------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                    ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 2                                  ;
; Entity Instance            ; fifo:U1|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                       ;
;     -- lpm_width           ; 8                                  ;
;     -- LPM_NUMWORDS        ; 16                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; ON                                 ;
; Entity Instance            ; fifo_rx:U6|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                       ;
;     -- lpm_width           ; 8                                  ;
;     -- LPM_NUMWORDS        ; 16                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; ON                                 ;
+----------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; proyecto2          ; proyecto2          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_rx:U6"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_sel:U5"                                                                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (8 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:U1"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 25 23:08:35 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb_fsm_spi.v
    Info (12023): Found entity 1: tb_FSM_SPI File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_fifo.v
    Info (12023): Found entity 1: tb_fifo File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_fifo.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file proyecto2.v
    Info (12023): Found entity 1: proyecto2 File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pre_tx_module.v
    Info (12023): Found entity 1: pre_tx_module File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/pre_tx_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_proyecto2.v
    Info (12023): Found entity 1: tb_proyecto2 File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_proyecto2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_pre_tx_module.v
    Info (12023): Found entity 1: tb_pre_tx_module File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shift_register.v
    Info (12023): Found entity 1: shift_register File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/shift_register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_shift_register.v
    Info (12023): Found entity 1: tb_shift_register File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_shift_register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clk_div_mod.v
    Info (12023): Found entity 1: clk_div_mod File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux_sel.v
    Info (12023): Found entity 1: mux_sel File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/mux_sel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_mux_sel.v
    Info (12023): Found entity 1: tb_mux_sel File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_mux_sel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_spi.v
    Info (12023): Found entity 1: FSM_SPI File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file pre_rx_module.v
    Info (12023): Found entity 1: pre_rx_module File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/pre_rx_module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rx_shift_register.v
    Info (12023): Found entity 1: rx_shift_register File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/rx_shift_register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_rx_shift_register.v
    Info (12023): Found entity 1: tb_rx_shift_register File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_rx_shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_rx.v
    Info (12023): Found entity 1: fifo_rx File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo_rx.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file parallel_register.v
    Info (12023): Found entity 1: parallel_register File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/parallel_register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_parallel_register.v
    Info (12023): Found entity 1: tb_parallel_register File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_parallel_register.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at proyecto2.v(65): created implicit net for "wrreq" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at tb_pre_tx_module.v(9): created implicit net for "fifo_wrreq" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v Line: 9
Info (12127): Elaborating entity "proyecto2" for the top level hierarchy
Info (12128): Elaborating entity "pre_tx_module" for hierarchy "pre_tx_module:U0" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 65
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:U1" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 66
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo:U1|scfifo:scfifo_component" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "fifo:U1|scfifo:scfifo_component" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v Line: 87
Info (12133): Instantiated megafunction "fifo:U1|scfifo:scfifo_component" with the following parameter: File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v Line: 87
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "15"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=MLAB"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_k4i1.tdf
    Info (12023): Found entity 1: scfifo_k4i1 File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_k4i1" for hierarchy "fifo:U1|scfifo:scfifo_component|scfifo_k4i1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_smc1.tdf
    Info (12023): Found entity 1: a_dpfifo_smc1 File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_smc1" for hierarchy "fifo:U1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf
    Info (12023): Found entity 1: a_fefifo_66f File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_66f" for hierarchy "fifo:U1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|a_fefifo_66f:fifo_state" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf
    Info (12023): Found entity 1: cntr_tg7 File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_tg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_tg7" for hierarchy "fifo:U1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ou1.tdf
    Info (12023): Found entity 1: altsyncram_0ou1 File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/altsyncram_0ou1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0ou1" for hierarchy "fifo:U1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:FIFOram" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf
    Info (12023): Found entity 1: cntr_hgb File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_hgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_hgb" for hierarchy "fifo:U1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|cntr_hgb:rd_ptr_count" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf Line: 44
Info (12128): Elaborating entity "FSM_SPI" for hierarchy "FSM_SPI:U2" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 67
Warning (10230): Verilog HDL assignment warning at FSM_SPI.v(120): truncated value with size 32 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 120
Warning (10230): Verilog HDL assignment warning at FSM_SPI.v(142): truncated value with size 32 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 142
Warning (10230): Verilog HDL assignment warning at FSM_SPI.v(163): truncated value with size 32 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 163
Warning (10230): Verilog HDL assignment warning at FSM_SPI.v(183): truncated value with size 32 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 183
Warning (10230): Verilog HDL assignment warning at FSM_SPI.v(204): truncated value with size 32 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 204
Warning (10235): Verilog HDL Always Construct warning at FSM_SPI.v(206): variable "byte_sends" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 206
Warning (10230): Verilog HDL assignment warning at FSM_SPI.v(228): truncated value with size 32 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 228
Warning (10230): Verilog HDL assignment warning at FSM_SPI.v(250): truncated value with size 32 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at FSM_SPI.v(294): variable "fifo_rx_empty" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 294
Warning (10230): Verilog HDL assignment warning at FSM_SPI.v(315): truncated value with size 32 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 315
Warning (10240): Verilog HDL Always Construct warning at FSM_SPI.v(69): inferring latch(es) for variable "byte_sends", which holds its previous value in one or more paths through the always construct File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Warning (10240): Verilog HDL Always Construct warning at FSM_SPI.v(69): inferring latch(es) for variable "csa_changes_0", which holds its previous value in one or more paths through the always construct File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Warning (10240): Verilog HDL Always Construct warning at FSM_SPI.v(69): inferring latch(es) for variable "csa_changes_1", which holds its previous value in one or more paths through the always construct File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Warning (10240): Verilog HDL Always Construct warning at FSM_SPI.v(69): inferring latch(es) for variable "csa_old", which holds its previous value in one or more paths through the always construct File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "csa_old" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "csa_changes_1[0]" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "csa_changes_1[1]" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "csa_changes_1[2]" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "csa_changes_1[3]" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "csa_changes_0[0]" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "csa_changes_0[1]" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "csa_changes_0[2]" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "csa_changes_0[3]" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "byte_sends.1110" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (10041): Inferred latch for "byte_sends.0000" at FSM_SPI.v(69) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v Line: 69
Info (12128): Elaborating entity "mux_sel" for hierarchy "mux_sel:U5" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 68
Info (12128): Elaborating entity "clk_div_mod" for hierarchy "clk_div_mod:U4" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 69
Warning (10230): Verilog HDL assignment warning at clk_div_mod.v(12): truncated value with size 12 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v Line: 12
Warning (10230): Verilog HDL assignment warning at clk_div_mod.v(15): truncated value with size 12 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v Line: 15
Warning (10230): Verilog HDL assignment warning at clk_div_mod.v(17): truncated value with size 32 to match size of target (4) File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v Line: 17
Info (12128): Elaborating entity "shift_register" for hierarchy "shift_register:U3" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 70
Info (12128): Elaborating entity "fifo_rx" for hierarchy "fifo_rx:U6" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 71
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo_rx:U6|scfifo:scfifo_component" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo_rx.v Line: 87
Info (12130): Elaborated megafunction instantiation "fifo_rx:U6|scfifo:scfifo_component" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo_rx.v Line: 87
Info (12133): Instantiated megafunction "fifo_rx:U6|scfifo:scfifo_component" with the following parameter: File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo_rx.v Line: 87
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "15"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_c7d1.tdf
    Info (12023): Found entity 1: scfifo_c7d1 File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_c7d1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_c7d1" for hierarchy "fifo_rx:U6|scfifo:scfifo_component|scfifo_c7d1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_sp91.tdf
    Info (12023): Found entity 1: a_dpfifo_sp91 File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_sp91.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_sp91" for hierarchy "fifo_rx:U6|scfifo:scfifo_component|scfifo_c7d1:auto_generated|a_dpfifo_sp91:dpfifo" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_c7d1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ons1.tdf
    Info (12023): Found entity 1: altsyncram_ons1 File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/altsyncram_ons1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ons1" for hierarchy "fifo_rx:U6|scfifo:scfifo_component|scfifo_c7d1:auto_generated|a_dpfifo_sp91:dpfifo|altsyncram_ons1:FIFOram" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_sp91.tdf Line: 43
Info (12128): Elaborating entity "rx_shift_register" for hierarchy "rx_shift_register:U7" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 72
Info (12128): Elaborating entity "parallel_register" for hierarchy "parallel_register:U8" File: C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v Line: 73
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 676 megabytes
    Info: Processing ended: Sun Jun 25 23:08:55 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:43


