/*
 *----------------------------------------------------------------------
 *    micro T-Kernel 3.0 BSP
 *
 *    Copyright (C) 2021-2022 by Ken Sakamura.
 *    This software is distributed under the T-License 2.2.
 *----------------------------------------------------------------------
 *
 *    Released by TRON Forum(http://www.tron.org) at 2022/02.
 *
 *----------------------------------------------------------------------
 */

/*
 *	sysdef.h
 *
 *	System dependencies definition (Nucleo-64 STM32L467 depended)
 *	Included also from assembler program.
 */

#ifndef __SYS_SYSDEF_DEPEND_H__
#define __SYS_SYSDEF_DEPEND_H__


/* CPU-dependent definition */
#include <sys/sysdepend/cpu/stm32l4/sysdef.h>

/* ------------------------------------------------------------------------ */
/*
 * Clock control definition
 */

/* RCC register initial value */
#define	RCC_CFGR_INIT		(0x00000000)	// SYSCLK = HCLK = PCLK1 = PCLK2
#define	RCC_PLLCFGR_INIT	(0x00000A00)	// M = 1, N = 10, P = 7, Q = 2, R =2
#define	RCC_PLLSAI1CFGR_INIT	(0x00000800)	// N = 8, P = 7, Q = 2, R =2
#define	RCC_PLLSAI2CFGR_INIT	(0x00000800)	// N = 8, P = 7, R =2

#define RCC_CFGR_SW_INIT	(RCC_CFGR_SW_PLL)
#define	RCC_PLLCFGR_PLLSRC_INIT	(RCC_PLLCFGR_PLLSRC_HSI)

/* Clock frequency ã€€*/
#define	SYSCLK			(80)		/* System clock */
#define	HCLK			(SYSCLK)	/* Peripheral clock (AHB) */
#define	PCLK1			(HCLK)		/* Peripheral clock (APB1) */
#define	PCLK2			(HCLK)		/* Peripheral clock (APB2) */
#define TMCLK			(HCLK)		/* System timer clock input (MHz) */
#define TMCLK_KHz		(TMCLK * 1000)	/* System timer clock input (kHz) */

/*
 * Maximum value of Power-saving mode switching prohibition request.
 * Use in tk_set_pow API.
 */
#define LOWPOW_LIMIT	0x7fff		/* Maximum number for disabling */

#endif /* __TK_SYSDEF_DEPEND_H__ */
