{"Source Block": ["hdl/library/common/ad_tdd_control.v@186:196@HdlIdDef", "\n  // internal signals\n\n  wire   [21:0]   tdd_tx_dp_on_1_s;\n  wire   [21:0]   tdd_tx_dp_on_2_s;\n  wire   [21:0]   tdd_tx_dp_off_1_s;\n  wire   [21:0]   tdd_tx_dp_off_2_s;\n\n\n  assign  tdd_counter_status = tdd_counter;\n\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@190:200", "  wire   [21:0]   tdd_tx_dp_on_2_s;\n  wire   [21:0]   tdd_tx_dp_off_1_s;\n  wire   [21:0]   tdd_tx_dp_off_2_s;\n\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // ***************************************************************************\n  // tdd counter (state machine)\n  // ***************************************************************************\n\n"], ["hdl/library/common/ad_tdd_control.v@184:194", "  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  // internal signals\n\n  wire   [21:0]   tdd_tx_dp_on_1_s;\n  wire   [21:0]   tdd_tx_dp_on_2_s;\n  wire   [21:0]   tdd_tx_dp_off_1_s;\n  wire   [21:0]   tdd_tx_dp_off_2_s;\n\n\n"], ["hdl/library/common/ad_tdd_control.v@185:195", "  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  // internal signals\n\n  wire   [21:0]   tdd_tx_dp_on_1_s;\n  wire   [21:0]   tdd_tx_dp_on_2_s;\n  wire   [21:0]   tdd_tx_dp_off_1_s;\n  wire   [21:0]   tdd_tx_dp_off_2_s;\n\n\n  assign  tdd_counter_status = tdd_counter;\n"], ["hdl/library/common/ad_tdd_control.v@187:197", "  // internal signals\n\n  wire   [21:0]   tdd_tx_dp_on_1_s;\n  wire   [21:0]   tdd_tx_dp_on_2_s;\n  wire   [21:0]   tdd_tx_dp_off_1_s;\n  wire   [21:0]   tdd_tx_dp_off_2_s;\n\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // ***************************************************************************\n"]], "Diff Content": {"Delete": [[191, "  wire   [21:0]   tdd_tx_dp_off_1_s;\n"]], "Add": []}}