{
  "projectId": 3052,
  "stationId": 4729,
  "problemBankId": 1928,
  "problemBankCreatedBy": "planning@bits.com",
  "stationCreatedBy": "planning@bits.com",
  "stationCreatedStudentName": null,
  "isStationCreatedByStudent": false,
  "title": "Intern, Electronic Hardware",
  "description": "<p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Title: Intern, Electronic Hardware</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Description:&nbsp;</strong></p><ul><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Represents hardware team as a single point of contact for cross functional engineering team for product specific hardware development initiatives</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Defines and manages changes to hardware product requirements and leads product feasibility assessment activities.</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Drives selection of major components considering competing constraints such as costing, performance, reliability, availability etc.</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Proactively assesses and de-risks high severity failure modes during the design phase to achieve industry leading product reliability</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Performs worst case design simulations / calculations &amp; prototype studies to ensure compliance to requirements</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Defines and communicates HW-SW, HW-Mechanical interface requirements and constraints (for example PCB sizing constraints)</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Assesses and communicates risks associated with design trade-offs</span></li></ul><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Skill sets:&nbsp;</strong></p><ul><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Supports development of manufacturing SOPs (standard operating procedures) and EOL (end-of-line) test rigs</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Defines hardware verification plan and performs V&amp;V activities</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Leads design implementation activities working closely with ECAD/MCAD engineers</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Represents HW team for RCA activities and ensures implementation of CAPA during the complete HW product lifecycle</span></li></ul><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Traits expectation:&nbsp;</strong></p><ul><li class=\"ql-align-justify\"><span style=\"background-color: rgb(255, 255, 255); color: rgb(0, 0, 0);\">Proactively identifies and implements opportunities to minimize BOM cost and improve product robustness and reliability</span></li><li class=\"ql-align-justify\"><span style=\"background-color: rgb(255, 255, 255); color: rgb(0, 0, 0);\">Technically mentors team members</span></li><li class=\"ql-align-justify\"><span style=\"background-color: rgb(255, 255, 255); color: rgb(0, 0, 0);\">Conducts internal product training &amp; sharing of LLBP and technical knowhow</span></li></ul><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Expected learning:&nbsp;</strong></p><ul><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Requirements analysis</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Product architecture definition, Component selection</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Design calculation &amp; simulation, Worst Case Analysis, Component derating</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Thermal analysis, Signal Integrity Analysis</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Functional/Piece Part FMEA, DRBFM</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">PCB design, DFM, DFT, DFR aspects</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Usage of lab equipment like DSO/MSO, Function generators, Power supplies etc.</span></li></ul><p class=\"ql-align-justify\"><br></p>",
  "pstypeId": 2,
  "batchId": 16,
  "semesterId": 2,
  "salutation": "Mr.",
  "mentorName": "",
  "mentorEmailId": "",
  "mentorContactNumber": "",
  "discViewModels": [
    {
      "projectId": 3052,
      "projectDisciplineId": 6339,
      "projectDisciplineCodes": "AnyA3,AnyA8,AnyAA,A3,A8,AA",
      "discCodesPerProject": "AnyA3,AnyA8,AnyAA,A3,A8,AA",
      "graduationTypeIds": [
        1
      ],
      "anySingle": false,
      "anyDual": false,
      "anyEither": false,
      "anyHigher": false,
      "anyDegree": false
    }
  ],
  "projectDiscipline": [
    {
      "projectDisciplineId": 6339,
      "projectId": 3052,
      "degreeTypeId": 3,
      "firstDegree": 1,
      "higherDegree": 0,
      "cgpamin": 7,
      "cgpamax": 10,
      "freshRequirement": 2,
      "totalRequirement": 4,
      "maleRequirement": 0,
      "femaleRequirement": 0,
      "continuingStudent": 0,
      "disciplineCodes": "AnyA3,AnyA8,AnyAA,A3,A8,AA",
      "graduationTypeIds": [
        0,
        1
      ],
      "degree": "Both",
      "continuingStudentCount": 0,
      "continuingStudentIds": null,
      "conditionalOffer": 1,
      "conditionalOfferCount": 2,
      "otherConstraint": 0,
      "otherConstraintCount": 0,
      "otherSuggestedStation": 0,
      "anyDualDegree": 0,
      "disciplineDetails": [
        {
          "projectDisciplineDetailId": 19030,
          "projectDisciplineId": 6339,
          "graduationTypeId": 0,
          "disciplineId": null,
          "discipline2Id": 3
        },
        {
          "projectDisciplineDetailId": 19031,
          "projectDisciplineId": 6339,
          "graduationTypeId": 0,
          "disciplineId": null,
          "discipline2Id": 13
        },
        {
          "projectDisciplineDetailId": 19032,
          "projectDisciplineId": 6339,
          "graduationTypeId": 0,
          "disciplineId": null,
          "discipline2Id": 14
        },
        {
          "projectDisciplineDetailId": 19033,
          "projectDisciplineId": 6339,
          "graduationTypeId": 1,
          "disciplineId": 3,
          "discipline2Id": null
        },
        {
          "projectDisciplineDetailId": 19034,
          "projectDisciplineId": 6339,
          "graduationTypeId": 1,
          "disciplineId": 13,
          "discipline2Id": null
        },
        {
          "projectDisciplineDetailId": 19035,
          "projectDisciplineId": 6339,
          "graduationTypeId": 1,
          "disciplineId": 14,
          "discipline2Id": null
        }
      ],
      "selectedContinuingStudentList": null,
      "conditionalOfferStudents": null
    }
  ],
  "projectElective": [],
  "projectFacility": [
    {
      "projectFacilityId": 2931,
      "projectId": 3052,
      "officeStartTime": "09:00:00",
      "officeEndTime": "18:00:00",
      "weekHolidays": "Saturday,Sunday",
      "ugstipend": 30000,
      "pgstipend": 0,
      "scholarship": null,
      "currency": "INR",
      "subsidizedLunch": 2,
      "boysAccommodation": 0,
      "girlsAccommodation": 0,
      "accomodationAddress": "",
      "ta": 2,
      "da": 2,
      "conveyance": 2,
      "medical": 2,
      "travels": 2,
      "others": "",
      "boysAccomodationAddress1": "",
      "boysAccomodationAddress2": "",
      "boysAccomodationCity": null,
      "boysAccomodationState": null,
      "boysAccomodationCountry": null,
      "boysAccomodationPincode": "",
      "girlsAccomodationAddress1": "",
      "girlsAccomodationAddress2": "",
      "girlsAccomodationCity": null,
      "girlsAccomodationState": null,
      "girlsAccomodationCountry": null,
      "girlsAccomodationPincode": "",
      "createdBy": "planning@bits.com",
      "createdDate": "2024-10-28T10:20:00",
      "modifiedBy": "planning@bits.com",
      "modifiedDate": "2024-11-17T12:31:17",
      "girlsAccomodationOtherCityName": null,
      "boysAccomodationOtherCityName": null,
      "girlsAccomodationCityName": null,
      "boysAccomodationCityName": null,
      "mode": "Online",
      "otherMode": ""
    }
  ],
  "projectSkill": [
    {
      "projectSkillId": 60289,
      "projectId": 3052,
      "skillId": 117
    },
    {
      "projectSkillId": 60290,
      "projectId": 3052,
      "skillId": 271
    },
    {
      "projectSkillId": 60291,
      "projectId": 3052,
      "skillId": 41
    },
    {
      "projectSkillId": 60292,
      "projectId": 3052,
      "skillId": 42
    }
  ],
  "projectAcademicDomain": [
    {
      "projectId": 3052,
      "projectDomainId": 4427,
      "academicDomainId": 292
    }
  ],
  "projectSubjectAreaSpecifics": [],
  "projectAcademicSubDomain": [
    {
      "projectSubDomainId": 4060,
      "projectId": 3052,
      "academicSubDomainId": 515
    }
  ],
  "projectSubjectArea": [],
  "continuingStudents": null
}