<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>DDC_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>config</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="config"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.CONFIG.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.CONFIG.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.CONFIG.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>config_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CONFIG_ACLK.ASSOCIATED_BUSIF">config:out</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CONFIG_ACLK.ASSOCIATED_RESET">config_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>config_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>config_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CONFIG_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>config</spirit:name>
      <spirit:addressBlock>
        <spirit:name>config_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.CONFIG.CONFIG_REG.OFFSET_BASE_PARAM">C_config_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.CONFIG.CONFIG_REG.OFFSET_HIGH_PARAM">C_config_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>DDC_2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>660019e1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>DDC_2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>660019e1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ad901fa4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0b44e5f5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>o_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_config_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_config_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_config_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_config_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_config_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_config_DATA_WIDTH</spirit:name>
        <spirit:displayName>C config DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_config_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_config_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C config ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_config_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filt2_float.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filt1_float.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/lpf_stage2/lpf_stage2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_decimator_1/u_dec64_ip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/lpf_stage1/lpf_stage1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_decimator_1/u_dec40_ip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/oscillator/oscillator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_test_src/u_dds</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/oscillator_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mixer_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mixer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/decimator_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/decimator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DDC_2_v1_0_config.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DDC_2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_81aa5da9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filt2_float.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filt1_float.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/lpf_stage2/lpf_stage2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_decimator_1/u_dec64_ip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/lpf_stage1/lpf_stage1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_decimator_1/u_dec40_ip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/oscillator/oscillator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u_test_src/u_dds</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/oscillator_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mixer_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mixer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/decimator_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/decimator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DDC_2_v1_0_config.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DDC_2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/DDC_2_v1_0/data/DDC_2.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DDC_2_v1_0/data/DDC_2.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DDC_2_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DDC_2_v1_0/src/DDC_2.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DDC_2_v1_0/src/DDC_2.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/DDC_2_v1_0/src/DDC_2_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/DDC_2_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0b44e5f5</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Digital Downconverter Peripheral</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_config_DATA_WIDTH</spirit:name>
      <spirit:displayName>C config DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_config_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_config_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_config_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C config ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_config_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_config_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_config_BASEADDR</spirit:name>
      <spirit:displayName>C config BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_config_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_config_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_config_HIGHADDR</spirit:name>
      <spirit:displayName>C config HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_config_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_config_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">DDC_2_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>DDC_2_v1.0</xilinx:displayName>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-18T00:39:27Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23e7c2f0_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f801a28_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34021336_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1555e4b0_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6531d419_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f3b0706_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@649c6ab8_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71693ef7_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46f439ad_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1564918d_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f127561_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74f94cb3_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7331e5fc_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f0fa9b2_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2addc3b_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21beda31_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56383d05_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69299d2a_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ba1812f_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64496c0_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@152e512c_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61f4ab6d_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8883d1_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fae42f3_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78d0d27a_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f42f621_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e98ed8a_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d743829_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6765fed2_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10802cc2_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fe9c7be_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@130e096d_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a185048_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@210fb41_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c305147_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6086e318_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bf5220b_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7182ce1e_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41b588c6_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7907ccb5_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@210e1e57_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ae40a2_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@346159d7_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@573af1db_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@463f46ed_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7108b650_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f487f19_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d1a566_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@454989d2_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cb64abe_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55f1f72a_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27bed1bb_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b57a9a7_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6697cf06_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47251f92_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1808033_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@284c07fc_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57cfd5fd_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@159accf3_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55d7e6a1_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dde3e6a_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77904138_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77711ec3_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63377d3f_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@626b1006_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1add2130_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4822db89_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68f4c232_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9de143_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d811311_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad2198d_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b52507_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f10bd06_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42946fb4_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25485263_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27dc6094_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9525f12_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@502c73d5_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@730e4207_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b7141be_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cf15a7b_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f3498a6_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75fad836_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5875c3f_ARCHIVE_LOCATION">d:/Windows Files/Documents/JHEP/FPGA_SoC_Design/Projects/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e7d5e45_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e9b5992_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50bf732d_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5049d404_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5215b30b_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fa1affa_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@503e7d53_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b069d77_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@230e555d_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1784e868_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e0d0028_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@85b149c_ARCHIVE_LOCATION">d:/radio_periph_lab/ip_repo/DDC_2_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6be32c09"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="d49eec53"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d6d21e96"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9b73e166"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="c3caba8b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c178eb74"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
