<profile>

<section name = "Vivado HLS Report for 'pyrconstuct_top_Loop_5_proc'" level="0">
<item name = "Date">Fri Feb 12 16:58:25 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">PyramidCon_x</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 2.96, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">514, 514, 514, 514, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">512, 512, 2, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 49</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 12</column>
<column name="Register">-, -, 19, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_93_p2">+, 0, 0, 10, 10, 1</column>
<column name="p_Val2_2_fu_157_p2">+, 0, 0, 15, 15, 15</column>
<column name="p_Val2_s_fu_125_p2">+, 0, 0, 15, 15, 15</column>
<column name="ap_sig_bdd_189">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_190">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_193">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_56">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_fu_87_p2">icmp, 0, 0, 4, 10, 11</column>
<column name="ap_sig_bdd_73">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY">1, 2, 1, 2</column>
<column name="i7_reg_76">10, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_pyrFilOut_V_M_imag_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond_reg_173">1, 0, 1, 0</column>
<column name="i7_reg_76">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pyrconstuct_top_Loop_5_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pyrconstuct_top_Loop_5_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pyrconstuct_top_Loop_5_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pyrconstuct_top_Loop_5_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pyrconstuct_top_Loop_5_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pyrconstuct_top_Loop_5_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pyrconstuct_top_Loop_5_proc, return value</column>
<column name="ifftPyrOut_dout">in, 48, ap_fifo, ifftPyrOut, pointer</column>
<column name="ifftPyrOut_empty_n">in, 1, ap_fifo, ifftPyrOut, pointer</column>
<column name="ifftPyrOut_read">out, 1, ap_fifo, ifftPyrOut, pointer</column>
<column name="pyrFilOut_V_M_real_V_TDATA">out, 24, axis, pyrFilOut_V_M_real_V, pointer</column>
<column name="pyrFilOut_V_M_real_V_TVALID">out, 1, axis, pyrFilOut_V_M_real_V, pointer</column>
<column name="pyrFilOut_V_M_real_V_TREADY">in, 1, axis, pyrFilOut_V_M_real_V, pointer</column>
<column name="pyrFilOut_V_M_imag_V_TDATA">out, 24, axis, pyrFilOut_V_M_imag_V, pointer</column>
<column name="pyrFilOut_V_M_imag_V_TVALID">out, 1, axis, pyrFilOut_V_M_imag_V, pointer</column>
<column name="pyrFilOut_V_M_imag_V_TREADY">in, 1, axis, pyrFilOut_V_M_imag_V, pointer</column>
</table>
</item>
</section>
</profile>
