

================================================================
== Vivado HLS Report for 'GaussianBlur'
================================================================
* Date:           Wed Jan  6 15:36:47 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.298|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  265217|  265217|  265217|  265217|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  265216|  265216|       518|          -|          -|   512|    no    |
        | + Loop 1.1  |     515|     515|         5|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   682|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        2|      -|      0|     0|
|Multiplexer      |        -|      -|      -|    99|
|Register         |        0|      -|    480|    32|
+-----------------+---------+-------+-------+------+
|Total            |        2|      0|    480|   813|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        5|      0|      3|    10|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buf_U  |GaussianBlur_lineeOg  |        2|  0|   0|   512|   40|     1|        20480|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        2|  0|   0|   512|   40|     1|        20480|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |pix_gauss_2_0_1_i_fu_403_p2       |     +    |      0|  0|  18|          11|          11|
    |pix_gauss_2_0_2_i_fu_447_p2       |     +    |      0|  0|  20|          13|          13|
    |pix_gauss_2_1_1_i_fu_837_p2       |     +    |      0|  0|  22|          15|          15|
    |pix_gauss_2_1_i_fu_816_p2         |     +    |      0|  0|  11|          14|          14|
    |pix_gauss_2_4_4_i_fu_1139_p2      |     +    |      0|  0|  11|          16|          16|
    |tmp10_fu_1096_p2                  |     +    |      0|  0|  22|          15|          15|
    |tmp11_fu_1070_p2                  |     +    |      0|  0|  21|          14|          14|
    |tmp12_fu_631_p2                   |     +    |      0|  0|  20|          13|          13|
    |tmp13_fu_647_p2                   |     +    |      0|  0|  20|          13|          13|
    |tmp14_fu_637_p2                   |     +    |      0|  0|  18|          11|          11|
    |tmp15_fu_1086_p2                  |     +    |      0|  0|  19|          12|          12|
    |tmp16_fu_653_p2                   |     +    |      0|  0|  18|          11|          11|
    |tmp17_fu_669_p2                   |     +    |      0|  0|  18|          11|          11|
    |tmp18_fu_659_p2                   |     +    |      0|  0|  16|           9|           9|
    |tmp1_fu_806_p2                    |     +    |      0|  0|  18|          11|          11|
    |tmp2_fu_1131_p2                   |     +    |      0|  0|  11|          16|          16|
    |tmp3_fu_1125_p2                   |     +    |      0|  0|  11|          16|          16|
    |tmp4_fu_1116_p2                   |     +    |      0|  0|  11|          16|          16|
    |tmp5_fu_1033_p2                   |     +    |      0|  0|  22|          15|          15|
    |tmp6_fu_1058_p2                   |     +    |      0|  0|  11|          16|          16|
    |tmp7_fu_1039_p2                   |     +    |      0|  0|  11|          16|          16|
    |tmp8_fu_1048_p2                   |     +    |      0|  0|  21|          14|          14|
    |tmp9_fu_625_p2                    |     +    |      0|  0|  20|          13|          13|
    |tmp_110_2_2_i_fu_959_p2           |     +    |      0|  0|  21|          14|          14|
    |tmp_fu_800_p2                     |     +    |      0|  0|  11|          14|          14|
    |xi_fu_263_p2                      |     +    |      0|  0|  17|          10|           1|
    |yi_fu_251_p2                      |     +    |      0|  0|  17|          10|           1|
    |tmp_110_0_2_i_fu_437_p2           |     -    |      0|  0|  19|          12|          12|
    |tmp_110_1_2_i_fu_865_p2           |     -    |      0|  0|  21|          14|          14|
    |tmp_110_2_1_i_fu_927_p2           |     -    |      0|  0|  21|          14|          14|
    |tmp_110_2_3_i_fu_991_p2           |     -    |      0|  0|  21|          14|          14|
    |tmp_110_2_4_i_fu_501_p2           |     -    |      0|  0|  19|          12|          12|
    |tmp_110_2_i_fu_895_p2             |     -    |      0|  0|  19|          12|          12|
    |tmp_110_3_2_i_fu_1023_p2          |     -    |      0|  0|  21|          14|          14|
    |tmp_110_4_2_i_fu_599_p2           |     -    |      0|  0|  19|          12|          12|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state7_pp0_stage0_iter4  |    and   |      0|  0|   8|           1|           1|
    |tmp_66_i_fu_257_p2                |   icmp   |      0|  0|  13|          10|          11|
    |tmp_i_fu_245_p2                   |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 682|         488|         473|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |fifo1_blk_n              |   9|          2|    1|          2|
    |fifo2_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xi_i_reg_234             |   9|          2|   10|         20|
    |yi_i_reg_223             |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|   27|         57|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |line_buf_addr_reg_1293      |   9|   0|    9|          0|
    |pix_gauss_2_0_2_i_reg_1346  |  13|   0|   13|          0|
    |pix_gauss_2_1_1_i_reg_1376  |  15|   0|   15|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp10_reg_1396              |  15|   0|   15|          0|
    |tmp12_reg_1356              |   9|   0|   13|          4|
    |tmp13_reg_1361              |  11|   0|   13|          2|
    |tmp16_reg_1366              |   9|   0|   11|          2|
    |tmp17_reg_1371              |  11|   0|   11|          0|
    |tmp5_reg_1386               |  12|   0|   15|          3|
    |tmp6_reg_1391               |  15|   0|   16|          1|
    |tmp9_reg_1351               |  12|   0|   13|          1|
    |tmp_110_1_2_i_reg_1381      |  11|   0|   14|          3|
    |tmp_66_i_reg_1284           |   1|   0|    1|          0|
    |tmp_71_i_reg_1401           |   8|   0|    8|          0|
    |window_buf_0_1_5_fu_114     |   8|   0|    8|          0|
    |window_buf_0_1_fu_110       |   8|   0|    8|          0|
    |window_buf_0_2_fu_118       |   8|   0|    8|          0|
    |window_buf_0_3_1_reg_1299   |   8|   0|    8|          0|
    |window_buf_0_3_fu_122       |   8|   0|    8|          0|
    |window_buf_0_4_reg_1341     |   8|   0|    8|          0|
    |window_buf_1_1_5_fu_130     |   8|   0|    8|          0|
    |window_buf_1_1_6_reg_1304   |   8|   0|    8|          0|
    |window_buf_1_1_fu_126       |   8|   0|    8|          0|
    |window_buf_1_2_1_reg_1310   |   8|   0|    8|          0|
    |window_buf_1_2_fu_134       |   8|   0|    8|          0|
    |window_buf_1_3_fu_138       |   8|   0|    8|          0|
    |window_buf_2_1_5_fu_146     |   8|   0|    8|          0|
    |window_buf_2_1_6_reg_1316   |   8|   0|    8|          0|
    |window_buf_2_1_fu_142       |   8|   0|    8|          0|
    |window_buf_2_2_1_reg_1323   |   8|   0|    8|          0|
    |window_buf_2_2_fu_150       |   8|   0|    8|          0|
    |window_buf_2_3_1_reg_1329   |   8|   0|    8|          0|
    |window_buf_2_3_fu_154       |   8|   0|    8|          0|
    |window_buf_3_1_1_fu_162     |   8|   0|    8|          0|
    |window_buf_3_1_fu_158       |   8|   0|    8|          0|
    |window_buf_3_2_1_reg_1335   |   8|   0|    8|          0|
    |window_buf_3_2_fu_166       |   8|   0|    8|          0|
    |window_buf_3_3_fu_170       |   8|   0|    8|          0|
    |window_buf_4_1_1_fu_178     |   8|   0|    8|          0|
    |window_buf_4_1_fu_174       |   8|   0|    8|          0|
    |window_buf_4_2_fu_182       |   8|   0|    8|          0|
    |window_buf_4_3_fu_186       |   8|   0|    8|          0|
    |xi_i_reg_234                |  10|   0|   10|          0|
    |yi_i_reg_223                |  10|   0|   10|          0|
    |yi_reg_1279                 |  10|   0|   10|          0|
    |tmp_66_i_reg_1284           |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 480|  32|  433|         16|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_start       |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|start_full_n   |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_done        | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_idle        | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_ready       | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|start_out      | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|start_write    | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|fifo1_dout     |  in |    8|   ap_fifo  |     fifo1    |    pointer   |
|fifo1_empty_n  |  in |    1|   ap_fifo  |     fifo1    |    pointer   |
|fifo1_read     | out |    1|   ap_fifo  |     fifo1    |    pointer   |
|fifo2_din      | out |    8|   ap_fifo  |     fifo2    |    pointer   |
|fifo2_full_n   |  in |    1|   ap_fifo  |     fifo2    |    pointer   |
|fifo2_write    | out |    1|   ap_fifo  |     fifo2    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

