m255
K3
13
cModel Technology
Z0 dG:\Sem 5\DSD\Individulal Project\Final Design\32bit-Floating-Point-ALU-Design-Using-FPGA\fp_muliplier
vbinary_div_tb
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 I^]0VUMa0T2>HzhFjaAN5f0
Z3 Vi2Cnzb3:FGSQ2I<P1A0=m2
S1
Z4 dG:\Sem 5\DSD\Individulal Project\Final Design\32bit-Floating-Point-ALU-Design-Using-FPGA\fp_division
Z5 w1727413089
Z6 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/extended_div_tb.sv
Z7 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/extended_div_tb.sv
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 o-work work -sv -O0
Z10 !s100 MR1ikG?QF7M;9?oNoNME[2
Z11 !s105 extended_div_tb_sv_unit
Z12 !s108 1727413105.449000
Z13 !s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/extended_div_tb.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/extended_div_tb.sv|
!i10b 1
!s85 0
!s101 -O0
vbinary_division
R1
Z15 I>SVZD^z;Z4MC0b2Ze7`D22
Z16 VdSVf49XEEd_bEDZ9D0FXX3
Z17 !s105 fp_division_sv_unit
S1
R4
Z18 w1727414810
Z19 Fbinary_division.sv
Z20 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/fp_division.sv
Z21 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/fp_division.sv
L0 1
R8
r1
31
Z22 !s108 1727420984.754000
Z23 !s107 binary_division.sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/fp_division.sv|
Z24 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/fp_division.sv|
R9
Z25 !s100 9gdP^mnUZT82Fb<Q4mA?>1
!i10b 1
!s85 0
!s101 -O0
vbinary_division_tb
R1
Z26 !s100 AOPEgKG;g8LfzHb9Sn79S0
Z27 Ig7B@]0c0Z5B@V;84@G9mE2
Z28 V>aNjAOY8@;:e:?_>2=5>R1
Z29 !s105 binary_division_tb_sv_unit
S1
R4
Z30 w1727409315
Z31 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/binary_division_tb.sv
Z32 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/binary_division_tb.sv
L0 1
R8
r1
31
Z33 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/binary_division_tb.sv|
R9
Z34 !s108 1727420984.645000
Z35 !s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/binary_division_tb.sv|
!i10b 1
!s85 0
!s101 -O0
vextended_div
R1
Z36 !s100 KRPO;;X=>k0mL1>DK^<Cf3
Z37 I_^YZfXO9z1U;Z;b^7nNGV1
Z38 VKia8:^@Q^d?K?P43>X0TA2
Z39 !s105 extended_div_sv_unit
S1
R4
Z40 w1727420787
Z41 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/extended_div.sv
Z42 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/extended_div.sv
L0 1
R8
r1
31
Z43 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/extended_div.sv|
R9
!i10b 1
!s85 0
Z44 !s108 1727420985.051000
Z45 !s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/extended_div.sv|
!s101 -O0
vextended_div_tb
R1
!i10b 1
!s100 5[6GYZ?XOST<^nO61N>gl0
IDR?]ibSMml1^GLVV8IbW32
Z46 VRYXJzb?fD1iN?MKE8K]<a3
R11
S1
R4
w1727420851
R6
R7
L0 1
R8
r1
!s85 0
31
!s108 1727420985.176000
!s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/extended_div_tb.sv|
R14
!s101 -O0
R9
vfp_division
R1
Z47 !s100 nYlbP^bY5PBUm[N73n7iE2
Z48 IlMoidG>WDXo]H4NUkPioC3
Z49 ValV`d6`SK=ZO1S7IB9dD00
R17
S1
R4
Z50 w1727376365
R20
R21
L0 3
R8
r1
31
R22
R23
R24
R9
!i10b 1
!s85 0
!s101 -O0
vfp_division_tb
R1
Z51 !s100 oAXaC^oa3iWcOB9KdlJd22
Z52 I9;jg1lRIfDZ:TZcIEAah;3
Z53 Vf^UlF0OXj?b3f>nZi5fe[0
Z54 !s105 fp_division_tb_sv_unit
S1
R4
Z55 w1727414988
Z56 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/fp_division_tb.sv
Z57 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/fp_division_tb.sv
L0 3
R8
r1
31
Z58 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/fp_division_tb.sv|
R9
Z59 !s108 1727420984.941000
Z60 !s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_division/fp_division_tb.sv|
!i10b 1
!s85 0
!s101 -O0
