Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Fri Jul 18 14:55:29 2025
| Host         : pool08.ifm.uni-ulm.de running 64-bit Rocky Linux 9.6 (Blue Onyx)
| Command      : report_clock_networks -file ./exc_clock_networks.txt
| Design       : global_toplevel
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Clock Networks Report


Constrained Clocks
-------------------

Clock CLK125_CLK (125MHz)(endpoints: 250 clock, 0 nonclock)
Port CLK125M


Unconstrained Clocks
-------------------

Clock Q (endpoints: 6 clock, 2 nonclock)
FDRE/Q (LCD_CONTROLLER_INST/lcd_clocks/clock_intern_reg)

Clock Q (endpoints: 1 clock, 7 nonclock)
FDRE/Q (LCD_CONTROLLER_INST/lcd_controller/pulse_was_sent_reg)

Clock Q (endpoints: 25 clock, 0 nonclock)
FDSE/Q (LCD_CONTROLLER_INST/state_machine_signals/state_changed_reg)

Clock Q (endpoints: 16 clock, 33 nonclock)
FDRE/Q (LCD_CONTROLLER_INST/state_machine_states/new_state_reg)

