$date
	Thu Mar 16 14:22:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module alu_tb $end
$scope module myALU $end
$var wire 32 ! DATA1 [31:0] $end
$var wire 32 " DATA2 [31:0] $end
$var wire 32 # INTER_AND [31:0] $end
$var wire 32 $ INTER_FWD [31:0] $end
$var wire 32 % INTER_OR [31:0] $end
$var wire 32 & INTER_XOR [31:0] $end
$var wire 6 ' SELECT [5:0] $end
$var wire 32 ( INTER_SUB [31:0] $end
$var wire 32 ) INTER_SRL [31:0] $end
$var wire 32 * INTER_SRA [31:0] $end
$var wire 32 + INTER_SLTU [31:0] $end
$var wire 32 , INTER_SLT [31:0] $end
$var wire 32 - INTER_SLL [31:0] $end
$var wire 32 . INTER_REMU [31:0] $end
$var wire 32 / INTER_REM [31:0] $end
$var wire 32 0 INTER_MULHU [31:0] $end
$var wire 32 1 INTER_MULHSU [31:0] $end
$var wire 32 2 INTER_MUL [31:0] $end
$var wire 32 3 INTER_DIV [31:0] $end
$var wire 32 4 INTER_ADD [31:0] $end
$var reg 32 5 RESULT [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 5
b101 4
b0 3
b110 2
b110 1
b110 0
b10 /
b10 .
b10000 -
b1 ,
b1 +
b0 *
b0 )
b11111111111111111111111111111111 (
b0 '
b1 &
b11 %
b11 $
b10 #
b11 "
b10 !
$end
#100
b10000 5
b1 '
#200
b1 5
b10 '
#300
b11 '
#400
b100 '
#500
b0 5
b101 '
#600
b11 5
b110 '
#700
b10 5
b111 '
#800
b110 5
b1000 '
#900
b1001 '
#1000
b1010 '
#1100
b1011 '
#1200
b0 5
b1100 '
#1300
b10 5
b1101 '
#1400
b1111 '
#1500
b11111111111111111111111111111111 5
b10000 '
#1600
b0 5
b10101 '
#1700
b11111 '
