
*** Running vivado
    with args -log audio_mixer_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source audio_mixer_wrapper.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source audio_mixer_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/ip/audio_mixer_processing_system7_0_0/audio_mixer_processing_system7_0_0.xdc] for cell 'audio_mixer_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/ip/audio_mixer_processing_system7_0_0/audio_mixer_processing_system7_0_0.xdc] for cell 'audio_mixer_i/processing_system7_0/inst'
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/ip/audio_mixer_rst_processing_system7_0_100M_0/audio_mixer_rst_processing_system7_0_100M_0_board.xdc] for cell 'audio_mixer_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/ip/audio_mixer_rst_processing_system7_0_100M_0/audio_mixer_rst_processing_system7_0_100M_0_board.xdc] for cell 'audio_mixer_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/ip/audio_mixer_rst_processing_system7_0_100M_0/audio_mixer_rst_processing_system7_0_100M_0.xdc] for cell 'audio_mixer_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/ip/audio_mixer_rst_processing_system7_0_100M_0/audio_mixer_rst_processing_system7_0_100M_0.xdc] for cell 'audio_mixer_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.820 ; gain = 271.223 ; free physical = 5674 ; free virtual = 14661
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -120 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1185.832 ; gain = 5.012 ; free physical = 5669 ; free virtual = 14657
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129f179f7

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1636.340 ; gain = 0.000 ; free physical = 5323 ; free virtual = 14311

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 57 cells.
Phase 2 Constant Propagation | Checksum: 12321b500

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1636.340 ; gain = 0.000 ; free physical = 5322 ; free virtual = 14310

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 287 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 435 unconnected cells.
Phase 3 Sweep | Checksum: c2c2ea78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1636.340 ; gain = 0.000 ; free physical = 5322 ; free virtual = 14310

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1636.340 ; gain = 0.000 ; free physical = 5322 ; free virtual = 14310
Ending Logic Optimization Task | Checksum: c2c2ea78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1636.340 ; gain = 0.000 ; free physical = 5322 ; free virtual = 14310
Implement Debug Cores | Checksum: 187b9f348
Logic Optimization | Checksum: 187b9f348

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 12ee66acf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1638.340 ; gain = 0.000 ; free physical = 5310 ; free virtual = 14298
Ending Power Optimization Task | Checksum: 12ee66acf

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1638.340 ; gain = 2.000 ; free physical = 5310 ; free virtual = 14298
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1638.340 ; gain = 461.520 ; free physical = 5310 ; free virtual = 14298
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1670.355 ; gain = 0.000 ; free physical = 5309 ; free virtual = 14298
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/audio-mixer.runs/impl_1/audio_mixer_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -120 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 8b8813e7

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1672.355 ; gain = 0.000 ; free physical = 5302 ; free virtual = 14291

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1672.355 ; gain = 0.000 ; free physical = 5302 ; free virtual = 14291
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1672.355 ; gain = 0.000 ; free physical = 5302 ; free virtual = 14291

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 511a382b

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1672.355 ; gain = 0.000 ; free physical = 5302 ; free virtual = 14291
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 511a382b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5299 ; free virtual = 14288

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 511a382b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5299 ; free virtual = 14288

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: e537ec88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5299 ; free virtual = 14288
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 195d4a29d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5299 ; free virtual = 14288

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 24731afda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5312 ; free virtual = 14286
Phase 2.2.1 Place Init Design | Checksum: 29f03c636

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5312 ; free virtual = 14286
Phase 2.2 Build Placer Netlist Model | Checksum: 29f03c636

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5312 ; free virtual = 14286

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 29f03c636

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5312 ; free virtual = 14286
Phase 2.3 Constrain Clocks/Macros | Checksum: 29f03c636

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5312 ; free virtual = 14286
Phase 2 Placer Initialization | Checksum: 29f03c636

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.355 ; gain = 26.000 ; free physical = 5312 ; free virtual = 14286

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 165c20233

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5302 ; free virtual = 14277

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 165c20233

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5302 ; free virtual = 14277

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19e27ff3f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5302 ; free virtual = 14277

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1afa8d810

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5302 ; free virtual = 14277

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1afa8d810

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5302 ; free virtual = 14277

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 11eb643d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5302 ; free virtual = 14277

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 214da2c07

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5302 ; free virtual = 14277

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1aa937c51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1aa937c51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1aa937c51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1aa937c51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271
Phase 4.6 Small Shape Detail Placement | Checksum: 1aa937c51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1aa937c51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271
Phase 4 Detail Placement | Checksum: 1aa937c51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1536eae74

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1536eae74

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.065. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 13f6a9250

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271
Phase 5.2.2 Post Placement Optimization | Checksum: 13f6a9250

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271
Phase 5.2 Post Commit Optimization | Checksum: 13f6a9250

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 13f6a9250

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 13f6a9250

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 13f6a9250

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271
Phase 5.5 Placer Reporting | Checksum: 13f6a9250

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 176f45928

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 176f45928

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271
Ending Placer Task | Checksum: a1da4578

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.363 ; gain = 42.008 ; free physical = 5296 ; free virtual = 14271
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.363 ; gain = 44.000 ; free physical = 5296 ; free virtual = 14271
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1714.363 ; gain = 0.000 ; free physical = 5291 ; free virtual = 14270
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1714.363 ; gain = 0.000 ; free physical = 5293 ; free virtual = 14269
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1714.363 ; gain = 0.000 ; free physical = 5293 ; free virtual = 14268
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1714.363 ; gain = 0.000 ; free physical = 5292 ; free virtual = 14268
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -120 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4f9da493

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1774.023 ; gain = 59.660 ; free physical = 5177 ; free virtual = 14152

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4f9da493

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1779.023 ; gain = 64.660 ; free physical = 5176 ; free virtual = 14152

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 4f9da493

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1794.023 ; gain = 79.660 ; free physical = 5161 ; free virtual = 14137
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17c512428

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14111
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.099  | TNS=0.000  | WHS=-0.202 | THS=-38.280|

Phase 2 Router Initialization | Checksum: eb56acb1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14111

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d684a590

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14111

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1786d712a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14111
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.780  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 183f1c7fe

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14111

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 19a853e7e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.780  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 206692265

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110
Phase 4 Rip-up And Reroute | Checksum: 206692265

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1397ae632

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.895  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1397ae632

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1397ae632

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110
Phase 5 Delay and Skew Optimization | Checksum: 1397ae632

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 15bcc78ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.895  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1b63aac73

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.278347 %
  Global Horizontal Routing Utilization  = 0.348208 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a62ef738

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a62ef738

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 188a7d5e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.895  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 188a7d5e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1820.078 ; gain = 105.715 ; free physical = 5135 ; free virtual = 14110
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1828.082 ; gain = 0.000 ; free physical = 5130 ; free virtual = 14110
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/audio-mixer.runs/impl_1/audio_mixer_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -120 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer AC_GPIO1_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are AC_GPIO1_IBUF.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./audio_mixer_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2132.230 ; gain = 280.125 ; free physical = 4824 ; free virtual = 13805
INFO: [Common 17-206] Exiting Vivado at Fri Apr 29 12:43:02 2016...
