{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v"
  },
  "hierTree": [
      {
          "file": "0",
          "internalSignals": [
              {
                  "name": "j",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rce_a_Array[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rce_b_Array[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rq_a_Array[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rq_b_Array[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wce_a_Array[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wce_b_Array[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "moduleInsts": [
              {
                   "file": "0",
                   "instName": "genblk1[0].dpram_16x2048_submodule",
                   "line": 49,
                   "module":  "dpram_16x2048_submodule",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "AWIDTH",
                  "value": 0 
              },
              {
                  "name": "DWIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rce_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_a",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rq_a",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wce_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wd_a",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rce_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_b",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rq_b",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wce_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wd_b",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "id",
                  "range": {
                      "lsb": 0,
                      "msb": -1
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "dpram_16x2048"
      }
  ],
  "modules": {
      "dpram_16x2048_submodule": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 86,
          "module": "dpram_16x2048_submodule",
          "parameters": [
              {
                  "name": "AWIDTH",
                  "value": 0 
              },
              {
                  "name": "DWIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rce_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_a",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rq_a",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wce_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wd_a",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rce_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_b",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rq_b",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wce_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wd_b",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
