/*
 * File: FMS_data.c
 *
 * Code generated for Simulink model 'FMS'.
 *
 * Model version                  : 1.710
 * Simulink Coder version         : 9.0 (R2018b) 24-May-2018
 * C/C++ source code generated on : Mon Sep 14 08:38:14 2020
 *
 * Target selection: ert.tlc
 * Embedded hardware selection: ARM Compatible->ARM Cortex
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#include "FMS.h"
#include "FMS_private.h"

/* Invariant block signals (default storage) */
const ConstB_FMS_T FMS_ConstB = {
  { 0.0F, 0.0F, 1.0F },                /* '<S125>/VecConcentate3' */
  0.0016F,                             /* '<S61>/Square' */
  0.0201061927F,                       /* '<S61>/Multiply' */
  -12.566371F,                         /* '<S61>/Gain4' */
  0.0016F,                             /* '<S60>/Square' */
  0.0201061927F,                       /* '<S60>/Multiply' */
  -12.566371F,                         /* '<S60>/Gain4' */
  0.00250000018F,                      /* '<S52>/Square' */
  0.0980600044F,                       /* '<S52>/Multiply' */
  -39.224F,                            /* '<S52>/Gain4' */
  0.0016F,                             /* '<S20>/Square' */
  0.0201061927F,                       /* '<S20>/Multiply' */
  -12.566371F,                         /* '<S20>/Gain4' */
  0.0016F,                             /* '<S19>/Square' */
  0.0201061927F,                       /* '<S19>/Multiply' */
  -12.566371F,                         /* '<S19>/Gain4' */
  1,                                   /* '<S130>/Arm_Allowed_Logical_Operator' */
  1                                    /* '<S130>/Disarm_Allowed_Logical_Operator' */
};

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
