# My Vivado RTL Design Collection

![FPGA Banner](https://img.shields.io/badge/FPGA-Vivado%20Designs-blue.svg)
![Language](https://img.shields.io/badge/Language-Verilog-green.svg)
![License](https://img.shields.io/badge/License-MIT-lightgrey.svg)

A collection of my introductory digital logic and RTL design projects, implemented using Verilog and targeting AMD FPGAs with the Vivado Design Suite.

---

## üìñ About This Repository

This repository serves as a personal portfolio and learning log for various FPGA designs. Each top-level folder contains a distinct, self-contained Vivado project. The focus is on creating clean, reproducible, and well-documented hardware designs.

### Directory Structure

---

The repository is organized as a monorepo, with each project in its own directory.

## üõ†Ô∏è Required Toolchain

To work with these projects, needed the following software installed:

**FPGA Synthesis Tool: AMD Vivado 2025.1 Standard ML Edition**


**Version Control: Git**

| Tool         | Version   | Operating System |
|--------------|-----------|------------------|
| AMD Vivado   | `2025.1`  | Windows 11       |
| Git          | `2.50.1`  | Windows 11       |

---

## üìú License

This project is licensed under the MIT License. See the `LICENSE` file for more details.