=== Starting Verilator compilation for conv1d at Wed Oct 29 12:42:24 AM CET 2025 ===
Generating file list with Bender...
Running Verilator...
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:144:6: Cell pin connected by name with empty reference: 'qe'
  144 |     .qe(),
      |      ^~
                          ... For warning description see https://verilator.org/warn/PINCONNECTEMPTY?v=5.036
                          ... Use "/* verilator lint_off PINCONNECTEMPTY */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:170:6: Cell pin connected by name with empty reference: 'qe'
  170 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:196:6: Cell pin connected by name with empty reference: 'qe'
  196 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:224:6: Cell pin connected by name with empty reference: 'qe'
  224 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:250:6: Cell pin connected by name with empty reference: 'qe'
  250 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:276:6: Cell pin connected by name with empty reference: 'qe'
  276 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:302:6: Cell pin connected by name with empty reference: 'qe'
  302 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:328:6: Cell pin connected by name with empty reference: 'qe'
  328 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:354:6: Cell pin connected by name with empty reference: 'qe'
  354 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:380:6: Cell pin connected by name with empty reference: 'qe'
  380 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:406:6: Cell pin connected by name with empty reference: 'qe'
  406 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:432:6: Cell pin connected by name with empty reference: 'qe'
  432 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:458:6: Cell pin connected by name with empty reference: 'qe'
  458 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:484:6: Cell pin connected by name with empty reference: 'qe'
  484 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:512:6: Cell pin connected by name with empty reference: 'qe'
  512 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:538:6: Cell pin connected by name with empty reference: 'qe'
  538 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:564:6: Cell pin connected by name with empty reference: 'qe'
  564 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-register-interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv:101:6: Cell pin connected by name with empty reference: 'qs'
  101 |     .qs       (           )
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-register-interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv:124:6: Cell pin connected by name with empty reference: 'qs'
  124 |     .qs       (           )
      |      ^~
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:31:35: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   31 |   if (ObiCfg.OptionalCfg.UseAtop) $error("Please use an ATOP resolver before sram shim.");
      |                                   ^~~~~~
                     ... For warning description see https://verilator.org/warn/GENUNNAMED?v=5.036
                     ... Use "/* verilator lint_off GENUNNAMED */" and lint_on around source to disable this message.
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:32:25: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   32 |   if (ObiCfg.UseRReady) $error("Please use an RReady Fifo before sram shim.");
      |                         ^~~~~~
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:33:25: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   33 |   if (ObiCfg.Integrity) $error("Integrity not yet supported, WIP");
      |                         ^~~~~~
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:34:35: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   34 |   if (ObiCfg.OptionalCfg.UseProt) $warning("Prot not checked!");
      |                                   ^~~~~~~~
%Warning-GENUNNAMED: /foss/designs/rtl/user_domain/conv1d/hw/obi_sram_shim.sv:35:38: Unnamed generate block 'genblk5' (IEEE 1800-2023 27.6)
                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   35 |   if (ObiCfg.OptionalCfg.UseMemtype) $warning("Memtype not checked!");
      |                                      ^~~~~~~~
%Warning-WIDTHTRUNC: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-tech-cells-generic/src/rtl/tc_sram.sv:93:36: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's RAND generates 32 bits.
                                                                                                                             : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d.u_internal_mem.u_tc_sram'
   93 |           "random": init_val[i][j] = $urandom();
      |                                    ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-tech-cells-generic/src/rtl/tc_sram.sv:90:9: Operator CASE expects 48 bits on the Case expression, but Case expression's VARREF 'SimInit' generates 32 bits.
                                                                                                                             : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d.u_internal_mem.u_tc_sram'
   90 |         case (SimInit)
      |         ^~~~
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.036
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:57:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                            : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d_control_reg.u_conv1d_control_reg_top'
   57 |   assign reg_addr           = reg_intf_req.addr;
      |                             ^
%Warning-WIDTHEXPAND: /foss/designs/rtl/user_domain/conv1d/tb/conv1d_tb_wrapper.sv:75:8: Input port connection 'obi_req_i' expects 74 bits on the pin connection, but pin connection's VARREF 'obi_req' generates 70 bits.
                                                                                       : ... note: In instance 'conv1d_tb_wrapper'
   75 |       .obi_req_i (obi_req ),
      |        ^~~~~~~~~
%Warning-WIDTHEXPAND: /foss/designs/rtl/user_domain/conv1d/tb/conv1d_tb_wrapper.sv:76:8: Output port connection 'obi_rsp_o' expects 39 bits on the pin connection, but pin connection's VARREF 'obi_rsp' generates 34 bits.
                                                                                       : ... note: In instance 'conv1d_tb_wrapper'
   76 |       .obi_rsp_o (obi_rsp ),
      |        ^~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../obi/obi_pkg.sv:18:24: Parameter is not used: 'DefaultAtop'
                                                                                     : ... note: In instance 'conv1d_tb_wrapper'
   18 |   localparam atop_t    DefaultAtop    = 6'b000000;
      |                        ^~~~~~~~~~~
                      ... For warning description see https://verilator.org/warn/UNUSEDPARAM?v=5.036
                      ... Use "/* verilator lint_off UNUSEDPARAM */" and lint_on around source to disable this message.
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../obi/obi_pkg.sv:19:24: Parameter is not used: 'DefaultMemtype'
                                                                                     : ... note: In instance 'conv1d_tb_wrapper'
   19 |   localparam memtype_t DefaultMemtype = 2'b00;
      |                        ^~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../obi/obi_pkg.sv:20:24: Parameter is not used: 'DefaultProt'
                                                                                     : ... note: In instance 'conv1d_tb_wrapper'
   20 |   localparam prot_t    DefaultProt    = 3'b111;
      |                        ^~~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../obi/obi_pkg.sv:49:33: Parameter is not used: 'ObiAtopOptionalConfig'
                                                                                     : ... note: In instance 'conv1d_tb_wrapper'
   49 |   localparam obi_optional_cfg_t ObiAtopOptionalConfig = '{
      |                                 ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../croc_pkg.sv:13:27: Parameter is not used: 'HartId'
                                                                                  : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d'
   13 |   localparam int unsigned HartId = 32'd0;
      |                           ^~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../croc_pkg.sv:27:28: Parameter is not used: 'PulpJtagIdCode'
                                                                                  : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d'
   27 |   localparam jtag_idcode_t PulpJtagIdCode = '{
      |                            ^~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../croc_pkg.sv:39:27: Parameter is not used: 'NumExternalIrqs'
                                                                                  : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d'
   39 |   localparam int unsigned NumExternalIrqs = 4;
      |                           ^~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../croc_pkg.sv:65:27: Parameter is not used: 'SramBankAddrWidth'
                                                                                  : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d'
   65 |   localparam int unsigned SramBankAddrWidth = cf_math_pkg::idx_width(SramBankNumWords);
      |                           ^~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../croc_pkg.sv:66:27: Parameter is not used: 'SramAddrRange'
                                                                                  : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d'
   66 |   localparam int unsigned SramAddrRange     = NumSramBanks*SramBankNumWords*4;
      |                           ^~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../croc_pkg.sv:75:27: Parameter is not used: 'NumXbarSbr'
                                                                                  : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d'
   75 |   localparam int unsigned NumXbarSbr      = NumXbarSbrRules + 1;  
      |                           ^~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../croc_pkg.sv:104:52: Parameter is not used: 'croc_addr_map'
                                                                                   : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d'
  104 |   localparam addr_map_rule_t [NumXbarSbrRules-1:0] croc_addr_map = gen_xbar_addr_rules();
      |                                                    ^~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../croc_pkg.sv:127:27: Parameter is not used: 'NumPeriphs'
                                                                                   : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d'
  127 |   localparam int unsigned NumPeriphs      = NumPeriphRules + 1;  
      |                           ^~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/../../croc_pkg.sv:139:51: Parameter is not used: 'periph_addr_map'
                                                                                   : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d'
  139 |   localparam addr_map_rule_t [NumPeriphRules-1:0] periph_addr_map = '{                                        
      |                                                   ^~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-tech-cells-generic/src/rtl/tc_sram.sv:60:17: Parameter is not used: 'PrintSimCfg'
                                                                                                                              : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d.u_internal_mem.u_tc_sram'
   60 |   parameter bit PrintSimCfg = 1'b0,   
      |                 ^~~~~~~~~~~
%Warning-UNSIGNED: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-tech-cells-generic/src/rtl/tc_sram.sv:116:36: Comparison is constant due to unsigned arithmetic
                                                                                                                            : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d.u_internal_mem.u_tc_sram'
  116 |         for (int unsigned j = 0; j < (Latency - 1); j++) begin
      |                                    ^
                   ... For warning description see https://verilator.org/warn/UNSIGNED?v=5.036
                   ... Use "/* verilator lint_off UNSIGNED */" and lint_on around source to disable this message.
make: Entering directory '/foss/designs/rtl/user_domain/conv1d/obj_dir'
ccache g++  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -Os  -c -o conv1d_tb.o ../tb/conv1d_tb.cpp
ccache g++  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -Os  -c -o tb_components.o ../tb/tb_components.cpp
ccache g++ -Os  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -c -o verilated.o /foss/tools/verilator/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -c -o verilated_fst_c.o /foss/tools/verilator/share/verilator/include/verilated_fst_c.cpp
ccache g++ -Os  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -c -o verilated_threads.o /foss/tools/verilator/share/verilator/include/verilated_threads.cpp
python3 /foss/tools/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vconv1d_tb_wrapper.cpp Vconv1d_tb_wrapper___024root__DepSet_h283546f3__0.cpp Vconv1d_tb_wrapper___024root__DepSet_heeacda3b__0.cpp Vconv1d_tb_wrapper__Trace__0.cpp Vconv1d_tb_wrapper__ConstPool_0.cpp Vconv1d_tb_wrapper___024root__Slow.cpp Vconv1d_tb_wrapper___024root__DepSet_h283546f3__0__Slow.cpp Vconv1d_tb_wrapper___024root__DepSet_heeacda3b__0__Slow.cpp Vconv1d_tb_wrapper_conv1d_control_reg_pkg__Slow.cpp Vconv1d_tb_wrapper_conv1d_control_reg_pkg__DepSet_h675b2357__0__Slow.cpp Vconv1d_tb_wrapper__Syms.cpp Vconv1d_tb_wrapper__Trace__0__Slow.cpp Vconv1d_tb_wrapper__TraceDecls__0__Slow.cpp > Vconv1d_tb_wrapper__ALL.cpp
ccache g++ -Os  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -c -o Vconv1d_tb_wrapper__ALL.o Vconv1d_tb_wrapper__ALL.cpp
echo "" > Vconv1d_tb_wrapper__ALL.verilator_deplist.tmp
g++ -fuse-ld=mold   conv1d_tb.o data.o tb_components.o tb_macros.o verilated.o verilated_fst_c.o verilated_threads.o Vconv1d_tb_wrapper__ALL.a   -lpthread -lz  -pthread -lpthread -latomic   -o Vconv1d_tb_wrapper
rm Vconv1d_tb_wrapper__ALL.verilator_deplist.tmp
make: Leaving directory '/foss/designs/rtl/user_domain/conv1d/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036
- Verilator: Built from 2.990 MB sources in 35 modules, into 1.099 MB in 13 C++ files needing 0.000 MB
- Verilator: Walltime 1.390 s (elab=0.009, cvt=0.057, bld=0.694); cpu 0.116 s on 1 threads; alloced 33.152 MB
=== ✅ Compilation SUCCESS at Wed Oct 29 12:42:26 AM CET 2025 ===
Executable: obj_dir/Vconv1d_tb_wrapper
