
---------- Begin Simulation Statistics ----------
final_tick                               1285647333000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702088                       # Number of bytes of host memory used
host_op_rate                                    61900                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23276.45                       # Real time elapsed on the host
host_tick_rate                               55233818                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436601625                       # Number of instructions simulated
sim_ops                                    1440805387                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.285647                       # Number of seconds simulated
sim_ticks                                1285647333000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.413600                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              180357887                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           206327032                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14394660                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        279247507                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21674241                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23161688                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1487447                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352676290                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187854                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100294                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9196264                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546073                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36168870                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       85425399                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316551653                       # Number of instructions committed
system.cpu0.commit.committedOps            1318655237                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2388090731                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552180                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306561                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1735695587     72.68%     72.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    403285649     16.89%     89.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83918373      3.51%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87369868      3.66%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24601400      1.03%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8802944      0.37%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4084322      0.17%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4163718      0.17%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36168870      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2388090731                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143483                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273923356                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171377                       # Number of loads committed
system.cpu0.commit.membars                    4203742                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203748      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742063867     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271663     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184292     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318655237                       # Class of committed instruction
system.cpu0.commit.refs                     558455979                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316551653                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318655237                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.946767                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.946767                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            459906972                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5251292                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           178607890                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1429235588                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               948589167                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                979845385                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9207555                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10016127                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7125827                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352676290                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                254241463                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1448165263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5191151                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          269                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1461914239                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          126                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28811942                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137602                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         942103235                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         202032128                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570387                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2404674906                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.609808                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887548                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1364455800     56.74%     56.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               765989283     31.85%     88.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               163560927      6.80%     95.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                91445270      3.80%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8374595      0.35%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5961198      0.25%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  681582      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101497      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104754      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2404674906                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      158344598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9330686                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               338374788                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536674                       # Inst execution rate
system.cpu0.iew.exec_refs                   588059614                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155831320                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              357433960                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            437334626                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3152319                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4187105                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           160167885                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1404001231                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            432228294                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9106915                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1375506938                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2175311                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9917909                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9207555                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14333760                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       453258                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20538788                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40340                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11903                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4822865                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32163249                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6883283                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11903                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       748144                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8582542                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                585997433                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1362990211                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.892143                       # average fanout of values written-back
system.cpu0.iew.wb_producers                522793423                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531791                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1363100507                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1688048756                       # number of integer regfile reads
system.cpu0.int_regfile_writes              878566020                       # number of integer regfile writes
system.cpu0.ipc                              0.513672                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.513672                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205639      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            774161390     55.91%     56.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11832994      0.85%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100413      0.15%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           436880183     31.55%     88.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155433189     11.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1384613854                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3312944                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002393                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 729689     22.03%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2100050     63.39%     85.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               483203     14.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1383721111                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5177489855                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1362990165                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1489358577                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1394552794                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1384613854                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            9448437                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       85345990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           274392                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3138649                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     42105006                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2404674906                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.575801                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.808632                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1399182544     58.19%     58.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          703540067     29.26%     87.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          247654340     10.30%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           40265842      1.67%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8396400      0.35%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3485234      0.14%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1354550      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             538921      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             257008      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2404674906                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540228                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         24863721                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2912865                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           437334626                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          160167885                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1903                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2563019504                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8275277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              387517068                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198178                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14503202                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               961674785                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16653547                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13194                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1740694568                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1417887393                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          920184993                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                971816709                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41978529                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9207555                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74293000                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                74986807                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1740694528                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        165789                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5898                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31984516                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5886                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3755978278                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2824779530                       # The number of ROB writes
system.cpu0.timesIdled                       29917516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1870                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.588761                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21033952                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23219163                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2811760                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31140145                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1088069                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1120125                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           32056                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35834337                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48282                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2001422                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116282                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4121031                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18366925                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120049972                       # Number of instructions committed
system.cpu1.commit.committedOps             122150150                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    488268784                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.250170                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.010333                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    439190059     89.95%     89.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24196533      4.96%     94.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8494671      1.74%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7076525      1.45%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1988356      0.41%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       722251      0.15%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2153733      0.44%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       325625      0.07%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4121031      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    488268784                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797569                       # Number of function calls committed.
system.cpu1.commit.int_insts                116587552                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173508                       # Number of loads committed
system.cpu1.commit.membars                    4200122                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200122      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76657418     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273508     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018958      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122150150                       # Class of committed instruction
system.cpu1.commit.refs                      41292478                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120049972                       # Number of Instructions Simulated
system.cpu1.committedOps                    122150150                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.101740                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.101740                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            395435494                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               888612                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20039117                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147380897                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23833092                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65289309                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2003287                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2105715                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5322277                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35834337                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22007900                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    465401651                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               209438                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     153219529                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5627250                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072773                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23668150                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22122021                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.311160                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         491883459                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.740155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               393007564     79.90%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62785576     12.76%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19890655      4.04%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12622088      2.57%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3067666      0.62%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  444264      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64866      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     559      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           491883459                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         530290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2107726                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30817163                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274374                       # Inst execution rate
system.cpu1.iew.exec_refs                    46298661                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11574418                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              320947488                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35216451                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100672                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2003032                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12016191                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140471885                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34724243                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2024321                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135105665                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1438483                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6259762                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2003287                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10290564                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       209880                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1126307                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33774                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2520                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16628                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5042943                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       897221                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2520                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545552                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1562174                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78429448                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133083790                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839145                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65813640                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270268                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133167147                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171149547                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89709575                       # number of integer regfile writes
system.cpu1.ipc                              0.243799                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.243799                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200231      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86066084     62.76%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37298491     27.20%     93.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9565034      6.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137129986                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3140972                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022905                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 733343     23.35%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1877863     59.79%     83.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               529764     16.87%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136070713                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         769550964                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133083778                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158795533                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134170893                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137129986                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300992                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18321734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           266587                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           311                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7923098                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    491883459                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.278786                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.777153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          410378801     83.43%     83.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49886374     10.14%     93.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19103868      3.88%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5819056      1.18%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4141789      0.84%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1071576      0.22%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             883253      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             435782      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             162960      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      491883459                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.278485                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13679646                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1254124                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35216451                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12016191                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       492413749                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2078875011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              346396334                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81679176                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14851472                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27561067                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4058747                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35992                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            184470577                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145078052                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97828205                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65381416                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31007332                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2003287                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50510191                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16149029                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       184470565                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31164                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               607                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30580998                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           606                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   624664516                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284658045                       # The number of ROB writes
system.cpu1.timesIdled                           8801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5987560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11887633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2357420                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        81787                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69827230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5115200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139653897                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5196987                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2391340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3733163                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2166781                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3595716                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3595710                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2391340                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17874683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17874683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    622093632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               622093632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5987689                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5987689    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5987689                       # Request fanout histogram
system.membus.respLayer1.occupancy        32461157750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28589076001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    517205312.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   770897259.679633                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2012764000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1281509690500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4137642500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    217597589                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       217597589                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    217597589                       # number of overall hits
system.cpu0.icache.overall_hits::total      217597589                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36643874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36643874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36643874                       # number of overall misses
system.cpu0.icache.overall_misses::total     36643874                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 478455371497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 478455371497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 478455371497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 478455371497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    254241463                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    254241463                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    254241463                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    254241463                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.144130                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.144130                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.144130                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.144130                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13056.899265                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13056.899265                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13056.899265                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13056.899265                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4727                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          828                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.389610                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   165.600000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34583753                       # number of writebacks
system.cpu0.icache.writebacks::total         34583753                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2060088                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2060088                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2060088                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2060088                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34583786                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34583786                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34583786                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34583786                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424039901500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424039901500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424039901500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424039901500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.136027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.136027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.136027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.136027                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12261.234253                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12261.234253                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12261.234253                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12261.234253                       # average overall mshr miss latency
system.cpu0.icache.replacements              34583753                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    217597589                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      217597589                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36643874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36643874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 478455371497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 478455371497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    254241463                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    254241463                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.144130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.144130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13056.899265                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13056.899265                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2060088                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2060088                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34583786                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34583786                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424039901500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424039901500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.136027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.136027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12261.234253                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12261.234253                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          252181130                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34583753                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.291896                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        543066711                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       543066711                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    496921492                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       496921492                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    496921492                       # number of overall hits
system.cpu0.dcache.overall_hits::total      496921492                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     59553010                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      59553010                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     59553010                       # number of overall misses
system.cpu0.dcache.overall_misses::total     59553010                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2007594557096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2007594557096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2007594557096                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2007594557096                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556474502                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556474502                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556474502                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556474502                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107018                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107018                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107018                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107018                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33711.050996                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33711.050996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33711.050996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33711.050996                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     29431019                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       435387                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           469472                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4964                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.689615                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.708904                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32574421                       # number of writebacks
system.cpu0.dcache.writebacks::total         32574421                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27889458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27889458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27889458                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27889458                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31663552                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31663552                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31663552                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31663552                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 643984777830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 643984777830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 643984777830                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 643984777830                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056900                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056900                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056900                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056900                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20338.361844                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20338.361844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20338.361844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20338.361844                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32574421                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    362367049                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      362367049                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42927021                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42927021                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1139826867000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1139826867000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405294070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405294070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.105916                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.105916                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26552.666373                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26552.666373                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17273817                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17273817                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25653204                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25653204                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 445757617000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 445757617000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063295                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063295                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17376.294088                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17376.294088                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134554443                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134554443                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16625989                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16625989                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 867767690096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 867767690096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180432                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180432                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.109974                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.109974                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52193.447866                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52193.447866                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10615641                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10615641                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6010348                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6010348                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 198227160830                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 198227160830                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039756                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039756                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32980.978943                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32980.978943                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2264                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2264                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1698                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1698                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10924000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10924000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.428571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.428571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6433.451119                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6433.451119                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1680                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1680                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       693500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       693500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004543                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004543                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38527.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38527.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3722                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3722                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       688000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       688000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4617.449664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4617.449664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       540000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       540000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038491                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038491                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3624.161074                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3624.161074                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188582                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188582                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911712                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911712                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92374443000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92374443000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101319.762162                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101319.762162                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911712                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911712                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91462731000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91462731000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434088                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434088                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100319.762162                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100319.762162                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999428                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          530690761                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32575034                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.291334                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999428                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149740324                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149740324                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34517567                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29019587                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5885                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              295297                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63838336                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34517567                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29019587                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5885                       # number of overall hits
system.l2.overall_hits::.cpu1.data             295297                       # number of overall hits
system.l2.overall_hits::total                63838336                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             66215                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3554580                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2362520                       # number of demand (read+write) misses
system.l2.demand_misses::total                5987541                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            66215                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3554580                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4226                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2362520                       # number of overall misses
system.l2.overall_misses::total               5987541                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5690760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 366127555000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    380974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 260084778500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632284067500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5690760000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 366127555000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    380974000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 260084778500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632284067500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34583782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32574167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           10111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2657817                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69825877                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34583782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32574167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          10111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2657817                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69825877                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.109123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.417961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.888895                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085750                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.109123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.417961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.888895                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085750                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85943.668353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103001.635918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90150.023663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110087.863172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105599.956226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85943.668353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103001.635918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90150.023663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110087.863172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105599.956226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3733163                       # number of writebacks
system.l2.writebacks::total                   3733163                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 487                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                487                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3554342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2362319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5987054                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3554342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2362319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5987054                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5026787000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 330572673000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    338029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 236450754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 572388243500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5026787000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 330572673000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    338029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 236450754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 572388243500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.109115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.416576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.888819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.109115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.416576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.888819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085743                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75955.138182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93005.308155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80253.798670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100092.643923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95604.322844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75955.138182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93005.308155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80253.798670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100092.643923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95604.322844                       # average overall mshr miss latency
system.l2.replacements                       11088353                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8987882                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8987882                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8987882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8987882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60583067                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60583067                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60583067                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60583067                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 47                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       395500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       425000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.794872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.592593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.712121                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12758.064516                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1843.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9042.553191                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       629500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       313500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       943000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.794872                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.592593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.712121                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20306.451613                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19593.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20063.829787                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.782609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       300500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       360500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.782609                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20033.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20027.777778                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4830361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           111356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4941717                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2114698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1481015                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3595713                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 223877056500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 164551004500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  388428061000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6945059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8537430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.304490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.930069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.421170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105867.152898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111106.912827                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108025.323767                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      2114698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1481015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3595713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 202730076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 149740854500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 352470931000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.304490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.930069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.421170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95867.152898                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101106.912827                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98025.323767                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34517567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34523452                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        66215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            70441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5690760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    380974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6071734000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34583782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        10111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34593893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.417961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85943.668353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90150.023663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86196.022203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        70393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5026787000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    338029000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5364816000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001914                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.416576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75955.138182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80253.798670                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76212.350660                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24189226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       183941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24373167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1439882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       881505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2321387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 142250498500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  95533774000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 237784272500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25629108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1065446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26694554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.056182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.827358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98793.163954                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108375.759638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102431.982474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          439                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1439644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       881304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2320948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 127842596500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  86709900000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 214552496500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.056172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.827169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88801.534616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98388.183873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92441.750742                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              34                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.933333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.944444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       548500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       122000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       670500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.933333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19589.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19720.588235                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999932                       # Cycle average of tags in use
system.l2.tags.total_refs                   139396225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11088355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.571407                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.774416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.544893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.002113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.665425                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.527725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.343783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1126264027                       # Number of tag accesses
system.l2.tags.data_accesses               1126264027                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4235520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     227477696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        269568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     151188416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          383171200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4235520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       269568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4505088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    238922432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       238922432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3554339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2362319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5987050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3733163                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3733163                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3294465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        176936311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           209675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        117597114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             298037565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3294465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       209675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3504140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185838236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185838236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185838236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3294465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       176936311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          209675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       117597114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            483875800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3709177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3521560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2355376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006059996250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228070                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228070                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13573244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3491032                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5987050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3733163                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5987050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3733163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  39723                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23986                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            349018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            348199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            377068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            537790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            364738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            380684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            351569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            345395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            418426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            346695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           358270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           353040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           367483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           347484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           346821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           354647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            241206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           231779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232861                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 212312910750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29736635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            323825292000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35698.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54448.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2277455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1709014                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5987050                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3733163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3160638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1608215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  507785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  382294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  188237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   21259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 205697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 237115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 235816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 239492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 245885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 250004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 238980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 231548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 227483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 226500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 231285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5669996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.997021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.180409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.612604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4336151     76.48%     76.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1054157     18.59%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        64015      1.13%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28131      0.50%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23920      0.42%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23064      0.41%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12235      0.22%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11433      0.20%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116890      2.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5669996                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.076178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.196402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.176983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228065    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228070                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.263209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.725818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           198878     87.20%     87.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4403      1.93%     89.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19644      8.61%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4379      1.92%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              652      0.29%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               95      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228070                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              380628928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2542272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237385600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               383171200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            238922432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       296.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    298.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1285647224000                       # Total gap between requests
system.mem_ctrls.avgGap                     132265.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4235456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    225379840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       269568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    150744064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237385600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3294415.110026133247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 175304559.979202330112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 209674.918681607058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 117251488.904228135943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184642859.598262786865                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3554339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2362319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3733163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2276751000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 183181594000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    160940000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 138206007000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30970979426250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34402.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51537.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38209.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58504.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8296176.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20000625120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10630561590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20655063240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9751743000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101487512880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     282834261060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     255512356320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       700872123210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.151151                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 659982011000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42930420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 582734902000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20483232000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10887073230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21808851540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9610020000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101487512880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     474097641360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      94448457120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       732822788130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.002962                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 239564375000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42930420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1003152538000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12224639788.235294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60817986141.139076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 494711137500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   246552951000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1039094382000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21996734                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21996734                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21996734                       # number of overall hits
system.cpu1.icache.overall_hits::total       21996734                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11166                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11166                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11166                       # number of overall misses
system.cpu1.icache.overall_misses::total        11166                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    524704499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    524704499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    524704499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    524704499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22007900                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22007900                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22007900                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22007900                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000507                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000507                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000507                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000507                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46991.268046                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46991.268046                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46991.268046                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46991.268046                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        10079                       # number of writebacks
system.cpu1.icache.writebacks::total            10079                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1055                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1055                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1055                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1055                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        10111                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10111                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        10111                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10111                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    462083500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    462083500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    462083500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    462083500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000459                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000459                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000459                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000459                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45701.068144                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45701.068144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45701.068144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45701.068144                       # average overall mshr miss latency
system.cpu1.icache.replacements                 10079                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21996734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21996734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11166                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11166                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    524704499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    524704499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22007900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22007900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000507                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000507                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46991.268046                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46991.268046                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1055                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1055                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        10111                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10111                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    462083500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    462083500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000459                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000459                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45701.068144                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45701.068144                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991355                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21814490                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10079                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2164.350630                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346134000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991355                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44025911                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44025911                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31831704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31831704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31831704                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31831704                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10015902                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10015902                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10015902                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10015902                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 999148255202                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 999148255202                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 999148255202                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 999148255202                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41847606                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41847606                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41847606                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41847606                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.239342                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.239342                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.239342                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.239342                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99756.193222                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99756.193222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99756.193222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99756.193222                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     16097417                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       289736                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           217280                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3918                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.086050                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.949974                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2657596                       # number of writebacks
system.cpu1.dcache.writebacks::total          2657596                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8130502                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8130502                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8130502                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8130502                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1885400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1885400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1885400                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1885400                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 192759501882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 192759501882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 192759501882                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 192759501882                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045054                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045054                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045054                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045054                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102237.987632                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102237.987632                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102237.987632                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102237.987632                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2657596                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27062824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27062824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5766262                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5766262                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 464138781500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 464138781500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32829086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32829086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.175645                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.175645                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80492.142310                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80492.142310                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4700571                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4700571                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1065691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1065691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  99798362500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99798362500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93646.622239                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93646.622239                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4768880                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4768880                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4249640                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4249640                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 535009473702                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 535009473702                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018520                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018520                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 125895.246115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125895.246115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3429931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3429931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       819709                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       819709                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  92961139382                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  92961139382                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090892                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090892                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 113407.488977                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 113407.488977                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6275500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6275500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.340336                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.340336                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38737.654321                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38737.654321                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66148.936170                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66148.936170                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       944000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       944000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.265033                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.265033                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7932.773109                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7932.773109                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       825000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       825000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.265033                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.265033                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6932.773109                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6932.773109                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326847                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326847                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773153                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773153                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76648025000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76648025000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99136.943141                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99136.943141                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773153                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773153                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75874872000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75874872000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368168                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368168                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98136.943141                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98136.943141                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.106358                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35814852                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2658436                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.472151                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346145500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.106358                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.940824                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.940824                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90555527                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90555527                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1285647333000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61289200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12721045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60837967                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7355190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             353                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            620                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8538190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8538190                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34593897                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26695304                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           36                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           36                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103751320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97724092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        30301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7974185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209479898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4426722176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4169509632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1292160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340186432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8937710400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11090399                       # Total snoops (count)
system.tol2bus.snoopTraffic                 239019392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         80916401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.094387                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.295805                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               73360700     90.66%     90.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7473910      9.24%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  81787      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80916401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139652798997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48864715565                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51917585516                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3988748638                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15180971                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3186658541000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127986                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703676                       # Number of bytes of host memory used
host_op_rate                                   128183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21316.99                       # Real time elapsed on the host
host_tick_rate                               89178201                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728277247                       # Number of instructions simulated
sim_ops                                    2732483354                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.901011                       # Number of seconds simulated
sim_ticks                                1901011208000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.547038                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              333639472                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338558599                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28679928                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        455458919                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             26549                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         110946                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           84397                       # Number of indirect misses.
system.cpu0.branchPred.lookups              475170265                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1773                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1238                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         28677219                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198880087                       # Number of branches committed
system.cpu0.commit.bw_lim_events             43835627                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4365                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      720456340                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842733452                       # Number of instructions committed
system.cpu0.commit.committedOps             842734397                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3606013722                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.233702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.139343                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3370811152     93.48%     93.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     73747550      2.05%     95.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     64344679      1.78%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14734415      0.41%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4663744      0.13%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4549747      0.13%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1282139      0.04%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     28044669      0.78%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     43835627      1.22%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3606013722                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15086                       # Number of function calls committed.
system.cpu0.commit.int_insts                829098748                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230585983                       # Number of loads committed
system.cpu0.commit.membars                       1475                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1526      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602836341     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230587165     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9307485      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842734397                       # Class of committed instruction
system.cpu0.commit.refs                     239894744                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842733452                       # Number of Instructions Simulated
system.cpu0.committedOps                    842734397                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.414432                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.414432                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2663650553                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2803                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           274833919                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1713307439                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               257186165                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                708873552                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              28678460                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5964                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             59764037                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  475170265                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                365110046                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3313970650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9372181                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2041359673                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               57362338                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127727                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         375500929                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         333666021                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.548725                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3718152767                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.549026                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902603                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2391679308     64.32%     64.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               829477376     22.31%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               362764742      9.76%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75832147      2.04%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45701776      1.23%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  137584      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12557315      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     544      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1975      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3718152767                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        2036701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31166251                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270797213                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.410705                       # Inst execution rate
system.cpu0.iew.exec_refs                   654621772                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10523966                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              952861081                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            421621411                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3173                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22092764                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19297377                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1555717819                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            644097806                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         27917250                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1527899768                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6072825                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1054886596                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              28678460                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1065847490                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34421407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          147067                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2998                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          893                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    191035428                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9988616                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           893                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12446847                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      18719404                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                960513859                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1166288328                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738156                       # average fanout of values written-back
system.cpu0.iew.wb_producers                709008878                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.313502                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1172863173                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1912304919                       # number of integer regfile reads
system.cpu0.int_regfile_writes              891551774                       # number of integer regfile writes
system.cpu0.ipc                              0.226530                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.226530                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1958      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            883773325     56.80%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10388      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  402      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           660408281     42.45%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11622342      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1555817017                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               339                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   67079835                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.043116                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5196243      7.75%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61881063     92.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2529      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1622894573                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6910338885                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1166288008                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2268701735                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1555713037                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1555817017                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4782                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      712983425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13472890                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           417                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    533611103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3718152767                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.418438                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.054676                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2960504141     79.62%     79.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          387223311     10.41%     90.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          177165518      4.76%     94.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           57509152      1.55%     96.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           74774677      2.01%     98.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37578993      1.01%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           13319804      0.36%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5794651      0.16%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            4282520      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3718152767                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.418209                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38534304                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8962557                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           421621411                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19297377                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    756                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3720189468                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    81832949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2128652754                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634554370                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              67840871                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               296256018                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             490945259                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6002145                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2215683478                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1642207201                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1243597536                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                713547284                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9167037                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              28678460                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            550895463                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               609043174                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              318                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2215683160                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        122788                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1920                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                300170617                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1890                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5125363736                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3238696748                       # The number of ROB writes
system.cpu0.timesIdled                          23565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  432                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.919322                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              157598887                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           157726137                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         15800532                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        209885564                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             26942                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          68985                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           42043                       # Number of indirect misses.
system.cpu1.branchPred.lookups              229561861                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          456                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           826                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15800017                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108384247                       # Number of branches committed
system.cpu1.commit.bw_lim_events             31743368                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4648                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      331956791                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448942170                       # Number of instructions committed
system.cpu1.commit.committedOps             448943570                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1444226188                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.310854                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.326025                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1320428300     91.43%     91.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     42929771      2.97%     94.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     27884174      1.93%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9290478      0.64%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2357502      0.16%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3776304      0.26%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       598492      0.04%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5217799      0.36%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     31743368      2.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1444226188                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7492                       # Number of function calls committed.
system.cpu1.commit.int_insts                435309558                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109600492                       # Number of loads committed
system.cpu1.commit.membars                       2038                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2038      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331599643     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109601318     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7740139      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448943570                       # Class of committed instruction
system.cpu1.commit.refs                     117341457                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448942170                       # Number of Instructions Simulated
system.cpu1.committedOps                    448943570                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.336211                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.336211                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            924821249                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  557                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133245598                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             859274504                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               146352663                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                387364070                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15803165                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1079                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             23110089                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  229561861                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                178330709                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1298475084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6082507                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     993360821                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               31607360                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.153270                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         183172472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         157625829                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.663228                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1497451236                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.663371                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.998649                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               884507310     59.07%     59.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               361057988     24.11%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               164241516     10.97%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66573483      4.45%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11086548      0.74%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  150652      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9832779      0.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     822      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1497451236                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         314702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17422428                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               145991495                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.450548                       # Inst execution rate
system.cpu1.iew.exec_refs                   197427128                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8751267                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              458668083                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            195300315                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3009                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15395108                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13742392                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          777907126                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            188675861                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16491780                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            674815452                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2717997                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            223165303                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15803165                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            228292555                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4370727                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           83088                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5120                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2818                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     85699823                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6001427                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2818                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7835987                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9586441                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                467191945                       # num instructions consuming a value
system.cpu1.iew.wb_count                    619401190                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.776601                       # average fanout of values written-back
system.cpu1.iew.wb_producers                362821560                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.413550                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     623849140                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               878670769                       # number of integer regfile reads
system.cpu1.int_regfile_writes              469116661                       # number of integer regfile writes
system.cpu1.ipc                              0.299741                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.299741                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2378      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            483930744     70.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4889      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           198444252     28.71%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8924681      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             691307232                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    9030558                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013063                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2593267     28.72%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6436888     71.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  403      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             700335412                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2891680613                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    619401190                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1106873495                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 777901817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                691307232                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5309                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      328963556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2584355                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           661                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    211184659                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1497451236                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.461656                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.029148                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1126243457     75.21%     75.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          195261040     13.04%     88.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          109358875      7.30%     95.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           26174122      1.75%     97.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           21209625      1.42%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8737332      0.58%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5519744      0.37%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2413876      0.16%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            2533165      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1497451236                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.461559                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20458830                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6941708                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           195300315                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13742392                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    340                       # number of misc regfile reads
system.cpu1.numCycles                      1497765938                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2304136653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              738793315                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332822480                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27994960                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               163270035                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             156315236                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2707554                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1107406181                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             825644673                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          621645897                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                386795706                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9192100                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15803165                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            192675406                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               288823417                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1107406181                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        113609                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2749                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 92361413                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2744                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2193382518                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1615087913                       # The number of ROB writes
system.cpu1.timesIdled                           4218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     63936798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     127135763                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1216369                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       626601                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     67882711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     38411080                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    135765844                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       39037681                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           63503467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5019341                       # Transaction distribution
system.membus.trans_dist::CleanEvict         58180123                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1658                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            755                       # Transaction distribution
system.membus.trans_dist::ReadExReq            430418                       # Transaction distribution
system.membus.trans_dist::ReadExResp           430405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      63503468                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    191069635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              191069635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4413005632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4413005632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2039                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          63936299                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                63936299    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            63936299                       # Request fanout histogram
system.membus.respLayer1.occupancy       350187158750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        167657663500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 78                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1049140871.794872                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1268952939.244159                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2598375000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1860094714000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  40916494000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    365086492                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       365086492                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    365086492                       # number of overall hits
system.cpu0.icache.overall_hits::total      365086492                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23554                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23554                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23554                       # number of overall misses
system.cpu0.icache.overall_misses::total        23554                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1666106999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1666106999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1666106999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1666106999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    365110046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    365110046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    365110046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    365110046                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70735.628725                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70735.628725                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70735.628725                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70735.628725                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1435                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.290323                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21164                       # number of writebacks
system.cpu0.icache.writebacks::total            21164                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2389                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2389                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2389                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2389                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21165                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21165                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21165                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21165                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1498672499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1498672499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1498672499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1498672499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70809.000661                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70809.000661                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70809.000661                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70809.000661                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21164                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    365086492                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      365086492                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23554                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23554                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1666106999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1666106999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    365110046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    365110046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70735.628725                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70735.628725                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2389                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2389                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21165                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21165                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1498672499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1498672499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70809.000661                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70809.000661                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          365107900                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21196                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17225.320815                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        730241256                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       730241256                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    219751852                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       219751852                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    219751852                       # number of overall hits
system.cpu0.dcache.overall_hits::total      219751852                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    107521194                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     107521194                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    107521194                       # number of overall misses
system.cpu0.dcache.overall_misses::total    107521194                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8446539436015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8446539436015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8446539436015                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8446539436015                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    327273046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    327273046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    327273046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    327273046                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328537                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328537                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328537                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328537                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78556.972089                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78556.972089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78556.972089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78556.972089                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1877347057                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       868535                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35277626                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15147                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.216366                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.340397                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53404164                       # number of writebacks
system.cpu0.dcache.writebacks::total         53404164                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     54114383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     54114383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     54114383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     54114383                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53406811                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53406811                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53406811                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53406811                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5229370953783                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5229370953783                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5229370953783                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5229370953783                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.163187                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.163187                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.163187                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.163187                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97915.806165                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97915.806165                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97915.806165                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97915.806165                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53404164                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    213755114                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      213755114                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    104211578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    104211578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8190423520000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8190423520000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    317966692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    317966692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.327744                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.327744                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78594.180006                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78594.180006                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     51040649                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     51040649                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53170929                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53170929                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5206748728500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5206748728500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.167222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.167222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97924.727411                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97924.727411                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5996738                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5996738                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3309616                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3309616                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 256115916015                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 256115916015                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9306354                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9306354                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.355630                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.355630                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77385.387312                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77385.387312                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3073734                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3073734                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       235882                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       235882                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22622225283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22622225283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025346                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025346                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 95904.839212                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 95904.839212                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          208                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9055500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9055500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.151053                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.151053                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43536.057692                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43536.057692                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          191                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          191                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       214000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       214000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012346                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012346                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12588.235294                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12588.235294                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          420                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          420                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1755000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1755000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.359589                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.359589                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4178.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4178.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          420                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          420                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1336000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1336000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.359589                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.359589                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3180.952381                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3180.952381                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          174                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          174                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       697500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       697500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1238                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1238                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.140549                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.140549                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4008.620690                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4008.620690                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          174                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          174                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       523500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       523500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.140549                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.140549                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3008.620690                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3008.620690                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999548                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          273165071                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53405401                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.114933                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999548                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        707959027                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       707959027                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                3365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3135837                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1392                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              795088                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3935682                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               3365                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3135837                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1392                       # number of overall hits
system.l2.overall_hits::.cpu1.data             795088                       # number of overall hits
system.l2.overall_hits::total                 3935682                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             17800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          50267089                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13654032                       # number of demand (read+write) misses
system.l2.demand_misses::total               63942130                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            17800                       # number of overall misses
system.l2.overall_misses::.cpu0.data         50267089                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3209                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13654032                       # number of overall misses
system.l2.overall_misses::total              63942130                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1427298500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5091242905000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    278489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1410089066000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6503037759000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1427298500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5091242905000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    278489500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1410089066000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6503037759000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53402926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14449120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67877812                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53402926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14449120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67877812                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.841011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.941280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.697457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.944973                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.942018                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.841011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.941280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.697457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.944973                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.942018                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80185.308989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101283.822204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86783.889062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103272.723105                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101701.925773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80185.308989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101283.822204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86783.889062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103272.723105                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101701.925773                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5019341                       # number of writebacks
system.l2.writebacks::total                   5019341                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           3302                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4923                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                8258                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          3302                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4923                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               8258                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        17771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     50263787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13649109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          63933872                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        17771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     50263787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13649109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         63933872                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1248179500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4588432610501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    246310500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1273340340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5863267440501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1248179500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4588432610501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    246310500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1273340340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5863267440501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.839641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.941218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.696588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.944633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.941896                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.839641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.941218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.696588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.944633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.941896                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70236.874683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91287.045493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76851.950078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93291.096144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91708.311371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70236.874683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91287.045493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76851.950078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93291.096144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91708.311371                       # average overall mshr miss latency
system.l2.replacements                      102234595                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5164508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5164508                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5164508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5164508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61504760                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61504760                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61504760                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61504760                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             556                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             139                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  695                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                382                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8996000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1743500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10739500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          206                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1077                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.361653                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.325243                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.354689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 28558.730159                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 26022.388060                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 28113.874346                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           382                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      6361500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1348000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7709500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.361653                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.325243                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.354689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20195.238095                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20119.402985                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20181.937173                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.454545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19700                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17445                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2484                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19929                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         217036                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         213369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              430405                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  21917611000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  21672574000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43590185000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       234481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            450334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.925602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.988492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100986.062220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101573.208854                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101277.134327                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       217036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       213369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         430405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  19747251000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19538884000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39286135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.925602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.988492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90986.062220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91573.208854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91277.134327                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          3365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        17800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21009                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1427298500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    278489500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1705788000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.841011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.697457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80185.308989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86783.889062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81193.202913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        17771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3205                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1248179500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    246310500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1494490000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.839641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.696588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.814096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70236.874683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76851.950078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71247.616323                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3118392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       792604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3910996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     50050053                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13440663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        63490716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5069325294000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1388416492000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6457741786000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53168445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14233267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67401712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.941349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.944313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.941975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101285.113404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103299.702701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101711.591755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         3302                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4923                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8225                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     50046751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13435740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     63482491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4568685359501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1253801456000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5822486815501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.941287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.943967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.941853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91288.350756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93318.377402                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91717.995368                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   134540032                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 102234659                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.315992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.798164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.016745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       35.809723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.372844                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.324971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.559527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.115201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1178619963                       # Number of tag accesses
system.l2.tags.data_accesses               1178619963                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1137344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3216882368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        205120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     873542976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4091767808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1137344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       205120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1342464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321237824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321237824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          17771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       50263787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13649109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            63933872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5019341                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5019341                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           598284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1692195372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           107900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        459514900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2152416456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       598284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       107900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           706184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168982604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168982604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168982604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          598284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1692195372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          107900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       459514900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2321399060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5015388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     17772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  50227206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13629986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.087516791750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309297                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309297                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           115278756                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4717891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    63933873                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5019341                       # Number of write requests accepted
system.mem_ctrls.readBursts                  63933873                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5019341                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  55704                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3953                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3801747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3750165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3552536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3648698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5027265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4760863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3993444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3823111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4340775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3789363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4050219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3923503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3829148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3843485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3830503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3913344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            293881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            307943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            310878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           318761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322455                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2012757312250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               319390845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3210472981000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31509.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50259.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15811809                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2234980                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 24.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              63933873                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5019341                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15626805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                18169311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14460901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8957607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3824193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2033497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  681854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  123994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 168258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 251375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 294970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 321042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 332114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 339435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 337524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 332965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 338344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 333375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 323208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 318520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 315404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 313834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 314388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50846764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.715193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.855862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    73.773638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     40432888     79.52%     79.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9153050     18.00%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       806691      1.59%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       172755      0.34%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64805      0.13%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31971      0.06%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21241      0.04%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13379      0.03%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149984      0.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50846764                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     206.527095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.715347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9046.234400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       309134     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535           70      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303           38      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071           23      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::753664-786431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735           31      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309297                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.215427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.202241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.683458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           277073     89.58%     89.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7005      2.26%     91.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18015      5.82%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5629      1.82%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1252      0.40%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              259      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               46      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309297                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4088202816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3565056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               320984512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4091767872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321237824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2150.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2152.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1901011293500                       # Total gap between requests
system.mem_ctrls.avgGap                      27569.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1137408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3214541184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       205120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    872319104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    320984512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 598317.356159427785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1690963825.185401201248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 107900.468517384987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 458871099.933041572571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168849352.728277027607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        17772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     50263787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13649109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5019341                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    512229250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2501966831750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    113073750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 707880846250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47450903967000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28822.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49776.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35280.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51862.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9453612.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         182399975100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          96947897310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        225055227600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13283688960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     150064356000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     859208182320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6444571200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1533403898490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        806.625385                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9466276000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63479000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1828065932000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         180645912720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          96015572070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        231034899060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12896610300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     150064356000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     859980759180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5793980160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1536432089490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        808.218322                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7781314500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63479000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1829750893500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                578                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3972856494.827586                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8063172435.339420                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          290    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        76000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  29236975500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   748882824500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1152128383500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    178325876                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       178325876                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    178325876                       # number of overall hits
system.cpu1.icache.overall_hits::total      178325876                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4833                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4833                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4833                       # number of overall misses
system.cpu1.icache.overall_misses::total         4833                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    320054000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    320054000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    320054000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    320054000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    178330709                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    178330709                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    178330709                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    178330709                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66222.636044                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66222.636044                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66222.636044                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66222.636044                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4601                       # number of writebacks
system.cpu1.icache.writebacks::total             4601                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          232                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          232                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4601                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4601                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4601                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4601                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    301613500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    301613500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    301613500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    301613500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65553.901326                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65553.901326                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65553.901326                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65553.901326                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4601                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    178325876                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      178325876                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4833                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4833                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    320054000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    320054000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    178330709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    178330709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66222.636044                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66222.636044                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          232                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4601                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4601                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    301613500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    301613500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65553.901326                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65553.901326                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          178522832                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4633                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         38532.879776                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        356666019                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       356666019                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    110280196                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       110280196                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    110280196                       # number of overall hits
system.cpu1.dcache.overall_hits::total      110280196                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     51503596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      51503596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     51503596                       # number of overall misses
system.cpu1.dcache.overall_misses::total     51503596                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3939600755929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3939600755929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3939600755929                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3939600755929                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161783792                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161783792                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161783792                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161783792                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.318348                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.318348                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.318348                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.318348                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76491.761001                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76491.761001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76491.761001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76491.761001                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    290804545                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3137630                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4590309                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          44782                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.351845                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.064535                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14449632                       # number of writebacks
system.cpu1.dcache.writebacks::total         14449632                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     37051286                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     37051286                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     37051286                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     37051286                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14452310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14452310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14452310                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14452310                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1444966426932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1444966426932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1444966426932                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1444966426932                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089331                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089331                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089331                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089331                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99981.693372                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99981.693372                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99981.693372                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99981.693372                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14449632                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    105823187                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      105823187                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     48221910                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     48221910                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3684129191500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3684129191500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    154045097                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154045097                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.313038                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.313038                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76399.487111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76399.487111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     33985839                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     33985839                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14236071                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14236071                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1422912159000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1422912159000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99951.184495                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99951.184495                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4457009                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4457009                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3281686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3281686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 255471564429                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 255471564429                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7738695                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7738695                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424062                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424062                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77847.656488                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77847.656488                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3065447                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3065447                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216239                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216239                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22054267932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22054267932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101990.241964                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101990.241964                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          258                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          258                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     20839500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     20839500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.165385                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.165385                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 80773.255814                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 80773.255814                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          150                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          150                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096154                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096154                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        80760                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80760                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1096                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1096                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          342                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          342                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1493000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1493000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.237830                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.237830                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4365.497076                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4365.497076                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          342                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          342                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1151000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1151000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.237830                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.237830                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3365.497076                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3365.497076                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          536                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            536                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          290                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          290                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1538500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1538500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          826                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          826                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.351090                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.351090                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5305.172414                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5305.172414                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          290                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          290                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1248500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1248500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.351090                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.351090                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4305.172414                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4305.172414                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818645                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          124739499                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14452063                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.631259                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818645                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994333                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994333                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        338027266                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       338027266                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1901011208000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67432532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10183849                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62715053                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        97215254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2353                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           761                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3114                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           450635                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          450635                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25766                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67406767                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        63493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160215391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43352056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             203644743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2708992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6835653760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       588928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1849520128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8688471808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       102241978                       # Total snoops (count)
system.tol2bus.snoopTraffic                 321580672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170120878                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.240317                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435811                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              129864506     76.34%     76.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               39629771     23.30%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 626601      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170120878                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       135762489986                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80115133873                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31767956                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21684167307                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6911979                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
