# Karatsuba multiplication

This is a simple implementation of the Karatsuba multiplication algorithm in Verilog. 

## Theory

(WIP)

## How to run the tests

### Requirements

(WIP)

### Run a test

To run the test `TEST`, run the command

```
make name=TEST test
```
