
*** Running vivado
    with args -log display_block_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_block_wrapper.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Mar  3 14:39:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source display_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/sources_1/bd/display_block/display_block.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: synth_design -top display_block_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1001.027 ; gain = 466.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_block_wrapper' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'display_block' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/synth/display_block.v:16]
INFO: [Synth 8-6157] synthesizing module 'display_block_VGA_output_0_1' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_VGA_output_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_VGA_output_0_1' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_VGA_output_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_apple_setter_0_0' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_apple_setter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_apple_setter_0_0' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_apple_setter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_blk_mem_gen_0_0' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_blk_mem_gen_0_0' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_cell_array_ag_wraper_0_0' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_cell_array_ag_wraper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_cell_array_ag_wraper_0_0' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_cell_array_ag_wraper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_clk_wiz_0_0' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_clk_wiz_0_0' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_direction_decider_0_0' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_direction_decider_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_direction_decider_0_0' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_direction_decider_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_length_state_machine_0_0' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_length_state_machine_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_length_state_machine_0_0' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_length_state_machine_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_memory_mapper_0_0' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_memory_mapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_memory_mapper_0_0' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_memory_mapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_seven_seg_driver_0_0' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_seven_seg_driver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_seven_seg_driver_0_0' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_seven_seg_driver_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_snake_increment_0_0' [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_snake_increment_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_block_snake_increment_0_0' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/.Xil/Vivado-18008-JACKS_LAPTOP_4/realtime/display_block_snake_increment_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_block_xlconstant_0_0' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_0_0/synth/display_block_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'display_block_xlconstant_0_0' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_0_0/synth/display_block_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_block_xlconstant_1_0' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_1_0/synth/display_block_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'display_block_xlconstant_1_0' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_1_0/synth/display_block_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_block_xlconstant_1_1' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_1_1/synth/display_block_xlconstant_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'display_block_xlconstant_1_1' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_1_1/synth/display_block_xlconstant_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_block_xlconstant_1_2' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_1_2/synth/display_block_xlconstant_1_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized2' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized2' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'display_block_xlconstant_1_2' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_1_2/synth/display_block_xlconstant_1_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_block_xlconstant_1_3' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_1_3/synth/display_block_xlconstant_1_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized3' [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized3' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'display_block_xlconstant_1_3' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_xlconstant_1_3/synth/display_block_xlconstant_1_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'display_block' (0#1) [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/synth/display_block.v:16]
INFO: [Synth 8-6155] done synthesizing module 'display_block_wrapper' (0#1) [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.926 ; gain = 575.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.926 ; gain = 575.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.926 ; gain = 575.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1109.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_in_context.xdc] for cell 'display_block_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_in_context.xdc] for cell 'display_block_i/clk_wiz_0'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_blk_mem_gen_0_0/display_block_blk_mem_gen_0_0/display_block_blk_mem_gen_0_0_in_context.xdc] for cell 'display_block_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_blk_mem_gen_0_0/display_block_blk_mem_gen_0_0/display_block_blk_mem_gen_0_0_in_context.xdc] for cell 'display_block_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_VGA_output_0_1/display_block_VGA_output_0_1/display_block_VGA_output_0_1_in_context.xdc] for cell 'display_block_i/VGA_output_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_VGA_output_0_1/display_block_VGA_output_0_1/display_block_VGA_output_0_1_in_context.xdc] for cell 'display_block_i/VGA_output_0'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_memory_mapper_0_0/display_block_memory_mapper_0_0/display_block_memory_mapper_0_0_in_context.xdc] for cell 'display_block_i/memory_mapper_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_memory_mapper_0_0/display_block_memory_mapper_0_0/display_block_memory_mapper_0_0_in_context.xdc] for cell 'display_block_i/memory_mapper_0'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_cell_array_ag_wraper_0_0/display_block_cell_array_ag_wraper_0_0/display_block_cell_array_ag_wraper_0_0_in_context.xdc] for cell 'display_block_i/cell_array_ag_wraper_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_cell_array_ag_wraper_0_0/display_block_cell_array_ag_wraper_0_0/display_block_cell_array_ag_wraper_0_0_in_context.xdc] for cell 'display_block_i/cell_array_ag_wraper_0'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_length_state_machine_0_0/display_block_length_state_machine_0_0/display_block_length_state_machine_0_0_in_context.xdc] for cell 'display_block_i/length_state_machine_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_length_state_machine_0_0/display_block_length_state_machine_0_0/display_block_length_state_machine_0_0_in_context.xdc] for cell 'display_block_i/length_state_machine_0'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_apple_setter_0_0/display_block_apple_setter_0_0/display_block_apple_setter_0_0_in_context.xdc] for cell 'display_block_i/apple_setter_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_apple_setter_0_0/display_block_apple_setter_0_0/display_block_apple_setter_0_0_in_context.xdc] for cell 'display_block_i/apple_setter_0'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_snake_increment_0_0/display_block_snake_increment_0_0/display_block_snake_increment_0_0_in_context.xdc] for cell 'display_block_i/snake_increment_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_snake_increment_0_0/display_block_snake_increment_0_0/display_block_snake_increment_0_0_in_context.xdc] for cell 'display_block_i/snake_increment_0'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_direction_decider_0_0/display_block_direction_decider_0_0/display_block_direction_decider_0_0_in_context.xdc] for cell 'display_block_i/direction_decider_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_direction_decider_0_0/display_block_direction_decider_0_0/display_block_direction_decider_0_0_in_context.xdc] for cell 'display_block_i/direction_decider_0'
Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_seven_seg_driver_0_0/display_block_seven_seg_driver_0_0/display_block_seven_seg_driver_0_0_in_context.xdc] for cell 'display_block_i/seven_seg_driver_0'
Finished Parsing XDC File [c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_seven_seg_driver_0_0/display_block_seven_seg_driver_0_0/display_block_seven_seg_driver_0_0_in_context.xdc] for cell 'display_block_i/seven_seg_driver_0'
Parsing XDC File [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'JB[11]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'JC[8]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'JC[9]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'JC[10]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'JC[11]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc:103]
Finished Parsing XDC File [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/display_block_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1115.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1115.145 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'display_block_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '11.647', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.145 ; gain = 580.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.145 ; gain = 580.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/jl972/Desktop/HDL/Snake_V3/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/VGA_output_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/memory_mapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/cell_array_ag_wraper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/length_state_machine_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/apple_setter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/snake_increment_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/direction_decider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/seven_seg_driver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/xlconstant_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for display_block_i/xlconstant_4. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.145 ; gain = 580.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.145 ; gain = 580.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1118.938 ; gain = 584.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1285.375 ; gain = 750.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1285.375 ; gain = 750.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1295.109 ; gain = 760.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1511.945 ; gain = 977.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1511.945 ; gain = 977.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1511.945 ; gain = 977.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1511.945 ; gain = 977.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1511.945 ; gain = 977.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1511.945 ; gain = 977.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |display_block_VGA_output_0_1           |         1|
|2     |display_block_apple_setter_0_0         |         1|
|3     |display_block_blk_mem_gen_0_0          |         1|
|4     |display_block_cell_array_ag_wraper_0_0 |         1|
|5     |display_block_clk_wiz_0_0              |         1|
|6     |display_block_direction_decider_0_0    |         1|
|7     |display_block_length_state_machine_0_0 |         1|
|8     |display_block_memory_mapper_0_0        |         1|
|9     |display_block_seven_seg_driver_0_0     |         1|
|10    |display_block_snake_increment_0_0      |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |display_block_VGA_output_0           |     1|
|2     |display_block_apple_setter_0         |     1|
|3     |display_block_blk_mem_gen_0          |     1|
|4     |display_block_cell_array_ag_wraper_0 |     1|
|5     |display_block_clk_wiz_0              |     1|
|6     |display_block_direction_decider_0    |     1|
|7     |display_block_length_state_machine_0 |     1|
|8     |display_block_memory_mapper_0        |     1|
|9     |display_block_seven_seg_driver_0     |     1|
|10    |display_block_snake_increment_0      |     1|
|11    |IBUF                                 |     9|
|12    |OBUF                                 |    31|
+------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1511.945 ; gain = 977.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1511.945 ; gain = 971.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1511.945 ; gain = 977.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1511.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a698466b
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1511.945 ; gain = 1172.527
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jl972/Desktop/HDL/Snake_V3/Snake.runs/synth_1/display_block_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file display_block_wrapper_utilization_synth.rpt -pb display_block_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 14:39:43 2025...
