// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module receiver_receiver_Pipeline_VITIS_LOOP_95_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        filt_1_I_address0,
        filt_1_I_ce0,
        filt_1_I_q0,
        filt_1_I_address1,
        filt_1_I_ce1,
        filt_1_I_q1,
        filt_1_I_1_address0,
        filt_1_I_1_ce0,
        filt_1_I_1_q0,
        filt_1_I_1_address1,
        filt_1_I_1_ce1,
        filt_1_I_1_q1,
        filt_2_I_address0,
        filt_2_I_ce0,
        filt_2_I_we0,
        filt_2_I_d0,
        filt_1_Q_address0,
        filt_1_Q_ce0,
        filt_1_Q_q0,
        filt_1_Q_address1,
        filt_1_Q_ce1,
        filt_1_Q_q1,
        filt_1_Q_1_address0,
        filt_1_Q_1_ce0,
        filt_1_Q_1_q0,
        filt_1_Q_1_address1,
        filt_1_Q_1_ce1,
        filt_1_Q_1_q1,
        filt_2_Q_address0,
        filt_2_Q_ce0,
        filt_2_Q_we0,
        filt_2_Q_d0,
        filt_1_I_2_address0,
        filt_1_I_2_ce0,
        filt_1_I_2_q0,
        filt_1_I_2_address1,
        filt_1_I_2_ce1,
        filt_1_I_2_q1,
        filt_1_I_3_address0,
        filt_1_I_3_ce0,
        filt_1_I_3_q0,
        filt_1_I_3_address1,
        filt_1_I_3_ce1,
        filt_1_I_3_q1,
        filt_2_I_1_address0,
        filt_2_I_1_ce0,
        filt_2_I_1_we0,
        filt_2_I_1_d0,
        filt_1_Q_2_address0,
        filt_1_Q_2_ce0,
        filt_1_Q_2_q0,
        filt_1_Q_2_address1,
        filt_1_Q_2_ce1,
        filt_1_Q_2_q1,
        filt_1_Q_3_address0,
        filt_1_Q_3_ce0,
        filt_1_Q_3_q0,
        filt_1_Q_3_address1,
        filt_1_Q_3_ce1,
        filt_1_Q_3_q1,
        filt_2_Q_1_address0,
        filt_2_Q_1_ce0,
        filt_2_Q_1_we0,
        filt_2_Q_1_d0,
        filt_1_I_4_address0,
        filt_1_I_4_ce0,
        filt_1_I_4_q0,
        filt_1_I_4_address1,
        filt_1_I_4_ce1,
        filt_1_I_4_q1,
        filt_1_I_5_address0,
        filt_1_I_5_ce0,
        filt_1_I_5_q0,
        filt_1_I_5_address1,
        filt_1_I_5_ce1,
        filt_1_I_5_q1,
        filt_2_I_2_address0,
        filt_2_I_2_ce0,
        filt_2_I_2_we0,
        filt_2_I_2_d0,
        filt_1_Q_4_address0,
        filt_1_Q_4_ce0,
        filt_1_Q_4_q0,
        filt_1_Q_4_address1,
        filt_1_Q_4_ce1,
        filt_1_Q_4_q1,
        filt_1_Q_5_address0,
        filt_1_Q_5_ce0,
        filt_1_Q_5_q0,
        filt_1_Q_5_address1,
        filt_1_Q_5_ce1,
        filt_1_Q_5_q1,
        filt_2_Q_2_address0,
        filt_2_Q_2_ce0,
        filt_2_Q_2_we0,
        filt_2_Q_2_d0,
        filt_1_I_6_address0,
        filt_1_I_6_ce0,
        filt_1_I_6_q0,
        filt_1_I_6_address1,
        filt_1_I_6_ce1,
        filt_1_I_6_q1,
        filt_1_I_7_address0,
        filt_1_I_7_ce0,
        filt_1_I_7_q0,
        filt_1_I_7_address1,
        filt_1_I_7_ce1,
        filt_1_I_7_q1,
        filt_2_I_3_address0,
        filt_2_I_3_ce0,
        filt_2_I_3_we0,
        filt_2_I_3_d0,
        filt_1_Q_6_address0,
        filt_1_Q_6_ce0,
        filt_1_Q_6_q0,
        filt_1_Q_6_address1,
        filt_1_Q_6_ce1,
        filt_1_Q_6_q1,
        filt_1_Q_7_address0,
        filt_1_Q_7_ce0,
        filt_1_Q_7_q0,
        filt_1_Q_7_address1,
        filt_1_Q_7_ce1,
        filt_1_Q_7_q1,
        filt_2_Q_3_address0,
        filt_2_Q_3_ce0,
        filt_2_Q_3_we0,
        filt_2_Q_3_d0,
        filt_2_I_4_address0,
        filt_2_I_4_ce0,
        filt_2_I_4_we0,
        filt_2_I_4_d0,
        filt_2_Q_4_address0,
        filt_2_Q_4_ce0,
        filt_2_Q_4_we0,
        filt_2_Q_4_d0,
        filt_2_I_5_address0,
        filt_2_I_5_ce0,
        filt_2_I_5_we0,
        filt_2_I_5_d0,
        filt_2_Q_5_address0,
        filt_2_Q_5_ce0,
        filt_2_Q_5_we0,
        filt_2_Q_5_d0,
        filt_2_I_6_address0,
        filt_2_I_6_ce0,
        filt_2_I_6_we0,
        filt_2_I_6_d0,
        filt_2_Q_6_address0,
        filt_2_Q_6_ce0,
        filt_2_Q_6_we0,
        filt_2_Q_6_d0,
        filt_2_I_7_address0,
        filt_2_I_7_ce0,
        filt_2_I_7_we0,
        filt_2_I_7_d0,
        filt_2_Q_7_address0,
        filt_2_Q_7_ce0,
        filt_2_Q_7_we0,
        filt_2_Q_7_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] filt_1_I_address0;
output   filt_1_I_ce0;
input  [17:0] filt_1_I_q0;
output  [3:0] filt_1_I_address1;
output   filt_1_I_ce1;
input  [17:0] filt_1_I_q1;
output  [3:0] filt_1_I_1_address0;
output   filt_1_I_1_ce0;
input  [17:0] filt_1_I_1_q0;
output  [3:0] filt_1_I_1_address1;
output   filt_1_I_1_ce1;
input  [17:0] filt_1_I_1_q1;
output  [2:0] filt_2_I_address0;
output   filt_2_I_ce0;
output   filt_2_I_we0;
output  [17:0] filt_2_I_d0;
output  [3:0] filt_1_Q_address0;
output   filt_1_Q_ce0;
input  [17:0] filt_1_Q_q0;
output  [3:0] filt_1_Q_address1;
output   filt_1_Q_ce1;
input  [17:0] filt_1_Q_q1;
output  [3:0] filt_1_Q_1_address0;
output   filt_1_Q_1_ce0;
input  [17:0] filt_1_Q_1_q0;
output  [3:0] filt_1_Q_1_address1;
output   filt_1_Q_1_ce1;
input  [17:0] filt_1_Q_1_q1;
output  [2:0] filt_2_Q_address0;
output   filt_2_Q_ce0;
output   filt_2_Q_we0;
output  [17:0] filt_2_Q_d0;
output  [3:0] filt_1_I_2_address0;
output   filt_1_I_2_ce0;
input  [17:0] filt_1_I_2_q0;
output  [3:0] filt_1_I_2_address1;
output   filt_1_I_2_ce1;
input  [17:0] filt_1_I_2_q1;
output  [3:0] filt_1_I_3_address0;
output   filt_1_I_3_ce0;
input  [17:0] filt_1_I_3_q0;
output  [3:0] filt_1_I_3_address1;
output   filt_1_I_3_ce1;
input  [17:0] filt_1_I_3_q1;
output  [2:0] filt_2_I_1_address0;
output   filt_2_I_1_ce0;
output   filt_2_I_1_we0;
output  [17:0] filt_2_I_1_d0;
output  [3:0] filt_1_Q_2_address0;
output   filt_1_Q_2_ce0;
input  [17:0] filt_1_Q_2_q0;
output  [3:0] filt_1_Q_2_address1;
output   filt_1_Q_2_ce1;
input  [17:0] filt_1_Q_2_q1;
output  [3:0] filt_1_Q_3_address0;
output   filt_1_Q_3_ce0;
input  [17:0] filt_1_Q_3_q0;
output  [3:0] filt_1_Q_3_address1;
output   filt_1_Q_3_ce1;
input  [17:0] filt_1_Q_3_q1;
output  [2:0] filt_2_Q_1_address0;
output   filt_2_Q_1_ce0;
output   filt_2_Q_1_we0;
output  [17:0] filt_2_Q_1_d0;
output  [3:0] filt_1_I_4_address0;
output   filt_1_I_4_ce0;
input  [17:0] filt_1_I_4_q0;
output  [3:0] filt_1_I_4_address1;
output   filt_1_I_4_ce1;
input  [17:0] filt_1_I_4_q1;
output  [3:0] filt_1_I_5_address0;
output   filt_1_I_5_ce0;
input  [17:0] filt_1_I_5_q0;
output  [3:0] filt_1_I_5_address1;
output   filt_1_I_5_ce1;
input  [17:0] filt_1_I_5_q1;
output  [2:0] filt_2_I_2_address0;
output   filt_2_I_2_ce0;
output   filt_2_I_2_we0;
output  [17:0] filt_2_I_2_d0;
output  [3:0] filt_1_Q_4_address0;
output   filt_1_Q_4_ce0;
input  [17:0] filt_1_Q_4_q0;
output  [3:0] filt_1_Q_4_address1;
output   filt_1_Q_4_ce1;
input  [17:0] filt_1_Q_4_q1;
output  [3:0] filt_1_Q_5_address0;
output   filt_1_Q_5_ce0;
input  [17:0] filt_1_Q_5_q0;
output  [3:0] filt_1_Q_5_address1;
output   filt_1_Q_5_ce1;
input  [17:0] filt_1_Q_5_q1;
output  [2:0] filt_2_Q_2_address0;
output   filt_2_Q_2_ce0;
output   filt_2_Q_2_we0;
output  [17:0] filt_2_Q_2_d0;
output  [3:0] filt_1_I_6_address0;
output   filt_1_I_6_ce0;
input  [17:0] filt_1_I_6_q0;
output  [3:0] filt_1_I_6_address1;
output   filt_1_I_6_ce1;
input  [17:0] filt_1_I_6_q1;
output  [3:0] filt_1_I_7_address0;
output   filt_1_I_7_ce0;
input  [17:0] filt_1_I_7_q0;
output  [3:0] filt_1_I_7_address1;
output   filt_1_I_7_ce1;
input  [17:0] filt_1_I_7_q1;
output  [2:0] filt_2_I_3_address0;
output   filt_2_I_3_ce0;
output   filt_2_I_3_we0;
output  [17:0] filt_2_I_3_d0;
output  [3:0] filt_1_Q_6_address0;
output   filt_1_Q_6_ce0;
input  [17:0] filt_1_Q_6_q0;
output  [3:0] filt_1_Q_6_address1;
output   filt_1_Q_6_ce1;
input  [17:0] filt_1_Q_6_q1;
output  [3:0] filt_1_Q_7_address0;
output   filt_1_Q_7_ce0;
input  [17:0] filt_1_Q_7_q0;
output  [3:0] filt_1_Q_7_address1;
output   filt_1_Q_7_ce1;
input  [17:0] filt_1_Q_7_q1;
output  [2:0] filt_2_Q_3_address0;
output   filt_2_Q_3_ce0;
output   filt_2_Q_3_we0;
output  [17:0] filt_2_Q_3_d0;
output  [2:0] filt_2_I_4_address0;
output   filt_2_I_4_ce0;
output   filt_2_I_4_we0;
output  [17:0] filt_2_I_4_d0;
output  [2:0] filt_2_Q_4_address0;
output   filt_2_Q_4_ce0;
output   filt_2_Q_4_we0;
output  [17:0] filt_2_Q_4_d0;
output  [2:0] filt_2_I_5_address0;
output   filt_2_I_5_ce0;
output   filt_2_I_5_we0;
output  [17:0] filt_2_I_5_d0;
output  [2:0] filt_2_Q_5_address0;
output   filt_2_Q_5_ce0;
output   filt_2_Q_5_we0;
output  [17:0] filt_2_Q_5_d0;
output  [2:0] filt_2_I_6_address0;
output   filt_2_I_6_ce0;
output   filt_2_I_6_we0;
output  [17:0] filt_2_I_6_d0;
output  [2:0] filt_2_Q_6_address0;
output   filt_2_Q_6_ce0;
output   filt_2_Q_6_we0;
output  [17:0] filt_2_Q_6_d0;
output  [2:0] filt_2_I_7_address0;
output   filt_2_I_7_ce0;
output   filt_2_I_7_we0;
output  [17:0] filt_2_I_7_d0;
output  [2:0] filt_2_Q_7_address0;
output   filt_2_Q_7_ce0;
output   filt_2_Q_7_we0;
output  [17:0] filt_2_Q_7_d0;

reg ap_idle;
reg filt_1_I_ce0;
reg filt_1_I_ce1;
reg filt_1_I_1_ce0;
reg filt_1_I_1_ce1;
reg filt_2_I_ce0;
reg filt_2_I_we0;
reg filt_1_Q_ce0;
reg filt_1_Q_ce1;
reg filt_1_Q_1_ce0;
reg filt_1_Q_1_ce1;
reg filt_2_Q_ce0;
reg filt_2_Q_we0;
reg filt_1_I_2_ce0;
reg filt_1_I_2_ce1;
reg filt_1_I_3_ce0;
reg filt_1_I_3_ce1;
reg filt_2_I_1_ce0;
reg filt_2_I_1_we0;
reg filt_1_Q_2_ce0;
reg filt_1_Q_2_ce1;
reg filt_1_Q_3_ce0;
reg filt_1_Q_3_ce1;
reg filt_2_Q_1_ce0;
reg filt_2_Q_1_we0;
reg filt_1_I_4_ce0;
reg filt_1_I_4_ce1;
reg filt_1_I_5_ce0;
reg filt_1_I_5_ce1;
reg filt_2_I_2_ce0;
reg filt_2_I_2_we0;
reg filt_1_Q_4_ce0;
reg filt_1_Q_4_ce1;
reg filt_1_Q_5_ce0;
reg filt_1_Q_5_ce1;
reg filt_2_Q_2_ce0;
reg filt_2_Q_2_we0;
reg filt_1_I_6_ce0;
reg filt_1_I_6_ce1;
reg filt_1_I_7_ce0;
reg filt_1_I_7_ce1;
reg filt_2_I_3_ce0;
reg filt_2_I_3_we0;
reg filt_1_Q_6_ce0;
reg filt_1_Q_6_ce1;
reg filt_1_Q_7_ce0;
reg filt_1_Q_7_ce1;
reg filt_2_Q_3_ce0;
reg filt_2_Q_3_we0;
reg filt_2_I_4_ce0;
reg filt_2_I_4_we0;
reg filt_2_Q_4_ce0;
reg filt_2_Q_4_we0;
reg filt_2_I_5_ce0;
reg filt_2_I_5_we0;
reg filt_2_Q_5_ce0;
reg filt_2_Q_5_we0;
reg filt_2_I_6_ce0;
reg filt_2_I_6_we0;
reg filt_2_Q_6_ce0;
reg filt_2_Q_6_we0;
reg filt_2_I_7_ce0;
reg filt_2_I_7_we0;
reg filt_2_Q_7_ce0;
reg filt_2_Q_7_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln95_fu_722_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [2:0] lshr_ln7_reg_941;
reg   [2:0] lshr_ln7_reg_941_pp0_iter1_reg;
wire   [17:0] add_ln97_fu_805_p2;
reg   [17:0] add_ln97_reg_1096;
wire   [17:0] add_ln97_1_fu_811_p2;
reg   [17:0] add_ln97_1_reg_1101;
wire   [17:0] add_ln97_2_fu_817_p2;
reg   [17:0] add_ln97_2_reg_1106;
wire   [17:0] add_ln97_3_fu_823_p2;
reg   [17:0] add_ln97_3_reg_1111;
wire   [17:0] add_ln97_4_fu_829_p2;
reg   [17:0] add_ln97_4_reg_1116;
wire   [17:0] add_ln97_5_fu_835_p2;
reg   [17:0] add_ln97_5_reg_1121;
wire   [17:0] add_ln97_6_fu_841_p2;
reg   [17:0] add_ln97_6_reg_1126;
wire   [17:0] add_ln97_7_fu_847_p2;
reg   [17:0] add_ln97_7_reg_1131;
wire   [17:0] add_ln98_fu_853_p2;
reg   [17:0] add_ln98_reg_1136;
wire   [17:0] add_ln98_1_fu_859_p2;
reg   [17:0] add_ln98_1_reg_1141;
wire   [17:0] add_ln98_2_fu_865_p2;
reg   [17:0] add_ln98_2_reg_1146;
wire   [17:0] add_ln98_3_fu_871_p2;
reg   [17:0] add_ln98_3_reg_1151;
wire   [17:0] add_ln98_4_fu_877_p2;
reg   [17:0] add_ln98_4_reg_1156;
wire   [17:0] add_ln98_5_fu_883_p2;
reg   [17:0] add_ln98_5_reg_1161;
wire   [17:0] add_ln98_6_fu_889_p2;
reg   [17:0] add_ln98_6_reg_1166;
wire   [17:0] add_ln98_7_fu_895_p2;
reg   [17:0] add_ln98_7_reg_1171;
wire   [63:0] zext_ln95_fu_738_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln97_1_fu_774_p1;
wire   [63:0] zext_ln97_fu_901_p1;
reg   [6:0] i_fu_102;
wire   [6:0] add_ln95_fu_794_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i_1;
wire   [3:0] lshr_ln6_fu_728_p4;
wire   [3:0] or_ln97_fu_768_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

receiver_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln95_fu_722_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_102 <= add_ln95_fu_794_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_102 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln97_1_reg_1101 <= add_ln97_1_fu_811_p2;
        add_ln97_2_reg_1106 <= add_ln97_2_fu_817_p2;
        add_ln97_3_reg_1111 <= add_ln97_3_fu_823_p2;
        add_ln97_4_reg_1116 <= add_ln97_4_fu_829_p2;
        add_ln97_5_reg_1121 <= add_ln97_5_fu_835_p2;
        add_ln97_6_reg_1126 <= add_ln97_6_fu_841_p2;
        add_ln97_7_reg_1131 <= add_ln97_7_fu_847_p2;
        add_ln97_reg_1096 <= add_ln97_fu_805_p2;
        add_ln98_1_reg_1141 <= add_ln98_1_fu_859_p2;
        add_ln98_2_reg_1146 <= add_ln98_2_fu_865_p2;
        add_ln98_3_reg_1151 <= add_ln98_3_fu_871_p2;
        add_ln98_4_reg_1156 <= add_ln98_4_fu_877_p2;
        add_ln98_5_reg_1161 <= add_ln98_5_fu_883_p2;
        add_ln98_6_reg_1166 <= add_ln98_6_fu_889_p2;
        add_ln98_7_reg_1171 <= add_ln98_7_fu_895_p2;
        add_ln98_reg_1136 <= add_ln98_fu_853_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        lshr_ln7_reg_941_pp0_iter1_reg <= lshr_ln7_reg_941;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_722_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln7_reg_941 <= {{ap_sig_allocacmp_i_1[6:4]}};
    end
end

always @ (*) begin
    if (((icmp_ln95_fu_722_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_102;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_1_ce0 = 1'b1;
    end else begin
        filt_1_I_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_1_ce1 = 1'b1;
    end else begin
        filt_1_I_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_2_ce0 = 1'b1;
    end else begin
        filt_1_I_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_2_ce1 = 1'b1;
    end else begin
        filt_1_I_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_3_ce0 = 1'b1;
    end else begin
        filt_1_I_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_3_ce1 = 1'b1;
    end else begin
        filt_1_I_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_4_ce0 = 1'b1;
    end else begin
        filt_1_I_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_4_ce1 = 1'b1;
    end else begin
        filt_1_I_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_5_ce0 = 1'b1;
    end else begin
        filt_1_I_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_5_ce1 = 1'b1;
    end else begin
        filt_1_I_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_6_ce0 = 1'b1;
    end else begin
        filt_1_I_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_6_ce1 = 1'b1;
    end else begin
        filt_1_I_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_7_ce0 = 1'b1;
    end else begin
        filt_1_I_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_7_ce1 = 1'b1;
    end else begin
        filt_1_I_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_ce0 = 1'b1;
    end else begin
        filt_1_I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_I_ce1 = 1'b1;
    end else begin
        filt_1_I_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_1_ce0 = 1'b1;
    end else begin
        filt_1_Q_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_1_ce1 = 1'b1;
    end else begin
        filt_1_Q_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_2_ce0 = 1'b1;
    end else begin
        filt_1_Q_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_2_ce1 = 1'b1;
    end else begin
        filt_1_Q_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_3_ce0 = 1'b1;
    end else begin
        filt_1_Q_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_3_ce1 = 1'b1;
    end else begin
        filt_1_Q_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_4_ce0 = 1'b1;
    end else begin
        filt_1_Q_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_4_ce1 = 1'b1;
    end else begin
        filt_1_Q_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_5_ce0 = 1'b1;
    end else begin
        filt_1_Q_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_5_ce1 = 1'b1;
    end else begin
        filt_1_Q_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_6_ce0 = 1'b1;
    end else begin
        filt_1_Q_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_6_ce1 = 1'b1;
    end else begin
        filt_1_Q_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_7_ce0 = 1'b1;
    end else begin
        filt_1_Q_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_7_ce1 = 1'b1;
    end else begin
        filt_1_Q_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_ce0 = 1'b1;
    end else begin
        filt_1_Q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_1_Q_ce1 = 1'b1;
    end else begin
        filt_1_Q_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_1_ce0 = 1'b1;
    end else begin
        filt_2_I_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_1_we0 = 1'b1;
    end else begin
        filt_2_I_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_2_ce0 = 1'b1;
    end else begin
        filt_2_I_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_2_we0 = 1'b1;
    end else begin
        filt_2_I_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_3_ce0 = 1'b1;
    end else begin
        filt_2_I_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_3_we0 = 1'b1;
    end else begin
        filt_2_I_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_4_ce0 = 1'b1;
    end else begin
        filt_2_I_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_4_we0 = 1'b1;
    end else begin
        filt_2_I_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_5_ce0 = 1'b1;
    end else begin
        filt_2_I_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_5_we0 = 1'b1;
    end else begin
        filt_2_I_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_6_ce0 = 1'b1;
    end else begin
        filt_2_I_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_6_we0 = 1'b1;
    end else begin
        filt_2_I_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_7_ce0 = 1'b1;
    end else begin
        filt_2_I_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_7_we0 = 1'b1;
    end else begin
        filt_2_I_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_ce0 = 1'b1;
    end else begin
        filt_2_I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_I_we0 = 1'b1;
    end else begin
        filt_2_I_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_1_ce0 = 1'b1;
    end else begin
        filt_2_Q_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_1_we0 = 1'b1;
    end else begin
        filt_2_Q_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_2_ce0 = 1'b1;
    end else begin
        filt_2_Q_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_2_we0 = 1'b1;
    end else begin
        filt_2_Q_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_3_ce0 = 1'b1;
    end else begin
        filt_2_Q_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_3_we0 = 1'b1;
    end else begin
        filt_2_Q_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_4_ce0 = 1'b1;
    end else begin
        filt_2_Q_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_4_we0 = 1'b1;
    end else begin
        filt_2_Q_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_5_ce0 = 1'b1;
    end else begin
        filt_2_Q_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_5_we0 = 1'b1;
    end else begin
        filt_2_Q_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_6_ce0 = 1'b1;
    end else begin
        filt_2_Q_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_6_we0 = 1'b1;
    end else begin
        filt_2_Q_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_7_ce0 = 1'b1;
    end else begin
        filt_2_Q_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_7_we0 = 1'b1;
    end else begin
        filt_2_Q_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_ce0 = 1'b1;
    end else begin
        filt_2_Q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_2_Q_we0 = 1'b1;
    end else begin
        filt_2_Q_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln95_fu_794_p2 = (ap_sig_allocacmp_i_1 + 7'd16);

assign add_ln97_1_fu_811_p2 = (filt_1_I_3_q1 + filt_1_I_2_q1);

assign add_ln97_2_fu_817_p2 = (filt_1_I_5_q1 + filt_1_I_4_q1);

assign add_ln97_3_fu_823_p2 = (filt_1_I_7_q1 + filt_1_I_6_q1);

assign add_ln97_4_fu_829_p2 = (filt_1_I_1_q0 + filt_1_I_q0);

assign add_ln97_5_fu_835_p2 = (filt_1_I_3_q0 + filt_1_I_2_q0);

assign add_ln97_6_fu_841_p2 = (filt_1_I_5_q0 + filt_1_I_4_q0);

assign add_ln97_7_fu_847_p2 = (filt_1_I_7_q0 + filt_1_I_6_q0);

assign add_ln97_fu_805_p2 = (filt_1_I_1_q1 + filt_1_I_q1);

assign add_ln98_1_fu_859_p2 = (filt_1_Q_1_q0 + filt_1_Q_q0);

assign add_ln98_2_fu_865_p2 = (filt_1_Q_3_q1 + filt_1_Q_2_q1);

assign add_ln98_3_fu_871_p2 = (filt_1_Q_3_q0 + filt_1_Q_2_q0);

assign add_ln98_4_fu_877_p2 = (filt_1_Q_5_q1 + filt_1_Q_4_q1);

assign add_ln98_5_fu_883_p2 = (filt_1_Q_5_q0 + filt_1_Q_4_q0);

assign add_ln98_6_fu_889_p2 = (filt_1_Q_7_q1 + filt_1_Q_6_q1);

assign add_ln98_7_fu_895_p2 = (filt_1_Q_7_q0 + filt_1_Q_6_q0);

assign add_ln98_fu_853_p2 = (filt_1_Q_1_q1 + filt_1_Q_q1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign filt_1_I_1_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_I_1_address1 = zext_ln95_fu_738_p1;

assign filt_1_I_2_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_I_2_address1 = zext_ln95_fu_738_p1;

assign filt_1_I_3_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_I_3_address1 = zext_ln95_fu_738_p1;

assign filt_1_I_4_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_I_4_address1 = zext_ln95_fu_738_p1;

assign filt_1_I_5_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_I_5_address1 = zext_ln95_fu_738_p1;

assign filt_1_I_6_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_I_6_address1 = zext_ln95_fu_738_p1;

assign filt_1_I_7_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_I_7_address1 = zext_ln95_fu_738_p1;

assign filt_1_I_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_I_address1 = zext_ln95_fu_738_p1;

assign filt_1_Q_1_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_Q_1_address1 = zext_ln95_fu_738_p1;

assign filt_1_Q_2_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_Q_2_address1 = zext_ln95_fu_738_p1;

assign filt_1_Q_3_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_Q_3_address1 = zext_ln95_fu_738_p1;

assign filt_1_Q_4_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_Q_4_address1 = zext_ln95_fu_738_p1;

assign filt_1_Q_5_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_Q_5_address1 = zext_ln95_fu_738_p1;

assign filt_1_Q_6_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_Q_6_address1 = zext_ln95_fu_738_p1;

assign filt_1_Q_7_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_Q_7_address1 = zext_ln95_fu_738_p1;

assign filt_1_Q_address0 = zext_ln97_1_fu_774_p1;

assign filt_1_Q_address1 = zext_ln95_fu_738_p1;

assign filt_2_I_1_address0 = zext_ln97_fu_901_p1;

assign filt_2_I_1_d0 = add_ln97_1_reg_1101;

assign filt_2_I_2_address0 = zext_ln97_fu_901_p1;

assign filt_2_I_2_d0 = add_ln97_2_reg_1106;

assign filt_2_I_3_address0 = zext_ln97_fu_901_p1;

assign filt_2_I_3_d0 = add_ln97_3_reg_1111;

assign filt_2_I_4_address0 = zext_ln97_fu_901_p1;

assign filt_2_I_4_d0 = add_ln97_4_reg_1116;

assign filt_2_I_5_address0 = zext_ln97_fu_901_p1;

assign filt_2_I_5_d0 = add_ln97_5_reg_1121;

assign filt_2_I_6_address0 = zext_ln97_fu_901_p1;

assign filt_2_I_6_d0 = add_ln97_6_reg_1126;

assign filt_2_I_7_address0 = zext_ln97_fu_901_p1;

assign filt_2_I_7_d0 = add_ln97_7_reg_1131;

assign filt_2_I_address0 = zext_ln97_fu_901_p1;

assign filt_2_I_d0 = add_ln97_reg_1096;

assign filt_2_Q_1_address0 = zext_ln97_fu_901_p1;

assign filt_2_Q_1_d0 = add_ln98_2_reg_1146;

assign filt_2_Q_2_address0 = zext_ln97_fu_901_p1;

assign filt_2_Q_2_d0 = add_ln98_4_reg_1156;

assign filt_2_Q_3_address0 = zext_ln97_fu_901_p1;

assign filt_2_Q_3_d0 = add_ln98_6_reg_1166;

assign filt_2_Q_4_address0 = zext_ln97_fu_901_p1;

assign filt_2_Q_4_d0 = add_ln98_1_reg_1141;

assign filt_2_Q_5_address0 = zext_ln97_fu_901_p1;

assign filt_2_Q_5_d0 = add_ln98_3_reg_1151;

assign filt_2_Q_6_address0 = zext_ln97_fu_901_p1;

assign filt_2_Q_6_d0 = add_ln98_5_reg_1161;

assign filt_2_Q_7_address0 = zext_ln97_fu_901_p1;

assign filt_2_Q_7_d0 = add_ln98_7_reg_1171;

assign filt_2_Q_address0 = zext_ln97_fu_901_p1;

assign filt_2_Q_d0 = add_ln98_reg_1136;

assign icmp_ln95_fu_722_p2 = ((ap_sig_allocacmp_i_1 < 7'd96) ? 1'b1 : 1'b0);

assign lshr_ln6_fu_728_p4 = {{ap_sig_allocacmp_i_1[6:3]}};

assign or_ln97_fu_768_p2 = (lshr_ln6_fu_728_p4 | 4'd1);

assign zext_ln95_fu_738_p1 = lshr_ln6_fu_728_p4;

assign zext_ln97_1_fu_774_p1 = or_ln97_fu_768_p2;

assign zext_ln97_fu_901_p1 = lshr_ln7_reg_941_pp0_iter1_reg;

endmodule //receiver_receiver_Pipeline_VITIS_LOOP_95_5
