Warning : License for product VCSRuntime_Net(725) will expire within 14 days, on: 10-nov-2016.
If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 28 20:43 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd' was opened successfully.
$finish called from file "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE/tb_CORDIC_Arch3.v", line 154.
$finish at simulation time           2639565000
Simulation complete, time is 2639565000 ps.
gui/dve/libraries/syn/generic.sdb'
3 drivers (1 active statement) found for signal: testbench_CORDIC_Arch3.Recept[31:0]
gui/dve/libraries/syn/vcs.sdb'
gui/dve/libraries/syn/vcs.sdb'
gui/dve/libraries/syn/vcs.sdb'
gui/dve/libraries/syn/generic.sdb'
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2639565000 ps
CPU Time:      4.530 seconds;       Data structure size:   0.1Mb
Fri Oct 28 20:49:10 2016
