// Seed: 4181600470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout supply1 id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_14 = -1 == id_14;
endmodule
module module_1 #(
    parameter id_11 = 32'd71,
    parameter id_12 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    _id_12,
    id_13
);
  input wire id_13;
  inout wire _id_12;
  inout wire _id_11;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10,
      id_8,
      id_8,
      id_1,
      id_6,
      id_10,
      id_8,
      id_6,
      id_9,
      id_8,
      id_9
  );
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  wire [id_12  ==  id_11 : 1] id_14;
  wire id_15;
  wire id_16;
endmodule
