INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:10:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.058ns (28.105%)  route 2.706ns (71.895%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1804, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X14Y109        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y109        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[2]/Q
                         net (fo=6, routed)           0.622     1.384    lsq3/handshake_lsq_lsq3_core/stq_addr_3_q[2]
    SLICE_X12Y107        LUT6 (Prop_lut6_I4_O)        0.043     1.427 r  lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_61/O
                         net (fo=1, routed)           0.223     1.650    lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_61_n_0
    SLICE_X12Y108        LUT5 (Prop_lut5_I2_O)        0.043     1.693 f  lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_33/O
                         net (fo=4, routed)           0.100     1.793    lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_33_n_0
    SLICE_X12Y108        LUT4 (Prop_lut4_I3_O)        0.043     1.836 r  lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_12/O
                         net (fo=5, routed)           0.324     2.161    lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_12_n_0
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.043     2.204 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[31]_i_17__0/O
                         net (fo=1, routed)           0.000     2.204    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[31]_i_17__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.392 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.392    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[31]_i_7_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.545 f  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[30]_i_5__0/O[1]
                         net (fo=1, routed)           0.335     2.879    lsq3/handshake_lsq_lsq3_core/TEMP_30_double_out1[5]
    SLICE_X10Y111        LUT6 (Prop_lut6_I5_O)        0.119     2.998 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[29]_i_4__0/O
                         net (fo=33, routed)          0.173     3.171    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[29]_i_4__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I5_O)        0.043     3.214 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_0_q_i_5__0/O
                         net (fo=1, routed)           0.382     3.597    lsq3/handshake_lsq_lsq3_core/ldq_issue_0_q_i_5__0_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I0_O)        0.043     3.640 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_0_q_i_3__0/O
                         net (fo=1, routed)           0.095     3.734    lsq3/handshake_lsq_lsq3_core/ldq_issue_0_q_i_3__0_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I3_O)        0.043     3.777 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_0_q_i_2__0/O
                         net (fo=3, routed)           0.166     3.944    lsq3/handshake_lsq_lsq3_core/ldq_issue_0_q_i_2__0_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I4_O)        0.043     3.987 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[31]_i_1__0/O
                         net (fo=32, routed)          0.286     4.272    lsq3/handshake_lsq_lsq3_core/p_21_in
    SLICE_X5Y112         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1804, unset)         0.483     3.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X5Y112         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[21]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X5Y112         FDRE (Setup_fdre_C_CE)      -0.194     3.453    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[21]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                 -0.819    




