
Hexapod.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000966c  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e8  0800991c  0800991c  0000a91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a204  0800a204  0000b204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a20c  0800a20c  0000b20c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a210  0800a210  0000b210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  0800a214  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000031c  24000060  0800a274  0000c060  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400037c  0800a274  0000c37c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c060  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018874  00000000  00000000  0000c08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000037ed  00000000  00000000  00024902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001248  00000000  00000000  000280f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e0d  00000000  00000000  00029338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00031adb  00000000  00000000  0002a145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c041  00000000  00000000  0005bc20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00137ac9  00000000  00000000  00077c61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001af72a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004fe4  00000000  00000000  001af770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005f  00000000  00000000  001b4754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000060 	.word	0x24000060
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08009904 	.word	0x08009904

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000064 	.word	0x24000064
 80002ec:	08009904 	.word	0x08009904

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b988 	b.w	80006c8 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	468e      	mov	lr, r1
 80003d8:	4604      	mov	r4, r0
 80003da:	4688      	mov	r8, r1
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d14a      	bne.n	8000476 <__udivmoddi4+0xa6>
 80003e0:	428a      	cmp	r2, r1
 80003e2:	4617      	mov	r7, r2
 80003e4:	d962      	bls.n	80004ac <__udivmoddi4+0xdc>
 80003e6:	fab2 f682 	clz	r6, r2
 80003ea:	b14e      	cbz	r6, 8000400 <__udivmoddi4+0x30>
 80003ec:	f1c6 0320 	rsb	r3, r6, #32
 80003f0:	fa01 f806 	lsl.w	r8, r1, r6
 80003f4:	fa20 f303 	lsr.w	r3, r0, r3
 80003f8:	40b7      	lsls	r7, r6
 80003fa:	ea43 0808 	orr.w	r8, r3, r8
 80003fe:	40b4      	lsls	r4, r6
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	fa1f fc87 	uxth.w	ip, r7
 8000408:	fbb8 f1fe 	udiv	r1, r8, lr
 800040c:	0c23      	lsrs	r3, r4, #16
 800040e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000412:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000416:	fb01 f20c 	mul.w	r2, r1, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0x62>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f101 30ff 	add.w	r0, r1, #4294967295
 8000424:	f080 80ea 	bcs.w	80005fc <__udivmoddi4+0x22c>
 8000428:	429a      	cmp	r2, r3
 800042a:	f240 80e7 	bls.w	80005fc <__udivmoddi4+0x22c>
 800042e:	3902      	subs	r1, #2
 8000430:	443b      	add	r3, r7
 8000432:	1a9a      	subs	r2, r3, r2
 8000434:	b2a3      	uxth	r3, r4
 8000436:	fbb2 f0fe 	udiv	r0, r2, lr
 800043a:	fb0e 2210 	mls	r2, lr, r0, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb00 fc0c 	mul.w	ip, r0, ip
 8000446:	459c      	cmp	ip, r3
 8000448:	d909      	bls.n	800045e <__udivmoddi4+0x8e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000450:	f080 80d6 	bcs.w	8000600 <__udivmoddi4+0x230>
 8000454:	459c      	cmp	ip, r3
 8000456:	f240 80d3 	bls.w	8000600 <__udivmoddi4+0x230>
 800045a:	443b      	add	r3, r7
 800045c:	3802      	subs	r0, #2
 800045e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000462:	eba3 030c 	sub.w	r3, r3, ip
 8000466:	2100      	movs	r1, #0
 8000468:	b11d      	cbz	r5, 8000472 <__udivmoddi4+0xa2>
 800046a:	40f3      	lsrs	r3, r6
 800046c:	2200      	movs	r2, #0
 800046e:	e9c5 3200 	strd	r3, r2, [r5]
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	428b      	cmp	r3, r1
 8000478:	d905      	bls.n	8000486 <__udivmoddi4+0xb6>
 800047a:	b10d      	cbz	r5, 8000480 <__udivmoddi4+0xb0>
 800047c:	e9c5 0100 	strd	r0, r1, [r5]
 8000480:	2100      	movs	r1, #0
 8000482:	4608      	mov	r0, r1
 8000484:	e7f5      	b.n	8000472 <__udivmoddi4+0xa2>
 8000486:	fab3 f183 	clz	r1, r3
 800048a:	2900      	cmp	r1, #0
 800048c:	d146      	bne.n	800051c <__udivmoddi4+0x14c>
 800048e:	4573      	cmp	r3, lr
 8000490:	d302      	bcc.n	8000498 <__udivmoddi4+0xc8>
 8000492:	4282      	cmp	r2, r0
 8000494:	f200 8105 	bhi.w	80006a2 <__udivmoddi4+0x2d2>
 8000498:	1a84      	subs	r4, r0, r2
 800049a:	eb6e 0203 	sbc.w	r2, lr, r3
 800049e:	2001      	movs	r0, #1
 80004a0:	4690      	mov	r8, r2
 80004a2:	2d00      	cmp	r5, #0
 80004a4:	d0e5      	beq.n	8000472 <__udivmoddi4+0xa2>
 80004a6:	e9c5 4800 	strd	r4, r8, [r5]
 80004aa:	e7e2      	b.n	8000472 <__udivmoddi4+0xa2>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f000 8090 	beq.w	80005d2 <__udivmoddi4+0x202>
 80004b2:	fab2 f682 	clz	r6, r2
 80004b6:	2e00      	cmp	r6, #0
 80004b8:	f040 80a4 	bne.w	8000604 <__udivmoddi4+0x234>
 80004bc:	1a8a      	subs	r2, r1, r2
 80004be:	0c03      	lsrs	r3, r0, #16
 80004c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c4:	b280      	uxth	r0, r0
 80004c6:	b2bc      	uxth	r4, r7
 80004c8:	2101      	movs	r1, #1
 80004ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80004d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004d6:	fb04 f20c 	mul.w	r2, r4, ip
 80004da:	429a      	cmp	r2, r3
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x11e>
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004e4:	d202      	bcs.n	80004ec <__udivmoddi4+0x11c>
 80004e6:	429a      	cmp	r2, r3
 80004e8:	f200 80e0 	bhi.w	80006ac <__udivmoddi4+0x2dc>
 80004ec:	46c4      	mov	ip, r8
 80004ee:	1a9b      	subs	r3, r3, r2
 80004f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004fc:	fb02 f404 	mul.w	r4, r2, r4
 8000500:	429c      	cmp	r4, r3
 8000502:	d907      	bls.n	8000514 <__udivmoddi4+0x144>
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	f102 30ff 	add.w	r0, r2, #4294967295
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x142>
 800050c:	429c      	cmp	r4, r3
 800050e:	f200 80ca 	bhi.w	80006a6 <__udivmoddi4+0x2d6>
 8000512:	4602      	mov	r2, r0
 8000514:	1b1b      	subs	r3, r3, r4
 8000516:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800051a:	e7a5      	b.n	8000468 <__udivmoddi4+0x98>
 800051c:	f1c1 0620 	rsb	r6, r1, #32
 8000520:	408b      	lsls	r3, r1
 8000522:	fa22 f706 	lsr.w	r7, r2, r6
 8000526:	431f      	orrs	r7, r3
 8000528:	fa0e f401 	lsl.w	r4, lr, r1
 800052c:	fa20 f306 	lsr.w	r3, r0, r6
 8000530:	fa2e fe06 	lsr.w	lr, lr, r6
 8000534:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000538:	4323      	orrs	r3, r4
 800053a:	fa00 f801 	lsl.w	r8, r0, r1
 800053e:	fa1f fc87 	uxth.w	ip, r7
 8000542:	fbbe f0f9 	udiv	r0, lr, r9
 8000546:	0c1c      	lsrs	r4, r3, #16
 8000548:	fb09 ee10 	mls	lr, r9, r0, lr
 800054c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000550:	fb00 fe0c 	mul.w	lr, r0, ip
 8000554:	45a6      	cmp	lr, r4
 8000556:	fa02 f201 	lsl.w	r2, r2, r1
 800055a:	d909      	bls.n	8000570 <__udivmoddi4+0x1a0>
 800055c:	193c      	adds	r4, r7, r4
 800055e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000562:	f080 809c 	bcs.w	800069e <__udivmoddi4+0x2ce>
 8000566:	45a6      	cmp	lr, r4
 8000568:	f240 8099 	bls.w	800069e <__udivmoddi4+0x2ce>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	eba4 040e 	sub.w	r4, r4, lr
 8000574:	fa1f fe83 	uxth.w	lr, r3
 8000578:	fbb4 f3f9 	udiv	r3, r4, r9
 800057c:	fb09 4413 	mls	r4, r9, r3, r4
 8000580:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000584:	fb03 fc0c 	mul.w	ip, r3, ip
 8000588:	45a4      	cmp	ip, r4
 800058a:	d908      	bls.n	800059e <__udivmoddi4+0x1ce>
 800058c:	193c      	adds	r4, r7, r4
 800058e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000592:	f080 8082 	bcs.w	800069a <__udivmoddi4+0x2ca>
 8000596:	45a4      	cmp	ip, r4
 8000598:	d97f      	bls.n	800069a <__udivmoddi4+0x2ca>
 800059a:	3b02      	subs	r3, #2
 800059c:	443c      	add	r4, r7
 800059e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005a2:	eba4 040c 	sub.w	r4, r4, ip
 80005a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005aa:	4564      	cmp	r4, ip
 80005ac:	4673      	mov	r3, lr
 80005ae:	46e1      	mov	r9, ip
 80005b0:	d362      	bcc.n	8000678 <__udivmoddi4+0x2a8>
 80005b2:	d05f      	beq.n	8000674 <__udivmoddi4+0x2a4>
 80005b4:	b15d      	cbz	r5, 80005ce <__udivmoddi4+0x1fe>
 80005b6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ba:	eb64 0409 	sbc.w	r4, r4, r9
 80005be:	fa04 f606 	lsl.w	r6, r4, r6
 80005c2:	fa22 f301 	lsr.w	r3, r2, r1
 80005c6:	431e      	orrs	r6, r3
 80005c8:	40cc      	lsrs	r4, r1
 80005ca:	e9c5 6400 	strd	r6, r4, [r5]
 80005ce:	2100      	movs	r1, #0
 80005d0:	e74f      	b.n	8000472 <__udivmoddi4+0xa2>
 80005d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005d6:	0c01      	lsrs	r1, r0, #16
 80005d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005dc:	b280      	uxth	r0, r0
 80005de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005e2:	463b      	mov	r3, r7
 80005e4:	4638      	mov	r0, r7
 80005e6:	463c      	mov	r4, r7
 80005e8:	46b8      	mov	r8, r7
 80005ea:	46be      	mov	lr, r7
 80005ec:	2620      	movs	r6, #32
 80005ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80005f2:	eba2 0208 	sub.w	r2, r2, r8
 80005f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005fa:	e766      	b.n	80004ca <__udivmoddi4+0xfa>
 80005fc:	4601      	mov	r1, r0
 80005fe:	e718      	b.n	8000432 <__udivmoddi4+0x62>
 8000600:	4610      	mov	r0, r2
 8000602:	e72c      	b.n	800045e <__udivmoddi4+0x8e>
 8000604:	f1c6 0220 	rsb	r2, r6, #32
 8000608:	fa2e f302 	lsr.w	r3, lr, r2
 800060c:	40b7      	lsls	r7, r6
 800060e:	40b1      	lsls	r1, r6
 8000610:	fa20 f202 	lsr.w	r2, r0, r2
 8000614:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000618:	430a      	orrs	r2, r1
 800061a:	fbb3 f8fe 	udiv	r8, r3, lr
 800061e:	b2bc      	uxth	r4, r7
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800062a:	fb08 f904 	mul.w	r9, r8, r4
 800062e:	40b0      	lsls	r0, r6
 8000630:	4589      	cmp	r9, r1
 8000632:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000636:	b280      	uxth	r0, r0
 8000638:	d93e      	bls.n	80006b8 <__udivmoddi4+0x2e8>
 800063a:	1879      	adds	r1, r7, r1
 800063c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000640:	d201      	bcs.n	8000646 <__udivmoddi4+0x276>
 8000642:	4589      	cmp	r9, r1
 8000644:	d81f      	bhi.n	8000686 <__udivmoddi4+0x2b6>
 8000646:	eba1 0109 	sub.w	r1, r1, r9
 800064a:	fbb1 f9fe 	udiv	r9, r1, lr
 800064e:	fb09 f804 	mul.w	r8, r9, r4
 8000652:	fb0e 1119 	mls	r1, lr, r9, r1
 8000656:	b292      	uxth	r2, r2
 8000658:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800065c:	4542      	cmp	r2, r8
 800065e:	d229      	bcs.n	80006b4 <__udivmoddi4+0x2e4>
 8000660:	18ba      	adds	r2, r7, r2
 8000662:	f109 31ff 	add.w	r1, r9, #4294967295
 8000666:	d2c4      	bcs.n	80005f2 <__udivmoddi4+0x222>
 8000668:	4542      	cmp	r2, r8
 800066a:	d2c2      	bcs.n	80005f2 <__udivmoddi4+0x222>
 800066c:	f1a9 0102 	sub.w	r1, r9, #2
 8000670:	443a      	add	r2, r7
 8000672:	e7be      	b.n	80005f2 <__udivmoddi4+0x222>
 8000674:	45f0      	cmp	r8, lr
 8000676:	d29d      	bcs.n	80005b4 <__udivmoddi4+0x1e4>
 8000678:	ebbe 0302 	subs.w	r3, lr, r2
 800067c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000680:	3801      	subs	r0, #1
 8000682:	46e1      	mov	r9, ip
 8000684:	e796      	b.n	80005b4 <__udivmoddi4+0x1e4>
 8000686:	eba7 0909 	sub.w	r9, r7, r9
 800068a:	4449      	add	r1, r9
 800068c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000690:	fbb1 f9fe 	udiv	r9, r1, lr
 8000694:	fb09 f804 	mul.w	r8, r9, r4
 8000698:	e7db      	b.n	8000652 <__udivmoddi4+0x282>
 800069a:	4673      	mov	r3, lr
 800069c:	e77f      	b.n	800059e <__udivmoddi4+0x1ce>
 800069e:	4650      	mov	r0, sl
 80006a0:	e766      	b.n	8000570 <__udivmoddi4+0x1a0>
 80006a2:	4608      	mov	r0, r1
 80006a4:	e6fd      	b.n	80004a2 <__udivmoddi4+0xd2>
 80006a6:	443b      	add	r3, r7
 80006a8:	3a02      	subs	r2, #2
 80006aa:	e733      	b.n	8000514 <__udivmoddi4+0x144>
 80006ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80006b0:	443b      	add	r3, r7
 80006b2:	e71c      	b.n	80004ee <__udivmoddi4+0x11e>
 80006b4:	4649      	mov	r1, r9
 80006b6:	e79c      	b.n	80005f2 <__udivmoddi4+0x222>
 80006b8:	eba1 0109 	sub.w	r1, r1, r9
 80006bc:	46c4      	mov	ip, r8
 80006be:	fbb1 f9fe 	udiv	r9, r1, lr
 80006c2:	fb09 f804 	mul.w	r8, r9, r4
 80006c6:	e7c4      	b.n	8000652 <__udivmoddi4+0x282>

080006c8 <__aeabi_idiv0>:
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop

080006cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08c      	sub	sp, #48	@ 0x30
 80006d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	f107 031c 	add.w	r3, r7, #28
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
 80006e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e2:	4b49      	ldr	r3, [pc, #292]	@ (8000808 <MX_GPIO_Init+0x13c>)
 80006e4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80006e8:	4a47      	ldr	r2, [pc, #284]	@ (8000808 <MX_GPIO_Init+0x13c>)
 80006ea:	f043 0304 	orr.w	r3, r3, #4
 80006ee:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80006f2:	4b45      	ldr	r3, [pc, #276]	@ (8000808 <MX_GPIO_Init+0x13c>)
 80006f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80006f8:	f003 0304 	and.w	r3, r3, #4
 80006fc:	61bb      	str	r3, [r7, #24]
 80006fe:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000700:	4b41      	ldr	r3, [pc, #260]	@ (8000808 <MX_GPIO_Init+0x13c>)
 8000702:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000706:	4a40      	ldr	r2, [pc, #256]	@ (8000808 <MX_GPIO_Init+0x13c>)
 8000708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800070c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000710:	4b3d      	ldr	r3, [pc, #244]	@ (8000808 <MX_GPIO_Init+0x13c>)
 8000712:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800071a:	617b      	str	r3, [r7, #20]
 800071c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071e:	4b3a      	ldr	r3, [pc, #232]	@ (8000808 <MX_GPIO_Init+0x13c>)
 8000720:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000724:	4a38      	ldr	r2, [pc, #224]	@ (8000808 <MX_GPIO_Init+0x13c>)
 8000726:	f043 0302 	orr.w	r3, r3, #2
 800072a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800072e:	4b36      	ldr	r3, [pc, #216]	@ (8000808 <MX_GPIO_Init+0x13c>)
 8000730:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000734:	f003 0302 	and.w	r3, r3, #2
 8000738:	613b      	str	r3, [r7, #16]
 800073a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800073c:	4b32      	ldr	r3, [pc, #200]	@ (8000808 <MX_GPIO_Init+0x13c>)
 800073e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000742:	4a31      	ldr	r2, [pc, #196]	@ (8000808 <MX_GPIO_Init+0x13c>)
 8000744:	f043 0308 	orr.w	r3, r3, #8
 8000748:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800074c:	4b2e      	ldr	r3, [pc, #184]	@ (8000808 <MX_GPIO_Init+0x13c>)
 800074e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000752:	f003 0308 	and.w	r3, r3, #8
 8000756:	60fb      	str	r3, [r7, #12]
 8000758:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075a:	4b2b      	ldr	r3, [pc, #172]	@ (8000808 <MX_GPIO_Init+0x13c>)
 800075c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000760:	4a29      	ldr	r2, [pc, #164]	@ (8000808 <MX_GPIO_Init+0x13c>)
 8000762:	f043 0301 	orr.w	r3, r3, #1
 8000766:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800076a:	4b27      	ldr	r3, [pc, #156]	@ (8000808 <MX_GPIO_Init+0x13c>)
 800076c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000770:	f003 0301 	and.w	r3, r3, #1
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000778:	4b23      	ldr	r3, [pc, #140]	@ (8000808 <MX_GPIO_Init+0x13c>)
 800077a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800077e:	4a22      	ldr	r2, [pc, #136]	@ (8000808 <MX_GPIO_Init+0x13c>)
 8000780:	f043 0310 	orr.w	r3, r3, #16
 8000784:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000788:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <MX_GPIO_Init+0x13c>)
 800078a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800078e:	f003 0310 	and.w	r3, r3, #16
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	f244 0101 	movw	r1, #16385	@ 0x4001
 800079c:	481b      	ldr	r0, [pc, #108]	@ (800080c <MX_GPIO_Init+0x140>)
 800079e:	f003 fbe3 	bl	8003f68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2102      	movs	r1, #2
 80007a6:	481a      	ldr	r0, [pc, #104]	@ (8000810 <MX_GPIO_Init+0x144>)
 80007a8:	f003 fbde 	bl	8003f68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b2:	2300      	movs	r3, #0
 80007b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b6:	2300      	movs	r3, #0
 80007b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007ba:	f107 031c 	add.w	r3, r7, #28
 80007be:	4619      	mov	r1, r3
 80007c0:	4814      	ldr	r0, [pc, #80]	@ (8000814 <MX_GPIO_Init+0x148>)
 80007c2:	f003 f917 	bl	80039f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80007c6:	f244 0301 	movw	r3, #16385	@ 0x4001
 80007ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007cc:	2301      	movs	r3, #1
 80007ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d4:	2300      	movs	r3, #0
 80007d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	480b      	ldr	r0, [pc, #44]	@ (800080c <MX_GPIO_Init+0x140>)
 80007e0:	f003 f908 	bl	80039f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007e4:	2302      	movs	r3, #2
 80007e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e8:	2301      	movs	r3, #1
 80007ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	2300      	movs	r3, #0
 80007ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f0:	2300      	movs	r3, #0
 80007f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007f4:	f107 031c 	add.w	r3, r7, #28
 80007f8:	4619      	mov	r1, r3
 80007fa:	4805      	ldr	r0, [pc, #20]	@ (8000810 <MX_GPIO_Init+0x144>)
 80007fc:	f003 f8fa 	bl	80039f4 <HAL_GPIO_Init>

}
 8000800:	bf00      	nop
 8000802:	3730      	adds	r7, #48	@ 0x30
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	58024400 	.word	0x58024400
 800080c:	58020400 	.word	0x58020400
 8000810:	58021000 	.word	0x58021000
 8000814:	58020800 	.word	0x58020800

08000818 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800081c:	4b1b      	ldr	r3, [pc, #108]	@ (800088c <MX_I2C2_Init+0x74>)
 800081e:	4a1c      	ldr	r2, [pc, #112]	@ (8000890 <MX_I2C2_Init+0x78>)
 8000820:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20B0CCFF;
 8000822:	4b1a      	ldr	r3, [pc, #104]	@ (800088c <MX_I2C2_Init+0x74>)
 8000824:	4a1b      	ldr	r2, [pc, #108]	@ (8000894 <MX_I2C2_Init+0x7c>)
 8000826:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000828:	4b18      	ldr	r3, [pc, #96]	@ (800088c <MX_I2C2_Init+0x74>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800082e:	4b17      	ldr	r3, [pc, #92]	@ (800088c <MX_I2C2_Init+0x74>)
 8000830:	2201      	movs	r2, #1
 8000832:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000834:	4b15      	ldr	r3, [pc, #84]	@ (800088c <MX_I2C2_Init+0x74>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800083a:	4b14      	ldr	r3, [pc, #80]	@ (800088c <MX_I2C2_Init+0x74>)
 800083c:	2200      	movs	r2, #0
 800083e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000840:	4b12      	ldr	r3, [pc, #72]	@ (800088c <MX_I2C2_Init+0x74>)
 8000842:	2200      	movs	r2, #0
 8000844:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000846:	4b11      	ldr	r3, [pc, #68]	@ (800088c <MX_I2C2_Init+0x74>)
 8000848:	2200      	movs	r2, #0
 800084a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800084c:	4b0f      	ldr	r3, [pc, #60]	@ (800088c <MX_I2C2_Init+0x74>)
 800084e:	2200      	movs	r2, #0
 8000850:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000852:	480e      	ldr	r0, [pc, #56]	@ (800088c <MX_I2C2_Init+0x74>)
 8000854:	f003 fba2 	bl	8003f9c <HAL_I2C_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800085e:	f000 f9ef 	bl	8000c40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000862:	2100      	movs	r1, #0
 8000864:	4809      	ldr	r0, [pc, #36]	@ (800088c <MX_I2C2_Init+0x74>)
 8000866:	f003 fc35 	bl	80040d4 <HAL_I2CEx_ConfigAnalogFilter>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000870:	f000 f9e6 	bl	8000c40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000874:	2100      	movs	r1, #0
 8000876:	4805      	ldr	r0, [pc, #20]	@ (800088c <MX_I2C2_Init+0x74>)
 8000878:	f003 fc77 	bl	800416a <HAL_I2CEx_ConfigDigitalFilter>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000882:	f000 f9dd 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	2400007c 	.word	0x2400007c
 8000890:	40005800 	.word	0x40005800
 8000894:	20b0ccff 	.word	0x20b0ccff

08000898 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b0ba      	sub	sp, #232	@ 0xe8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	60da      	str	r2, [r3, #12]
 80008ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008b0:	f107 0310 	add.w	r3, r7, #16
 80008b4:	22c0      	movs	r2, #192	@ 0xc0
 80008b6:	2100      	movs	r1, #0
 80008b8:	4618      	mov	r0, r3
 80008ba:	f008 fb3d 	bl	8008f38 <memset>
  if(i2cHandle->Instance==I2C2)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4a27      	ldr	r2, [pc, #156]	@ (8000960 <HAL_I2C_MspInit+0xc8>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d146      	bne.n	8000956 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80008c8:	f04f 0208 	mov.w	r2, #8
 80008cc:	f04f 0300 	mov.w	r3, #0
 80008d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008da:	f107 0310 	add.w	r3, r7, #16
 80008de:	4618      	mov	r0, r3
 80008e0:	f004 fca8 	bl	8005234 <HAL_RCCEx_PeriphCLKConfig>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80008ea:	f000 f9a9 	bl	8000c40 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000964 <HAL_I2C_MspInit+0xcc>)
 80008f0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80008f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000964 <HAL_I2C_MspInit+0xcc>)
 80008f6:	f043 0302 	orr.w	r3, r3, #2
 80008fa:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80008fe:	4b19      	ldr	r3, [pc, #100]	@ (8000964 <HAL_I2C_MspInit+0xcc>)
 8000900:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000904:	f003 0302 	and.w	r3, r3, #2
 8000908:	60fb      	str	r3, [r7, #12]
 800090a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800090c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000910:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000914:	2312      	movs	r3, #18
 8000916:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	2300      	movs	r3, #0
 8000922:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000926:	2304      	movs	r3, #4
 8000928:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800092c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000930:	4619      	mov	r1, r3
 8000932:	480d      	ldr	r0, [pc, #52]	@ (8000968 <HAL_I2C_MspInit+0xd0>)
 8000934:	f003 f85e 	bl	80039f4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000938:	4b0a      	ldr	r3, [pc, #40]	@ (8000964 <HAL_I2C_MspInit+0xcc>)
 800093a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800093e:	4a09      	ldr	r2, [pc, #36]	@ (8000964 <HAL_I2C_MspInit+0xcc>)
 8000940:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000944:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000948:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <HAL_I2C_MspInit+0xcc>)
 800094a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800094e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000956:	bf00      	nop
 8000958:	37e8      	adds	r7, #232	@ 0xe8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40005800 	.word	0x40005800
 8000964:	58024400 	.word	0x58024400
 8000968:	58020400 	.word	0x58020400

0800096c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000972:	f000 f939 	bl	8000be8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000976:	f002 f89b 	bl	8002ab0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800097a:	f000 f8bf 	bl	8000afc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800097e:	f7ff fea5 	bl	80006cc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000982:	f000 fa95 	bl	8000eb0 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 8000986:	f7ff ff47 	bl	8000818 <MX_I2C2_Init>
  uint8_t res;
  uint32_t i, times;
  pca9685_address_t address;
  pca9685_channel_t channel,channel2;

  address = PCA9685_ADDRESS_A000000;
 800098a:	2300      	movs	r3, #0
 800098c:	72fb      	strb	r3, [r7, #11]
  channel = PCA9685_CHANNEL_0;
 800098e:	2300      	movs	r3, #0
 8000990:	72bb      	strb	r3, [r7, #10]
  channel2 = PCA9685_CHANNEL_15;
 8000992:	230f      	movs	r3, #15
 8000994:	727b      	strb	r3, [r7, #9]

  times = 10;
 8000996:	230a      	movs	r3, #10
 8000998:	607b      	str	r3, [r7, #4]

  res = pca9685_basic_init(address, 50);
 800099a:	7afb      	ldrb	r3, [r7, #11]
 800099c:	2132      	movs	r1, #50	@ 0x32
 800099e:	4618      	mov	r0, r3
 80009a0:	f001 fa8a 	bl	8001eb8 <pca9685_basic_init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	70fb      	strb	r3, [r7, #3]
  if (res != 0)
 80009a8:	78fb      	ldrb	r3, [r7, #3]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <main+0x46>
  {
      return 1;
 80009ae:	2301      	movs	r3, #1
 80009b0:	e099      	b.n	8000ae6 <main+0x17a>
  }

  for (i = 1; i < times + 1; i++)
 80009b2:	2301      	movs	r3, #1
 80009b4:	60fb      	str	r3, [r7, #12]
 80009b6:	e043      	b.n	8000a40 <main+0xd4>
  {
      res = pca9685_basic_write(channel, 0.0f, 2.5f + (float)(i) / (float)(times) * 10.0f);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	ee07 3a90 	vmov	s15, r3
 80009be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	ee07 3a90 	vmov	s15, r3
 80009c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80009cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009d0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80009d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009d8:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 80009dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80009e0:	7abb      	ldrb	r3, [r7, #10]
 80009e2:	eef0 0a67 	vmov.f32	s1, s15
 80009e6:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 8000af0 <main+0x184>
 80009ea:	4618      	mov	r0, r3
 80009ec:	f001 fc6a 	bl	80022c4 <pca9685_basic_write>
 80009f0:	4603      	mov	r3, r0
 80009f2:	70fb      	strb	r3, [r7, #3]
      if (res != 0)
 80009f4:	78fb      	ldrb	r3, [r7, #3]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d003      	beq.n	8000a02 <main+0x96>
      {
          (void)pca9685_basic_deinit();
 80009fa:	f001 fc43 	bl	8002284 <pca9685_basic_deinit>

          return 1;
 80009fe:	2301      	movs	r3, #1
 8000a00:	e071      	b.n	8000ae6 <main+0x17a>
      }

      pca9685_interface_debug_print("pca9685: set channel %d %0.2f degrees.\n", channel, (float)(i) / (float)(times) * 180.0f);
 8000a02:	7ab9      	ldrb	r1, [r7, #10]
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	ee07 3a90 	vmov	s15, r3
 8000a0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	ee07 3a90 	vmov	s15, r3
 8000a14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a1c:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8000af4 <main+0x188>
 8000a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a24:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a28:	ec53 2b17 	vmov	r2, r3, d7
 8000a2c:	4832      	ldr	r0, [pc, #200]	@ (8000af8 <main+0x18c>)
 8000a2e:	f001 fcda 	bl	80023e6 <pca9685_interface_debug_print>

      pca9685_interface_delay_ms(1000);
 8000a32:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a36:	f001 fccb 	bl	80023d0 <pca9685_interface_delay_ms>
  for (i = 1; i < times + 1; i++)
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	3301      	adds	r3, #1
 8000a44:	68fa      	ldr	r2, [r7, #12]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d3b6      	bcc.n	80009b8 <main+0x4c>

  }

  for (i = 1; i < times + 1; i++)
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	e043      	b.n	8000ad8 <main+0x16c>
  {
      res = pca9685_basic_write(channel2, 0.0f, 2.5f + (float)(i) / (float)(times) * 10.0f);
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	ee07 3a90 	vmov	s15, r3
 8000a56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	ee07 3a90 	vmov	s15, r3
 8000a60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a68:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000a6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a70:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000a74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a78:	7a7b      	ldrb	r3, [r7, #9]
 8000a7a:	eef0 0a67 	vmov.f32	s1, s15
 8000a7e:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 8000af0 <main+0x184>
 8000a82:	4618      	mov	r0, r3
 8000a84:	f001 fc1e 	bl	80022c4 <pca9685_basic_write>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	70fb      	strb	r3, [r7, #3]
      if (res != 0)
 8000a8c:	78fb      	ldrb	r3, [r7, #3]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d003      	beq.n	8000a9a <main+0x12e>
      {
          (void)pca9685_basic_deinit();
 8000a92:	f001 fbf7 	bl	8002284 <pca9685_basic_deinit>

          return 1;
 8000a96:	2301      	movs	r3, #1
 8000a98:	e025      	b.n	8000ae6 <main+0x17a>
      }

      pca9685_interface_debug_print("pca9685: set channel %d %0.2f degrees.\n", channel2, (float)(i) / (float)(times) * 180.0f);
 8000a9a:	7a79      	ldrb	r1, [r7, #9]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	ee07 3a90 	vmov	s15, r3
 8000aa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	ee07 3a90 	vmov	s15, r3
 8000aac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ab0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ab4:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000af4 <main+0x188>
 8000ab8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000abc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ac0:	ec53 2b17 	vmov	r2, r3, d7
 8000ac4:	480c      	ldr	r0, [pc, #48]	@ (8000af8 <main+0x18c>)
 8000ac6:	f001 fc8e 	bl	80023e6 <pca9685_interface_debug_print>

      pca9685_interface_delay_ms(1000);
 8000aca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ace:	f001 fc7f 	bl	80023d0 <pca9685_interface_delay_ms>
  for (i = 1; i < times + 1; i++)
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	3301      	adds	r3, #1
 8000adc:	68fa      	ldr	r2, [r7, #12]
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	d3b6      	bcc.n	8000a50 <main+0xe4>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ae2:	bf00      	nop
 8000ae4:	e7fd      	b.n	8000ae2 <main+0x176>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	00000000 	.word	0x00000000
 8000af4:	43340000 	.word	0x43340000
 8000af8:	0800991c 	.word	0x0800991c

08000afc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b09c      	sub	sp, #112	@ 0x70
 8000b00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b06:	224c      	movs	r2, #76	@ 0x4c
 8000b08:	2100      	movs	r1, #0
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f008 fa14 	bl	8008f38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	2220      	movs	r2, #32
 8000b14:	2100      	movs	r1, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	f008 fa0e 	bl	8008f38 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xE003FFFF;
 8000b1c:	4b2f      	ldr	r3, [pc, #188]	@ (8000bdc <SystemClock_Config+0xe0>)
 8000b1e:	4a30      	ldr	r2, [pc, #192]	@ (8000be0 <SystemClock_Config+0xe4>)
 8000b20:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000b24:	2004      	movs	r0, #4
 8000b26:	f003 fb6d 	bl	8004204 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
 8000b2e:	4b2d      	ldr	r3, [pc, #180]	@ (8000be4 <SystemClock_Config+0xe8>)
 8000b30:	699b      	ldr	r3, [r3, #24]
 8000b32:	4a2c      	ldr	r2, [pc, #176]	@ (8000be4 <SystemClock_Config+0xe8>)
 8000b34:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b38:	6193      	str	r3, [r2, #24]
 8000b3a:	4b2a      	ldr	r3, [pc, #168]	@ (8000be4 <SystemClock_Config+0xe8>)
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b46:	bf00      	nop
 8000b48:	4b26      	ldr	r3, [pc, #152]	@ (8000be4 <SystemClock_Config+0xe8>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b54:	d1f8      	bne.n	8000b48 <SystemClock_Config+0x4c>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b56:	2302      	movs	r3, #2
 8000b58:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000b5e:	2340      	movs	r3, #64	@ 0x40
 8000b60:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b62:	2302      	movs	r3, #2
 8000b64:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b66:	2300      	movs	r3, #0
 8000b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b6a:	2304      	movs	r3, #4
 8000b6c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 8000b6e:	2323      	movs	r3, #35	@ 0x23
 8000b70:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b72:	2302      	movs	r3, #2
 8000b74:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b76:	2304      	movs	r3, #4
 8000b78:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b7e:	230c      	movs	r3, #12
 8000b80:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b82:	2300      	movs	r3, #0
 8000b84:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f003 fb92 	bl	80042b8 <HAL_RCC_OscConfig>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000b9a:	f000 f851 	bl	8000c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b9e:	233f      	movs	r3, #63	@ 0x3f
 8000ba0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000bae:	2340      	movs	r3, #64	@ 0x40
 8000bb0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bb2:	2340      	movs	r3, #64	@ 0x40
 8000bb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000bb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bba:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000bbc:	2340      	movs	r3, #64	@ 0x40
 8000bbe:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	2106      	movs	r1, #6
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f003 ffa9 	bl	8004b1c <HAL_RCC_ClockConfig>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000bd0:	f000 f836 	bl	8000c40 <Error_Handler>
  }
}
 8000bd4:	bf00      	nop
 8000bd6:	3770      	adds	r7, #112	@ 0x70
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	58024400 	.word	0x58024400
 8000be0:	e003ffff 	.word	0xe003ffff
 8000be4:	58024800 	.word	0x58024800

08000be8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000bee:	463b      	mov	r3, r7
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000bfa:	f002 f91f 	bl	8002e3c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c0a:	231f      	movs	r3, #31
 8000c0c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c0e:	2387      	movs	r3, #135	@ 0x87
 8000c10:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c16:	2300      	movs	r3, #0
 8000c18:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c22:	2300      	movs	r3, #0
 8000c24:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c26:	2300      	movs	r3, #0
 8000c28:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f002 f93d 	bl	8002eac <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c32:	2004      	movs	r0, #4
 8000c34:	f002 f91a 	bl	8002e6c <HAL_MPU_Enable>

}
 8000c38:	bf00      	nop
 8000c3a:	3710      	adds	r7, #16
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c44:	b672      	cpsid	i
}
 8000c46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <Error_Handler+0x8>

08000c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c52:	4b0a      	ldr	r3, [pc, #40]	@ (8000c7c <HAL_MspInit+0x30>)
 8000c54:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000c58:	4a08      	ldr	r2, [pc, #32]	@ (8000c7c <HAL_MspInit+0x30>)
 8000c5a:	f043 0302 	orr.w	r3, r3, #2
 8000c5e:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000c62:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <HAL_MspInit+0x30>)
 8000c64:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000c68:	f003 0302 	and.w	r3, r3, #2
 8000c6c:	607b      	str	r3, [r7, #4]
 8000c6e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	58024400 	.word	0x58024400

08000c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <NMI_Handler+0x4>

08000c88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <HardFault_Handler+0x4>

08000c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <MemManage_Handler+0x4>

08000c98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <BusFault_Handler+0x4>

08000ca0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <UsageFault_Handler+0x4>

08000ca8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr

08000cb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd6:	f001 ff5d 	bl	8002b94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
	...

08000ce0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000ce4:	4802      	ldr	r0, [pc, #8]	@ (8000cf0 <USART3_IRQHandler+0x10>)
 8000ce6:	f006 f969 	bl	8006fbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	240000d4 	.word	0x240000d4

08000cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cfc:	4a14      	ldr	r2, [pc, #80]	@ (8000d50 <_sbrk+0x5c>)
 8000cfe:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <_sbrk+0x60>)
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d08:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <_sbrk+0x64>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d102      	bne.n	8000d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d10:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <_sbrk+0x64>)
 8000d12:	4a12      	ldr	r2, [pc, #72]	@ (8000d5c <_sbrk+0x68>)
 8000d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d16:	4b10      	ldr	r3, [pc, #64]	@ (8000d58 <_sbrk+0x64>)
 8000d18:	681a      	ldr	r2, [r3, #0]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d207      	bcs.n	8000d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d24:	f008 f910 	bl	8008f48 <__errno>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	220c      	movs	r2, #12
 8000d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d32:	e009      	b.n	8000d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d34:	4b08      	ldr	r3, [pc, #32]	@ (8000d58 <_sbrk+0x64>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d3a:	4b07      	ldr	r3, [pc, #28]	@ (8000d58 <_sbrk+0x64>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	4a05      	ldr	r2, [pc, #20]	@ (8000d58 <_sbrk+0x64>)
 8000d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d46:	68fb      	ldr	r3, [r7, #12]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3718      	adds	r7, #24
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	24100000 	.word	0x24100000
 8000d54:	00000400 	.word	0x00000400
 8000d58:	240000d0 	.word	0x240000d0
 8000d5c:	24000380 	.word	0x24000380

08000d60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d64:	4b3e      	ldr	r3, [pc, #248]	@ (8000e60 <SystemInit+0x100>)
 8000d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d6a:	4a3d      	ldr	r2, [pc, #244]	@ (8000e60 <SystemInit+0x100>)
 8000d6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d74:	4b3b      	ldr	r3, [pc, #236]	@ (8000e64 <SystemInit+0x104>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f003 030f 	and.w	r3, r3, #15
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d807      	bhi.n	8000d90 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d80:	4b38      	ldr	r3, [pc, #224]	@ (8000e64 <SystemInit+0x104>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f023 030f 	bic.w	r3, r3, #15
 8000d88:	4a36      	ldr	r2, [pc, #216]	@ (8000e64 <SystemInit+0x104>)
 8000d8a:	f043 0303 	orr.w	r3, r3, #3
 8000d8e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d90:	4b35      	ldr	r3, [pc, #212]	@ (8000e68 <SystemInit+0x108>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a34      	ldr	r2, [pc, #208]	@ (8000e68 <SystemInit+0x108>)
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d9c:	4b32      	ldr	r3, [pc, #200]	@ (8000e68 <SystemInit+0x108>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000da2:	4b31      	ldr	r3, [pc, #196]	@ (8000e68 <SystemInit+0x108>)
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	4930      	ldr	r1, [pc, #192]	@ (8000e68 <SystemInit+0x108>)
 8000da8:	4b30      	ldr	r3, [pc, #192]	@ (8000e6c <SystemInit+0x10c>)
 8000daa:	4013      	ands	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000dae:	4b2d      	ldr	r3, [pc, #180]	@ (8000e64 <SystemInit+0x104>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f003 030c 	and.w	r3, r3, #12
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d007      	beq.n	8000dca <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000dba:	4b2a      	ldr	r3, [pc, #168]	@ (8000e64 <SystemInit+0x104>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f023 030f 	bic.w	r3, r3, #15
 8000dc2:	4a28      	ldr	r2, [pc, #160]	@ (8000e64 <SystemInit+0x104>)
 8000dc4:	f043 0303 	orr.w	r3, r3, #3
 8000dc8:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000dca:	4b27      	ldr	r3, [pc, #156]	@ (8000e68 <SystemInit+0x108>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000dd0:	4b25      	ldr	r3, [pc, #148]	@ (8000e68 <SystemInit+0x108>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000dd6:	4b24      	ldr	r3, [pc, #144]	@ (8000e68 <SystemInit+0x108>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000ddc:	4b22      	ldr	r3, [pc, #136]	@ (8000e68 <SystemInit+0x108>)
 8000dde:	4a24      	ldr	r2, [pc, #144]	@ (8000e70 <SystemInit+0x110>)
 8000de0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000de2:	4b21      	ldr	r3, [pc, #132]	@ (8000e68 <SystemInit+0x108>)
 8000de4:	4a23      	ldr	r2, [pc, #140]	@ (8000e74 <SystemInit+0x114>)
 8000de6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000de8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e68 <SystemInit+0x108>)
 8000dea:	4a23      	ldr	r2, [pc, #140]	@ (8000e78 <SystemInit+0x118>)
 8000dec:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000dee:	4b1e      	ldr	r3, [pc, #120]	@ (8000e68 <SystemInit+0x108>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000df4:	4b1c      	ldr	r3, [pc, #112]	@ (8000e68 <SystemInit+0x108>)
 8000df6:	4a20      	ldr	r2, [pc, #128]	@ (8000e78 <SystemInit+0x118>)
 8000df8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8000e68 <SystemInit+0x108>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000e00:	4b19      	ldr	r3, [pc, #100]	@ (8000e68 <SystemInit+0x108>)
 8000e02:	4a1d      	ldr	r2, [pc, #116]	@ (8000e78 <SystemInit+0x118>)
 8000e04:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000e06:	4b18      	ldr	r3, [pc, #96]	@ (8000e68 <SystemInit+0x108>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e0c:	4b16      	ldr	r3, [pc, #88]	@ (8000e68 <SystemInit+0x108>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a15      	ldr	r2, [pc, #84]	@ (8000e68 <SystemInit+0x108>)
 8000e12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e16:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000e18:	4b13      	ldr	r3, [pc, #76]	@ (8000e68 <SystemInit+0x108>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000e1e:	4b12      	ldr	r3, [pc, #72]	@ (8000e68 <SystemInit+0x108>)
 8000e20:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000e24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d113      	bne.n	8000e54 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e68 <SystemInit+0x108>)
 8000e2e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000e32:	4a0d      	ldr	r2, [pc, #52]	@ (8000e68 <SystemInit+0x108>)
 8000e34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e38:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e7c <SystemInit+0x11c>)
 8000e3e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e42:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e44:	4b08      	ldr	r3, [pc, #32]	@ (8000e68 <SystemInit+0x108>)
 8000e46:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000e4a:	4a07      	ldr	r2, [pc, #28]	@ (8000e68 <SystemInit+0x108>)
 8000e4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e50:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	e000ed00 	.word	0xe000ed00
 8000e64:	52002000 	.word	0x52002000
 8000e68:	58024400 	.word	0x58024400
 8000e6c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e70:	02020200 	.word	0x02020200
 8000e74:	01ff0000 	.word	0x01ff0000
 8000e78:	01010280 	.word	0x01010280
 8000e7c:	52004000 	.word	0x52004000

08000e80 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000e84:	4b09      	ldr	r3, [pc, #36]	@ (8000eac <ExitRun0Mode+0x2c>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	4a08      	ldr	r2, [pc, #32]	@ (8000eac <ExitRun0Mode+0x2c>)
 8000e8a:	f023 0302 	bic.w	r3, r3, #2
 8000e8e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000e90:	bf00      	nop
 8000e92:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <ExitRun0Mode+0x2c>)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d0f9      	beq.n	8000e92 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000e9e:	bf00      	nop
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	58024800 	.word	0x58024800

08000eb0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000eb4:	4b22      	ldr	r3, [pc, #136]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000eb6:	4a23      	ldr	r2, [pc, #140]	@ (8000f44 <MX_USART3_UART_Init+0x94>)
 8000eb8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000eba:	4b21      	ldr	r3, [pc, #132]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000ebc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ec0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ec8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ece:	4b1c      	ldr	r3, [pc, #112]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000ed6:	220c      	movs	r2, #12
 8000ed8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eda:	4b19      	ldr	r3, [pc, #100]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee0:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ee6:	4b16      	ldr	r3, [pc, #88]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000eec:	4b14      	ldr	r3, [pc, #80]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ef2:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ef8:	4811      	ldr	r0, [pc, #68]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000efa:	f005 ff7b 	bl	8006df4 <HAL_UART_Init>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000f04:	f7ff fe9c 	bl	8000c40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f08:	2100      	movs	r1, #0
 8000f0a:	480d      	ldr	r0, [pc, #52]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000f0c:	f007 ff0e 	bl	8008d2c <HAL_UARTEx_SetTxFifoThreshold>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000f16:	f7ff fe93 	bl	8000c40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4808      	ldr	r0, [pc, #32]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000f1e:	f007 ff43 	bl	8008da8 <HAL_UARTEx_SetRxFifoThreshold>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f28:	f7ff fe8a 	bl	8000c40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f2c:	4804      	ldr	r0, [pc, #16]	@ (8000f40 <MX_USART3_UART_Init+0x90>)
 8000f2e:	f007 fec4 	bl	8008cba <HAL_UARTEx_DisableFifoMode>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f38:	f7ff fe82 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	240000d4 	.word	0x240000d4
 8000f44:	40004800 	.word	0x40004800

08000f48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b0ba      	sub	sp, #232	@ 0xe8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f60:	f107 0310 	add.w	r3, r7, #16
 8000f64:	22c0      	movs	r2, #192	@ 0xc0
 8000f66:	2100      	movs	r1, #0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f007 ffe5 	bl	8008f38 <memset>
  if(uartHandle->Instance==USART3)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a2b      	ldr	r2, [pc, #172]	@ (8001020 <HAL_UART_MspInit+0xd8>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d14e      	bne.n	8001016 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f78:	f04f 0202 	mov.w	r2, #2
 8000f7c:	f04f 0300 	mov.w	r3, #0
 8000f80:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000f84:	2300      	movs	r3, #0
 8000f86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f8a:	f107 0310 	add.w	r3, r7, #16
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f004 f950 	bl	8005234 <HAL_RCCEx_PeriphCLKConfig>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000f9a:	f7ff fe51 	bl	8000c40 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f9e:	4b21      	ldr	r3, [pc, #132]	@ (8001024 <HAL_UART_MspInit+0xdc>)
 8000fa0:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000fa4:	4a1f      	ldr	r2, [pc, #124]	@ (8001024 <HAL_UART_MspInit+0xdc>)
 8000fa6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000faa:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000fae:	4b1d      	ldr	r3, [pc, #116]	@ (8001024 <HAL_UART_MspInit+0xdc>)
 8000fb0:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000fb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fbc:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <HAL_UART_MspInit+0xdc>)
 8000fbe:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000fc2:	4a18      	ldr	r2, [pc, #96]	@ (8001024 <HAL_UART_MspInit+0xdc>)
 8000fc4:	f043 0308 	orr.w	r3, r3, #8
 8000fc8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000fcc:	4b15      	ldr	r3, [pc, #84]	@ (8001024 <HAL_UART_MspInit+0xdc>)
 8000fce:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000fd2:	f003 0308 	and.w	r3, r3, #8
 8000fd6:	60bb      	str	r3, [r7, #8]
 8000fd8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000fda:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ff4:	2307      	movs	r3, #7
 8000ff6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ffa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ffe:	4619      	mov	r1, r3
 8001000:	4809      	ldr	r0, [pc, #36]	@ (8001028 <HAL_UART_MspInit+0xe0>)
 8001002:	f002 fcf7 	bl	80039f4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2100      	movs	r1, #0
 800100a:	2027      	movs	r0, #39	@ 0x27
 800100c:	f001 fee1 	bl	8002dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001010:	2027      	movs	r0, #39	@ 0x27
 8001012:	f001 fef8 	bl	8002e06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001016:	bf00      	nop
 8001018:	37e8      	adds	r7, #232	@ 0xe8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40004800 	.word	0x40004800
 8001024:	58024400 	.word	0x58024400
 8001028:	58020c00 	.word	0x58020c00

0800102c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800102c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001068 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001030:	f7ff ff26 	bl	8000e80 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001034:	f7ff fe94 	bl	8000d60 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001038:	480c      	ldr	r0, [pc, #48]	@ (800106c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800103a:	490d      	ldr	r1, [pc, #52]	@ (8001070 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800103c:	4a0d      	ldr	r2, [pc, #52]	@ (8001074 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800103e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001040:	e002      	b.n	8001048 <LoopCopyDataInit>

08001042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001046:	3304      	adds	r3, #4

08001048 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800104c:	d3f9      	bcc.n	8001042 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800104e:	4a0a      	ldr	r2, [pc, #40]	@ (8001078 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001050:	4c0a      	ldr	r4, [pc, #40]	@ (800107c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001054:	e001      	b.n	800105a <LoopFillZerobss>

08001056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001058:	3204      	adds	r2, #4

0800105a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800105c:	d3fb      	bcc.n	8001056 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800105e:	f007 ff79 	bl	8008f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001062:	f7ff fc83 	bl	800096c <main>
  bx  lr
 8001066:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001068:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 800106c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001070:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001074:	0800a214 	.word	0x0800a214
  ldr r2, =_sbss
 8001078:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 800107c:	2400037c 	.word	0x2400037c

08001080 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001080:	e7fe      	b.n	8001080 <ADC_IRQHandler>

08001082 <pca9685_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t pca9685_set_addr_pin(pca9685_handle_t *handle, pca9685_address_t addr_pin)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
 800108a:	460b      	mov	r3, r1
 800108c:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                       /* check handle */
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d101      	bne.n	8001098 <pca9685_set_addr_pin+0x16>
    {
        return 2;                             /* return error */
 8001094:	2302      	movs	r3, #2
 8001096:	e00f      	b.n	80010b8 <pca9685_set_addr_pin+0x36>
    }

    handle->iic_addr = 0x40;                  /* set 0x80*/
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2240      	movs	r2, #64	@ 0x40
 800109c:	701a      	strb	r2, [r3, #0]
    handle->iic_addr |= addr_pin << 1;        /* set iic addr */
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	b25a      	sxtb	r2, r3
 80010a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	4313      	orrs	r3, r2
 80010ae:	b25b      	sxtb	r3, r3
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	701a      	strb	r2, [r3, #0]

    return 0;                                 /* success return 0 */
 80010b6:	2300      	movs	r3, #0
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <pca9685_set_active>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_active(pca9685_handle_t *handle, pca9685_bool_t enable)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                                              /* check handle */
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d101      	bne.n	80010da <pca9685_set_active+0x16>
    {
        return 2;                                                    /* return error */
 80010d6:	2302      	movs	r3, #2
 80010d8:	e01a      	b.n	8001110 <pca9685_set_active+0x4c>
    }
    if (handle->inited != 1)                                         /* check handle initialization */
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d001      	beq.n	80010e8 <pca9685_set_active+0x24>
    {
        return 3;                                                    /* return error */
 80010e4:	2303      	movs	r3, #3
 80010e6:	e013      	b.n	8001110 <pca9685_set_active+0x4c>
    }

    if (handle->oe_gpio_write(!enable) != 0)                         /* gpio write */
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	69db      	ldr	r3, [r3, #28]
 80010ec:	78fa      	ldrb	r2, [r7, #3]
 80010ee:	2a00      	cmp	r2, #0
 80010f0:	bf0c      	ite	eq
 80010f2:	2201      	moveq	r2, #1
 80010f4:	2200      	movne	r2, #0
 80010f6:	b2d2      	uxtb	r2, r2
 80010f8:	4610      	mov	r0, r2
 80010fa:	4798      	blx	r3
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d005      	beq.n	800110e <pca9685_set_active+0x4a>
    {
        handle->debug_print("pcf8591: gpio write failed.\n");        /* gpio writer failed */
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001106:	4804      	ldr	r0, [pc, #16]	@ (8001118 <pca9685_set_active+0x54>)
 8001108:	4798      	blx	r3

        return 1;                                                    /* return error */
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <pca9685_set_active+0x4c>
    }

    return 0;                                                        /* success return 0 */
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	08009944 	.word	0x08009944

0800111c <pca9685_set_external_clock_pin>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_external_clock_pin(pca9685_handle_t *handle, pca9685_bool_t enable)
{
 800111c:	b590      	push	{r4, r7, lr}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	460b      	mov	r3, r1
 8001126:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d101      	bne.n	8001132 <pca9685_set_external_clock_pin+0x16>
    {
        return 2;                                                                            /* return error */
 800112e:	2302      	movs	r3, #2
 8001130:	e03e      	b.n	80011b0 <pca9685_set_external_clock_pin+0x94>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001138:	2b01      	cmp	r3, #1
 800113a:	d001      	beq.n	8001140 <pca9685_set_external_clock_pin+0x24>
    {
        return 3;                                                                            /* return error */
 800113c:	2303      	movs	r3, #3
 800113e:	e037      	b.n	80011b0 <pca9685_set_external_clock_pin+0x94>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);        /* read mode 1 register */
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	68dc      	ldr	r4, [r3, #12]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7818      	ldrb	r0, [r3, #0]
 8001148:	f107 020e 	add.w	r2, r7, #14
 800114c:	2301      	movs	r3, #1
 800114e:	2100      	movs	r1, #0
 8001150:	47a0      	blx	r4
 8001152:	4603      	mov	r3, r0
 8001154:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d005      	beq.n	8001168 <pca9685_set_external_clock_pin+0x4c>
    {
        handle->debug_print("pcf8591: read mode 1 register failed.\n");                      /* read mode 1 register failed */
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001160:	4815      	ldr	r0, [pc, #84]	@ (80011b8 <pca9685_set_external_clock_pin+0x9c>)
 8001162:	4798      	blx	r3

        return 1;                                                                            /* return error */
 8001164:	2301      	movs	r3, #1
 8001166:	e023      	b.n	80011b0 <pca9685_set_external_clock_pin+0x94>
    }
    prev &= ~(1 << 6);                                                                       /* clear conf */
 8001168:	7bbb      	ldrb	r3, [r7, #14]
 800116a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800116e:	b2db      	uxtb	r3, r3
 8001170:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                                     /* set conf */
 8001172:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001176:	019b      	lsls	r3, r3, #6
 8001178:	b25a      	sxtb	r2, r3
 800117a:	7bbb      	ldrb	r3, [r7, #14]
 800117c:	b25b      	sxtb	r3, r3
 800117e:	4313      	orrs	r3, r2
 8001180:	b25b      	sxtb	r3, r3
 8001182:	b2db      	uxtb	r3, r3
 8001184:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);       /* write mode 1 register */
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	691c      	ldr	r4, [r3, #16]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	7818      	ldrb	r0, [r3, #0]
 800118e:	f107 020e 	add.w	r2, r7, #14
 8001192:	2301      	movs	r3, #1
 8001194:	2100      	movs	r1, #0
 8001196:	47a0      	blx	r4
 8001198:	4603      	mov	r3, r0
 800119a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d005      	beq.n	80011ae <pca9685_set_external_clock_pin+0x92>
    {
        handle->debug_print("pcf8591: write mode 1 register failed.\n");                     /* write mode 1 register failed */
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a6:	4805      	ldr	r0, [pc, #20]	@ (80011bc <pca9685_set_external_clock_pin+0xa0>)
 80011a8:	4798      	blx	r3

        return 1;                                                                            /* return error */
 80011aa:	2301      	movs	r3, #1
 80011ac:	e000      	b.n	80011b0 <pca9685_set_external_clock_pin+0x94>
    }

    return 0;                                                                                /* success return 0 */
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd90      	pop	{r4, r7, pc}
 80011b8:	08009964 	.word	0x08009964
 80011bc:	0800998c 	.word	0x0800998c

080011c0 <pca9685_set_register_auto_increment>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_register_auto_increment(pca9685_handle_t *handle, pca9685_bool_t enable)
{
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d101      	bne.n	80011d6 <pca9685_set_register_auto_increment+0x16>
    {
        return 2;                                                                            /* return error */
 80011d2:	2302      	movs	r3, #2
 80011d4:	e03e      	b.n	8001254 <pca9685_set_register_auto_increment+0x94>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d001      	beq.n	80011e4 <pca9685_set_register_auto_increment+0x24>
    {
        return 3;                                                                            /* return error */
 80011e0:	2303      	movs	r3, #3
 80011e2:	e037      	b.n	8001254 <pca9685_set_register_auto_increment+0x94>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);        /* read mode 1 register */
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	68dc      	ldr	r4, [r3, #12]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	7818      	ldrb	r0, [r3, #0]
 80011ec:	f107 020e 	add.w	r2, r7, #14
 80011f0:	2301      	movs	r3, #1
 80011f2:	2100      	movs	r1, #0
 80011f4:	47a0      	blx	r4
 80011f6:	4603      	mov	r3, r0
 80011f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d005      	beq.n	800120c <pca9685_set_register_auto_increment+0x4c>
    {
        handle->debug_print("pcf8591: read mode 1 register failed.\n");                      /* read mode 1 register failed */
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001204:	4815      	ldr	r0, [pc, #84]	@ (800125c <pca9685_set_register_auto_increment+0x9c>)
 8001206:	4798      	blx	r3

        return 1;                                                                            /* return error */
 8001208:	2301      	movs	r3, #1
 800120a:	e023      	b.n	8001254 <pca9685_set_register_auto_increment+0x94>
    }
    prev &= ~(1 << 5);                                                                       /* clear conf */
 800120c:	7bbb      	ldrb	r3, [r7, #14]
 800120e:	f023 0320 	bic.w	r3, r3, #32
 8001212:	b2db      	uxtb	r3, r3
 8001214:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                                     /* set conf */
 8001216:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800121a:	015b      	lsls	r3, r3, #5
 800121c:	b25a      	sxtb	r2, r3
 800121e:	7bbb      	ldrb	r3, [r7, #14]
 8001220:	b25b      	sxtb	r3, r3
 8001222:	4313      	orrs	r3, r2
 8001224:	b25b      	sxtb	r3, r3
 8001226:	b2db      	uxtb	r3, r3
 8001228:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);       /* write mode 1 register */
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	691c      	ldr	r4, [r3, #16]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	7818      	ldrb	r0, [r3, #0]
 8001232:	f107 020e 	add.w	r2, r7, #14
 8001236:	2301      	movs	r3, #1
 8001238:	2100      	movs	r1, #0
 800123a:	47a0      	blx	r4
 800123c:	4603      	mov	r3, r0
 800123e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d005      	beq.n	8001252 <pca9685_set_register_auto_increment+0x92>
    {
        handle->debug_print("pcf8591: write mode 1 register failed.\n");                     /* write mode 1 register failed */
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800124a:	4805      	ldr	r0, [pc, #20]	@ (8001260 <pca9685_set_register_auto_increment+0xa0>)
 800124c:	4798      	blx	r3

        return 1;                                                                            /* return error */
 800124e:	2301      	movs	r3, #1
 8001250:	e000      	b.n	8001254 <pca9685_set_register_auto_increment+0x94>
    }

    return 0;                                                                                /* success return 0 */
 8001252:	2300      	movs	r3, #0
}
 8001254:	4618      	mov	r0, r3
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	bd90      	pop	{r4, r7, pc}
 800125c:	08009964 	.word	0x08009964
 8001260:	0800998c 	.word	0x0800998c

08001264 <pca9685_set_sleep_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_sleep_mode(pca9685_handle_t *handle, pca9685_bool_t enable)
{
 8001264:	b590      	push	{r4, r7, lr}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	460b      	mov	r3, r1
 800126e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <pca9685_set_sleep_mode+0x16>
    {
        return 2;                                                                            /* return error */
 8001276:	2302      	movs	r3, #2
 8001278:	e03e      	b.n	80012f8 <pca9685_set_sleep_mode+0x94>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001280:	2b01      	cmp	r3, #1
 8001282:	d001      	beq.n	8001288 <pca9685_set_sleep_mode+0x24>
    {
        return 3;                                                                            /* return error */
 8001284:	2303      	movs	r3, #3
 8001286:	e037      	b.n	80012f8 <pca9685_set_sleep_mode+0x94>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);        /* read mode 1 register */
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	68dc      	ldr	r4, [r3, #12]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	7818      	ldrb	r0, [r3, #0]
 8001290:	f107 020e 	add.w	r2, r7, #14
 8001294:	2301      	movs	r3, #1
 8001296:	2100      	movs	r1, #0
 8001298:	47a0      	blx	r4
 800129a:	4603      	mov	r3, r0
 800129c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d005      	beq.n	80012b0 <pca9685_set_sleep_mode+0x4c>
    {
        handle->debug_print("pcf8591: read mode 1 register failed.\n");                      /* read mode 1 register failed */
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012a8:	4815      	ldr	r0, [pc, #84]	@ (8001300 <pca9685_set_sleep_mode+0x9c>)
 80012aa:	4798      	blx	r3

        return 1;                                                                            /* return error */
 80012ac:	2301      	movs	r3, #1
 80012ae:	e023      	b.n	80012f8 <pca9685_set_sleep_mode+0x94>
    }
    prev &= ~(1 << 4);                                                                       /* clear conf */
 80012b0:	7bbb      	ldrb	r3, [r7, #14]
 80012b2:	f023 0310 	bic.w	r3, r3, #16
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                                     /* set conf */
 80012ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012be:	011b      	lsls	r3, r3, #4
 80012c0:	b25a      	sxtb	r2, r3
 80012c2:	7bbb      	ldrb	r3, [r7, #14]
 80012c4:	b25b      	sxtb	r3, r3
 80012c6:	4313      	orrs	r3, r2
 80012c8:	b25b      	sxtb	r3, r3
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);       /* write mode 1 register */
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	691c      	ldr	r4, [r3, #16]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	7818      	ldrb	r0, [r3, #0]
 80012d6:	f107 020e 	add.w	r2, r7, #14
 80012da:	2301      	movs	r3, #1
 80012dc:	2100      	movs	r1, #0
 80012de:	47a0      	blx	r4
 80012e0:	4603      	mov	r3, r0
 80012e2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 80012e4:	7bfb      	ldrb	r3, [r7, #15]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d005      	beq.n	80012f6 <pca9685_set_sleep_mode+0x92>
    {
        handle->debug_print("pcf8591: write mode 1 register failed.\n");                     /* write mode 1 register failed */
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ee:	4805      	ldr	r0, [pc, #20]	@ (8001304 <pca9685_set_sleep_mode+0xa0>)
 80012f0:	4798      	blx	r3

        return 1;                                                                            /* return error */
 80012f2:	2301      	movs	r3, #1
 80012f4:	e000      	b.n	80012f8 <pca9685_set_sleep_mode+0x94>
    }

    return 0;                                                                                /* success return 0 */
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd90      	pop	{r4, r7, pc}
 8001300:	08009964 	.word	0x08009964
 8001304:	0800998c 	.word	0x0800998c

08001308 <pca9685_set_respond_subaddress_1>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_respond_subaddress_1(pca9685_handle_t *handle, pca9685_bool_t enable)
{
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	460b      	mov	r3, r1
 8001312:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d101      	bne.n	800131e <pca9685_set_respond_subaddress_1+0x16>
    {
        return 2;                                                                            /* return error */
 800131a:	2302      	movs	r3, #2
 800131c:	e03e      	b.n	800139c <pca9685_set_respond_subaddress_1+0x94>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001324:	2b01      	cmp	r3, #1
 8001326:	d001      	beq.n	800132c <pca9685_set_respond_subaddress_1+0x24>
    {
        return 3;                                                                            /* return error */
 8001328:	2303      	movs	r3, #3
 800132a:	e037      	b.n	800139c <pca9685_set_respond_subaddress_1+0x94>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);        /* read mode 1 register */
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	68dc      	ldr	r4, [r3, #12]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	7818      	ldrb	r0, [r3, #0]
 8001334:	f107 020e 	add.w	r2, r7, #14
 8001338:	2301      	movs	r3, #1
 800133a:	2100      	movs	r1, #0
 800133c:	47a0      	blx	r4
 800133e:	4603      	mov	r3, r0
 8001340:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d005      	beq.n	8001354 <pca9685_set_respond_subaddress_1+0x4c>
    {
        handle->debug_print("pcf8591: read mode 1 register failed.\n");                      /* read mode 1 register failed */
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800134c:	4815      	ldr	r0, [pc, #84]	@ (80013a4 <pca9685_set_respond_subaddress_1+0x9c>)
 800134e:	4798      	blx	r3

        return 1;                                                                            /* return error */
 8001350:	2301      	movs	r3, #1
 8001352:	e023      	b.n	800139c <pca9685_set_respond_subaddress_1+0x94>
    }
    prev &= ~(1 << 3);                                                                       /* clear conf */
 8001354:	7bbb      	ldrb	r3, [r7, #14]
 8001356:	f023 0308 	bic.w	r3, r3, #8
 800135a:	b2db      	uxtb	r3, r3
 800135c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 3;                                                                     /* set conf */
 800135e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	b25a      	sxtb	r2, r3
 8001366:	7bbb      	ldrb	r3, [r7, #14]
 8001368:	b25b      	sxtb	r3, r3
 800136a:	4313      	orrs	r3, r2
 800136c:	b25b      	sxtb	r3, r3
 800136e:	b2db      	uxtb	r3, r3
 8001370:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);       /* write mode 1 register */
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	691c      	ldr	r4, [r3, #16]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	7818      	ldrb	r0, [r3, #0]
 800137a:	f107 020e 	add.w	r2, r7, #14
 800137e:	2301      	movs	r3, #1
 8001380:	2100      	movs	r1, #0
 8001382:	47a0      	blx	r4
 8001384:	4603      	mov	r3, r0
 8001386:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 8001388:	7bfb      	ldrb	r3, [r7, #15]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d005      	beq.n	800139a <pca9685_set_respond_subaddress_1+0x92>
    {
        handle->debug_print("pcf8591: write mode 1 register failed.\n");                     /* write mode 1 register failed */
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001392:	4805      	ldr	r0, [pc, #20]	@ (80013a8 <pca9685_set_respond_subaddress_1+0xa0>)
 8001394:	4798      	blx	r3

        return 1;                                                                            /* return error */
 8001396:	2301      	movs	r3, #1
 8001398:	e000      	b.n	800139c <pca9685_set_respond_subaddress_1+0x94>
    }

    return 0;                                                                                /* success return 0 */
 800139a:	2300      	movs	r3, #0
}
 800139c:	4618      	mov	r0, r3
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd90      	pop	{r4, r7, pc}
 80013a4:	08009964 	.word	0x08009964
 80013a8:	0800998c 	.word	0x0800998c

080013ac <pca9685_set_respond_subaddress_2>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_respond_subaddress_2(pca9685_handle_t *handle, pca9685_bool_t enable)
{
 80013ac:	b590      	push	{r4, r7, lr}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	460b      	mov	r3, r1
 80013b6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <pca9685_set_respond_subaddress_2+0x16>
    {
        return 2;                                                                            /* return error */
 80013be:	2302      	movs	r3, #2
 80013c0:	e03e      	b.n	8001440 <pca9685_set_respond_subaddress_2+0x94>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d001      	beq.n	80013d0 <pca9685_set_respond_subaddress_2+0x24>
    {
        return 3;                                                                            /* return error */
 80013cc:	2303      	movs	r3, #3
 80013ce:	e037      	b.n	8001440 <pca9685_set_respond_subaddress_2+0x94>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);        /* read mode 1 register */
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	68dc      	ldr	r4, [r3, #12]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	7818      	ldrb	r0, [r3, #0]
 80013d8:	f107 020e 	add.w	r2, r7, #14
 80013dc:	2301      	movs	r3, #1
 80013de:	2100      	movs	r1, #0
 80013e0:	47a0      	blx	r4
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d005      	beq.n	80013f8 <pca9685_set_respond_subaddress_2+0x4c>
    {
        handle->debug_print("pcf8591: read mode 1 register failed.\n");                      /* read mode 1 register failed */
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013f0:	4815      	ldr	r0, [pc, #84]	@ (8001448 <pca9685_set_respond_subaddress_2+0x9c>)
 80013f2:	4798      	blx	r3

        return 1;                                                                            /* return error */
 80013f4:	2301      	movs	r3, #1
 80013f6:	e023      	b.n	8001440 <pca9685_set_respond_subaddress_2+0x94>
    }
    prev &= ~(1 << 2);                                                                       /* clear conf */
 80013f8:	7bbb      	ldrb	r3, [r7, #14]
 80013fa:	f023 0304 	bic.w	r3, r3, #4
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 2;                                                                     /* set conf */
 8001402:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	b25a      	sxtb	r2, r3
 800140a:	7bbb      	ldrb	r3, [r7, #14]
 800140c:	b25b      	sxtb	r3, r3
 800140e:	4313      	orrs	r3, r2
 8001410:	b25b      	sxtb	r3, r3
 8001412:	b2db      	uxtb	r3, r3
 8001414:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);       /* write mode 1 register */
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	691c      	ldr	r4, [r3, #16]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	7818      	ldrb	r0, [r3, #0]
 800141e:	f107 020e 	add.w	r2, r7, #14
 8001422:	2301      	movs	r3, #1
 8001424:	2100      	movs	r1, #0
 8001426:	47a0      	blx	r4
 8001428:	4603      	mov	r3, r0
 800142a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d005      	beq.n	800143e <pca9685_set_respond_subaddress_2+0x92>
    {
        handle->debug_print("pcf8591: write mode 1 register failed.\n");                     /* write mode 1 register failed */
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001436:	4805      	ldr	r0, [pc, #20]	@ (800144c <pca9685_set_respond_subaddress_2+0xa0>)
 8001438:	4798      	blx	r3

        return 1;                                                                            /* return error */
 800143a:	2301      	movs	r3, #1
 800143c:	e000      	b.n	8001440 <pca9685_set_respond_subaddress_2+0x94>
    }

    return 0;                                                                                /* success return 0 */
 800143e:	2300      	movs	r3, #0
}
 8001440:	4618      	mov	r0, r3
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	bd90      	pop	{r4, r7, pc}
 8001448:	08009964 	.word	0x08009964
 800144c:	0800998c 	.word	0x0800998c

08001450 <pca9685_set_respond_subaddress_3>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_respond_subaddress_3(pca9685_handle_t *handle, pca9685_bool_t enable)
{
 8001450:	b590      	push	{r4, r7, lr}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	460b      	mov	r3, r1
 800145a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <pca9685_set_respond_subaddress_3+0x16>
    {
        return 2;                                                                            /* return error */
 8001462:	2302      	movs	r3, #2
 8001464:	e03e      	b.n	80014e4 <pca9685_set_respond_subaddress_3+0x94>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800146c:	2b01      	cmp	r3, #1
 800146e:	d001      	beq.n	8001474 <pca9685_set_respond_subaddress_3+0x24>
    {
        return 3;                                                                            /* return error */
 8001470:	2303      	movs	r3, #3
 8001472:	e037      	b.n	80014e4 <pca9685_set_respond_subaddress_3+0x94>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);        /* read mode 1 register */
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68dc      	ldr	r4, [r3, #12]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7818      	ldrb	r0, [r3, #0]
 800147c:	f107 020e 	add.w	r2, r7, #14
 8001480:	2301      	movs	r3, #1
 8001482:	2100      	movs	r1, #0
 8001484:	47a0      	blx	r4
 8001486:	4603      	mov	r3, r0
 8001488:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d005      	beq.n	800149c <pca9685_set_respond_subaddress_3+0x4c>
    {
        handle->debug_print("pcf8591: read mode 1 register failed.\n");                      /* read mode 1 register failed */
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001494:	4815      	ldr	r0, [pc, #84]	@ (80014ec <pca9685_set_respond_subaddress_3+0x9c>)
 8001496:	4798      	blx	r3

        return 1;                                                                            /* return error */
 8001498:	2301      	movs	r3, #1
 800149a:	e023      	b.n	80014e4 <pca9685_set_respond_subaddress_3+0x94>
    }
    prev &= ~(1 << 1);                                                                       /* clear conf */
 800149c:	7bbb      	ldrb	r3, [r7, #14]
 800149e:	f023 0302 	bic.w	r3, r3, #2
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 1;                                                                     /* set conf */
 80014a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	b25a      	sxtb	r2, r3
 80014ae:	7bbb      	ldrb	r3, [r7, #14]
 80014b0:	b25b      	sxtb	r3, r3
 80014b2:	4313      	orrs	r3, r2
 80014b4:	b25b      	sxtb	r3, r3
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);       /* write mode 1 register */
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	691c      	ldr	r4, [r3, #16]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	7818      	ldrb	r0, [r3, #0]
 80014c2:	f107 020e 	add.w	r2, r7, #14
 80014c6:	2301      	movs	r3, #1
 80014c8:	2100      	movs	r1, #0
 80014ca:	47a0      	blx	r4
 80014cc:	4603      	mov	r3, r0
 80014ce:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <pca9685_set_respond_subaddress_3+0x92>
    {
        handle->debug_print("pcf8591: write mode 1 register failed.\n");                     /* write mode 1 register failed */
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014da:	4805      	ldr	r0, [pc, #20]	@ (80014f0 <pca9685_set_respond_subaddress_3+0xa0>)
 80014dc:	4798      	blx	r3

        return 1;                                                                            /* return error */
 80014de:	2301      	movs	r3, #1
 80014e0:	e000      	b.n	80014e4 <pca9685_set_respond_subaddress_3+0x94>
    }

    return 0;                                                                                /* success return 0 */
 80014e2:	2300      	movs	r3, #0
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3714      	adds	r7, #20
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd90      	pop	{r4, r7, pc}
 80014ec:	08009964 	.word	0x08009964
 80014f0:	0800998c 	.word	0x0800998c

080014f4 <pca9685_set_respond_all_call>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_respond_all_call(pca9685_handle_t *handle, pca9685_bool_t enable)
{
 80014f4:	b590      	push	{r4, r7, lr}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	460b      	mov	r3, r1
 80014fe:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d101      	bne.n	800150a <pca9685_set_respond_all_call+0x16>
    {
        return 2;                                                                            /* return error */
 8001506:	2302      	movs	r3, #2
 8001508:	e039      	b.n	800157e <pca9685_set_respond_all_call+0x8a>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001510:	2b01      	cmp	r3, #1
 8001512:	d001      	beq.n	8001518 <pca9685_set_respond_all_call+0x24>
    {
        return 3;                                                                            /* return error */
 8001514:	2303      	movs	r3, #3
 8001516:	e032      	b.n	800157e <pca9685_set_respond_all_call+0x8a>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);        /* read mode 1 register */
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	68dc      	ldr	r4, [r3, #12]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	7818      	ldrb	r0, [r3, #0]
 8001520:	f107 020e 	add.w	r2, r7, #14
 8001524:	2301      	movs	r3, #1
 8001526:	2100      	movs	r1, #0
 8001528:	47a0      	blx	r4
 800152a:	4603      	mov	r3, r0
 800152c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 800152e:	7bfb      	ldrb	r3, [r7, #15]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d005      	beq.n	8001540 <pca9685_set_respond_all_call+0x4c>
    {
        handle->debug_print("pcf8591: read mode 1 register failed.\n");                      /* read mode 1 register failed */
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001538:	4813      	ldr	r0, [pc, #76]	@ (8001588 <pca9685_set_respond_all_call+0x94>)
 800153a:	4798      	blx	r3

        return 1;                                                                            /* return error */
 800153c:	2301      	movs	r3, #1
 800153e:	e01e      	b.n	800157e <pca9685_set_respond_all_call+0x8a>
    }
    prev &= ~(1 << 0);                                                                       /* clear conf */
 8001540:	7bbb      	ldrb	r3, [r7, #14]
 8001542:	f023 0301 	bic.w	r3, r3, #1
 8001546:	b2db      	uxtb	r3, r3
 8001548:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 0;                                                                     /* set conf */
 800154a:	7bba      	ldrb	r2, [r7, #14]
 800154c:	78fb      	ldrb	r3, [r7, #3]
 800154e:	4313      	orrs	r3, r2
 8001550:	b2db      	uxtb	r3, r3
 8001552:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);       /* write mode 1 register */
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	691c      	ldr	r4, [r3, #16]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	7818      	ldrb	r0, [r3, #0]
 800155c:	f107 020e 	add.w	r2, r7, #14
 8001560:	2301      	movs	r3, #1
 8001562:	2100      	movs	r1, #0
 8001564:	47a0      	blx	r4
 8001566:	4603      	mov	r3, r0
 8001568:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 800156a:	7bfb      	ldrb	r3, [r7, #15]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d005      	beq.n	800157c <pca9685_set_respond_all_call+0x88>
    {
        handle->debug_print("pcf8591: write mode 1 register failed.\n");                     /* write mode 1 register failed */
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001574:	4805      	ldr	r0, [pc, #20]	@ (800158c <pca9685_set_respond_all_call+0x98>)
 8001576:	4798      	blx	r3

        return 1;                                                                            /* return error */
 8001578:	2301      	movs	r3, #1
 800157a:	e000      	b.n	800157e <pca9685_set_respond_all_call+0x8a>
    }

    return 0;                                                                                /* success return 0 */
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3714      	adds	r7, #20
 8001582:	46bd      	mov	sp, r7
 8001584:	bd90      	pop	{r4, r7, pc}
 8001586:	bf00      	nop
 8001588:	08009964 	.word	0x08009964
 800158c:	0800998c 	.word	0x0800998c

08001590 <pca9685_set_output_invert>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_output_invert(pca9685_handle_t *handle, pca9685_bool_t enable)
{
 8001590:	b590      	push	{r4, r7, lr}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	460b      	mov	r3, r1
 800159a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <pca9685_set_output_invert+0x16>
    {
        return 2;                                                                            /* return error */
 80015a2:	2302      	movs	r3, #2
 80015a4:	e03e      	b.n	8001624 <pca9685_set_output_invert+0x94>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d001      	beq.n	80015b4 <pca9685_set_output_invert+0x24>
    {
        return 3;                                                                            /* return error */
 80015b0:	2303      	movs	r3, #3
 80015b2:	e037      	b.n	8001624 <pca9685_set_output_invert+0x94>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE2, (uint8_t *)&prev, 1);        /* read mode 2 register */
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68dc      	ldr	r4, [r3, #12]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	7818      	ldrb	r0, [r3, #0]
 80015bc:	f107 020e 	add.w	r2, r7, #14
 80015c0:	2301      	movs	r3, #1
 80015c2:	2101      	movs	r1, #1
 80015c4:	47a0      	blx	r4
 80015c6:	4603      	mov	r3, r0
 80015c8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d005      	beq.n	80015dc <pca9685_set_output_invert+0x4c>
    {
        handle->debug_print("pcf8591: read mode 2 register failed.\n");                      /* read mode 2 register failed */
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d4:	4815      	ldr	r0, [pc, #84]	@ (800162c <pca9685_set_output_invert+0x9c>)
 80015d6:	4798      	blx	r3

        return 1;                                                                            /* return error */
 80015d8:	2301      	movs	r3, #1
 80015da:	e023      	b.n	8001624 <pca9685_set_output_invert+0x94>
    }
    prev &= ~(1 << 4);                                                                       /* clear conf */
 80015dc:	7bbb      	ldrb	r3, [r7, #14]
 80015de:	f023 0310 	bic.w	r3, r3, #16
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                                     /* set conf */
 80015e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015ea:	011b      	lsls	r3, r3, #4
 80015ec:	b25a      	sxtb	r2, r3
 80015ee:	7bbb      	ldrb	r3, [r7, #14]
 80015f0:	b25b      	sxtb	r3, r3
 80015f2:	4313      	orrs	r3, r2
 80015f4:	b25b      	sxtb	r3, r3
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE2, (uint8_t *)&prev, 1);       /* write mode 2 register */
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	691c      	ldr	r4, [r3, #16]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	7818      	ldrb	r0, [r3, #0]
 8001602:	f107 020e 	add.w	r2, r7, #14
 8001606:	2301      	movs	r3, #1
 8001608:	2101      	movs	r1, #1
 800160a:	47a0      	blx	r4
 800160c:	4603      	mov	r3, r0
 800160e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 8001610:	7bfb      	ldrb	r3, [r7, #15]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d005      	beq.n	8001622 <pca9685_set_output_invert+0x92>
    {
        handle->debug_print("pcf8591: write mode 2 register failed.\n");                     /* write mode 2 register failed */
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161a:	4805      	ldr	r0, [pc, #20]	@ (8001630 <pca9685_set_output_invert+0xa0>)
 800161c:	4798      	blx	r3

        return 1;                                                                            /* return error */
 800161e:	2301      	movs	r3, #1
 8001620:	e000      	b.n	8001624 <pca9685_set_output_invert+0x94>
    }

    return 0;                                                                                /* success return 0 */
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	3714      	adds	r7, #20
 8001628:	46bd      	mov	sp, r7
 800162a:	bd90      	pop	{r4, r7, pc}
 800162c:	080099b4 	.word	0x080099b4
 8001630:	080099dc 	.word	0x080099dc

08001634 <pca9685_set_output_change>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_output_change(pca9685_handle_t *handle, pca9685_output_change_t change)
{
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	460b      	mov	r3, r1
 800163e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <pca9685_set_output_change+0x16>
    {
        return 2;                                                                            /* return error */
 8001646:	2302      	movs	r3, #2
 8001648:	e03e      	b.n	80016c8 <pca9685_set_output_change+0x94>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001650:	2b01      	cmp	r3, #1
 8001652:	d001      	beq.n	8001658 <pca9685_set_output_change+0x24>
    {
        return 3;                                                                            /* return error */
 8001654:	2303      	movs	r3, #3
 8001656:	e037      	b.n	80016c8 <pca9685_set_output_change+0x94>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE2, (uint8_t *)&prev, 1);        /* read mode 2 register */
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68dc      	ldr	r4, [r3, #12]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	7818      	ldrb	r0, [r3, #0]
 8001660:	f107 020e 	add.w	r2, r7, #14
 8001664:	2301      	movs	r3, #1
 8001666:	2101      	movs	r1, #1
 8001668:	47a0      	blx	r4
 800166a:	4603      	mov	r3, r0
 800166c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d005      	beq.n	8001680 <pca9685_set_output_change+0x4c>
    {
        handle->debug_print("pcf8591: read mode 2 register failed.\n");                      /* read mode 2 register failed */
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001678:	4815      	ldr	r0, [pc, #84]	@ (80016d0 <pca9685_set_output_change+0x9c>)
 800167a:	4798      	blx	r3

        return 1;                                                                            /* return error */
 800167c:	2301      	movs	r3, #1
 800167e:	e023      	b.n	80016c8 <pca9685_set_output_change+0x94>
    }
    prev &= ~(1 << 3);                                                                       /* clear conf */
 8001680:	7bbb      	ldrb	r3, [r7, #14]
 8001682:	f023 0308 	bic.w	r3, r3, #8
 8001686:	b2db      	uxtb	r3, r3
 8001688:	73bb      	strb	r3, [r7, #14]
    prev |= change << 3;                                                                     /* set conf */
 800168a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800168e:	00db      	lsls	r3, r3, #3
 8001690:	b25a      	sxtb	r2, r3
 8001692:	7bbb      	ldrb	r3, [r7, #14]
 8001694:	b25b      	sxtb	r3, r3
 8001696:	4313      	orrs	r3, r2
 8001698:	b25b      	sxtb	r3, r3
 800169a:	b2db      	uxtb	r3, r3
 800169c:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE2, (uint8_t *)&prev, 1);       /* write mode 2 register */
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	691c      	ldr	r4, [r3, #16]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	7818      	ldrb	r0, [r3, #0]
 80016a6:	f107 020e 	add.w	r2, r7, #14
 80016aa:	2301      	movs	r3, #1
 80016ac:	2101      	movs	r1, #1
 80016ae:	47a0      	blx	r4
 80016b0:	4603      	mov	r3, r0
 80016b2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d005      	beq.n	80016c6 <pca9685_set_output_change+0x92>
    {
        handle->debug_print("pcf8591: write mode 2 register failed.\n");                     /* write mode 2 register failed */
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016be:	4805      	ldr	r0, [pc, #20]	@ (80016d4 <pca9685_set_output_change+0xa0>)
 80016c0:	4798      	blx	r3

        return 1;                                                                            /* return error */
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <pca9685_set_output_change+0x94>
    }

    return 0;                                                                                /* success return 0 */
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd90      	pop	{r4, r7, pc}
 80016d0:	080099b4 	.word	0x080099b4
 80016d4:	080099dc 	.word	0x080099dc

080016d8 <pca9685_set_output_driver>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_output_driver(pca9685_handle_t *handle, pca9685_output_driver_t driver)
{
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	460b      	mov	r3, r1
 80016e2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d101      	bne.n	80016ee <pca9685_set_output_driver+0x16>
    {
        return 2;                                                                            /* return error */
 80016ea:	2302      	movs	r3, #2
 80016ec:	e03e      	b.n	800176c <pca9685_set_output_driver+0x94>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d001      	beq.n	80016fc <pca9685_set_output_driver+0x24>
    {
        return 3;                                                                            /* return error */
 80016f8:	2303      	movs	r3, #3
 80016fa:	e037      	b.n	800176c <pca9685_set_output_driver+0x94>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE2, (uint8_t *)&prev, 1);        /* read mode 2 register */
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68dc      	ldr	r4, [r3, #12]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	7818      	ldrb	r0, [r3, #0]
 8001704:	f107 020e 	add.w	r2, r7, #14
 8001708:	2301      	movs	r3, #1
 800170a:	2101      	movs	r1, #1
 800170c:	47a0      	blx	r4
 800170e:	4603      	mov	r3, r0
 8001710:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 8001712:	7bfb      	ldrb	r3, [r7, #15]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <pca9685_set_output_driver+0x4c>
    {
        handle->debug_print("pcf8591: read mode 2 register failed.\n");                      /* read mode 2 register failed */
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800171c:	4815      	ldr	r0, [pc, #84]	@ (8001774 <pca9685_set_output_driver+0x9c>)
 800171e:	4798      	blx	r3

        return 1;                                                                            /* return error */
 8001720:	2301      	movs	r3, #1
 8001722:	e023      	b.n	800176c <pca9685_set_output_driver+0x94>
    }
    prev &= ~(1 << 2);                                                                       /* clear conf */
 8001724:	7bbb      	ldrb	r3, [r7, #14]
 8001726:	f023 0304 	bic.w	r3, r3, #4
 800172a:	b2db      	uxtb	r3, r3
 800172c:	73bb      	strb	r3, [r7, #14]
    prev |= driver << 2;                                                                     /* set conf */
 800172e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	b25a      	sxtb	r2, r3
 8001736:	7bbb      	ldrb	r3, [r7, #14]
 8001738:	b25b      	sxtb	r3, r3
 800173a:	4313      	orrs	r3, r2
 800173c:	b25b      	sxtb	r3, r3
 800173e:	b2db      	uxtb	r3, r3
 8001740:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE2, (uint8_t *)&prev, 1);       /* write mode 2 register */
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	691c      	ldr	r4, [r3, #16]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	7818      	ldrb	r0, [r3, #0]
 800174a:	f107 020e 	add.w	r2, r7, #14
 800174e:	2301      	movs	r3, #1
 8001750:	2101      	movs	r1, #1
 8001752:	47a0      	blx	r4
 8001754:	4603      	mov	r3, r0
 8001756:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 8001758:	7bfb      	ldrb	r3, [r7, #15]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d005      	beq.n	800176a <pca9685_set_output_driver+0x92>
    {
        handle->debug_print("pcf8591: write mode 2 register failed.\n");                     /* write mode 2 register failed */
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001762:	4805      	ldr	r0, [pc, #20]	@ (8001778 <pca9685_set_output_driver+0xa0>)
 8001764:	4798      	blx	r3

        return 1;                                                                            /* return error */
 8001766:	2301      	movs	r3, #1
 8001768:	e000      	b.n	800176c <pca9685_set_output_driver+0x94>
    }

    return 0;                                                                                /* success return 0 */
 800176a:	2300      	movs	r3, #0
}
 800176c:	4618      	mov	r0, r3
 800176e:	3714      	adds	r7, #20
 8001770:	46bd      	mov	sp, r7
 8001772:	bd90      	pop	{r4, r7, pc}
 8001774:	080099b4 	.word	0x080099b4
 8001778:	080099dc 	.word	0x080099dc

0800177c <pca9685_set_output_disable_type>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_output_disable_type(pca9685_handle_t *handle, pca9685_output_disable_type_t type)
{
 800177c:	b590      	push	{r4, r7, lr}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	460b      	mov	r3, r1
 8001786:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;

    if (handle == NULL)                                                                      /* check handle */
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <pca9685_set_output_disable_type+0x16>
    {
        return 2;                                                                            /* return error */
 800178e:	2302      	movs	r3, #2
 8001790:	e039      	b.n	8001806 <pca9685_set_output_disable_type+0x8a>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001798:	2b01      	cmp	r3, #1
 800179a:	d001      	beq.n	80017a0 <pca9685_set_output_disable_type+0x24>
    {
        return 3;                                                                            /* return error */
 800179c:	2303      	movs	r3, #3
 800179e:	e032      	b.n	8001806 <pca9685_set_output_disable_type+0x8a>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE2, (uint8_t *)&prev, 1);        /* read mode 2 register */
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68dc      	ldr	r4, [r3, #12]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	7818      	ldrb	r0, [r3, #0]
 80017a8:	f107 020e 	add.w	r2, r7, #14
 80017ac:	2301      	movs	r3, #1
 80017ae:	2101      	movs	r1, #1
 80017b0:	47a0      	blx	r4
 80017b2:	4603      	mov	r3, r0
 80017b4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 80017b6:	7bfb      	ldrb	r3, [r7, #15]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d005      	beq.n	80017c8 <pca9685_set_output_disable_type+0x4c>
    {
        handle->debug_print("pcf8591: read mode 2 register failed.\n");                      /* read mode 2 register failed */
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c0:	4813      	ldr	r0, [pc, #76]	@ (8001810 <pca9685_set_output_disable_type+0x94>)
 80017c2:	4798      	blx	r3

        return 1;                                                                            /* return error */
 80017c4:	2301      	movs	r3, #1
 80017c6:	e01e      	b.n	8001806 <pca9685_set_output_disable_type+0x8a>
    }
    prev &= ~(3 << 0);                                                                       /* clear conf */
 80017c8:	7bbb      	ldrb	r3, [r7, #14]
 80017ca:	f023 0303 	bic.w	r3, r3, #3
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	73bb      	strb	r3, [r7, #14]
    prev |= type << 0;                                                                       /* set conf */
 80017d2:	7bba      	ldrb	r2, [r7, #14]
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE2, (uint8_t *)&prev, 1);       /* write mode 2 register */
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	691c      	ldr	r4, [r3, #16]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	7818      	ldrb	r0, [r3, #0]
 80017e4:	f107 020e 	add.w	r2, r7, #14
 80017e8:	2301      	movs	r3, #1
 80017ea:	2101      	movs	r1, #1
 80017ec:	47a0      	blx	r4
 80017ee:	4603      	mov	r3, r0
 80017f0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                            /* check result */
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <pca9685_set_output_disable_type+0x88>
    {
        handle->debug_print("pcf8591: write mode 2 register failed.\n");                     /* write mode 2 register failed */
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fc:	4805      	ldr	r0, [pc, #20]	@ (8001814 <pca9685_set_output_disable_type+0x98>)
 80017fe:	4798      	blx	r3

        return 1;                                                                            /* return error */
 8001800:	2301      	movs	r3, #1
 8001802:	e000      	b.n	8001806 <pca9685_set_output_disable_type+0x8a>
    }

    return 0;                                                                                /* success return 0 */
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3714      	adds	r7, #20
 800180a:	46bd      	mov	sp, r7
 800180c:	bd90      	pop	{r4, r7, pc}
 800180e:	bf00      	nop
 8001810:	080099b4 	.word	0x080099b4
 8001814:	080099dc 	.word	0x080099dc

08001818 <pca9685_set_subaddress_1>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_subaddress_1(pca9685_handle_t *handle, uint8_t addr)
{
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	460b      	mov	r3, r1
 8001822:	70fb      	strb	r3, [r7, #3]
    uint8_t res;

    if (handle == NULL)                                                                         /* check handle */
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <pca9685_set_subaddress_1+0x16>
    {
        return 2;                                                                               /* return error */
 800182a:	2302      	movs	r3, #2
 800182c:	e01a      	b.n	8001864 <pca9685_set_subaddress_1+0x4c>
    }
    if (handle->inited != 1)                                                                    /* check handle initialization */
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001834:	2b01      	cmp	r3, #1
 8001836:	d001      	beq.n	800183c <pca9685_set_subaddress_1+0x24>
    {
        return 3;                                                                               /* return error */
 8001838:	2303      	movs	r3, #3
 800183a:	e013      	b.n	8001864 <pca9685_set_subaddress_1+0x4c>
    }

    res = handle->iic_write(handle->iic_addr, PCA9685_REG_SUBADR1, (uint8_t *)&addr, 1);        /* write sub address 1 register */
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	691c      	ldr	r4, [r3, #16]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	7818      	ldrb	r0, [r3, #0]
 8001844:	1cfa      	adds	r2, r7, #3
 8001846:	2301      	movs	r3, #1
 8001848:	2102      	movs	r1, #2
 800184a:	47a0      	blx	r4
 800184c:	4603      	mov	r3, r0
 800184e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                               /* check result */
 8001850:	7bfb      	ldrb	r3, [r7, #15]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d005      	beq.n	8001862 <pca9685_set_subaddress_1+0x4a>
    {
        handle->debug_print("pcf8591: write sub address 1 register failed.\n");                 /* write sub address 1 register failed */
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800185a:	4804      	ldr	r0, [pc, #16]	@ (800186c <pca9685_set_subaddress_1+0x54>)
 800185c:	4798      	blx	r3

        return 1;                                                                               /* return error */
 800185e:	2301      	movs	r3, #1
 8001860:	e000      	b.n	8001864 <pca9685_set_subaddress_1+0x4c>
    }

    return 0;                                                                                   /* success return 0 */
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	3714      	adds	r7, #20
 8001868:	46bd      	mov	sp, r7
 800186a:	bd90      	pop	{r4, r7, pc}
 800186c:	08009a04 	.word	0x08009a04

08001870 <pca9685_set_subaddress_2>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_subaddress_2(pca9685_handle_t *handle, uint8_t addr)
{
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	460b      	mov	r3, r1
 800187a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;

    if (handle == NULL)                                                                         /* check handle */
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <pca9685_set_subaddress_2+0x16>
    {
        return 2;                                                                               /* return error */
 8001882:	2302      	movs	r3, #2
 8001884:	e01a      	b.n	80018bc <pca9685_set_subaddress_2+0x4c>
    }
    if (handle->inited != 1)                                                                    /* check handle initialization */
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800188c:	2b01      	cmp	r3, #1
 800188e:	d001      	beq.n	8001894 <pca9685_set_subaddress_2+0x24>
    {
        return 3;                                                                               /* return error */
 8001890:	2303      	movs	r3, #3
 8001892:	e013      	b.n	80018bc <pca9685_set_subaddress_2+0x4c>
    }

    res = handle->iic_write(handle->iic_addr, PCA9685_REG_SUBADR2, (uint8_t *)&addr, 1);        /* write sub address 2 register */
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	691c      	ldr	r4, [r3, #16]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	7818      	ldrb	r0, [r3, #0]
 800189c:	1cfa      	adds	r2, r7, #3
 800189e:	2301      	movs	r3, #1
 80018a0:	2103      	movs	r1, #3
 80018a2:	47a0      	blx	r4
 80018a4:	4603      	mov	r3, r0
 80018a6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                               /* check result */
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d005      	beq.n	80018ba <pca9685_set_subaddress_2+0x4a>
    {
        handle->debug_print("pcf8591: write sub address 2 register failed.\n");                 /* write sub address 2 register failed */
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b2:	4804      	ldr	r0, [pc, #16]	@ (80018c4 <pca9685_set_subaddress_2+0x54>)
 80018b4:	4798      	blx	r3

        return 1;                                                                               /* return error */
 80018b6:	2301      	movs	r3, #1
 80018b8:	e000      	b.n	80018bc <pca9685_set_subaddress_2+0x4c>
    }

    return 0;                                                                                   /* success return 0 */
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd90      	pop	{r4, r7, pc}
 80018c4:	08009a64 	.word	0x08009a64

080018c8 <pca9685_set_subaddress_3>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_subaddress_3(pca9685_handle_t *handle, uint8_t addr)
{
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	460b      	mov	r3, r1
 80018d2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;

    if (handle == NULL)                                                                         /* check handle */
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <pca9685_set_subaddress_3+0x16>
    {
        return 2;                                                                               /* return error */
 80018da:	2302      	movs	r3, #2
 80018dc:	e01a      	b.n	8001914 <pca9685_set_subaddress_3+0x4c>
    }
    if (handle->inited != 1)                                                                    /* check handle initialization */
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d001      	beq.n	80018ec <pca9685_set_subaddress_3+0x24>
    {
        return 3;                                                                               /* return error */
 80018e8:	2303      	movs	r3, #3
 80018ea:	e013      	b.n	8001914 <pca9685_set_subaddress_3+0x4c>
    }

    res = handle->iic_write(handle->iic_addr, PCA9685_REG_SUBADR3, (uint8_t *)&addr, 1);        /* write sub address 3 register */
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	691c      	ldr	r4, [r3, #16]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7818      	ldrb	r0, [r3, #0]
 80018f4:	1cfa      	adds	r2, r7, #3
 80018f6:	2301      	movs	r3, #1
 80018f8:	2104      	movs	r1, #4
 80018fa:	47a0      	blx	r4
 80018fc:	4603      	mov	r3, r0
 80018fe:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                               /* check result */
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d005      	beq.n	8001912 <pca9685_set_subaddress_3+0x4a>
    {
        handle->debug_print("pcf8591: write sub address 3 register failed.\n");                 /* write sub address 3 register failed */
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190a:	4804      	ldr	r0, [pc, #16]	@ (800191c <pca9685_set_subaddress_3+0x54>)
 800190c:	4798      	blx	r3

        return 1;                                                                               /* return error */
 800190e:	2301      	movs	r3, #1
 8001910:	e000      	b.n	8001914 <pca9685_set_subaddress_3+0x4c>
    }

    return 0;                                                                                   /* success return 0 */
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	bd90      	pop	{r4, r7, pc}
 800191c:	08009ac4 	.word	0x08009ac4

08001920 <pca9685_set_all_call_address>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t pca9685_set_all_call_address(pca9685_handle_t *handle, uint8_t addr)
{
 8001920:	b590      	push	{r4, r7, lr}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;

    if (handle == NULL)                                                                            /* check handle */
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <pca9685_set_all_call_address+0x16>
    {
        return 2;                                                                                  /* return error */
 8001932:	2302      	movs	r3, #2
 8001934:	e01a      	b.n	800196c <pca9685_set_all_call_address+0x4c>
    }
    if (handle->inited != 1)                                                                       /* check handle initialization */
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800193c:	2b01      	cmp	r3, #1
 800193e:	d001      	beq.n	8001944 <pca9685_set_all_call_address+0x24>
    {
        return 3;                                                                                  /* return error */
 8001940:	2303      	movs	r3, #3
 8001942:	e013      	b.n	800196c <pca9685_set_all_call_address+0x4c>
    }

    res = handle->iic_write(handle->iic_addr, PCA9685_REG_ALLCALLADR, (uint8_t *)&addr, 1);        /* write all call address register */
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	691c      	ldr	r4, [r3, #16]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	7818      	ldrb	r0, [r3, #0]
 800194c:	1cfa      	adds	r2, r7, #3
 800194e:	2301      	movs	r3, #1
 8001950:	2105      	movs	r1, #5
 8001952:	47a0      	blx	r4
 8001954:	4603      	mov	r3, r0
 8001956:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                  /* check result */
 8001958:	7bfb      	ldrb	r3, [r7, #15]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d005      	beq.n	800196a <pca9685_set_all_call_address+0x4a>
    {
        handle->debug_print("pcf8591: write all call address register failed.\n");                 /* write all call address register failed */
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001962:	4804      	ldr	r0, [pc, #16]	@ (8001974 <pca9685_set_all_call_address+0x54>)
 8001964:	4798      	blx	r3

        return 1;                                                                                  /* return error */
 8001966:	2301      	movs	r3, #1
 8001968:	e000      	b.n	800196c <pca9685_set_all_call_address+0x4c>
    }

    return 0;                                                                                      /* success return 0 */
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	bd90      	pop	{r4, r7, pc}
 8001974:	08009b24 	.word	0x08009b24

08001978 <pca9685_write_channel>:
 *            - 3 handle is not initialized
 *            - 4 on_count or off_count is over 4096
 * @note      on_count <= 4096 && off_count <= 4096
 */
uint8_t pca9685_write_channel(pca9685_handle_t *handle, pca9685_channel_t channel, uint16_t on_count, uint16_t off_count)
{
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b087      	sub	sp, #28
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	4608      	mov	r0, r1
 8001982:	4611      	mov	r1, r2
 8001984:	461a      	mov	r2, r3
 8001986:	4603      	mov	r3, r0
 8001988:	72fb      	strb	r3, [r7, #11]
 800198a:	460b      	mov	r3, r1
 800198c:	813b      	strh	r3, [r7, #8]
 800198e:	4613      	mov	r3, r2
 8001990:	80fb      	strh	r3, [r7, #6]
    uint8_t res;
    uint8_t buf[4];

    if (handle == NULL)                                                                                       /* check handle */
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d101      	bne.n	800199c <pca9685_write_channel+0x24>
    {
        return 2;                                                                                             /* return error */
 8001998:	2302      	movs	r3, #2
 800199a:	e043      	b.n	8001a24 <pca9685_write_channel+0xac>
    }
    if (handle->inited != 1)                                                                                  /* check handle initialization */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d001      	beq.n	80019aa <pca9685_write_channel+0x32>
    {
        return 3;                                                                                             /* return error */
 80019a6:	2303      	movs	r3, #3
 80019a8:	e03c      	b.n	8001a24 <pca9685_write_channel+0xac>
    }
    if ((on_count > 4096) || (off_count > 4096))                                                              /* check result */
 80019aa:	893b      	ldrh	r3, [r7, #8]
 80019ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019b0:	d803      	bhi.n	80019ba <pca9685_write_channel+0x42>
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019b8:	d905      	bls.n	80019c6 <pca9685_write_channel+0x4e>
    {
        handle->debug_print("pcf8591: on_count or off_count is over 4096.\n");                                /* on_count or off_count is over 4096 */
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019be:	481b      	ldr	r0, [pc, #108]	@ (8001a2c <pca9685_write_channel+0xb4>)
 80019c0:	4798      	blx	r3

        return 4;                                                                                             /* return error */
 80019c2:	2304      	movs	r3, #4
 80019c4:	e02e      	b.n	8001a24 <pca9685_write_channel+0xac>
    }

    buf[0] = (on_count >> 0) & 0xFF;                                                                          /* set off count lsb */
 80019c6:	893b      	ldrh	r3, [r7, #8]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	743b      	strb	r3, [r7, #16]
    buf[1] = (on_count >> 8) & 0x1F;                                                                          /* set on count msb */
 80019cc:	893b      	ldrh	r3, [r7, #8]
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	f003 031f 	and.w	r3, r3, #31
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	747b      	strb	r3, [r7, #17]
    buf[2] = (off_count >> 0) & 0xFF;                                                                         /* set off count lsb */
 80019dc:	88fb      	ldrh	r3, [r7, #6]
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	74bb      	strb	r3, [r7, #18]
    buf[3] = (off_count >> 8) & 0x1F;                                                                         /* set off count msb */
 80019e2:	88fb      	ldrh	r3, [r7, #6]
 80019e4:	0a1b      	lsrs	r3, r3, #8
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	f003 031f 	and.w	r3, r3, #31
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	74fb      	strb	r3, [r7, #19]
    res = handle->iic_write(handle->iic_addr, (uint8_t)(PCA9685_REG_LED0_ON_L + channel * 4),
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	691c      	ldr	r4, [r3, #16]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	7818      	ldrb	r0, [r3, #0]
 80019fa:	7afb      	ldrb	r3, [r7, #11]
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	3306      	adds	r3, #6
 8001a02:	b2d9      	uxtb	r1, r3
 8001a04:	f107 0210 	add.w	r2, r7, #16
 8001a08:	2304      	movs	r3, #4
 8001a0a:	47a0      	blx	r4
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	75fb      	strb	r3, [r7, #23]
                           (uint8_t *)buf, 4);                                                                /* write led register */
    if (res != 0)                                                                                             /* check result */
 8001a10:	7dfb      	ldrb	r3, [r7, #23]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d005      	beq.n	8001a22 <pca9685_write_channel+0xaa>
    {
        handle->debug_print("pcf8591: write led register failed.\n");                                         /* write led register failed */
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1a:	4805      	ldr	r0, [pc, #20]	@ (8001a30 <pca9685_write_channel+0xb8>)
 8001a1c:	4798      	blx	r3

        return 1;                                                                                             /* return error */
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e000      	b.n	8001a24 <pca9685_write_channel+0xac>
    }

    return 0;                                                                                                 /* success return 0 */
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	371c      	adds	r7, #28
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd90      	pop	{r4, r7, pc}
 8001a2c:	08009b8c 	.word	0x08009b8c
 8001a30:	08009bbc 	.word	0x08009bbc

08001a34 <pca9685_set_prescaler>:
 *            - 3 handle is not initialized
 *            - 4 prescaler must be >= 3
 * @note      prescaler >= 3
 */
uint8_t pca9685_set_prescaler(pca9685_handle_t *handle, uint8_t prescaler)
{
 8001a34:	b590      	push	{r4, r7, lr}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;

    if (handle == NULL)                                                                                /* check handle */
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <pca9685_set_prescaler+0x16>
    {
        return 2;                                                                                      /* return error */
 8001a46:	2302      	movs	r3, #2
 8001a48:	e023      	b.n	8001a92 <pca9685_set_prescaler+0x5e>
    }
    if (handle->inited != 1)                                                                           /* check handle initialization */
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d001      	beq.n	8001a58 <pca9685_set_prescaler+0x24>
    {
        return 3;                                                                                      /* return error */
 8001a54:	2303      	movs	r3, #3
 8001a56:	e01c      	b.n	8001a92 <pca9685_set_prescaler+0x5e>
    }
    if (prescaler < 3)                                                                                 /* check result */
 8001a58:	78fb      	ldrb	r3, [r7, #3]
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d805      	bhi.n	8001a6a <pca9685_set_prescaler+0x36>
    {
        handle->debug_print("pcf8591: pre scale must be >= 3.\n");                                     /* pre scale must be >= 3 */
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a62:	480e      	ldr	r0, [pc, #56]	@ (8001a9c <pca9685_set_prescaler+0x68>)
 8001a64:	4798      	blx	r3

        return 4;                                                                                      /* return error */
 8001a66:	2304      	movs	r3, #4
 8001a68:	e013      	b.n	8001a92 <pca9685_set_prescaler+0x5e>
    }

    res = handle->iic_write(handle->iic_addr, PCA9685_REG_PRE_SCALE, (uint8_t *)&prescaler, 1);        /* write pre scale register */
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	691c      	ldr	r4, [r3, #16]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	7818      	ldrb	r0, [r3, #0]
 8001a72:	1cfa      	adds	r2, r7, #3
 8001a74:	2301      	movs	r3, #1
 8001a76:	21fe      	movs	r1, #254	@ 0xfe
 8001a78:	47a0      	blx	r4
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                      /* check result */
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d005      	beq.n	8001a90 <pca9685_set_prescaler+0x5c>
    {
        handle->debug_print("pcf8591: write pre scale register failed.\n");                            /* write pre scale register failed */
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a88:	4805      	ldr	r0, [pc, #20]	@ (8001aa0 <pca9685_set_prescaler+0x6c>)
 8001a8a:	4798      	blx	r3

        return 1;                                                                                      /* return error */
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e000      	b.n	8001a92 <pca9685_set_prescaler+0x5e>
    }

    return 0;                                                                                          /* success return 0 */
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd90      	pop	{r4, r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	08009c34 	.word	0x08009c34
 8001aa0:	08009c58 	.word	0x08009c58
 8001aa4:	00000000 	.word	0x00000000

08001aa8 <pca9685_output_frequency_convert_to_register>:
 *             - 2 handle is NULL
 *             - 3 handle is not initialized
 * @note       none
 */
uint8_t pca9685_output_frequency_convert_to_register(pca9685_handle_t *handle, uint32_t oscillator, uint16_t output_freq, uint8_t *reg)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6178      	str	r0, [r7, #20]
 8001ab0:	6139      	str	r1, [r7, #16]
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	81fb      	strh	r3, [r7, #14]
    if (handle == NULL)                                                                      /* check handle */
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <pca9685_output_frequency_convert_to_register+0x1a>
    {
        return 2;                                                                            /* return error */
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e027      	b.n	8001b12 <pca9685_output_frequency_convert_to_register+0x6a>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d001      	beq.n	8001ad0 <pca9685_output_frequency_convert_to_register+0x28>
    {
        return 3;                                                                            /* return error */
 8001acc:	2303      	movs	r3, #3
 8001ace:	e020      	b.n	8001b12 <pca9685_output_frequency_convert_to_register+0x6a>
    }

    *reg = (uint8_t)(round((double)oscillator / ((double)output_freq * 4096.0))) - 1;        /* convert real data to register data */
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	ee07 3a90 	vmov	s15, r3
 8001ad6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001ada:	89fb      	ldrh	r3, [r7, #14]
 8001adc:	ee07 3a90 	vmov	s15, r3
 8001ae0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001ae4:	ed9f 5b0e 	vldr	d5, [pc, #56]	@ 8001b20 <pca9685_output_frequency_convert_to_register+0x78>
 8001ae8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001aec:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8001af0:	eeb0 0b45 	vmov.f64	d0, d5
 8001af4:	f007 fe9e 	bl	8009834 <round>
 8001af8:	eeb0 7b40 	vmov.f64	d7, d0
 8001afc:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001b00:	edc7 7a01 	vstr	s15, [r7, #4]
 8001b04:	793b      	ldrb	r3, [r7, #4]
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	b2da      	uxtb	r2, r3
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	701a      	strb	r2, [r3, #0]

    return 0;                                                                                /* success return 0 */
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	f3af 8000 	nop.w
 8001b20:	00000000 	.word	0x00000000
 8001b24:	40b00000 	.word	0x40b00000

08001b28 <pca9685_pwm_convert_to_register>:
 *             0.0 <= delay_percent <= 100.0
 *             0.0 <= high_duty_cycle_percent <= 100.0
 */
uint8_t pca9685_pwm_convert_to_register(pca9685_handle_t *handle, float delay_percent, float high_duty_cycle_percent,
                                        uint16_t *on_count, uint16_t *off_count)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6178      	str	r0, [r7, #20]
 8001b30:	ed87 0a04 	vstr	s0, [r7, #16]
 8001b34:	edc7 0a03 	vstr	s1, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
    if (handle == NULL)                                                                                        /* check handle */
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d101      	bne.n	8001b46 <pca9685_pwm_convert_to_register+0x1e>
    {
        return 2;                                                                                              /* return error */
 8001b42:	2302      	movs	r3, #2
 8001b44:	e04c      	b.n	8001be0 <pca9685_pwm_convert_to_register+0xb8>
    }
    if (handle->inited != 1)                                                                                   /* check handle initialization */
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d001      	beq.n	8001b54 <pca9685_pwm_convert_to_register+0x2c>
    {
        return 3;                                                                                              /* return error */
 8001b50:	2303      	movs	r3, #3
 8001b52:	e045      	b.n	8001be0 <pca9685_pwm_convert_to_register+0xb8>
    }
    if (delay_percent + high_duty_cycle_percent >=100.0f)                                                      /* check result */
 8001b54:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b58:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b60:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001be8 <pca9685_pwm_convert_to_register+0xc0>
 8001b64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6c:	db05      	blt.n	8001b7a <pca9685_pwm_convert_to_register+0x52>
    {
        handle->debug_print("pcf8591: delay_percent + high_duty_cycle_percent can't be over 100.0.\n");        /* delay_percent + high_duty_cycle_percent can't be over 100.0 */
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b72:	481e      	ldr	r0, [pc, #120]	@ (8001bec <pca9685_pwm_convert_to_register+0xc4>)
 8001b74:	4798      	blx	r3

        return 4;                                                                                              /* return error */
 8001b76:	2304      	movs	r3, #4
 8001b78:	e032      	b.n	8001be0 <pca9685_pwm_convert_to_register+0xb8>
    }

    *on_count = (uint16_t)(roundf(delay_percent / 100.0f * 4096.0f));                                          /* set on count */
 8001b7a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b7e:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001be8 <pca9685_pwm_convert_to_register+0xc0>
 8001b82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b86:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001bf0 <pca9685_pwm_convert_to_register+0xc8>
 8001b8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b92:	f007 fe93 	bl	80098bc <roundf>
 8001b96:	eef0 7a40 	vmov.f32	s15, s0
 8001b9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b9e:	ee17 3a90 	vmov	r3, s15
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	801a      	strh	r2, [r3, #0]
    *off_count = (uint16_t)(roundf((delay_percent + high_duty_cycle_percent) / 100.0f * 4096.0f));             /* set off count */
 8001ba8:	ed97 7a04 	vldr	s14, [r7, #16]
 8001bac:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bb4:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001be8 <pca9685_pwm_convert_to_register+0xc0>
 8001bb8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bbc:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001bf0 <pca9685_pwm_convert_to_register+0xc8>
 8001bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bc4:	eeb0 0a67 	vmov.f32	s0, s15
 8001bc8:	f007 fe78 	bl	80098bc <roundf>
 8001bcc:	eef0 7a40 	vmov.f32	s15, s0
 8001bd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bd4:	ee17 3a90 	vmov	r3, s15
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	801a      	strh	r2, [r3, #0]

    return 0;                                                                                                  /* success return 0 */
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	42c80000 	.word	0x42c80000
 8001bec:	08009cb0 	.word	0x08009cb0
 8001bf0:	45800000 	.word	0x45800000

08001bf4 <pca9685_init>:
 *            - 3 linked functions is NULL
 *            - 4 reset failed
 * @note      none
 */
uint8_t pca9685_init(pca9685_handle_t *handle)
{
 8001bf4:	b590      	push	{r4, r7, lr}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
    uint8_t res, prev;

    if (handle == NULL)                                                                           /* check handle */
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d101      	bne.n	8001c06 <pca9685_init+0x12>
    {
        return 2;                                                                                 /* return error */
 8001c02:	2302      	movs	r3, #2
 8001c04:	e0d9      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if (handle->debug_print == NULL)                                                              /* check debug_print */
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <pca9685_init+0x1e>
    {
        return 3;                                                                                 /* return error */
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e0d3      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if (handle->iic_init == NULL)                                                                 /* check iic_init */
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d105      	bne.n	8001c26 <pca9685_init+0x32>
    {
        handle->debug_print("pca9685: iic_init is null.\n");                                      /* iic_init is null */
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1e:	4869      	ldr	r0, [pc, #420]	@ (8001dc4 <pca9685_init+0x1d0>)
 8001c20:	4798      	blx	r3

        return 3;                                                                                 /* return error */
 8001c22:	2303      	movs	r3, #3
 8001c24:	e0c9      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if (handle->iic_deinit == NULL)                                                               /* check iic_deinit */
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d105      	bne.n	8001c3a <pca9685_init+0x46>
    {
        handle->debug_print("pca9685: iic_deinit is null.\n");                                    /* iic_deinit is null */
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c32:	4865      	ldr	r0, [pc, #404]	@ (8001dc8 <pca9685_init+0x1d4>)
 8001c34:	4798      	blx	r3

        return 3;                                                                                 /* return error */
 8001c36:	2303      	movs	r3, #3
 8001c38:	e0bf      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if (handle->iic_read == NULL)                                                                 /* check iic_read */
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d105      	bne.n	8001c4e <pca9685_init+0x5a>
    {
        handle->debug_print("pca9685: iic_read is null.\n");                                      /* iic_read is null */
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c46:	4861      	ldr	r0, [pc, #388]	@ (8001dcc <pca9685_init+0x1d8>)
 8001c48:	4798      	blx	r3

        return 3;                                                                                 /* return error */
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e0b5      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if (handle->iic_write == NULL)                                                                /* check iic_write */
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	691b      	ldr	r3, [r3, #16]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d105      	bne.n	8001c62 <pca9685_init+0x6e>
    {
        handle->debug_print("pca9685: iic_write is null.\n");                                     /* iic_write is null */
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c5a:	485d      	ldr	r0, [pc, #372]	@ (8001dd0 <pca9685_init+0x1dc>)
 8001c5c:	4798      	blx	r3

        return 3;                                                                                 /* return error */
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e0ab      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if (handle->oe_gpio_init == NULL)                                                             /* check oe_gpio_init */
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d105      	bne.n	8001c76 <pca9685_init+0x82>
    {
        handle->debug_print("pca9685: oe_gpio_init is null.\n");                                  /* oe_gpio_init is null */
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c6e:	4859      	ldr	r0, [pc, #356]	@ (8001dd4 <pca9685_init+0x1e0>)
 8001c70:	4798      	blx	r3

        return 3;                                                                                 /* return error */
 8001c72:	2303      	movs	r3, #3
 8001c74:	e0a1      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if (handle->oe_gpio_deinit == NULL)                                                           /* check oe_gpio_deinit */
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d105      	bne.n	8001c8a <pca9685_init+0x96>
    {
        handle->debug_print("pca9685: oe_gpio_deinit is null.\n");                                /* oe_gpio_deinit is null */
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c82:	4855      	ldr	r0, [pc, #340]	@ (8001dd8 <pca9685_init+0x1e4>)
 8001c84:	4798      	blx	r3

        return 3;                                                                                 /* return error */
 8001c86:	2303      	movs	r3, #3
 8001c88:	e097      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if (handle->oe_gpio_write == NULL)                                                            /* check oe_gpio_write */
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d105      	bne.n	8001c9e <pca9685_init+0xaa>
    {
        handle->debug_print("pca9685: oe_gpio_write is null.\n");                                 /* oe_gpio_write is null */
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c96:	4851      	ldr	r0, [pc, #324]	@ (8001ddc <pca9685_init+0x1e8>)
 8001c98:	4798      	blx	r3

        return 3;                                                                                 /* return error */
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e08d      	b.n	8001dba <pca9685_init+0x1c6>
    }

    if (handle->iic_init() != 0)                                                                  /* iic init */
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	4798      	blx	r3
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d005      	beq.n	8001cb6 <pca9685_init+0xc2>
    {
        handle->debug_print("pca9685: iic init failed.\n");                                       /* iic init failed */
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cae:	484c      	ldr	r0, [pc, #304]	@ (8001de0 <pca9685_init+0x1ec>)
 8001cb0:	4798      	blx	r3

        return 1;                                                                                 /* return error */
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e081      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if (handle->oe_gpio_init() != 0)                                                              /* oe gpio init */
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	4798      	blx	r3
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d008      	beq.n	8001cd4 <pca9685_init+0xe0>
    {
        handle->debug_print("pca9685: oe gpio init failed.\n");                                   /* oe gpio init failed */
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc6:	4847      	ldr	r0, [pc, #284]	@ (8001de4 <pca9685_init+0x1f0>)
 8001cc8:	4798      	blx	r3
        (void)handle->iic_deinit();                                                               /* iic deinit */
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	4798      	blx	r3

        return 1;                                                                                 /* return error */
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e072      	b.n	8001dba <pca9685_init+0x1c6>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);             /* read mode 1 register */
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68dc      	ldr	r4, [r3, #12]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	7818      	ldrb	r0, [r3, #0]
 8001cdc:	f107 020e 	add.w	r2, r7, #14
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	47a0      	blx	r4
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00b      	beq.n	8001d08 <pca9685_init+0x114>
    {
        handle->debug_print("pcf8591: read mode 1 register failed.\n");                           /* read mode 1 register failed */
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf4:	483c      	ldr	r0, [pc, #240]	@ (8001de8 <pca9685_init+0x1f4>)
 8001cf6:	4798      	blx	r3
        (void)handle->oe_gpio_deinit();                                                           /* oe gpio deinit */
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	4798      	blx	r3
        (void)handle->iic_deinit();                                                               /* iic deinit */
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	4798      	blx	r3

        return 4;                                                                                 /* return error */
 8001d04:	2304      	movs	r3, #4
 8001d06:	e058      	b.n	8001dba <pca9685_init+0x1c6>
    }
    if ((prev & 0x80) != 0)                                                                       /* check reset bit */
 8001d08:	7bbb      	ldrb	r3, [r7, #14]
 8001d0a:	b25b      	sxtb	r3, r3
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	da22      	bge.n	8001d56 <pca9685_init+0x162>
    {
        prev &= ~(1 << 4);                                                                        /* clear sleep bit */
 8001d10:	7bbb      	ldrb	r3, [r7, #14]
 8001d12:	f023 0310 	bic.w	r3, r3, #16
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	73bb      	strb	r3, [r7, #14]
        res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);        /* write mode 1 register */
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	691c      	ldr	r4, [r3, #16]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	7818      	ldrb	r0, [r3, #0]
 8001d22:	f107 020e 	add.w	r2, r7, #14
 8001d26:	2301      	movs	r3, #1
 8001d28:	2100      	movs	r1, #0
 8001d2a:	47a0      	blx	r4
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	73fb      	strb	r3, [r7, #15]
        if (res != 0)                                                                             /* check result */
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d00b      	beq.n	8001d4e <pca9685_init+0x15a>
        {
            handle->debug_print("pcf8591: write mode 1 register failed.\n");                      /* write mode 1 register failed */
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3a:	482c      	ldr	r0, [pc, #176]	@ (8001dec <pca9685_init+0x1f8>)
 8001d3c:	4798      	blx	r3
            (void)handle->oe_gpio_deinit();                                                       /* oe gpio deinit */
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	4798      	blx	r3
            (void)handle->iic_deinit();                                                           /* iic deinit */
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	4798      	blx	r3

            return 4;                                                                             /* return error */
 8001d4a:	2304      	movs	r3, #4
 8001d4c:	e035      	b.n	8001dba <pca9685_init+0x1c6>
        }
        handle->delay_ms(2);                                                                      /* delay 2 ms */
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a1b      	ldr	r3, [r3, #32]
 8001d52:	2002      	movs	r0, #2
 8001d54:	4798      	blx	r3
    }
    prev |= (1 << 7);                                                                             /* set reset bit */
 8001d56:	7bbb      	ldrb	r3, [r7, #14]
 8001d58:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	73bb      	strb	r3, [r7, #14]
    prev &= ~(1 << 6);                                                                            /* clear extern clock bit */
 8001d60:	7bbb      	ldrb	r3, [r7, #14]
 8001d62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	73bb      	strb	r3, [r7, #14]
    prev &= ~(1 << 4);                                                                            /* clear sleep bit */
 8001d6a:	7bbb      	ldrb	r3, [r7, #14]
 8001d6c:	f023 0310 	bic.w	r3, r3, #16
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);            /* write mode 1 register */
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	691c      	ldr	r4, [r3, #16]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	7818      	ldrb	r0, [r3, #0]
 8001d7c:	f107 020e 	add.w	r2, r7, #14
 8001d80:	2301      	movs	r3, #1
 8001d82:	2100      	movs	r1, #0
 8001d84:	47a0      	blx	r4
 8001d86:	4603      	mov	r3, r0
 8001d88:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8001d8a:	7bfb      	ldrb	r3, [r7, #15]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d00b      	beq.n	8001da8 <pca9685_init+0x1b4>
    {
        handle->debug_print("pcf8591: write mode 1 register failed.\n");                          /* write mode 1 register failed */
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d94:	4815      	ldr	r0, [pc, #84]	@ (8001dec <pca9685_init+0x1f8>)
 8001d96:	4798      	blx	r3
        (void)handle->oe_gpio_deinit();                                                           /* oe gpio deinit */
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	4798      	blx	r3
        (void)handle->iic_deinit();                                                               /* iic deinit */
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	4798      	blx	r3

        return 4;                                                                                 /* return error */
 8001da4:	2304      	movs	r3, #4
 8001da6:	e008      	b.n	8001dba <pca9685_init+0x1c6>
    }
    handle->delay_ms(2);                                                                          /* delay 2 ms */
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a1b      	ldr	r3, [r3, #32]
 8001dac:	2002      	movs	r0, #2
 8001dae:	4798      	blx	r3
    handle->inited = 1;                                                                           /* flag finish initialization */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    return 0;                                                                                     /* success return 0 */
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd90      	pop	{r4, r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	08009cf8 	.word	0x08009cf8
 8001dc8:	08009d14 	.word	0x08009d14
 8001dcc:	08009d34 	.word	0x08009d34
 8001dd0:	08009d50 	.word	0x08009d50
 8001dd4:	08009d70 	.word	0x08009d70
 8001dd8:	08009d90 	.word	0x08009d90
 8001ddc:	08009db4 	.word	0x08009db4
 8001de0:	08009dd8 	.word	0x08009dd8
 8001de4:	08009df4 	.word	0x08009df4
 8001de8:	08009964 	.word	0x08009964
 8001dec:	0800998c 	.word	0x0800998c

08001df0 <pca9685_deinit>:
 *            - 3 handle is not initialized
 *            - 4 iic or gpio deinit failed
 * @note      none
 */
uint8_t pca9685_deinit(pca9685_handle_t *handle)
{
 8001df0:	b590      	push	{r4, r7, lr}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
    uint8_t res, prev;

    if (handle == NULL)                                                                           /* check handle */
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <pca9685_deinit+0x12>
    {
        return 2;                                                                                 /* return error */
 8001dfe:	2302      	movs	r3, #2
 8001e00:	e050      	b.n	8001ea4 <pca9685_deinit+0xb4>
    }
    if (handle->inited != 1)                                                                      /* check handle initialization */
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d001      	beq.n	8001e10 <pca9685_deinit+0x20>
    {
        return 3;                                                                                 /* return error */
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e049      	b.n	8001ea4 <pca9685_deinit+0xb4>
    }

    res = handle->iic_read(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);             /* read mode 1 register */
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68dc      	ldr	r4, [r3, #12]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	7818      	ldrb	r0, [r3, #0]
 8001e18:	f107 020e 	add.w	r2, r7, #14
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	2100      	movs	r1, #0
 8001e20:	47a0      	blx	r4
 8001e22:	4603      	mov	r3, r0
 8001e24:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d005      	beq.n	8001e38 <pca9685_deinit+0x48>
    {
        handle->debug_print("pcf8591: power down failed failed.\n");                              /* power down failed */
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e30:	481e      	ldr	r0, [pc, #120]	@ (8001eac <pca9685_deinit+0xbc>)
 8001e32:	4798      	blx	r3

        return 1;                                                                                 /* return error */
 8001e34:	2301      	movs	r3, #1
 8001e36:	e035      	b.n	8001ea4 <pca9685_deinit+0xb4>
    }
    prev |= (1 << 4);                                                                             /* set sleep bit */
 8001e38:	7bbb      	ldrb	r3, [r7, #14]
 8001e3a:	f043 0310 	orr.w	r3, r3, #16
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	73bb      	strb	r3, [r7, #14]
    res = handle->iic_write(handle->iic_addr, PCA9685_REG_MODE1, (uint8_t *)&prev, 1);            /* write mode 1 register */
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691c      	ldr	r4, [r3, #16]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	7818      	ldrb	r0, [r3, #0]
 8001e4a:	f107 020e 	add.w	r2, r7, #14
 8001e4e:	2301      	movs	r3, #1
 8001e50:	2100      	movs	r1, #0
 8001e52:	47a0      	blx	r4
 8001e54:	4603      	mov	r3, r0
 8001e56:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d005      	beq.n	8001e6a <pca9685_deinit+0x7a>
    {
        handle->debug_print("pcf8591: power down failed failed.\n");                              /* power down failed */
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e62:	4812      	ldr	r0, [pc, #72]	@ (8001eac <pca9685_deinit+0xbc>)
 8001e64:	4798      	blx	r3

        return 1;                                                                                 /* return error */
 8001e66:	2301      	movs	r3, #1
 8001e68:	e01c      	b.n	8001ea4 <pca9685_deinit+0xb4>
    }
    if (handle->oe_gpio_deinit() != 0)                                                            /* oe gpio deinit */
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	4798      	blx	r3
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d005      	beq.n	8001e82 <pca9685_deinit+0x92>
    {
        handle->debug_print("pcf8591: oe gpio deinit failed.\n");                                 /* oe gpio deinit failed */
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e7a:	480d      	ldr	r0, [pc, #52]	@ (8001eb0 <pca9685_deinit+0xc0>)
 8001e7c:	4798      	blx	r3

        return 4;                                                                                 /* return error */
 8001e7e:	2304      	movs	r3, #4
 8001e80:	e010      	b.n	8001ea4 <pca9685_deinit+0xb4>
    }
    if (handle->iic_deinit() != 0)                                                                /* iic deinit */
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	4798      	blx	r3
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d005      	beq.n	8001e9a <pca9685_deinit+0xaa>
    {
        handle->debug_print("pcf8591: iic deinit failed.\n");                                     /* iic deinit failed */
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e92:	4808      	ldr	r0, [pc, #32]	@ (8001eb4 <pca9685_deinit+0xc4>)
 8001e94:	4798      	blx	r3

        return 4;                                                                                 /* return error */
 8001e96:	2304      	movs	r3, #4
 8001e98:	e004      	b.n	8001ea4 <pca9685_deinit+0xb4>
    }
    handle->inited = 0;                                                                           /* set closed flag */
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    return 0;                                                                                     /* success return 0 */
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3714      	adds	r7, #20
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd90      	pop	{r4, r7, pc}
 8001eac:	08009e14 	.word	0x08009e14
 8001eb0:	08009e38 	.word	0x08009e38
 8001eb4:	08009e5c 	.word	0x08009e5c

08001eb8 <pca9685_basic_init>:
 *            - 0 success
 *            - 1 init failed
 * @note      none
 */
uint8_t pca9685_basic_init(pca9685_address_t addr, uint16_t hz)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	460a      	mov	r2, r1
 8001ec2:	71fb      	strb	r3, [r7, #7]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	80bb      	strh	r3, [r7, #4]
    uint8_t res;
    uint8_t reg;
    
    /* link interface function */
    DRIVER_PCA9685_LINK_INIT(&gs_handle, pca9685_handle_t);
 8001ec8:	222c      	movs	r2, #44	@ 0x2c
 8001eca:	2100      	movs	r1, #0
 8001ecc:	48a6      	ldr	r0, [pc, #664]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001ece:	f007 f833 	bl	8008f38 <memset>
    DRIVER_PCA9685_LINK_IIC_INIT(&gs_handle, pca9685_interface_iic_init);
 8001ed2:	4ba5      	ldr	r3, [pc, #660]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001ed4:	4aa5      	ldr	r2, [pc, #660]	@ (800216c <pca9685_basic_init+0x2b4>)
 8001ed6:	605a      	str	r2, [r3, #4]
    DRIVER_PCA9685_LINK_IIC_DEINIT(&gs_handle, pca9685_interface_iic_deinit);
 8001ed8:	4ba3      	ldr	r3, [pc, #652]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001eda:	4aa5      	ldr	r2, [pc, #660]	@ (8002170 <pca9685_basic_init+0x2b8>)
 8001edc:	609a      	str	r2, [r3, #8]
    DRIVER_PCA9685_LINK_IIC_READ(&gs_handle, pca9685_interface_iic_read);
 8001ede:	4ba2      	ldr	r3, [pc, #648]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001ee0:	4aa4      	ldr	r2, [pc, #656]	@ (8002174 <pca9685_basic_init+0x2bc>)
 8001ee2:	60da      	str	r2, [r3, #12]
    DRIVER_PCA9685_LINK_IIC_WEITE(&gs_handle, pca9685_interface_iic_write);
 8001ee4:	4ba0      	ldr	r3, [pc, #640]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001ee6:	4aa4      	ldr	r2, [pc, #656]	@ (8002178 <pca9685_basic_init+0x2c0>)
 8001ee8:	611a      	str	r2, [r3, #16]
    DRIVER_PCA9685_LINK_OE_GPIO_INIT(&gs_handle, pca9685_interface_oe_init);
 8001eea:	4b9f      	ldr	r3, [pc, #636]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001eec:	4aa3      	ldr	r2, [pc, #652]	@ (800217c <pca9685_basic_init+0x2c4>)
 8001eee:	615a      	str	r2, [r3, #20]
    DRIVER_PCA9685_LINK_OE_GPIO_DEINIT(&gs_handle, pca9685_interface_oe_deinit);
 8001ef0:	4b9d      	ldr	r3, [pc, #628]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001ef2:	4aa3      	ldr	r2, [pc, #652]	@ (8002180 <pca9685_basic_init+0x2c8>)
 8001ef4:	619a      	str	r2, [r3, #24]
    DRIVER_PCA9685_LINK_OE_GPIO_WRITE(&gs_handle, pca9685_interface_oe_write);
 8001ef6:	4b9c      	ldr	r3, [pc, #624]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001ef8:	4aa2      	ldr	r2, [pc, #648]	@ (8002184 <pca9685_basic_init+0x2cc>)
 8001efa:	61da      	str	r2, [r3, #28]
    DRIVER_PCA9685_LINK_DELAY_MS(&gs_handle, pca9685_interface_delay_ms);
 8001efc:	4b9a      	ldr	r3, [pc, #616]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001efe:	4aa2      	ldr	r2, [pc, #648]	@ (8002188 <pca9685_basic_init+0x2d0>)
 8001f00:	621a      	str	r2, [r3, #32]
    DRIVER_PCA9685_LINK_DEBUG_PRINT(&gs_handle, pca9685_interface_debug_print);
 8001f02:	4b99      	ldr	r3, [pc, #612]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001f04:	4aa1      	ldr	r2, [pc, #644]	@ (800218c <pca9685_basic_init+0x2d4>)
 8001f06:	625a      	str	r2, [r3, #36]	@ 0x24
    
    /* set addr pin */
    res = pca9685_set_addr_pin(&gs_handle, addr);
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4896      	ldr	r0, [pc, #600]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001f0e:	f7ff f8b8 	bl	8001082 <pca9685_set_addr_pin>
 8001f12:	4603      	mov	r3, r0
 8001f14:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8001f16:	7bfb      	ldrb	r3, [r7, #15]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d004      	beq.n	8001f26 <pca9685_basic_init+0x6e>
    {
        pca9685_interface_debug_print("pca9685: set addr pin failed.\n");
 8001f1c:	489c      	ldr	r0, [pc, #624]	@ (8002190 <pca9685_basic_init+0x2d8>)
 8001f1e:	f000 fa62 	bl	80023e6 <pca9685_interface_debug_print>
        
        return 1;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e19f      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* pca9685 init */
    res = pca9685_init(&gs_handle);
 8001f26:	4890      	ldr	r0, [pc, #576]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001f28:	f7ff fe64 	bl	8001bf4 <pca9685_init>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8001f30:	7bfb      	ldrb	r3, [r7, #15]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d004      	beq.n	8001f40 <pca9685_basic_init+0x88>
    {
        pca9685_interface_debug_print("pca9685: init failed.\n");
 8001f36:	4897      	ldr	r0, [pc, #604]	@ (8002194 <pca9685_basic_init+0x2dc>)
 8001f38:	f000 fa55 	bl	80023e6 <pca9685_interface_debug_print>
        
        return 1;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e192      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* inactive */
    res = pca9685_set_active(&gs_handle, PCA9685_BOOL_FALSE);
 8001f40:	2100      	movs	r1, #0
 8001f42:	4889      	ldr	r0, [pc, #548]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001f44:	f7ff f8be 	bl	80010c4 <pca9685_set_active>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8001f4c:	7bfb      	ldrb	r3, [r7, #15]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d007      	beq.n	8001f62 <pca9685_basic_init+0xaa>
    {
        pca9685_interface_debug_print("pca9685: set active failed.\n");
 8001f52:	4891      	ldr	r0, [pc, #580]	@ (8002198 <pca9685_basic_init+0x2e0>)
 8001f54:	f000 fa47 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 8001f58:	4883      	ldr	r0, [pc, #524]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001f5a:	f7ff ff49 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e181      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set sleep mode */
    res = pca9685_set_sleep_mode(&gs_handle, PCA9685_BOOL_TRUE);
 8001f62:	2101      	movs	r1, #1
 8001f64:	4880      	ldr	r0, [pc, #512]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001f66:	f7ff f97d 	bl	8001264 <pca9685_set_sleep_mode>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8001f6e:	7bfb      	ldrb	r3, [r7, #15]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d007      	beq.n	8001f84 <pca9685_basic_init+0xcc>
    {
        pca9685_interface_debug_print("pca9685: set sleep mode failed.\n");
 8001f74:	4889      	ldr	r0, [pc, #548]	@ (800219c <pca9685_basic_init+0x2e4>)
 8001f76:	f000 fa36 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 8001f7a:	487b      	ldr	r0, [pc, #492]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001f7c:	f7ff ff38 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e170      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set frequency */
    res = pca9685_output_frequency_convert_to_register(&gs_handle, PCA9685_OSCILLATOR_INTERNAL_FREQUENCY, hz, (uint8_t *)&reg);
 8001f84:	f107 030e 	add.w	r3, r7, #14
 8001f88:	88ba      	ldrh	r2, [r7, #4]
 8001f8a:	4985      	ldr	r1, [pc, #532]	@ (80021a0 <pca9685_basic_init+0x2e8>)
 8001f8c:	4876      	ldr	r0, [pc, #472]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001f8e:	f7ff fd8b 	bl	8001aa8 <pca9685_output_frequency_convert_to_register>
 8001f92:	4603      	mov	r3, r0
 8001f94:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8001f96:	7bfb      	ldrb	r3, [r7, #15]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d007      	beq.n	8001fac <pca9685_basic_init+0xf4>
    {
        pca9685_interface_debug_print("pca9685: output frequency convert to register failed.\n");
 8001f9c:	4881      	ldr	r0, [pc, #516]	@ (80021a4 <pca9685_basic_init+0x2ec>)
 8001f9e:	f000 fa22 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 8001fa2:	4871      	ldr	r0, [pc, #452]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001fa4:	f7ff ff24 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e15c      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set pre scale */
    res = pca9685_set_prescaler(&gs_handle, reg);
 8001fac:	7bbb      	ldrb	r3, [r7, #14]
 8001fae:	4619      	mov	r1, r3
 8001fb0:	486d      	ldr	r0, [pc, #436]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001fb2:	f7ff fd3f 	bl	8001a34 <pca9685_set_prescaler>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d007      	beq.n	8001fd0 <pca9685_basic_init+0x118>
    {
        pca9685_interface_debug_print("pca9685: set pre scale failed.\n");
 8001fc0:	4879      	ldr	r0, [pc, #484]	@ (80021a8 <pca9685_basic_init+0x2f0>)
 8001fc2:	f000 fa10 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 8001fc6:	4868      	ldr	r0, [pc, #416]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001fc8:	f7ff ff12 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e14a      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* disable external clock pin */
    res = pca9685_set_external_clock_pin(&gs_handle, PCA9685_BOOL_FALSE);
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4865      	ldr	r0, [pc, #404]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001fd4:	f7ff f8a2 	bl	800111c <pca9685_set_external_clock_pin>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d007      	beq.n	8001ff2 <pca9685_basic_init+0x13a>
    {
        pca9685_interface_debug_print("pca9685: set external clock pin failed.\n");
 8001fe2:	4872      	ldr	r0, [pc, #456]	@ (80021ac <pca9685_basic_init+0x2f4>)
 8001fe4:	f000 f9ff 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 8001fe8:	485f      	ldr	r0, [pc, #380]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001fea:	f7ff ff01 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e139      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* enable auto increment */
    res = pca9685_set_register_auto_increment(&gs_handle, PCA9685_BOOL_TRUE);
 8001ff2:	2101      	movs	r1, #1
 8001ff4:	485c      	ldr	r0, [pc, #368]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8001ff6:	f7ff f8e3 	bl	80011c0 <pca9685_set_register_auto_increment>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d007      	beq.n	8002014 <pca9685_basic_init+0x15c>
    {
        pca9685_interface_debug_print("pca9685: set register auto increment failed.\n");
 8002004:	486a      	ldr	r0, [pc, #424]	@ (80021b0 <pca9685_basic_init+0x2f8>)
 8002006:	f000 f9ee 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 800200a:	4857      	ldr	r0, [pc, #348]	@ (8002168 <pca9685_basic_init+0x2b0>)
 800200c:	f7ff fef0 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8002010:	2301      	movs	r3, #1
 8002012:	e128      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set respond sub address 1 */
    res = pca9685_set_respond_subaddress_1(&gs_handle, PCA9685_BASIC_DEFAULT_RESPOND_SUBADDRESS_1);
 8002014:	2100      	movs	r1, #0
 8002016:	4854      	ldr	r0, [pc, #336]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8002018:	f7ff f976 	bl	8001308 <pca9685_set_respond_subaddress_1>
 800201c:	4603      	mov	r3, r0
 800201e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d007      	beq.n	8002036 <pca9685_basic_init+0x17e>
    {
        pca9685_interface_debug_print("pca9685: set respond sub address 1 failed.\n");
 8002026:	4863      	ldr	r0, [pc, #396]	@ (80021b4 <pca9685_basic_init+0x2fc>)
 8002028:	f000 f9dd 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 800202c:	484e      	ldr	r0, [pc, #312]	@ (8002168 <pca9685_basic_init+0x2b0>)
 800202e:	f7ff fedf 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8002032:	2301      	movs	r3, #1
 8002034:	e117      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set respond sub address 2 */
    res = pca9685_set_respond_subaddress_2(&gs_handle, PCA9685_BASIC_DEFAULT_RESPOND_SUBADDRESS_2);
 8002036:	2100      	movs	r1, #0
 8002038:	484b      	ldr	r0, [pc, #300]	@ (8002168 <pca9685_basic_init+0x2b0>)
 800203a:	f7ff f9b7 	bl	80013ac <pca9685_set_respond_subaddress_2>
 800203e:	4603      	mov	r3, r0
 8002040:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8002042:	7bfb      	ldrb	r3, [r7, #15]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d007      	beq.n	8002058 <pca9685_basic_init+0x1a0>
    {
        pca9685_interface_debug_print("pca9685: set respond sub address 2 failed.\n");
 8002048:	485b      	ldr	r0, [pc, #364]	@ (80021b8 <pca9685_basic_init+0x300>)
 800204a:	f000 f9cc 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 800204e:	4846      	ldr	r0, [pc, #280]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8002050:	f7ff fece 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8002054:	2301      	movs	r3, #1
 8002056:	e106      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set respond sub address 3 */
    res = pca9685_set_respond_subaddress_3(&gs_handle, PCA9685_BASIC_DEFAULT_RESPOND_SUBADDRESS_2);
 8002058:	2100      	movs	r1, #0
 800205a:	4843      	ldr	r0, [pc, #268]	@ (8002168 <pca9685_basic_init+0x2b0>)
 800205c:	f7ff f9f8 	bl	8001450 <pca9685_set_respond_subaddress_3>
 8002060:	4603      	mov	r3, r0
 8002062:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d007      	beq.n	800207a <pca9685_basic_init+0x1c2>
    {
        pca9685_interface_debug_print("pca9685: set respond sub address 3 failed.\n");
 800206a:	4854      	ldr	r0, [pc, #336]	@ (80021bc <pca9685_basic_init+0x304>)
 800206c:	f000 f9bb 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 8002070:	483d      	ldr	r0, [pc, #244]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8002072:	f7ff febd 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8002076:	2301      	movs	r3, #1
 8002078:	e0f5      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set respond all call */
    res = pca9685_set_respond_all_call(&gs_handle, PCA9685_BASIC_DEFAULT_RESPOND_ALL_CALL);
 800207a:	2100      	movs	r1, #0
 800207c:	483a      	ldr	r0, [pc, #232]	@ (8002168 <pca9685_basic_init+0x2b0>)
 800207e:	f7ff fa39 	bl	80014f4 <pca9685_set_respond_all_call>
 8002082:	4603      	mov	r3, r0
 8002084:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8002086:	7bfb      	ldrb	r3, [r7, #15]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d007      	beq.n	800209c <pca9685_basic_init+0x1e4>
    {
        pca9685_interface_debug_print("pca9685: set respond all call failed.\n");
 800208c:	484c      	ldr	r0, [pc, #304]	@ (80021c0 <pca9685_basic_init+0x308>)
 800208e:	f000 f9aa 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 8002092:	4835      	ldr	r0, [pc, #212]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8002094:	f7ff feac 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8002098:	2301      	movs	r3, #1
 800209a:	e0e4      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set output invert */
    res = pca9685_set_output_invert(&gs_handle, PCA9685_BASIC_DEFAULT_OUTPUT_INVERT);
 800209c:	2100      	movs	r1, #0
 800209e:	4832      	ldr	r0, [pc, #200]	@ (8002168 <pca9685_basic_init+0x2b0>)
 80020a0:	f7ff fa76 	bl	8001590 <pca9685_set_output_invert>
 80020a4:	4603      	mov	r3, r0
 80020a6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d007      	beq.n	80020be <pca9685_basic_init+0x206>
    {
        pca9685_interface_debug_print("pca9685: set output invert failed.\n");
 80020ae:	4845      	ldr	r0, [pc, #276]	@ (80021c4 <pca9685_basic_init+0x30c>)
 80020b0:	f000 f999 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 80020b4:	482c      	ldr	r0, [pc, #176]	@ (8002168 <pca9685_basic_init+0x2b0>)
 80020b6:	f7ff fe9b 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e0d3      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* stop output change */
    res = pca9685_set_output_change(&gs_handle, PCA9685_BASIC_DEFAULT_OUTPUT_CHANGE);
 80020be:	2100      	movs	r1, #0
 80020c0:	4829      	ldr	r0, [pc, #164]	@ (8002168 <pca9685_basic_init+0x2b0>)
 80020c2:	f7ff fab7 	bl	8001634 <pca9685_set_output_change>
 80020c6:	4603      	mov	r3, r0
 80020c8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d007      	beq.n	80020e0 <pca9685_basic_init+0x228>
    {
        pca9685_interface_debug_print("pca9685: set output change failed.\n");
 80020d0:	483d      	ldr	r0, [pc, #244]	@ (80021c8 <pca9685_basic_init+0x310>)
 80020d2:	f000 f988 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 80020d6:	4824      	ldr	r0, [pc, #144]	@ (8002168 <pca9685_basic_init+0x2b0>)
 80020d8:	f7ff fe8a 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 80020dc:	2301      	movs	r3, #1
 80020de:	e0c2      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set output driver */
    res = pca9685_set_output_driver(&gs_handle, PCA9685_BASIC_DEFAULT_OUTPUT_DRIVER);
 80020e0:	2101      	movs	r1, #1
 80020e2:	4821      	ldr	r0, [pc, #132]	@ (8002168 <pca9685_basic_init+0x2b0>)
 80020e4:	f7ff faf8 	bl	80016d8 <pca9685_set_output_driver>
 80020e8:	4603      	mov	r3, r0
 80020ea:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d007      	beq.n	8002102 <pca9685_basic_init+0x24a>
    {
        pca9685_interface_debug_print("pca9685: set output driver failed.\n");
 80020f2:	4836      	ldr	r0, [pc, #216]	@ (80021cc <pca9685_basic_init+0x314>)
 80020f4:	f000 f977 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 80020f8:	481b      	ldr	r0, [pc, #108]	@ (8002168 <pca9685_basic_init+0x2b0>)
 80020fa:	f7ff fe79 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 80020fe:	2301      	movs	r3, #1
 8002100:	e0b1      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set output disable type */
    res = pca9685_set_output_disable_type(&gs_handle, PCA9685_OUTPUT_DISABLE_TYPE_HIGH_IMPEDANCE);
 8002102:	2102      	movs	r1, #2
 8002104:	4818      	ldr	r0, [pc, #96]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8002106:	f7ff fb39 	bl	800177c <pca9685_set_output_disable_type>
 800210a:	4603      	mov	r3, r0
 800210c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800210e:	7bfb      	ldrb	r3, [r7, #15]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d007      	beq.n	8002124 <pca9685_basic_init+0x26c>
    {
        pca9685_interface_debug_print("pca9685: set output disable type failed.\n");
 8002114:	482e      	ldr	r0, [pc, #184]	@ (80021d0 <pca9685_basic_init+0x318>)
 8002116:	f000 f966 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 800211a:	4813      	ldr	r0, [pc, #76]	@ (8002168 <pca9685_basic_init+0x2b0>)
 800211c:	f7ff fe68 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8002120:	2301      	movs	r3, #1
 8002122:	e0a0      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set sub address 1 */
    res = pca9685_set_subaddress_1(&gs_handle, PCA9685_BASIC_DEFAULT_SUBADDRESS_1);
 8002124:	21e2      	movs	r1, #226	@ 0xe2
 8002126:	4810      	ldr	r0, [pc, #64]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8002128:	f7ff fb76 	bl	8001818 <pca9685_set_subaddress_1>
 800212c:	4603      	mov	r3, r0
 800212e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8002130:	7bfb      	ldrb	r3, [r7, #15]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d007      	beq.n	8002146 <pca9685_basic_init+0x28e>
    {
        pca9685_interface_debug_print("pca9685: set sub address 1 failed.\n");
 8002136:	4827      	ldr	r0, [pc, #156]	@ (80021d4 <pca9685_basic_init+0x31c>)
 8002138:	f000 f955 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 800213c:	480a      	ldr	r0, [pc, #40]	@ (8002168 <pca9685_basic_init+0x2b0>)
 800213e:	f7ff fe57 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8002142:	2301      	movs	r3, #1
 8002144:	e08f      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set sub address 2 */
    res = pca9685_set_subaddress_2(&gs_handle, PCA9685_BASIC_DEFAULT_SUBADDRESS_2);
 8002146:	21e4      	movs	r1, #228	@ 0xe4
 8002148:	4807      	ldr	r0, [pc, #28]	@ (8002168 <pca9685_basic_init+0x2b0>)
 800214a:	f7ff fb91 	bl	8001870 <pca9685_set_subaddress_2>
 800214e:	4603      	mov	r3, r0
 8002150:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d041      	beq.n	80021dc <pca9685_basic_init+0x324>
    {
        pca9685_interface_debug_print("pca9685: set sub address 2 failed.\n");
 8002158:	481f      	ldr	r0, [pc, #124]	@ (80021d8 <pca9685_basic_init+0x320>)
 800215a:	f000 f944 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 800215e:	4802      	ldr	r0, [pc, #8]	@ (8002168 <pca9685_basic_init+0x2b0>)
 8002160:	f7ff fe46 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8002164:	2301      	movs	r3, #1
 8002166:	e07e      	b.n	8002266 <pca9685_basic_init+0x3ae>
 8002168:	24000168 	.word	0x24000168
 800216c:	08002325 	.word	0x08002325
 8002170:	08002333 	.word	0x08002333
 8002174:	0800236d 	.word	0x0800236d
 8002178:	08002341 	.word	0x08002341
 800217c:	08002399 	.word	0x08002399
 8002180:	080023a7 	.word	0x080023a7
 8002184:	080023b5 	.word	0x080023b5
 8002188:	080023d1 	.word	0x080023d1
 800218c:	080023e7 	.word	0x080023e7
 8002190:	08009e90 	.word	0x08009e90
 8002194:	08009eb0 	.word	0x08009eb0
 8002198:	08009ec8 	.word	0x08009ec8
 800219c:	08009ee8 	.word	0x08009ee8
 80021a0:	017d7840 	.word	0x017d7840
 80021a4:	08009f0c 	.word	0x08009f0c
 80021a8:	08009f44 	.word	0x08009f44
 80021ac:	08009f64 	.word	0x08009f64
 80021b0:	08009f90 	.word	0x08009f90
 80021b4:	08009fc0 	.word	0x08009fc0
 80021b8:	08009fec 	.word	0x08009fec
 80021bc:	0800a018 	.word	0x0800a018
 80021c0:	0800a044 	.word	0x0800a044
 80021c4:	0800a06c 	.word	0x0800a06c
 80021c8:	0800a090 	.word	0x0800a090
 80021cc:	0800a0b4 	.word	0x0800a0b4
 80021d0:	0800a0d8 	.word	0x0800a0d8
 80021d4:	0800a104 	.word	0x0800a104
 80021d8:	0800a128 	.word	0x0800a128
    }
    
    /* set sub address 3 */
    res = pca9685_set_subaddress_3(&gs_handle, PCA9685_BASIC_DEFAULT_SUBADDRESS_3);
 80021dc:	21e8      	movs	r1, #232	@ 0xe8
 80021de:	4824      	ldr	r0, [pc, #144]	@ (8002270 <pca9685_basic_init+0x3b8>)
 80021e0:	f7ff fb72 	bl	80018c8 <pca9685_set_subaddress_3>
 80021e4:	4603      	mov	r3, r0
 80021e6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d007      	beq.n	80021fe <pca9685_basic_init+0x346>
    {
        pca9685_interface_debug_print("pca9685: set sub address 3 failed.\n");
 80021ee:	4821      	ldr	r0, [pc, #132]	@ (8002274 <pca9685_basic_init+0x3bc>)
 80021f0:	f000 f8f9 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 80021f4:	481e      	ldr	r0, [pc, #120]	@ (8002270 <pca9685_basic_init+0x3b8>)
 80021f6:	f7ff fdfb 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e033      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set all call address */
    res = pca9685_set_all_call_address(&gs_handle, PCA9685_BASIC_DEFAULT_ALL_CALL_ADDRESS);
 80021fe:	21e0      	movs	r1, #224	@ 0xe0
 8002200:	481b      	ldr	r0, [pc, #108]	@ (8002270 <pca9685_basic_init+0x3b8>)
 8002202:	f7ff fb8d 	bl	8001920 <pca9685_set_all_call_address>
 8002206:	4603      	mov	r3, r0
 8002208:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d007      	beq.n	8002220 <pca9685_basic_init+0x368>
    {
        pca9685_interface_debug_print("pca9685: set all call address failed.\n");
 8002210:	4819      	ldr	r0, [pc, #100]	@ (8002278 <pca9685_basic_init+0x3c0>)
 8002212:	f000 f8e8 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 8002216:	4816      	ldr	r0, [pc, #88]	@ (8002270 <pca9685_basic_init+0x3b8>)
 8002218:	f7ff fdea 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 800221c:	2301      	movs	r3, #1
 800221e:	e022      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* set sleep mode */
    res = pca9685_set_sleep_mode(&gs_handle, PCA9685_BOOL_FALSE);
 8002220:	2100      	movs	r1, #0
 8002222:	4813      	ldr	r0, [pc, #76]	@ (8002270 <pca9685_basic_init+0x3b8>)
 8002224:	f7ff f81e 	bl	8001264 <pca9685_set_sleep_mode>
 8002228:	4603      	mov	r3, r0
 800222a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d007      	beq.n	8002242 <pca9685_basic_init+0x38a>
    {
        pca9685_interface_debug_print("pca9685: set sleep mode failed.\n");
 8002232:	4812      	ldr	r0, [pc, #72]	@ (800227c <pca9685_basic_init+0x3c4>)
 8002234:	f000 f8d7 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 8002238:	480d      	ldr	r0, [pc, #52]	@ (8002270 <pca9685_basic_init+0x3b8>)
 800223a:	f7ff fdd9 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 800223e:	2301      	movs	r3, #1
 8002240:	e011      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    /* active */
    res = pca9685_set_active(&gs_handle, PCA9685_BOOL_TRUE);
 8002242:	2101      	movs	r1, #1
 8002244:	480a      	ldr	r0, [pc, #40]	@ (8002270 <pca9685_basic_init+0x3b8>)
 8002246:	f7fe ff3d 	bl	80010c4 <pca9685_set_active>
 800224a:	4603      	mov	r3, r0
 800224c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800224e:	7bfb      	ldrb	r3, [r7, #15]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d007      	beq.n	8002264 <pca9685_basic_init+0x3ac>
    {
        pca9685_interface_debug_print("pca9685: set active failed.\n");
 8002254:	480a      	ldr	r0, [pc, #40]	@ (8002280 <pca9685_basic_init+0x3c8>)
 8002256:	f000 f8c6 	bl	80023e6 <pca9685_interface_debug_print>
        (void)pca9685_deinit(&gs_handle);
 800225a:	4805      	ldr	r0, [pc, #20]	@ (8002270 <pca9685_basic_init+0x3b8>)
 800225c:	f7ff fdc8 	bl	8001df0 <pca9685_deinit>
        
        return 1;
 8002260:	2301      	movs	r3, #1
 8002262:	e000      	b.n	8002266 <pca9685_basic_init+0x3ae>
    }
    
    return 0;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	24000168 	.word	0x24000168
 8002274:	0800a14c 	.word	0x0800a14c
 8002278:	0800a170 	.word	0x0800a170
 800227c:	08009ee8 	.word	0x08009ee8
 8002280:	08009ec8 	.word	0x08009ec8

08002284 <pca9685_basic_deinit>:
 *         - 0 success
 *         - 1 deinit failed
 * @note   none
 */
uint8_t pca9685_basic_deinit(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
    uint8_t res;
    
    /* inactive */
    res = pca9685_set_active(&gs_handle, PCA9685_BOOL_FALSE);
 800228a:	2100      	movs	r1, #0
 800228c:	480c      	ldr	r0, [pc, #48]	@ (80022c0 <pca9685_basic_deinit+0x3c>)
 800228e:	f7fe ff19 	bl	80010c4 <pca9685_set_active>
 8002292:	4603      	mov	r3, r0
 8002294:	71fb      	strb	r3, [r7, #7]
    if (res != 0)
 8002296:	79fb      	ldrb	r3, [r7, #7]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <pca9685_basic_deinit+0x1c>
    {
        return 1;
 800229c:	2301      	movs	r3, #1
 800229e:	e00a      	b.n	80022b6 <pca9685_basic_deinit+0x32>
    }
    
    /* deinit */
    res = pca9685_deinit(&gs_handle);
 80022a0:	4807      	ldr	r0, [pc, #28]	@ (80022c0 <pca9685_basic_deinit+0x3c>)
 80022a2:	f7ff fda5 	bl	8001df0 <pca9685_deinit>
 80022a6:	4603      	mov	r3, r0
 80022a8:	71fb      	strb	r3, [r7, #7]
    if (res != 0)
 80022aa:	79fb      	ldrb	r3, [r7, #7]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <pca9685_basic_deinit+0x30>
    {
        return 1;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e000      	b.n	80022b6 <pca9685_basic_deinit+0x32>
    }
    else
    {
        return 0;
 80022b4:	2300      	movs	r3, #0
    }
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	24000168 	.word	0x24000168

080022c4 <pca9685_basic_write>:
 * @note      0.0 <= delay_percent + high_duty_cycle_percent <= 100.0
 *            0.0 <= delay_percent <= 100.0
 *            0.0 <= high_duty_cycle_percent <= 100.0
 */
uint8_t pca9685_basic_write(pca9685_channel_t channel, float delay_percent, float high_duty_cycle_percent)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	ed87 0a02 	vstr	s0, [r7, #8]
 80022d0:	edc7 0a01 	vstr	s1, [r7, #4]
 80022d4:	73fb      	strb	r3, [r7, #15]
    uint8_t res;
    uint16_t on_count, off_count;
    
    /* convert data */
    res = pca9685_pwm_convert_to_register(&gs_handle, delay_percent, high_duty_cycle_percent, (uint16_t *)&on_count, (uint16_t *)&off_count);
 80022d6:	f107 0212 	add.w	r2, r7, #18
 80022da:	f107 0314 	add.w	r3, r7, #20
 80022de:	4619      	mov	r1, r3
 80022e0:	edd7 0a01 	vldr	s1, [r7, #4]
 80022e4:	ed97 0a02 	vldr	s0, [r7, #8]
 80022e8:	480d      	ldr	r0, [pc, #52]	@ (8002320 <pca9685_basic_write+0x5c>)
 80022ea:	f7ff fc1d 	bl	8001b28 <pca9685_pwm_convert_to_register>
 80022ee:	4603      	mov	r3, r0
 80022f0:	75fb      	strb	r3, [r7, #23]
    if (res != 0)
 80022f2:	7dfb      	ldrb	r3, [r7, #23]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <pca9685_basic_write+0x38>
    {
        return 1;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e00d      	b.n	8002318 <pca9685_basic_write+0x54>
    }
    
    /* write channel */
    res = pca9685_write_channel(&gs_handle, channel, on_count, off_count);
 80022fc:	8aba      	ldrh	r2, [r7, #20]
 80022fe:	8a7b      	ldrh	r3, [r7, #18]
 8002300:	7bf9      	ldrb	r1, [r7, #15]
 8002302:	4807      	ldr	r0, [pc, #28]	@ (8002320 <pca9685_basic_write+0x5c>)
 8002304:	f7ff fb38 	bl	8001978 <pca9685_write_channel>
 8002308:	4603      	mov	r3, r0
 800230a:	75fb      	strb	r3, [r7, #23]
    if (res != 0)
 800230c:	7dfb      	ldrb	r3, [r7, #23]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <pca9685_basic_write+0x52>
    {
        return 1;
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <pca9685_basic_write+0x54>
    }
    
    return 0;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3718      	adds	r7, #24
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	24000168 	.word	0x24000168

08002324 <pca9685_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t pca9685_interface_iic_init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
    return iic_init();
 8002328:	f000 f8da 	bl	80024e0 <iic_init>
 800232c:	4603      	mov	r3, r0
}
 800232e:	4618      	mov	r0, r3
 8002330:	bd80      	pop	{r7, pc}

08002332 <pca9685_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t pca9685_interface_iic_deinit(void)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	af00      	add	r7, sp, #0
    return iic_deinit();
 8002336:	f000 f907 	bl	8002548 <iic_deinit>
 800233a:	4603      	mov	r3, r0
}
 800233c:	4618      	mov	r0, r3
 800233e:	bd80      	pop	{r7, pc}

08002340 <pca9685_interface_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t pca9685_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	603a      	str	r2, [r7, #0]
 8002348:	461a      	mov	r2, r3
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]
 800234e:	460b      	mov	r3, r1
 8002350:	71bb      	strb	r3, [r7, #6]
 8002352:	4613      	mov	r3, r2
 8002354:	80bb      	strh	r3, [r7, #4]
    return iic_write(addr, reg, buf, len);
 8002356:	88bb      	ldrh	r3, [r7, #4]
 8002358:	79b9      	ldrb	r1, [r7, #6]
 800235a:	79f8      	ldrb	r0, [r7, #7]
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	f000 fa61 	bl	8002824 <iic_write>
 8002362:	4603      	mov	r3, r0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <pca9685_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t pca9685_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	603a      	str	r2, [r7, #0]
 8002374:	461a      	mov	r2, r3
 8002376:	4603      	mov	r3, r0
 8002378:	71fb      	strb	r3, [r7, #7]
 800237a:	460b      	mov	r3, r1
 800237c:	71bb      	strb	r3, [r7, #6]
 800237e:	4613      	mov	r3, r2
 8002380:	80bb      	strh	r3, [r7, #4]
    return iic_read(addr, reg, buf, len);
 8002382:	88bb      	ldrh	r3, [r7, #4]
 8002384:	79b9      	ldrb	r1, [r7, #6]
 8002386:	79f8      	ldrb	r0, [r7, #7]
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	f000 fa93 	bl	80028b4 <iic_read>
 800238e:	4603      	mov	r3, r0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3708      	adds	r7, #8
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <pca9685_interface_oe_init>:
 *         - 0 success
 *         - 1 clock init failed
 * @note   none
 */
uint8_t pca9685_interface_oe_init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
    return wire_init();
 800239c:	f000 fb18 	bl	80029d0 <wire_init>
 80023a0:	4603      	mov	r3, r0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <pca9685_interface_oe_deinit>:
 *         - 0 success
 *         - 1 clock deinit failed
 * @note   none
 */
uint8_t pca9685_interface_oe_deinit(void)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	af00      	add	r7, sp, #0
    return wire_deinit();
 80023aa:	f000 fb55 	bl	8002a58 <wire_deinit>
 80023ae:	4603      	mov	r3, r0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <pca9685_interface_oe_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t pca9685_interface_oe_write(uint8_t value)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	71fb      	strb	r3, [r7, #7]
    return wire_write(value);
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f000 fb55 	bl	8002a70 <wire_write>
 80023c6:	4603      	mov	r3, r0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <pca9685_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms time
 * @note      none
 */
void pca9685_interface_delay_ms(uint32_t ms)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
    delay_ms(ms);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f000 f875 	bl	80024c8 <delay_ms>
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <pca9685_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt format data
 * @note      none
 */
void pca9685_interface_debug_print(const char *const fmt, ...)
{
 80023e6:	b40f      	push	{r0, r1, r2, r3}
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b0c2      	sub	sp, #264	@ 0x108
 80023ec:	af00      	add	r7, sp, #0
    char str[256];
    uint16_t len;
    va_list args;
    
    memset((char *)str, 0, sizeof(char) * 256); 
 80023ee:	1d3b      	adds	r3, r7, #4
 80023f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023f4:	2100      	movs	r1, #0
 80023f6:	4618      	mov	r0, r3
 80023f8:	f006 fd9e 	bl	8008f38 <memset>
    va_start(args, fmt);
 80023fc:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8002400:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002404:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002408:	601a      	str	r2, [r3, #0]
    vsnprintf((char *)str, 255, (char const *)fmt, args);
 800240a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800240e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002412:	1d38      	adds	r0, r7, #4
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800241a:	21ff      	movs	r1, #255	@ 0xff
 800241c:	f006 fd7e 	bl	8008f1c <vsniprintf>
    va_end(args);
    
    len = strlen((char *)str);
 8002420:	1d3b      	adds	r3, r7, #4
 8002422:	4618      	mov	r0, r3
 8002424:	f7fd ff64 	bl	80002f0 <strlen>
 8002428:	4603      	mov	r3, r0
 800242a:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
    (void)uart_write((uint8_t *)str, len);
 800242e:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 8002432:	1d3b      	adds	r3, r7, #4
 8002434:	4611      	mov	r1, r2
 8002436:	4618      	mov	r0, r3
 8002438:	f000 fa96 	bl	8002968 <uart_write>
}
 800243c:	bf00      	nop
 800243e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002442:	46bd      	mov	sp, r7
 8002444:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002448:	b004      	add	sp, #16
 800244a:	4770      	bx	lr

0800244c <delay_us>:
 * @brief     delay us
 * @param[in] us time
 * @note      none
 */
void delay_us(uint32_t us)
{
 800244c:	b480      	push	{r7}
 800244e:	b089      	sub	sp, #36	@ 0x24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
    uint32_t tnow;
    uint32_t tcnt;
    uint32_t reload;
    
    /* set the used param */
    tcnt = 0;
 8002454:	2300      	movs	r3, #0
 8002456:	61bb      	str	r3, [r7, #24]
    reload = SysTick->LOAD;
 8002458:	4b19      	ldr	r3, [pc, #100]	@ (80024c0 <delay_us+0x74>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	617b      	str	r3, [r7, #20]
    ticks = us * gs_fac_us;
 800245e:	4b19      	ldr	r3, [pc, #100]	@ (80024c4 <delay_us+0x78>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	fb02 f303 	mul.w	r3, r2, r3
 8002468:	613b      	str	r3, [r7, #16]
    told = SysTick->VAL;
 800246a:	4b15      	ldr	r3, [pc, #84]	@ (80024c0 <delay_us+0x74>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	61fb      	str	r3, [r7, #28]
    
    /* delay */
    while (1)
    {
        tnow = SysTick->VAL;
 8002470:	4b13      	ldr	r3, [pc, #76]	@ (80024c0 <delay_us+0x74>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	429a      	cmp	r2, r3
 800247c:	d0f8      	beq.n	8002470 <delay_us+0x24>
        {
            if (tnow < told)
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	429a      	cmp	r2, r3
 8002484:	d206      	bcs.n	8002494 <delay_us+0x48>
            {
                tcnt += told - tnow;
 8002486:	69fa      	ldr	r2, [r7, #28]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4413      	add	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
 8002492:	e007      	b.n	80024a4 <delay_us+0x58>
            }
            else 
            {
                tcnt += reload - tnow + told;
 8002494:	697a      	ldr	r2, [r7, #20]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	1ad2      	subs	r2, r2, r3
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	4413      	add	r3, r2
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4413      	add	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d200      	bcs.n	80024b2 <delay_us+0x66>
        tnow = SysTick->VAL;
 80024b0:	e7de      	b.n	8002470 <delay_us+0x24>
            {
                break;
 80024b2:	bf00      	nop
            }
        }
    }
}
 80024b4:	bf00      	nop
 80024b6:	3724      	adds	r7, #36	@ 0x24
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000e010 	.word	0xe000e010
 80024c4:	24000194 	.word	0x24000194

080024c8 <delay_ms>:
 * @brief     delay ms
 * @param[in] ms time
 * @note      none
 */
void delay_ms(uint32_t ms)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
    /* use the hal delay */
    HAL_Delay(ms);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 fb7f 	bl	8002bd4 <HAL_Delay>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
	...

080024e0 <iic_init>:
 * @return status code
 *         - 0 success
 * @note   SCL is PB8 and SDA is PB9
 */
uint8_t iic_init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_Initure;
    
    /* enable iic gpio clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e6:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <iic_init+0x58>)
 80024e8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80024ec:	4a12      	ldr	r2, [pc, #72]	@ (8002538 <iic_init+0x58>)
 80024ee:	f043 0302 	orr.w	r3, r3, #2
 80024f2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80024f6:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <iic_init+0x58>)
 80024f8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	603b      	str	r3, [r7, #0]
 8002502:	683b      	ldr	r3, [r7, #0]
    
    /* iic gpio init */
    GPIO_Initure.Pin =  GPIO_PIN_10|GPIO_PIN_11;
 8002504:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002508:	607b      	str	r3, [r7, #4]
    GPIO_Initure.Mode = GPIO_MODE_OUTPUT_PP;   
 800250a:	2301      	movs	r3, #1
 800250c:	60bb      	str	r3, [r7, #8]
    GPIO_Initure.Pull = GPIO_PULLUP;
 800250e:	2301      	movs	r3, #1
 8002510:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002512:	2302      	movs	r3, #2
 8002514:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_Initure);
 8002516:	1d3b      	adds	r3, r7, #4
 8002518:	4619      	mov	r1, r3
 800251a:	4808      	ldr	r0, [pc, #32]	@ (800253c <iic_init+0x5c>)
 800251c:	f001 fa6a 	bl	80039f4 <HAL_GPIO_Init>
    
    /* set sda high */
    IIC_SDA = 1;
 8002520:	4b07      	ldr	r3, [pc, #28]	@ (8002540 <iic_init+0x60>)
 8002522:	2201      	movs	r2, #1
 8002524:	601a      	str	r2, [r3, #0]
    
    /* set scl high */
    IIC_SCL = 1;
 8002526:	4b07      	ldr	r3, [pc, #28]	@ (8002544 <iic_init+0x64>)
 8002528:	2201      	movs	r2, #1
 800252a:	601a      	str	r2, [r3, #0]
    
    return 0;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3718      	adds	r7, #24
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	58024400 	.word	0x58024400
 800253c:	58020400 	.word	0x58020400
 8002540:	524082a4 	.word	0x524082a4
 8002544:	524082a0 	.word	0x524082a0

08002548 <iic_deinit>:
 * @return status code
 *         - 0 success
 * @note   none
 */
uint8_t iic_deinit(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
    /* iic gpio deinit */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10 | GPIO_PIN_11);
 800254c:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8002550:	4802      	ldr	r0, [pc, #8]	@ (800255c <iic_deinit+0x14>)
 8002552:	f001 fbff 	bl	8003d54 <HAL_GPIO_DeInit>
    
    return 0;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	bd80      	pop	{r7, pc}
 800255c:	58020400 	.word	0x58020400

08002560 <a_iic_start>:
/**
 * @brief iic bus send start
 * @note  none
 */
static void a_iic_start(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
    SDA_OUT();
 8002564:	4b0f      	ldr	r3, [pc, #60]	@ (80025a4 <a_iic_start+0x44>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a0e      	ldr	r2, [pc, #56]	@ (80025a4 <a_iic_start+0x44>)
 800256a:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	4b0c      	ldr	r3, [pc, #48]	@ (80025a4 <a_iic_start+0x44>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a0b      	ldr	r2, [pc, #44]	@ (80025a4 <a_iic_start+0x44>)
 8002576:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800257a:	6013      	str	r3, [r2, #0]
    IIC_SDA = 1;
 800257c:	4b0a      	ldr	r3, [pc, #40]	@ (80025a8 <a_iic_start+0x48>)
 800257e:	2201      	movs	r2, #1
 8002580:	601a      	str	r2, [r3, #0]
    IIC_SCL = 1;
 8002582:	4b0a      	ldr	r3, [pc, #40]	@ (80025ac <a_iic_start+0x4c>)
 8002584:	2201      	movs	r2, #1
 8002586:	601a      	str	r2, [r3, #0]
    delay_us(4);
 8002588:	2004      	movs	r0, #4
 800258a:	f7ff ff5f 	bl	800244c <delay_us>
    IIC_SDA = 0;
 800258e:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <a_iic_start+0x48>)
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
    delay_us(4);
 8002594:	2004      	movs	r0, #4
 8002596:	f7ff ff59 	bl	800244c <delay_us>
    IIC_SCL = 0;
 800259a:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <a_iic_start+0x4c>)
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	58020400 	.word	0x58020400
 80025a8:	524082a4 	.word	0x524082a4
 80025ac:	524082a0 	.word	0x524082a0

080025b0 <a_iic_stop>:
/**
 * @brief iic bus send stop
 * @note  none
 */
static void a_iic_stop(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
    SDA_OUT();
 80025b4:	4b11      	ldr	r3, [pc, #68]	@ (80025fc <a_iic_stop+0x4c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a10      	ldr	r2, [pc, #64]	@ (80025fc <a_iic_stop+0x4c>)
 80025ba:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	4b0e      	ldr	r3, [pc, #56]	@ (80025fc <a_iic_stop+0x4c>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0d      	ldr	r2, [pc, #52]	@ (80025fc <a_iic_stop+0x4c>)
 80025c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025ca:	6013      	str	r3, [r2, #0]
    IIC_SCL = 0;
 80025cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002600 <a_iic_stop+0x50>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
    IIC_SDA = 0;
 80025d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002604 <a_iic_stop+0x54>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
    delay_us(4);
 80025d8:	2004      	movs	r0, #4
 80025da:	f7ff ff37 	bl	800244c <delay_us>
    IIC_SCL = 1;
 80025de:	4b08      	ldr	r3, [pc, #32]	@ (8002600 <a_iic_stop+0x50>)
 80025e0:	2201      	movs	r2, #1
 80025e2:	601a      	str	r2, [r3, #0]
    delay_us(4);
 80025e4:	2004      	movs	r0, #4
 80025e6:	f7ff ff31 	bl	800244c <delay_us>
    IIC_SDA = 1;
 80025ea:	4b06      	ldr	r3, [pc, #24]	@ (8002604 <a_iic_stop+0x54>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	601a      	str	r2, [r3, #0]
    delay_us(4);
 80025f0:	2004      	movs	r0, #4
 80025f2:	f7ff ff2b 	bl	800244c <delay_us>
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	58020400 	.word	0x58020400
 8002600:	524082a0 	.word	0x524082a0
 8002604:	524082a4 	.word	0x524082a4

08002608 <a_iic_wait_ack>:
 *         - 0 get ack
 *         - 1 no ack
 * @note   none
 */
static uint8_t a_iic_wait_ack(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
    uint16_t uc_err_time = 0;
 800260e:	2300      	movs	r3, #0
 8002610:	80fb      	strh	r3, [r7, #6]
    
    SDA_IN();
 8002612:	4b16      	ldr	r3, [pc, #88]	@ (800266c <a_iic_wait_ack+0x64>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a15      	ldr	r2, [pc, #84]	@ (800266c <a_iic_wait_ack+0x64>)
 8002618:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	4b13      	ldr	r3, [pc, #76]	@ (800266c <a_iic_wait_ack+0x64>)
 8002620:	4a12      	ldr	r2, [pc, #72]	@ (800266c <a_iic_wait_ack+0x64>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6013      	str	r3, [r2, #0]
    IIC_SDA = 1; 
 8002626:	4b12      	ldr	r3, [pc, #72]	@ (8002670 <a_iic_wait_ack+0x68>)
 8002628:	2201      	movs	r2, #1
 800262a:	601a      	str	r2, [r3, #0]
    delay_us(1);
 800262c:	2001      	movs	r0, #1
 800262e:	f7ff ff0d 	bl	800244c <delay_us>
    IIC_SCL = 1; 
 8002632:	4b10      	ldr	r3, [pc, #64]	@ (8002674 <a_iic_wait_ack+0x6c>)
 8002634:	2201      	movs	r2, #1
 8002636:	601a      	str	r2, [r3, #0]
    delay_us(1);
 8002638:	2001      	movs	r0, #1
 800263a:	f7ff ff07 	bl	800244c <delay_us>
    while (READ_SDA != 0)
 800263e:	e009      	b.n	8002654 <a_iic_wait_ack+0x4c>
    {
        uc_err_time++;
 8002640:	88fb      	ldrh	r3, [r7, #6]
 8002642:	3301      	adds	r3, #1
 8002644:	80fb      	strh	r3, [r7, #6]
        if (uc_err_time > 250)
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	2bfa      	cmp	r3, #250	@ 0xfa
 800264a:	d903      	bls.n	8002654 <a_iic_wait_ack+0x4c>
        {
            a_iic_stop();
 800264c:	f7ff ffb0 	bl	80025b0 <a_iic_stop>
            
            return 1;
 8002650:	2301      	movs	r3, #1
 8002652:	e007      	b.n	8002664 <a_iic_wait_ack+0x5c>
    while (READ_SDA != 0)
 8002654:	4b08      	ldr	r3, [pc, #32]	@ (8002678 <a_iic_wait_ack+0x70>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1f1      	bne.n	8002640 <a_iic_wait_ack+0x38>
        }
    }
    IIC_SCL = 0;
 800265c:	4b05      	ldr	r3, [pc, #20]	@ (8002674 <a_iic_wait_ack+0x6c>)
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
    
    return 0;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	58020400 	.word	0x58020400
 8002670:	524082a4 	.word	0x524082a4
 8002674:	524082a0 	.word	0x524082a0
 8002678:	52408224 	.word	0x52408224

0800267c <a_iic_ack>:
/**
 * @brief iic bus send ack
 * @note  none
 */
static void a_iic_ack(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
    IIC_SCL = 0;
 8002680:	4b0f      	ldr	r3, [pc, #60]	@ (80026c0 <a_iic_ack+0x44>)
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
    SDA_OUT();
 8002686:	4b0f      	ldr	r3, [pc, #60]	@ (80026c4 <a_iic_ack+0x48>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a0e      	ldr	r2, [pc, #56]	@ (80026c4 <a_iic_ack+0x48>)
 800268c:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	4b0c      	ldr	r3, [pc, #48]	@ (80026c4 <a_iic_ack+0x48>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a0b      	ldr	r2, [pc, #44]	@ (80026c4 <a_iic_ack+0x48>)
 8002698:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800269c:	6013      	str	r3, [r2, #0]
    IIC_SDA = 0;
 800269e:	4b0a      	ldr	r3, [pc, #40]	@ (80026c8 <a_iic_ack+0x4c>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
    delay_us(2);
 80026a4:	2002      	movs	r0, #2
 80026a6:	f7ff fed1 	bl	800244c <delay_us>
    IIC_SCL = 1;
 80026aa:	4b05      	ldr	r3, [pc, #20]	@ (80026c0 <a_iic_ack+0x44>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	601a      	str	r2, [r3, #0]
    delay_us(2);
 80026b0:	2002      	movs	r0, #2
 80026b2:	f7ff fecb 	bl	800244c <delay_us>
    IIC_SCL = 0;
 80026b6:	4b02      	ldr	r3, [pc, #8]	@ (80026c0 <a_iic_ack+0x44>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]
}
 80026bc:	bf00      	nop
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	524082a0 	.word	0x524082a0
 80026c4:	58020400 	.word	0x58020400
 80026c8:	524082a4 	.word	0x524082a4

080026cc <a_iic_nack>:
/**
 * @brief iic bus send nack
 * @note  none
 */
static void a_iic_nack(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
    IIC_SCL = 0;
 80026d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002710 <a_iic_nack+0x44>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
    SDA_OUT();
 80026d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002714 <a_iic_nack+0x48>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a0e      	ldr	r2, [pc, #56]	@ (8002714 <a_iic_nack+0x48>)
 80026dc:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <a_iic_nack+0x48>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a0b      	ldr	r2, [pc, #44]	@ (8002714 <a_iic_nack+0x48>)
 80026e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026ec:	6013      	str	r3, [r2, #0]
    IIC_SDA = 1;
 80026ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002718 <a_iic_nack+0x4c>)
 80026f0:	2201      	movs	r2, #1
 80026f2:	601a      	str	r2, [r3, #0]
    delay_us(2);
 80026f4:	2002      	movs	r0, #2
 80026f6:	f7ff fea9 	bl	800244c <delay_us>
    IIC_SCL = 1;
 80026fa:	4b05      	ldr	r3, [pc, #20]	@ (8002710 <a_iic_nack+0x44>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	601a      	str	r2, [r3, #0]
    delay_us(2);
 8002700:	2002      	movs	r0, #2
 8002702:	f7ff fea3 	bl	800244c <delay_us>
    IIC_SCL = 0; 
 8002706:	4b02      	ldr	r3, [pc, #8]	@ (8002710 <a_iic_nack+0x44>)
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]
}
 800270c:	bf00      	nop
 800270e:	bd80      	pop	{r7, pc}
 8002710:	524082a0 	.word	0x524082a0
 8002714:	58020400 	.word	0x58020400
 8002718:	524082a4 	.word	0x524082a4

0800271c <a_iic_send_byte>:
 * @brief     iic send one byte
 * @param[in] txd sent byte
 * @note      none
 */
static void a_iic_send_byte(uint8_t txd)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
    uint8_t t;
    
    SDA_OUT();
 8002726:	4b1a      	ldr	r3, [pc, #104]	@ (8002790 <a_iic_send_byte+0x74>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a19      	ldr	r2, [pc, #100]	@ (8002790 <a_iic_send_byte+0x74>)
 800272c:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	4b17      	ldr	r3, [pc, #92]	@ (8002790 <a_iic_send_byte+0x74>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a16      	ldr	r2, [pc, #88]	@ (8002790 <a_iic_send_byte+0x74>)
 8002738:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800273c:	6013      	str	r3, [r2, #0]
    IIC_SCL = 0;
 800273e:	4b15      	ldr	r3, [pc, #84]	@ (8002794 <a_iic_send_byte+0x78>)
 8002740:	2200      	movs	r2, #0
 8002742:	601a      	str	r2, [r3, #0]
    for (t = 0; t < 8; t++)
 8002744:	2300      	movs	r3, #0
 8002746:	73fb      	strb	r3, [r7, #15]
 8002748:	e019      	b.n	800277e <a_iic_send_byte+0x62>
    {
        IIC_SDA = (txd & 0x80) >> 7;
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	09db      	lsrs	r3, r3, #7
 800274e:	b2da      	uxtb	r2, r3
 8002750:	4b11      	ldr	r3, [pc, #68]	@ (8002798 <a_iic_send_byte+0x7c>)
 8002752:	601a      	str	r2, [r3, #0]
        txd <<= 1;
 8002754:	79fb      	ldrb	r3, [r7, #7]
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	71fb      	strb	r3, [r7, #7]
        delay_us(2);
 800275a:	2002      	movs	r0, #2
 800275c:	f7ff fe76 	bl	800244c <delay_us>
        IIC_SCL = 1;
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <a_iic_send_byte+0x78>)
 8002762:	2201      	movs	r2, #1
 8002764:	601a      	str	r2, [r3, #0]
        delay_us(2);
 8002766:	2002      	movs	r0, #2
 8002768:	f7ff fe70 	bl	800244c <delay_us>
        IIC_SCL = 0;
 800276c:	4b09      	ldr	r3, [pc, #36]	@ (8002794 <a_iic_send_byte+0x78>)
 800276e:	2200      	movs	r2, #0
 8002770:	601a      	str	r2, [r3, #0]
        delay_us(2);
 8002772:	2002      	movs	r0, #2
 8002774:	f7ff fe6a 	bl	800244c <delay_us>
    for (t = 0; t < 8; t++)
 8002778:	7bfb      	ldrb	r3, [r7, #15]
 800277a:	3301      	adds	r3, #1
 800277c:	73fb      	strb	r3, [r7, #15]
 800277e:	7bfb      	ldrb	r3, [r7, #15]
 8002780:	2b07      	cmp	r3, #7
 8002782:	d9e2      	bls.n	800274a <a_iic_send_byte+0x2e>
    }
}
 8002784:	bf00      	nop
 8002786:	bf00      	nop
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	58020400 	.word	0x58020400
 8002794:	524082a0 	.word	0x524082a0
 8002798:	524082a4 	.word	0x524082a4

0800279c <a_iic_read_byte>:
 * @param[in] ack sent ack
 * @return    read byte
 * @note      none
 */
static uint8_t a_iic_read_byte(uint8_t ack)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    uint8_t receive = 0;
 80027a6:	2300      	movs	r3, #0
 80027a8:	73bb      	strb	r3, [r7, #14]
    
    SDA_IN();
 80027aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002818 <a_iic_read_byte+0x7c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002818 <a_iic_read_byte+0x7c>)
 80027b0:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	4b18      	ldr	r3, [pc, #96]	@ (8002818 <a_iic_read_byte+0x7c>)
 80027b8:	4a17      	ldr	r2, [pc, #92]	@ (8002818 <a_iic_read_byte+0x7c>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6013      	str	r3, [r2, #0]
    for (i = 0; i < 8; i++)
 80027be:	2300      	movs	r3, #0
 80027c0:	73fb      	strb	r3, [r7, #15]
 80027c2:	e018      	b.n	80027f6 <a_iic_read_byte+0x5a>
    {
        IIC_SCL = 0;
 80027c4:	4b15      	ldr	r3, [pc, #84]	@ (800281c <a_iic_read_byte+0x80>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
        delay_us(2);
 80027ca:	2002      	movs	r0, #2
 80027cc:	f7ff fe3e 	bl	800244c <delay_us>
        IIC_SCL = 1;
 80027d0:	4b12      	ldr	r3, [pc, #72]	@ (800281c <a_iic_read_byte+0x80>)
 80027d2:	2201      	movs	r2, #1
 80027d4:	601a      	str	r2, [r3, #0]
        receive <<= 1;
 80027d6:	7bbb      	ldrb	r3, [r7, #14]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	73bb      	strb	r3, [r7, #14]
        if (READ_SDA != 0)
 80027dc:	4b10      	ldr	r3, [pc, #64]	@ (8002820 <a_iic_read_byte+0x84>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d002      	beq.n	80027ea <a_iic_read_byte+0x4e>
        {
            receive++;
 80027e4:	7bbb      	ldrb	r3, [r7, #14]
 80027e6:	3301      	adds	r3, #1
 80027e8:	73bb      	strb	r3, [r7, #14]
        }
        delay_us(1);
 80027ea:	2001      	movs	r0, #1
 80027ec:	f7ff fe2e 	bl	800244c <delay_us>
    for (i = 0; i < 8; i++)
 80027f0:	7bfb      	ldrb	r3, [r7, #15]
 80027f2:	3301      	adds	r3, #1
 80027f4:	73fb      	strb	r3, [r7, #15]
 80027f6:	7bfb      	ldrb	r3, [r7, #15]
 80027f8:	2b07      	cmp	r3, #7
 80027fa:	d9e3      	bls.n	80027c4 <a_iic_read_byte+0x28>
    }
    if (ack != 0)
 80027fc:	79fb      	ldrb	r3, [r7, #7]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d002      	beq.n	8002808 <a_iic_read_byte+0x6c>
    {
        a_iic_ack();
 8002802:	f7ff ff3b 	bl	800267c <a_iic_ack>
 8002806:	e001      	b.n	800280c <a_iic_read_byte+0x70>
    }
    else
    {
        a_iic_nack();
 8002808:	f7ff ff60 	bl	80026cc <a_iic_nack>
    }
    
    return receive;
 800280c:	7bbb      	ldrb	r3, [r7, #14]
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	58020400 	.word	0x58020400
 800281c:	524082a0 	.word	0x524082a0
 8002820:	52408224 	.word	0x52408224

08002824 <iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      addr = device_address_7bits << 1
 */
uint8_t iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	603a      	str	r2, [r7, #0]
 800282c:	461a      	mov	r2, r3
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
 8002832:	460b      	mov	r3, r1
 8002834:	71bb      	strb	r3, [r7, #6]
 8002836:	4613      	mov	r3, r2
 8002838:	80bb      	strh	r3, [r7, #4]
    uint16_t i; 
    
    /* send a start */
    a_iic_start();
 800283a:	f7ff fe91 	bl	8002560 <a_iic_start>
    
    /* send the write addr */
    a_iic_send_byte(addr);
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff ff6b 	bl	800271c <a_iic_send_byte>
    if (a_iic_wait_ack() != 0)
 8002846:	f7ff fedf 	bl	8002608 <a_iic_wait_ack>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d003      	beq.n	8002858 <iic_write+0x34>
    {
        a_iic_stop();
 8002850:	f7ff feae 	bl	80025b0 <a_iic_stop>
        
        return 1;
 8002854:	2301      	movs	r3, #1
 8002856:	e029      	b.n	80028ac <iic_write+0x88>
    }
    
    /* send the reg */
    a_iic_send_byte(reg);
 8002858:	79bb      	ldrb	r3, [r7, #6]
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff ff5e 	bl	800271c <a_iic_send_byte>
    if (a_iic_wait_ack() != 0)
 8002860:	f7ff fed2 	bl	8002608 <a_iic_wait_ack>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <iic_write+0x4e>
    {
        a_iic_stop();
 800286a:	f7ff fea1 	bl	80025b0 <a_iic_stop>
        
        return 1;
 800286e:	2301      	movs	r3, #1
 8002870:	e01c      	b.n	80028ac <iic_write+0x88>
    }
    
    /* write the data */
    for (i = 0; i < len; i++)
 8002872:	2300      	movs	r3, #0
 8002874:	81fb      	strh	r3, [r7, #14]
 8002876:	e012      	b.n	800289e <iic_write+0x7a>
    {
        /* send one byte */
        a_iic_send_byte(buf[i]);
 8002878:	89fb      	ldrh	r3, [r7, #14]
 800287a:	683a      	ldr	r2, [r7, #0]
 800287c:	4413      	add	r3, r2
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff4b 	bl	800271c <a_iic_send_byte>
        if (a_iic_wait_ack() != 0)
 8002886:	f7ff febf 	bl	8002608 <a_iic_wait_ack>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d003      	beq.n	8002898 <iic_write+0x74>
        {
            a_iic_stop(); 
 8002890:	f7ff fe8e 	bl	80025b0 <a_iic_stop>
            
            return 1;
 8002894:	2301      	movs	r3, #1
 8002896:	e009      	b.n	80028ac <iic_write+0x88>
    for (i = 0; i < len; i++)
 8002898:	89fb      	ldrh	r3, [r7, #14]
 800289a:	3301      	adds	r3, #1
 800289c:	81fb      	strh	r3, [r7, #14]
 800289e:	89fa      	ldrh	r2, [r7, #14]
 80028a0:	88bb      	ldrh	r3, [r7, #4]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d3e8      	bcc.n	8002878 <iic_write+0x54>
        }
    }
    
    /* send a stop */
    a_iic_stop();
 80028a6:	f7ff fe83 	bl	80025b0 <a_iic_stop>
    
    return 0;
 80028aa:	2300      	movs	r3, #0
} 
 80028ac:	4618      	mov	r0, r3
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       addr = device_address_7bits << 1
 */
uint8_t iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	603a      	str	r2, [r7, #0]
 80028bc:	461a      	mov	r2, r3
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]
 80028c2:	460b      	mov	r3, r1
 80028c4:	71bb      	strb	r3, [r7, #6]
 80028c6:	4613      	mov	r3, r2
 80028c8:	80bb      	strh	r3, [r7, #4]
    /* send a start */
    a_iic_start();
 80028ca:	f7ff fe49 	bl	8002560 <a_iic_start>
    
    /* send the write addr */
    a_iic_send_byte(addr);
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff ff23 	bl	800271c <a_iic_send_byte>
    if (a_iic_wait_ack() != 0)
 80028d6:	f7ff fe97 	bl	8002608 <a_iic_wait_ack>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d003      	beq.n	80028e8 <iic_read+0x34>
    {
        a_iic_stop();
 80028e0:	f7ff fe66 	bl	80025b0 <a_iic_stop>
        
        return 1;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e03b      	b.n	8002960 <iic_read+0xac>
    }
    
    /* send the reg */
    a_iic_send_byte(reg);
 80028e8:	79bb      	ldrb	r3, [r7, #6]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff ff16 	bl	800271c <a_iic_send_byte>
    if (a_iic_wait_ack() != 0)
 80028f0:	f7ff fe8a 	bl	8002608 <a_iic_wait_ack>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <iic_read+0x4e>
    {
        a_iic_stop();
 80028fa:	f7ff fe59 	bl	80025b0 <a_iic_stop>
        
        return 1;
 80028fe:	2301      	movs	r3, #1
 8002900:	e02e      	b.n	8002960 <iic_read+0xac>
    }
    
    /* send a start */
    a_iic_start();
 8002902:	f7ff fe2d 	bl	8002560 <a_iic_start>
    
    /* send the read addr */
    a_iic_send_byte(addr + 1);
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	3301      	adds	r3, #1
 800290a:	b2db      	uxtb	r3, r3
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff05 	bl	800271c <a_iic_send_byte>
    if (a_iic_wait_ack() != 0)
 8002912:	f7ff fe79 	bl	8002608 <a_iic_wait_ack>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d01b      	beq.n	8002954 <iic_read+0xa0>
    {
        a_iic_stop();
 800291c:	f7ff fe48 	bl	80025b0 <a_iic_stop>
        
        return 1;
 8002920:	2301      	movs	r3, #1
 8002922:	e01d      	b.n	8002960 <iic_read+0xac>
    
    /* read the data */
    while (len != 0)
    {
        /* if the last */
        if (len == 1)
 8002924:	88bb      	ldrh	r3, [r7, #4]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d107      	bne.n	800293a <iic_read+0x86>
        {
            /* send nack */
            *buf = a_iic_read_byte(0);
 800292a:	2000      	movs	r0, #0
 800292c:	f7ff ff36 	bl	800279c <a_iic_read_byte>
 8002930:	4603      	mov	r3, r0
 8002932:	461a      	mov	r2, r3
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	701a      	strb	r2, [r3, #0]
 8002938:	e006      	b.n	8002948 <iic_read+0x94>
        }
        else
        {
            /* send ack */
            *buf = a_iic_read_byte(1);
 800293a:	2001      	movs	r0, #1
 800293c:	f7ff ff2e 	bl	800279c <a_iic_read_byte>
 8002940:	4603      	mov	r3, r0
 8002942:	461a      	mov	r2, r3
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	701a      	strb	r2, [r3, #0]
        }
        len--;
 8002948:	88bb      	ldrh	r3, [r7, #4]
 800294a:	3b01      	subs	r3, #1
 800294c:	80bb      	strh	r3, [r7, #4]
        buf++;
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	3301      	adds	r3, #1
 8002952:	603b      	str	r3, [r7, #0]
    while (len != 0)
 8002954:	88bb      	ldrh	r3, [r7, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1e4      	bne.n	8002924 <iic_read+0x70>
    }
    
    /* send a stop */
    a_iic_stop();
 800295a:	f7ff fe29 	bl	80025b0 <a_iic_stop>
    
    return 0;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <uart_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t uart_write(uint8_t *buf, uint16_t len)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	460b      	mov	r3, r1
 8002972:	807b      	strh	r3, [r7, #2]
    uint16_t timeout = 1000;
 8002974:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002978:	81fb      	strh	r3, [r7, #14]
    
    /* set tx done 0 */
    g_uart_tx_done = 0;
 800297a:	4b13      	ldr	r3, [pc, #76]	@ (80029c8 <uart_write+0x60>)
 800297c:	2200      	movs	r2, #0
 800297e:	701a      	strb	r2, [r3, #0]
    
    /* transmit */
    if (HAL_UART_Transmit_IT(&g_uart_handle, (uint8_t *)buf, len) != HAL_OK)
 8002980:	887b      	ldrh	r3, [r7, #2]
 8002982:	461a      	mov	r2, r3
 8002984:	6879      	ldr	r1, [r7, #4]
 8002986:	4811      	ldr	r0, [pc, #68]	@ (80029cc <uart_write+0x64>)
 8002988:	f004 fa84 	bl	8006e94 <HAL_UART_Transmit_IT>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d007      	beq.n	80029a2 <uart_write+0x3a>
    {
        return 1;
 8002992:	2301      	movs	r3, #1
 8002994:	e013      	b.n	80029be <uart_write+0x56>
    }
    
    /* wait for events */
    while ((g_uart_tx_done == 0) && (timeout != 0))
    {
        HAL_Delay(1);
 8002996:	2001      	movs	r0, #1
 8002998:	f000 f91c 	bl	8002bd4 <HAL_Delay>
        timeout--;
 800299c:	89fb      	ldrh	r3, [r7, #14]
 800299e:	3b01      	subs	r3, #1
 80029a0:	81fb      	strh	r3, [r7, #14]
    while ((g_uart_tx_done == 0) && (timeout != 0))
 80029a2:	4b09      	ldr	r3, [pc, #36]	@ (80029c8 <uart_write+0x60>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d102      	bne.n	80029b2 <uart_write+0x4a>
 80029ac:	89fb      	ldrh	r3, [r7, #14]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f1      	bne.n	8002996 <uart_write+0x2e>
    }
    
    /* check the timeout */
    if (timeout != 0)
 80029b2:	89fb      	ldrh	r3, [r7, #14]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <uart_write+0x54>
    {
        return 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	e000      	b.n	80029be <uart_write+0x56>
    }
    else
    {
        return 1;
 80029bc:	2301      	movs	r3, #1
    }
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	2400022c 	.word	0x2400022c
 80029cc:	24000198 	.word	0x24000198

080029d0 <wire_init>:
 * @return status code
 *         - 0 success
 * @note   IO is PA8
 */
uint8_t wire_init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_Initure;
    
    /* enable gpio clock */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a4c <wire_init+0x7c>)
 80029d8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80029dc:	4a1b      	ldr	r2, [pc, #108]	@ (8002a4c <wire_init+0x7c>)
 80029de:	f043 0301 	orr.w	r3, r3, #1
 80029e2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80029e6:	4b19      	ldr	r3, [pc, #100]	@ (8002a4c <wire_init+0x7c>)
 80029e8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	603b      	str	r3, [r7, #0]
 80029f2:	683b      	ldr	r3, [r7, #0]
    
    /* gpio init */
    GPIO_Initure.Pin = GPIO_PIN_8;
 80029f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029f8:	607b      	str	r3, [r7, #4]
    GPIO_Initure.Mode = GPIO_MODE_OUTPUT_PP;
 80029fa:	2301      	movs	r3, #1
 80029fc:	60bb      	str	r3, [r7, #8]
    GPIO_Initure.Pull = GPIO_PULLUP;
 80029fe:	2301      	movs	r3, #1
 8002a00:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a02:	2302      	movs	r3, #2
 8002a04:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_Initure);
 8002a06:	1d3b      	adds	r3, r7, #4
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4811      	ldr	r0, [pc, #68]	@ (8002a50 <wire_init+0x80>)
 8002a0c:	f000 fff2 	bl	80039f4 <HAL_GPIO_Init>
    
    /* output mode */
    IO_OUT();
 8002a10:	4b0f      	ldr	r3, [pc, #60]	@ (8002a50 <wire_init+0x80>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a0e      	ldr	r2, [pc, #56]	@ (8002a50 <wire_init+0x80>)
 8002a16:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002a1a:	6013      	str	r3, [r2, #0]
 8002a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a50 <wire_init+0x80>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a0b      	ldr	r2, [pc, #44]	@ (8002a50 <wire_init+0x80>)
 8002a22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a26:	6013      	str	r3, [r2, #0]
    
    /* set high */
    DQ_OUT = 1;
 8002a28:	4b0a      	ldr	r3, [pc, #40]	@ (8002a54 <wire_init+0x84>)
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	601a      	str	r2, [r3, #0]
    
    /* input mode */
    IO_IN();
 8002a2e:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <wire_init+0x80>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a07      	ldr	r2, [pc, #28]	@ (8002a50 <wire_init+0x80>)
 8002a34:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002a38:	6013      	str	r3, [r2, #0]
 8002a3a:	4b05      	ldr	r3, [pc, #20]	@ (8002a50 <wire_init+0x80>)
 8002a3c:	4a04      	ldr	r2, [pc, #16]	@ (8002a50 <wire_init+0x80>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6013      	str	r3, [r2, #0]
 
    return 0;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	58024400 	.word	0x58024400
 8002a50:	58020000 	.word	0x58020000
 8002a54:	524002a0 	.word	0x524002a0

08002a58 <wire_deinit>:
 * @return status code
 *         - 0 success
 * @note   none
 */
uint8_t wire_deinit(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
    /* gpio deinit */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8002a5c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a60:	4802      	ldr	r0, [pc, #8]	@ (8002a6c <wire_deinit+0x14>)
 8002a62:	f001 f977 	bl	8003d54 <HAL_GPIO_DeInit>
    
    return 0; 
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	58020000 	.word	0x58020000

08002a70 <wire_write>:
 * @return    status code
 *            - 0 success
 * @note      none
 */
uint8_t wire_write(uint8_t value)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	4603      	mov	r3, r0
 8002a78:	71fb      	strb	r3, [r7, #7]
    /* output mode */
    IO_OUT();
 8002a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa8 <wire_write+0x38>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa8 <wire_write+0x38>)
 8002a80:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002a84:	6013      	str	r3, [r2, #0]
 8002a86:	4b08      	ldr	r3, [pc, #32]	@ (8002aa8 <wire_write+0x38>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a07      	ldr	r2, [pc, #28]	@ (8002aa8 <wire_write+0x38>)
 8002a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a90:	6013      	str	r3, [r2, #0]
    
    /* set the data */
    DQ_OUT = value;
 8002a92:	4a06      	ldr	r2, [pc, #24]	@ (8002aac <wire_write+0x3c>)
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	6013      	str	r3, [r2, #0]
  
    return 0;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	58020000 	.word	0x58020000
 8002aac:	524002a0 	.word	0x524002a0

08002ab0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ab6:	2003      	movs	r0, #3
 8002ab8:	f000 f980 	bl	8002dbc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8002abc:	f002 f9e4 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	4b15      	ldr	r3, [pc, #84]	@ (8002b18 <HAL_Init+0x68>)
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	0a1b      	lsrs	r3, r3, #8
 8002ac8:	f003 030f 	and.w	r3, r3, #15
 8002acc:	4913      	ldr	r1, [pc, #76]	@ (8002b1c <HAL_Init+0x6c>)
 8002ace:	5ccb      	ldrb	r3, [r1, r3]
 8002ad0:	f003 031f 	and.w	r3, r3, #31
 8002ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ad8:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002ada:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <HAL_Init+0x68>)
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	f003 030f 	and.w	r3, r3, #15
 8002ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8002b1c <HAL_Init+0x6c>)
 8002ae4:	5cd3      	ldrb	r3, [r2, r3]
 8002ae6:	f003 031f 	and.w	r3, r3, #31
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	fa22 f303 	lsr.w	r3, r2, r3
 8002af0:	4a0b      	ldr	r2, [pc, #44]	@ (8002b20 <HAL_Init+0x70>)
 8002af2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002af4:	4a0b      	ldr	r2, [pc, #44]	@ (8002b24 <HAL_Init+0x74>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002afa:	2000      	movs	r0, #0
 8002afc:	f000 f814 	bl	8002b28 <HAL_InitTick>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e002      	b.n	8002b10 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002b0a:	f7fe f89f 	bl	8000c4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	58024400 	.word	0x58024400
 8002b1c:	0800a198 	.word	0x0800a198
 8002b20:	24000004 	.word	0x24000004
 8002b24:	24000000 	.word	0x24000000

08002b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002b30:	4b15      	ldr	r3, [pc, #84]	@ (8002b88 <HAL_InitTick+0x60>)
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e021      	b.n	8002b80 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002b3c:	4b13      	ldr	r3, [pc, #76]	@ (8002b8c <HAL_InitTick+0x64>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	4b11      	ldr	r3, [pc, #68]	@ (8002b88 <HAL_InitTick+0x60>)
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	4619      	mov	r1, r3
 8002b46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 f965 	bl	8002e22 <HAL_SYSTICK_Config>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e00e      	b.n	8002b80 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2b0f      	cmp	r3, #15
 8002b66:	d80a      	bhi.n	8002b7e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b70:	f000 f92f 	bl	8002dd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b74:	4a06      	ldr	r2, [pc, #24]	@ (8002b90 <HAL_InitTick+0x68>)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e000      	b.n	8002b80 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	2400000c 	.word	0x2400000c
 8002b8c:	24000000 	.word	0x24000000
 8002b90:	24000008 	.word	0x24000008

08002b94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b98:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <HAL_IncTick+0x20>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	4b06      	ldr	r3, [pc, #24]	@ (8002bb8 <HAL_IncTick+0x24>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	4a04      	ldr	r2, [pc, #16]	@ (8002bb8 <HAL_IncTick+0x24>)
 8002ba6:	6013      	str	r3, [r2, #0]
}
 8002ba8:	bf00      	nop
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	2400000c 	.word	0x2400000c
 8002bb8:	24000230 	.word	0x24000230

08002bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8002bc0:	4b03      	ldr	r3, [pc, #12]	@ (8002bd0 <HAL_GetTick+0x14>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	24000230 	.word	0x24000230

08002bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bdc:	f7ff ffee 	bl	8002bbc <HAL_GetTick>
 8002be0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bec:	d005      	beq.n	8002bfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bee:	4b0a      	ldr	r3, [pc, #40]	@ (8002c18 <HAL_Delay+0x44>)
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bfa:	bf00      	nop
 8002bfc:	f7ff ffde 	bl	8002bbc <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d8f7      	bhi.n	8002bfc <HAL_Delay+0x28>
  {
  }
}
 8002c0c:	bf00      	nop
 8002c0e:	bf00      	nop
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	2400000c 	.word	0x2400000c

08002c1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c5c <__NVIC_SetPriorityGrouping+0x40>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c32:	68ba      	ldr	r2, [r7, #8]
 8002c34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c38:	4013      	ands	r3, r2
 8002c3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c44:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <__NVIC_SetPriorityGrouping+0x44>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c4a:	4a04      	ldr	r2, [pc, #16]	@ (8002c5c <__NVIC_SetPriorityGrouping+0x40>)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	60d3      	str	r3, [r2, #12]
}
 8002c50:	bf00      	nop
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	e000ed00 	.word	0xe000ed00
 8002c60:	05fa0000 	.word	0x05fa0000

08002c64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c68:	4b04      	ldr	r3, [pc, #16]	@ (8002c7c <__NVIC_GetPriorityGrouping+0x18>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	0a1b      	lsrs	r3, r3, #8
 8002c6e:	f003 0307 	and.w	r3, r3, #7
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	db0b      	blt.n	8002caa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c92:	88fb      	ldrh	r3, [r7, #6]
 8002c94:	f003 021f 	and.w	r2, r3, #31
 8002c98:	4907      	ldr	r1, [pc, #28]	@ (8002cb8 <__NVIC_EnableIRQ+0x38>)
 8002c9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000e100 	.word	0xe000e100

08002cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	6039      	str	r1, [r7, #0]
 8002cc6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002cc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	db0a      	blt.n	8002ce6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	490c      	ldr	r1, [pc, #48]	@ (8002d08 <__NVIC_SetPriority+0x4c>)
 8002cd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cda:	0112      	lsls	r2, r2, #4
 8002cdc:	b2d2      	uxtb	r2, r2
 8002cde:	440b      	add	r3, r1
 8002ce0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ce4:	e00a      	b.n	8002cfc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	4908      	ldr	r1, [pc, #32]	@ (8002d0c <__NVIC_SetPriority+0x50>)
 8002cec:	88fb      	ldrh	r3, [r7, #6]
 8002cee:	f003 030f 	and.w	r3, r3, #15
 8002cf2:	3b04      	subs	r3, #4
 8002cf4:	0112      	lsls	r2, r2, #4
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	761a      	strb	r2, [r3, #24]
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr
 8002d08:	e000e100 	.word	0xe000e100
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b089      	sub	sp, #36	@ 0x24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	f1c3 0307 	rsb	r3, r3, #7
 8002d2a:	2b04      	cmp	r3, #4
 8002d2c:	bf28      	it	cs
 8002d2e:	2304      	movcs	r3, #4
 8002d30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	3304      	adds	r3, #4
 8002d36:	2b06      	cmp	r3, #6
 8002d38:	d902      	bls.n	8002d40 <NVIC_EncodePriority+0x30>
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	3b03      	subs	r3, #3
 8002d3e:	e000      	b.n	8002d42 <NVIC_EncodePriority+0x32>
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d44:	f04f 32ff 	mov.w	r2, #4294967295
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43da      	mvns	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	401a      	ands	r2, r3
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d58:	f04f 31ff 	mov.w	r1, #4294967295
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d62:	43d9      	mvns	r1, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d68:	4313      	orrs	r3, r2
         );
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3724      	adds	r7, #36	@ 0x24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
	...

08002d78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d88:	d301      	bcc.n	8002d8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e00f      	b.n	8002dae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002db8 <SysTick_Config+0x40>)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3b01      	subs	r3, #1
 8002d94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d96:	210f      	movs	r1, #15
 8002d98:	f04f 30ff 	mov.w	r0, #4294967295
 8002d9c:	f7ff ff8e 	bl	8002cbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002da0:	4b05      	ldr	r3, [pc, #20]	@ (8002db8 <SysTick_Config+0x40>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002da6:	4b04      	ldr	r3, [pc, #16]	@ (8002db8 <SysTick_Config+0x40>)
 8002da8:	2207      	movs	r2, #7
 8002daa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	e000e010 	.word	0xe000e010

08002dbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff ff29 	bl	8002c1c <__NVIC_SetPriorityGrouping>
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b086      	sub	sp, #24
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	4603      	mov	r3, r0
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	607a      	str	r2, [r7, #4]
 8002dde:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002de0:	f7ff ff40 	bl	8002c64 <__NVIC_GetPriorityGrouping>
 8002de4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	68b9      	ldr	r1, [r7, #8]
 8002dea:	6978      	ldr	r0, [r7, #20]
 8002dec:	f7ff ff90 	bl	8002d10 <NVIC_EncodePriority>
 8002df0:	4602      	mov	r2, r0
 8002df2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002df6:	4611      	mov	r1, r2
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7ff ff5f 	bl	8002cbc <__NVIC_SetPriority>
}
 8002dfe:	bf00      	nop
 8002e00:	3718      	adds	r7, #24
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b082      	sub	sp, #8
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff ff33 	bl	8002c80 <__NVIC_EnableIRQ>
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b082      	sub	sp, #8
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7ff ffa4 	bl	8002d78 <SysTick_Config>
 8002e30:	4603      	mov	r3, r0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
	...

08002e3c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002e40:	f3bf 8f5f 	dmb	sy
}
 8002e44:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002e46:	4b07      	ldr	r3, [pc, #28]	@ (8002e64 <HAL_MPU_Disable+0x28>)
 8002e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4a:	4a06      	ldr	r2, [pc, #24]	@ (8002e64 <HAL_MPU_Disable+0x28>)
 8002e4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e50:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002e52:	4b05      	ldr	r3, [pc, #20]	@ (8002e68 <HAL_MPU_Disable+0x2c>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	605a      	str	r2, [r3, #4]
}
 8002e58:	bf00      	nop
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	e000ed00 	.word	0xe000ed00
 8002e68:	e000ed90 	.word	0xe000ed90

08002e6c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002e74:	4a0b      	ldr	r2, [pc, #44]	@ (8002ea4 <HAL_MPU_Enable+0x38>)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea8 <HAL_MPU_Enable+0x3c>)
 8002e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e82:	4a09      	ldr	r2, [pc, #36]	@ (8002ea8 <HAL_MPU_Enable+0x3c>)
 8002e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e88:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002e8a:	f3bf 8f4f 	dsb	sy
}
 8002e8e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e90:	f3bf 8f6f 	isb	sy
}
 8002e94:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	e000ed90 	.word	0xe000ed90
 8002ea8:	e000ed00 	.word	0xe000ed00

08002eac <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	785a      	ldrb	r2, [r3, #1]
 8002eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f28 <HAL_MPU_ConfigRegion+0x7c>)
 8002eba:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8002f28 <HAL_MPU_ConfigRegion+0x7c>)
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	4a19      	ldr	r2, [pc, #100]	@ (8002f28 <HAL_MPU_ConfigRegion+0x7c>)
 8002ec2:	f023 0301 	bic.w	r3, r3, #1
 8002ec6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002ec8:	4a17      	ldr	r2, [pc, #92]	@ (8002f28 <HAL_MPU_ConfigRegion+0x7c>)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	7b1b      	ldrb	r3, [r3, #12]
 8002ed4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	7adb      	ldrb	r3, [r3, #11]
 8002eda:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002edc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	7a9b      	ldrb	r3, [r3, #10]
 8002ee2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ee4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	7b5b      	ldrb	r3, [r3, #13]
 8002eea:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002eec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	7b9b      	ldrb	r3, [r3, #14]
 8002ef2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ef4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	7bdb      	ldrb	r3, [r3, #15]
 8002efa:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002efc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	7a5b      	ldrb	r3, [r3, #9]
 8002f02:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002f04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	7a1b      	ldrb	r3, [r3, #8]
 8002f0a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002f0c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	7812      	ldrb	r2, [r2, #0]
 8002f12:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f14:	4a04      	ldr	r2, [pc, #16]	@ (8002f28 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002f16:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f18:	6113      	str	r3, [r2, #16]
}
 8002f1a:	bf00      	nop
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	e000ed90 	.word	0xe000ed90

08002f2c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002f34:	f7ff fe42 	bl	8002bbc <HAL_GetTick>
 8002f38:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e2dc      	b.n	80034fe <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d008      	beq.n	8002f62 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2280      	movs	r2, #128	@ 0x80
 8002f54:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e2cd      	b.n	80034fe <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a76      	ldr	r2, [pc, #472]	@ (8003140 <HAL_DMA_Abort+0x214>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d04a      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a74      	ldr	r2, [pc, #464]	@ (8003144 <HAL_DMA_Abort+0x218>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d045      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a73      	ldr	r2, [pc, #460]	@ (8003148 <HAL_DMA_Abort+0x21c>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d040      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a71      	ldr	r2, [pc, #452]	@ (800314c <HAL_DMA_Abort+0x220>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d03b      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a70      	ldr	r2, [pc, #448]	@ (8003150 <HAL_DMA_Abort+0x224>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d036      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a6e      	ldr	r2, [pc, #440]	@ (8003154 <HAL_DMA_Abort+0x228>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d031      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a6d      	ldr	r2, [pc, #436]	@ (8003158 <HAL_DMA_Abort+0x22c>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d02c      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a6b      	ldr	r2, [pc, #428]	@ (800315c <HAL_DMA_Abort+0x230>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d027      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a6a      	ldr	r2, [pc, #424]	@ (8003160 <HAL_DMA_Abort+0x234>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d022      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a68      	ldr	r2, [pc, #416]	@ (8003164 <HAL_DMA_Abort+0x238>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d01d      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a67      	ldr	r2, [pc, #412]	@ (8003168 <HAL_DMA_Abort+0x23c>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d018      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a65      	ldr	r2, [pc, #404]	@ (800316c <HAL_DMA_Abort+0x240>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d013      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a64      	ldr	r2, [pc, #400]	@ (8003170 <HAL_DMA_Abort+0x244>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d00e      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a62      	ldr	r2, [pc, #392]	@ (8003174 <HAL_DMA_Abort+0x248>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d009      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a61      	ldr	r2, [pc, #388]	@ (8003178 <HAL_DMA_Abort+0x24c>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d004      	beq.n	8003002 <HAL_DMA_Abort+0xd6>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a5f      	ldr	r2, [pc, #380]	@ (800317c <HAL_DMA_Abort+0x250>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d101      	bne.n	8003006 <HAL_DMA_Abort+0xda>
 8003002:	2301      	movs	r3, #1
 8003004:	e000      	b.n	8003008 <HAL_DMA_Abort+0xdc>
 8003006:	2300      	movs	r3, #0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d013      	beq.n	8003034 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 021e 	bic.w	r2, r2, #30
 800301a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695a      	ldr	r2, [r3, #20]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800302a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	617b      	str	r3, [r7, #20]
 8003032:	e00a      	b.n	800304a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 020e 	bic.w	r2, r2, #14
 8003042:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a3c      	ldr	r2, [pc, #240]	@ (8003140 <HAL_DMA_Abort+0x214>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d072      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a3a      	ldr	r2, [pc, #232]	@ (8003144 <HAL_DMA_Abort+0x218>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d06d      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a39      	ldr	r2, [pc, #228]	@ (8003148 <HAL_DMA_Abort+0x21c>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d068      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a37      	ldr	r2, [pc, #220]	@ (800314c <HAL_DMA_Abort+0x220>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d063      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a36      	ldr	r2, [pc, #216]	@ (8003150 <HAL_DMA_Abort+0x224>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d05e      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a34      	ldr	r2, [pc, #208]	@ (8003154 <HAL_DMA_Abort+0x228>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d059      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a33      	ldr	r2, [pc, #204]	@ (8003158 <HAL_DMA_Abort+0x22c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d054      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a31      	ldr	r2, [pc, #196]	@ (800315c <HAL_DMA_Abort+0x230>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d04f      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a30      	ldr	r2, [pc, #192]	@ (8003160 <HAL_DMA_Abort+0x234>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d04a      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a2e      	ldr	r2, [pc, #184]	@ (8003164 <HAL_DMA_Abort+0x238>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d045      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a2d      	ldr	r2, [pc, #180]	@ (8003168 <HAL_DMA_Abort+0x23c>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d040      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a2b      	ldr	r2, [pc, #172]	@ (800316c <HAL_DMA_Abort+0x240>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d03b      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a2a      	ldr	r2, [pc, #168]	@ (8003170 <HAL_DMA_Abort+0x244>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d036      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a28      	ldr	r2, [pc, #160]	@ (8003174 <HAL_DMA_Abort+0x248>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d031      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a27      	ldr	r2, [pc, #156]	@ (8003178 <HAL_DMA_Abort+0x24c>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d02c      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a25      	ldr	r2, [pc, #148]	@ (800317c <HAL_DMA_Abort+0x250>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d027      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a24      	ldr	r2, [pc, #144]	@ (8003180 <HAL_DMA_Abort+0x254>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d022      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a22      	ldr	r2, [pc, #136]	@ (8003184 <HAL_DMA_Abort+0x258>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d01d      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a21      	ldr	r2, [pc, #132]	@ (8003188 <HAL_DMA_Abort+0x25c>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d018      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a1f      	ldr	r2, [pc, #124]	@ (800318c <HAL_DMA_Abort+0x260>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d013      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a1e      	ldr	r2, [pc, #120]	@ (8003190 <HAL_DMA_Abort+0x264>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00e      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a1c      	ldr	r2, [pc, #112]	@ (8003194 <HAL_DMA_Abort+0x268>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d009      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a1b      	ldr	r2, [pc, #108]	@ (8003198 <HAL_DMA_Abort+0x26c>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d004      	beq.n	800313a <HAL_DMA_Abort+0x20e>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a19      	ldr	r2, [pc, #100]	@ (800319c <HAL_DMA_Abort+0x270>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d132      	bne.n	80031a0 <HAL_DMA_Abort+0x274>
 800313a:	2301      	movs	r3, #1
 800313c:	e031      	b.n	80031a2 <HAL_DMA_Abort+0x276>
 800313e:	bf00      	nop
 8003140:	40020010 	.word	0x40020010
 8003144:	40020028 	.word	0x40020028
 8003148:	40020040 	.word	0x40020040
 800314c:	40020058 	.word	0x40020058
 8003150:	40020070 	.word	0x40020070
 8003154:	40020088 	.word	0x40020088
 8003158:	400200a0 	.word	0x400200a0
 800315c:	400200b8 	.word	0x400200b8
 8003160:	40020410 	.word	0x40020410
 8003164:	40020428 	.word	0x40020428
 8003168:	40020440 	.word	0x40020440
 800316c:	40020458 	.word	0x40020458
 8003170:	40020470 	.word	0x40020470
 8003174:	40020488 	.word	0x40020488
 8003178:	400204a0 	.word	0x400204a0
 800317c:	400204b8 	.word	0x400204b8
 8003180:	58025408 	.word	0x58025408
 8003184:	5802541c 	.word	0x5802541c
 8003188:	58025430 	.word	0x58025430
 800318c:	58025444 	.word	0x58025444
 8003190:	58025458 	.word	0x58025458
 8003194:	5802546c 	.word	0x5802546c
 8003198:	58025480 	.word	0x58025480
 800319c:	58025494 	.word	0x58025494
 80031a0:	2300      	movs	r3, #0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d007      	beq.n	80031b6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a6d      	ldr	r2, [pc, #436]	@ (8003370 <HAL_DMA_Abort+0x444>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d04a      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a6b      	ldr	r2, [pc, #428]	@ (8003374 <HAL_DMA_Abort+0x448>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d045      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a6a      	ldr	r2, [pc, #424]	@ (8003378 <HAL_DMA_Abort+0x44c>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d040      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a68      	ldr	r2, [pc, #416]	@ (800337c <HAL_DMA_Abort+0x450>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d03b      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a67      	ldr	r2, [pc, #412]	@ (8003380 <HAL_DMA_Abort+0x454>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d036      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a65      	ldr	r2, [pc, #404]	@ (8003384 <HAL_DMA_Abort+0x458>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d031      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a64      	ldr	r2, [pc, #400]	@ (8003388 <HAL_DMA_Abort+0x45c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d02c      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a62      	ldr	r2, [pc, #392]	@ (800338c <HAL_DMA_Abort+0x460>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d027      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a61      	ldr	r2, [pc, #388]	@ (8003390 <HAL_DMA_Abort+0x464>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d022      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a5f      	ldr	r2, [pc, #380]	@ (8003394 <HAL_DMA_Abort+0x468>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d01d      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a5e      	ldr	r2, [pc, #376]	@ (8003398 <HAL_DMA_Abort+0x46c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d018      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a5c      	ldr	r2, [pc, #368]	@ (800339c <HAL_DMA_Abort+0x470>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d013      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a5b      	ldr	r2, [pc, #364]	@ (80033a0 <HAL_DMA_Abort+0x474>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d00e      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a59      	ldr	r2, [pc, #356]	@ (80033a4 <HAL_DMA_Abort+0x478>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d009      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a58      	ldr	r2, [pc, #352]	@ (80033a8 <HAL_DMA_Abort+0x47c>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d004      	beq.n	8003256 <HAL_DMA_Abort+0x32a>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a56      	ldr	r2, [pc, #344]	@ (80033ac <HAL_DMA_Abort+0x480>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d108      	bne.n	8003268 <HAL_DMA_Abort+0x33c>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0201 	bic.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]
 8003266:	e007      	b.n	8003278 <HAL_DMA_Abort+0x34c>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f022 0201 	bic.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003278:	e013      	b.n	80032a2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800327a:	f7ff fc9f 	bl	8002bbc <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b05      	cmp	r3, #5
 8003286:	d90c      	bls.n	80032a2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2220      	movs	r2, #32
 800328c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2203      	movs	r2, #3
 8003292:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e12d      	b.n	80034fe <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1e5      	bne.n	800327a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a2f      	ldr	r2, [pc, #188]	@ (8003370 <HAL_DMA_Abort+0x444>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d04a      	beq.n	800334e <HAL_DMA_Abort+0x422>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a2d      	ldr	r2, [pc, #180]	@ (8003374 <HAL_DMA_Abort+0x448>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d045      	beq.n	800334e <HAL_DMA_Abort+0x422>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a2c      	ldr	r2, [pc, #176]	@ (8003378 <HAL_DMA_Abort+0x44c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d040      	beq.n	800334e <HAL_DMA_Abort+0x422>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a2a      	ldr	r2, [pc, #168]	@ (800337c <HAL_DMA_Abort+0x450>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d03b      	beq.n	800334e <HAL_DMA_Abort+0x422>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a29      	ldr	r2, [pc, #164]	@ (8003380 <HAL_DMA_Abort+0x454>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d036      	beq.n	800334e <HAL_DMA_Abort+0x422>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a27      	ldr	r2, [pc, #156]	@ (8003384 <HAL_DMA_Abort+0x458>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d031      	beq.n	800334e <HAL_DMA_Abort+0x422>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a26      	ldr	r2, [pc, #152]	@ (8003388 <HAL_DMA_Abort+0x45c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d02c      	beq.n	800334e <HAL_DMA_Abort+0x422>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a24      	ldr	r2, [pc, #144]	@ (800338c <HAL_DMA_Abort+0x460>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d027      	beq.n	800334e <HAL_DMA_Abort+0x422>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a23      	ldr	r2, [pc, #140]	@ (8003390 <HAL_DMA_Abort+0x464>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d022      	beq.n	800334e <HAL_DMA_Abort+0x422>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a21      	ldr	r2, [pc, #132]	@ (8003394 <HAL_DMA_Abort+0x468>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d01d      	beq.n	800334e <HAL_DMA_Abort+0x422>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a20      	ldr	r2, [pc, #128]	@ (8003398 <HAL_DMA_Abort+0x46c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d018      	beq.n	800334e <HAL_DMA_Abort+0x422>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a1e      	ldr	r2, [pc, #120]	@ (800339c <HAL_DMA_Abort+0x470>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d013      	beq.n	800334e <HAL_DMA_Abort+0x422>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a1d      	ldr	r2, [pc, #116]	@ (80033a0 <HAL_DMA_Abort+0x474>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d00e      	beq.n	800334e <HAL_DMA_Abort+0x422>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a1b      	ldr	r2, [pc, #108]	@ (80033a4 <HAL_DMA_Abort+0x478>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d009      	beq.n	800334e <HAL_DMA_Abort+0x422>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a1a      	ldr	r2, [pc, #104]	@ (80033a8 <HAL_DMA_Abort+0x47c>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d004      	beq.n	800334e <HAL_DMA_Abort+0x422>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a18      	ldr	r2, [pc, #96]	@ (80033ac <HAL_DMA_Abort+0x480>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d101      	bne.n	8003352 <HAL_DMA_Abort+0x426>
 800334e:	2301      	movs	r3, #1
 8003350:	e000      	b.n	8003354 <HAL_DMA_Abort+0x428>
 8003352:	2300      	movs	r3, #0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d02b      	beq.n	80033b0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800335c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003362:	f003 031f 	and.w	r3, r3, #31
 8003366:	223f      	movs	r2, #63	@ 0x3f
 8003368:	409a      	lsls	r2, r3
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	609a      	str	r2, [r3, #8]
 800336e:	e02a      	b.n	80033c6 <HAL_DMA_Abort+0x49a>
 8003370:	40020010 	.word	0x40020010
 8003374:	40020028 	.word	0x40020028
 8003378:	40020040 	.word	0x40020040
 800337c:	40020058 	.word	0x40020058
 8003380:	40020070 	.word	0x40020070
 8003384:	40020088 	.word	0x40020088
 8003388:	400200a0 	.word	0x400200a0
 800338c:	400200b8 	.word	0x400200b8
 8003390:	40020410 	.word	0x40020410
 8003394:	40020428 	.word	0x40020428
 8003398:	40020440 	.word	0x40020440
 800339c:	40020458 	.word	0x40020458
 80033a0:	40020470 	.word	0x40020470
 80033a4:	40020488 	.word	0x40020488
 80033a8:	400204a0 	.word	0x400204a0
 80033ac:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ba:	f003 031f 	and.w	r3, r3, #31
 80033be:	2201      	movs	r2, #1
 80033c0:	409a      	lsls	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a4f      	ldr	r2, [pc, #316]	@ (8003508 <HAL_DMA_Abort+0x5dc>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d072      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a4d      	ldr	r2, [pc, #308]	@ (800350c <HAL_DMA_Abort+0x5e0>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d06d      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a4c      	ldr	r2, [pc, #304]	@ (8003510 <HAL_DMA_Abort+0x5e4>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d068      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a4a      	ldr	r2, [pc, #296]	@ (8003514 <HAL_DMA_Abort+0x5e8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d063      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a49      	ldr	r2, [pc, #292]	@ (8003518 <HAL_DMA_Abort+0x5ec>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d05e      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a47      	ldr	r2, [pc, #284]	@ (800351c <HAL_DMA_Abort+0x5f0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d059      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a46      	ldr	r2, [pc, #280]	@ (8003520 <HAL_DMA_Abort+0x5f4>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d054      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a44      	ldr	r2, [pc, #272]	@ (8003524 <HAL_DMA_Abort+0x5f8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d04f      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a43      	ldr	r2, [pc, #268]	@ (8003528 <HAL_DMA_Abort+0x5fc>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d04a      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a41      	ldr	r2, [pc, #260]	@ (800352c <HAL_DMA_Abort+0x600>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d045      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a40      	ldr	r2, [pc, #256]	@ (8003530 <HAL_DMA_Abort+0x604>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d040      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a3e      	ldr	r2, [pc, #248]	@ (8003534 <HAL_DMA_Abort+0x608>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d03b      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a3d      	ldr	r2, [pc, #244]	@ (8003538 <HAL_DMA_Abort+0x60c>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d036      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a3b      	ldr	r2, [pc, #236]	@ (800353c <HAL_DMA_Abort+0x610>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d031      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a3a      	ldr	r2, [pc, #232]	@ (8003540 <HAL_DMA_Abort+0x614>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d02c      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a38      	ldr	r2, [pc, #224]	@ (8003544 <HAL_DMA_Abort+0x618>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d027      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a37      	ldr	r2, [pc, #220]	@ (8003548 <HAL_DMA_Abort+0x61c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d022      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a35      	ldr	r2, [pc, #212]	@ (800354c <HAL_DMA_Abort+0x620>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d01d      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a34      	ldr	r2, [pc, #208]	@ (8003550 <HAL_DMA_Abort+0x624>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d018      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a32      	ldr	r2, [pc, #200]	@ (8003554 <HAL_DMA_Abort+0x628>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d013      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a31      	ldr	r2, [pc, #196]	@ (8003558 <HAL_DMA_Abort+0x62c>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d00e      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a2f      	ldr	r2, [pc, #188]	@ (800355c <HAL_DMA_Abort+0x630>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d009      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a2e      	ldr	r2, [pc, #184]	@ (8003560 <HAL_DMA_Abort+0x634>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d004      	beq.n	80034b6 <HAL_DMA_Abort+0x58a>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a2c      	ldr	r2, [pc, #176]	@ (8003564 <HAL_DMA_Abort+0x638>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d101      	bne.n	80034ba <HAL_DMA_Abort+0x58e>
 80034b6:	2301      	movs	r3, #1
 80034b8:	e000      	b.n	80034bc <HAL_DMA_Abort+0x590>
 80034ba:	2300      	movs	r3, #0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d015      	beq.n	80034ec <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80034c8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00c      	beq.n	80034ec <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034e0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80034ea:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3718      	adds	r7, #24
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40020010 	.word	0x40020010
 800350c:	40020028 	.word	0x40020028
 8003510:	40020040 	.word	0x40020040
 8003514:	40020058 	.word	0x40020058
 8003518:	40020070 	.word	0x40020070
 800351c:	40020088 	.word	0x40020088
 8003520:	400200a0 	.word	0x400200a0
 8003524:	400200b8 	.word	0x400200b8
 8003528:	40020410 	.word	0x40020410
 800352c:	40020428 	.word	0x40020428
 8003530:	40020440 	.word	0x40020440
 8003534:	40020458 	.word	0x40020458
 8003538:	40020470 	.word	0x40020470
 800353c:	40020488 	.word	0x40020488
 8003540:	400204a0 	.word	0x400204a0
 8003544:	400204b8 	.word	0x400204b8
 8003548:	58025408 	.word	0x58025408
 800354c:	5802541c 	.word	0x5802541c
 8003550:	58025430 	.word	0x58025430
 8003554:	58025444 	.word	0x58025444
 8003558:	58025458 	.word	0x58025458
 800355c:	5802546c 	.word	0x5802546c
 8003560:	58025480 	.word	0x58025480
 8003564:	58025494 	.word	0x58025494

08003568 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e237      	b.n	80039ea <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d004      	beq.n	8003590 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2280      	movs	r2, #128	@ 0x80
 800358a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e22c      	b.n	80039ea <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a5c      	ldr	r2, [pc, #368]	@ (8003708 <HAL_DMA_Abort_IT+0x1a0>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d04a      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a5b      	ldr	r2, [pc, #364]	@ (800370c <HAL_DMA_Abort_IT+0x1a4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d045      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a59      	ldr	r2, [pc, #356]	@ (8003710 <HAL_DMA_Abort_IT+0x1a8>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d040      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a58      	ldr	r2, [pc, #352]	@ (8003714 <HAL_DMA_Abort_IT+0x1ac>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d03b      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a56      	ldr	r2, [pc, #344]	@ (8003718 <HAL_DMA_Abort_IT+0x1b0>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d036      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a55      	ldr	r2, [pc, #340]	@ (800371c <HAL_DMA_Abort_IT+0x1b4>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d031      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a53      	ldr	r2, [pc, #332]	@ (8003720 <HAL_DMA_Abort_IT+0x1b8>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d02c      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a52      	ldr	r2, [pc, #328]	@ (8003724 <HAL_DMA_Abort_IT+0x1bc>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d027      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a50      	ldr	r2, [pc, #320]	@ (8003728 <HAL_DMA_Abort_IT+0x1c0>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d022      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a4f      	ldr	r2, [pc, #316]	@ (800372c <HAL_DMA_Abort_IT+0x1c4>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d01d      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a4d      	ldr	r2, [pc, #308]	@ (8003730 <HAL_DMA_Abort_IT+0x1c8>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d018      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a4c      	ldr	r2, [pc, #304]	@ (8003734 <HAL_DMA_Abort_IT+0x1cc>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d013      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a4a      	ldr	r2, [pc, #296]	@ (8003738 <HAL_DMA_Abort_IT+0x1d0>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d00e      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a49      	ldr	r2, [pc, #292]	@ (800373c <HAL_DMA_Abort_IT+0x1d4>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d009      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a47      	ldr	r2, [pc, #284]	@ (8003740 <HAL_DMA_Abort_IT+0x1d8>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d004      	beq.n	8003630 <HAL_DMA_Abort_IT+0xc8>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a46      	ldr	r2, [pc, #280]	@ (8003744 <HAL_DMA_Abort_IT+0x1dc>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d101      	bne.n	8003634 <HAL_DMA_Abort_IT+0xcc>
 8003630:	2301      	movs	r3, #1
 8003632:	e000      	b.n	8003636 <HAL_DMA_Abort_IT+0xce>
 8003634:	2300      	movs	r3, #0
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 8086 	beq.w	8003748 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2204      	movs	r2, #4
 8003640:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a2f      	ldr	r2, [pc, #188]	@ (8003708 <HAL_DMA_Abort_IT+0x1a0>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d04a      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a2e      	ldr	r2, [pc, #184]	@ (800370c <HAL_DMA_Abort_IT+0x1a4>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d045      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a2c      	ldr	r2, [pc, #176]	@ (8003710 <HAL_DMA_Abort_IT+0x1a8>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d040      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a2b      	ldr	r2, [pc, #172]	@ (8003714 <HAL_DMA_Abort_IT+0x1ac>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d03b      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a29      	ldr	r2, [pc, #164]	@ (8003718 <HAL_DMA_Abort_IT+0x1b0>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d036      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a28      	ldr	r2, [pc, #160]	@ (800371c <HAL_DMA_Abort_IT+0x1b4>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d031      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a26      	ldr	r2, [pc, #152]	@ (8003720 <HAL_DMA_Abort_IT+0x1b8>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d02c      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a25      	ldr	r2, [pc, #148]	@ (8003724 <HAL_DMA_Abort_IT+0x1bc>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d027      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a23      	ldr	r2, [pc, #140]	@ (8003728 <HAL_DMA_Abort_IT+0x1c0>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d022      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a22      	ldr	r2, [pc, #136]	@ (800372c <HAL_DMA_Abort_IT+0x1c4>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d01d      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a20      	ldr	r2, [pc, #128]	@ (8003730 <HAL_DMA_Abort_IT+0x1c8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d018      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003734 <HAL_DMA_Abort_IT+0x1cc>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d013      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003738 <HAL_DMA_Abort_IT+0x1d0>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d00e      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a1c      	ldr	r2, [pc, #112]	@ (800373c <HAL_DMA_Abort_IT+0x1d4>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d009      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a1a      	ldr	r2, [pc, #104]	@ (8003740 <HAL_DMA_Abort_IT+0x1d8>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d004      	beq.n	80036e4 <HAL_DMA_Abort_IT+0x17c>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a19      	ldr	r2, [pc, #100]	@ (8003744 <HAL_DMA_Abort_IT+0x1dc>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d108      	bne.n	80036f6 <HAL_DMA_Abort_IT+0x18e>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f022 0201 	bic.w	r2, r2, #1
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	e178      	b.n	80039e8 <HAL_DMA_Abort_IT+0x480>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0201 	bic.w	r2, r2, #1
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	e16f      	b.n	80039e8 <HAL_DMA_Abort_IT+0x480>
 8003708:	40020010 	.word	0x40020010
 800370c:	40020028 	.word	0x40020028
 8003710:	40020040 	.word	0x40020040
 8003714:	40020058 	.word	0x40020058
 8003718:	40020070 	.word	0x40020070
 800371c:	40020088 	.word	0x40020088
 8003720:	400200a0 	.word	0x400200a0
 8003724:	400200b8 	.word	0x400200b8
 8003728:	40020410 	.word	0x40020410
 800372c:	40020428 	.word	0x40020428
 8003730:	40020440 	.word	0x40020440
 8003734:	40020458 	.word	0x40020458
 8003738:	40020470 	.word	0x40020470
 800373c:	40020488 	.word	0x40020488
 8003740:	400204a0 	.word	0x400204a0
 8003744:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 020e 	bic.w	r2, r2, #14
 8003756:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a6c      	ldr	r2, [pc, #432]	@ (8003910 <HAL_DMA_Abort_IT+0x3a8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d04a      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a6b      	ldr	r2, [pc, #428]	@ (8003914 <HAL_DMA_Abort_IT+0x3ac>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d045      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a69      	ldr	r2, [pc, #420]	@ (8003918 <HAL_DMA_Abort_IT+0x3b0>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d040      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a68      	ldr	r2, [pc, #416]	@ (800391c <HAL_DMA_Abort_IT+0x3b4>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d03b      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a66      	ldr	r2, [pc, #408]	@ (8003920 <HAL_DMA_Abort_IT+0x3b8>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d036      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a65      	ldr	r2, [pc, #404]	@ (8003924 <HAL_DMA_Abort_IT+0x3bc>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d031      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a63      	ldr	r2, [pc, #396]	@ (8003928 <HAL_DMA_Abort_IT+0x3c0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d02c      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a62      	ldr	r2, [pc, #392]	@ (800392c <HAL_DMA_Abort_IT+0x3c4>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d027      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a60      	ldr	r2, [pc, #384]	@ (8003930 <HAL_DMA_Abort_IT+0x3c8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d022      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a5f      	ldr	r2, [pc, #380]	@ (8003934 <HAL_DMA_Abort_IT+0x3cc>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d01d      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a5d      	ldr	r2, [pc, #372]	@ (8003938 <HAL_DMA_Abort_IT+0x3d0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d018      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a5c      	ldr	r2, [pc, #368]	@ (800393c <HAL_DMA_Abort_IT+0x3d4>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d013      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a5a      	ldr	r2, [pc, #360]	@ (8003940 <HAL_DMA_Abort_IT+0x3d8>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d00e      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a59      	ldr	r2, [pc, #356]	@ (8003944 <HAL_DMA_Abort_IT+0x3dc>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d009      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a57      	ldr	r2, [pc, #348]	@ (8003948 <HAL_DMA_Abort_IT+0x3e0>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d004      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x290>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a56      	ldr	r2, [pc, #344]	@ (800394c <HAL_DMA_Abort_IT+0x3e4>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d108      	bne.n	800380a <HAL_DMA_Abort_IT+0x2a2>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0201 	bic.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]
 8003808:	e007      	b.n	800381a <HAL_DMA_Abort_IT+0x2b2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 0201 	bic.w	r2, r2, #1
 8003818:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a3c      	ldr	r2, [pc, #240]	@ (8003910 <HAL_DMA_Abort_IT+0x3a8>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d072      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a3a      	ldr	r2, [pc, #232]	@ (8003914 <HAL_DMA_Abort_IT+0x3ac>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d06d      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a39      	ldr	r2, [pc, #228]	@ (8003918 <HAL_DMA_Abort_IT+0x3b0>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d068      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a37      	ldr	r2, [pc, #220]	@ (800391c <HAL_DMA_Abort_IT+0x3b4>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d063      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a36      	ldr	r2, [pc, #216]	@ (8003920 <HAL_DMA_Abort_IT+0x3b8>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d05e      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a34      	ldr	r2, [pc, #208]	@ (8003924 <HAL_DMA_Abort_IT+0x3bc>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d059      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a33      	ldr	r2, [pc, #204]	@ (8003928 <HAL_DMA_Abort_IT+0x3c0>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d054      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a31      	ldr	r2, [pc, #196]	@ (800392c <HAL_DMA_Abort_IT+0x3c4>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d04f      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a30      	ldr	r2, [pc, #192]	@ (8003930 <HAL_DMA_Abort_IT+0x3c8>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d04a      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a2e      	ldr	r2, [pc, #184]	@ (8003934 <HAL_DMA_Abort_IT+0x3cc>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d045      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a2d      	ldr	r2, [pc, #180]	@ (8003938 <HAL_DMA_Abort_IT+0x3d0>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d040      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a2b      	ldr	r2, [pc, #172]	@ (800393c <HAL_DMA_Abort_IT+0x3d4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d03b      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a2a      	ldr	r2, [pc, #168]	@ (8003940 <HAL_DMA_Abort_IT+0x3d8>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d036      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a28      	ldr	r2, [pc, #160]	@ (8003944 <HAL_DMA_Abort_IT+0x3dc>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d031      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a27      	ldr	r2, [pc, #156]	@ (8003948 <HAL_DMA_Abort_IT+0x3e0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d02c      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a25      	ldr	r2, [pc, #148]	@ (800394c <HAL_DMA_Abort_IT+0x3e4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d027      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a24      	ldr	r2, [pc, #144]	@ (8003950 <HAL_DMA_Abort_IT+0x3e8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d022      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a22      	ldr	r2, [pc, #136]	@ (8003954 <HAL_DMA_Abort_IT+0x3ec>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d01d      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a21      	ldr	r2, [pc, #132]	@ (8003958 <HAL_DMA_Abort_IT+0x3f0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d018      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a1f      	ldr	r2, [pc, #124]	@ (800395c <HAL_DMA_Abort_IT+0x3f4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d013      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a1e      	ldr	r2, [pc, #120]	@ (8003960 <HAL_DMA_Abort_IT+0x3f8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d00e      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a1c      	ldr	r2, [pc, #112]	@ (8003964 <HAL_DMA_Abort_IT+0x3fc>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d009      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a1b      	ldr	r2, [pc, #108]	@ (8003968 <HAL_DMA_Abort_IT+0x400>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d004      	beq.n	800390a <HAL_DMA_Abort_IT+0x3a2>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a19      	ldr	r2, [pc, #100]	@ (800396c <HAL_DMA_Abort_IT+0x404>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d132      	bne.n	8003970 <HAL_DMA_Abort_IT+0x408>
 800390a:	2301      	movs	r3, #1
 800390c:	e031      	b.n	8003972 <HAL_DMA_Abort_IT+0x40a>
 800390e:	bf00      	nop
 8003910:	40020010 	.word	0x40020010
 8003914:	40020028 	.word	0x40020028
 8003918:	40020040 	.word	0x40020040
 800391c:	40020058 	.word	0x40020058
 8003920:	40020070 	.word	0x40020070
 8003924:	40020088 	.word	0x40020088
 8003928:	400200a0 	.word	0x400200a0
 800392c:	400200b8 	.word	0x400200b8
 8003930:	40020410 	.word	0x40020410
 8003934:	40020428 	.word	0x40020428
 8003938:	40020440 	.word	0x40020440
 800393c:	40020458 	.word	0x40020458
 8003940:	40020470 	.word	0x40020470
 8003944:	40020488 	.word	0x40020488
 8003948:	400204a0 	.word	0x400204a0
 800394c:	400204b8 	.word	0x400204b8
 8003950:	58025408 	.word	0x58025408
 8003954:	5802541c 	.word	0x5802541c
 8003958:	58025430 	.word	0x58025430
 800395c:	58025444 	.word	0x58025444
 8003960:	58025458 	.word	0x58025458
 8003964:	5802546c 	.word	0x5802546c
 8003968:	58025480 	.word	0x58025480
 800396c:	58025494 	.word	0x58025494
 8003970:	2300      	movs	r3, #0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d028      	beq.n	80039c8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003980:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003984:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800398a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003990:	f003 031f 	and.w	r3, r3, #31
 8003994:	2201      	movs	r2, #1
 8003996:	409a      	lsls	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80039a4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00c      	beq.n	80039c8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039bc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80039c6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop

080039f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b089      	sub	sp, #36	@ 0x24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80039fe:	2300      	movs	r3, #0
 8003a00:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003a02:	4b89      	ldr	r3, [pc, #548]	@ (8003c28 <HAL_GPIO_Init+0x234>)
 8003a04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a06:	e194      	b.n	8003d32 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	2101      	movs	r1, #1
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	fa01 f303 	lsl.w	r3, r1, r3
 8003a14:	4013      	ands	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 8186 	beq.w	8003d2c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f003 0303 	and.w	r3, r3, #3
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d005      	beq.n	8003a38 <HAL_GPIO_Init+0x44>
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 0303 	and.w	r3, r3, #3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d130      	bne.n	8003a9a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	2203      	movs	r2, #3
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	43db      	mvns	r3, r3
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	68da      	ldr	r2, [r3, #12]
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a6e:	2201      	movs	r2, #1
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	fa02 f303 	lsl.w	r3, r2, r3
 8003a76:	43db      	mvns	r3, r3
 8003a78:	69ba      	ldr	r2, [r7, #24]
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	091b      	lsrs	r3, r3, #4
 8003a84:	f003 0201 	and.w	r2, r3, #1
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f003 0303 	and.w	r3, r3, #3
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d017      	beq.n	8003ad6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	4013      	ands	r3, r2
 8003abc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	689a      	ldr	r2, [r3, #8]
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	69ba      	ldr	r2, [r7, #24]
 8003ad4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f003 0303 	and.w	r3, r3, #3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d123      	bne.n	8003b2a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	08da      	lsrs	r2, r3, #3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	3208      	adds	r2, #8
 8003aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	f003 0307 	and.w	r3, r3, #7
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	220f      	movs	r2, #15
 8003afa:	fa02 f303 	lsl.w	r3, r2, r3
 8003afe:	43db      	mvns	r3, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	4013      	ands	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	691a      	ldr	r2, [r3, #16]
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	08da      	lsrs	r2, r3, #3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3208      	adds	r2, #8
 8003b24:	69b9      	ldr	r1, [r7, #24]
 8003b26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	005b      	lsls	r3, r3, #1
 8003b34:	2203      	movs	r2, #3
 8003b36:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3a:	43db      	mvns	r3, r3
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	4013      	ands	r3, r2
 8003b40:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f003 0203 	and.w	r2, r3, #3
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	69ba      	ldr	r2, [r7, #24]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 80e0 	beq.w	8003d2c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b6c:	4b2f      	ldr	r3, [pc, #188]	@ (8003c2c <HAL_GPIO_Init+0x238>)
 8003b6e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8003b72:	4a2e      	ldr	r2, [pc, #184]	@ (8003c2c <HAL_GPIO_Init+0x238>)
 8003b74:	f043 0302 	orr.w	r3, r3, #2
 8003b78:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8003b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003c2c <HAL_GPIO_Init+0x238>)
 8003b7e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	60fb      	str	r3, [r7, #12]
 8003b88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b8a:	4a29      	ldr	r2, [pc, #164]	@ (8003c30 <HAL_GPIO_Init+0x23c>)
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	089b      	lsrs	r3, r3, #2
 8003b90:	3302      	adds	r3, #2
 8003b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	f003 0303 	and.w	r3, r3, #3
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	220f      	movs	r2, #15
 8003ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	4013      	ands	r3, r2
 8003bac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a20      	ldr	r2, [pc, #128]	@ (8003c34 <HAL_GPIO_Init+0x240>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d052      	beq.n	8003c5c <HAL_GPIO_Init+0x268>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a1f      	ldr	r2, [pc, #124]	@ (8003c38 <HAL_GPIO_Init+0x244>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d031      	beq.n	8003c22 <HAL_GPIO_Init+0x22e>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a1e      	ldr	r2, [pc, #120]	@ (8003c3c <HAL_GPIO_Init+0x248>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d02b      	beq.n	8003c1e <HAL_GPIO_Init+0x22a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c40 <HAL_GPIO_Init+0x24c>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d025      	beq.n	8003c1a <HAL_GPIO_Init+0x226>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8003c44 <HAL_GPIO_Init+0x250>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d01f      	beq.n	8003c16 <HAL_GPIO_Init+0x222>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a1b      	ldr	r2, [pc, #108]	@ (8003c48 <HAL_GPIO_Init+0x254>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d019      	beq.n	8003c12 <HAL_GPIO_Init+0x21e>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a1a      	ldr	r2, [pc, #104]	@ (8003c4c <HAL_GPIO_Init+0x258>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d013      	beq.n	8003c0e <HAL_GPIO_Init+0x21a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a19      	ldr	r2, [pc, #100]	@ (8003c50 <HAL_GPIO_Init+0x25c>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d00d      	beq.n	8003c0a <HAL_GPIO_Init+0x216>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a18      	ldr	r2, [pc, #96]	@ (8003c54 <HAL_GPIO_Init+0x260>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d007      	beq.n	8003c06 <HAL_GPIO_Init+0x212>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a17      	ldr	r2, [pc, #92]	@ (8003c58 <HAL_GPIO_Init+0x264>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d101      	bne.n	8003c02 <HAL_GPIO_Init+0x20e>
 8003bfe:	2309      	movs	r3, #9
 8003c00:	e02d      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c02:	230a      	movs	r3, #10
 8003c04:	e02b      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c06:	2308      	movs	r3, #8
 8003c08:	e029      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c0a:	2307      	movs	r3, #7
 8003c0c:	e027      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c0e:	2306      	movs	r3, #6
 8003c10:	e025      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c12:	2305      	movs	r3, #5
 8003c14:	e023      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c16:	2304      	movs	r3, #4
 8003c18:	e021      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e01f      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c1e:	2302      	movs	r3, #2
 8003c20:	e01d      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c22:	2301      	movs	r3, #1
 8003c24:	e01b      	b.n	8003c5e <HAL_GPIO_Init+0x26a>
 8003c26:	bf00      	nop
 8003c28:	58000080 	.word	0x58000080
 8003c2c:	58024400 	.word	0x58024400
 8003c30:	58000400 	.word	0x58000400
 8003c34:	58020000 	.word	0x58020000
 8003c38:	58020400 	.word	0x58020400
 8003c3c:	58020800 	.word	0x58020800
 8003c40:	58020c00 	.word	0x58020c00
 8003c44:	58021000 	.word	0x58021000
 8003c48:	58021400 	.word	0x58021400
 8003c4c:	58021800 	.word	0x58021800
 8003c50:	58021c00 	.word	0x58021c00
 8003c54:	58022000 	.word	0x58022000
 8003c58:	58022400 	.word	0x58022400
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	69fa      	ldr	r2, [r7, #28]
 8003c60:	f002 0203 	and.w	r2, r2, #3
 8003c64:	0092      	lsls	r2, r2, #2
 8003c66:	4093      	lsls	r3, r2
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c6e:	4938      	ldr	r1, [pc, #224]	@ (8003d50 <HAL_GPIO_Init+0x35c>)
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	089b      	lsrs	r3, r3, #2
 8003c74:	3302      	adds	r3, #2
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	43db      	mvns	r3, r3
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d003      	beq.n	8003ca2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003c9a:	69ba      	ldr	r2, [r7, #24]
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003ca2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003caa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	43db      	mvns	r3, r3
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d003      	beq.n	8003cd0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003cd0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	43db      	mvns	r3, r3
 8003ce2:	69ba      	ldr	r2, [r7, #24]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d003      	beq.n	8003cfc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	3301      	adds	r3, #1
 8003d30:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	fa22 f303 	lsr.w	r3, r2, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f47f ae63 	bne.w	8003a08 <HAL_GPIO_Init+0x14>
  }
}
 8003d42:	bf00      	nop
 8003d44:	bf00      	nop
 8003d46:	3724      	adds	r7, #36	@ 0x24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	58000400 	.word	0x58000400

08003d54 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b087      	sub	sp, #28
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003d62:	4b75      	ldr	r3, [pc, #468]	@ (8003f38 <HAL_GPIO_DeInit+0x1e4>)
 8003d64:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8003d66:	e0d9      	b.n	8003f1c <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8003d68:	2201      	movs	r2, #1
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d70:	683a      	ldr	r2, [r7, #0]
 8003d72:	4013      	ands	r3, r2
 8003d74:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f000 80cc 	beq.w	8003f16 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003d7e:	4a6f      	ldr	r2, [pc, #444]	@ (8003f3c <HAL_GPIO_DeInit+0x1e8>)
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	089b      	lsrs	r3, r3, #2
 8003d84:	3302      	adds	r3, #2
 8003d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d8a:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	f003 0303 	and.w	r3, r3, #3
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	220f      	movs	r2, #15
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	68ba      	ldr	r2, [r7, #8]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a67      	ldr	r2, [pc, #412]	@ (8003f40 <HAL_GPIO_DeInit+0x1ec>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d037      	beq.n	8003e18 <HAL_GPIO_DeInit+0xc4>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a66      	ldr	r2, [pc, #408]	@ (8003f44 <HAL_GPIO_DeInit+0x1f0>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d031      	beq.n	8003e14 <HAL_GPIO_DeInit+0xc0>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a65      	ldr	r2, [pc, #404]	@ (8003f48 <HAL_GPIO_DeInit+0x1f4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d02b      	beq.n	8003e10 <HAL_GPIO_DeInit+0xbc>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a64      	ldr	r2, [pc, #400]	@ (8003f4c <HAL_GPIO_DeInit+0x1f8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d025      	beq.n	8003e0c <HAL_GPIO_DeInit+0xb8>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a63      	ldr	r2, [pc, #396]	@ (8003f50 <HAL_GPIO_DeInit+0x1fc>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d01f      	beq.n	8003e08 <HAL_GPIO_DeInit+0xb4>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a62      	ldr	r2, [pc, #392]	@ (8003f54 <HAL_GPIO_DeInit+0x200>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d019      	beq.n	8003e04 <HAL_GPIO_DeInit+0xb0>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a61      	ldr	r2, [pc, #388]	@ (8003f58 <HAL_GPIO_DeInit+0x204>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d013      	beq.n	8003e00 <HAL_GPIO_DeInit+0xac>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a60      	ldr	r2, [pc, #384]	@ (8003f5c <HAL_GPIO_DeInit+0x208>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d00d      	beq.n	8003dfc <HAL_GPIO_DeInit+0xa8>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a5f      	ldr	r2, [pc, #380]	@ (8003f60 <HAL_GPIO_DeInit+0x20c>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d007      	beq.n	8003df8 <HAL_GPIO_DeInit+0xa4>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a5e      	ldr	r2, [pc, #376]	@ (8003f64 <HAL_GPIO_DeInit+0x210>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d101      	bne.n	8003df4 <HAL_GPIO_DeInit+0xa0>
 8003df0:	2309      	movs	r3, #9
 8003df2:	e012      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003df4:	230a      	movs	r3, #10
 8003df6:	e010      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003df8:	2308      	movs	r3, #8
 8003dfa:	e00e      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003dfc:	2307      	movs	r3, #7
 8003dfe:	e00c      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003e00:	2306      	movs	r3, #6
 8003e02:	e00a      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003e04:	2305      	movs	r3, #5
 8003e06:	e008      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003e08:	2304      	movs	r3, #4
 8003e0a:	e006      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e004      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003e10:	2302      	movs	r3, #2
 8003e12:	e002      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003e14:	2301      	movs	r3, #1
 8003e16:	e000      	b.n	8003e1a <HAL_GPIO_DeInit+0xc6>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	f002 0203 	and.w	r2, r2, #3
 8003e20:	0092      	lsls	r2, r2, #2
 8003e22:	4093      	lsls	r3, r2
 8003e24:	68ba      	ldr	r2, [r7, #8]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d136      	bne.n	8003e98 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	43db      	mvns	r3, r3
 8003e32:	401a      	ands	r2, r3
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	401a      	ands	r2, r3
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003e46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e4a:	685a      	ldr	r2, [r3, #4]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	43db      	mvns	r3, r3
 8003e50:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e54:	4013      	ands	r3, r2
 8003e56:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003e58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	43db      	mvns	r3, r3
 8003e62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e66:	4013      	ands	r3, r2
 8003e68:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f003 0303 	and.w	r3, r3, #3
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	220f      	movs	r2, #15
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003e7a:	4a30      	ldr	r2, [pc, #192]	@ (8003f3c <HAL_GPIO_DeInit+0x1e8>)
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	089b      	lsrs	r3, r3, #2
 8003e80:	3302      	adds	r3, #2
 8003e82:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	43da      	mvns	r2, r3
 8003e8a:	482c      	ldr	r0, [pc, #176]	@ (8003f3c <HAL_GPIO_DeInit+0x1e8>)
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	089b      	lsrs	r3, r3, #2
 8003e90:	400a      	ands	r2, r1
 8003e92:	3302      	adds	r3, #2
 8003e94:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	2103      	movs	r1, #3
 8003ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	08da      	lsrs	r2, r3, #3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	3208      	adds	r2, #8
 8003eb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f003 0307 	and.w	r3, r3, #7
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	220f      	movs	r2, #15
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	08d2      	lsrs	r2, r2, #3
 8003ecc:	4019      	ands	r1, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	3208      	adds	r2, #8
 8003ed2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	2103      	movs	r1, #3
 8003ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee4:	43db      	mvns	r3, r3
 8003ee6:	401a      	ands	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	401a      	ands	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689a      	ldr	r2, [r3, #8]
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	005b      	lsls	r3, r3, #1
 8003f08:	2103      	movs	r1, #3
 8003f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	401a      	ands	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	609a      	str	r2, [r3, #8]
    }

    position++;
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	fa22 f303 	lsr.w	r3, r2, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f47f af1f 	bne.w	8003d68 <HAL_GPIO_DeInit+0x14>
  }
}
 8003f2a:	bf00      	nop
 8003f2c:	bf00      	nop
 8003f2e:	371c      	adds	r7, #28
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	58000080 	.word	0x58000080
 8003f3c:	58000400 	.word	0x58000400
 8003f40:	58020000 	.word	0x58020000
 8003f44:	58020400 	.word	0x58020400
 8003f48:	58020800 	.word	0x58020800
 8003f4c:	58020c00 	.word	0x58020c00
 8003f50:	58021000 	.word	0x58021000
 8003f54:	58021400 	.word	0x58021400
 8003f58:	58021800 	.word	0x58021800
 8003f5c:	58021c00 	.word	0x58021c00
 8003f60:	58022000 	.word	0x58022000
 8003f64:	58022400 	.word	0x58022400

08003f68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	460b      	mov	r3, r1
 8003f72:	807b      	strh	r3, [r7, #2]
 8003f74:	4613      	mov	r3, r2
 8003f76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f78:	787b      	ldrb	r3, [r7, #1]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d003      	beq.n	8003f86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f7e:	887a      	ldrh	r2, [r7, #2]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003f84:	e003      	b.n	8003f8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003f86:	887b      	ldrh	r3, [r7, #2]
 8003f88:	041a      	lsls	r2, r3, #16
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	619a      	str	r2, [r3, #24]
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
	...

08003f9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d101      	bne.n	8003fae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e08b      	b.n	80040c6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d106      	bne.n	8003fc8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f7fc fc68 	bl	8000898 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2224      	movs	r2, #36	@ 0x24
 8003fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 0201 	bic.w	r2, r2, #1
 8003fde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003fec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ffc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d107      	bne.n	8004016 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	689a      	ldr	r2, [r3, #8]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004012:	609a      	str	r2, [r3, #8]
 8004014:	e006      	b.n	8004024 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	689a      	ldr	r2, [r3, #8]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004022:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	2b02      	cmp	r3, #2
 800402a:	d108      	bne.n	800403e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800403a:	605a      	str	r2, [r3, #4]
 800403c:	e007      	b.n	800404e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800404c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	6859      	ldr	r1, [r3, #4]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	4b1d      	ldr	r3, [pc, #116]	@ (80040d0 <HAL_I2C_Init+0x134>)
 800405a:	430b      	orrs	r3, r1
 800405c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68da      	ldr	r2, [r3, #12]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800406c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	691a      	ldr	r2, [r3, #16]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	69d9      	ldr	r1, [r3, #28]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a1a      	ldr	r2, [r3, #32]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	430a      	orrs	r2, r1
 8004096:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f042 0201 	orr.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2220      	movs	r2, #32
 80040b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	02008000 	.word	0x02008000

080040d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b20      	cmp	r3, #32
 80040e8:	d138      	bne.n	800415c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d101      	bne.n	80040f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e032      	b.n	800415e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2224      	movs	r2, #36	@ 0x24
 8004104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0201 	bic.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004126:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	6819      	ldr	r1, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	430a      	orrs	r2, r1
 8004136:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f042 0201 	orr.w	r2, r2, #1
 8004146:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2220      	movs	r2, #32
 800414c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004158:	2300      	movs	r3, #0
 800415a:	e000      	b.n	800415e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800415c:	2302      	movs	r3, #2
  }
}
 800415e:	4618      	mov	r0, r3
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr

0800416a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800416a:	b480      	push	{r7}
 800416c:	b085      	sub	sp, #20
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
 8004172:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b20      	cmp	r3, #32
 800417e:	d139      	bne.n	80041f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004186:	2b01      	cmp	r3, #1
 8004188:	d101      	bne.n	800418e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800418a:	2302      	movs	r3, #2
 800418c:	e033      	b.n	80041f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2201      	movs	r2, #1
 8004192:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2224      	movs	r2, #36	@ 0x24
 800419a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0201 	bic.w	r2, r2, #1
 80041ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80041bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	021b      	lsls	r3, r3, #8
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f042 0201 	orr.w	r2, r2, #1
 80041de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2220      	movs	r2, #32
 80041e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80041f0:	2300      	movs	r3, #0
 80041f2:	e000      	b.n	80041f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80041f4:	2302      	movs	r3, #2
  }
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3714      	adds	r7, #20
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
	...

08004204 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800420c:	4b29      	ldr	r3, [pc, #164]	@ (80042b4 <HAL_PWREx_ConfigSupply+0xb0>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	f003 0307 	and.w	r3, r3, #7
 8004214:	2b06      	cmp	r3, #6
 8004216:	d00a      	beq.n	800422e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004218:	4b26      	ldr	r3, [pc, #152]	@ (80042b4 <HAL_PWREx_ConfigSupply+0xb0>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	429a      	cmp	r2, r3
 8004224:	d001      	beq.n	800422a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e040      	b.n	80042ac <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	e03e      	b.n	80042ac <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800422e:	4b21      	ldr	r3, [pc, #132]	@ (80042b4 <HAL_PWREx_ConfigSupply+0xb0>)
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004236:	491f      	ldr	r1, [pc, #124]	@ (80042b4 <HAL_PWREx_ConfigSupply+0xb0>)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4313      	orrs	r3, r2
 800423c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800423e:	f7fe fcbd 	bl	8002bbc <HAL_GetTick>
 8004242:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004244:	e009      	b.n	800425a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004246:	f7fe fcb9 	bl	8002bbc <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004254:	d901      	bls.n	800425a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e028      	b.n	80042ac <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800425a:	4b16      	ldr	r3, [pc, #88]	@ (80042b4 <HAL_PWREx_ConfigSupply+0xb0>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004262:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004266:	d1ee      	bne.n	8004246 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b1e      	cmp	r3, #30
 800426c:	d008      	beq.n	8004280 <HAL_PWREx_ConfigSupply+0x7c>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b2e      	cmp	r3, #46	@ 0x2e
 8004272:	d005      	beq.n	8004280 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b1d      	cmp	r3, #29
 8004278:	d002      	beq.n	8004280 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b2d      	cmp	r3, #45	@ 0x2d
 800427e:	d114      	bne.n	80042aa <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004280:	f7fe fc9c 	bl	8002bbc <HAL_GetTick>
 8004284:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004286:	e009      	b.n	800429c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004288:	f7fe fc98 	bl	8002bbc <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004296:	d901      	bls.n	800429c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e007      	b.n	80042ac <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800429c:	4b05      	ldr	r3, [pc, #20]	@ (80042b4 <HAL_PWREx_ConfigSupply+0xb0>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042a8:	d1ee      	bne.n	8004288 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	58024800 	.word	0x58024800

080042b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b08c      	sub	sp, #48	@ 0x30
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d102      	bne.n	80042cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	f000 bc1f 	b.w	8004b0a <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f000 80b3 	beq.w	8004440 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042da:	4b95      	ldr	r3, [pc, #596]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80042e4:	4b92      	ldr	r3, [pc, #584]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80042e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80042ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ec:	2b10      	cmp	r3, #16
 80042ee:	d007      	beq.n	8004300 <HAL_RCC_OscConfig+0x48>
 80042f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f2:	2b18      	cmp	r3, #24
 80042f4:	d112      	bne.n	800431c <HAL_RCC_OscConfig+0x64>
 80042f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f8:	f003 0303 	and.w	r3, r3, #3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d10d      	bne.n	800431c <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004300:	4b8b      	ldr	r3, [pc, #556]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 8098 	beq.w	800443e <HAL_RCC_OscConfig+0x186>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	f040 8093 	bne.w	800443e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e3f6      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004324:	d106      	bne.n	8004334 <HAL_RCC_OscConfig+0x7c>
 8004326:	4b82      	ldr	r3, [pc, #520]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a81      	ldr	r2, [pc, #516]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800432c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004330:	6013      	str	r3, [r2, #0]
 8004332:	e058      	b.n	80043e6 <HAL_RCC_OscConfig+0x12e>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d112      	bne.n	8004362 <HAL_RCC_OscConfig+0xaa>
 800433c:	4b7c      	ldr	r3, [pc, #496]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a7b      	ldr	r2, [pc, #492]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004346:	6013      	str	r3, [r2, #0]
 8004348:	4b79      	ldr	r3, [pc, #484]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a78      	ldr	r2, [pc, #480]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800434e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004352:	6013      	str	r3, [r2, #0]
 8004354:	4b76      	ldr	r3, [pc, #472]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a75      	ldr	r2, [pc, #468]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800435a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800435e:	6013      	str	r3, [r2, #0]
 8004360:	e041      	b.n	80043e6 <HAL_RCC_OscConfig+0x12e>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800436a:	d112      	bne.n	8004392 <HAL_RCC_OscConfig+0xda>
 800436c:	4b70      	ldr	r3, [pc, #448]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a6f      	ldr	r2, [pc, #444]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004372:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004376:	6013      	str	r3, [r2, #0]
 8004378:	4b6d      	ldr	r3, [pc, #436]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a6c      	ldr	r2, [pc, #432]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800437e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004382:	6013      	str	r3, [r2, #0]
 8004384:	4b6a      	ldr	r3, [pc, #424]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a69      	ldr	r2, [pc, #420]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800438a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800438e:	6013      	str	r3, [r2, #0]
 8004390:	e029      	b.n	80043e6 <HAL_RCC_OscConfig+0x12e>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800439a:	d112      	bne.n	80043c2 <HAL_RCC_OscConfig+0x10a>
 800439c:	4b64      	ldr	r3, [pc, #400]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a63      	ldr	r2, [pc, #396]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043a6:	6013      	str	r3, [r2, #0]
 80043a8:	4b61      	ldr	r3, [pc, #388]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a60      	ldr	r2, [pc, #384]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043b2:	6013      	str	r3, [r2, #0]
 80043b4:	4b5e      	ldr	r3, [pc, #376]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a5d      	ldr	r2, [pc, #372]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043be:	6013      	str	r3, [r2, #0]
 80043c0:	e011      	b.n	80043e6 <HAL_RCC_OscConfig+0x12e>
 80043c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a5a      	ldr	r2, [pc, #360]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	4b58      	ldr	r3, [pc, #352]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a57      	ldr	r2, [pc, #348]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	4b55      	ldr	r3, [pc, #340]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a54      	ldr	r2, [pc, #336]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80043e0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80043e4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d013      	beq.n	8004416 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ee:	f7fe fbe5 	bl	8002bbc <HAL_GetTick>
 80043f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043f4:	e008      	b.n	8004408 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f6:	f7fe fbe1 	bl	8002bbc <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	2b64      	cmp	r3, #100	@ 0x64
 8004402:	d901      	bls.n	8004408 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e380      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004408:	4b49      	ldr	r3, [pc, #292]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d0f0      	beq.n	80043f6 <HAL_RCC_OscConfig+0x13e>
 8004414:	e014      	b.n	8004440 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004416:	f7fe fbd1 	bl	8002bbc <HAL_GetTick>
 800441a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800441c:	e008      	b.n	8004430 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800441e:	f7fe fbcd 	bl	8002bbc <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b64      	cmp	r3, #100	@ 0x64
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e36c      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004430:	4b3f      	ldr	r3, [pc, #252]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1f0      	bne.n	800441e <HAL_RCC_OscConfig+0x166>
 800443c:	e000      	b.n	8004440 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800443e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	2b00      	cmp	r3, #0
 800444a:	f000 808c 	beq.w	8004566 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800444e:	4b38      	ldr	r3, [pc, #224]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004456:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004458:	4b35      	ldr	r3, [pc, #212]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800445a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445c:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d007      	beq.n	8004474 <HAL_RCC_OscConfig+0x1bc>
 8004464:	6a3b      	ldr	r3, [r7, #32]
 8004466:	2b18      	cmp	r3, #24
 8004468:	d137      	bne.n	80044da <HAL_RCC_OscConfig+0x222>
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	f003 0303 	and.w	r3, r3, #3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d132      	bne.n	80044da <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004474:	4b2e      	ldr	r3, [pc, #184]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <HAL_RCC_OscConfig+0x1d4>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e33e      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800448c:	4b28      	ldr	r3, [pc, #160]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f023 0219 	bic.w	r2, r3, #25
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	4925      	ldr	r1, [pc, #148]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800449a:	4313      	orrs	r3, r2
 800449c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800449e:	f7fe fb8d 	bl	8002bbc <HAL_GetTick>
 80044a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044a4:	e008      	b.n	80044b8 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044a6:	f7fe fb89 	bl	8002bbc <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e328      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0304 	and.w	r3, r3, #4
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d0f0      	beq.n	80044a6 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	061b      	lsls	r3, r3, #24
 80044d2:	4917      	ldr	r1, [pc, #92]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044d8:	e045      	b.n	8004566 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d028      	beq.n	8004534 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80044e2:	4b13      	ldr	r3, [pc, #76]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f023 0219 	bic.w	r2, r3, #25
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	4910      	ldr	r1, [pc, #64]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f4:	f7fe fb62 	bl	8002bbc <HAL_GetTick>
 80044f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044fc:	f7fe fb5e 	bl	8002bbc <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e2fd      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800450e:	4b08      	ldr	r3, [pc, #32]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0304 	and.w	r3, r3, #4
 8004516:	2b00      	cmp	r3, #0
 8004518:	d0f0      	beq.n	80044fc <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800451a:	4b05      	ldr	r3, [pc, #20]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	061b      	lsls	r3, r3, #24
 8004528:	4901      	ldr	r1, [pc, #4]	@ (8004530 <HAL_RCC_OscConfig+0x278>)
 800452a:	4313      	orrs	r3, r2
 800452c:	604b      	str	r3, [r1, #4]
 800452e:	e01a      	b.n	8004566 <HAL_RCC_OscConfig+0x2ae>
 8004530:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004534:	4b97      	ldr	r3, [pc, #604]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a96      	ldr	r2, [pc, #600]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 800453a:	f023 0301 	bic.w	r3, r3, #1
 800453e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004540:	f7fe fb3c 	bl	8002bbc <HAL_GetTick>
 8004544:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004546:	e008      	b.n	800455a <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004548:	f7fe fb38 	bl	8002bbc <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	2b02      	cmp	r3, #2
 8004554:	d901      	bls.n	800455a <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e2d7      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800455a:	4b8e      	ldr	r3, [pc, #568]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0304 	and.w	r3, r3, #4
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1f0      	bne.n	8004548 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0310 	and.w	r3, r3, #16
 800456e:	2b00      	cmp	r3, #0
 8004570:	d06a      	beq.n	8004648 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004572:	4b88      	ldr	r3, [pc, #544]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800457a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800457c:	4b85      	ldr	r3, [pc, #532]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 800457e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004580:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	2b08      	cmp	r3, #8
 8004586:	d007      	beq.n	8004598 <HAL_RCC_OscConfig+0x2e0>
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	2b18      	cmp	r3, #24
 800458c:	d11b      	bne.n	80045c6 <HAL_RCC_OscConfig+0x30e>
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f003 0303 	and.w	r3, r3, #3
 8004594:	2b01      	cmp	r3, #1
 8004596:	d116      	bne.n	80045c6 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004598:	4b7e      	ldr	r3, [pc, #504]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d005      	beq.n	80045b0 <HAL_RCC_OscConfig+0x2f8>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	69db      	ldr	r3, [r3, #28]
 80045a8:	2b80      	cmp	r3, #128	@ 0x80
 80045aa:	d001      	beq.n	80045b0 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e2ac      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045b0:	4b78      	ldr	r3, [pc, #480]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	061b      	lsls	r3, r3, #24
 80045be:	4975      	ldr	r1, [pc, #468]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045c4:	e040      	b.n	8004648 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d023      	beq.n	8004616 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80045ce:	4b71      	ldr	r3, [pc, #452]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a70      	ldr	r2, [pc, #448]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 80045d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045da:	f7fe faef 	bl	8002bbc <HAL_GetTick>
 80045de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80045e0:	e008      	b.n	80045f4 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80045e2:	f7fe faeb 	bl	8002bbc <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e28a      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80045f4:	4b67      	ldr	r3, [pc, #412]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0f0      	beq.n	80045e2 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004600:	4b64      	ldr	r3, [pc, #400]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a1b      	ldr	r3, [r3, #32]
 800460c:	061b      	lsls	r3, r3, #24
 800460e:	4961      	ldr	r1, [pc, #388]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004610:	4313      	orrs	r3, r2
 8004612:	60cb      	str	r3, [r1, #12]
 8004614:	e018      	b.n	8004648 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004616:	4b5f      	ldr	r3, [pc, #380]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a5e      	ldr	r2, [pc, #376]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 800461c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004622:	f7fe facb 	bl	8002bbc <HAL_GetTick>
 8004626:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004628:	e008      	b.n	800463c <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800462a:	f7fe fac7 	bl	8002bbc <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	2b02      	cmp	r3, #2
 8004636:	d901      	bls.n	800463c <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e266      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800463c:	4b55      	ldr	r3, [pc, #340]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1f0      	bne.n	800462a <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0308 	and.w	r3, r3, #8
 8004650:	2b00      	cmp	r3, #0
 8004652:	d036      	beq.n	80046c2 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d019      	beq.n	8004690 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800465c:	4b4d      	ldr	r3, [pc, #308]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 800465e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004660:	4a4c      	ldr	r2, [pc, #304]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004662:	f043 0301 	orr.w	r3, r3, #1
 8004666:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004668:	f7fe faa8 	bl	8002bbc <HAL_GetTick>
 800466c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004670:	f7fe faa4 	bl	8002bbc <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b02      	cmp	r3, #2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e243      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004682:	4b44      	ldr	r3, [pc, #272]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0f0      	beq.n	8004670 <HAL_RCC_OscConfig+0x3b8>
 800468e:	e018      	b.n	80046c2 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004690:	4b40      	ldr	r3, [pc, #256]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004692:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004694:	4a3f      	ldr	r2, [pc, #252]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004696:	f023 0301 	bic.w	r3, r3, #1
 800469a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800469c:	f7fe fa8e 	bl	8002bbc <HAL_GetTick>
 80046a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046a4:	f7fe fa8a 	bl	8002bbc <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e229      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046b6:	4b37      	ldr	r3, [pc, #220]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 80046b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f0      	bne.n	80046a4 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0320 	and.w	r3, r3, #32
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d036      	beq.n	800473c <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d019      	beq.n	800470a <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80046d6:	4b2f      	ldr	r3, [pc, #188]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a2e      	ldr	r2, [pc, #184]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 80046dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80046e0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80046e2:	f7fe fa6b 	bl	8002bbc <HAL_GetTick>
 80046e6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80046e8:	e008      	b.n	80046fc <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046ea:	f7fe fa67 	bl	8002bbc <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d901      	bls.n	80046fc <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e206      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80046fc:	4b25      	ldr	r3, [pc, #148]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d0f0      	beq.n	80046ea <HAL_RCC_OscConfig+0x432>
 8004708:	e018      	b.n	800473c <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800470a:	4b22      	ldr	r3, [pc, #136]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a21      	ldr	r2, [pc, #132]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004710:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004714:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004716:	f7fe fa51 	bl	8002bbc <HAL_GetTick>
 800471a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800471c:	e008      	b.n	8004730 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800471e:	f7fe fa4d 	bl	8002bbc <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b02      	cmp	r3, #2
 800472a:	d901      	bls.n	8004730 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e1ec      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004730:	4b18      	ldr	r3, [pc, #96]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1f0      	bne.n	800471e <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0304 	and.w	r3, r3, #4
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 80af 	beq.w	80048a8 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800474a:	4b13      	ldr	r3, [pc, #76]	@ (8004798 <HAL_RCC_OscConfig+0x4e0>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a12      	ldr	r2, [pc, #72]	@ (8004798 <HAL_RCC_OscConfig+0x4e0>)
 8004750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004754:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004756:	f7fe fa31 	bl	8002bbc <HAL_GetTick>
 800475a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800475c:	e008      	b.n	8004770 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475e:	f7fe fa2d 	bl	8002bbc <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b64      	cmp	r3, #100	@ 0x64
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e1cc      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004770:	4b09      	ldr	r3, [pc, #36]	@ (8004798 <HAL_RCC_OscConfig+0x4e0>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004778:	2b00      	cmp	r3, #0
 800477a:	d0f0      	beq.n	800475e <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d10b      	bne.n	800479c <HAL_RCC_OscConfig+0x4e4>
 8004784:	4b03      	ldr	r3, [pc, #12]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 8004786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004788:	4a02      	ldr	r2, [pc, #8]	@ (8004794 <HAL_RCC_OscConfig+0x4dc>)
 800478a:	f043 0301 	orr.w	r3, r3, #1
 800478e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004790:	e05b      	b.n	800484a <HAL_RCC_OscConfig+0x592>
 8004792:	bf00      	nop
 8004794:	58024400 	.word	0x58024400
 8004798:	58024800 	.word	0x58024800
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d112      	bne.n	80047ca <HAL_RCC_OscConfig+0x512>
 80047a4:	4b9d      	ldr	r3, [pc, #628]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a8:	4a9c      	ldr	r2, [pc, #624]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047aa:	f023 0301 	bic.w	r3, r3, #1
 80047ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80047b0:	4b9a      	ldr	r3, [pc, #616]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b4:	4a99      	ldr	r2, [pc, #612]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80047bc:	4b97      	ldr	r3, [pc, #604]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c0:	4a96      	ldr	r2, [pc, #600]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047c2:	f023 0304 	bic.w	r3, r3, #4
 80047c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80047c8:	e03f      	b.n	800484a <HAL_RCC_OscConfig+0x592>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	2b05      	cmp	r3, #5
 80047d0:	d112      	bne.n	80047f8 <HAL_RCC_OscConfig+0x540>
 80047d2:	4b92      	ldr	r3, [pc, #584]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d6:	4a91      	ldr	r2, [pc, #580]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047d8:	f043 0304 	orr.w	r3, r3, #4
 80047dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80047de:	4b8f      	ldr	r3, [pc, #572]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e2:	4a8e      	ldr	r2, [pc, #568]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ea:	4b8c      	ldr	r3, [pc, #560]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ee:	4a8b      	ldr	r2, [pc, #556]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80047f0:	f043 0301 	orr.w	r3, r3, #1
 80047f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80047f6:	e028      	b.n	800484a <HAL_RCC_OscConfig+0x592>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	2b85      	cmp	r3, #133	@ 0x85
 80047fe:	d112      	bne.n	8004826 <HAL_RCC_OscConfig+0x56e>
 8004800:	4b86      	ldr	r3, [pc, #536]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004804:	4a85      	ldr	r2, [pc, #532]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004806:	f043 0304 	orr.w	r3, r3, #4
 800480a:	6713      	str	r3, [r2, #112]	@ 0x70
 800480c:	4b83      	ldr	r3, [pc, #524]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800480e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004810:	4a82      	ldr	r2, [pc, #520]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004816:	6713      	str	r3, [r2, #112]	@ 0x70
 8004818:	4b80      	ldr	r3, [pc, #512]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800481a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800481c:	4a7f      	ldr	r2, [pc, #508]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800481e:	f043 0301 	orr.w	r3, r3, #1
 8004822:	6713      	str	r3, [r2, #112]	@ 0x70
 8004824:	e011      	b.n	800484a <HAL_RCC_OscConfig+0x592>
 8004826:	4b7d      	ldr	r3, [pc, #500]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800482a:	4a7c      	ldr	r2, [pc, #496]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800482c:	f023 0301 	bic.w	r3, r3, #1
 8004830:	6713      	str	r3, [r2, #112]	@ 0x70
 8004832:	4b7a      	ldr	r3, [pc, #488]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004836:	4a79      	ldr	r2, [pc, #484]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004838:	f023 0304 	bic.w	r3, r3, #4
 800483c:	6713      	str	r3, [r2, #112]	@ 0x70
 800483e:	4b77      	ldr	r3, [pc, #476]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004842:	4a76      	ldr	r2, [pc, #472]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004844:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004848:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d015      	beq.n	800487e <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004852:	f7fe f9b3 	bl	8002bbc <HAL_GetTick>
 8004856:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004858:	e00a      	b.n	8004870 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800485a:	f7fe f9af 	bl	8002bbc <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004868:	4293      	cmp	r3, r2
 800486a:	d901      	bls.n	8004870 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e14c      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004870:	4b6a      	ldr	r3, [pc, #424]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004874:	f003 0302 	and.w	r3, r3, #2
 8004878:	2b00      	cmp	r3, #0
 800487a:	d0ee      	beq.n	800485a <HAL_RCC_OscConfig+0x5a2>
 800487c:	e014      	b.n	80048a8 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800487e:	f7fe f99d 	bl	8002bbc <HAL_GetTick>
 8004882:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004884:	e00a      	b.n	800489c <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004886:	f7fe f999 	bl	8002bbc <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004894:	4293      	cmp	r3, r2
 8004896:	d901      	bls.n	800489c <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e136      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800489c:	4b5f      	ldr	r3, [pc, #380]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800489e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a0:	f003 0302 	and.w	r3, r3, #2
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1ee      	bne.n	8004886 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f000 812b 	beq.w	8004b08 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80048b2:	4b5a      	ldr	r3, [pc, #360]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048ba:	2b18      	cmp	r3, #24
 80048bc:	f000 80bb 	beq.w	8004a36 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	f040 8095 	bne.w	80049f4 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ca:	4b54      	ldr	r3, [pc, #336]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a53      	ldr	r2, [pc, #332]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80048d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d6:	f7fe f971 	bl	8002bbc <HAL_GetTick>
 80048da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048dc:	e008      	b.n	80048f0 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048de:	f7fe f96d 	bl	8002bbc <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d901      	bls.n	80048f0 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e10c      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048f0:	4b4a      	ldr	r3, [pc, #296]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1f0      	bne.n	80048de <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048fc:	4b47      	ldr	r3, [pc, #284]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80048fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004900:	4b47      	ldr	r3, [pc, #284]	@ (8004a20 <HAL_RCC_OscConfig+0x768>)
 8004902:	4013      	ands	r3, r2
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800490c:	0112      	lsls	r2, r2, #4
 800490e:	430a      	orrs	r2, r1
 8004910:	4942      	ldr	r1, [pc, #264]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004912:	4313      	orrs	r3, r2
 8004914:	628b      	str	r3, [r1, #40]	@ 0x28
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800491a:	3b01      	subs	r3, #1
 800491c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004924:	3b01      	subs	r3, #1
 8004926:	025b      	lsls	r3, r3, #9
 8004928:	b29b      	uxth	r3, r3
 800492a:	431a      	orrs	r2, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004930:	3b01      	subs	r3, #1
 8004932:	041b      	lsls	r3, r3, #16
 8004934:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004938:	431a      	orrs	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493e:	3b01      	subs	r3, #1
 8004940:	061b      	lsls	r3, r3, #24
 8004942:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004946:	4935      	ldr	r1, [pc, #212]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004948:	4313      	orrs	r3, r2
 800494a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800494c:	4b33      	ldr	r3, [pc, #204]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800494e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004950:	4a32      	ldr	r2, [pc, #200]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004952:	f023 0301 	bic.w	r3, r3, #1
 8004956:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004958:	4b30      	ldr	r3, [pc, #192]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800495a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800495c:	4b31      	ldr	r3, [pc, #196]	@ (8004a24 <HAL_RCC_OscConfig+0x76c>)
 800495e:	4013      	ands	r3, r2
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004964:	00d2      	lsls	r2, r2, #3
 8004966:	492d      	ldr	r1, [pc, #180]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004968:	4313      	orrs	r3, r2
 800496a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800496c:	4b2b      	ldr	r3, [pc, #172]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004970:	f023 020c 	bic.w	r2, r3, #12
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004978:	4928      	ldr	r1, [pc, #160]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800497a:	4313      	orrs	r3, r2
 800497c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800497e:	4b27      	ldr	r3, [pc, #156]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004982:	f023 0202 	bic.w	r2, r3, #2
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498a:	4924      	ldr	r1, [pc, #144]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800498c:	4313      	orrs	r3, r2
 800498e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004990:	4b22      	ldr	r3, [pc, #136]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004994:	4a21      	ldr	r2, [pc, #132]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 8004996:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800499a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800499c:	4b1f      	ldr	r3, [pc, #124]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 800499e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a0:	4a1e      	ldr	r2, [pc, #120]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80049a8:	4b1c      	ldr	r3, [pc, #112]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ac:	4a1b      	ldr	r2, [pc, #108]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80049b4:	4b19      	ldr	r3, [pc, #100]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b8:	4a18      	ldr	r2, [pc, #96]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049ba:	f043 0301 	orr.w	r3, r3, #1
 80049be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049c0:	4b16      	ldr	r3, [pc, #88]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a15      	ldr	r2, [pc, #84]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049cc:	f7fe f8f6 	bl	8002bbc <HAL_GetTick>
 80049d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049d2:	e008      	b.n	80049e6 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049d4:	f7fe f8f2 	bl	8002bbc <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d901      	bls.n	80049e6 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e091      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049e6:	4b0d      	ldr	r3, [pc, #52]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d0f0      	beq.n	80049d4 <HAL_RCC_OscConfig+0x71c>
 80049f2:	e089      	b.n	8004b08 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049f4:	4b09      	ldr	r3, [pc, #36]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a08      	ldr	r2, [pc, #32]	@ (8004a1c <HAL_RCC_OscConfig+0x764>)
 80049fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a00:	f7fe f8dc 	bl	8002bbc <HAL_GetTick>
 8004a04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a06:	e00f      	b.n	8004a28 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a08:	f7fe f8d8 	bl	8002bbc <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d908      	bls.n	8004a28 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e077      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
 8004a1a:	bf00      	nop
 8004a1c:	58024400 	.word	0x58024400
 8004a20:	fffffc0c 	.word	0xfffffc0c
 8004a24:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a28:	4b3a      	ldr	r3, [pc, #232]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d1e9      	bne.n	8004a08 <HAL_RCC_OscConfig+0x750>
 8004a34:	e068      	b.n	8004b08 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004a36:	4b37      	ldr	r3, [pc, #220]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004a3c:	4b35      	ldr	r3, [pc, #212]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a40:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d031      	beq.n	8004aae <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f003 0203 	and.w	r2, r3, #3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d12a      	bne.n	8004aae <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	091b      	lsrs	r3, r3, #4
 8004a5c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d122      	bne.n	8004aae <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a72:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d11a      	bne.n	8004aae <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	0a5b      	lsrs	r3, r3, #9
 8004a7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a84:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d111      	bne.n	8004aae <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	0c1b      	lsrs	r3, r3, #16
 8004a8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a96:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d108      	bne.n	8004aae <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	0e1b      	lsrs	r3, r3, #24
 8004aa0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d001      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e02b      	b.n	8004b0a <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004ab2:	4b18      	ldr	r3, [pc, #96]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004ab4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ab6:	08db      	lsrs	r3, r3, #3
 8004ab8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004abc:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d01f      	beq.n	8004b08 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004ac8:	4b12      	ldr	r3, [pc, #72]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004acc:	4a11      	ldr	r2, [pc, #68]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004ace:	f023 0301 	bic.w	r3, r3, #1
 8004ad2:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004ad4:	f7fe f872 	bl	8002bbc <HAL_GetTick>
 8004ad8:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004ada:	bf00      	nop
 8004adc:	f7fe f86e 	bl	8002bbc <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d0f9      	beq.n	8004adc <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004aea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004aec:	4b0a      	ldr	r3, [pc, #40]	@ (8004b18 <HAL_RCC_OscConfig+0x860>)
 8004aee:	4013      	ands	r3, r2
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004af4:	00d2      	lsls	r2, r2, #3
 8004af6:	4907      	ldr	r1, [pc, #28]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004afc:	4b05      	ldr	r3, [pc, #20]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b00:	4a04      	ldr	r2, [pc, #16]	@ (8004b14 <HAL_RCC_OscConfig+0x85c>)
 8004b02:	f043 0301 	orr.w	r3, r3, #1
 8004b06:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3730      	adds	r7, #48	@ 0x30
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	58024400 	.word	0x58024400
 8004b18:	ffff0007 	.word	0xffff0007

08004b1c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e19c      	b.n	8004e6a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b30:	4b8a      	ldr	r3, [pc, #552]	@ (8004d5c <HAL_RCC_ClockConfig+0x240>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 030f 	and.w	r3, r3, #15
 8004b38:	683a      	ldr	r2, [r7, #0]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d910      	bls.n	8004b60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b3e:	4b87      	ldr	r3, [pc, #540]	@ (8004d5c <HAL_RCC_ClockConfig+0x240>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f023 020f 	bic.w	r2, r3, #15
 8004b46:	4985      	ldr	r1, [pc, #532]	@ (8004d5c <HAL_RCC_ClockConfig+0x240>)
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b4e:	4b83      	ldr	r3, [pc, #524]	@ (8004d5c <HAL_RCC_ClockConfig+0x240>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 030f 	and.w	r3, r3, #15
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d001      	beq.n	8004b60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e184      	b.n	8004e6a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d010      	beq.n	8004b8e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	691a      	ldr	r2, [r3, #16]
 8004b70:	4b7b      	ldr	r3, [pc, #492]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d908      	bls.n	8004b8e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b7c:	4b78      	ldr	r3, [pc, #480]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	4975      	ldr	r1, [pc, #468]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0308 	and.w	r3, r3, #8
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d010      	beq.n	8004bbc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	695a      	ldr	r2, [r3, #20]
 8004b9e:	4b70      	ldr	r3, [pc, #448]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d908      	bls.n	8004bbc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004baa:	4b6d      	ldr	r3, [pc, #436]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	496a      	ldr	r1, [pc, #424]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0310 	and.w	r3, r3, #16
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d010      	beq.n	8004bea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	699a      	ldr	r2, [r3, #24]
 8004bcc:	4b64      	ldr	r3, [pc, #400]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d908      	bls.n	8004bea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bd8:	4b61      	ldr	r3, [pc, #388]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004bda:	69db      	ldr	r3, [r3, #28]
 8004bdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	495e      	ldr	r1, [pc, #376]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0320 	and.w	r3, r3, #32
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d010      	beq.n	8004c18 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	69da      	ldr	r2, [r3, #28]
 8004bfa:	4b59      	ldr	r3, [pc, #356]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d908      	bls.n	8004c18 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c06:	4b56      	ldr	r3, [pc, #344]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	69db      	ldr	r3, [r3, #28]
 8004c12:	4953      	ldr	r1, [pc, #332]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d010      	beq.n	8004c46 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68da      	ldr	r2, [r3, #12]
 8004c28:	4b4d      	ldr	r3, [pc, #308]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	f003 030f 	and.w	r3, r3, #15
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d908      	bls.n	8004c46 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c34:	4b4a      	ldr	r3, [pc, #296]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	f023 020f 	bic.w	r2, r3, #15
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	4947      	ldr	r1, [pc, #284]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d055      	beq.n	8004cfe <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004c52:	4b43      	ldr	r3, [pc, #268]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	4940      	ldr	r1, [pc, #256]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c60:	4313      	orrs	r3, r2
 8004c62:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d107      	bne.n	8004c7c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c6c:	4b3c      	ldr	r3, [pc, #240]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d121      	bne.n	8004cbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e0f6      	b.n	8004e6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	2b03      	cmp	r3, #3
 8004c82:	d107      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c84:	4b36      	ldr	r3, [pc, #216]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d115      	bne.n	8004cbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e0ea      	b.n	8004e6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d107      	bne.n	8004cac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004c9c:	4b30      	ldr	r3, [pc, #192]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d109      	bne.n	8004cbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e0de      	b.n	8004e6a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cac:	4b2c      	ldr	r3, [pc, #176]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0304 	and.w	r3, r3, #4
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d101      	bne.n	8004cbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e0d6      	b.n	8004e6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cbc:	4b28      	ldr	r3, [pc, #160]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	f023 0207 	bic.w	r2, r3, #7
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	4925      	ldr	r1, [pc, #148]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cce:	f7fd ff75 	bl	8002bbc <HAL_GetTick>
 8004cd2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd4:	e00a      	b.n	8004cec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cd6:	f7fd ff71 	bl	8002bbc <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d901      	bls.n	8004cec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e0be      	b.n	8004e6a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cec:	4b1c      	ldr	r3, [pc, #112]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	00db      	lsls	r3, r3, #3
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d1eb      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d010      	beq.n	8004d2c <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	68da      	ldr	r2, [r3, #12]
 8004d0e:	4b14      	ldr	r3, [pc, #80]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	f003 030f 	and.w	r3, r3, #15
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d208      	bcs.n	8004d2c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d1a:	4b11      	ldr	r3, [pc, #68]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	f023 020f 	bic.w	r2, r3, #15
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	490e      	ldr	r1, [pc, #56]	@ (8004d60 <HAL_RCC_ClockConfig+0x244>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d5c <HAL_RCC_ClockConfig+0x240>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 030f 	and.w	r3, r3, #15
 8004d34:	683a      	ldr	r2, [r7, #0]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d214      	bcs.n	8004d64 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d3a:	4b08      	ldr	r3, [pc, #32]	@ (8004d5c <HAL_RCC_ClockConfig+0x240>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f023 020f 	bic.w	r2, r3, #15
 8004d42:	4906      	ldr	r1, [pc, #24]	@ (8004d5c <HAL_RCC_ClockConfig+0x240>)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d4a:	4b04      	ldr	r3, [pc, #16]	@ (8004d5c <HAL_RCC_ClockConfig+0x240>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 030f 	and.w	r3, r3, #15
 8004d52:	683a      	ldr	r2, [r7, #0]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d005      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e086      	b.n	8004e6a <HAL_RCC_ClockConfig+0x34e>
 8004d5c:	52002000 	.word	0x52002000
 8004d60:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d010      	beq.n	8004d92 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	691a      	ldr	r2, [r3, #16]
 8004d74:	4b3f      	ldr	r3, [pc, #252]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d208      	bcs.n	8004d92 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004d80:	4b3c      	ldr	r3, [pc, #240]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	4939      	ldr	r1, [pc, #228]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0308 	and.w	r3, r3, #8
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d010      	beq.n	8004dc0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	695a      	ldr	r2, [r3, #20]
 8004da2:	4b34      	ldr	r3, [pc, #208]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d208      	bcs.n	8004dc0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004dae:	4b31      	ldr	r3, [pc, #196]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	492e      	ldr	r1, [pc, #184]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0310 	and.w	r3, r3, #16
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d010      	beq.n	8004dee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	699a      	ldr	r2, [r3, #24]
 8004dd0:	4b28      	ldr	r3, [pc, #160]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004dd2:	69db      	ldr	r3, [r3, #28]
 8004dd4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d208      	bcs.n	8004dee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004ddc:	4b25      	ldr	r3, [pc, #148]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004dde:	69db      	ldr	r3, [r3, #28]
 8004de0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	4922      	ldr	r1, [pc, #136]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004dea:	4313      	orrs	r3, r2
 8004dec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0320 	and.w	r3, r3, #32
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d010      	beq.n	8004e1c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69da      	ldr	r2, [r3, #28]
 8004dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d208      	bcs.n	8004e1c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	69db      	ldr	r3, [r3, #28]
 8004e16:	4917      	ldr	r1, [pc, #92]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8004e1c:	f000 f834 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8004e20:	4602      	mov	r2, r0
 8004e22:	4b14      	ldr	r3, [pc, #80]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	0a1b      	lsrs	r3, r3, #8
 8004e28:	f003 030f 	and.w	r3, r3, #15
 8004e2c:	4912      	ldr	r1, [pc, #72]	@ (8004e78 <HAL_RCC_ClockConfig+0x35c>)
 8004e2e:	5ccb      	ldrb	r3, [r1, r3]
 8004e30:	f003 031f 	and.w	r3, r3, #31
 8004e34:	fa22 f303 	lsr.w	r3, r2, r3
 8004e38:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8004e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e74 <HAL_RCC_ClockConfig+0x358>)
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	4a0d      	ldr	r2, [pc, #52]	@ (8004e78 <HAL_RCC_ClockConfig+0x35c>)
 8004e44:	5cd3      	ldrb	r3, [r2, r3]
 8004e46:	f003 031f 	and.w	r3, r3, #31
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e50:	4a0a      	ldr	r2, [pc, #40]	@ (8004e7c <HAL_RCC_ClockConfig+0x360>)
 8004e52:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e54:	4a0a      	ldr	r2, [pc, #40]	@ (8004e80 <HAL_RCC_ClockConfig+0x364>)
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e84 <HAL_RCC_ClockConfig+0x368>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7fd fe62 	bl	8002b28 <HAL_InitTick>
 8004e64:	4603      	mov	r3, r0
 8004e66:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	58024400 	.word	0x58024400
 8004e78:	0800a198 	.word	0x0800a198
 8004e7c:	24000004 	.word	0x24000004
 8004e80:	24000000 	.word	0x24000000
 8004e84:	24000008 	.word	0x24000008

08004e88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b089      	sub	sp, #36	@ 0x24
 8004e8c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e8e:	4bb3      	ldr	r3, [pc, #716]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e96:	2b18      	cmp	r3, #24
 8004e98:	f200 8155 	bhi.w	8005146 <HAL_RCC_GetSysClockFreq+0x2be>
 8004e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea2:	bf00      	nop
 8004ea4:	08004f09 	.word	0x08004f09
 8004ea8:	08005147 	.word	0x08005147
 8004eac:	08005147 	.word	0x08005147
 8004eb0:	08005147 	.word	0x08005147
 8004eb4:	08005147 	.word	0x08005147
 8004eb8:	08005147 	.word	0x08005147
 8004ebc:	08005147 	.word	0x08005147
 8004ec0:	08005147 	.word	0x08005147
 8004ec4:	08004f2f 	.word	0x08004f2f
 8004ec8:	08005147 	.word	0x08005147
 8004ecc:	08005147 	.word	0x08005147
 8004ed0:	08005147 	.word	0x08005147
 8004ed4:	08005147 	.word	0x08005147
 8004ed8:	08005147 	.word	0x08005147
 8004edc:	08005147 	.word	0x08005147
 8004ee0:	08005147 	.word	0x08005147
 8004ee4:	08004f35 	.word	0x08004f35
 8004ee8:	08005147 	.word	0x08005147
 8004eec:	08005147 	.word	0x08005147
 8004ef0:	08005147 	.word	0x08005147
 8004ef4:	08005147 	.word	0x08005147
 8004ef8:	08005147 	.word	0x08005147
 8004efc:	08005147 	.word	0x08005147
 8004f00:	08005147 	.word	0x08005147
 8004f04:	08004f3b 	.word	0x08004f3b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f08:	4b94      	ldr	r3, [pc, #592]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0320 	and.w	r3, r3, #32
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d009      	beq.n	8004f28 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f14:	4b91      	ldr	r3, [pc, #580]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	08db      	lsrs	r3, r3, #3
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	4a90      	ldr	r2, [pc, #576]	@ (8005160 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f20:	fa22 f303 	lsr.w	r3, r2, r3
 8004f24:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004f26:	e111      	b.n	800514c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004f28:	4b8d      	ldr	r3, [pc, #564]	@ (8005160 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f2a:	61bb      	str	r3, [r7, #24]
      break;
 8004f2c:	e10e      	b.n	800514c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004f2e:	4b8d      	ldr	r3, [pc, #564]	@ (8005164 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f30:	61bb      	str	r3, [r7, #24]
      break;
 8004f32:	e10b      	b.n	800514c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004f34:	4b8c      	ldr	r3, [pc, #560]	@ (8005168 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004f36:	61bb      	str	r3, [r7, #24]
      break;
 8004f38:	e108      	b.n	800514c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f3a:	4b88      	ldr	r3, [pc, #544]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f3e:	f003 0303 	and.w	r3, r3, #3
 8004f42:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004f44:	4b85      	ldr	r3, [pc, #532]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f48:	091b      	lsrs	r3, r3, #4
 8004f4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f4e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004f50:	4b82      	ldr	r3, [pc, #520]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004f5a:	4b80      	ldr	r3, [pc, #512]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f5e:	08db      	lsrs	r3, r3, #3
 8004f60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f64:	68fa      	ldr	r2, [r7, #12]
 8004f66:	fb02 f303 	mul.w	r3, r2, r3
 8004f6a:	ee07 3a90 	vmov	s15, r3
 8004f6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f72:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	f000 80e1 	beq.w	8005140 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	f000 8083 	beq.w	800508c <HAL_RCC_GetSysClockFreq+0x204>
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	f200 80a1 	bhi.w	80050d0 <HAL_RCC_GetSysClockFreq+0x248>
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d003      	beq.n	8004f9c <HAL_RCC_GetSysClockFreq+0x114>
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d056      	beq.n	8005048 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004f9a:	e099      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f9c:	4b6f      	ldr	r3, [pc, #444]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d02d      	beq.n	8005004 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fa8:	4b6c      	ldr	r3, [pc, #432]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	08db      	lsrs	r3, r3, #3
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	4a6b      	ldr	r2, [pc, #428]	@ (8005160 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fb4:	fa22 f303 	lsr.w	r3, r2, r3
 8004fb8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	ee07 3a90 	vmov	s15, r3
 8004fc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	ee07 3a90 	vmov	s15, r3
 8004fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fd2:	4b62      	ldr	r3, [pc, #392]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fda:	ee07 3a90 	vmov	s15, r3
 8004fde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fe2:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fe6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800516c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004fea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ff2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ff6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ffe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005002:	e087      	b.n	8005114 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	ee07 3a90 	vmov	s15, r3
 800500a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800500e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005170 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005012:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005016:	4b51      	ldr	r3, [pc, #324]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800501a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800501e:	ee07 3a90 	vmov	s15, r3
 8005022:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005026:	ed97 6a02 	vldr	s12, [r7, #8]
 800502a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800516c <HAL_RCC_GetSysClockFreq+0x2e4>
 800502e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005032:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005036:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800503a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800503e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005042:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005046:	e065      	b.n	8005114 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	ee07 3a90 	vmov	s15, r3
 800504e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005052:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005174 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005056:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800505a:	4b40      	ldr	r3, [pc, #256]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800505c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800505e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005062:	ee07 3a90 	vmov	s15, r3
 8005066:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800506a:	ed97 6a02 	vldr	s12, [r7, #8]
 800506e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800516c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005072:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005076:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800507a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800507e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005086:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800508a:	e043      	b.n	8005114 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	ee07 3a90 	vmov	s15, r3
 8005092:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005096:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005178 <HAL_RCC_GetSysClockFreq+0x2f0>
 800509a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800509e:	4b2f      	ldr	r3, [pc, #188]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050a6:	ee07 3a90 	vmov	s15, r3
 80050aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80050b2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800516c <HAL_RCC_GetSysClockFreq+0x2e4>
 80050b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050ce:	e021      	b.n	8005114 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	ee07 3a90 	vmov	s15, r3
 80050d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050da:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005174 <HAL_RCC_GetSysClockFreq+0x2ec>
 80050de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050e2:	4b1e      	ldr	r3, [pc, #120]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050ea:	ee07 3a90 	vmov	s15, r3
 80050ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80050f6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800516c <HAL_RCC_GetSysClockFreq+0x2e4>
 80050fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005102:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005106:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800510a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800510e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005112:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005114:	4b11      	ldr	r3, [pc, #68]	@ (800515c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005118:	0a5b      	lsrs	r3, r3, #9
 800511a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800511e:	3301      	adds	r3, #1
 8005120:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	ee07 3a90 	vmov	s15, r3
 8005128:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800512c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005130:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005134:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005138:	ee17 3a90 	vmov	r3, s15
 800513c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800513e:	e005      	b.n	800514c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005140:	2300      	movs	r3, #0
 8005142:	61bb      	str	r3, [r7, #24]
      break;
 8005144:	e002      	b.n	800514c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005146:	4b07      	ldr	r3, [pc, #28]	@ (8005164 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005148:	61bb      	str	r3, [r7, #24]
      break;
 800514a:	bf00      	nop
  }

  return sysclockfreq;
 800514c:	69bb      	ldr	r3, [r7, #24]
}
 800514e:	4618      	mov	r0, r3
 8005150:	3724      	adds	r7, #36	@ 0x24
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	58024400 	.word	0x58024400
 8005160:	03d09000 	.word	0x03d09000
 8005164:	003d0900 	.word	0x003d0900
 8005168:	007a1200 	.word	0x007a1200
 800516c:	46000000 	.word	0x46000000
 8005170:	4c742400 	.word	0x4c742400
 8005174:	4a742400 	.word	0x4a742400
 8005178:	4af42400 	.word	0x4af42400

0800517c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8005182:	f7ff fe81 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8005186:	4602      	mov	r2, r0
 8005188:	4b10      	ldr	r3, [pc, #64]	@ (80051cc <HAL_RCC_GetHCLKFreq+0x50>)
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	0a1b      	lsrs	r3, r3, #8
 800518e:	f003 030f 	and.w	r3, r3, #15
 8005192:	490f      	ldr	r1, [pc, #60]	@ (80051d0 <HAL_RCC_GetHCLKFreq+0x54>)
 8005194:	5ccb      	ldrb	r3, [r1, r3]
 8005196:	f003 031f 	and.w	r3, r3, #31
 800519a:	fa22 f303 	lsr.w	r3, r2, r3
 800519e:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80051a0:	4b0a      	ldr	r3, [pc, #40]	@ (80051cc <HAL_RCC_GetHCLKFreq+0x50>)
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	f003 030f 	and.w	r3, r3, #15
 80051a8:	4a09      	ldr	r2, [pc, #36]	@ (80051d0 <HAL_RCC_GetHCLKFreq+0x54>)
 80051aa:	5cd3      	ldrb	r3, [r2, r3]
 80051ac:	f003 031f 	and.w	r3, r3, #31
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	fa22 f303 	lsr.w	r3, r2, r3
 80051b6:	4a07      	ldr	r2, [pc, #28]	@ (80051d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80051b8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80051ba:	4a07      	ldr	r2, [pc, #28]	@ (80051d8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80051c0:	4b04      	ldr	r3, [pc, #16]	@ (80051d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80051c2:	681b      	ldr	r3, [r3, #0]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3708      	adds	r7, #8
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	58024400 	.word	0x58024400
 80051d0:	0800a198 	.word	0x0800a198
 80051d4:	24000004 	.word	0x24000004
 80051d8:	24000000 	.word	0x24000000

080051dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80051e0:	f7ff ffcc 	bl	800517c <HAL_RCC_GetHCLKFreq>
 80051e4:	4602      	mov	r2, r0
 80051e6:	4b06      	ldr	r3, [pc, #24]	@ (8005200 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	091b      	lsrs	r3, r3, #4
 80051ec:	f003 0307 	and.w	r3, r3, #7
 80051f0:	4904      	ldr	r1, [pc, #16]	@ (8005204 <HAL_RCC_GetPCLK1Freq+0x28>)
 80051f2:	5ccb      	ldrb	r3, [r1, r3]
 80051f4:	f003 031f 	and.w	r3, r3, #31
 80051f8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	58024400 	.word	0x58024400
 8005204:	0800a198 	.word	0x0800a198

08005208 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 800520c:	f7ff ffb6 	bl	800517c <HAL_RCC_GetHCLKFreq>
 8005210:	4602      	mov	r2, r0
 8005212:	4b06      	ldr	r3, [pc, #24]	@ (800522c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005214:	69db      	ldr	r3, [r3, #28]
 8005216:	0a1b      	lsrs	r3, r3, #8
 8005218:	f003 0307 	and.w	r3, r3, #7
 800521c:	4904      	ldr	r1, [pc, #16]	@ (8005230 <HAL_RCC_GetPCLK2Freq+0x28>)
 800521e:	5ccb      	ldrb	r3, [r1, r3]
 8005220:	f003 031f 	and.w	r3, r3, #31
 8005224:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005228:	4618      	mov	r0, r3
 800522a:	bd80      	pop	{r7, pc}
 800522c:	58024400 	.word	0x58024400
 8005230:	0800a198 	.word	0x0800a198

08005234 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005238:	b0c8      	sub	sp, #288	@ 0x120
 800523a:	af00      	add	r7, sp, #0
 800523c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005240:	2300      	movs	r3, #0
 8005242:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005246:	2300      	movs	r3, #0
 8005248:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800524c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005254:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005258:	2500      	movs	r5, #0
 800525a:	ea54 0305 	orrs.w	r3, r4, r5
 800525e:	d049      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005260:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005266:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800526a:	d02f      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800526c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005270:	d828      	bhi.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005272:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005276:	d01a      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005278:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800527c:	d822      	bhi.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800527e:	2b00      	cmp	r3, #0
 8005280:	d003      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005282:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005286:	d007      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005288:	e01c      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800528a:	4ba7      	ldr	r3, [pc, #668]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800528c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800528e:	4aa6      	ldr	r2, [pc, #664]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005290:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005294:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005296:	e01a      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005298:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800529c:	3308      	adds	r3, #8
 800529e:	2102      	movs	r1, #2
 80052a0:	4618      	mov	r0, r3
 80052a2:	f001 fc43 	bl	8006b2c <RCCEx_PLL2_Config>
 80052a6:	4603      	mov	r3, r0
 80052a8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052ac:	e00f      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052b2:	3328      	adds	r3, #40	@ 0x28
 80052b4:	2102      	movs	r1, #2
 80052b6:	4618      	mov	r0, r3
 80052b8:	f001 fcea 	bl	8006c90 <RCCEx_PLL3_Config>
 80052bc:	4603      	mov	r3, r0
 80052be:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052c2:	e004      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80052ca:	e000      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80052cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ce:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10a      	bne.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80052d6:	4b94      	ldr	r3, [pc, #592]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052e4:	4a90      	ldr	r2, [pc, #576]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052e6:	430b      	orrs	r3, r1
 80052e8:	6513      	str	r3, [r2, #80]	@ 0x50
 80052ea:	e003      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80052f0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80052f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005300:	f04f 0900 	mov.w	r9, #0
 8005304:	ea58 0309 	orrs.w	r3, r8, r9
 8005308:	d047      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800530a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800530e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005310:	2b04      	cmp	r3, #4
 8005312:	d82a      	bhi.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005314:	a201      	add	r2, pc, #4	@ (adr r2, 800531c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800531a:	bf00      	nop
 800531c:	08005331 	.word	0x08005331
 8005320:	0800533f 	.word	0x0800533f
 8005324:	08005355 	.word	0x08005355
 8005328:	08005373 	.word	0x08005373
 800532c:	08005373 	.word	0x08005373
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005330:	4b7d      	ldr	r3, [pc, #500]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005334:	4a7c      	ldr	r2, [pc, #496]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005336:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800533a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800533c:	e01a      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800533e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005342:	3308      	adds	r3, #8
 8005344:	2100      	movs	r1, #0
 8005346:	4618      	mov	r0, r3
 8005348:	f001 fbf0 	bl	8006b2c <RCCEx_PLL2_Config>
 800534c:	4603      	mov	r3, r0
 800534e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005352:	e00f      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005354:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005358:	3328      	adds	r3, #40	@ 0x28
 800535a:	2100      	movs	r1, #0
 800535c:	4618      	mov	r0, r3
 800535e:	f001 fc97 	bl	8006c90 <RCCEx_PLL3_Config>
 8005362:	4603      	mov	r3, r0
 8005364:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005368:	e004      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005370:	e000      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005372:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005374:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10a      	bne.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800537c:	4b6a      	ldr	r3, [pc, #424]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800537e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005380:	f023 0107 	bic.w	r1, r3, #7
 8005384:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800538a:	4a67      	ldr	r2, [pc, #412]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800538c:	430b      	orrs	r3, r1
 800538e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005390:	e003      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005392:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005396:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800539a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800539e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80053a6:	f04f 0b00 	mov.w	fp, #0
 80053aa:	ea5a 030b 	orrs.w	r3, sl, fp
 80053ae:	d054      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 80053b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053b6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80053ba:	d036      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80053bc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80053c0:	d82f      	bhi.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80053c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053c6:	d032      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80053c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053cc:	d829      	bhi.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80053ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80053d0:	d02f      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 80053d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80053d4:	d825      	bhi.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80053d6:	2b80      	cmp	r3, #128	@ 0x80
 80053d8:	d018      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 80053da:	2b80      	cmp	r3, #128	@ 0x80
 80053dc:	d821      	bhi.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 80053e2:	2b40      	cmp	r3, #64	@ 0x40
 80053e4:	d007      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 80053e6:	e01c      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053e8:	4b4f      	ldr	r3, [pc, #316]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ec:	4a4e      	ldr	r2, [pc, #312]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80053f4:	e01e      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053fa:	3308      	adds	r3, #8
 80053fc:	2100      	movs	r1, #0
 80053fe:	4618      	mov	r0, r3
 8005400:	f001 fb94 	bl	8006b2c <RCCEx_PLL2_Config>
 8005404:	4603      	mov	r3, r0
 8005406:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800540a:	e013      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800540c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005410:	3328      	adds	r3, #40	@ 0x28
 8005412:	2100      	movs	r1, #0
 8005414:	4618      	mov	r0, r3
 8005416:	f001 fc3b 	bl	8006c90 <RCCEx_PLL3_Config>
 800541a:	4603      	mov	r3, r0
 800541c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8005420:	e008      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005428:	e004      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800542a:	bf00      	nop
 800542c:	e002      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800542e:	bf00      	nop
 8005430:	e000      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8005432:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005434:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005438:	2b00      	cmp	r3, #0
 800543a:	d10a      	bne.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 800543c:	4b3a      	ldr	r3, [pc, #232]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800543e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005440:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005444:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005448:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800544a:	4a37      	ldr	r2, [pc, #220]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800544c:	430b      	orrs	r3, r1
 800544e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005450:	e003      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005452:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005456:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800545a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800545e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005462:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005466:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800546a:	2300      	movs	r3, #0
 800546c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005470:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005474:	460b      	mov	r3, r1
 8005476:	4313      	orrs	r3, r2
 8005478:	d05c      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 800547a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800547e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005480:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005484:	d03b      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005486:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800548a:	d834      	bhi.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800548c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005490:	d037      	beq.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8005492:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005496:	d82e      	bhi.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8005498:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800549c:	d033      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800549e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80054a2:	d828      	bhi.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80054a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054a8:	d01a      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 80054aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054ae:	d822      	bhi.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x288>
 80054b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054b8:	d007      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x296>
 80054ba:	e01c      	b.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054bc:	4b1a      	ldr	r3, [pc, #104]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c0:	4a19      	ldr	r2, [pc, #100]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 80054c8:	e01e      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80054ce:	3308      	adds	r3, #8
 80054d0:	2100      	movs	r1, #0
 80054d2:	4618      	mov	r0, r3
 80054d4:	f001 fb2a 	bl	8006b2c <RCCEx_PLL2_Config>
 80054d8:	4603      	mov	r3, r0
 80054da:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 80054de:	e013      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80054e4:	3328      	adds	r3, #40	@ 0x28
 80054e6:	2100      	movs	r1, #0
 80054e8:	4618      	mov	r0, r3
 80054ea:	f001 fbd1 	bl	8006c90 <RCCEx_PLL3_Config>
 80054ee:	4603      	mov	r3, r0
 80054f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 80054f4:	e008      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80054fc:	e004      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 80054fe:	bf00      	nop
 8005500:	e002      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8005502:	bf00      	nop
 8005504:	e000      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8005506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005508:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10d      	bne.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8005510:	4b05      	ldr	r3, [pc, #20]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005514:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005518:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800551c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800551e:	4a02      	ldr	r2, [pc, #8]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005520:	430b      	orrs	r3, r1
 8005522:	6513      	str	r3, [r2, #80]	@ 0x50
 8005524:	e006      	b.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8005526:	bf00      	nop
 8005528:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800552c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005530:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005534:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005540:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005544:	2300      	movs	r3, #0
 8005546:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800554a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800554e:	460b      	mov	r3, r1
 8005550:	4313      	orrs	r3, r2
 8005552:	d03a      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8005554:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800555a:	2b30      	cmp	r3, #48	@ 0x30
 800555c:	d01f      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800555e:	2b30      	cmp	r3, #48	@ 0x30
 8005560:	d819      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8005562:	2b20      	cmp	r3, #32
 8005564:	d00c      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8005566:	2b20      	cmp	r3, #32
 8005568:	d815      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800556a:	2b00      	cmp	r3, #0
 800556c:	d019      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800556e:	2b10      	cmp	r3, #16
 8005570:	d111      	bne.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005572:	4bae      	ldr	r3, [pc, #696]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005576:	4aad      	ldr	r2, [pc, #692]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800557c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800557e:	e011      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005580:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005584:	3308      	adds	r3, #8
 8005586:	2102      	movs	r1, #2
 8005588:	4618      	mov	r0, r3
 800558a:	f001 facf 	bl	8006b2c <RCCEx_PLL2_Config>
 800558e:	4603      	mov	r3, r0
 8005590:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005594:	e006      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800559c:	e002      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800559e:	bf00      	nop
 80055a0:	e000      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 80055a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055a4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10a      	bne.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80055ac:	4b9f      	ldr	r3, [pc, #636]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80055ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055b0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80055b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055ba:	4a9c      	ldr	r2, [pc, #624]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80055bc:	430b      	orrs	r3, r1
 80055be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80055c0:	e003      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80055c6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80055ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80055d6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80055da:	2300      	movs	r3, #0
 80055dc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80055e0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80055e4:	460b      	mov	r3, r1
 80055e6:	4313      	orrs	r3, r2
 80055e8:	d051      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80055ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055f4:	d035      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80055f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055fa:	d82e      	bhi.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x426>
 80055fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005600:	d031      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8005602:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005606:	d828      	bhi.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x426>
 8005608:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800560c:	d01a      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800560e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005612:	d822      	bhi.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x426>
 8005614:	2b00      	cmp	r3, #0
 8005616:	d003      	beq.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8005618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800561c:	d007      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800561e:	e01c      	b.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005620:	4b82      	ldr	r3, [pc, #520]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005624:	4a81      	ldr	r2, [pc, #516]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005626:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800562a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800562c:	e01c      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800562e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005632:	3308      	adds	r3, #8
 8005634:	2100      	movs	r1, #0
 8005636:	4618      	mov	r0, r3
 8005638:	f001 fa78 	bl	8006b2c <RCCEx_PLL2_Config>
 800563c:	4603      	mov	r3, r0
 800563e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005642:	e011      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005644:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005648:	3328      	adds	r3, #40	@ 0x28
 800564a:	2100      	movs	r1, #0
 800564c:	4618      	mov	r0, r3
 800564e:	f001 fb1f 	bl	8006c90 <RCCEx_PLL3_Config>
 8005652:	4603      	mov	r3, r0
 8005654:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005658:	e006      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005660:	e002      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8005662:	bf00      	nop
 8005664:	e000      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8005666:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005668:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10a      	bne.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005670:	4b6e      	ldr	r3, [pc, #440]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005674:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005678:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800567c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800567e:	4a6b      	ldr	r2, [pc, #428]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005680:	430b      	orrs	r3, r1
 8005682:	6513      	str	r3, [r2, #80]	@ 0x50
 8005684:	e003      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005686:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800568a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800568e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005696:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800569a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800569e:	2300      	movs	r3, #0
 80056a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80056a4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80056a8:	460b      	mov	r3, r1
 80056aa:	4313      	orrs	r3, r2
 80056ac:	d053      	beq.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80056ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80056b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056b8:	d033      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80056ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056be:	d82c      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80056c0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056c4:	d02f      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 80056c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056ca:	d826      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80056cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056d0:	d02b      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80056d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056d6:	d820      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80056d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056dc:	d012      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80056de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056e2:	d81a      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d022      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 80056e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056ec:	d115      	bne.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80056ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80056f2:	3308      	adds	r3, #8
 80056f4:	2101      	movs	r1, #1
 80056f6:	4618      	mov	r0, r3
 80056f8:	f001 fa18 	bl	8006b2c <RCCEx_PLL2_Config>
 80056fc:	4603      	mov	r3, r0
 80056fe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005702:	e015      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005704:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005708:	3328      	adds	r3, #40	@ 0x28
 800570a:	2101      	movs	r1, #1
 800570c:	4618      	mov	r0, r3
 800570e:	f001 fabf 	bl	8006c90 <RCCEx_PLL3_Config>
 8005712:	4603      	mov	r3, r0
 8005714:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005718:	e00a      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005720:	e006      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8005722:	bf00      	nop
 8005724:	e004      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8005726:	bf00      	nop
 8005728:	e002      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800572a:	bf00      	nop
 800572c:	e000      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800572e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005730:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005734:	2b00      	cmp	r3, #0
 8005736:	d10a      	bne.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005738:	4b3c      	ldr	r3, [pc, #240]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800573a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800573c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005740:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005744:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005746:	4a39      	ldr	r2, [pc, #228]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005748:	430b      	orrs	r3, r1
 800574a:	6513      	str	r3, [r2, #80]	@ 0x50
 800574c:	e003      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800574e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005752:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005756:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800575a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005762:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005766:	2300      	movs	r3, #0
 8005768:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800576c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005770:	460b      	mov	r3, r1
 8005772:	4313      	orrs	r3, r2
 8005774:	d060      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005776:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800577a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800577e:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8005782:	d039      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8005784:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8005788:	d832      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800578a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800578e:	d035      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8005790:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005794:	d82c      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800579a:	d031      	beq.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800579c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057a0:	d826      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80057a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057a6:	d02d      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80057a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057ac:	d820      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80057ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057b2:	d012      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80057b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057b8:	d81a      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d024      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80057be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057c2:	d115      	bne.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057c8:	3308      	adds	r3, #8
 80057ca:	2101      	movs	r1, #1
 80057cc:	4618      	mov	r0, r3
 80057ce:	f001 f9ad 	bl	8006b2c <RCCEx_PLL2_Config>
 80057d2:	4603      	mov	r3, r0
 80057d4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80057d8:	e017      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057de:	3328      	adds	r3, #40	@ 0x28
 80057e0:	2101      	movs	r1, #1
 80057e2:	4618      	mov	r0, r3
 80057e4:	f001 fa54 	bl	8006c90 <RCCEx_PLL3_Config>
 80057e8:	4603      	mov	r3, r0
 80057ea:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80057ee:	e00c      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80057f6:	e008      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80057f8:	bf00      	nop
 80057fa:	e006      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80057fc:	bf00      	nop
 80057fe:	e004      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005800:	bf00      	nop
 8005802:	e002      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005804:	bf00      	nop
 8005806:	e000      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005808:	bf00      	nop
    }

    if (ret == HAL_OK)
 800580a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800580e:	2b00      	cmp	r3, #0
 8005810:	d10e      	bne.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005812:	4b06      	ldr	r3, [pc, #24]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005816:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800581a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800581e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005822:	4a02      	ldr	r2, [pc, #8]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005824:	430b      	orrs	r3, r1
 8005826:	6593      	str	r3, [r2, #88]	@ 0x58
 8005828:	e006      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800582a:	bf00      	nop
 800582c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005830:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005834:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005838:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800583c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005840:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005848:	2300      	movs	r3, #0
 800584a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800584e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005852:	460b      	mov	r3, r1
 8005854:	4313      	orrs	r3, r2
 8005856:	d037      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005858:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800585c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800585e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005862:	d00e      	beq.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8005864:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005868:	d816      	bhi.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800586a:	2b00      	cmp	r3, #0
 800586c:	d018      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800586e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005872:	d111      	bne.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005874:	4bc4      	ldr	r3, [pc, #784]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005878:	4ac3      	ldr	r2, [pc, #780]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800587a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800587e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005880:	e00f      	b.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005882:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005886:	3308      	adds	r3, #8
 8005888:	2101      	movs	r1, #1
 800588a:	4618      	mov	r0, r3
 800588c:	f001 f94e 	bl	8006b2c <RCCEx_PLL2_Config>
 8005890:	4603      	mov	r3, r0
 8005892:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005896:	e004      	b.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800589e:	e000      	b.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80058a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058a2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d10a      	bne.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80058aa:	4bb7      	ldr	r3, [pc, #732]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80058ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058ae:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80058b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058b8:	4ab3      	ldr	r2, [pc, #716]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80058ba:	430b      	orrs	r3, r1
 80058bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80058be:	e003      	b.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058c0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80058c4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80058c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80058d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058d8:	2300      	movs	r3, #0
 80058da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80058de:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80058e2:	460b      	mov	r3, r1
 80058e4:	4313      	orrs	r3, r2
 80058e6:	d039      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80058e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058ee:	2b03      	cmp	r3, #3
 80058f0:	d81c      	bhi.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80058f2:	a201      	add	r2, pc, #4	@ (adr r2, 80058f8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80058f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f8:	08005935 	.word	0x08005935
 80058fc:	08005909 	.word	0x08005909
 8005900:	08005917 	.word	0x08005917
 8005904:	08005935 	.word	0x08005935
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005908:	4b9f      	ldr	r3, [pc, #636]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800590a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590c:	4a9e      	ldr	r2, [pc, #632]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800590e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005912:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005914:	e00f      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005916:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800591a:	3308      	adds	r3, #8
 800591c:	2102      	movs	r1, #2
 800591e:	4618      	mov	r0, r3
 8005920:	f001 f904 	bl	8006b2c <RCCEx_PLL2_Config>
 8005924:	4603      	mov	r3, r0
 8005926:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800592a:	e004      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005932:	e000      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8005934:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005936:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10a      	bne.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800593e:	4b92      	ldr	r3, [pc, #584]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005942:	f023 0103 	bic.w	r1, r3, #3
 8005946:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800594a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800594c:	4a8e      	ldr	r2, [pc, #568]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800594e:	430b      	orrs	r3, r1
 8005950:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005952:	e003      	b.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005954:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005958:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800595c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005964:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005968:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800596c:	2300      	movs	r3, #0
 800596e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005972:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005976:	460b      	mov	r3, r1
 8005978:	4313      	orrs	r3, r2
 800597a:	f000 8099 	beq.w	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800597e:	4b83      	ldr	r3, [pc, #524]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a82      	ldr	r2, [pc, #520]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005988:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800598a:	f7fd f917 	bl	8002bbc <HAL_GetTick>
 800598e:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005992:	e00b      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005994:	f7fd f912 	bl	8002bbc <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	2b64      	cmp	r3, #100	@ 0x64
 80059a2:	d903      	bls.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80059a4:	2303      	movs	r3, #3
 80059a6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80059aa:	e005      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059ac:	4b77      	ldr	r3, [pc, #476]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d0ed      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80059b8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d173      	bne.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80059c0:	4b71      	ldr	r3, [pc, #452]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80059c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80059cc:	4053      	eors	r3, r2
 80059ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d015      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059d6:	4b6c      	ldr	r3, [pc, #432]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059de:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059e2:	4b69      	ldr	r3, [pc, #420]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e6:	4a68      	ldr	r2, [pc, #416]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059ec:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059ee:	4b66      	ldr	r3, [pc, #408]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f2:	4a65      	ldr	r2, [pc, #404]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059f8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80059fa:	4a63      	ldr	r2, [pc, #396]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a00:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005a02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a0e:	d118      	bne.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a10:	f7fd f8d4 	bl	8002bbc <HAL_GetTick>
 8005a14:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a18:	e00d      	b.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a1a:	f7fd f8cf 	bl	8002bbc <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005a24:	1ad2      	subs	r2, r2, r3
 8005a26:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d903      	bls.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8005a34:	e005      	b.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a36:	4b54      	ldr	r3, [pc, #336]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a3a:	f003 0302 	and.w	r3, r3, #2
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d0eb      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8005a42:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d129      	bne.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a4e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a5a:	d10e      	bne.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005a5c:	4b4a      	ldr	r3, [pc, #296]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005a64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a6c:	091a      	lsrs	r2, r3, #4
 8005a6e:	4b48      	ldr	r3, [pc, #288]	@ (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8005a70:	4013      	ands	r3, r2
 8005a72:	4a45      	ldr	r2, [pc, #276]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a74:	430b      	orrs	r3, r1
 8005a76:	6113      	str	r3, [r2, #16]
 8005a78:	e005      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005a7a:	4b43      	ldr	r3, [pc, #268]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a7c:	691b      	ldr	r3, [r3, #16]
 8005a7e:	4a42      	ldr	r2, [pc, #264]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a80:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005a84:	6113      	str	r3, [r2, #16]
 8005a86:	4b40      	ldr	r3, [pc, #256]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a88:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005a8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a8e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a96:	4a3c      	ldr	r2, [pc, #240]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a9c:	e008      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a9e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005aa2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8005aa6:	e003      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aa8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005aac:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005ab0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab8:	f002 0301 	and.w	r3, r2, #1
 8005abc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005ac6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005aca:	460b      	mov	r3, r1
 8005acc:	4313      	orrs	r3, r2
 8005ace:	f000 8090 	beq.w	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005ad2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ada:	2b28      	cmp	r3, #40	@ 0x28
 8005adc:	d870      	bhi.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8005ade:	a201      	add	r2, pc, #4	@ (adr r2, 8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8005ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae4:	08005bc9 	.word	0x08005bc9
 8005ae8:	08005bc1 	.word	0x08005bc1
 8005aec:	08005bc1 	.word	0x08005bc1
 8005af0:	08005bc1 	.word	0x08005bc1
 8005af4:	08005bc1 	.word	0x08005bc1
 8005af8:	08005bc1 	.word	0x08005bc1
 8005afc:	08005bc1 	.word	0x08005bc1
 8005b00:	08005bc1 	.word	0x08005bc1
 8005b04:	08005b95 	.word	0x08005b95
 8005b08:	08005bc1 	.word	0x08005bc1
 8005b0c:	08005bc1 	.word	0x08005bc1
 8005b10:	08005bc1 	.word	0x08005bc1
 8005b14:	08005bc1 	.word	0x08005bc1
 8005b18:	08005bc1 	.word	0x08005bc1
 8005b1c:	08005bc1 	.word	0x08005bc1
 8005b20:	08005bc1 	.word	0x08005bc1
 8005b24:	08005bab 	.word	0x08005bab
 8005b28:	08005bc1 	.word	0x08005bc1
 8005b2c:	08005bc1 	.word	0x08005bc1
 8005b30:	08005bc1 	.word	0x08005bc1
 8005b34:	08005bc1 	.word	0x08005bc1
 8005b38:	08005bc1 	.word	0x08005bc1
 8005b3c:	08005bc1 	.word	0x08005bc1
 8005b40:	08005bc1 	.word	0x08005bc1
 8005b44:	08005bc9 	.word	0x08005bc9
 8005b48:	08005bc1 	.word	0x08005bc1
 8005b4c:	08005bc1 	.word	0x08005bc1
 8005b50:	08005bc1 	.word	0x08005bc1
 8005b54:	08005bc1 	.word	0x08005bc1
 8005b58:	08005bc1 	.word	0x08005bc1
 8005b5c:	08005bc1 	.word	0x08005bc1
 8005b60:	08005bc1 	.word	0x08005bc1
 8005b64:	08005bc9 	.word	0x08005bc9
 8005b68:	08005bc1 	.word	0x08005bc1
 8005b6c:	08005bc1 	.word	0x08005bc1
 8005b70:	08005bc1 	.word	0x08005bc1
 8005b74:	08005bc1 	.word	0x08005bc1
 8005b78:	08005bc1 	.word	0x08005bc1
 8005b7c:	08005bc1 	.word	0x08005bc1
 8005b80:	08005bc1 	.word	0x08005bc1
 8005b84:	08005bc9 	.word	0x08005bc9
 8005b88:	58024400 	.word	0x58024400
 8005b8c:	58024800 	.word	0x58024800
 8005b90:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005b94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b98:	3308      	adds	r3, #8
 8005b9a:	2101      	movs	r1, #1
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f000 ffc5 	bl	8006b2c <RCCEx_PLL2_Config>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005ba8:	e00f      	b.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005baa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005bae:	3328      	adds	r3, #40	@ 0x28
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f001 f86c 	bl	8006c90 <RCCEx_PLL3_Config>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005bbe:	e004      	b.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005bc6:	e000      	b.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8005bc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10b      	bne.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005bd2:	4bc0      	ldr	r3, [pc, #768]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bd6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005bda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005bde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005be2:	4abc      	ldr	r2, [pc, #752]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005be4:	430b      	orrs	r3, r1
 8005be6:	6553      	str	r3, [r2, #84]	@ 0x54
 8005be8:	e003      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bea:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005bee:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005bf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bfa:	f002 0302 	and.w	r3, r2, #2
 8005bfe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c02:	2300      	movs	r3, #0
 8005c04:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005c08:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005c0c:	460b      	mov	r3, r1
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	d043      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005c12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c1a:	2b05      	cmp	r3, #5
 8005c1c:	d824      	bhi.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8005c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c24 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8005c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c24:	08005c71 	.word	0x08005c71
 8005c28:	08005c3d 	.word	0x08005c3d
 8005c2c:	08005c53 	.word	0x08005c53
 8005c30:	08005c71 	.word	0x08005c71
 8005c34:	08005c71 	.word	0x08005c71
 8005c38:	08005c71 	.word	0x08005c71
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c40:	3308      	adds	r3, #8
 8005c42:	2101      	movs	r1, #1
 8005c44:	4618      	mov	r0, r3
 8005c46:	f000 ff71 	bl	8006b2c <RCCEx_PLL2_Config>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c50:	e00f      	b.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c56:	3328      	adds	r3, #40	@ 0x28
 8005c58:	2101      	movs	r1, #1
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f001 f818 	bl	8006c90 <RCCEx_PLL3_Config>
 8005c60:	4603      	mov	r3, r0
 8005c62:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c66:	e004      	b.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005c6e:	e000      	b.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8005c70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c72:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10b      	bne.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005c7a:	4b96      	ldr	r3, [pc, #600]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c7e:	f023 0107 	bic.w	r1, r3, #7
 8005c82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c8a:	4a92      	ldr	r2, [pc, #584]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005c8c:	430b      	orrs	r3, r1
 8005c8e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c90:	e003      	b.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c92:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c96:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca2:	f002 0304 	and.w	r3, r2, #4
 8005ca6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005caa:	2300      	movs	r3, #0
 8005cac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cb0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	d043      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005cba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005cbe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cc2:	2b05      	cmp	r3, #5
 8005cc4:	d824      	bhi.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8005cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ccc <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8005cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ccc:	08005d19 	.word	0x08005d19
 8005cd0:	08005ce5 	.word	0x08005ce5
 8005cd4:	08005cfb 	.word	0x08005cfb
 8005cd8:	08005d19 	.word	0x08005d19
 8005cdc:	08005d19 	.word	0x08005d19
 8005ce0:	08005d19 	.word	0x08005d19
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ce4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ce8:	3308      	adds	r3, #8
 8005cea:	2101      	movs	r1, #1
 8005cec:	4618      	mov	r0, r3
 8005cee:	f000 ff1d 	bl	8006b2c <RCCEx_PLL2_Config>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005cf8:	e00f      	b.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005cfe:	3328      	adds	r3, #40	@ 0x28
 8005d00:	2101      	movs	r1, #1
 8005d02:	4618      	mov	r0, r3
 8005d04:	f000 ffc4 	bl	8006c90 <RCCEx_PLL3_Config>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005d0e:	e004      	b.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005d16:	e000      	b.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8005d18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d1a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d10b      	bne.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d22:	4b6c      	ldr	r3, [pc, #432]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d26:	f023 0107 	bic.w	r1, r3, #7
 8005d2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d32:	4a68      	ldr	r2, [pc, #416]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005d34:	430b      	orrs	r3, r1
 8005d36:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d38:	e003      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d3a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005d3e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4a:	f002 0320 	and.w	r3, r2, #32
 8005d4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d52:	2300      	movs	r3, #0
 8005d54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	d055      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005d62:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d6e:	d033      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d74:	d82c      	bhi.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005d76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d7a:	d02f      	beq.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8005d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d80:	d826      	bhi.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005d82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d86:	d02b      	beq.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005d88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d8c:	d820      	bhi.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005d8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d92:	d012      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8005d94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d98:	d81a      	bhi.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d022      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8005d9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005da2:	d115      	bne.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005da4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005da8:	3308      	adds	r3, #8
 8005daa:	2100      	movs	r1, #0
 8005dac:	4618      	mov	r0, r3
 8005dae:	f000 febd 	bl	8006b2c <RCCEx_PLL2_Config>
 8005db2:	4603      	mov	r3, r0
 8005db4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005db8:	e015      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005dba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005dbe:	3328      	adds	r3, #40	@ 0x28
 8005dc0:	2102      	movs	r1, #2
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f000 ff64 	bl	8006c90 <RCCEx_PLL3_Config>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005dce:	e00a      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005dd6:	e006      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005dd8:	bf00      	nop
 8005dda:	e004      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005ddc:	bf00      	nop
 8005dde:	e002      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005de0:	bf00      	nop
 8005de2:	e000      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005de6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d10b      	bne.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dee:	4b39      	ldr	r3, [pc, #228]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005df2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005df6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005dfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005dfe:	4a35      	ldr	r2, [pc, #212]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005e00:	430b      	orrs	r3, r1
 8005e02:	6553      	str	r3, [r2, #84]	@ 0x54
 8005e04:	e003      	b.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e06:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005e0a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005e0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e16:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005e1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e1e:	2300      	movs	r3, #0
 8005e20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005e24:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005e28:	460b      	mov	r3, r1
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	d058      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005e2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005e36:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e3a:	d033      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8005e3c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e40:	d82c      	bhi.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005e42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e46:	d02f      	beq.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005e48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e4c:	d826      	bhi.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005e4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e52:	d02b      	beq.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8005e54:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e58:	d820      	bhi.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005e5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e5e:	d012      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8005e60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e64:	d81a      	bhi.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d022      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8005e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e6e:	d115      	bne.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e74:	3308      	adds	r3, #8
 8005e76:	2100      	movs	r1, #0
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f000 fe57 	bl	8006b2c <RCCEx_PLL2_Config>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005e84:	e015      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e8a:	3328      	adds	r3, #40	@ 0x28
 8005e8c:	2102      	movs	r1, #2
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f000 fefe 	bl	8006c90 <RCCEx_PLL3_Config>
 8005e94:	4603      	mov	r3, r0
 8005e96:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005e9a:	e00a      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005ea2:	e006      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005ea4:	bf00      	nop
 8005ea6:	e004      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005ea8:	bf00      	nop
 8005eaa:	e002      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005eac:	bf00      	nop
 8005eae:	e000      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eb2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d10e      	bne.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005eba:	4b06      	ldr	r3, [pc, #24]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ebe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005ec2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ec6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005eca:	4a02      	ldr	r2, [pc, #8]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005ecc:	430b      	orrs	r3, r1
 8005ece:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ed0:	e006      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8005ed2:	bf00      	nop
 8005ed4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ed8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005edc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ee0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005eec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ef6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005efa:	460b      	mov	r3, r1
 8005efc:	4313      	orrs	r3, r2
 8005efe:	d055      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005f00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f04:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005f08:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005f0c:	d033      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8005f0e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005f12:	d82c      	bhi.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005f14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f18:	d02f      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8005f1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f1e:	d826      	bhi.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005f20:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005f24:	d02b      	beq.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005f26:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005f2a:	d820      	bhi.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005f2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f30:	d012      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8005f32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f36:	d81a      	bhi.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d022      	beq.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8005f3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f40:	d115      	bne.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f46:	3308      	adds	r3, #8
 8005f48:	2100      	movs	r1, #0
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f000 fdee 	bl	8006b2c <RCCEx_PLL2_Config>
 8005f50:	4603      	mov	r3, r0
 8005f52:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f56:	e015      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f5c:	3328      	adds	r3, #40	@ 0x28
 8005f5e:	2102      	movs	r1, #2
 8005f60:	4618      	mov	r0, r3
 8005f62:	f000 fe95 	bl	8006c90 <RCCEx_PLL3_Config>
 8005f66:	4603      	mov	r3, r0
 8005f68:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f6c:	e00a      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005f74:	e006      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8005f76:	bf00      	nop
 8005f78:	e004      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8005f7a:	bf00      	nop
 8005f7c:	e002      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8005f7e:	bf00      	nop
 8005f80:	e000      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8005f82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f84:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d10b      	bne.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005f8c:	4ba1      	ldr	r3, [pc, #644]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f90:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005f94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f98:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005f9c:	4a9d      	ldr	r2, [pc, #628]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005f9e:	430b      	orrs	r3, r1
 8005fa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fa2:	e003      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fa4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005fa8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005fac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb4:	f002 0308 	and.w	r3, r2, #8
 8005fb8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005fc2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	d01e      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005fcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fd8:	d10c      	bne.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005fda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fde:	3328      	adds	r3, #40	@ 0x28
 8005fe0:	2102      	movs	r1, #2
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f000 fe54 	bl	8006c90 <RCCEx_PLL3_Config>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d002      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005ff4:	4b87      	ldr	r3, [pc, #540]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ff8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ffc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006000:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006004:	4a83      	ldr	r2, [pc, #524]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006006:	430b      	orrs	r3, r1
 8006008:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800600a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800600e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006012:	f002 0310 	and.w	r3, r2, #16
 8006016:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800601a:	2300      	movs	r3, #0
 800601c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006020:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006024:	460b      	mov	r3, r1
 8006026:	4313      	orrs	r3, r2
 8006028:	d01e      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800602a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800602e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006032:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006036:	d10c      	bne.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006038:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800603c:	3328      	adds	r3, #40	@ 0x28
 800603e:	2102      	movs	r1, #2
 8006040:	4618      	mov	r0, r3
 8006042:	f000 fe25 	bl	8006c90 <RCCEx_PLL3_Config>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006052:	4b70      	ldr	r3, [pc, #448]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006056:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800605a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800605e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006062:	4a6c      	ldr	r2, [pc, #432]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006064:	430b      	orrs	r3, r1
 8006066:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006068:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800606c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006070:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006074:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006078:	2300      	movs	r3, #0
 800607a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800607e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006082:	460b      	mov	r3, r1
 8006084:	4313      	orrs	r3, r2
 8006086:	d03e      	beq.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006088:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800608c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006090:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006094:	d022      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8006096:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800609a:	d81b      	bhi.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800609c:	2b00      	cmp	r3, #0
 800609e:	d003      	beq.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 80060a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060a4:	d00b      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 80060a6:	e015      	b.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060ac:	3308      	adds	r3, #8
 80060ae:	2100      	movs	r1, #0
 80060b0:	4618      	mov	r0, r3
 80060b2:	f000 fd3b 	bl	8006b2c <RCCEx_PLL2_Config>
 80060b6:	4603      	mov	r3, r0
 80060b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80060bc:	e00f      	b.n	80060de <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80060be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060c2:	3328      	adds	r3, #40	@ 0x28
 80060c4:	2102      	movs	r1, #2
 80060c6:	4618      	mov	r0, r3
 80060c8:	f000 fde2 	bl	8006c90 <RCCEx_PLL3_Config>
 80060cc:	4603      	mov	r3, r0
 80060ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80060d2:	e004      	b.n	80060de <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80060da:	e000      	b.n	80060de <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 80060dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060de:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10b      	bne.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060e6:	4b4b      	ldr	r3, [pc, #300]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80060e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ea:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80060ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80060f6:	4a47      	ldr	r2, [pc, #284]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80060f8:	430b      	orrs	r3, r1
 80060fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80060fc:	e003      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060fe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006102:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006106:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006112:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006114:	2300      	movs	r3, #0
 8006116:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006118:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800611c:	460b      	mov	r3, r1
 800611e:	4313      	orrs	r3, r2
 8006120:	d03b      	beq.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006122:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800612a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800612e:	d01f      	beq.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8006130:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006134:	d818      	bhi.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8006136:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800613a:	d003      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 800613c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006140:	d007      	beq.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8006142:	e011      	b.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006144:	4b33      	ldr	r3, [pc, #204]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006148:	4a32      	ldr	r2, [pc, #200]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800614a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800614e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006150:	e00f      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006152:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006156:	3328      	adds	r3, #40	@ 0x28
 8006158:	2101      	movs	r1, #1
 800615a:	4618      	mov	r0, r3
 800615c:	f000 fd98 	bl	8006c90 <RCCEx_PLL3_Config>
 8006160:	4603      	mov	r3, r0
 8006162:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8006166:	e004      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800616e:	e000      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8006170:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006172:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10b      	bne.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800617a:	4b26      	ldr	r3, [pc, #152]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800617c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800617e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006182:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800618a:	4a22      	ldr	r2, [pc, #136]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800618c:	430b      	orrs	r3, r1
 800618e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006190:	e003      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006192:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006196:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800619a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800619e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80061a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80061a8:	2300      	movs	r3, #0
 80061aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80061ac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80061b0:	460b      	mov	r3, r1
 80061b2:	4313      	orrs	r3, r2
 80061b4:	d034      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80061b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d003      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 80061c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061c4:	d007      	beq.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 80061c6:	e011      	b.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061c8:	4b12      	ldr	r3, [pc, #72]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80061ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061cc:	4a11      	ldr	r2, [pc, #68]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80061ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061d4:	e00e      	b.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80061d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061da:	3308      	adds	r3, #8
 80061dc:	2102      	movs	r1, #2
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 fca4 	bl	8006b2c <RCCEx_PLL2_Config>
 80061e4:	4603      	mov	r3, r0
 80061e6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061ea:	e003      	b.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80061f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061f4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10d      	bne.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80061fc:	4b05      	ldr	r3, [pc, #20]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80061fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006200:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006204:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800620a:	4a02      	ldr	r2, [pc, #8]	@ (8006214 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800620c:	430b      	orrs	r3, r1
 800620e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006210:	e006      	b.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8006212:	bf00      	nop
 8006214:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006218:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800621c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006220:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006228:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800622c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800622e:	2300      	movs	r3, #0
 8006230:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006232:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006236:	460b      	mov	r3, r1
 8006238:	4313      	orrs	r3, r2
 800623a:	d00c      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800623c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006240:	3328      	adds	r3, #40	@ 0x28
 8006242:	2102      	movs	r1, #2
 8006244:	4618      	mov	r0, r3
 8006246:	f000 fd23 	bl	8006c90 <RCCEx_PLL3_Config>
 800624a:	4603      	mov	r3, r0
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006256:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800625a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006262:	663b      	str	r3, [r7, #96]	@ 0x60
 8006264:	2300      	movs	r3, #0
 8006266:	667b      	str	r3, [r7, #100]	@ 0x64
 8006268:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800626c:	460b      	mov	r3, r1
 800626e:	4313      	orrs	r3, r2
 8006270:	d038      	beq.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006272:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800627a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800627e:	d018      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8006280:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006284:	d811      	bhi.n	80062aa <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8006286:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800628a:	d014      	beq.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 800628c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006290:	d80b      	bhi.n	80062aa <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8006292:	2b00      	cmp	r3, #0
 8006294:	d011      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8006296:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800629a:	d106      	bne.n	80062aa <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800629c:	4bc3      	ldr	r3, [pc, #780]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800629e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a0:	4ac2      	ldr	r2, [pc, #776]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80062a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80062a8:	e008      	b.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80062b0:	e004      	b.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80062b2:	bf00      	nop
 80062b4:	e002      	b.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80062b6:	bf00      	nop
 80062b8:	e000      	b.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80062ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d10b      	bne.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062c4:	4bb9      	ldr	r3, [pc, #740]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80062c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062c8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80062cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062d4:	4ab5      	ldr	r2, [pc, #724]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80062d6:	430b      	orrs	r3, r1
 80062d8:	6553      	str	r3, [r2, #84]	@ 0x54
 80062da:	e003      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062dc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80062e0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80062e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ec:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80062f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062f2:	2300      	movs	r3, #0
 80062f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80062fa:	460b      	mov	r3, r1
 80062fc:	4313      	orrs	r3, r2
 80062fe:	d009      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006300:	4baa      	ldr	r3, [pc, #680]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006304:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006308:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800630c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800630e:	4aa7      	ldr	r2, [pc, #668]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006310:	430b      	orrs	r3, r1
 8006312:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006314:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006320:	653b      	str	r3, [r7, #80]	@ 0x50
 8006322:	2300      	movs	r3, #0
 8006324:	657b      	str	r3, [r7, #84]	@ 0x54
 8006326:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800632a:	460b      	mov	r3, r1
 800632c:	4313      	orrs	r3, r2
 800632e:	d009      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006330:	4b9e      	ldr	r3, [pc, #632]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006332:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006334:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006338:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800633c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800633e:	4a9b      	ldr	r2, [pc, #620]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006340:	430b      	orrs	r3, r1
 8006342:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8006344:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006350:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006352:	2300      	movs	r3, #0
 8006354:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006356:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800635a:	460b      	mov	r3, r1
 800635c:	4313      	orrs	r3, r2
 800635e:	d009      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8006360:	4b92      	ldr	r3, [pc, #584]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006364:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8006368:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800636c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800636e:	4a8f      	ldr	r2, [pc, #572]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006370:	430b      	orrs	r3, r1
 8006372:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006374:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800637c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006380:	643b      	str	r3, [r7, #64]	@ 0x40
 8006382:	2300      	movs	r3, #0
 8006384:	647b      	str	r3, [r7, #68]	@ 0x44
 8006386:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800638a:	460b      	mov	r3, r1
 800638c:	4313      	orrs	r3, r2
 800638e:	d00e      	beq.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006390:	4b86      	ldr	r3, [pc, #536]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006392:	691b      	ldr	r3, [r3, #16]
 8006394:	4a85      	ldr	r2, [pc, #532]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006396:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800639a:	6113      	str	r3, [r2, #16]
 800639c:	4b83      	ldr	r3, [pc, #524]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800639e:	6919      	ldr	r1, [r3, #16]
 80063a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063a4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80063a8:	4a80      	ldr	r2, [pc, #512]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80063aa:	430b      	orrs	r3, r1
 80063ac:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80063ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b6:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80063ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063bc:	2300      	movs	r3, #0
 80063be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063c0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80063c4:	460b      	mov	r3, r1
 80063c6:	4313      	orrs	r3, r2
 80063c8:	d009      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80063ca:	4b78      	ldr	r3, [pc, #480]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80063cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063ce:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80063d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063d8:	4a74      	ldr	r2, [pc, #464]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80063da:	430b      	orrs	r3, r1
 80063dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80063de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80063ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80063ec:	2300      	movs	r3, #0
 80063ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80063f0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80063f4:	460b      	mov	r3, r1
 80063f6:	4313      	orrs	r3, r2
 80063f8:	d00a      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80063fa:	4b6c      	ldr	r3, [pc, #432]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80063fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063fe:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006402:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006406:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800640a:	4a68      	ldr	r2, [pc, #416]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800640c:	430b      	orrs	r3, r1
 800640e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006410:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006418:	2100      	movs	r1, #0
 800641a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800641c:	f003 0301 	and.w	r3, r3, #1
 8006420:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006422:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006426:	460b      	mov	r3, r1
 8006428:	4313      	orrs	r3, r2
 800642a:	d011      	beq.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800642c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006430:	3308      	adds	r3, #8
 8006432:	2100      	movs	r1, #0
 8006434:	4618      	mov	r0, r3
 8006436:	f000 fb79 	bl	8006b2c <RCCEx_PLL2_Config>
 800643a:	4603      	mov	r3, r0
 800643c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8006440:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006444:	2b00      	cmp	r3, #0
 8006446:	d003      	beq.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006448:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800644c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006450:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006458:	2100      	movs	r1, #0
 800645a:	6239      	str	r1, [r7, #32]
 800645c:	f003 0302 	and.w	r3, r3, #2
 8006460:	627b      	str	r3, [r7, #36]	@ 0x24
 8006462:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006466:	460b      	mov	r3, r1
 8006468:	4313      	orrs	r3, r2
 800646a:	d011      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800646c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006470:	3308      	adds	r3, #8
 8006472:	2101      	movs	r1, #1
 8006474:	4618      	mov	r0, r3
 8006476:	f000 fb59 	bl	8006b2c <RCCEx_PLL2_Config>
 800647a:	4603      	mov	r3, r0
 800647c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8006480:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006484:	2b00      	cmp	r3, #0
 8006486:	d003      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006488:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800648c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006490:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006498:	2100      	movs	r1, #0
 800649a:	61b9      	str	r1, [r7, #24]
 800649c:	f003 0304 	and.w	r3, r3, #4
 80064a0:	61fb      	str	r3, [r7, #28]
 80064a2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80064a6:	460b      	mov	r3, r1
 80064a8:	4313      	orrs	r3, r2
 80064aa:	d011      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80064ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064b0:	3308      	adds	r3, #8
 80064b2:	2102      	movs	r1, #2
 80064b4:	4618      	mov	r0, r3
 80064b6:	f000 fb39 	bl	8006b2c <RCCEx_PLL2_Config>
 80064ba:	4603      	mov	r3, r0
 80064bc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80064c0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d003      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064c8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80064cc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80064d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d8:	2100      	movs	r1, #0
 80064da:	6139      	str	r1, [r7, #16]
 80064dc:	f003 0308 	and.w	r3, r3, #8
 80064e0:	617b      	str	r3, [r7, #20]
 80064e2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80064e6:	460b      	mov	r3, r1
 80064e8:	4313      	orrs	r3, r2
 80064ea:	d011      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064f0:	3328      	adds	r3, #40	@ 0x28
 80064f2:	2100      	movs	r1, #0
 80064f4:	4618      	mov	r0, r3
 80064f6:	f000 fbcb 	bl	8006c90 <RCCEx_PLL3_Config>
 80064fa:	4603      	mov	r3, r0
 80064fc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8006500:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006504:	2b00      	cmp	r3, #0
 8006506:	d003      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006508:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800650c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006510:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006518:	2100      	movs	r1, #0
 800651a:	60b9      	str	r1, [r7, #8]
 800651c:	f003 0310 	and.w	r3, r3, #16
 8006520:	60fb      	str	r3, [r7, #12]
 8006522:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006526:	460b      	mov	r3, r1
 8006528:	4313      	orrs	r3, r2
 800652a:	d011      	beq.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800652c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006530:	3328      	adds	r3, #40	@ 0x28
 8006532:	2101      	movs	r1, #1
 8006534:	4618      	mov	r0, r3
 8006536:	f000 fbab 	bl	8006c90 <RCCEx_PLL3_Config>
 800653a:	4603      	mov	r3, r0
 800653c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8006540:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006544:	2b00      	cmp	r3, #0
 8006546:	d003      	beq.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006548:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800654c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006550:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006558:	2100      	movs	r1, #0
 800655a:	6039      	str	r1, [r7, #0]
 800655c:	f003 0320 	and.w	r3, r3, #32
 8006560:	607b      	str	r3, [r7, #4]
 8006562:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006566:	460b      	mov	r3, r1
 8006568:	4313      	orrs	r3, r2
 800656a:	d011      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800656c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006570:	3328      	adds	r3, #40	@ 0x28
 8006572:	2102      	movs	r1, #2
 8006574:	4618      	mov	r0, r3
 8006576:	f000 fb8b 	bl	8006c90 <RCCEx_PLL3_Config>
 800657a:	4603      	mov	r3, r0
 800657c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8006580:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006584:	2b00      	cmp	r3, #0
 8006586:	d003      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006588:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800658c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 8006590:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8006594:	2b00      	cmp	r3, #0
 8006596:	d101      	bne.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8006598:	2300      	movs	r3, #0
 800659a:	e000      	b.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
}
 800659e:	4618      	mov	r0, r3
 80065a0:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 80065a4:	46bd      	mov	sp, r7
 80065a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065aa:	bf00      	nop
 80065ac:	58024400 	.word	0x58024400

080065b0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 80065b4:	f7fe fde2 	bl	800517c <HAL_RCC_GetHCLKFreq>
 80065b8:	4602      	mov	r2, r0
 80065ba:	4b06      	ldr	r3, [pc, #24]	@ (80065d4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	091b      	lsrs	r3, r3, #4
 80065c0:	f003 0307 	and.w	r3, r3, #7
 80065c4:	4904      	ldr	r1, [pc, #16]	@ (80065d8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80065c6:	5ccb      	ldrb	r3, [r1, r3]
 80065c8:	f003 031f 	and.w	r3, r3, #31
 80065cc:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	58024400 	.word	0x58024400
 80065d8:	0800a198 	.word	0x0800a198

080065dc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80065dc:	b480      	push	{r7}
 80065de:	b089      	sub	sp, #36	@ 0x24
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80065e4:	4ba1      	ldr	r3, [pc, #644]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e8:	f003 0303 	and.w	r3, r3, #3
 80065ec:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80065ee:	4b9f      	ldr	r3, [pc, #636]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f2:	0b1b      	lsrs	r3, r3, #12
 80065f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065f8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80065fa:	4b9c      	ldr	r3, [pc, #624]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065fe:	091b      	lsrs	r3, r3, #4
 8006600:	f003 0301 	and.w	r3, r3, #1
 8006604:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006606:	4b99      	ldr	r3, [pc, #612]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800660a:	08db      	lsrs	r3, r3, #3
 800660c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	fb02 f303 	mul.w	r3, r2, r3
 8006616:	ee07 3a90 	vmov	s15, r3
 800661a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800661e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	2b00      	cmp	r3, #0
 8006626:	f000 8111 	beq.w	800684c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	2b02      	cmp	r3, #2
 800662e:	f000 8083 	beq.w	8006738 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	2b02      	cmp	r3, #2
 8006636:	f200 80a1 	bhi.w	800677c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d003      	beq.n	8006648 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d056      	beq.n	80066f4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006646:	e099      	b.n	800677c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006648:	4b88      	ldr	r3, [pc, #544]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0320 	and.w	r3, r3, #32
 8006650:	2b00      	cmp	r3, #0
 8006652:	d02d      	beq.n	80066b0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006654:	4b85      	ldr	r3, [pc, #532]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	08db      	lsrs	r3, r3, #3
 800665a:	f003 0303 	and.w	r3, r3, #3
 800665e:	4a84      	ldr	r2, [pc, #528]	@ (8006870 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006660:	fa22 f303 	lsr.w	r3, r2, r3
 8006664:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	ee07 3a90 	vmov	s15, r3
 800666c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	ee07 3a90 	vmov	s15, r3
 8006676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800667a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800667e:	4b7b      	ldr	r3, [pc, #492]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006686:	ee07 3a90 	vmov	s15, r3
 800668a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800668e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006692:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006696:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800669a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800669e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80066ae:	e087      	b.n	80067c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	ee07 3a90 	vmov	s15, r3
 80066b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006878 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80066be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066c2:	4b6a      	ldr	r3, [pc, #424]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066ca:	ee07 3a90 	vmov	s15, r3
 80066ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80066d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80066da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066f2:	e065      	b.n	80067c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	ee07 3a90 	vmov	s15, r3
 80066fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800687c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006702:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006706:	4b59      	ldr	r3, [pc, #356]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800670a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800670e:	ee07 3a90 	vmov	s15, r3
 8006712:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006716:	ed97 6a03 	vldr	s12, [r7, #12]
 800671a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800671e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006722:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006726:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800672a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800672e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006732:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006736:	e043      	b.n	80067c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	ee07 3a90 	vmov	s15, r3
 800673e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006742:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006880 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800674a:	4b48      	ldr	r3, [pc, #288]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800674c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800674e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006752:	ee07 3a90 	vmov	s15, r3
 8006756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800675a:	ed97 6a03 	vldr	s12, [r7, #12]
 800675e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800676a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800676e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006776:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800677a:	e021      	b.n	80067c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	ee07 3a90 	vmov	s15, r3
 8006782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006786:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800687c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800678a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800678e:	4b37      	ldr	r3, [pc, #220]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006796:	ee07 3a90 	vmov	s15, r3
 800679a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800679e:	ed97 6a03 	vldr	s12, [r7, #12]
 80067a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006874 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80067a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067be:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80067c0:	4b2a      	ldr	r3, [pc, #168]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c4:	0a5b      	lsrs	r3, r3, #9
 80067c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067ca:	ee07 3a90 	vmov	s15, r3
 80067ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067da:	edd7 6a07 	vldr	s13, [r7, #28]
 80067de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067e6:	ee17 2a90 	vmov	r2, s15
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80067ee:	4b1f      	ldr	r3, [pc, #124]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f2:	0c1b      	lsrs	r3, r3, #16
 80067f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067f8:	ee07 3a90 	vmov	s15, r3
 80067fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006800:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006804:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006808:	edd7 6a07 	vldr	s13, [r7, #28]
 800680c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006810:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006814:	ee17 2a90 	vmov	r2, s15
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800681c:	4b13      	ldr	r3, [pc, #76]	@ (800686c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800681e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006820:	0e1b      	lsrs	r3, r3, #24
 8006822:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006826:	ee07 3a90 	vmov	s15, r3
 800682a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800682e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006832:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006836:	edd7 6a07 	vldr	s13, [r7, #28]
 800683a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800683e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006842:	ee17 2a90 	vmov	r2, s15
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800684a:	e008      	b.n	800685e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	609a      	str	r2, [r3, #8]
}
 800685e:	bf00      	nop
 8006860:	3724      	adds	r7, #36	@ 0x24
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	58024400 	.word	0x58024400
 8006870:	03d09000 	.word	0x03d09000
 8006874:	46000000 	.word	0x46000000
 8006878:	4c742400 	.word	0x4c742400
 800687c:	4a742400 	.word	0x4a742400
 8006880:	4af42400 	.word	0x4af42400

08006884 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006884:	b480      	push	{r7}
 8006886:	b089      	sub	sp, #36	@ 0x24
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800688c:	4ba1      	ldr	r3, [pc, #644]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800688e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006890:	f003 0303 	and.w	r3, r3, #3
 8006894:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006896:	4b9f      	ldr	r3, [pc, #636]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800689a:	0d1b      	lsrs	r3, r3, #20
 800689c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068a0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80068a2:	4b9c      	ldr	r3, [pc, #624]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a6:	0a1b      	lsrs	r3, r3, #8
 80068a8:	f003 0301 	and.w	r3, r3, #1
 80068ac:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80068ae:	4b99      	ldr	r3, [pc, #612]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068b2:	08db      	lsrs	r3, r3, #3
 80068b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80068b8:	693a      	ldr	r2, [r7, #16]
 80068ba:	fb02 f303 	mul.w	r3, r2, r3
 80068be:	ee07 3a90 	vmov	s15, r3
 80068c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f000 8111 	beq.w	8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80068d2:	69bb      	ldr	r3, [r7, #24]
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	f000 8083 	beq.w	80069e0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	2b02      	cmp	r3, #2
 80068de:	f200 80a1 	bhi.w	8006a24 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d003      	beq.n	80068f0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d056      	beq.n	800699c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80068ee:	e099      	b.n	8006a24 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068f0:	4b88      	ldr	r3, [pc, #544]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0320 	and.w	r3, r3, #32
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d02d      	beq.n	8006958 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80068fc:	4b85      	ldr	r3, [pc, #532]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	08db      	lsrs	r3, r3, #3
 8006902:	f003 0303 	and.w	r3, r3, #3
 8006906:	4a84      	ldr	r2, [pc, #528]	@ (8006b18 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006908:	fa22 f303 	lsr.w	r3, r2, r3
 800690c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	ee07 3a90 	vmov	s15, r3
 8006914:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	ee07 3a90 	vmov	s15, r3
 800691e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006922:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006926:	4b7b      	ldr	r3, [pc, #492]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800692e:	ee07 3a90 	vmov	s15, r3
 8006932:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006936:	ed97 6a03 	vldr	s12, [r7, #12]
 800693a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006b1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800693e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006942:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006946:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800694a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800694e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006952:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006956:	e087      	b.n	8006a68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	ee07 3a90 	vmov	s15, r3
 800695e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006962:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006b20 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006966:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800696a:	4b6a      	ldr	r3, [pc, #424]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800696c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800696e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006972:	ee07 3a90 	vmov	s15, r3
 8006976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800697a:	ed97 6a03 	vldr	s12, [r7, #12]
 800697e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006b1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006982:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006986:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800698a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800698e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006996:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800699a:	e065      	b.n	8006a68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	ee07 3a90 	vmov	s15, r3
 80069a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069a6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80069aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069ae:	4b59      	ldr	r3, [pc, #356]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069b6:	ee07 3a90 	vmov	s15, r3
 80069ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069be:	ed97 6a03 	vldr	s12, [r7, #12]
 80069c2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006b1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069de:	e043      	b.n	8006a68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	ee07 3a90 	vmov	s15, r3
 80069e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80069ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069f2:	4b48      	ldr	r3, [pc, #288]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069fa:	ee07 3a90 	vmov	s15, r3
 80069fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a02:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a06:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006b1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a22:	e021      	b.n	8006a68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	ee07 3a90 	vmov	s15, r3
 8006a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a2e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a36:	4b37      	ldr	r3, [pc, #220]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a3e:	ee07 3a90 	vmov	s15, r3
 8006a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a46:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a4a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006b1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a66:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006a68:	4b2a      	ldr	r3, [pc, #168]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6c:	0a5b      	lsrs	r3, r3, #9
 8006a6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a72:	ee07 3a90 	vmov	s15, r3
 8006a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a82:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a8e:	ee17 2a90 	vmov	r2, s15
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006a96:	4b1f      	ldr	r3, [pc, #124]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a9a:	0c1b      	lsrs	r3, r3, #16
 8006a9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006aa0:	ee07 3a90 	vmov	s15, r3
 8006aa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aa8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006aac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ab0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ab4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ab8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006abc:	ee17 2a90 	vmov	r2, s15
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006ac4:	4b13      	ldr	r3, [pc, #76]	@ (8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac8:	0e1b      	lsrs	r3, r3, #24
 8006aca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ace:	ee07 3a90 	vmov	s15, r3
 8006ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ad6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ada:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ade:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ae2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ae6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006aea:	ee17 2a90 	vmov	r2, s15
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006af2:	e008      	b.n	8006b06 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	609a      	str	r2, [r3, #8]
}
 8006b06:	bf00      	nop
 8006b08:	3724      	adds	r7, #36	@ 0x24
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop
 8006b14:	58024400 	.word	0x58024400
 8006b18:	03d09000 	.word	0x03d09000
 8006b1c:	46000000 	.word	0x46000000
 8006b20:	4c742400 	.word	0x4c742400
 8006b24:	4a742400 	.word	0x4a742400
 8006b28:	4af42400 	.word	0x4af42400

08006b2c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006b3a:	4b53      	ldr	r3, [pc, #332]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b3e:	f003 0303 	and.w	r3, r3, #3
 8006b42:	2b03      	cmp	r3, #3
 8006b44:	d101      	bne.n	8006b4a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e099      	b.n	8006c7e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a4e      	ldr	r2, [pc, #312]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006b50:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b56:	f7fc f831 	bl	8002bbc <HAL_GetTick>
 8006b5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b5c:	e008      	b.n	8006b70 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006b5e:	f7fc f82d 	bl	8002bbc <HAL_GetTick>
 8006b62:	4602      	mov	r2, r0
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	1ad3      	subs	r3, r2, r3
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d901      	bls.n	8006b70 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006b6c:	2303      	movs	r3, #3
 8006b6e:	e086      	b.n	8006c7e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b70:	4b45      	ldr	r3, [pc, #276]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d1f0      	bne.n	8006b5e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006b7c:	4b42      	ldr	r3, [pc, #264]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b80:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	031b      	lsls	r3, r3, #12
 8006b8a:	493f      	ldr	r1, [pc, #252]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	3b01      	subs	r3, #1
 8006b96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	025b      	lsls	r3, r3, #9
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	431a      	orrs	r2, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	3b01      	subs	r3, #1
 8006bac:	041b      	lsls	r3, r3, #16
 8006bae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	061b      	lsls	r3, r3, #24
 8006bbc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006bc0:	4931      	ldr	r1, [pc, #196]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006bc6:	4b30      	ldr	r3, [pc, #192]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	492d      	ldr	r1, [pc, #180]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006bd8:	4b2b      	ldr	r3, [pc, #172]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bdc:	f023 0220 	bic.w	r2, r3, #32
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	699b      	ldr	r3, [r3, #24]
 8006be4:	4928      	ldr	r1, [pc, #160]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006be6:	4313      	orrs	r3, r2
 8006be8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006bea:	4b27      	ldr	r3, [pc, #156]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bee:	4a26      	ldr	r2, [pc, #152]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006bf0:	f023 0310 	bic.w	r3, r3, #16
 8006bf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006bf6:	4b24      	ldr	r3, [pc, #144]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006bf8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006bfa:	4b24      	ldr	r3, [pc, #144]	@ (8006c8c <RCCEx_PLL2_Config+0x160>)
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	69d2      	ldr	r2, [r2, #28]
 8006c02:	00d2      	lsls	r2, r2, #3
 8006c04:	4920      	ldr	r1, [pc, #128]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c10:	f043 0310 	orr.w	r3, r3, #16
 8006c14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d106      	bne.n	8006c2a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c20:	4a19      	ldr	r2, [pc, #100]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c22:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c28:	e00f      	b.n	8006c4a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d106      	bne.n	8006c3e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006c30:	4b15      	ldr	r3, [pc, #84]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c34:	4a14      	ldr	r2, [pc, #80]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c3c:	e005      	b.n	8006c4a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006c3e:	4b12      	ldr	r3, [pc, #72]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c42:	4a11      	ldr	r2, [pc, #68]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a0e      	ldr	r2, [pc, #56]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c50:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c56:	f7fb ffb1 	bl	8002bbc <HAL_GetTick>
 8006c5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c5c:	e008      	b.n	8006c70 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c5e:	f7fb ffad 	bl	8002bbc <HAL_GetTick>
 8006c62:	4602      	mov	r2, r0
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	1ad3      	subs	r3, r2, r3
 8006c68:	2b02      	cmp	r3, #2
 8006c6a:	d901      	bls.n	8006c70 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006c6c:	2303      	movs	r3, #3
 8006c6e:	e006      	b.n	8006c7e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c70:	4b05      	ldr	r3, [pc, #20]	@ (8006c88 <RCCEx_PLL2_Config+0x15c>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d0f0      	beq.n	8006c5e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3710      	adds	r7, #16
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	58024400 	.word	0x58024400
 8006c8c:	ffff0007 	.word	0xffff0007

08006c90 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006c9e:	4b53      	ldr	r3, [pc, #332]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca2:	f003 0303 	and.w	r3, r3, #3
 8006ca6:	2b03      	cmp	r3, #3
 8006ca8:	d101      	bne.n	8006cae <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e099      	b.n	8006de2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006cae:	4b4f      	ldr	r3, [pc, #316]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a4e      	ldr	r2, [pc, #312]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006cb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cba:	f7fb ff7f 	bl	8002bbc <HAL_GetTick>
 8006cbe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006cc0:	e008      	b.n	8006cd4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006cc2:	f7fb ff7b 	bl	8002bbc <HAL_GetTick>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	1ad3      	subs	r3, r2, r3
 8006ccc:	2b02      	cmp	r3, #2
 8006cce:	d901      	bls.n	8006cd4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006cd0:	2303      	movs	r3, #3
 8006cd2:	e086      	b.n	8006de2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006cd4:	4b45      	ldr	r3, [pc, #276]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1f0      	bne.n	8006cc2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006ce0:	4b42      	ldr	r3, [pc, #264]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	051b      	lsls	r3, r3, #20
 8006cee:	493f      	ldr	r1, [pc, #252]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	628b      	str	r3, [r1, #40]	@ 0x28
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	3b01      	subs	r3, #1
 8006d04:	025b      	lsls	r3, r3, #9
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	431a      	orrs	r2, r3
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	041b      	lsls	r3, r3, #16
 8006d12:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006d16:	431a      	orrs	r2, r3
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	061b      	lsls	r3, r3, #24
 8006d20:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006d24:	4931      	ldr	r1, [pc, #196]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006d2a:	4b30      	ldr	r3, [pc, #192]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	695b      	ldr	r3, [r3, #20]
 8006d36:	492d      	ldr	r1, [pc, #180]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006d3c:	4b2b      	ldr	r3, [pc, #172]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d40:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	699b      	ldr	r3, [r3, #24]
 8006d48:	4928      	ldr	r1, [pc, #160]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006d4e:	4b27      	ldr	r3, [pc, #156]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d52:	4a26      	ldr	r2, [pc, #152]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d58:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006d5a:	4b24      	ldr	r3, [pc, #144]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d5e:	4b24      	ldr	r3, [pc, #144]	@ (8006df0 <RCCEx_PLL3_Config+0x160>)
 8006d60:	4013      	ands	r3, r2
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	69d2      	ldr	r2, [r2, #28]
 8006d66:	00d2      	lsls	r2, r2, #3
 8006d68:	4920      	ldr	r1, [pc, #128]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d72:	4a1e      	ldr	r2, [pc, #120]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d78:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d106      	bne.n	8006d8e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006d80:	4b1a      	ldr	r3, [pc, #104]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d84:	4a19      	ldr	r2, [pc, #100]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d86:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006d8c:	e00f      	b.n	8006dae <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d106      	bne.n	8006da2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006d94:	4b15      	ldr	r3, [pc, #84]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d98:	4a14      	ldr	r2, [pc, #80]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006d9a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006d9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006da0:	e005      	b.n	8006dae <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006da2:	4b12      	ldr	r3, [pc, #72]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da6:	4a11      	ldr	r2, [pc, #68]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006da8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006dac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006dae:	4b0f      	ldr	r3, [pc, #60]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a0e      	ldr	r2, [pc, #56]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006db8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dba:	f7fb feff 	bl	8002bbc <HAL_GetTick>
 8006dbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006dc0:	e008      	b.n	8006dd4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006dc2:	f7fb fefb 	bl	8002bbc <HAL_GetTick>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	2b02      	cmp	r3, #2
 8006dce:	d901      	bls.n	8006dd4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006dd0:	2303      	movs	r3, #3
 8006dd2:	e006      	b.n	8006de2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006dd4:	4b05      	ldr	r3, [pc, #20]	@ (8006dec <RCCEx_PLL3_Config+0x15c>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d0f0      	beq.n	8006dc2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3710      	adds	r7, #16
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	58024400 	.word	0x58024400
 8006df0:	ffff0007 	.word	0xffff0007

08006df4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d101      	bne.n	8006e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e042      	b.n	8006e8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d106      	bne.n	8006e1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f7fa f895 	bl	8000f48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2224      	movs	r2, #36	@ 0x24
 8006e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 0201 	bic.w	r2, r2, #1
 8006e34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d002      	beq.n	8006e44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f001 fb1e 	bl	8008480 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f000 fcaf 	bl	80077a8 <UART_SetConfig>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d101      	bne.n	8006e54 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e01b      	b.n	8006e8c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	685a      	ldr	r2, [r3, #4]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	689a      	ldr	r2, [r3, #8]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f042 0201 	orr.w	r2, r2, #1
 8006e82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f001 fb9d 	bl	80085c4 <UART_CheckIdleState>
 8006e8a:	4603      	mov	r3, r0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3708      	adds	r7, #8
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b091      	sub	sp, #68	@ 0x44
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ea8:	2b20      	cmp	r3, #32
 8006eaa:	d178      	bne.n	8006f9e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d002      	beq.n	8006eb8 <HAL_UART_Transmit_IT+0x24>
 8006eb2:	88fb      	ldrh	r3, [r7, #6]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d101      	bne.n	8006ebc <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e071      	b.n	8006fa0 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	88fa      	ldrh	r2, [r7, #6]
 8006ec6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	88fa      	ldrh	r2, [r7, #6]
 8006ece:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2221      	movs	r2, #33	@ 0x21
 8006ee4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006eec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ef0:	d12a      	bne.n	8006f48 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006efa:	d107      	bne.n	8006f0c <HAL_UART_Transmit_IT+0x78>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d103      	bne.n	8006f0c <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	4a29      	ldr	r2, [pc, #164]	@ (8006fac <HAL_UART_Transmit_IT+0x118>)
 8006f08:	679a      	str	r2, [r3, #120]	@ 0x78
 8006f0a:	e002      	b.n	8006f12 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	4a28      	ldr	r2, [pc, #160]	@ (8006fb0 <HAL_UART_Transmit_IT+0x11c>)
 8006f10:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	3308      	adds	r3, #8
 8006f18:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f1c:	e853 3f00 	ldrex	r3, [r3]
 8006f20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f24:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006f28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	3308      	adds	r3, #8
 8006f30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f32:	637a      	str	r2, [r7, #52]	@ 0x34
 8006f34:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f36:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006f38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f3a:	e841 2300 	strex	r3, r2, [r1]
 8006f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1e5      	bne.n	8006f12 <HAL_UART_Transmit_IT+0x7e>
 8006f46:	e028      	b.n	8006f9a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f50:	d107      	bne.n	8006f62 <HAL_UART_Transmit_IT+0xce>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d103      	bne.n	8006f62 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	4a15      	ldr	r2, [pc, #84]	@ (8006fb4 <HAL_UART_Transmit_IT+0x120>)
 8006f5e:	679a      	str	r2, [r3, #120]	@ 0x78
 8006f60:	e002      	b.n	8006f68 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	4a14      	ldr	r2, [pc, #80]	@ (8006fb8 <HAL_UART_Transmit_IT+0x124>)
 8006f66:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	e853 3f00 	ldrex	r3, [r3]
 8006f74:	613b      	str	r3, [r7, #16]
   return(result);
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	461a      	mov	r2, r3
 8006f84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f86:	623b      	str	r3, [r7, #32]
 8006f88:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8a:	69f9      	ldr	r1, [r7, #28]
 8006f8c:	6a3a      	ldr	r2, [r7, #32]
 8006f8e:	e841 2300 	strex	r3, r2, [r1]
 8006f92:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d1e6      	bne.n	8006f68 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	e000      	b.n	8006fa0 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006f9e:	2302      	movs	r3, #2
  }
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3744      	adds	r7, #68	@ 0x44
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr
 8006fac:	08008b3f 	.word	0x08008b3f
 8006fb0:	08008a5f 	.word	0x08008a5f
 8006fb4:	0800899d 	.word	0x0800899d
 8006fb8:	080088e5 	.word	0x080088e5

08006fbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b0ba      	sub	sp, #232	@ 0xe8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	69db      	ldr	r3, [r3, #28]
 8006fca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006fe2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006fe6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006fea:	4013      	ands	r3, r2
 8006fec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006ff0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d11b      	bne.n	8007030 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ffc:	f003 0320 	and.w	r3, r3, #32
 8007000:	2b00      	cmp	r3, #0
 8007002:	d015      	beq.n	8007030 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007008:	f003 0320 	and.w	r3, r3, #32
 800700c:	2b00      	cmp	r3, #0
 800700e:	d105      	bne.n	800701c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007010:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007018:	2b00      	cmp	r3, #0
 800701a:	d009      	beq.n	8007030 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 8393 	beq.w	800774c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	4798      	blx	r3
      }
      return;
 800702e:	e38d      	b.n	800774c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007030:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007034:	2b00      	cmp	r3, #0
 8007036:	f000 8123 	beq.w	8007280 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800703a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800703e:	4b8d      	ldr	r3, [pc, #564]	@ (8007274 <HAL_UART_IRQHandler+0x2b8>)
 8007040:	4013      	ands	r3, r2
 8007042:	2b00      	cmp	r3, #0
 8007044:	d106      	bne.n	8007054 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007046:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800704a:	4b8b      	ldr	r3, [pc, #556]	@ (8007278 <HAL_UART_IRQHandler+0x2bc>)
 800704c:	4013      	ands	r3, r2
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 8116 	beq.w	8007280 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007058:	f003 0301 	and.w	r3, r3, #1
 800705c:	2b00      	cmp	r3, #0
 800705e:	d011      	beq.n	8007084 <HAL_UART_IRQHandler+0xc8>
 8007060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007068:	2b00      	cmp	r3, #0
 800706a:	d00b      	beq.n	8007084 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2201      	movs	r2, #1
 8007072:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800707a:	f043 0201 	orr.w	r2, r3, #1
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007088:	f003 0302 	and.w	r3, r3, #2
 800708c:	2b00      	cmp	r3, #0
 800708e:	d011      	beq.n	80070b4 <HAL_UART_IRQHandler+0xf8>
 8007090:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007094:	f003 0301 	and.w	r3, r3, #1
 8007098:	2b00      	cmp	r3, #0
 800709a:	d00b      	beq.n	80070b4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2202      	movs	r2, #2
 80070a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070aa:	f043 0204 	orr.w	r2, r3, #4
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070b8:	f003 0304 	and.w	r3, r3, #4
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d011      	beq.n	80070e4 <HAL_UART_IRQHandler+0x128>
 80070c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070c4:	f003 0301 	and.w	r3, r3, #1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00b      	beq.n	80070e4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2204      	movs	r2, #4
 80070d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070da:	f043 0202 	orr.w	r2, r3, #2
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80070e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070e8:	f003 0308 	and.w	r3, r3, #8
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d017      	beq.n	8007120 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80070f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070f4:	f003 0320 	and.w	r3, r3, #32
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d105      	bne.n	8007108 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80070fc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007100:	4b5c      	ldr	r3, [pc, #368]	@ (8007274 <HAL_UART_IRQHandler+0x2b8>)
 8007102:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007104:	2b00      	cmp	r3, #0
 8007106:	d00b      	beq.n	8007120 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2208      	movs	r2, #8
 800710e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007116:	f043 0208 	orr.w	r2, r3, #8
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007124:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007128:	2b00      	cmp	r3, #0
 800712a:	d012      	beq.n	8007152 <HAL_UART_IRQHandler+0x196>
 800712c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007130:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007134:	2b00      	cmp	r3, #0
 8007136:	d00c      	beq.n	8007152 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007140:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007148:	f043 0220 	orr.w	r2, r3, #32
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 82f9 	beq.w	8007750 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800715e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007162:	f003 0320 	and.w	r3, r3, #32
 8007166:	2b00      	cmp	r3, #0
 8007168:	d013      	beq.n	8007192 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800716a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800716e:	f003 0320 	and.w	r3, r3, #32
 8007172:	2b00      	cmp	r3, #0
 8007174:	d105      	bne.n	8007182 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007176:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800717a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d007      	beq.n	8007192 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007186:	2b00      	cmp	r3, #0
 8007188:	d003      	beq.n	8007192 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007198:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a6:	2b40      	cmp	r3, #64	@ 0x40
 80071a8:	d005      	beq.n	80071b6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80071aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d054      	beq.n	8007260 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f001 fb1c 	bl	80087f4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071c6:	2b40      	cmp	r3, #64	@ 0x40
 80071c8:	d146      	bne.n	8007258 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	3308      	adds	r3, #8
 80071d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071d8:	e853 3f00 	ldrex	r3, [r3]
 80071dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80071e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	3308      	adds	r3, #8
 80071f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80071f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80071fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007202:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007206:	e841 2300 	strex	r3, r2, [r1]
 800720a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800720e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1d9      	bne.n	80071ca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800721c:	2b00      	cmp	r3, #0
 800721e:	d017      	beq.n	8007250 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007226:	4a15      	ldr	r2, [pc, #84]	@ (800727c <HAL_UART_IRQHandler+0x2c0>)
 8007228:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007230:	4618      	mov	r0, r3
 8007232:	f7fc f999 	bl	8003568 <HAL_DMA_Abort_IT>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d019      	beq.n	8007270 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800724a:	4610      	mov	r0, r2
 800724c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800724e:	e00f      	b.n	8007270 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 fa93 	bl	800777c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007256:	e00b      	b.n	8007270 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 fa8f 	bl	800777c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800725e:	e007      	b.n	8007270 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 fa8b 	bl	800777c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800726e:	e26f      	b.n	8007750 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007270:	bf00      	nop
    return;
 8007272:	e26d      	b.n	8007750 <HAL_UART_IRQHandler+0x794>
 8007274:	10000001 	.word	0x10000001
 8007278:	04000120 	.word	0x04000120
 800727c:	080088c1 	.word	0x080088c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007284:	2b01      	cmp	r3, #1
 8007286:	f040 8203 	bne.w	8007690 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800728a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800728e:	f003 0310 	and.w	r3, r3, #16
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 81fc 	beq.w	8007690 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800729c:	f003 0310 	and.w	r3, r3, #16
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f000 81f5 	beq.w	8007690 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2210      	movs	r2, #16
 80072ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072b8:	2b40      	cmp	r3, #64	@ 0x40
 80072ba:	f040 816d 	bne.w	8007598 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4aa4      	ldr	r2, [pc, #656]	@ (8007558 <HAL_UART_IRQHandler+0x59c>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d068      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4aa1      	ldr	r2, [pc, #644]	@ (800755c <HAL_UART_IRQHandler+0x5a0>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d061      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a9f      	ldr	r2, [pc, #636]	@ (8007560 <HAL_UART_IRQHandler+0x5a4>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d05a      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a9c      	ldr	r2, [pc, #624]	@ (8007564 <HAL_UART_IRQHandler+0x5a8>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d053      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a9a      	ldr	r2, [pc, #616]	@ (8007568 <HAL_UART_IRQHandler+0x5ac>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d04c      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a97      	ldr	r2, [pc, #604]	@ (800756c <HAL_UART_IRQHandler+0x5b0>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d045      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a95      	ldr	r2, [pc, #596]	@ (8007570 <HAL_UART_IRQHandler+0x5b4>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d03e      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a92      	ldr	r2, [pc, #584]	@ (8007574 <HAL_UART_IRQHandler+0x5b8>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d037      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a90      	ldr	r2, [pc, #576]	@ (8007578 <HAL_UART_IRQHandler+0x5bc>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d030      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a8d      	ldr	r2, [pc, #564]	@ (800757c <HAL_UART_IRQHandler+0x5c0>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d029      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a8b      	ldr	r2, [pc, #556]	@ (8007580 <HAL_UART_IRQHandler+0x5c4>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d022      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a88      	ldr	r2, [pc, #544]	@ (8007584 <HAL_UART_IRQHandler+0x5c8>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d01b      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a86      	ldr	r2, [pc, #536]	@ (8007588 <HAL_UART_IRQHandler+0x5cc>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d014      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a83      	ldr	r2, [pc, #524]	@ (800758c <HAL_UART_IRQHandler+0x5d0>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d00d      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a81      	ldr	r2, [pc, #516]	@ (8007590 <HAL_UART_IRQHandler+0x5d4>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d006      	beq.n	800739e <HAL_UART_IRQHandler+0x3e2>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a7e      	ldr	r2, [pc, #504]	@ (8007594 <HAL_UART_IRQHandler+0x5d8>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d106      	bne.n	80073ac <HAL_UART_IRQHandler+0x3f0>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	e005      	b.n	80073b8 <HAL_UART_IRQHandler+0x3fc>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80073bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f000 80ad 	beq.w	8007520 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073d0:	429a      	cmp	r2, r3
 80073d2:	f080 80a5 	bcs.w	8007520 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073e6:	69db      	ldr	r3, [r3, #28]
 80073e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073ec:	f000 8087 	beq.w	80074fe <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80073fc:	e853 3f00 	ldrex	r3, [r3]
 8007400:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007404:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007408:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800740c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	461a      	mov	r2, r3
 8007416:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800741a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800741e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007422:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007426:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800742a:	e841 2300 	strex	r3, r2, [r1]
 800742e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007432:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1da      	bne.n	80073f0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	3308      	adds	r3, #8
 8007440:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007442:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007444:	e853 3f00 	ldrex	r3, [r3]
 8007448:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800744a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800744c:	f023 0301 	bic.w	r3, r3, #1
 8007450:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	3308      	adds	r3, #8
 800745a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800745e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007462:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007464:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007466:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800746a:	e841 2300 	strex	r3, r2, [r1]
 800746e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007470:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1e1      	bne.n	800743a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	3308      	adds	r3, #8
 800747c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007480:	e853 3f00 	ldrex	r3, [r3]
 8007484:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007488:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800748c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	3308      	adds	r3, #8
 8007496:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800749a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800749c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80074a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80074a2:	e841 2300 	strex	r3, r2, [r1]
 80074a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80074a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d1e3      	bne.n	8007476 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2220      	movs	r2, #32
 80074b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074c4:	e853 3f00 	ldrex	r3, [r3]
 80074c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80074ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074cc:	f023 0310 	bic.w	r3, r3, #16
 80074d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	461a      	mov	r2, r3
 80074da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80074e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80074e6:	e841 2300 	strex	r3, r2, [r1]
 80074ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80074ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1e4      	bne.n	80074bc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074f8:	4618      	mov	r0, r3
 80074fa:	f7fb fd17 	bl	8002f2c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2202      	movs	r2, #2
 8007502:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007510:	b29b      	uxth	r3, r3
 8007512:	1ad3      	subs	r3, r2, r3
 8007514:	b29b      	uxth	r3, r3
 8007516:	4619      	mov	r1, r3
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f939 	bl	8007790 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800751e:	e119      	b.n	8007754 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007526:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800752a:	429a      	cmp	r2, r3
 800752c:	f040 8112 	bne.w	8007754 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007536:	69db      	ldr	r3, [r3, #28]
 8007538:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800753c:	f040 810a 	bne.w	8007754 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2202      	movs	r2, #2
 8007544:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800754c:	4619      	mov	r1, r3
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f91e 	bl	8007790 <HAL_UARTEx_RxEventCallback>
      return;
 8007554:	e0fe      	b.n	8007754 <HAL_UART_IRQHandler+0x798>
 8007556:	bf00      	nop
 8007558:	40020010 	.word	0x40020010
 800755c:	40020028 	.word	0x40020028
 8007560:	40020040 	.word	0x40020040
 8007564:	40020058 	.word	0x40020058
 8007568:	40020070 	.word	0x40020070
 800756c:	40020088 	.word	0x40020088
 8007570:	400200a0 	.word	0x400200a0
 8007574:	400200b8 	.word	0x400200b8
 8007578:	40020410 	.word	0x40020410
 800757c:	40020428 	.word	0x40020428
 8007580:	40020440 	.word	0x40020440
 8007584:	40020458 	.word	0x40020458
 8007588:	40020470 	.word	0x40020470
 800758c:	40020488 	.word	0x40020488
 8007590:	400204a0 	.word	0x400204a0
 8007594:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	1ad3      	subs	r3, r2, r3
 80075a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f000 80cf 	beq.w	8007758 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80075ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80075be:	2b00      	cmp	r3, #0
 80075c0:	f000 80ca 	beq.w	8007758 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075cc:	e853 3f00 	ldrex	r3, [r3]
 80075d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	461a      	mov	r2, r3
 80075e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80075e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80075e8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075ee:	e841 2300 	strex	r3, r2, [r1]
 80075f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1e4      	bne.n	80075c4 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	3308      	adds	r3, #8
 8007600:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007604:	e853 3f00 	ldrex	r3, [r3]
 8007608:	623b      	str	r3, [r7, #32]
   return(result);
 800760a:	6a3a      	ldr	r2, [r7, #32]
 800760c:	4b55      	ldr	r3, [pc, #340]	@ (8007764 <HAL_UART_IRQHandler+0x7a8>)
 800760e:	4013      	ands	r3, r2
 8007610:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	3308      	adds	r3, #8
 800761a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800761e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007620:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007622:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007624:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007626:	e841 2300 	strex	r3, r2, [r1]
 800762a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800762c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1e3      	bne.n	80075fa <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2220      	movs	r2, #32
 8007636:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	e853 3f00 	ldrex	r3, [r3]
 8007652:	60fb      	str	r3, [r7, #12]
   return(result);
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f023 0310 	bic.w	r3, r3, #16
 800765a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	461a      	mov	r2, r3
 8007664:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007668:	61fb      	str	r3, [r7, #28]
 800766a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766c:	69b9      	ldr	r1, [r7, #24]
 800766e:	69fa      	ldr	r2, [r7, #28]
 8007670:	e841 2300 	strex	r3, r2, [r1]
 8007674:	617b      	str	r3, [r7, #20]
   return(result);
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1e4      	bne.n	8007646 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2202      	movs	r2, #2
 8007680:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007682:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007686:	4619      	mov	r1, r3
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 f881 	bl	8007790 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800768e:	e063      	b.n	8007758 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007694:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007698:	2b00      	cmp	r3, #0
 800769a:	d00e      	beq.n	80076ba <HAL_UART_IRQHandler+0x6fe>
 800769c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d008      	beq.n	80076ba <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80076b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f001 fae3 	bl	8008c7e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80076b8:	e051      	b.n	800775e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80076ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d014      	beq.n	80076f0 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80076c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d105      	bne.n	80076de <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80076d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d008      	beq.n	80076f0 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d03a      	beq.n	800775c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	4798      	blx	r3
    }
    return;
 80076ee:	e035      	b.n	800775c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80076f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d009      	beq.n	8007710 <HAL_UART_IRQHandler+0x754>
 80076fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007704:	2b00      	cmp	r3, #0
 8007706:	d003      	beq.n	8007710 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f001 fa8d 	bl	8008c28 <UART_EndTransmit_IT>
    return;
 800770e:	e026      	b.n	800775e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007714:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d009      	beq.n	8007730 <HAL_UART_IRQHandler+0x774>
 800771c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007720:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007724:	2b00      	cmp	r3, #0
 8007726:	d003      	beq.n	8007730 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f001 fabc 	bl	8008ca6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800772e:	e016      	b.n	800775e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007734:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007738:	2b00      	cmp	r3, #0
 800773a:	d010      	beq.n	800775e <HAL_UART_IRQHandler+0x7a2>
 800773c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007740:	2b00      	cmp	r3, #0
 8007742:	da0c      	bge.n	800775e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f001 faa4 	bl	8008c92 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800774a:	e008      	b.n	800775e <HAL_UART_IRQHandler+0x7a2>
      return;
 800774c:	bf00      	nop
 800774e:	e006      	b.n	800775e <HAL_UART_IRQHandler+0x7a2>
    return;
 8007750:	bf00      	nop
 8007752:	e004      	b.n	800775e <HAL_UART_IRQHandler+0x7a2>
      return;
 8007754:	bf00      	nop
 8007756:	e002      	b.n	800775e <HAL_UART_IRQHandler+0x7a2>
      return;
 8007758:	bf00      	nop
 800775a:	e000      	b.n	800775e <HAL_UART_IRQHandler+0x7a2>
    return;
 800775c:	bf00      	nop
  }
}
 800775e:	37e8      	adds	r7, #232	@ 0xe8
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	effffffe 	.word	0xeffffffe

08007768 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007770:	bf00      	nop
 8007772:	370c      	adds	r7, #12
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr

0800777c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	460b      	mov	r3, r1
 800779a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077ac:	b092      	sub	sp, #72	@ 0x48
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077b2:	2300      	movs	r3, #0
 80077b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	689a      	ldr	r2, [r3, #8]
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	431a      	orrs	r2, r3
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	695b      	ldr	r3, [r3, #20]
 80077c6:	431a      	orrs	r2, r3
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	69db      	ldr	r3, [r3, #28]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	4bbe      	ldr	r3, [pc, #760]	@ (8007ad0 <UART_SetConfig+0x328>)
 80077d8:	4013      	ands	r3, r2
 80077da:	697a      	ldr	r2, [r7, #20]
 80077dc:	6812      	ldr	r2, [r2, #0]
 80077de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80077e0:	430b      	orrs	r3, r1
 80077e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	68da      	ldr	r2, [r3, #12]
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	430a      	orrs	r2, r1
 80077f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	699b      	ldr	r3, [r3, #24]
 80077fe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4ab3      	ldr	r2, [pc, #716]	@ (8007ad4 <UART_SetConfig+0x32c>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d004      	beq.n	8007814 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	6a1b      	ldr	r3, [r3, #32]
 800780e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007810:	4313      	orrs	r3, r2
 8007812:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	689a      	ldr	r2, [r3, #8]
 800781a:	4baf      	ldr	r3, [pc, #700]	@ (8007ad8 <UART_SetConfig+0x330>)
 800781c:	4013      	ands	r3, r2
 800781e:	697a      	ldr	r2, [r7, #20]
 8007820:	6812      	ldr	r2, [r2, #0]
 8007822:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007824:	430b      	orrs	r3, r1
 8007826:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800782e:	f023 010f 	bic.w	r1, r3, #15
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	430a      	orrs	r2, r1
 800783c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4aa6      	ldr	r2, [pc, #664]	@ (8007adc <UART_SetConfig+0x334>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d177      	bne.n	8007938 <UART_SetConfig+0x190>
 8007848:	4ba5      	ldr	r3, [pc, #660]	@ (8007ae0 <UART_SetConfig+0x338>)
 800784a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800784c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007850:	2b28      	cmp	r3, #40	@ 0x28
 8007852:	d86d      	bhi.n	8007930 <UART_SetConfig+0x188>
 8007854:	a201      	add	r2, pc, #4	@ (adr r2, 800785c <UART_SetConfig+0xb4>)
 8007856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800785a:	bf00      	nop
 800785c:	08007901 	.word	0x08007901
 8007860:	08007931 	.word	0x08007931
 8007864:	08007931 	.word	0x08007931
 8007868:	08007931 	.word	0x08007931
 800786c:	08007931 	.word	0x08007931
 8007870:	08007931 	.word	0x08007931
 8007874:	08007931 	.word	0x08007931
 8007878:	08007931 	.word	0x08007931
 800787c:	08007909 	.word	0x08007909
 8007880:	08007931 	.word	0x08007931
 8007884:	08007931 	.word	0x08007931
 8007888:	08007931 	.word	0x08007931
 800788c:	08007931 	.word	0x08007931
 8007890:	08007931 	.word	0x08007931
 8007894:	08007931 	.word	0x08007931
 8007898:	08007931 	.word	0x08007931
 800789c:	08007911 	.word	0x08007911
 80078a0:	08007931 	.word	0x08007931
 80078a4:	08007931 	.word	0x08007931
 80078a8:	08007931 	.word	0x08007931
 80078ac:	08007931 	.word	0x08007931
 80078b0:	08007931 	.word	0x08007931
 80078b4:	08007931 	.word	0x08007931
 80078b8:	08007931 	.word	0x08007931
 80078bc:	08007919 	.word	0x08007919
 80078c0:	08007931 	.word	0x08007931
 80078c4:	08007931 	.word	0x08007931
 80078c8:	08007931 	.word	0x08007931
 80078cc:	08007931 	.word	0x08007931
 80078d0:	08007931 	.word	0x08007931
 80078d4:	08007931 	.word	0x08007931
 80078d8:	08007931 	.word	0x08007931
 80078dc:	08007921 	.word	0x08007921
 80078e0:	08007931 	.word	0x08007931
 80078e4:	08007931 	.word	0x08007931
 80078e8:	08007931 	.word	0x08007931
 80078ec:	08007931 	.word	0x08007931
 80078f0:	08007931 	.word	0x08007931
 80078f4:	08007931 	.word	0x08007931
 80078f8:	08007931 	.word	0x08007931
 80078fc:	08007929 	.word	0x08007929
 8007900:	2301      	movs	r3, #1
 8007902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007906:	e326      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007908:	2304      	movs	r3, #4
 800790a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800790e:	e322      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007910:	2308      	movs	r3, #8
 8007912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007916:	e31e      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007918:	2310      	movs	r3, #16
 800791a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800791e:	e31a      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007920:	2320      	movs	r3, #32
 8007922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007926:	e316      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007928:	2340      	movs	r3, #64	@ 0x40
 800792a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800792e:	e312      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007930:	2380      	movs	r3, #128	@ 0x80
 8007932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007936:	e30e      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a69      	ldr	r2, [pc, #420]	@ (8007ae4 <UART_SetConfig+0x33c>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d130      	bne.n	80079a4 <UART_SetConfig+0x1fc>
 8007942:	4b67      	ldr	r3, [pc, #412]	@ (8007ae0 <UART_SetConfig+0x338>)
 8007944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007946:	f003 0307 	and.w	r3, r3, #7
 800794a:	2b05      	cmp	r3, #5
 800794c:	d826      	bhi.n	800799c <UART_SetConfig+0x1f4>
 800794e:	a201      	add	r2, pc, #4	@ (adr r2, 8007954 <UART_SetConfig+0x1ac>)
 8007950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007954:	0800796d 	.word	0x0800796d
 8007958:	08007975 	.word	0x08007975
 800795c:	0800797d 	.word	0x0800797d
 8007960:	08007985 	.word	0x08007985
 8007964:	0800798d 	.word	0x0800798d
 8007968:	08007995 	.word	0x08007995
 800796c:	2300      	movs	r3, #0
 800796e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007972:	e2f0      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007974:	2304      	movs	r3, #4
 8007976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800797a:	e2ec      	b.n	8007f56 <UART_SetConfig+0x7ae>
 800797c:	2308      	movs	r3, #8
 800797e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007982:	e2e8      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007984:	2310      	movs	r3, #16
 8007986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800798a:	e2e4      	b.n	8007f56 <UART_SetConfig+0x7ae>
 800798c:	2320      	movs	r3, #32
 800798e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007992:	e2e0      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007994:	2340      	movs	r3, #64	@ 0x40
 8007996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800799a:	e2dc      	b.n	8007f56 <UART_SetConfig+0x7ae>
 800799c:	2380      	movs	r3, #128	@ 0x80
 800799e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079a2:	e2d8      	b.n	8007f56 <UART_SetConfig+0x7ae>
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a4f      	ldr	r2, [pc, #316]	@ (8007ae8 <UART_SetConfig+0x340>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d130      	bne.n	8007a10 <UART_SetConfig+0x268>
 80079ae:	4b4c      	ldr	r3, [pc, #304]	@ (8007ae0 <UART_SetConfig+0x338>)
 80079b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079b2:	f003 0307 	and.w	r3, r3, #7
 80079b6:	2b05      	cmp	r3, #5
 80079b8:	d826      	bhi.n	8007a08 <UART_SetConfig+0x260>
 80079ba:	a201      	add	r2, pc, #4	@ (adr r2, 80079c0 <UART_SetConfig+0x218>)
 80079bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c0:	080079d9 	.word	0x080079d9
 80079c4:	080079e1 	.word	0x080079e1
 80079c8:	080079e9 	.word	0x080079e9
 80079cc:	080079f1 	.word	0x080079f1
 80079d0:	080079f9 	.word	0x080079f9
 80079d4:	08007a01 	.word	0x08007a01
 80079d8:	2300      	movs	r3, #0
 80079da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079de:	e2ba      	b.n	8007f56 <UART_SetConfig+0x7ae>
 80079e0:	2304      	movs	r3, #4
 80079e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079e6:	e2b6      	b.n	8007f56 <UART_SetConfig+0x7ae>
 80079e8:	2308      	movs	r3, #8
 80079ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ee:	e2b2      	b.n	8007f56 <UART_SetConfig+0x7ae>
 80079f0:	2310      	movs	r3, #16
 80079f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079f6:	e2ae      	b.n	8007f56 <UART_SetConfig+0x7ae>
 80079f8:	2320      	movs	r3, #32
 80079fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079fe:	e2aa      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a00:	2340      	movs	r3, #64	@ 0x40
 8007a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a06:	e2a6      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a08:	2380      	movs	r3, #128	@ 0x80
 8007a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a0e:	e2a2      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a35      	ldr	r2, [pc, #212]	@ (8007aec <UART_SetConfig+0x344>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d130      	bne.n	8007a7c <UART_SetConfig+0x2d4>
 8007a1a:	4b31      	ldr	r3, [pc, #196]	@ (8007ae0 <UART_SetConfig+0x338>)
 8007a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a1e:	f003 0307 	and.w	r3, r3, #7
 8007a22:	2b05      	cmp	r3, #5
 8007a24:	d826      	bhi.n	8007a74 <UART_SetConfig+0x2cc>
 8007a26:	a201      	add	r2, pc, #4	@ (adr r2, 8007a2c <UART_SetConfig+0x284>)
 8007a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a2c:	08007a45 	.word	0x08007a45
 8007a30:	08007a4d 	.word	0x08007a4d
 8007a34:	08007a55 	.word	0x08007a55
 8007a38:	08007a5d 	.word	0x08007a5d
 8007a3c:	08007a65 	.word	0x08007a65
 8007a40:	08007a6d 	.word	0x08007a6d
 8007a44:	2300      	movs	r3, #0
 8007a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a4a:	e284      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a4c:	2304      	movs	r3, #4
 8007a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a52:	e280      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a54:	2308      	movs	r3, #8
 8007a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a5a:	e27c      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a5c:	2310      	movs	r3, #16
 8007a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a62:	e278      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a64:	2320      	movs	r3, #32
 8007a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a6a:	e274      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a6c:	2340      	movs	r3, #64	@ 0x40
 8007a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a72:	e270      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a74:	2380      	movs	r3, #128	@ 0x80
 8007a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a7a:	e26c      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a1b      	ldr	r2, [pc, #108]	@ (8007af0 <UART_SetConfig+0x348>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d142      	bne.n	8007b0c <UART_SetConfig+0x364>
 8007a86:	4b16      	ldr	r3, [pc, #88]	@ (8007ae0 <UART_SetConfig+0x338>)
 8007a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a8a:	f003 0307 	and.w	r3, r3, #7
 8007a8e:	2b05      	cmp	r3, #5
 8007a90:	d838      	bhi.n	8007b04 <UART_SetConfig+0x35c>
 8007a92:	a201      	add	r2, pc, #4	@ (adr r2, 8007a98 <UART_SetConfig+0x2f0>)
 8007a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a98:	08007ab1 	.word	0x08007ab1
 8007a9c:	08007ab9 	.word	0x08007ab9
 8007aa0:	08007ac1 	.word	0x08007ac1
 8007aa4:	08007ac9 	.word	0x08007ac9
 8007aa8:	08007af5 	.word	0x08007af5
 8007aac:	08007afd 	.word	0x08007afd
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ab6:	e24e      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ab8:	2304      	movs	r3, #4
 8007aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007abe:	e24a      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ac0:	2308      	movs	r3, #8
 8007ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ac6:	e246      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ac8:	2310      	movs	r3, #16
 8007aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ace:	e242      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ad0:	cfff69f3 	.word	0xcfff69f3
 8007ad4:	58000c00 	.word	0x58000c00
 8007ad8:	11fff4ff 	.word	0x11fff4ff
 8007adc:	40011000 	.word	0x40011000
 8007ae0:	58024400 	.word	0x58024400
 8007ae4:	40004400 	.word	0x40004400
 8007ae8:	40004800 	.word	0x40004800
 8007aec:	40004c00 	.word	0x40004c00
 8007af0:	40005000 	.word	0x40005000
 8007af4:	2320      	movs	r3, #32
 8007af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007afa:	e22c      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007afc:	2340      	movs	r3, #64	@ 0x40
 8007afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b02:	e228      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007b04:	2380      	movs	r3, #128	@ 0x80
 8007b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b0a:	e224      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4ab1      	ldr	r2, [pc, #708]	@ (8007dd8 <UART_SetConfig+0x630>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d176      	bne.n	8007c04 <UART_SetConfig+0x45c>
 8007b16:	4bb1      	ldr	r3, [pc, #708]	@ (8007ddc <UART_SetConfig+0x634>)
 8007b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b1e:	2b28      	cmp	r3, #40	@ 0x28
 8007b20:	d86c      	bhi.n	8007bfc <UART_SetConfig+0x454>
 8007b22:	a201      	add	r2, pc, #4	@ (adr r2, 8007b28 <UART_SetConfig+0x380>)
 8007b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b28:	08007bcd 	.word	0x08007bcd
 8007b2c:	08007bfd 	.word	0x08007bfd
 8007b30:	08007bfd 	.word	0x08007bfd
 8007b34:	08007bfd 	.word	0x08007bfd
 8007b38:	08007bfd 	.word	0x08007bfd
 8007b3c:	08007bfd 	.word	0x08007bfd
 8007b40:	08007bfd 	.word	0x08007bfd
 8007b44:	08007bfd 	.word	0x08007bfd
 8007b48:	08007bd5 	.word	0x08007bd5
 8007b4c:	08007bfd 	.word	0x08007bfd
 8007b50:	08007bfd 	.word	0x08007bfd
 8007b54:	08007bfd 	.word	0x08007bfd
 8007b58:	08007bfd 	.word	0x08007bfd
 8007b5c:	08007bfd 	.word	0x08007bfd
 8007b60:	08007bfd 	.word	0x08007bfd
 8007b64:	08007bfd 	.word	0x08007bfd
 8007b68:	08007bdd 	.word	0x08007bdd
 8007b6c:	08007bfd 	.word	0x08007bfd
 8007b70:	08007bfd 	.word	0x08007bfd
 8007b74:	08007bfd 	.word	0x08007bfd
 8007b78:	08007bfd 	.word	0x08007bfd
 8007b7c:	08007bfd 	.word	0x08007bfd
 8007b80:	08007bfd 	.word	0x08007bfd
 8007b84:	08007bfd 	.word	0x08007bfd
 8007b88:	08007be5 	.word	0x08007be5
 8007b8c:	08007bfd 	.word	0x08007bfd
 8007b90:	08007bfd 	.word	0x08007bfd
 8007b94:	08007bfd 	.word	0x08007bfd
 8007b98:	08007bfd 	.word	0x08007bfd
 8007b9c:	08007bfd 	.word	0x08007bfd
 8007ba0:	08007bfd 	.word	0x08007bfd
 8007ba4:	08007bfd 	.word	0x08007bfd
 8007ba8:	08007bed 	.word	0x08007bed
 8007bac:	08007bfd 	.word	0x08007bfd
 8007bb0:	08007bfd 	.word	0x08007bfd
 8007bb4:	08007bfd 	.word	0x08007bfd
 8007bb8:	08007bfd 	.word	0x08007bfd
 8007bbc:	08007bfd 	.word	0x08007bfd
 8007bc0:	08007bfd 	.word	0x08007bfd
 8007bc4:	08007bfd 	.word	0x08007bfd
 8007bc8:	08007bf5 	.word	0x08007bf5
 8007bcc:	2301      	movs	r3, #1
 8007bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bd2:	e1c0      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007bd4:	2304      	movs	r3, #4
 8007bd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bda:	e1bc      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007bdc:	2308      	movs	r3, #8
 8007bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007be2:	e1b8      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007be4:	2310      	movs	r3, #16
 8007be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bea:	e1b4      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007bec:	2320      	movs	r3, #32
 8007bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bf2:	e1b0      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007bf4:	2340      	movs	r3, #64	@ 0x40
 8007bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bfa:	e1ac      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007bfc:	2380      	movs	r3, #128	@ 0x80
 8007bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c02:	e1a8      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a75      	ldr	r2, [pc, #468]	@ (8007de0 <UART_SetConfig+0x638>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d130      	bne.n	8007c70 <UART_SetConfig+0x4c8>
 8007c0e:	4b73      	ldr	r3, [pc, #460]	@ (8007ddc <UART_SetConfig+0x634>)
 8007c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c12:	f003 0307 	and.w	r3, r3, #7
 8007c16:	2b05      	cmp	r3, #5
 8007c18:	d826      	bhi.n	8007c68 <UART_SetConfig+0x4c0>
 8007c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c20 <UART_SetConfig+0x478>)
 8007c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c20:	08007c39 	.word	0x08007c39
 8007c24:	08007c41 	.word	0x08007c41
 8007c28:	08007c49 	.word	0x08007c49
 8007c2c:	08007c51 	.word	0x08007c51
 8007c30:	08007c59 	.word	0x08007c59
 8007c34:	08007c61 	.word	0x08007c61
 8007c38:	2300      	movs	r3, #0
 8007c3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c3e:	e18a      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007c40:	2304      	movs	r3, #4
 8007c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c46:	e186      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007c48:	2308      	movs	r3, #8
 8007c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c4e:	e182      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007c50:	2310      	movs	r3, #16
 8007c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c56:	e17e      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007c58:	2320      	movs	r3, #32
 8007c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c5e:	e17a      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007c60:	2340      	movs	r3, #64	@ 0x40
 8007c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c66:	e176      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007c68:	2380      	movs	r3, #128	@ 0x80
 8007c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c6e:	e172      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a5b      	ldr	r2, [pc, #364]	@ (8007de4 <UART_SetConfig+0x63c>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d130      	bne.n	8007cdc <UART_SetConfig+0x534>
 8007c7a:	4b58      	ldr	r3, [pc, #352]	@ (8007ddc <UART_SetConfig+0x634>)
 8007c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c7e:	f003 0307 	and.w	r3, r3, #7
 8007c82:	2b05      	cmp	r3, #5
 8007c84:	d826      	bhi.n	8007cd4 <UART_SetConfig+0x52c>
 8007c86:	a201      	add	r2, pc, #4	@ (adr r2, 8007c8c <UART_SetConfig+0x4e4>)
 8007c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c8c:	08007ca5 	.word	0x08007ca5
 8007c90:	08007cad 	.word	0x08007cad
 8007c94:	08007cb5 	.word	0x08007cb5
 8007c98:	08007cbd 	.word	0x08007cbd
 8007c9c:	08007cc5 	.word	0x08007cc5
 8007ca0:	08007ccd 	.word	0x08007ccd
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007caa:	e154      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007cac:	2304      	movs	r3, #4
 8007cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cb2:	e150      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007cb4:	2308      	movs	r3, #8
 8007cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cba:	e14c      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007cbc:	2310      	movs	r3, #16
 8007cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cc2:	e148      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007cc4:	2320      	movs	r3, #32
 8007cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cca:	e144      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ccc:	2340      	movs	r3, #64	@ 0x40
 8007cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cd2:	e140      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007cd4:	2380      	movs	r3, #128	@ 0x80
 8007cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cda:	e13c      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a41      	ldr	r2, [pc, #260]	@ (8007de8 <UART_SetConfig+0x640>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	f040 8082 	bne.w	8007dec <UART_SetConfig+0x644>
 8007ce8:	4b3c      	ldr	r3, [pc, #240]	@ (8007ddc <UART_SetConfig+0x634>)
 8007cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007cf0:	2b28      	cmp	r3, #40	@ 0x28
 8007cf2:	d86d      	bhi.n	8007dd0 <UART_SetConfig+0x628>
 8007cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8007cfc <UART_SetConfig+0x554>)
 8007cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cfa:	bf00      	nop
 8007cfc:	08007da1 	.word	0x08007da1
 8007d00:	08007dd1 	.word	0x08007dd1
 8007d04:	08007dd1 	.word	0x08007dd1
 8007d08:	08007dd1 	.word	0x08007dd1
 8007d0c:	08007dd1 	.word	0x08007dd1
 8007d10:	08007dd1 	.word	0x08007dd1
 8007d14:	08007dd1 	.word	0x08007dd1
 8007d18:	08007dd1 	.word	0x08007dd1
 8007d1c:	08007da9 	.word	0x08007da9
 8007d20:	08007dd1 	.word	0x08007dd1
 8007d24:	08007dd1 	.word	0x08007dd1
 8007d28:	08007dd1 	.word	0x08007dd1
 8007d2c:	08007dd1 	.word	0x08007dd1
 8007d30:	08007dd1 	.word	0x08007dd1
 8007d34:	08007dd1 	.word	0x08007dd1
 8007d38:	08007dd1 	.word	0x08007dd1
 8007d3c:	08007db1 	.word	0x08007db1
 8007d40:	08007dd1 	.word	0x08007dd1
 8007d44:	08007dd1 	.word	0x08007dd1
 8007d48:	08007dd1 	.word	0x08007dd1
 8007d4c:	08007dd1 	.word	0x08007dd1
 8007d50:	08007dd1 	.word	0x08007dd1
 8007d54:	08007dd1 	.word	0x08007dd1
 8007d58:	08007dd1 	.word	0x08007dd1
 8007d5c:	08007db9 	.word	0x08007db9
 8007d60:	08007dd1 	.word	0x08007dd1
 8007d64:	08007dd1 	.word	0x08007dd1
 8007d68:	08007dd1 	.word	0x08007dd1
 8007d6c:	08007dd1 	.word	0x08007dd1
 8007d70:	08007dd1 	.word	0x08007dd1
 8007d74:	08007dd1 	.word	0x08007dd1
 8007d78:	08007dd1 	.word	0x08007dd1
 8007d7c:	08007dc1 	.word	0x08007dc1
 8007d80:	08007dd1 	.word	0x08007dd1
 8007d84:	08007dd1 	.word	0x08007dd1
 8007d88:	08007dd1 	.word	0x08007dd1
 8007d8c:	08007dd1 	.word	0x08007dd1
 8007d90:	08007dd1 	.word	0x08007dd1
 8007d94:	08007dd1 	.word	0x08007dd1
 8007d98:	08007dd1 	.word	0x08007dd1
 8007d9c:	08007dc9 	.word	0x08007dc9
 8007da0:	2301      	movs	r3, #1
 8007da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007da6:	e0d6      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007da8:	2304      	movs	r3, #4
 8007daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dae:	e0d2      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007db0:	2308      	movs	r3, #8
 8007db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007db6:	e0ce      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007db8:	2310      	movs	r3, #16
 8007dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dbe:	e0ca      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007dc0:	2320      	movs	r3, #32
 8007dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dc6:	e0c6      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007dc8:	2340      	movs	r3, #64	@ 0x40
 8007dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dce:	e0c2      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007dd0:	2380      	movs	r3, #128	@ 0x80
 8007dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dd6:	e0be      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007dd8:	40011400 	.word	0x40011400
 8007ddc:	58024400 	.word	0x58024400
 8007de0:	40007800 	.word	0x40007800
 8007de4:	40007c00 	.word	0x40007c00
 8007de8:	40011800 	.word	0x40011800
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4aad      	ldr	r2, [pc, #692]	@ (80080a8 <UART_SetConfig+0x900>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d176      	bne.n	8007ee4 <UART_SetConfig+0x73c>
 8007df6:	4bad      	ldr	r3, [pc, #692]	@ (80080ac <UART_SetConfig+0x904>)
 8007df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007dfe:	2b28      	cmp	r3, #40	@ 0x28
 8007e00:	d86c      	bhi.n	8007edc <UART_SetConfig+0x734>
 8007e02:	a201      	add	r2, pc, #4	@ (adr r2, 8007e08 <UART_SetConfig+0x660>)
 8007e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e08:	08007ead 	.word	0x08007ead
 8007e0c:	08007edd 	.word	0x08007edd
 8007e10:	08007edd 	.word	0x08007edd
 8007e14:	08007edd 	.word	0x08007edd
 8007e18:	08007edd 	.word	0x08007edd
 8007e1c:	08007edd 	.word	0x08007edd
 8007e20:	08007edd 	.word	0x08007edd
 8007e24:	08007edd 	.word	0x08007edd
 8007e28:	08007eb5 	.word	0x08007eb5
 8007e2c:	08007edd 	.word	0x08007edd
 8007e30:	08007edd 	.word	0x08007edd
 8007e34:	08007edd 	.word	0x08007edd
 8007e38:	08007edd 	.word	0x08007edd
 8007e3c:	08007edd 	.word	0x08007edd
 8007e40:	08007edd 	.word	0x08007edd
 8007e44:	08007edd 	.word	0x08007edd
 8007e48:	08007ebd 	.word	0x08007ebd
 8007e4c:	08007edd 	.word	0x08007edd
 8007e50:	08007edd 	.word	0x08007edd
 8007e54:	08007edd 	.word	0x08007edd
 8007e58:	08007edd 	.word	0x08007edd
 8007e5c:	08007edd 	.word	0x08007edd
 8007e60:	08007edd 	.word	0x08007edd
 8007e64:	08007edd 	.word	0x08007edd
 8007e68:	08007ec5 	.word	0x08007ec5
 8007e6c:	08007edd 	.word	0x08007edd
 8007e70:	08007edd 	.word	0x08007edd
 8007e74:	08007edd 	.word	0x08007edd
 8007e78:	08007edd 	.word	0x08007edd
 8007e7c:	08007edd 	.word	0x08007edd
 8007e80:	08007edd 	.word	0x08007edd
 8007e84:	08007edd 	.word	0x08007edd
 8007e88:	08007ecd 	.word	0x08007ecd
 8007e8c:	08007edd 	.word	0x08007edd
 8007e90:	08007edd 	.word	0x08007edd
 8007e94:	08007edd 	.word	0x08007edd
 8007e98:	08007edd 	.word	0x08007edd
 8007e9c:	08007edd 	.word	0x08007edd
 8007ea0:	08007edd 	.word	0x08007edd
 8007ea4:	08007edd 	.word	0x08007edd
 8007ea8:	08007ed5 	.word	0x08007ed5
 8007eac:	2301      	movs	r3, #1
 8007eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eb2:	e050      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007eb4:	2304      	movs	r3, #4
 8007eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eba:	e04c      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ebc:	2308      	movs	r3, #8
 8007ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ec2:	e048      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ec4:	2310      	movs	r3, #16
 8007ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eca:	e044      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ecc:	2320      	movs	r3, #32
 8007ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ed2:	e040      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ed4:	2340      	movs	r3, #64	@ 0x40
 8007ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eda:	e03c      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007edc:	2380      	movs	r3, #128	@ 0x80
 8007ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ee2:	e038      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a71      	ldr	r2, [pc, #452]	@ (80080b0 <UART_SetConfig+0x908>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d130      	bne.n	8007f50 <UART_SetConfig+0x7a8>
 8007eee:	4b6f      	ldr	r3, [pc, #444]	@ (80080ac <UART_SetConfig+0x904>)
 8007ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ef2:	f003 0307 	and.w	r3, r3, #7
 8007ef6:	2b05      	cmp	r3, #5
 8007ef8:	d826      	bhi.n	8007f48 <UART_SetConfig+0x7a0>
 8007efa:	a201      	add	r2, pc, #4	@ (adr r2, 8007f00 <UART_SetConfig+0x758>)
 8007efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f00:	08007f19 	.word	0x08007f19
 8007f04:	08007f21 	.word	0x08007f21
 8007f08:	08007f29 	.word	0x08007f29
 8007f0c:	08007f31 	.word	0x08007f31
 8007f10:	08007f39 	.word	0x08007f39
 8007f14:	08007f41 	.word	0x08007f41
 8007f18:	2302      	movs	r3, #2
 8007f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f1e:	e01a      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007f20:	2304      	movs	r3, #4
 8007f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f26:	e016      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007f28:	2308      	movs	r3, #8
 8007f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f2e:	e012      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007f30:	2310      	movs	r3, #16
 8007f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f36:	e00e      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007f38:	2320      	movs	r3, #32
 8007f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f3e:	e00a      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007f40:	2340      	movs	r3, #64	@ 0x40
 8007f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f46:	e006      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007f48:	2380      	movs	r3, #128	@ 0x80
 8007f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f4e:	e002      	b.n	8007f56 <UART_SetConfig+0x7ae>
 8007f50:	2380      	movs	r3, #128	@ 0x80
 8007f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a55      	ldr	r2, [pc, #340]	@ (80080b0 <UART_SetConfig+0x908>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	f040 80f8 	bne.w	8008152 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f62:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007f66:	2b20      	cmp	r3, #32
 8007f68:	dc46      	bgt.n	8007ff8 <UART_SetConfig+0x850>
 8007f6a:	2b02      	cmp	r3, #2
 8007f6c:	db75      	blt.n	800805a <UART_SetConfig+0x8b2>
 8007f6e:	3b02      	subs	r3, #2
 8007f70:	2b1e      	cmp	r3, #30
 8007f72:	d872      	bhi.n	800805a <UART_SetConfig+0x8b2>
 8007f74:	a201      	add	r2, pc, #4	@ (adr r2, 8007f7c <UART_SetConfig+0x7d4>)
 8007f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f7a:	bf00      	nop
 8007f7c:	08007fff 	.word	0x08007fff
 8007f80:	0800805b 	.word	0x0800805b
 8007f84:	08008007 	.word	0x08008007
 8007f88:	0800805b 	.word	0x0800805b
 8007f8c:	0800805b 	.word	0x0800805b
 8007f90:	0800805b 	.word	0x0800805b
 8007f94:	08008017 	.word	0x08008017
 8007f98:	0800805b 	.word	0x0800805b
 8007f9c:	0800805b 	.word	0x0800805b
 8007fa0:	0800805b 	.word	0x0800805b
 8007fa4:	0800805b 	.word	0x0800805b
 8007fa8:	0800805b 	.word	0x0800805b
 8007fac:	0800805b 	.word	0x0800805b
 8007fb0:	0800805b 	.word	0x0800805b
 8007fb4:	08008027 	.word	0x08008027
 8007fb8:	0800805b 	.word	0x0800805b
 8007fbc:	0800805b 	.word	0x0800805b
 8007fc0:	0800805b 	.word	0x0800805b
 8007fc4:	0800805b 	.word	0x0800805b
 8007fc8:	0800805b 	.word	0x0800805b
 8007fcc:	0800805b 	.word	0x0800805b
 8007fd0:	0800805b 	.word	0x0800805b
 8007fd4:	0800805b 	.word	0x0800805b
 8007fd8:	0800805b 	.word	0x0800805b
 8007fdc:	0800805b 	.word	0x0800805b
 8007fe0:	0800805b 	.word	0x0800805b
 8007fe4:	0800805b 	.word	0x0800805b
 8007fe8:	0800805b 	.word	0x0800805b
 8007fec:	0800805b 	.word	0x0800805b
 8007ff0:	0800805b 	.word	0x0800805b
 8007ff4:	0800804d 	.word	0x0800804d
 8007ff8:	2b40      	cmp	r3, #64	@ 0x40
 8007ffa:	d02a      	beq.n	8008052 <UART_SetConfig+0x8aa>
 8007ffc:	e02d      	b.n	800805a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007ffe:	f7fe fad7 	bl	80065b0 <HAL_RCCEx_GetD3PCLK1Freq>
 8008002:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008004:	e02f      	b.n	8008066 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008006:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800800a:	4618      	mov	r0, r3
 800800c:	f7fe fae6 	bl	80065dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008012:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008014:	e027      	b.n	8008066 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008016:	f107 0318 	add.w	r3, r7, #24
 800801a:	4618      	mov	r0, r3
 800801c:	f7fe fc32 	bl	8006884 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008024:	e01f      	b.n	8008066 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008026:	4b21      	ldr	r3, [pc, #132]	@ (80080ac <UART_SetConfig+0x904>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f003 0320 	and.w	r3, r3, #32
 800802e:	2b00      	cmp	r3, #0
 8008030:	d009      	beq.n	8008046 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008032:	4b1e      	ldr	r3, [pc, #120]	@ (80080ac <UART_SetConfig+0x904>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	08db      	lsrs	r3, r3, #3
 8008038:	f003 0303 	and.w	r3, r3, #3
 800803c:	4a1d      	ldr	r2, [pc, #116]	@ (80080b4 <UART_SetConfig+0x90c>)
 800803e:	fa22 f303 	lsr.w	r3, r2, r3
 8008042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008044:	e00f      	b.n	8008066 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008046:	4b1b      	ldr	r3, [pc, #108]	@ (80080b4 <UART_SetConfig+0x90c>)
 8008048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800804a:	e00c      	b.n	8008066 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800804c:	4b1a      	ldr	r3, [pc, #104]	@ (80080b8 <UART_SetConfig+0x910>)
 800804e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008050:	e009      	b.n	8008066 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008058:	e005      	b.n	8008066 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800805a:	2300      	movs	r3, #0
 800805c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008064:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008068:	2b00      	cmp	r3, #0
 800806a:	f000 81ee 	beq.w	800844a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008072:	4a12      	ldr	r2, [pc, #72]	@ (80080bc <UART_SetConfig+0x914>)
 8008074:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008078:	461a      	mov	r2, r3
 800807a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800807c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008080:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	685a      	ldr	r2, [r3, #4]
 8008086:	4613      	mov	r3, r2
 8008088:	005b      	lsls	r3, r3, #1
 800808a:	4413      	add	r3, r2
 800808c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800808e:	429a      	cmp	r2, r3
 8008090:	d305      	bcc.n	800809e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008098:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800809a:	429a      	cmp	r2, r3
 800809c:	d910      	bls.n	80080c0 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800809e:	2301      	movs	r3, #1
 80080a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80080a4:	e1d1      	b.n	800844a <UART_SetConfig+0xca2>
 80080a6:	bf00      	nop
 80080a8:	40011c00 	.word	0x40011c00
 80080ac:	58024400 	.word	0x58024400
 80080b0:	58000c00 	.word	0x58000c00
 80080b4:	03d09000 	.word	0x03d09000
 80080b8:	003d0900 	.word	0x003d0900
 80080bc:	0800a1a8 	.word	0x0800a1a8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080c2:	2200      	movs	r2, #0
 80080c4:	60bb      	str	r3, [r7, #8]
 80080c6:	60fa      	str	r2, [r7, #12]
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080cc:	4ac0      	ldr	r2, [pc, #768]	@ (80083d0 <UART_SetConfig+0xc28>)
 80080ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	2200      	movs	r2, #0
 80080d6:	603b      	str	r3, [r7, #0]
 80080d8:	607a      	str	r2, [r7, #4]
 80080da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80080e2:	f7f8 f95d 	bl	80003a0 <__aeabi_uldivmod>
 80080e6:	4602      	mov	r2, r0
 80080e8:	460b      	mov	r3, r1
 80080ea:	4610      	mov	r0, r2
 80080ec:	4619      	mov	r1, r3
 80080ee:	f04f 0200 	mov.w	r2, #0
 80080f2:	f04f 0300 	mov.w	r3, #0
 80080f6:	020b      	lsls	r3, r1, #8
 80080f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80080fc:	0202      	lsls	r2, r0, #8
 80080fe:	6979      	ldr	r1, [r7, #20]
 8008100:	6849      	ldr	r1, [r1, #4]
 8008102:	0849      	lsrs	r1, r1, #1
 8008104:	2000      	movs	r0, #0
 8008106:	460c      	mov	r4, r1
 8008108:	4605      	mov	r5, r0
 800810a:	eb12 0804 	adds.w	r8, r2, r4
 800810e:	eb43 0905 	adc.w	r9, r3, r5
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	2200      	movs	r2, #0
 8008118:	469a      	mov	sl, r3
 800811a:	4693      	mov	fp, r2
 800811c:	4652      	mov	r2, sl
 800811e:	465b      	mov	r3, fp
 8008120:	4640      	mov	r0, r8
 8008122:	4649      	mov	r1, r9
 8008124:	f7f8 f93c 	bl	80003a0 <__aeabi_uldivmod>
 8008128:	4602      	mov	r2, r0
 800812a:	460b      	mov	r3, r1
 800812c:	4613      	mov	r3, r2
 800812e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008132:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008136:	d308      	bcc.n	800814a <UART_SetConfig+0x9a2>
 8008138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800813a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800813e:	d204      	bcs.n	800814a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008146:	60da      	str	r2, [r3, #12]
 8008148:	e17f      	b.n	800844a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008150:	e17b      	b.n	800844a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	69db      	ldr	r3, [r3, #28]
 8008156:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800815a:	f040 80bd 	bne.w	80082d8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800815e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008162:	2b20      	cmp	r3, #32
 8008164:	dc48      	bgt.n	80081f8 <UART_SetConfig+0xa50>
 8008166:	2b00      	cmp	r3, #0
 8008168:	db7b      	blt.n	8008262 <UART_SetConfig+0xaba>
 800816a:	2b20      	cmp	r3, #32
 800816c:	d879      	bhi.n	8008262 <UART_SetConfig+0xaba>
 800816e:	a201      	add	r2, pc, #4	@ (adr r2, 8008174 <UART_SetConfig+0x9cc>)
 8008170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008174:	080081ff 	.word	0x080081ff
 8008178:	08008207 	.word	0x08008207
 800817c:	08008263 	.word	0x08008263
 8008180:	08008263 	.word	0x08008263
 8008184:	0800820f 	.word	0x0800820f
 8008188:	08008263 	.word	0x08008263
 800818c:	08008263 	.word	0x08008263
 8008190:	08008263 	.word	0x08008263
 8008194:	0800821f 	.word	0x0800821f
 8008198:	08008263 	.word	0x08008263
 800819c:	08008263 	.word	0x08008263
 80081a0:	08008263 	.word	0x08008263
 80081a4:	08008263 	.word	0x08008263
 80081a8:	08008263 	.word	0x08008263
 80081ac:	08008263 	.word	0x08008263
 80081b0:	08008263 	.word	0x08008263
 80081b4:	0800822f 	.word	0x0800822f
 80081b8:	08008263 	.word	0x08008263
 80081bc:	08008263 	.word	0x08008263
 80081c0:	08008263 	.word	0x08008263
 80081c4:	08008263 	.word	0x08008263
 80081c8:	08008263 	.word	0x08008263
 80081cc:	08008263 	.word	0x08008263
 80081d0:	08008263 	.word	0x08008263
 80081d4:	08008263 	.word	0x08008263
 80081d8:	08008263 	.word	0x08008263
 80081dc:	08008263 	.word	0x08008263
 80081e0:	08008263 	.word	0x08008263
 80081e4:	08008263 	.word	0x08008263
 80081e8:	08008263 	.word	0x08008263
 80081ec:	08008263 	.word	0x08008263
 80081f0:	08008263 	.word	0x08008263
 80081f4:	08008255 	.word	0x08008255
 80081f8:	2b40      	cmp	r3, #64	@ 0x40
 80081fa:	d02e      	beq.n	800825a <UART_SetConfig+0xab2>
 80081fc:	e031      	b.n	8008262 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081fe:	f7fc ffed 	bl	80051dc <HAL_RCC_GetPCLK1Freq>
 8008202:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008204:	e033      	b.n	800826e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008206:	f7fc ffff 	bl	8005208 <HAL_RCC_GetPCLK2Freq>
 800820a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800820c:	e02f      	b.n	800826e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800820e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008212:	4618      	mov	r0, r3
 8008214:	f7fe f9e2 	bl	80065dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800821a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800821c:	e027      	b.n	800826e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800821e:	f107 0318 	add.w	r3, r7, #24
 8008222:	4618      	mov	r0, r3
 8008224:	f7fe fb2e 	bl	8006884 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800822c:	e01f      	b.n	800826e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800822e:	4b69      	ldr	r3, [pc, #420]	@ (80083d4 <UART_SetConfig+0xc2c>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f003 0320 	and.w	r3, r3, #32
 8008236:	2b00      	cmp	r3, #0
 8008238:	d009      	beq.n	800824e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800823a:	4b66      	ldr	r3, [pc, #408]	@ (80083d4 <UART_SetConfig+0xc2c>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	08db      	lsrs	r3, r3, #3
 8008240:	f003 0303 	and.w	r3, r3, #3
 8008244:	4a64      	ldr	r2, [pc, #400]	@ (80083d8 <UART_SetConfig+0xc30>)
 8008246:	fa22 f303 	lsr.w	r3, r2, r3
 800824a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800824c:	e00f      	b.n	800826e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800824e:	4b62      	ldr	r3, [pc, #392]	@ (80083d8 <UART_SetConfig+0xc30>)
 8008250:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008252:	e00c      	b.n	800826e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008254:	4b61      	ldr	r3, [pc, #388]	@ (80083dc <UART_SetConfig+0xc34>)
 8008256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008258:	e009      	b.n	800826e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800825a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800825e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008260:	e005      	b.n	800826e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8008262:	2300      	movs	r3, #0
 8008264:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800826c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800826e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008270:	2b00      	cmp	r3, #0
 8008272:	f000 80ea 	beq.w	800844a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800827a:	4a55      	ldr	r2, [pc, #340]	@ (80083d0 <UART_SetConfig+0xc28>)
 800827c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008280:	461a      	mov	r2, r3
 8008282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008284:	fbb3 f3f2 	udiv	r3, r3, r2
 8008288:	005a      	lsls	r2, r3, #1
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	085b      	lsrs	r3, r3, #1
 8008290:	441a      	add	r2, r3
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	fbb2 f3f3 	udiv	r3, r2, r3
 800829a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800829c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800829e:	2b0f      	cmp	r3, #15
 80082a0:	d916      	bls.n	80082d0 <UART_SetConfig+0xb28>
 80082a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082a8:	d212      	bcs.n	80082d0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80082aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	f023 030f 	bic.w	r3, r3, #15
 80082b2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80082b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082b6:	085b      	lsrs	r3, r3, #1
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	f003 0307 	and.w	r3, r3, #7
 80082be:	b29a      	uxth	r2, r3
 80082c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80082c2:	4313      	orrs	r3, r2
 80082c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80082cc:	60da      	str	r2, [r3, #12]
 80082ce:	e0bc      	b.n	800844a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80082d6:	e0b8      	b.n	800844a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80082d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80082dc:	2b20      	cmp	r3, #32
 80082de:	dc4b      	bgt.n	8008378 <UART_SetConfig+0xbd0>
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f2c0 8087 	blt.w	80083f4 <UART_SetConfig+0xc4c>
 80082e6:	2b20      	cmp	r3, #32
 80082e8:	f200 8084 	bhi.w	80083f4 <UART_SetConfig+0xc4c>
 80082ec:	a201      	add	r2, pc, #4	@ (adr r2, 80082f4 <UART_SetConfig+0xb4c>)
 80082ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f2:	bf00      	nop
 80082f4:	0800837f 	.word	0x0800837f
 80082f8:	08008387 	.word	0x08008387
 80082fc:	080083f5 	.word	0x080083f5
 8008300:	080083f5 	.word	0x080083f5
 8008304:	0800838f 	.word	0x0800838f
 8008308:	080083f5 	.word	0x080083f5
 800830c:	080083f5 	.word	0x080083f5
 8008310:	080083f5 	.word	0x080083f5
 8008314:	0800839f 	.word	0x0800839f
 8008318:	080083f5 	.word	0x080083f5
 800831c:	080083f5 	.word	0x080083f5
 8008320:	080083f5 	.word	0x080083f5
 8008324:	080083f5 	.word	0x080083f5
 8008328:	080083f5 	.word	0x080083f5
 800832c:	080083f5 	.word	0x080083f5
 8008330:	080083f5 	.word	0x080083f5
 8008334:	080083af 	.word	0x080083af
 8008338:	080083f5 	.word	0x080083f5
 800833c:	080083f5 	.word	0x080083f5
 8008340:	080083f5 	.word	0x080083f5
 8008344:	080083f5 	.word	0x080083f5
 8008348:	080083f5 	.word	0x080083f5
 800834c:	080083f5 	.word	0x080083f5
 8008350:	080083f5 	.word	0x080083f5
 8008354:	080083f5 	.word	0x080083f5
 8008358:	080083f5 	.word	0x080083f5
 800835c:	080083f5 	.word	0x080083f5
 8008360:	080083f5 	.word	0x080083f5
 8008364:	080083f5 	.word	0x080083f5
 8008368:	080083f5 	.word	0x080083f5
 800836c:	080083f5 	.word	0x080083f5
 8008370:	080083f5 	.word	0x080083f5
 8008374:	080083e7 	.word	0x080083e7
 8008378:	2b40      	cmp	r3, #64	@ 0x40
 800837a:	d037      	beq.n	80083ec <UART_SetConfig+0xc44>
 800837c:	e03a      	b.n	80083f4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800837e:	f7fc ff2d 	bl	80051dc <HAL_RCC_GetPCLK1Freq>
 8008382:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008384:	e03c      	b.n	8008400 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008386:	f7fc ff3f 	bl	8005208 <HAL_RCC_GetPCLK2Freq>
 800838a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800838c:	e038      	b.n	8008400 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800838e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008392:	4618      	mov	r0, r3
 8008394:	f7fe f922 	bl	80065dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800839a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800839c:	e030      	b.n	8008400 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800839e:	f107 0318 	add.w	r3, r7, #24
 80083a2:	4618      	mov	r0, r3
 80083a4:	f7fe fa6e 	bl	8006884 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80083a8:	69fb      	ldr	r3, [r7, #28]
 80083aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083ac:	e028      	b.n	8008400 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083ae:	4b09      	ldr	r3, [pc, #36]	@ (80083d4 <UART_SetConfig+0xc2c>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 0320 	and.w	r3, r3, #32
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d012      	beq.n	80083e0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80083ba:	4b06      	ldr	r3, [pc, #24]	@ (80083d4 <UART_SetConfig+0xc2c>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	08db      	lsrs	r3, r3, #3
 80083c0:	f003 0303 	and.w	r3, r3, #3
 80083c4:	4a04      	ldr	r2, [pc, #16]	@ (80083d8 <UART_SetConfig+0xc30>)
 80083c6:	fa22 f303 	lsr.w	r3, r2, r3
 80083ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80083cc:	e018      	b.n	8008400 <UART_SetConfig+0xc58>
 80083ce:	bf00      	nop
 80083d0:	0800a1a8 	.word	0x0800a1a8
 80083d4:	58024400 	.word	0x58024400
 80083d8:	03d09000 	.word	0x03d09000
 80083dc:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80083e0:	4b24      	ldr	r3, [pc, #144]	@ (8008474 <UART_SetConfig+0xccc>)
 80083e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083e4:	e00c      	b.n	8008400 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80083e6:	4b24      	ldr	r3, [pc, #144]	@ (8008478 <UART_SetConfig+0xcd0>)
 80083e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083ea:	e009      	b.n	8008400 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083f2:	e005      	b.n	8008400 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80083f4:	2300      	movs	r3, #0
 80083f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80083f8:	2301      	movs	r3, #1
 80083fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80083fe:	bf00      	nop
    }

    if (pclk != 0U)
 8008400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008402:	2b00      	cmp	r3, #0
 8008404:	d021      	beq.n	800844a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800840a:	4a1c      	ldr	r2, [pc, #112]	@ (800847c <UART_SetConfig+0xcd4>)
 800840c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008410:	461a      	mov	r2, r3
 8008412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008414:	fbb3 f2f2 	udiv	r2, r3, r2
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	085b      	lsrs	r3, r3, #1
 800841e:	441a      	add	r2, r3
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	fbb2 f3f3 	udiv	r3, r2, r3
 8008428:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800842a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800842c:	2b0f      	cmp	r3, #15
 800842e:	d909      	bls.n	8008444 <UART_SetConfig+0xc9c>
 8008430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008432:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008436:	d205      	bcs.n	8008444 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800843a:	b29a      	uxth	r2, r3
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	60da      	str	r2, [r3, #12]
 8008442:	e002      	b.n	800844a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	2201      	movs	r2, #1
 800844e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	2201      	movs	r2, #1
 8008456:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	2200      	movs	r2, #0
 800845e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	2200      	movs	r2, #0
 8008464:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008466:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800846a:	4618      	mov	r0, r3
 800846c:	3748      	adds	r7, #72	@ 0x48
 800846e:	46bd      	mov	sp, r7
 8008470:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008474:	03d09000 	.word	0x03d09000
 8008478:	003d0900 	.word	0x003d0900
 800847c:	0800a1a8 	.word	0x0800a1a8

08008480 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800848c:	f003 0308 	and.w	r3, r3, #8
 8008490:	2b00      	cmp	r3, #0
 8008492:	d00a      	beq.n	80084aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	430a      	orrs	r2, r1
 80084a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ae:	f003 0301 	and.w	r3, r3, #1
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d00a      	beq.n	80084cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	430a      	orrs	r2, r1
 80084ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084d0:	f003 0302 	and.w	r3, r3, #2
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d00a      	beq.n	80084ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	430a      	orrs	r2, r1
 80084ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084f2:	f003 0304 	and.w	r3, r3, #4
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d00a      	beq.n	8008510 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	430a      	orrs	r2, r1
 800850e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008514:	f003 0310 	and.w	r3, r3, #16
 8008518:	2b00      	cmp	r3, #0
 800851a:	d00a      	beq.n	8008532 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	430a      	orrs	r2, r1
 8008530:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008536:	f003 0320 	and.w	r3, r3, #32
 800853a:	2b00      	cmp	r3, #0
 800853c:	d00a      	beq.n	8008554 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	430a      	orrs	r2, r1
 8008552:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800855c:	2b00      	cmp	r3, #0
 800855e:	d01a      	beq.n	8008596 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	430a      	orrs	r2, r1
 8008574:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800857a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800857e:	d10a      	bne.n	8008596 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	430a      	orrs	r2, r1
 8008594:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800859a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00a      	beq.n	80085b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	430a      	orrs	r2, r1
 80085b6:	605a      	str	r2, [r3, #4]
  }
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b098      	sub	sp, #96	@ 0x60
 80085c8:	af02      	add	r7, sp, #8
 80085ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80085d4:	f7fa faf2 	bl	8002bbc <HAL_GetTick>
 80085d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f003 0308 	and.w	r3, r3, #8
 80085e4:	2b08      	cmp	r3, #8
 80085e6:	d12f      	bne.n	8008648 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80085ec:	9300      	str	r3, [sp, #0]
 80085ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085f0:	2200      	movs	r2, #0
 80085f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 f88e 	bl	8008718 <UART_WaitOnFlagUntilTimeout>
 80085fc:	4603      	mov	r3, r0
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d022      	beq.n	8008648 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800860a:	e853 3f00 	ldrex	r3, [r3]
 800860e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008616:	653b      	str	r3, [r7, #80]	@ 0x50
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	461a      	mov	r2, r3
 800861e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008620:	647b      	str	r3, [r7, #68]	@ 0x44
 8008622:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008624:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008626:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008628:	e841 2300 	strex	r3, r2, [r1]
 800862c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800862e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008630:	2b00      	cmp	r3, #0
 8008632:	d1e6      	bne.n	8008602 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2220      	movs	r2, #32
 8008638:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2200      	movs	r2, #0
 8008640:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008644:	2303      	movs	r3, #3
 8008646:	e063      	b.n	8008710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f003 0304 	and.w	r3, r3, #4
 8008652:	2b04      	cmp	r3, #4
 8008654:	d149      	bne.n	80086ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008656:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800865a:	9300      	str	r3, [sp, #0]
 800865c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800865e:	2200      	movs	r2, #0
 8008660:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 f857 	bl	8008718 <UART_WaitOnFlagUntilTimeout>
 800866a:	4603      	mov	r3, r0
 800866c:	2b00      	cmp	r3, #0
 800866e:	d03c      	beq.n	80086ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008678:	e853 3f00 	ldrex	r3, [r3]
 800867c:	623b      	str	r3, [r7, #32]
   return(result);
 800867e:	6a3b      	ldr	r3, [r7, #32]
 8008680:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008684:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	461a      	mov	r2, r3
 800868c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800868e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008690:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008692:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008694:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008696:	e841 2300 	strex	r3, r2, [r1]
 800869a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800869c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1e6      	bne.n	8008670 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	3308      	adds	r3, #8
 80086a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	e853 3f00 	ldrex	r3, [r3]
 80086b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f023 0301 	bic.w	r3, r3, #1
 80086b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	3308      	adds	r3, #8
 80086c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086c2:	61fa      	str	r2, [r7, #28]
 80086c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c6:	69b9      	ldr	r1, [r7, #24]
 80086c8:	69fa      	ldr	r2, [r7, #28]
 80086ca:	e841 2300 	strex	r3, r2, [r1]
 80086ce:	617b      	str	r3, [r7, #20]
   return(result);
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d1e5      	bne.n	80086a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2220      	movs	r2, #32
 80086da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80086e6:	2303      	movs	r3, #3
 80086e8:	e012      	b.n	8008710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2220      	movs	r2, #32
 80086ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2220      	movs	r2, #32
 80086f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2200      	movs	r2, #0
 800870a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800870e:	2300      	movs	r3, #0
}
 8008710:	4618      	mov	r0, r3
 8008712:	3758      	adds	r7, #88	@ 0x58
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b084      	sub	sp, #16
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	603b      	str	r3, [r7, #0]
 8008724:	4613      	mov	r3, r2
 8008726:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008728:	e04f      	b.n	80087ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008730:	d04b      	beq.n	80087ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008732:	f7fa fa43 	bl	8002bbc <HAL_GetTick>
 8008736:	4602      	mov	r2, r0
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	69ba      	ldr	r2, [r7, #24]
 800873e:	429a      	cmp	r2, r3
 8008740:	d302      	bcc.n	8008748 <UART_WaitOnFlagUntilTimeout+0x30>
 8008742:	69bb      	ldr	r3, [r7, #24]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d101      	bne.n	800874c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008748:	2303      	movs	r3, #3
 800874a:	e04e      	b.n	80087ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f003 0304 	and.w	r3, r3, #4
 8008756:	2b00      	cmp	r3, #0
 8008758:	d037      	beq.n	80087ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	2b80      	cmp	r3, #128	@ 0x80
 800875e:	d034      	beq.n	80087ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	2b40      	cmp	r3, #64	@ 0x40
 8008764:	d031      	beq.n	80087ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	69db      	ldr	r3, [r3, #28]
 800876c:	f003 0308 	and.w	r3, r3, #8
 8008770:	2b08      	cmp	r3, #8
 8008772:	d110      	bne.n	8008796 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	2208      	movs	r2, #8
 800877a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f000 f839 	bl	80087f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2208      	movs	r2, #8
 8008786:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	2200      	movs	r2, #0
 800878e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	e029      	b.n	80087ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	69db      	ldr	r3, [r3, #28]
 800879c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80087a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087a4:	d111      	bne.n	80087ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80087ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80087b0:	68f8      	ldr	r0, [r7, #12]
 80087b2:	f000 f81f 	bl	80087f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2220      	movs	r2, #32
 80087ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2200      	movs	r2, #0
 80087c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80087c6:	2303      	movs	r3, #3
 80087c8:	e00f      	b.n	80087ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	69da      	ldr	r2, [r3, #28]
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	4013      	ands	r3, r2
 80087d4:	68ba      	ldr	r2, [r7, #8]
 80087d6:	429a      	cmp	r2, r3
 80087d8:	bf0c      	ite	eq
 80087da:	2301      	moveq	r3, #1
 80087dc:	2300      	movne	r3, #0
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	461a      	mov	r2, r3
 80087e2:	79fb      	ldrb	r3, [r7, #7]
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d0a0      	beq.n	800872a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3710      	adds	r7, #16
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
	...

080087f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b095      	sub	sp, #84	@ 0x54
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008804:	e853 3f00 	ldrex	r3, [r3]
 8008808:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800880a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008810:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	461a      	mov	r2, r3
 8008818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800881a:	643b      	str	r3, [r7, #64]	@ 0x40
 800881c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008820:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008822:	e841 2300 	strex	r3, r2, [r1]
 8008826:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800882a:	2b00      	cmp	r3, #0
 800882c:	d1e6      	bne.n	80087fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	3308      	adds	r3, #8
 8008834:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008836:	6a3b      	ldr	r3, [r7, #32]
 8008838:	e853 3f00 	ldrex	r3, [r3]
 800883c:	61fb      	str	r3, [r7, #28]
   return(result);
 800883e:	69fa      	ldr	r2, [r7, #28]
 8008840:	4b1e      	ldr	r3, [pc, #120]	@ (80088bc <UART_EndRxTransfer+0xc8>)
 8008842:	4013      	ands	r3, r2
 8008844:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	3308      	adds	r3, #8
 800884c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800884e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008850:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008852:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008854:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008856:	e841 2300 	strex	r3, r2, [r1]
 800885a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800885c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800885e:	2b00      	cmp	r3, #0
 8008860:	d1e5      	bne.n	800882e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008866:	2b01      	cmp	r3, #1
 8008868:	d118      	bne.n	800889c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	e853 3f00 	ldrex	r3, [r3]
 8008876:	60bb      	str	r3, [r7, #8]
   return(result);
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	f023 0310 	bic.w	r3, r3, #16
 800887e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	461a      	mov	r2, r3
 8008886:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008888:	61bb      	str	r3, [r7, #24]
 800888a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888c:	6979      	ldr	r1, [r7, #20]
 800888e:	69ba      	ldr	r2, [r7, #24]
 8008890:	e841 2300 	strex	r3, r2, [r1]
 8008894:	613b      	str	r3, [r7, #16]
   return(result);
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d1e6      	bne.n	800886a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2220      	movs	r2, #32
 80088a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2200      	movs	r2, #0
 80088ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80088b0:	bf00      	nop
 80088b2:	3754      	adds	r7, #84	@ 0x54
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr
 80088bc:	effffffe 	.word	0xeffffffe

080088c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2200      	movs	r2, #0
 80088d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088d6:	68f8      	ldr	r0, [r7, #12]
 80088d8:	f7fe ff50 	bl	800777c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088dc:	bf00      	nop
 80088de:	3710      	adds	r7, #16
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b08f      	sub	sp, #60	@ 0x3c
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088f2:	2b21      	cmp	r3, #33	@ 0x21
 80088f4:	d14c      	bne.n	8008990 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d132      	bne.n	8008968 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008908:	6a3b      	ldr	r3, [r7, #32]
 800890a:	e853 3f00 	ldrex	r3, [r3]
 800890e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008910:	69fb      	ldr	r3, [r7, #28]
 8008912:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008916:	637b      	str	r3, [r7, #52]	@ 0x34
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	461a      	mov	r2, r3
 800891e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008920:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008922:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008924:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008926:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008928:	e841 2300 	strex	r3, r2, [r1]
 800892c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800892e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008930:	2b00      	cmp	r3, #0
 8008932:	d1e6      	bne.n	8008902 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	e853 3f00 	ldrex	r3, [r3]
 8008940:	60bb      	str	r3, [r7, #8]
   return(result);
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008948:	633b      	str	r3, [r7, #48]	@ 0x30
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	461a      	mov	r2, r3
 8008950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008952:	61bb      	str	r3, [r7, #24]
 8008954:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008956:	6979      	ldr	r1, [r7, #20]
 8008958:	69ba      	ldr	r2, [r7, #24]
 800895a:	e841 2300 	strex	r3, r2, [r1]
 800895e:	613b      	str	r3, [r7, #16]
   return(result);
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d1e6      	bne.n	8008934 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008966:	e013      	b.n	8008990 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800896c:	781a      	ldrb	r2, [r3, #0]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008978:	1c5a      	adds	r2, r3, #1
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008984:	b29b      	uxth	r3, r3
 8008986:	3b01      	subs	r3, #1
 8008988:	b29a      	uxth	r2, r3
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8008990:	bf00      	nop
 8008992:	373c      	adds	r7, #60	@ 0x3c
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800899c:	b480      	push	{r7}
 800899e:	b091      	sub	sp, #68	@ 0x44
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089aa:	2b21      	cmp	r3, #33	@ 0x21
 80089ac:	d151      	bne.n	8008a52 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d132      	bne.n	8008a20 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c2:	e853 3f00 	ldrex	r3, [r3]
 80089c6:	623b      	str	r3, [r7, #32]
   return(result);
 80089c8:	6a3b      	ldr	r3, [r7, #32]
 80089ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	461a      	mov	r2, r3
 80089d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80089da:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089e0:	e841 2300 	strex	r3, r2, [r1]
 80089e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d1e6      	bne.n	80089ba <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	e853 3f00 	ldrex	r3, [r3]
 80089f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	461a      	mov	r2, r3
 8008a08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a0a:	61fb      	str	r3, [r7, #28]
 8008a0c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0e:	69b9      	ldr	r1, [r7, #24]
 8008a10:	69fa      	ldr	r2, [r7, #28]
 8008a12:	e841 2300 	strex	r3, r2, [r1]
 8008a16:	617b      	str	r3, [r7, #20]
   return(result);
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d1e6      	bne.n	80089ec <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008a1e:	e018      	b.n	8008a52 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008a26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a28:	881b      	ldrh	r3, [r3, #0]
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a34:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a3a:	1c9a      	adds	r2, r3, #2
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	b29a      	uxth	r2, r3
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8008a52:	bf00      	nop
 8008a54:	3744      	adds	r7, #68	@ 0x44
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr

08008a5e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008a5e:	b480      	push	{r7}
 8008a60:	b091      	sub	sp, #68	@ 0x44
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a6c:	2b21      	cmp	r3, #33	@ 0x21
 8008a6e:	d160      	bne.n	8008b32 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a76:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008a78:	e057      	b.n	8008b2a <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d133      	bne.n	8008aee <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	3308      	adds	r3, #8
 8008a8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a90:	e853 3f00 	ldrex	r3, [r3]
 8008a94:	623b      	str	r3, [r7, #32]
   return(result);
 8008a96:	6a3b      	ldr	r3, [r7, #32]
 8008a98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008a9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	3308      	adds	r3, #8
 8008aa4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008aa6:	633a      	str	r2, [r7, #48]	@ 0x30
 8008aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008aac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aae:	e841 2300 	strex	r3, r2, [r1]
 8008ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d1e5      	bne.n	8008a86 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	e853 3f00 	ldrex	r3, [r3]
 8008ac6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ace:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ad8:	61fb      	str	r3, [r7, #28]
 8008ada:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008adc:	69b9      	ldr	r1, [r7, #24]
 8008ade:	69fa      	ldr	r2, [r7, #28]
 8008ae0:	e841 2300 	strex	r3, r2, [r1]
 8008ae4:	617b      	str	r3, [r7, #20]
   return(result);
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1e6      	bne.n	8008aba <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008aec:	e021      	b.n	8008b32 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	69db      	ldr	r3, [r3, #28]
 8008af4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d013      	beq.n	8008b24 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b00:	781a      	ldrb	r2, [r3, #0]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b0c:	1c5a      	adds	r2, r3, #1
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008b18:	b29b      	uxth	r3, r3
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	b29a      	uxth	r2, r3
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008b24:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008b26:	3b01      	subs	r3, #1
 8008b28:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008b2a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1a4      	bne.n	8008a7a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008b30:	e7ff      	b.n	8008b32 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8008b32:	bf00      	nop
 8008b34:	3744      	adds	r7, #68	@ 0x44
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr

08008b3e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008b3e:	b480      	push	{r7}
 8008b40:	b091      	sub	sp, #68	@ 0x44
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b4c:	2b21      	cmp	r3, #33	@ 0x21
 8008b4e:	d165      	bne.n	8008c1c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b56:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008b58:	e05c      	b.n	8008c14 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d133      	bne.n	8008bce <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	3308      	adds	r3, #8
 8008b6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6e:	6a3b      	ldr	r3, [r7, #32]
 8008b70:	e853 3f00 	ldrex	r3, [r3]
 8008b74:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008b7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	3308      	adds	r3, #8
 8008b84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b8e:	e841 2300 	strex	r3, r2, [r1]
 8008b92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d1e5      	bne.n	8008b66 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	e853 3f00 	ldrex	r3, [r3]
 8008ba6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bae:	633b      	str	r3, [r7, #48]	@ 0x30
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb8:	61bb      	str	r3, [r7, #24]
 8008bba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bbc:	6979      	ldr	r1, [r7, #20]
 8008bbe:	69ba      	ldr	r2, [r7, #24]
 8008bc0:	e841 2300 	strex	r3, r2, [r1]
 8008bc4:	613b      	str	r3, [r7, #16]
   return(result);
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d1e6      	bne.n	8008b9a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008bcc:	e026      	b.n	8008c1c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	69db      	ldr	r3, [r3, #28]
 8008bd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d018      	beq.n	8008c0e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008be0:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be4:	881b      	ldrh	r3, [r3, #0]
 8008be6:	461a      	mov	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008bf0:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bf6:	1c9a      	adds	r2, r3, #2
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	3b01      	subs	r3, #1
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008c0e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008c10:	3b01      	subs	r3, #1
 8008c12:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008c14:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d19f      	bne.n	8008b5a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008c1a:	e7ff      	b.n	8008c1c <UART_TxISR_16BIT_FIFOEN+0xde>
 8008c1c:	bf00      	nop
 8008c1e:	3744      	adds	r7, #68	@ 0x44
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b088      	sub	sp, #32
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	e853 3f00 	ldrex	r3, [r3]
 8008c3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c44:	61fb      	str	r3, [r7, #28]
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	61bb      	str	r3, [r7, #24]
 8008c50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c52:	6979      	ldr	r1, [r7, #20]
 8008c54:	69ba      	ldr	r2, [r7, #24]
 8008c56:	e841 2300 	strex	r3, r2, [r1]
 8008c5a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d1e6      	bne.n	8008c30 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2220      	movs	r2, #32
 8008c66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f7fe fd79 	bl	8007768 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c76:	bf00      	nop
 8008c78:	3720      	adds	r7, #32
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008c7e:	b480      	push	{r7}
 8008c80:	b083      	sub	sp, #12
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008c86:	bf00      	nop
 8008c88:	370c      	adds	r7, #12
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c90:	4770      	bx	lr

08008c92 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008c92:	b480      	push	{r7}
 8008c94:	b083      	sub	sp, #12
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008c9a:	bf00      	nop
 8008c9c:	370c      	adds	r7, #12
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr

08008ca6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008ca6:	b480      	push	{r7}
 8008ca8:	b083      	sub	sp, #12
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008cae:	bf00      	nop
 8008cb0:	370c      	adds	r7, #12
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr

08008cba <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b085      	sub	sp, #20
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d101      	bne.n	8008cd0 <HAL_UARTEx_DisableFifoMode+0x16>
 8008ccc:	2302      	movs	r3, #2
 8008cce:	e027      	b.n	8008d20 <HAL_UARTEx_DisableFifoMode+0x66>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2201      	movs	r2, #1
 8008cd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2224      	movs	r2, #36	@ 0x24
 8008cdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	681a      	ldr	r2, [r3, #0]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f022 0201 	bic.w	r2, r2, #1
 8008cf6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008cfe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68fa      	ldr	r2, [r7, #12]
 8008d0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2220      	movs	r2, #32
 8008d12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d1e:	2300      	movs	r3, #0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3714      	adds	r7, #20
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr

08008d2c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b084      	sub	sp, #16
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d101      	bne.n	8008d44 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008d40:	2302      	movs	r3, #2
 8008d42:	e02d      	b.n	8008da0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2224      	movs	r2, #36	@ 0x24
 8008d50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	681a      	ldr	r2, [r3, #0]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f022 0201 	bic.w	r2, r2, #1
 8008d6a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	430a      	orrs	r2, r1
 8008d7e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 f84f 	bl	8008e24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	68fa      	ldr	r2, [r7, #12]
 8008d8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2220      	movs	r2, #32
 8008d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3710      	adds	r7, #16
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b084      	sub	sp, #16
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d101      	bne.n	8008dc0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	e02d      	b.n	8008e1c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2224      	movs	r2, #36	@ 0x24
 8008dcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	681a      	ldr	r2, [r3, #0]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f022 0201 	bic.w	r2, r2, #1
 8008de6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	689b      	ldr	r3, [r3, #8]
 8008dee:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	683a      	ldr	r2, [r7, #0]
 8008df8:	430a      	orrs	r2, r1
 8008dfa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 f811 	bl	8008e24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	68fa      	ldr	r2, [r7, #12]
 8008e08:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2220      	movs	r2, #32
 8008e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e1a:	2300      	movs	r3, #0
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3710      	adds	r7, #16
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}

08008e24 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d108      	bne.n	8008e46 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008e44:	e031      	b.n	8008eaa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008e46:	2310      	movs	r3, #16
 8008e48:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008e4a:	2310      	movs	r3, #16
 8008e4c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	0e5b      	lsrs	r3, r3, #25
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	f003 0307 	and.w	r3, r3, #7
 8008e5c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	0f5b      	lsrs	r3, r3, #29
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	f003 0307 	and.w	r3, r3, #7
 8008e6c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e6e:	7bbb      	ldrb	r3, [r7, #14]
 8008e70:	7b3a      	ldrb	r2, [r7, #12]
 8008e72:	4911      	ldr	r1, [pc, #68]	@ (8008eb8 <UARTEx_SetNbDataToProcess+0x94>)
 8008e74:	5c8a      	ldrb	r2, [r1, r2]
 8008e76:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e7a:	7b3a      	ldrb	r2, [r7, #12]
 8008e7c:	490f      	ldr	r1, [pc, #60]	@ (8008ebc <UARTEx_SetNbDataToProcess+0x98>)
 8008e7e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e80:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e84:	b29a      	uxth	r2, r3
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e8c:	7bfb      	ldrb	r3, [r7, #15]
 8008e8e:	7b7a      	ldrb	r2, [r7, #13]
 8008e90:	4909      	ldr	r1, [pc, #36]	@ (8008eb8 <UARTEx_SetNbDataToProcess+0x94>)
 8008e92:	5c8a      	ldrb	r2, [r1, r2]
 8008e94:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e98:	7b7a      	ldrb	r2, [r7, #13]
 8008e9a:	4908      	ldr	r1, [pc, #32]	@ (8008ebc <UARTEx_SetNbDataToProcess+0x98>)
 8008e9c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008eaa:	bf00      	nop
 8008eac:	3714      	adds	r7, #20
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	0800a1c0 	.word	0x0800a1c0
 8008ebc:	0800a1c8 	.word	0x0800a1c8

08008ec0 <_vsniprintf_r>:
 8008ec0:	b530      	push	{r4, r5, lr}
 8008ec2:	4614      	mov	r4, r2
 8008ec4:	2c00      	cmp	r4, #0
 8008ec6:	b09b      	sub	sp, #108	@ 0x6c
 8008ec8:	4605      	mov	r5, r0
 8008eca:	461a      	mov	r2, r3
 8008ecc:	da05      	bge.n	8008eda <_vsniprintf_r+0x1a>
 8008ece:	238b      	movs	r3, #139	@ 0x8b
 8008ed0:	6003      	str	r3, [r0, #0]
 8008ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ed6:	b01b      	add	sp, #108	@ 0x6c
 8008ed8:	bd30      	pop	{r4, r5, pc}
 8008eda:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008ede:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008ee2:	f04f 0300 	mov.w	r3, #0
 8008ee6:	9319      	str	r3, [sp, #100]	@ 0x64
 8008ee8:	bf14      	ite	ne
 8008eea:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008eee:	4623      	moveq	r3, r4
 8008ef0:	9302      	str	r3, [sp, #8]
 8008ef2:	9305      	str	r3, [sp, #20]
 8008ef4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008ef8:	9100      	str	r1, [sp, #0]
 8008efa:	9104      	str	r1, [sp, #16]
 8008efc:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008f00:	4669      	mov	r1, sp
 8008f02:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008f04:	f000 f9ae 	bl	8009264 <_svfiprintf_r>
 8008f08:	1c43      	adds	r3, r0, #1
 8008f0a:	bfbc      	itt	lt
 8008f0c:	238b      	movlt	r3, #139	@ 0x8b
 8008f0e:	602b      	strlt	r3, [r5, #0]
 8008f10:	2c00      	cmp	r4, #0
 8008f12:	d0e0      	beq.n	8008ed6 <_vsniprintf_r+0x16>
 8008f14:	9b00      	ldr	r3, [sp, #0]
 8008f16:	2200      	movs	r2, #0
 8008f18:	701a      	strb	r2, [r3, #0]
 8008f1a:	e7dc      	b.n	8008ed6 <_vsniprintf_r+0x16>

08008f1c <vsniprintf>:
 8008f1c:	b507      	push	{r0, r1, r2, lr}
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	4613      	mov	r3, r2
 8008f22:	460a      	mov	r2, r1
 8008f24:	4601      	mov	r1, r0
 8008f26:	4803      	ldr	r0, [pc, #12]	@ (8008f34 <vsniprintf+0x18>)
 8008f28:	6800      	ldr	r0, [r0, #0]
 8008f2a:	f7ff ffc9 	bl	8008ec0 <_vsniprintf_r>
 8008f2e:	b003      	add	sp, #12
 8008f30:	f85d fb04 	ldr.w	pc, [sp], #4
 8008f34:	24000010 	.word	0x24000010

08008f38 <memset>:
 8008f38:	4402      	add	r2, r0
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d100      	bne.n	8008f42 <memset+0xa>
 8008f40:	4770      	bx	lr
 8008f42:	f803 1b01 	strb.w	r1, [r3], #1
 8008f46:	e7f9      	b.n	8008f3c <memset+0x4>

08008f48 <__errno>:
 8008f48:	4b01      	ldr	r3, [pc, #4]	@ (8008f50 <__errno+0x8>)
 8008f4a:	6818      	ldr	r0, [r3, #0]
 8008f4c:	4770      	bx	lr
 8008f4e:	bf00      	nop
 8008f50:	24000010 	.word	0x24000010

08008f54 <__libc_init_array>:
 8008f54:	b570      	push	{r4, r5, r6, lr}
 8008f56:	4d0d      	ldr	r5, [pc, #52]	@ (8008f8c <__libc_init_array+0x38>)
 8008f58:	4c0d      	ldr	r4, [pc, #52]	@ (8008f90 <__libc_init_array+0x3c>)
 8008f5a:	1b64      	subs	r4, r4, r5
 8008f5c:	10a4      	asrs	r4, r4, #2
 8008f5e:	2600      	movs	r6, #0
 8008f60:	42a6      	cmp	r6, r4
 8008f62:	d109      	bne.n	8008f78 <__libc_init_array+0x24>
 8008f64:	4d0b      	ldr	r5, [pc, #44]	@ (8008f94 <__libc_init_array+0x40>)
 8008f66:	4c0c      	ldr	r4, [pc, #48]	@ (8008f98 <__libc_init_array+0x44>)
 8008f68:	f000 fccc 	bl	8009904 <_init>
 8008f6c:	1b64      	subs	r4, r4, r5
 8008f6e:	10a4      	asrs	r4, r4, #2
 8008f70:	2600      	movs	r6, #0
 8008f72:	42a6      	cmp	r6, r4
 8008f74:	d105      	bne.n	8008f82 <__libc_init_array+0x2e>
 8008f76:	bd70      	pop	{r4, r5, r6, pc}
 8008f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f7c:	4798      	blx	r3
 8008f7e:	3601      	adds	r6, #1
 8008f80:	e7ee      	b.n	8008f60 <__libc_init_array+0xc>
 8008f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f86:	4798      	blx	r3
 8008f88:	3601      	adds	r6, #1
 8008f8a:	e7f2      	b.n	8008f72 <__libc_init_array+0x1e>
 8008f8c:	0800a20c 	.word	0x0800a20c
 8008f90:	0800a20c 	.word	0x0800a20c
 8008f94:	0800a20c 	.word	0x0800a20c
 8008f98:	0800a210 	.word	0x0800a210

08008f9c <__retarget_lock_acquire_recursive>:
 8008f9c:	4770      	bx	lr

08008f9e <__retarget_lock_release_recursive>:
 8008f9e:	4770      	bx	lr

08008fa0 <memcpy>:
 8008fa0:	440a      	add	r2, r1
 8008fa2:	4291      	cmp	r1, r2
 8008fa4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008fa8:	d100      	bne.n	8008fac <memcpy+0xc>
 8008faa:	4770      	bx	lr
 8008fac:	b510      	push	{r4, lr}
 8008fae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008fb6:	4291      	cmp	r1, r2
 8008fb8:	d1f9      	bne.n	8008fae <memcpy+0xe>
 8008fba:	bd10      	pop	{r4, pc}

08008fbc <_free_r>:
 8008fbc:	b538      	push	{r3, r4, r5, lr}
 8008fbe:	4605      	mov	r5, r0
 8008fc0:	2900      	cmp	r1, #0
 8008fc2:	d041      	beq.n	8009048 <_free_r+0x8c>
 8008fc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fc8:	1f0c      	subs	r4, r1, #4
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	bfb8      	it	lt
 8008fce:	18e4      	addlt	r4, r4, r3
 8008fd0:	f000 f8e0 	bl	8009194 <__malloc_lock>
 8008fd4:	4a1d      	ldr	r2, [pc, #116]	@ (800904c <_free_r+0x90>)
 8008fd6:	6813      	ldr	r3, [r2, #0]
 8008fd8:	b933      	cbnz	r3, 8008fe8 <_free_r+0x2c>
 8008fda:	6063      	str	r3, [r4, #4]
 8008fdc:	6014      	str	r4, [r2, #0]
 8008fde:	4628      	mov	r0, r5
 8008fe0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fe4:	f000 b8dc 	b.w	80091a0 <__malloc_unlock>
 8008fe8:	42a3      	cmp	r3, r4
 8008fea:	d908      	bls.n	8008ffe <_free_r+0x42>
 8008fec:	6820      	ldr	r0, [r4, #0]
 8008fee:	1821      	adds	r1, r4, r0
 8008ff0:	428b      	cmp	r3, r1
 8008ff2:	bf01      	itttt	eq
 8008ff4:	6819      	ldreq	r1, [r3, #0]
 8008ff6:	685b      	ldreq	r3, [r3, #4]
 8008ff8:	1809      	addeq	r1, r1, r0
 8008ffa:	6021      	streq	r1, [r4, #0]
 8008ffc:	e7ed      	b.n	8008fda <_free_r+0x1e>
 8008ffe:	461a      	mov	r2, r3
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	b10b      	cbz	r3, 8009008 <_free_r+0x4c>
 8009004:	42a3      	cmp	r3, r4
 8009006:	d9fa      	bls.n	8008ffe <_free_r+0x42>
 8009008:	6811      	ldr	r1, [r2, #0]
 800900a:	1850      	adds	r0, r2, r1
 800900c:	42a0      	cmp	r0, r4
 800900e:	d10b      	bne.n	8009028 <_free_r+0x6c>
 8009010:	6820      	ldr	r0, [r4, #0]
 8009012:	4401      	add	r1, r0
 8009014:	1850      	adds	r0, r2, r1
 8009016:	4283      	cmp	r3, r0
 8009018:	6011      	str	r1, [r2, #0]
 800901a:	d1e0      	bne.n	8008fde <_free_r+0x22>
 800901c:	6818      	ldr	r0, [r3, #0]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	6053      	str	r3, [r2, #4]
 8009022:	4408      	add	r0, r1
 8009024:	6010      	str	r0, [r2, #0]
 8009026:	e7da      	b.n	8008fde <_free_r+0x22>
 8009028:	d902      	bls.n	8009030 <_free_r+0x74>
 800902a:	230c      	movs	r3, #12
 800902c:	602b      	str	r3, [r5, #0]
 800902e:	e7d6      	b.n	8008fde <_free_r+0x22>
 8009030:	6820      	ldr	r0, [r4, #0]
 8009032:	1821      	adds	r1, r4, r0
 8009034:	428b      	cmp	r3, r1
 8009036:	bf04      	itt	eq
 8009038:	6819      	ldreq	r1, [r3, #0]
 800903a:	685b      	ldreq	r3, [r3, #4]
 800903c:	6063      	str	r3, [r4, #4]
 800903e:	bf04      	itt	eq
 8009040:	1809      	addeq	r1, r1, r0
 8009042:	6021      	streq	r1, [r4, #0]
 8009044:	6054      	str	r4, [r2, #4]
 8009046:	e7ca      	b.n	8008fde <_free_r+0x22>
 8009048:	bd38      	pop	{r3, r4, r5, pc}
 800904a:	bf00      	nop
 800904c:	24000378 	.word	0x24000378

08009050 <sbrk_aligned>:
 8009050:	b570      	push	{r4, r5, r6, lr}
 8009052:	4e0f      	ldr	r6, [pc, #60]	@ (8009090 <sbrk_aligned+0x40>)
 8009054:	460c      	mov	r4, r1
 8009056:	6831      	ldr	r1, [r6, #0]
 8009058:	4605      	mov	r5, r0
 800905a:	b911      	cbnz	r1, 8009062 <sbrk_aligned+0x12>
 800905c:	f000 fba4 	bl	80097a8 <_sbrk_r>
 8009060:	6030      	str	r0, [r6, #0]
 8009062:	4621      	mov	r1, r4
 8009064:	4628      	mov	r0, r5
 8009066:	f000 fb9f 	bl	80097a8 <_sbrk_r>
 800906a:	1c43      	adds	r3, r0, #1
 800906c:	d103      	bne.n	8009076 <sbrk_aligned+0x26>
 800906e:	f04f 34ff 	mov.w	r4, #4294967295
 8009072:	4620      	mov	r0, r4
 8009074:	bd70      	pop	{r4, r5, r6, pc}
 8009076:	1cc4      	adds	r4, r0, #3
 8009078:	f024 0403 	bic.w	r4, r4, #3
 800907c:	42a0      	cmp	r0, r4
 800907e:	d0f8      	beq.n	8009072 <sbrk_aligned+0x22>
 8009080:	1a21      	subs	r1, r4, r0
 8009082:	4628      	mov	r0, r5
 8009084:	f000 fb90 	bl	80097a8 <_sbrk_r>
 8009088:	3001      	adds	r0, #1
 800908a:	d1f2      	bne.n	8009072 <sbrk_aligned+0x22>
 800908c:	e7ef      	b.n	800906e <sbrk_aligned+0x1e>
 800908e:	bf00      	nop
 8009090:	24000374 	.word	0x24000374

08009094 <_malloc_r>:
 8009094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009098:	1ccd      	adds	r5, r1, #3
 800909a:	f025 0503 	bic.w	r5, r5, #3
 800909e:	3508      	adds	r5, #8
 80090a0:	2d0c      	cmp	r5, #12
 80090a2:	bf38      	it	cc
 80090a4:	250c      	movcc	r5, #12
 80090a6:	2d00      	cmp	r5, #0
 80090a8:	4606      	mov	r6, r0
 80090aa:	db01      	blt.n	80090b0 <_malloc_r+0x1c>
 80090ac:	42a9      	cmp	r1, r5
 80090ae:	d904      	bls.n	80090ba <_malloc_r+0x26>
 80090b0:	230c      	movs	r3, #12
 80090b2:	6033      	str	r3, [r6, #0]
 80090b4:	2000      	movs	r0, #0
 80090b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009190 <_malloc_r+0xfc>
 80090be:	f000 f869 	bl	8009194 <__malloc_lock>
 80090c2:	f8d8 3000 	ldr.w	r3, [r8]
 80090c6:	461c      	mov	r4, r3
 80090c8:	bb44      	cbnz	r4, 800911c <_malloc_r+0x88>
 80090ca:	4629      	mov	r1, r5
 80090cc:	4630      	mov	r0, r6
 80090ce:	f7ff ffbf 	bl	8009050 <sbrk_aligned>
 80090d2:	1c43      	adds	r3, r0, #1
 80090d4:	4604      	mov	r4, r0
 80090d6:	d158      	bne.n	800918a <_malloc_r+0xf6>
 80090d8:	f8d8 4000 	ldr.w	r4, [r8]
 80090dc:	4627      	mov	r7, r4
 80090de:	2f00      	cmp	r7, #0
 80090e0:	d143      	bne.n	800916a <_malloc_r+0xd6>
 80090e2:	2c00      	cmp	r4, #0
 80090e4:	d04b      	beq.n	800917e <_malloc_r+0xea>
 80090e6:	6823      	ldr	r3, [r4, #0]
 80090e8:	4639      	mov	r1, r7
 80090ea:	4630      	mov	r0, r6
 80090ec:	eb04 0903 	add.w	r9, r4, r3
 80090f0:	f000 fb5a 	bl	80097a8 <_sbrk_r>
 80090f4:	4581      	cmp	r9, r0
 80090f6:	d142      	bne.n	800917e <_malloc_r+0xea>
 80090f8:	6821      	ldr	r1, [r4, #0]
 80090fa:	1a6d      	subs	r5, r5, r1
 80090fc:	4629      	mov	r1, r5
 80090fe:	4630      	mov	r0, r6
 8009100:	f7ff ffa6 	bl	8009050 <sbrk_aligned>
 8009104:	3001      	adds	r0, #1
 8009106:	d03a      	beq.n	800917e <_malloc_r+0xea>
 8009108:	6823      	ldr	r3, [r4, #0]
 800910a:	442b      	add	r3, r5
 800910c:	6023      	str	r3, [r4, #0]
 800910e:	f8d8 3000 	ldr.w	r3, [r8]
 8009112:	685a      	ldr	r2, [r3, #4]
 8009114:	bb62      	cbnz	r2, 8009170 <_malloc_r+0xdc>
 8009116:	f8c8 7000 	str.w	r7, [r8]
 800911a:	e00f      	b.n	800913c <_malloc_r+0xa8>
 800911c:	6822      	ldr	r2, [r4, #0]
 800911e:	1b52      	subs	r2, r2, r5
 8009120:	d420      	bmi.n	8009164 <_malloc_r+0xd0>
 8009122:	2a0b      	cmp	r2, #11
 8009124:	d917      	bls.n	8009156 <_malloc_r+0xc2>
 8009126:	1961      	adds	r1, r4, r5
 8009128:	42a3      	cmp	r3, r4
 800912a:	6025      	str	r5, [r4, #0]
 800912c:	bf18      	it	ne
 800912e:	6059      	strne	r1, [r3, #4]
 8009130:	6863      	ldr	r3, [r4, #4]
 8009132:	bf08      	it	eq
 8009134:	f8c8 1000 	streq.w	r1, [r8]
 8009138:	5162      	str	r2, [r4, r5]
 800913a:	604b      	str	r3, [r1, #4]
 800913c:	4630      	mov	r0, r6
 800913e:	f000 f82f 	bl	80091a0 <__malloc_unlock>
 8009142:	f104 000b 	add.w	r0, r4, #11
 8009146:	1d23      	adds	r3, r4, #4
 8009148:	f020 0007 	bic.w	r0, r0, #7
 800914c:	1ac2      	subs	r2, r0, r3
 800914e:	bf1c      	itt	ne
 8009150:	1a1b      	subne	r3, r3, r0
 8009152:	50a3      	strne	r3, [r4, r2]
 8009154:	e7af      	b.n	80090b6 <_malloc_r+0x22>
 8009156:	6862      	ldr	r2, [r4, #4]
 8009158:	42a3      	cmp	r3, r4
 800915a:	bf0c      	ite	eq
 800915c:	f8c8 2000 	streq.w	r2, [r8]
 8009160:	605a      	strne	r2, [r3, #4]
 8009162:	e7eb      	b.n	800913c <_malloc_r+0xa8>
 8009164:	4623      	mov	r3, r4
 8009166:	6864      	ldr	r4, [r4, #4]
 8009168:	e7ae      	b.n	80090c8 <_malloc_r+0x34>
 800916a:	463c      	mov	r4, r7
 800916c:	687f      	ldr	r7, [r7, #4]
 800916e:	e7b6      	b.n	80090de <_malloc_r+0x4a>
 8009170:	461a      	mov	r2, r3
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	42a3      	cmp	r3, r4
 8009176:	d1fb      	bne.n	8009170 <_malloc_r+0xdc>
 8009178:	2300      	movs	r3, #0
 800917a:	6053      	str	r3, [r2, #4]
 800917c:	e7de      	b.n	800913c <_malloc_r+0xa8>
 800917e:	230c      	movs	r3, #12
 8009180:	6033      	str	r3, [r6, #0]
 8009182:	4630      	mov	r0, r6
 8009184:	f000 f80c 	bl	80091a0 <__malloc_unlock>
 8009188:	e794      	b.n	80090b4 <_malloc_r+0x20>
 800918a:	6005      	str	r5, [r0, #0]
 800918c:	e7d6      	b.n	800913c <_malloc_r+0xa8>
 800918e:	bf00      	nop
 8009190:	24000378 	.word	0x24000378

08009194 <__malloc_lock>:
 8009194:	4801      	ldr	r0, [pc, #4]	@ (800919c <__malloc_lock+0x8>)
 8009196:	f7ff bf01 	b.w	8008f9c <__retarget_lock_acquire_recursive>
 800919a:	bf00      	nop
 800919c:	24000370 	.word	0x24000370

080091a0 <__malloc_unlock>:
 80091a0:	4801      	ldr	r0, [pc, #4]	@ (80091a8 <__malloc_unlock+0x8>)
 80091a2:	f7ff befc 	b.w	8008f9e <__retarget_lock_release_recursive>
 80091a6:	bf00      	nop
 80091a8:	24000370 	.word	0x24000370

080091ac <__ssputs_r>:
 80091ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091b0:	688e      	ldr	r6, [r1, #8]
 80091b2:	461f      	mov	r7, r3
 80091b4:	42be      	cmp	r6, r7
 80091b6:	680b      	ldr	r3, [r1, #0]
 80091b8:	4682      	mov	sl, r0
 80091ba:	460c      	mov	r4, r1
 80091bc:	4690      	mov	r8, r2
 80091be:	d82d      	bhi.n	800921c <__ssputs_r+0x70>
 80091c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80091c8:	d026      	beq.n	8009218 <__ssputs_r+0x6c>
 80091ca:	6965      	ldr	r5, [r4, #20]
 80091cc:	6909      	ldr	r1, [r1, #16]
 80091ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091d2:	eba3 0901 	sub.w	r9, r3, r1
 80091d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80091da:	1c7b      	adds	r3, r7, #1
 80091dc:	444b      	add	r3, r9
 80091de:	106d      	asrs	r5, r5, #1
 80091e0:	429d      	cmp	r5, r3
 80091e2:	bf38      	it	cc
 80091e4:	461d      	movcc	r5, r3
 80091e6:	0553      	lsls	r3, r2, #21
 80091e8:	d527      	bpl.n	800923a <__ssputs_r+0x8e>
 80091ea:	4629      	mov	r1, r5
 80091ec:	f7ff ff52 	bl	8009094 <_malloc_r>
 80091f0:	4606      	mov	r6, r0
 80091f2:	b360      	cbz	r0, 800924e <__ssputs_r+0xa2>
 80091f4:	6921      	ldr	r1, [r4, #16]
 80091f6:	464a      	mov	r2, r9
 80091f8:	f7ff fed2 	bl	8008fa0 <memcpy>
 80091fc:	89a3      	ldrh	r3, [r4, #12]
 80091fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009206:	81a3      	strh	r3, [r4, #12]
 8009208:	6126      	str	r6, [r4, #16]
 800920a:	6165      	str	r5, [r4, #20]
 800920c:	444e      	add	r6, r9
 800920e:	eba5 0509 	sub.w	r5, r5, r9
 8009212:	6026      	str	r6, [r4, #0]
 8009214:	60a5      	str	r5, [r4, #8]
 8009216:	463e      	mov	r6, r7
 8009218:	42be      	cmp	r6, r7
 800921a:	d900      	bls.n	800921e <__ssputs_r+0x72>
 800921c:	463e      	mov	r6, r7
 800921e:	6820      	ldr	r0, [r4, #0]
 8009220:	4632      	mov	r2, r6
 8009222:	4641      	mov	r1, r8
 8009224:	f000 faa6 	bl	8009774 <memmove>
 8009228:	68a3      	ldr	r3, [r4, #8]
 800922a:	1b9b      	subs	r3, r3, r6
 800922c:	60a3      	str	r3, [r4, #8]
 800922e:	6823      	ldr	r3, [r4, #0]
 8009230:	4433      	add	r3, r6
 8009232:	6023      	str	r3, [r4, #0]
 8009234:	2000      	movs	r0, #0
 8009236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800923a:	462a      	mov	r2, r5
 800923c:	f000 fac4 	bl	80097c8 <_realloc_r>
 8009240:	4606      	mov	r6, r0
 8009242:	2800      	cmp	r0, #0
 8009244:	d1e0      	bne.n	8009208 <__ssputs_r+0x5c>
 8009246:	6921      	ldr	r1, [r4, #16]
 8009248:	4650      	mov	r0, sl
 800924a:	f7ff feb7 	bl	8008fbc <_free_r>
 800924e:	230c      	movs	r3, #12
 8009250:	f8ca 3000 	str.w	r3, [sl]
 8009254:	89a3      	ldrh	r3, [r4, #12]
 8009256:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800925a:	81a3      	strh	r3, [r4, #12]
 800925c:	f04f 30ff 	mov.w	r0, #4294967295
 8009260:	e7e9      	b.n	8009236 <__ssputs_r+0x8a>
	...

08009264 <_svfiprintf_r>:
 8009264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009268:	4698      	mov	r8, r3
 800926a:	898b      	ldrh	r3, [r1, #12]
 800926c:	061b      	lsls	r3, r3, #24
 800926e:	b09d      	sub	sp, #116	@ 0x74
 8009270:	4607      	mov	r7, r0
 8009272:	460d      	mov	r5, r1
 8009274:	4614      	mov	r4, r2
 8009276:	d510      	bpl.n	800929a <_svfiprintf_r+0x36>
 8009278:	690b      	ldr	r3, [r1, #16]
 800927a:	b973      	cbnz	r3, 800929a <_svfiprintf_r+0x36>
 800927c:	2140      	movs	r1, #64	@ 0x40
 800927e:	f7ff ff09 	bl	8009094 <_malloc_r>
 8009282:	6028      	str	r0, [r5, #0]
 8009284:	6128      	str	r0, [r5, #16]
 8009286:	b930      	cbnz	r0, 8009296 <_svfiprintf_r+0x32>
 8009288:	230c      	movs	r3, #12
 800928a:	603b      	str	r3, [r7, #0]
 800928c:	f04f 30ff 	mov.w	r0, #4294967295
 8009290:	b01d      	add	sp, #116	@ 0x74
 8009292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009296:	2340      	movs	r3, #64	@ 0x40
 8009298:	616b      	str	r3, [r5, #20]
 800929a:	2300      	movs	r3, #0
 800929c:	9309      	str	r3, [sp, #36]	@ 0x24
 800929e:	2320      	movs	r3, #32
 80092a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80092a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80092a8:	2330      	movs	r3, #48	@ 0x30
 80092aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009448 <_svfiprintf_r+0x1e4>
 80092ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80092b2:	f04f 0901 	mov.w	r9, #1
 80092b6:	4623      	mov	r3, r4
 80092b8:	469a      	mov	sl, r3
 80092ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092be:	b10a      	cbz	r2, 80092c4 <_svfiprintf_r+0x60>
 80092c0:	2a25      	cmp	r2, #37	@ 0x25
 80092c2:	d1f9      	bne.n	80092b8 <_svfiprintf_r+0x54>
 80092c4:	ebba 0b04 	subs.w	fp, sl, r4
 80092c8:	d00b      	beq.n	80092e2 <_svfiprintf_r+0x7e>
 80092ca:	465b      	mov	r3, fp
 80092cc:	4622      	mov	r2, r4
 80092ce:	4629      	mov	r1, r5
 80092d0:	4638      	mov	r0, r7
 80092d2:	f7ff ff6b 	bl	80091ac <__ssputs_r>
 80092d6:	3001      	adds	r0, #1
 80092d8:	f000 80a7 	beq.w	800942a <_svfiprintf_r+0x1c6>
 80092dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092de:	445a      	add	r2, fp
 80092e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80092e2:	f89a 3000 	ldrb.w	r3, [sl]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f000 809f 	beq.w	800942a <_svfiprintf_r+0x1c6>
 80092ec:	2300      	movs	r3, #0
 80092ee:	f04f 32ff 	mov.w	r2, #4294967295
 80092f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092f6:	f10a 0a01 	add.w	sl, sl, #1
 80092fa:	9304      	str	r3, [sp, #16]
 80092fc:	9307      	str	r3, [sp, #28]
 80092fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009302:	931a      	str	r3, [sp, #104]	@ 0x68
 8009304:	4654      	mov	r4, sl
 8009306:	2205      	movs	r2, #5
 8009308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800930c:	484e      	ldr	r0, [pc, #312]	@ (8009448 <_svfiprintf_r+0x1e4>)
 800930e:	f7f6 fff7 	bl	8000300 <memchr>
 8009312:	9a04      	ldr	r2, [sp, #16]
 8009314:	b9d8      	cbnz	r0, 800934e <_svfiprintf_r+0xea>
 8009316:	06d0      	lsls	r0, r2, #27
 8009318:	bf44      	itt	mi
 800931a:	2320      	movmi	r3, #32
 800931c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009320:	0711      	lsls	r1, r2, #28
 8009322:	bf44      	itt	mi
 8009324:	232b      	movmi	r3, #43	@ 0x2b
 8009326:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800932a:	f89a 3000 	ldrb.w	r3, [sl]
 800932e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009330:	d015      	beq.n	800935e <_svfiprintf_r+0xfa>
 8009332:	9a07      	ldr	r2, [sp, #28]
 8009334:	4654      	mov	r4, sl
 8009336:	2000      	movs	r0, #0
 8009338:	f04f 0c0a 	mov.w	ip, #10
 800933c:	4621      	mov	r1, r4
 800933e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009342:	3b30      	subs	r3, #48	@ 0x30
 8009344:	2b09      	cmp	r3, #9
 8009346:	d94b      	bls.n	80093e0 <_svfiprintf_r+0x17c>
 8009348:	b1b0      	cbz	r0, 8009378 <_svfiprintf_r+0x114>
 800934a:	9207      	str	r2, [sp, #28]
 800934c:	e014      	b.n	8009378 <_svfiprintf_r+0x114>
 800934e:	eba0 0308 	sub.w	r3, r0, r8
 8009352:	fa09 f303 	lsl.w	r3, r9, r3
 8009356:	4313      	orrs	r3, r2
 8009358:	9304      	str	r3, [sp, #16]
 800935a:	46a2      	mov	sl, r4
 800935c:	e7d2      	b.n	8009304 <_svfiprintf_r+0xa0>
 800935e:	9b03      	ldr	r3, [sp, #12]
 8009360:	1d19      	adds	r1, r3, #4
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	9103      	str	r1, [sp, #12]
 8009366:	2b00      	cmp	r3, #0
 8009368:	bfbb      	ittet	lt
 800936a:	425b      	neglt	r3, r3
 800936c:	f042 0202 	orrlt.w	r2, r2, #2
 8009370:	9307      	strge	r3, [sp, #28]
 8009372:	9307      	strlt	r3, [sp, #28]
 8009374:	bfb8      	it	lt
 8009376:	9204      	strlt	r2, [sp, #16]
 8009378:	7823      	ldrb	r3, [r4, #0]
 800937a:	2b2e      	cmp	r3, #46	@ 0x2e
 800937c:	d10a      	bne.n	8009394 <_svfiprintf_r+0x130>
 800937e:	7863      	ldrb	r3, [r4, #1]
 8009380:	2b2a      	cmp	r3, #42	@ 0x2a
 8009382:	d132      	bne.n	80093ea <_svfiprintf_r+0x186>
 8009384:	9b03      	ldr	r3, [sp, #12]
 8009386:	1d1a      	adds	r2, r3, #4
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	9203      	str	r2, [sp, #12]
 800938c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009390:	3402      	adds	r4, #2
 8009392:	9305      	str	r3, [sp, #20]
 8009394:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009458 <_svfiprintf_r+0x1f4>
 8009398:	7821      	ldrb	r1, [r4, #0]
 800939a:	2203      	movs	r2, #3
 800939c:	4650      	mov	r0, sl
 800939e:	f7f6 ffaf 	bl	8000300 <memchr>
 80093a2:	b138      	cbz	r0, 80093b4 <_svfiprintf_r+0x150>
 80093a4:	9b04      	ldr	r3, [sp, #16]
 80093a6:	eba0 000a 	sub.w	r0, r0, sl
 80093aa:	2240      	movs	r2, #64	@ 0x40
 80093ac:	4082      	lsls	r2, r0
 80093ae:	4313      	orrs	r3, r2
 80093b0:	3401      	adds	r4, #1
 80093b2:	9304      	str	r3, [sp, #16]
 80093b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093b8:	4824      	ldr	r0, [pc, #144]	@ (800944c <_svfiprintf_r+0x1e8>)
 80093ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80093be:	2206      	movs	r2, #6
 80093c0:	f7f6 ff9e 	bl	8000300 <memchr>
 80093c4:	2800      	cmp	r0, #0
 80093c6:	d036      	beq.n	8009436 <_svfiprintf_r+0x1d2>
 80093c8:	4b21      	ldr	r3, [pc, #132]	@ (8009450 <_svfiprintf_r+0x1ec>)
 80093ca:	bb1b      	cbnz	r3, 8009414 <_svfiprintf_r+0x1b0>
 80093cc:	9b03      	ldr	r3, [sp, #12]
 80093ce:	3307      	adds	r3, #7
 80093d0:	f023 0307 	bic.w	r3, r3, #7
 80093d4:	3308      	adds	r3, #8
 80093d6:	9303      	str	r3, [sp, #12]
 80093d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093da:	4433      	add	r3, r6
 80093dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80093de:	e76a      	b.n	80092b6 <_svfiprintf_r+0x52>
 80093e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80093e4:	460c      	mov	r4, r1
 80093e6:	2001      	movs	r0, #1
 80093e8:	e7a8      	b.n	800933c <_svfiprintf_r+0xd8>
 80093ea:	2300      	movs	r3, #0
 80093ec:	3401      	adds	r4, #1
 80093ee:	9305      	str	r3, [sp, #20]
 80093f0:	4619      	mov	r1, r3
 80093f2:	f04f 0c0a 	mov.w	ip, #10
 80093f6:	4620      	mov	r0, r4
 80093f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093fc:	3a30      	subs	r2, #48	@ 0x30
 80093fe:	2a09      	cmp	r2, #9
 8009400:	d903      	bls.n	800940a <_svfiprintf_r+0x1a6>
 8009402:	2b00      	cmp	r3, #0
 8009404:	d0c6      	beq.n	8009394 <_svfiprintf_r+0x130>
 8009406:	9105      	str	r1, [sp, #20]
 8009408:	e7c4      	b.n	8009394 <_svfiprintf_r+0x130>
 800940a:	fb0c 2101 	mla	r1, ip, r1, r2
 800940e:	4604      	mov	r4, r0
 8009410:	2301      	movs	r3, #1
 8009412:	e7f0      	b.n	80093f6 <_svfiprintf_r+0x192>
 8009414:	ab03      	add	r3, sp, #12
 8009416:	9300      	str	r3, [sp, #0]
 8009418:	462a      	mov	r2, r5
 800941a:	4b0e      	ldr	r3, [pc, #56]	@ (8009454 <_svfiprintf_r+0x1f0>)
 800941c:	a904      	add	r1, sp, #16
 800941e:	4638      	mov	r0, r7
 8009420:	f3af 8000 	nop.w
 8009424:	1c42      	adds	r2, r0, #1
 8009426:	4606      	mov	r6, r0
 8009428:	d1d6      	bne.n	80093d8 <_svfiprintf_r+0x174>
 800942a:	89ab      	ldrh	r3, [r5, #12]
 800942c:	065b      	lsls	r3, r3, #25
 800942e:	f53f af2d 	bmi.w	800928c <_svfiprintf_r+0x28>
 8009432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009434:	e72c      	b.n	8009290 <_svfiprintf_r+0x2c>
 8009436:	ab03      	add	r3, sp, #12
 8009438:	9300      	str	r3, [sp, #0]
 800943a:	462a      	mov	r2, r5
 800943c:	4b05      	ldr	r3, [pc, #20]	@ (8009454 <_svfiprintf_r+0x1f0>)
 800943e:	a904      	add	r1, sp, #16
 8009440:	4638      	mov	r0, r7
 8009442:	f000 f879 	bl	8009538 <_printf_i>
 8009446:	e7ed      	b.n	8009424 <_svfiprintf_r+0x1c0>
 8009448:	0800a1d0 	.word	0x0800a1d0
 800944c:	0800a1da 	.word	0x0800a1da
 8009450:	00000000 	.word	0x00000000
 8009454:	080091ad 	.word	0x080091ad
 8009458:	0800a1d6 	.word	0x0800a1d6

0800945c <_printf_common>:
 800945c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009460:	4616      	mov	r6, r2
 8009462:	4698      	mov	r8, r3
 8009464:	688a      	ldr	r2, [r1, #8]
 8009466:	690b      	ldr	r3, [r1, #16]
 8009468:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800946c:	4293      	cmp	r3, r2
 800946e:	bfb8      	it	lt
 8009470:	4613      	movlt	r3, r2
 8009472:	6033      	str	r3, [r6, #0]
 8009474:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009478:	4607      	mov	r7, r0
 800947a:	460c      	mov	r4, r1
 800947c:	b10a      	cbz	r2, 8009482 <_printf_common+0x26>
 800947e:	3301      	adds	r3, #1
 8009480:	6033      	str	r3, [r6, #0]
 8009482:	6823      	ldr	r3, [r4, #0]
 8009484:	0699      	lsls	r1, r3, #26
 8009486:	bf42      	ittt	mi
 8009488:	6833      	ldrmi	r3, [r6, #0]
 800948a:	3302      	addmi	r3, #2
 800948c:	6033      	strmi	r3, [r6, #0]
 800948e:	6825      	ldr	r5, [r4, #0]
 8009490:	f015 0506 	ands.w	r5, r5, #6
 8009494:	d106      	bne.n	80094a4 <_printf_common+0x48>
 8009496:	f104 0a19 	add.w	sl, r4, #25
 800949a:	68e3      	ldr	r3, [r4, #12]
 800949c:	6832      	ldr	r2, [r6, #0]
 800949e:	1a9b      	subs	r3, r3, r2
 80094a0:	42ab      	cmp	r3, r5
 80094a2:	dc26      	bgt.n	80094f2 <_printf_common+0x96>
 80094a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80094a8:	6822      	ldr	r2, [r4, #0]
 80094aa:	3b00      	subs	r3, #0
 80094ac:	bf18      	it	ne
 80094ae:	2301      	movne	r3, #1
 80094b0:	0692      	lsls	r2, r2, #26
 80094b2:	d42b      	bmi.n	800950c <_printf_common+0xb0>
 80094b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80094b8:	4641      	mov	r1, r8
 80094ba:	4638      	mov	r0, r7
 80094bc:	47c8      	blx	r9
 80094be:	3001      	adds	r0, #1
 80094c0:	d01e      	beq.n	8009500 <_printf_common+0xa4>
 80094c2:	6823      	ldr	r3, [r4, #0]
 80094c4:	6922      	ldr	r2, [r4, #16]
 80094c6:	f003 0306 	and.w	r3, r3, #6
 80094ca:	2b04      	cmp	r3, #4
 80094cc:	bf02      	ittt	eq
 80094ce:	68e5      	ldreq	r5, [r4, #12]
 80094d0:	6833      	ldreq	r3, [r6, #0]
 80094d2:	1aed      	subeq	r5, r5, r3
 80094d4:	68a3      	ldr	r3, [r4, #8]
 80094d6:	bf0c      	ite	eq
 80094d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094dc:	2500      	movne	r5, #0
 80094de:	4293      	cmp	r3, r2
 80094e0:	bfc4      	itt	gt
 80094e2:	1a9b      	subgt	r3, r3, r2
 80094e4:	18ed      	addgt	r5, r5, r3
 80094e6:	2600      	movs	r6, #0
 80094e8:	341a      	adds	r4, #26
 80094ea:	42b5      	cmp	r5, r6
 80094ec:	d11a      	bne.n	8009524 <_printf_common+0xc8>
 80094ee:	2000      	movs	r0, #0
 80094f0:	e008      	b.n	8009504 <_printf_common+0xa8>
 80094f2:	2301      	movs	r3, #1
 80094f4:	4652      	mov	r2, sl
 80094f6:	4641      	mov	r1, r8
 80094f8:	4638      	mov	r0, r7
 80094fa:	47c8      	blx	r9
 80094fc:	3001      	adds	r0, #1
 80094fe:	d103      	bne.n	8009508 <_printf_common+0xac>
 8009500:	f04f 30ff 	mov.w	r0, #4294967295
 8009504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009508:	3501      	adds	r5, #1
 800950a:	e7c6      	b.n	800949a <_printf_common+0x3e>
 800950c:	18e1      	adds	r1, r4, r3
 800950e:	1c5a      	adds	r2, r3, #1
 8009510:	2030      	movs	r0, #48	@ 0x30
 8009512:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009516:	4422      	add	r2, r4
 8009518:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800951c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009520:	3302      	adds	r3, #2
 8009522:	e7c7      	b.n	80094b4 <_printf_common+0x58>
 8009524:	2301      	movs	r3, #1
 8009526:	4622      	mov	r2, r4
 8009528:	4641      	mov	r1, r8
 800952a:	4638      	mov	r0, r7
 800952c:	47c8      	blx	r9
 800952e:	3001      	adds	r0, #1
 8009530:	d0e6      	beq.n	8009500 <_printf_common+0xa4>
 8009532:	3601      	adds	r6, #1
 8009534:	e7d9      	b.n	80094ea <_printf_common+0x8e>
	...

08009538 <_printf_i>:
 8009538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800953c:	7e0f      	ldrb	r7, [r1, #24]
 800953e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009540:	2f78      	cmp	r7, #120	@ 0x78
 8009542:	4691      	mov	r9, r2
 8009544:	4680      	mov	r8, r0
 8009546:	460c      	mov	r4, r1
 8009548:	469a      	mov	sl, r3
 800954a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800954e:	d807      	bhi.n	8009560 <_printf_i+0x28>
 8009550:	2f62      	cmp	r7, #98	@ 0x62
 8009552:	d80a      	bhi.n	800956a <_printf_i+0x32>
 8009554:	2f00      	cmp	r7, #0
 8009556:	f000 80d1 	beq.w	80096fc <_printf_i+0x1c4>
 800955a:	2f58      	cmp	r7, #88	@ 0x58
 800955c:	f000 80b8 	beq.w	80096d0 <_printf_i+0x198>
 8009560:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009564:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009568:	e03a      	b.n	80095e0 <_printf_i+0xa8>
 800956a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800956e:	2b15      	cmp	r3, #21
 8009570:	d8f6      	bhi.n	8009560 <_printf_i+0x28>
 8009572:	a101      	add	r1, pc, #4	@ (adr r1, 8009578 <_printf_i+0x40>)
 8009574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009578:	080095d1 	.word	0x080095d1
 800957c:	080095e5 	.word	0x080095e5
 8009580:	08009561 	.word	0x08009561
 8009584:	08009561 	.word	0x08009561
 8009588:	08009561 	.word	0x08009561
 800958c:	08009561 	.word	0x08009561
 8009590:	080095e5 	.word	0x080095e5
 8009594:	08009561 	.word	0x08009561
 8009598:	08009561 	.word	0x08009561
 800959c:	08009561 	.word	0x08009561
 80095a0:	08009561 	.word	0x08009561
 80095a4:	080096e3 	.word	0x080096e3
 80095a8:	0800960f 	.word	0x0800960f
 80095ac:	0800969d 	.word	0x0800969d
 80095b0:	08009561 	.word	0x08009561
 80095b4:	08009561 	.word	0x08009561
 80095b8:	08009705 	.word	0x08009705
 80095bc:	08009561 	.word	0x08009561
 80095c0:	0800960f 	.word	0x0800960f
 80095c4:	08009561 	.word	0x08009561
 80095c8:	08009561 	.word	0x08009561
 80095cc:	080096a5 	.word	0x080096a5
 80095d0:	6833      	ldr	r3, [r6, #0]
 80095d2:	1d1a      	adds	r2, r3, #4
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	6032      	str	r2, [r6, #0]
 80095d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80095e0:	2301      	movs	r3, #1
 80095e2:	e09c      	b.n	800971e <_printf_i+0x1e6>
 80095e4:	6833      	ldr	r3, [r6, #0]
 80095e6:	6820      	ldr	r0, [r4, #0]
 80095e8:	1d19      	adds	r1, r3, #4
 80095ea:	6031      	str	r1, [r6, #0]
 80095ec:	0606      	lsls	r6, r0, #24
 80095ee:	d501      	bpl.n	80095f4 <_printf_i+0xbc>
 80095f0:	681d      	ldr	r5, [r3, #0]
 80095f2:	e003      	b.n	80095fc <_printf_i+0xc4>
 80095f4:	0645      	lsls	r5, r0, #25
 80095f6:	d5fb      	bpl.n	80095f0 <_printf_i+0xb8>
 80095f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80095fc:	2d00      	cmp	r5, #0
 80095fe:	da03      	bge.n	8009608 <_printf_i+0xd0>
 8009600:	232d      	movs	r3, #45	@ 0x2d
 8009602:	426d      	negs	r5, r5
 8009604:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009608:	4858      	ldr	r0, [pc, #352]	@ (800976c <_printf_i+0x234>)
 800960a:	230a      	movs	r3, #10
 800960c:	e011      	b.n	8009632 <_printf_i+0xfa>
 800960e:	6821      	ldr	r1, [r4, #0]
 8009610:	6833      	ldr	r3, [r6, #0]
 8009612:	0608      	lsls	r0, r1, #24
 8009614:	f853 5b04 	ldr.w	r5, [r3], #4
 8009618:	d402      	bmi.n	8009620 <_printf_i+0xe8>
 800961a:	0649      	lsls	r1, r1, #25
 800961c:	bf48      	it	mi
 800961e:	b2ad      	uxthmi	r5, r5
 8009620:	2f6f      	cmp	r7, #111	@ 0x6f
 8009622:	4852      	ldr	r0, [pc, #328]	@ (800976c <_printf_i+0x234>)
 8009624:	6033      	str	r3, [r6, #0]
 8009626:	bf14      	ite	ne
 8009628:	230a      	movne	r3, #10
 800962a:	2308      	moveq	r3, #8
 800962c:	2100      	movs	r1, #0
 800962e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009632:	6866      	ldr	r6, [r4, #4]
 8009634:	60a6      	str	r6, [r4, #8]
 8009636:	2e00      	cmp	r6, #0
 8009638:	db05      	blt.n	8009646 <_printf_i+0x10e>
 800963a:	6821      	ldr	r1, [r4, #0]
 800963c:	432e      	orrs	r6, r5
 800963e:	f021 0104 	bic.w	r1, r1, #4
 8009642:	6021      	str	r1, [r4, #0]
 8009644:	d04b      	beq.n	80096de <_printf_i+0x1a6>
 8009646:	4616      	mov	r6, r2
 8009648:	fbb5 f1f3 	udiv	r1, r5, r3
 800964c:	fb03 5711 	mls	r7, r3, r1, r5
 8009650:	5dc7      	ldrb	r7, [r0, r7]
 8009652:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009656:	462f      	mov	r7, r5
 8009658:	42bb      	cmp	r3, r7
 800965a:	460d      	mov	r5, r1
 800965c:	d9f4      	bls.n	8009648 <_printf_i+0x110>
 800965e:	2b08      	cmp	r3, #8
 8009660:	d10b      	bne.n	800967a <_printf_i+0x142>
 8009662:	6823      	ldr	r3, [r4, #0]
 8009664:	07df      	lsls	r7, r3, #31
 8009666:	d508      	bpl.n	800967a <_printf_i+0x142>
 8009668:	6923      	ldr	r3, [r4, #16]
 800966a:	6861      	ldr	r1, [r4, #4]
 800966c:	4299      	cmp	r1, r3
 800966e:	bfde      	ittt	le
 8009670:	2330      	movle	r3, #48	@ 0x30
 8009672:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009676:	f106 36ff 	addle.w	r6, r6, #4294967295
 800967a:	1b92      	subs	r2, r2, r6
 800967c:	6122      	str	r2, [r4, #16]
 800967e:	f8cd a000 	str.w	sl, [sp]
 8009682:	464b      	mov	r3, r9
 8009684:	aa03      	add	r2, sp, #12
 8009686:	4621      	mov	r1, r4
 8009688:	4640      	mov	r0, r8
 800968a:	f7ff fee7 	bl	800945c <_printf_common>
 800968e:	3001      	adds	r0, #1
 8009690:	d14a      	bne.n	8009728 <_printf_i+0x1f0>
 8009692:	f04f 30ff 	mov.w	r0, #4294967295
 8009696:	b004      	add	sp, #16
 8009698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800969c:	6823      	ldr	r3, [r4, #0]
 800969e:	f043 0320 	orr.w	r3, r3, #32
 80096a2:	6023      	str	r3, [r4, #0]
 80096a4:	4832      	ldr	r0, [pc, #200]	@ (8009770 <_printf_i+0x238>)
 80096a6:	2778      	movs	r7, #120	@ 0x78
 80096a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80096ac:	6823      	ldr	r3, [r4, #0]
 80096ae:	6831      	ldr	r1, [r6, #0]
 80096b0:	061f      	lsls	r7, r3, #24
 80096b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80096b6:	d402      	bmi.n	80096be <_printf_i+0x186>
 80096b8:	065f      	lsls	r7, r3, #25
 80096ba:	bf48      	it	mi
 80096bc:	b2ad      	uxthmi	r5, r5
 80096be:	6031      	str	r1, [r6, #0]
 80096c0:	07d9      	lsls	r1, r3, #31
 80096c2:	bf44      	itt	mi
 80096c4:	f043 0320 	orrmi.w	r3, r3, #32
 80096c8:	6023      	strmi	r3, [r4, #0]
 80096ca:	b11d      	cbz	r5, 80096d4 <_printf_i+0x19c>
 80096cc:	2310      	movs	r3, #16
 80096ce:	e7ad      	b.n	800962c <_printf_i+0xf4>
 80096d0:	4826      	ldr	r0, [pc, #152]	@ (800976c <_printf_i+0x234>)
 80096d2:	e7e9      	b.n	80096a8 <_printf_i+0x170>
 80096d4:	6823      	ldr	r3, [r4, #0]
 80096d6:	f023 0320 	bic.w	r3, r3, #32
 80096da:	6023      	str	r3, [r4, #0]
 80096dc:	e7f6      	b.n	80096cc <_printf_i+0x194>
 80096de:	4616      	mov	r6, r2
 80096e0:	e7bd      	b.n	800965e <_printf_i+0x126>
 80096e2:	6833      	ldr	r3, [r6, #0]
 80096e4:	6825      	ldr	r5, [r4, #0]
 80096e6:	6961      	ldr	r1, [r4, #20]
 80096e8:	1d18      	adds	r0, r3, #4
 80096ea:	6030      	str	r0, [r6, #0]
 80096ec:	062e      	lsls	r6, r5, #24
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	d501      	bpl.n	80096f6 <_printf_i+0x1be>
 80096f2:	6019      	str	r1, [r3, #0]
 80096f4:	e002      	b.n	80096fc <_printf_i+0x1c4>
 80096f6:	0668      	lsls	r0, r5, #25
 80096f8:	d5fb      	bpl.n	80096f2 <_printf_i+0x1ba>
 80096fa:	8019      	strh	r1, [r3, #0]
 80096fc:	2300      	movs	r3, #0
 80096fe:	6123      	str	r3, [r4, #16]
 8009700:	4616      	mov	r6, r2
 8009702:	e7bc      	b.n	800967e <_printf_i+0x146>
 8009704:	6833      	ldr	r3, [r6, #0]
 8009706:	1d1a      	adds	r2, r3, #4
 8009708:	6032      	str	r2, [r6, #0]
 800970a:	681e      	ldr	r6, [r3, #0]
 800970c:	6862      	ldr	r2, [r4, #4]
 800970e:	2100      	movs	r1, #0
 8009710:	4630      	mov	r0, r6
 8009712:	f7f6 fdf5 	bl	8000300 <memchr>
 8009716:	b108      	cbz	r0, 800971c <_printf_i+0x1e4>
 8009718:	1b80      	subs	r0, r0, r6
 800971a:	6060      	str	r0, [r4, #4]
 800971c:	6863      	ldr	r3, [r4, #4]
 800971e:	6123      	str	r3, [r4, #16]
 8009720:	2300      	movs	r3, #0
 8009722:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009726:	e7aa      	b.n	800967e <_printf_i+0x146>
 8009728:	6923      	ldr	r3, [r4, #16]
 800972a:	4632      	mov	r2, r6
 800972c:	4649      	mov	r1, r9
 800972e:	4640      	mov	r0, r8
 8009730:	47d0      	blx	sl
 8009732:	3001      	adds	r0, #1
 8009734:	d0ad      	beq.n	8009692 <_printf_i+0x15a>
 8009736:	6823      	ldr	r3, [r4, #0]
 8009738:	079b      	lsls	r3, r3, #30
 800973a:	d413      	bmi.n	8009764 <_printf_i+0x22c>
 800973c:	68e0      	ldr	r0, [r4, #12]
 800973e:	9b03      	ldr	r3, [sp, #12]
 8009740:	4298      	cmp	r0, r3
 8009742:	bfb8      	it	lt
 8009744:	4618      	movlt	r0, r3
 8009746:	e7a6      	b.n	8009696 <_printf_i+0x15e>
 8009748:	2301      	movs	r3, #1
 800974a:	4632      	mov	r2, r6
 800974c:	4649      	mov	r1, r9
 800974e:	4640      	mov	r0, r8
 8009750:	47d0      	blx	sl
 8009752:	3001      	adds	r0, #1
 8009754:	d09d      	beq.n	8009692 <_printf_i+0x15a>
 8009756:	3501      	adds	r5, #1
 8009758:	68e3      	ldr	r3, [r4, #12]
 800975a:	9903      	ldr	r1, [sp, #12]
 800975c:	1a5b      	subs	r3, r3, r1
 800975e:	42ab      	cmp	r3, r5
 8009760:	dcf2      	bgt.n	8009748 <_printf_i+0x210>
 8009762:	e7eb      	b.n	800973c <_printf_i+0x204>
 8009764:	2500      	movs	r5, #0
 8009766:	f104 0619 	add.w	r6, r4, #25
 800976a:	e7f5      	b.n	8009758 <_printf_i+0x220>
 800976c:	0800a1e1 	.word	0x0800a1e1
 8009770:	0800a1f2 	.word	0x0800a1f2

08009774 <memmove>:
 8009774:	4288      	cmp	r0, r1
 8009776:	b510      	push	{r4, lr}
 8009778:	eb01 0402 	add.w	r4, r1, r2
 800977c:	d902      	bls.n	8009784 <memmove+0x10>
 800977e:	4284      	cmp	r4, r0
 8009780:	4623      	mov	r3, r4
 8009782:	d807      	bhi.n	8009794 <memmove+0x20>
 8009784:	1e43      	subs	r3, r0, #1
 8009786:	42a1      	cmp	r1, r4
 8009788:	d008      	beq.n	800979c <memmove+0x28>
 800978a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800978e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009792:	e7f8      	b.n	8009786 <memmove+0x12>
 8009794:	4402      	add	r2, r0
 8009796:	4601      	mov	r1, r0
 8009798:	428a      	cmp	r2, r1
 800979a:	d100      	bne.n	800979e <memmove+0x2a>
 800979c:	bd10      	pop	{r4, pc}
 800979e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097a6:	e7f7      	b.n	8009798 <memmove+0x24>

080097a8 <_sbrk_r>:
 80097a8:	b538      	push	{r3, r4, r5, lr}
 80097aa:	4d06      	ldr	r5, [pc, #24]	@ (80097c4 <_sbrk_r+0x1c>)
 80097ac:	2300      	movs	r3, #0
 80097ae:	4604      	mov	r4, r0
 80097b0:	4608      	mov	r0, r1
 80097b2:	602b      	str	r3, [r5, #0]
 80097b4:	f7f7 fa9e 	bl	8000cf4 <_sbrk>
 80097b8:	1c43      	adds	r3, r0, #1
 80097ba:	d102      	bne.n	80097c2 <_sbrk_r+0x1a>
 80097bc:	682b      	ldr	r3, [r5, #0]
 80097be:	b103      	cbz	r3, 80097c2 <_sbrk_r+0x1a>
 80097c0:	6023      	str	r3, [r4, #0]
 80097c2:	bd38      	pop	{r3, r4, r5, pc}
 80097c4:	2400036c 	.word	0x2400036c

080097c8 <_realloc_r>:
 80097c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097cc:	4607      	mov	r7, r0
 80097ce:	4614      	mov	r4, r2
 80097d0:	460d      	mov	r5, r1
 80097d2:	b921      	cbnz	r1, 80097de <_realloc_r+0x16>
 80097d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097d8:	4611      	mov	r1, r2
 80097da:	f7ff bc5b 	b.w	8009094 <_malloc_r>
 80097de:	b92a      	cbnz	r2, 80097ec <_realloc_r+0x24>
 80097e0:	f7ff fbec 	bl	8008fbc <_free_r>
 80097e4:	4625      	mov	r5, r4
 80097e6:	4628      	mov	r0, r5
 80097e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097ec:	f000 f81a 	bl	8009824 <_malloc_usable_size_r>
 80097f0:	4284      	cmp	r4, r0
 80097f2:	4606      	mov	r6, r0
 80097f4:	d802      	bhi.n	80097fc <_realloc_r+0x34>
 80097f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80097fa:	d8f4      	bhi.n	80097e6 <_realloc_r+0x1e>
 80097fc:	4621      	mov	r1, r4
 80097fe:	4638      	mov	r0, r7
 8009800:	f7ff fc48 	bl	8009094 <_malloc_r>
 8009804:	4680      	mov	r8, r0
 8009806:	b908      	cbnz	r0, 800980c <_realloc_r+0x44>
 8009808:	4645      	mov	r5, r8
 800980a:	e7ec      	b.n	80097e6 <_realloc_r+0x1e>
 800980c:	42b4      	cmp	r4, r6
 800980e:	4622      	mov	r2, r4
 8009810:	4629      	mov	r1, r5
 8009812:	bf28      	it	cs
 8009814:	4632      	movcs	r2, r6
 8009816:	f7ff fbc3 	bl	8008fa0 <memcpy>
 800981a:	4629      	mov	r1, r5
 800981c:	4638      	mov	r0, r7
 800981e:	f7ff fbcd 	bl	8008fbc <_free_r>
 8009822:	e7f1      	b.n	8009808 <_realloc_r+0x40>

08009824 <_malloc_usable_size_r>:
 8009824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009828:	1f18      	subs	r0, r3, #4
 800982a:	2b00      	cmp	r3, #0
 800982c:	bfbc      	itt	lt
 800982e:	580b      	ldrlt	r3, [r1, r0]
 8009830:	18c0      	addlt	r0, r0, r3
 8009832:	4770      	bx	lr

08009834 <round>:
 8009834:	ee10 3a90 	vmov	r3, s1
 8009838:	f3c3 510a 	ubfx	r1, r3, #20, #11
 800983c:	f2a1 32ff 	subw	r2, r1, #1023	@ 0x3ff
 8009840:	2a13      	cmp	r2, #19
 8009842:	b510      	push	{r4, lr}
 8009844:	ee10 4a10 	vmov	r4, s0
 8009848:	dc1d      	bgt.n	8009886 <round+0x52>
 800984a:	2a00      	cmp	r2, #0
 800984c:	da0d      	bge.n	800986a <round+0x36>
 800984e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009852:	3201      	adds	r2, #1
 8009854:	bf04      	itt	eq
 8009856:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800985a:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800985e:	2200      	movs	r2, #0
 8009860:	4619      	mov	r1, r3
 8009862:	4610      	mov	r0, r2
 8009864:	ec41 0b10 	vmov	d0, r0, r1
 8009868:	e014      	b.n	8009894 <round+0x60>
 800986a:	4813      	ldr	r0, [pc, #76]	@ (80098b8 <round+0x84>)
 800986c:	4110      	asrs	r0, r2
 800986e:	ea00 0103 	and.w	r1, r0, r3
 8009872:	4321      	orrs	r1, r4
 8009874:	d00e      	beq.n	8009894 <round+0x60>
 8009876:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800987a:	fa41 f202 	asr.w	r2, r1, r2
 800987e:	4413      	add	r3, r2
 8009880:	ea23 0300 	bic.w	r3, r3, r0
 8009884:	e7eb      	b.n	800985e <round+0x2a>
 8009886:	2a33      	cmp	r2, #51	@ 0x33
 8009888:	dd05      	ble.n	8009896 <round+0x62>
 800988a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800988e:	d101      	bne.n	8009894 <round+0x60>
 8009890:	ee30 0b00 	vadd.f64	d0, d0, d0
 8009894:	bd10      	pop	{r4, pc}
 8009896:	f2a1 4113 	subw	r1, r1, #1043	@ 0x413
 800989a:	f04f 30ff 	mov.w	r0, #4294967295
 800989e:	40c8      	lsrs	r0, r1
 80098a0:	4220      	tst	r0, r4
 80098a2:	d0f7      	beq.n	8009894 <round+0x60>
 80098a4:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 80098a8:	2201      	movs	r2, #1
 80098aa:	408a      	lsls	r2, r1
 80098ac:	1912      	adds	r2, r2, r4
 80098ae:	bf28      	it	cs
 80098b0:	3301      	addcs	r3, #1
 80098b2:	ea22 0200 	bic.w	r2, r2, r0
 80098b6:	e7d3      	b.n	8009860 <round+0x2c>
 80098b8:	000fffff 	.word	0x000fffff

080098bc <roundf>:
 80098bc:	ee10 0a10 	vmov	r0, s0
 80098c0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80098c4:	3a7f      	subs	r2, #127	@ 0x7f
 80098c6:	2a16      	cmp	r2, #22
 80098c8:	dc15      	bgt.n	80098f6 <roundf+0x3a>
 80098ca:	2a00      	cmp	r2, #0
 80098cc:	da08      	bge.n	80098e0 <roundf+0x24>
 80098ce:	3201      	adds	r2, #1
 80098d0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80098d4:	d101      	bne.n	80098da <roundf+0x1e>
 80098d6:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 80098da:	ee00 3a10 	vmov	s0, r3
 80098de:	4770      	bx	lr
 80098e0:	4907      	ldr	r1, [pc, #28]	@ (8009900 <roundf+0x44>)
 80098e2:	4111      	asrs	r1, r2
 80098e4:	4201      	tst	r1, r0
 80098e6:	d0fa      	beq.n	80098de <roundf+0x22>
 80098e8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80098ec:	4113      	asrs	r3, r2
 80098ee:	4403      	add	r3, r0
 80098f0:	ea23 0301 	bic.w	r3, r3, r1
 80098f4:	e7f1      	b.n	80098da <roundf+0x1e>
 80098f6:	2a80      	cmp	r2, #128	@ 0x80
 80098f8:	d1f1      	bne.n	80098de <roundf+0x22>
 80098fa:	ee30 0a00 	vadd.f32	s0, s0, s0
 80098fe:	4770      	bx	lr
 8009900:	007fffff 	.word	0x007fffff

08009904 <_init>:
 8009904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009906:	bf00      	nop
 8009908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800990a:	bc08      	pop	{r3}
 800990c:	469e      	mov	lr, r3
 800990e:	4770      	bx	lr

08009910 <_fini>:
 8009910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009912:	bf00      	nop
 8009914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009916:	bc08      	pop	{r3}
 8009918:	469e      	mov	lr, r3
 800991a:	4770      	bx	lr
