
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _099_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003656    0.010618    0.005857    2.505857 v rst (in)
                                                         rst (net)
                      0.010618    0.000000    2.505857 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.006539    0.046190    0.090527    2.596384 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.046190    0.000143    2.596527 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.101671    0.113471    0.210487    2.807014 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.115291    0.011410    2.818424 v fanout18/A (sky130_fd_sc_hd__buf_4)
    10    0.052686    0.080533    0.219283    3.037708 v fanout18/X (sky130_fd_sc_hd__buf_4)
                                                         net18 (net)
                      0.080568    0.001567    3.039275 v _075_/A (sky130_fd_sc_hd__inv_2)
     1    0.006937    0.044066    0.068220    3.107494 ^ _075_/Y (sky130_fd_sc_hd__inv_2)
                                                         _028_ (net)
                      0.044066    0.000128    3.107622 ^ _099_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              3.107622   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.066032    0.301632    0.215563    5.215563 ^ clk (in)
                                                         clk (net)
                      0.303023    0.000000    5.215563 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.068060    0.088636    0.241243    5.456805 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.088638    0.000284    5.457089 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    31    0.111124    0.124742    0.207554    5.664644 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124937    0.003972    5.668616 ^ _099_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    5.418616   clock uncertainty
                                  0.000000    5.418616   clock reconvergence pessimism
                                  0.255078    5.673694   library recovery time
                                              5.673694   data required time
---------------------------------------------------------------------------------------------
                                              5.673694   data required time
                                             -3.107622   data arrival time
---------------------------------------------------------------------------------------------
                                              2.566072   slack (MET)


Startpoint: _101_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.066032    0.301632    0.215563    0.215563 ^ clk (in)
                                                         clk (net)
                      0.303023    0.000000    0.215563 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.068060    0.088636    0.241243    0.456805 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.088638    0.000284    0.457090 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    31    0.111124    0.124742    0.207554    0.664644 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124793    0.002087    0.666731 ^ _101_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.004623    0.047305    0.392969    1.059700 v _101_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net12 (net)
                      0.047305    0.000092    1.059792 v output12/A (sky130_fd_sc_hd__buf_1)
     1    0.000747    0.016134    0.076574    1.136366 v output12/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[4] (net)
                      0.016134    0.000004    1.136370 v sine_out[4] (out)
                                              1.136370   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -1.136370   data arrival time
---------------------------------------------------------------------------------------------
                                              1.113630   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     31    -21 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     25    -15 (VIOLATED)
fanout20/X                               10     21    -11 (VIOLATED)
_043_/X                                  10     15     -5 (VIOLATED)
_089_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
