module testbench(
        iClk,
        iRst_n,
        
        oDval,
        ofpData,
);


input        iClk;
input        iRst_n;
        
output          oDval;
output  [31:0]  ofpData;


endmodule
