# Test vectors - Ctl_SP_Address (conforme main.pdf)
# port_name[port_size]
Instruction[16] Enable[1] Stack_Pointer[32] Write_Enable[1] New_Stack_Pointer[32]

# ------------------------------------------------------------
# Enable=0 -> sorties forcées à 0
1011000000000001 0 0x20001000 0 0x00000000
1011000010000001 0 0x20001000 0 0x00000000

# ------------------------------------------------------------
# ADD SP, #4  (imm7=1 => +4)
# binaire: 1011 0000 0 imm7
1011000000000001 1 0x20001000 1 0x20001004

# ADD SP, #16 (imm7=4 => +16)
1011000000000100 1 0x20001000 1 0x20001010

# ADD SP, #28 (imm7=7 => +28)
1011000000000111 1 0x20001000 1 0x2000101C

# ------------------------------------------------------------
# SUB SP, #4  (imm7=1 => -4)
# binaire: 1011 0000 1 imm7
1011000010000001 1 0x20001000 1 0x20000FFC

# SUB SP, #16 (imm7=4 => -16)
1011000010000100 1 0x20001000 1 0x20000FF0

# SUB SP, #32 (imm7=8 => -32)
1011000010001000 1 0x20001000 1 0x20000FE0

# ------------------------------------------------------------
# Boundary tests
1011000000000001 1 0x00000000 1 0x00000004
1011000010000001 1 0x00000000 1 0xFFFFFFFC

