$date
	Sun Oct 23 05:39:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#548477
b10 !
1"
#548478
b10 &
b10 %
1$
#548479
0"
#548482
b1 &
b1 %
1#
#548486
b0 &
0#
b0 %
0$
#1515463
b10011 !
1"
#1515466
b10011 &
b10011 %
1$
#1515467
0"
#1515470
b111010 &
b111010 %
#1515474
b11101 &
b11101 %
#1515478
b1011000 &
b1011000 %
#1515482
b101100 &
b101100 %
#1515486
b10110 &
b10110 %
#1515490
b1011 &
b1011 %
#1515494
b100010 &
b100010 %
#1515498
b10001 &
b10001 %
#1515502
b110100 &
b110100 %
#1515506
b11010 &
b11010 %
#1515510
b1101 &
b1101 %
#1515514
b101000 &
b101000 %
#1515518
b10100 &
b10100 %
#1515522
b1010 &
b1010 %
#1515526
b101 &
b101 %
#1515530
b10000 &
b10000 %
#1515534
b1000 &
b1000 %
#1515538
b100 &
b100 %
#1515542
b10 &
b10 %
#1515546
b1 &
b1 %
1#
#1515550
b0 &
0#
b0 %
0$
#2508014
b1100 &
b1100 %
1$
b1100 !
1"
#2508015
0"
#2508018
b110 &
b110 %
#2508022
b11 &
b11 %
#2508026
b1010 &
b1010 %
#2508030
b101 &
b101 %
#2508034
b10000 &
b10000 %
#2508038
b1000 &
b1000 %
#2508042
b100 &
b100 %
#2508046
b10 &
b10 %
#2508050
b1 &
b1 %
1#
#2508054
b0 &
0#
b0 %
0$
#4500012
