Ses01F_impro04_M000 :Neutral state; :Overlap; ()
Ses01F_impro04_M001 :Neutral state; :Overlap; ()
Ses01F_impro04_M002 :Neutral state; :Overlap; ()
Ses01F_impro04_M003 :Neutral state; :Overlap; ()
Ses01F_impro04_M004 :Neutral state; :Overlap; ()
Ses01F_impro04_M005 :Neutral state; :Overlap; ()
Ses01F_impro04_M006 :Neutral state; :Overlap; ()
Ses01F_impro04_M007 :Surprise; :Overlap; ()
Ses01F_impro04_M008 :Neutral state; :Overlap; ()
Ses01F_impro04_M009 :Neutral state; :Overlap; ()
Ses01F_impro04_M010 :Neutral state; :Overlap; ()
Ses01F_impro04_M011 :Neutral state; :Overlap; ()
Ses01F_impro04_M012 :Neutral state; :Overlap; ()
Ses01F_impro04_M013 :Neutral state; :Overlap; ()
Ses01F_impro04_M014 :Neutral state; :Overlap; ()
Ses01F_impro04_M015 :Neutral state; :Overlap; ()
Ses01F_impro04_M016 :Neutral state; :Overlap; ()
Ses01F_impro04_M017 :Neutral state; :Overlap; ()
Ses01F_impro04_M018 :Frustration; :Neutral state; :Overlap; ()
Ses01F_impro04_M019 :Neutral state; :Overlap; ()
Ses01F_impro04_M020 :Neutral state; :Overlap; ()
Ses01F_impro04_M021 :Neutral state; :Overlap; ()
Ses01F_impro04_M022 :Neutral state; :Overlap; ()
Ses01F_impro04_M023 :Neutral state; :Overlap; ()
Ses01F_impro04_M024 :Surprise; :Overlap; ()
Ses01F_impro04_M025 :Neutral state; :Overlap; ()
Ses01F_impro04_M026 :Neutral state; :Overlap; ()
Ses01F_impro04_M027 :Neutral state; :Overlap; ()
Ses01F_impro04_M028 :Neutral state; :Overlap; ()
Ses01F_impro04_M029 :Neutral state; :Overlap; ()
Ses01F_impro04_M030 :Frustration; :Neutral state; :Overlap; ()
Ses01F_impro04_M031 :Neutral state; :Overlap; ()
Ses01F_impro04_M032 :Neutral state; :Overlap; ()
Ses01F_impro04_M033 :Surprise; :Overlap; ()
Ses01F_impro04_M034 :Surprise; :Overlap; ()
Ses01F_impro04_M035 :Neutral state; :Overlap; ()
Ses01F_impro04_M036 :Neutral state; :Overlap; ()
