Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jul  4 12:59:36 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_rgb_led_controller_timing_summary_routed.rpt -rpx test_rgb_led_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : test_rgb_led_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.513        0.000                      0                  206        0.179        0.000                      0                  206        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.513        0.000                      0                  206        0.179        0.000                      0                  206        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.966ns (21.676%)  route 3.491ns (78.324%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y92          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.963     6.709    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.299     7.008 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.403     7.411    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          2.125     9.659    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I2_O)        0.124     9.783 r  U_RGB_LED_CONTROLLER/count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.783    U_RGB_LED_CONTROLLER/count_1[13]
    SLICE_X3Y93          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.605    15.028    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y93          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[13]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.029    15.296    U_RGB_LED_CONTROLLER/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.966ns (22.052%)  route 3.415ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y92          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.963     6.709    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.299     7.008 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.403     7.411    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          2.049     9.583    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.707 r  U_RGB_LED_CONTROLLER/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.707    U_RGB_LED_CONTROLLER/count_1[22]
    SLICE_X3Y95          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.605    15.028    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y95          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDCE (Setup_fdce_C_D)        0.029    15.296    U_RGB_LED_CONTROLLER/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.966ns (22.057%)  route 3.414ns (77.943%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y92          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.963     6.709    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.299     7.008 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.403     7.411    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          2.048     9.582    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.706 r  U_RGB_LED_CONTROLLER/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.706    U_RGB_LED_CONTROLLER/count_1[23]
    SLICE_X3Y95          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.605    15.028    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y95          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDCE (Setup_fdce_C_D)        0.031    15.298    U_RGB_LED_CONTROLLER/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/blue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.991ns (24.729%)  route 3.016ns (75.270%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  U_RGB_LED_CONTROLLER/blue_reg[1]/Q
                         net (fo=11, routed)          0.936     6.678    U_RGB_LED_CONTROLLER/blue_reg_n_0_[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I3_O)        0.296     6.974 r  U_RGB_LED_CONTROLLER/blue[6]_i_3/O
                         net (fo=2, routed)           0.793     7.767    U_RGB_LED_CONTROLLER/blue[6]_i_3_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  U_RGB_LED_CONTROLLER/blue[7]_i_2/O
                         net (fo=1, routed)           0.665     8.556    U_RGB_LED_CONTROLLER/blue[7]_i_2_n_0
    SLICE_X5Y87          LUT3 (Prop_lut3_I0_O)        0.152     8.708 r  U_RGB_LED_CONTROLLER/blue[7]_i_1/O
                         net (fo=2, routed)           0.623     9.330    U_RGB_LED_CONTROLLER/blue[7]
    SLICE_X5Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.599    15.022    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/blue_reg[7]/C
                         clock pessimism              0.279    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y87          FDCE (Setup_fdce_C_D)       -0.290    14.975    U_RGB_LED_CONTROLLER/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.966ns (22.379%)  route 3.350ns (77.621%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y92          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.963     6.709    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.299     7.008 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.403     7.411    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.985     9.519    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.124     9.643 r  U_RGB_LED_CONTROLLER/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.643    U_RGB_LED_CONTROLLER/count_1[17]
    SLICE_X3Y94          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.605    15.028    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y94          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[17]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.029    15.296    U_RGB_LED_CONTROLLER/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.966ns (22.390%)  route 3.348ns (77.610%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y92          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.963     6.709    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.299     7.008 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.403     7.411    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.983     9.517    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  U_RGB_LED_CONTROLLER/count[19]_i_1/O
                         net (fo=1, routed)           0.000     9.641    U_RGB_LED_CONTROLLER/count_1[19]
    SLICE_X3Y94          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.605    15.028    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y94          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[19]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.031    15.298    U_RGB_LED_CONTROLLER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.966ns (22.833%)  route 3.265ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y92          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.963     6.709    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.299     7.008 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.403     7.411    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.899     9.433    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I2_O)        0.124     9.557 r  U_RGB_LED_CONTROLLER/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.557    U_RGB_LED_CONTROLLER/count_1[29]
    SLICE_X5Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[29]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)        0.031    15.280    U_RGB_LED_CONTROLLER/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.966ns (22.834%)  route 3.265ns (77.166%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y92          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.963     6.709    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.299     7.008 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.403     7.411    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.899     9.433    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I2_O)        0.124     9.557 r  U_RGB_LED_CONTROLLER/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.557    U_RGB_LED_CONTROLLER/count_1[31]
    SLICE_X3Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.605    15.028    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[31]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.031    15.298    U_RGB_LED_CONTROLLER/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.966ns (22.893%)  route 3.254ns (77.107%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y92          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.963     6.709    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.299     7.008 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.403     7.411    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.888     9.422    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I2_O)        0.124     9.546 r  U_RGB_LED_CONTROLLER/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.546    U_RGB_LED_CONTROLLER/count_1[30]
    SLICE_X3Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.605    15.028    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[30]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.031    15.298    U_RGB_LED_CONTROLLER/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 2.243ns (55.908%)  route 1.769ns (44.092%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y92          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_RGB_LED_CONTROLLER/count_reg[0]/Q
                         net (fo=34, routed)          0.946     6.729    U_RGB_LED_CONTROLLER/count[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.309 r  U_RGB_LED_CONTROLLER/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    U_RGB_LED_CONTROLLER/count0_carry_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  U_RGB_LED_CONTROLLER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    U_RGB_LED_CONTROLLER/count0_carry__0_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.537 r  U_RGB_LED_CONTROLLER/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.537    U_RGB_LED_CONTROLLER/count0_carry__1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.651 r  U_RGB_LED_CONTROLLER/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.651    U_RGB_LED_CONTROLLER/count0_carry__2_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  U_RGB_LED_CONTROLLER/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.765    U_RGB_LED_CONTROLLER/count0_carry__3_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  U_RGB_LED_CONTROLLER/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.879    U_RGB_LED_CONTROLLER/count0_carry__4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.213 r  U_RGB_LED_CONTROLLER/count0_carry__5/O[1]
                         net (fo=1, routed)           0.823     9.036    U_RGB_LED_CONTROLLER/count0_carry__5_n_6
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.303     9.339 r  U_RGB_LED_CONTROLLER/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.339    U_RGB_LED_CONTROLLER/count_1[26]
    SLICE_X3Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.605    15.028    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.029    15.296    U_RGB_LED_CONTROLLER/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y86          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RGB_LED_CONTROLLER/FadeOut_reg[2]/Q
                         net (fo=1, routed)           0.097     1.756    U_RGB_LED_CONTROLLER/FadeOut_reg_n_0_[2]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  U_RGB_LED_CONTROLLER/PWM_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_RGB_LED_CONTROLLER/PWM_BLUE[2]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y86          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.091     1.622    U_RGB_LED_CONTROLLER/PWM_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.301%)  route 0.113ns (37.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y85          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RGB_LED_CONTROLLER/FadeOut_reg[17]/Q
                         net (fo=1, routed)           0.113     1.772    U_RGB_LED_CONTROLLER/p_0_in_0[1]
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  U_RGB_LED_CONTROLLER/PWM_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    U_RGB_LED_CONTROLLER/PWM_RED[1]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.033    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[1]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.091     1.623    U_RGB_LED_CONTROLLER/PWM_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.360%)  route 0.117ns (38.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_RGB_LED_CONTROLLER/FadeOut_reg[0]/Q
                         net (fo=1, routed)           0.117     1.777    U_RGB_LED_CONTROLLER/FadeOut_reg_n_0_[0]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.822 r  U_RGB_LED_CONTROLLER/PWM_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    U_RGB_LED_CONTROLLER/PWM_BLUE[0]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y86          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[0]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.092     1.625    U_RGB_LED_CONTROLLER/PWM_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.801%)  route 0.119ns (36.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]/Q
                         net (fo=26, routed)          0.119     1.803    U_RGB_LED_CONTROLLER/ActualState[1]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.848 r  U_RGB_LED_CONTROLLER/PWM_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_RGB_LED_CONTROLLER/PWM_GREEN[1]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y87          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_GREEN_reg[1]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.092     1.625    U_RGB_LED_CONTROLLER/PWM_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.573%)  route 0.143ns (43.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    U_RGB_LED_CONTROLLER/CLK
    SLICE_X7Y85          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RGB_LED_CONTROLLER/FadeOut_reg[19]/Q
                         net (fo=1, routed)           0.143     1.802    U_RGB_LED_CONTROLLER/p_0_in_0[3]
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.847 r  U_RGB_LED_CONTROLLER/PWM_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U_RGB_LED_CONTROLLER/PWM_RED[3]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.033    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[3]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.092     1.624    U_RGB_LED_CONTROLLER/PWM_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.367%)  route 0.199ns (51.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y85          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RGB_LED_CONTROLLER/FadeOut_reg[16]/Q
                         net (fo=1, routed)           0.199     1.858    U_RGB_LED_CONTROLLER/p_0_in_0[0]
    SLICE_X2Y85          LUT4 (Prop_lut4_I0_O)        0.045     1.903 r  U_RGB_LED_CONTROLLER/PWM_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    U_RGB_LED_CONTROLLER/PWM_RED[0]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y85          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.678    U_RGB_LED_CONTROLLER/PWM_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.606%)  route 0.120ns (36.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]/Q
                         net (fo=26, routed)          0.120     1.804    U_RGB_LED_CONTROLLER/ActualState[1]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.849 r  U_RGB_LED_CONTROLLER/PWM_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    U_RGB_LED_CONTROLLER/PWM_GREEN[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y87          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_GREEN_reg[0]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.624    U_RGB_LED_CONTROLLER/PWM_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_DEBOUNCER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.474%)  route 0.161ns (43.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    U_DEBOUNCER/CLK
    SLICE_X2Y86          FDRE                                         r  U_DEBOUNCER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  U_DEBOUNCER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.161     1.844    U_RGB_LED_CONTROLLER/stbleTmp
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.045     1.889 r  U_RGB_LED_CONTROLLER//i_/i_/O
                         net (fo=1, routed)           0.000     1.889    U_RGB_LED_CONTROLLER//i_/i__n_0
    SLICE_X2Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[2]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.120     1.655    U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_DEBOUNCER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.870%)  route 0.165ns (44.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    U_DEBOUNCER/CLK
    SLICE_X2Y86          FDRE                                         r  U_DEBOUNCER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  U_DEBOUNCER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.165     1.848    U_RGB_LED_CONTROLLER/stbleTmp
    SLICE_X2Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.893 r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    U_RGB_LED_CONTROLLER/FSM_sequential_ActualState[0]_i_1_n_0
    SLICE_X2Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y87          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.121     1.656    U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_GREEN_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.029%)  route 0.186ns (49.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y88          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U_RGB_LED_CONTROLLER/FadeOut_reg[13]/Q
                         net (fo=1, routed)           0.186     1.847    U_RGB_LED_CONTROLLER/FadeOut_reg_n_0_[13]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.892 r  U_RGB_LED_CONTROLLER/PWM_GREEN[5]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_RGB_LED_CONTROLLER/PWM_GREEN[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_GREEN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    U_RGB_LED_CONTROLLER/CLK
    SLICE_X1Y87          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_GREEN_reg[5]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.092     1.650    U_RGB_LED_CONTROLLER/PWM_GREEN_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     U_DEBOUNCER/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     U_DEBOUNCER/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     U_DEBOUNCER/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     U_DEBOUNCER/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     U_DEBOUNCER/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     U_DEBOUNCER/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     U_DEBOUNCER/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     U_DEBOUNCER/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     U_DEBOUNCER/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     U_DEBOUNCER/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     U_DEBOUNCER/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     U_DEBOUNCER/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     U_DEBOUNCER/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     U_DEBOUNCER/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     U_DEBOUNCER/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     U_DEBOUNCER/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DEBOUNCER/stble_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     U_RGB_LED_CONTROLLER/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     U_RGB_LED_CONTROLLER/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_PWM_RED_LED1/prescalerCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_PWM_RED_LED1/prescalerCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_PWM_RED_LED1/prescalerCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_PWM_RED_LED1/prescalerCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_PWM_RED_LED1/prescalerCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     U_RGB_LED_CONTROLLER/PWM_RED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     U_RGB_LED_CONTROLLER/PWM_RED_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     U_RGB_LED_CONTROLLER/PWM_RED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     U_DEBOUNCER/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     U_DEBOUNCER/cnt_reg[0]/C



