{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557506739391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557506739400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:45:39 2019 " "Processing started: Fri May 10 19:45:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557506739400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506739400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506739400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557506740793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexSS " "Found entity 1: hexSS" {  } { { "RTL/Seg7/hexSS.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/Seg7/hexSS.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file secclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secClk " "Found entity 1: secClk" {  } { { "secClk.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/secClk.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/ballmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/ballmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballMove " "Found entity 1: ballMove" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collisiondetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file collisiondetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collisionDetector " "Found entity 1: collisionDetector" {  } { { "collisionDetector.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/collisionDetector.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoderin.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoderin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoderIn " "Found entity 1: keyToggle_decoderIn" {  } { { "RTL/KEYBOARD/keyToggle_decoderIn.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/keyToggle_decoderIn.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784111 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557506784113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784114 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557506784116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBDINTF " "Found entity 1: TOP_KBDINTF" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784125 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smileyface_move.sv(60) " "Verilog HDL information at smileyface_move.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557506784127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_move " "Found entity 1: smileyface_move" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(35) " "Verilog HDL information at square_object.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/square_object.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557506784130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_with_mss_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_WITH_MSS_ALL " "Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacebarconst.v 1 1 " "Found 1 design units, including 1 entities, in source file spacebarconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 spaceBarConst " "Found entity 1: spaceBarConst" {  } { { "spaceBarConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player/playermove.sv 1 1 " "Found 1 design units, including 1 entities, in source file player/playermove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerMove " "Found entity 1: playerMove" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player/playerbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file player/playerbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerBitMap " "Found entity 1: playerBitMap" {  } { { "Player/playerBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerBitMap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightarrowconst.v 1 1 " "Found 1 design units, including 1 entities, in source file rightarrowconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightArrowConst " "Found entity 1: rightArrowConst" {  } { { "rightArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftarrowconst.v 1 1 " "Found 1 design units, including 1 entities, in source file leftarrowconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftArrowConst " "Found entity 1: leftArrowConst" {  } { { "leftArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/ropemove.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/ropemove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropeMove " "Found entity 1: ropeMove" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconst.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroConst " "Found entity 1: zeroConst" {  } { { "zeroConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "squareRope.sv(37) " "Verilog HDL information at squareRope.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "Rope/squareRope.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/squareRope.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557506784628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/squarerope.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/squarerope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareRope " "Found entity 1: squareRope" {  } { { "Rope/squareRope.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/squareRope.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/ropebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/ropebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropeBitMap " "Found entity 1: ropeBitMap" {  } { { "Rope/ropeBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontroller/gamecontrollertop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gamecontroller/gamecontrollertop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gameControllerTop " "Found entity 1: gameControllerTop" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamestatemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamestatemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameStateMachine " "Found entity 1: gameStateMachine" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/huge_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/huge_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Huge_Ball_TOP " "Found entity 1: Huge_Ball_TOP" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/big_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/big_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Big_Ball_TOP " "Found entity 1: Big_Ball_TOP" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/bigballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/bigballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bigBallBitMap " "Found entity 1: bigBallBitMap" {  } { { "Ball/bigBallBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/bigBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/smallballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/smallballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smallBallBitMap " "Found entity 1: smallBallBitMap" {  } { { "Ball/smallBallBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/smallBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/hugeballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/hugeballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hugeBallBitMap " "Found entity 1: hugeBallBitMap" {  } { { "Ball/hugeBallBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/hugeBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/mediumballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/mediumballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mediumBallBitMap " "Found entity 1: mediumBallBitMap" {  } { { "Ball/mediumBallBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/mediumBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/ballcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/ballcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballController " "Found entity 1: ballController" {  } { { "Ball/ballController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/hugeballcollisiondetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/hugeballcollisiondetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hugeBallCollisionDetector " "Found entity 1: hugeBallCollisionDetector" {  } { { "Huge_Ball_TOP/hugeBallCollisionDetector.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/hugeBallCollisionDetector.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/ballmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/ballmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballMux " "Found entity 1: ballMux" {  } { { "Huge_Ball_TOP/ballMux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/ballMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/speedcalc.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/speedcalc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speedCalc " "Found entity 1: speedCalc" {  } { { "Huge_Ball_TOP/speedCalc.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/speedCalc.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/balls_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/balls_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 balls_TOP " "Found entity 1: balls_TOP" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.v 1 1 " "Found 1 design units, including 1 entities, in source file test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test3.v 2 2 " "Found 2 design units, including 2 entities, in source file test3.v" { { "Info" "ISGN_ENTITY_NAME" "1 test3_lpm_constant_mua " "Found entity 1: test3_lpm_constant_mua" {  } { { "test3.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test3.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784691 ""} { "Info" "ISGN_ENTITY_NAME" "2 test3 " "Found entity 2: test3" {  } { { "test3.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test3.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test4.v 1 1 " "Found 1 design units, including 1 entities, in source file test4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test4 " "Found entity 1: test4" {  } { { "test4.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presents_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file presents/presents_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Presents_TOP " "Found entity 1: Presents_TOP" {  } { { "Presents/Presents_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/present_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file presents/present_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 present_top " "Found entity 1: present_top" {  } { { "Presents/present_top.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 presentBitMap.sv(73) " "Verilog HDL Expression warning at presentBitMap.sv(73): truncated literal to match 8 bits" {  } { { "Presents/presentBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentBitMap.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557506784701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentBitMap " "Found entity 1: presentBitMap" {  } { { "Presents/presentBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconst16.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroconst16.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroConst16 " "Found entity 1: zeroConst16" {  } { { "zeroConst16.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/randomlocation.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/randomlocation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomLocation " "Found entity 1: randomLocation" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentMux " "Found entity 1: presentMux" {  } { { "Presents/presentMux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentscollisiondetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentscollisiondetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentsCollisionDetector " "Found entity 1: presentsCollisionDetector" {  } { { "Presents/presentsCollisionDetector.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsCollisionDetector.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentscontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentscontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentsController " "Found entity 1: presentsController" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentMove " "Found entity 1: presentMove" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ssegcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sSegController " "Found entity 1: sSegController" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/7segtop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/7segtop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7SEGTOP " "Found entity 1: 7SEGTOP" {  } { { "RTL/Seg7/7SEGTOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/Seg7/7SEGTOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/randompresent.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/randompresent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomPresent " "Found entity 1: randomPresent" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinkclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinkclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinkClk " "Found entity 1: blinkClk" {  } { { "blinkClk.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/blinkClk.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/medium_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/medium_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Medium_Ball_TOP " "Found entity 1: Medium_Ball_TOP" {  } { { "Huge_Ball_TOP/Medium_Ball_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Medium_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/small_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/small_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Small_Ball_TOP " "Found entity 1: Small_Ball_TOP" {  } { { "Huge_Ball_TOP/Small_Ball_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Small_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/initialstatesmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/initialstatesmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initialStatesMux " "Found entity 1: initialStatesMux" {  } { { "Huge_Ball_TOP/initialStatesMux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/initialStatesMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test5.v 1 1 " "Found 1 design units, including 1 entities, in source file test5.v" { { "Info" "ISGN_ENTITY_NAME" "1 test5 " "Found entity 1: test5" {  } { { "test5.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgrounds_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file backgrounds_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 backgrounds_TOP " "Found entity 1: backgrounds_TOP" {  } { { "backgrounds_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontroller/levelstatemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamecontroller/levelstatemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelStateMachine " "Found entity 1: levelStateMachine" {  } { { "gameController/levelStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/levelStateMachine.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xspeed_const.v 1 1 " "Found 1 design units, including 1 entities, in source file xspeed_const.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xspeed_const " "Found entity 1: Xspeed_const" {  } { { "Xspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yspeed_const.v 1 1 " "Found 1 design units, including 1 entities, in source file yspeed_const.v" { { "Info" "ISGN_ENTITY_NAME" "1 Yspeed_const " "Found entity 1: Yspeed_const" {  } { { "Yspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgrounddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file backgrounddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundDraw " "Found entity 1: backgroundDraw" {  } { { "backgroundDraw.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgroundDraw.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "welcomebackground.sv 1 1 " "Found 1 design units, including 1 entities, in source file welcomebackground.sv" { { "Info" "ISGN_ENTITY_NAME" "1 welcomeBackground " "Found entity 1: welcomeBackground" {  } { { "welcomeBackground.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/welcomeBackground.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playmodebackground.sv 1 1 " "Found 1 design units, including 1 entities, in source file playmodebackground.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playmodeBackground " "Found entity 1: playmodeBackground" {  } { { "playmodeBackground.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/playmodeBackground.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverbackground.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverbackground.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverBackground " "Found entity 1: gameoverBackground" {  } { { "gameoverBackground.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameoverBackground.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayMux " "Found entity 1: displayMux" {  } { { "displayMux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/displayMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soundsystem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soundsystem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 soundSystem " "Found entity 1: soundSystem" {  } { { "soundSystem.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/soundSystem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdev.sv 1 1 " "Found 1 design units, including 1 entities, in source file freqdev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freqDev " "Found entity 1: freqDev" {  } { { "freqDev.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/freqDev.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risingedge.sv 1 1 " "Found 1 design units, including 1 entities, in source file risingedge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risingEdge " "Found entity 1: risingEdge" {  } { { "risingEdge.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/risingEdge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784776 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "risingEdge15.sv " "Can't analyze file -- file risingEdge15.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557506784781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/chance.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/chance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Chance " "Found entity 1: Chance" {  } { { "Presents/chance.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/chance.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784784 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 title.sv(49) " "Verilog HDL Expression warning at title.sv(49): truncated literal to match 8 bits" {  } { { "Background/title.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/title.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557506784787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/title.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/title.sv" { { "Info" "ISGN_ENTITY_NAME" "1 title " "Found entity 1: title" {  } { { "Background/title.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/title.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgController " "Found entity 1: bgController" {  } { { "bgController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/bgController.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/gameover.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/gameover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOver " "Found entity 1: gameOver" {  } { { "Background/gameOver.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/gameOver.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/life.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/life.sv" { { "Info" "ISGN_ENTITY_NAME" "1 life " "Found entity 1: life" {  } { { "Background/life.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/life.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/soundcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sound/soundcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soundController " "Found entity 1: soundController" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/level.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 level " "Found entity 1: level" {  } { { "Background/level.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/level.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784821 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 pressSpace.sv(44) " "Verilog HDL Expression warning at pressSpace.sv(44): truncated literal to match 8 bits" {  } { { "Background/pressSpace.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557506784824 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 pressSpace.sv(48) " "Verilog HDL Expression warning at pressSpace.sv(48): truncated literal to match 8 bits" {  } { { "Background/pressSpace.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557506784825 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 pressSpace.sv(51) " "Verilog HDL Expression warning at pressSpace.sv(51): truncated literal to match 8 bits" {  } { { "Background/pressSpace.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557506784825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/pressspace.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/pressspace.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pressSpace " "Found entity 1: pressSpace" {  } { { "Background/pressSpace.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506784826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506784826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506784827 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506784827 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506784827 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "drawingRequest background.sv(165) " "Verilog HDL Implicit Net warning at background.sv(165): created implicit net for \"drawingRequest\"" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506784827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_WITH_MSS_ALL " "Elaborating entity \"TOP_VGA_DEMO_WITH_MSS_ALL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557506785414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_Controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_Controller\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "VGA_Controller" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -464 1136 1352 -224 "VGA_Controller" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506785465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506785466 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506785467 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:VGAmux " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:VGAmux\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "VGAmux" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -464 680 944 -128 "VGAmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506785493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerBitMap playerBitMap:playerBitMap " "Elaborating entity \"playerBitMap\" for hierarchy \"playerBitMap:playerBitMap\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "playerBitMap" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -832 1368 1592 -656 "playerBitMap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506785513 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506785903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:playerSquareObject " "Elaborating entity \"square_object\" for hierarchy \"square_object:playerSquareObject\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "playerSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -800 952 1176 -656 "playerSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506785945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerMove playerMove:playerMove " "Elaborating entity \"playerMove\" for hierarchy \"playerMove:playerMove\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "playerMove" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -736 640 856 -592 "playerMove" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506785972 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE playerMove.sv(26) " "Verilog HDL or VHDL warning at playerMove.sv(26): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557506785973 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE playerMove.sv(27) " "Verilog HDL or VHDL warning at playerMove.sv(27): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557506785973 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_tmp playerMove.sv(58) " "Verilog HDL Always Construct warning at playerMove.sv(58): inferring latch(es) for variable \"topLeftY_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557506785974 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerMove.sv(82) " "Verilog HDL assignment warning at playerMove.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506785975 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerMove.sv(83) " "Verilog HDL assignment warning at playerMove.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506785975 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[0\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[0\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785977 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[1\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[1\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785977 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[2\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[2\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785978 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[3\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[3\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785978 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[4\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[4\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785978 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[5\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[5\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785978 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[6\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[6\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785978 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[7\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[7\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785978 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[8\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[8\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785978 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[9\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[9\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785978 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[10\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[10\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785979 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[11\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[11\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785979 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[12\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[12\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785979 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[13\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[13\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785979 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[14\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[14\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785979 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[15\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[15\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785979 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[16\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[16\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785979 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[17\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[17\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785980 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[18\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[18\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785980 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[19\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[19\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785980 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[20\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[20\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785980 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[21\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[21\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785980 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[22\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[22\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785980 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[23\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[23\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785980 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[24\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[24\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785980 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[25\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[25\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785980 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[26\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[26\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785981 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[27\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[27\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785981 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[28\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[28\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785981 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[29\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[29\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785981 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[30\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[30\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785981 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[31\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[31\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506785981 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameControllerTop gameControllerTop:gameControllerTop " "Elaborating entity \"gameControllerTop\" for hierarchy \"gameControllerTop:gameControllerTop\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "gameControllerTop" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 368 848 1168 944 "gameControllerTop" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "initialYSpeed " "Converted elements in bus name \"initialYSpeed\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "initialYSpeed\[15..0\] initialYSpeed15..0 " "Converted element name(s) from \"initialYSpeed\[15..0\]\" to \"initialYSpeed15..0\"" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1520 1768 1872 1537 "initialYSpeed\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506786017 ""}  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1520 1768 1872 1537 "initialYSpeed\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557506786017 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "initialYSpeed15 " "Converted elements in bus name \"initialYSpeed15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "initialYSpeed15\[15..0\] initialYSpeed1515..0 " "Converted element name(s) from \"initialYSpeed15\[15..0\]\" to \"initialYSpeed1515..0\"" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506786017 ""}  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557506786017 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "maxScore " "Converted elements in bus name \"maxScore\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "maxScore\[15..0\] maxScore15..0 " "Converted element name(s) from \"maxScore\[15..0\]\" to \"maxScore15..0\"" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 848 1464 1592 865 "maxScore\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506786017 ""}  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 848 1464 1592 865 "maxScore\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557506786017 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "maxScore1 " "Converted elements in bus name \"maxScore1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "maxScore1\[15..0\] maxScore115..0 " "Converted element name(s) from \"maxScore1\[15..0\]\" to \"maxScore115..0\"" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506786017 ""}  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557506786017 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1515 " "Pin \"initialYSpeed1515\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786019 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1514 " "Pin \"initialYSpeed1514\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786019 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1513 " "Pin \"initialYSpeed1513\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786019 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1512 " "Pin \"initialYSpeed1512\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786019 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1511 " "Pin \"initialYSpeed1511\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786019 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1510 " "Pin \"initialYSpeed1510\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed159 " "Pin \"initialYSpeed159\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed158 " "Pin \"initialYSpeed158\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed157 " "Pin \"initialYSpeed157\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed156 " "Pin \"initialYSpeed156\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed155 " "Pin \"initialYSpeed155\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed154 " "Pin \"initialYSpeed154\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed153 " "Pin \"initialYSpeed153\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed152 " "Pin \"initialYSpeed152\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed151 " "Pin \"initialYSpeed151\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed150 " "Pin \"initialYSpeed150\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore115 " "Pin \"maxScore115\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore114 " "Pin \"maxScore114\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786021 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore113 " "Pin \"maxScore113\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786021 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore112 " "Pin \"maxScore112\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786021 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore111 " "Pin \"maxScore111\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786021 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore110 " "Pin \"maxScore110\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786021 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore19 " "Pin \"maxScore19\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786021 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore18 " "Pin \"maxScore18\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786021 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore17 " "Pin \"maxScore17\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786021 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore16 " "Pin \"maxScore16\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557506786021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameStateMachine gameControllerTop:gameControllerTop\|gameStateMachine:inst " "Elaborating entity \"gameStateMachine\" for hierarchy \"gameControllerTop:gameControllerTop\|gameStateMachine:inst\"" {  } { { "gameController/gameControllerTop.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 592 1224 1464 928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE gameStateMachine.sv(30) " "Verilog HDL or VHDL warning at gameStateMachine.sv(30): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557506786040 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(54) " "Verilog HDL assignment warning at gameStateMachine.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786040 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(167) " "Verilog HDL assignment warning at gameStateMachine.sv(167): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786042 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(187) " "Verilog HDL assignment warning at gameStateMachine.sv(187): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786042 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 gameStateMachine.sv(188) " "Verilog HDL assignment warning at gameStateMachine.sv(188): truncated value with size 32 to match size of target (12)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786042 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gameStateMachine.sv(202) " "Verilog HDL assignment warning at gameStateMachine.sv(202): truncated value with size 32 to match size of target (11)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786043 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(209) " "Verilog HDL assignment warning at gameStateMachine.sv(209): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786043 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(218) " "Verilog HDL assignment warning at gameStateMachine.sv(218): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786044 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(243) " "Verilog HDL assignment warning at gameStateMachine.sv(243): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786044 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(249) " "Verilog HDL assignment warning at gameStateMachine.sv(249): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786044 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(256) " "Verilog HDL assignment warning at gameStateMachine.sv(256): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786044 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(262) " "Verilog HDL assignment warning at gameStateMachine.sv(262): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786045 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(275) " "Verilog HDL assignment warning at gameStateMachine.sv(275): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786045 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(284) " "Verilog HDL assignment warning at gameStateMachine.sv(284): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786045 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(293) " "Verilog HDL assignment warning at gameStateMachine.sv(293): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786046 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risingEdge gameControllerTop:gameControllerTop\|risingEdge:inst5 " "Elaborating entity \"risingEdge\" for hierarchy \"gameControllerTop:gameControllerTop\|risingEdge:inst5\"" {  } { { "gameController/gameControllerTop.bdf" "inst5" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1944 32 176 2056 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisionDetector gameControllerTop:gameControllerTop\|collisionDetector:collisionDetector " "Elaborating entity \"collisionDetector\" for hierarchy \"gameControllerTop:gameControllerTop\|collisionDetector:collisionDetector\"" {  } { { "gameController/gameControllerTop.bdf" "collisionDetector" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 80 928 1176 352 "collisionDetector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chance gameControllerTop:gameControllerTop\|Chance:inst7 " "Elaborating entity \"Chance\" for hierarchy \"gameControllerTop:gameControllerTop\|Chance:inst7\"" {  } { { "gameController/gameControllerTop.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 216 1584 1736 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomPresent gameControllerTop:gameControllerTop\|randomPresent:inst6 " "Elaborating entity \"randomPresent\" for hierarchy \"gameControllerTop:gameControllerTop\|randomPresent:inst6\"" {  } { { "gameController/gameControllerTop.bdf" "inst6" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 104 1584 1800 216 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 randomPresent.sv(24) " "Verilog HDL assignment warning at randomPresent.sv(24): truncated value with size 32 to match size of target (6)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786137 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomPresent:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 randomPresent.sv(29) " "Verilog HDL assignment warning at randomPresent.sv(29): truncated value with size 32 to match size of target (6)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786137 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomPresent:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 randomPresent.sv(31) " "Verilog HDL assignment warning at randomPresent.sv(31): truncated value with size 32 to match size of target (6)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786137 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomPresent:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelStateMachine gameControllerTop:gameControllerTop\|levelStateMachine:inst9 " "Elaborating entity \"levelStateMachine\" for hierarchy \"gameControllerTop:gameControllerTop\|levelStateMachine:inst9\"" {  } { { "gameController/gameControllerTop.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1032 1088 1312 1208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation gameControllerTop:gameControllerTop\|randomLocation:inst2 " "Elaborating entity \"randomLocation\" for hierarchy \"gameControllerTop:gameControllerTop\|randomLocation:inst2\"" {  } { { "gameController/gameControllerTop.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1368 32 248 1480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786188 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786189 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786189 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation gameControllerTop:gameControllerTop\|randomLocation:inst27 " "Elaborating entity \"randomLocation\" for hierarchy \"gameControllerTop:gameControllerTop\|randomLocation:inst27\"" {  } { { "gameController/gameControllerTop.bdf" "inst27" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1520 32 248 1632 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786209 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786209 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506786209 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xspeed_const gameControllerTop:gameControllerTop\|Xspeed_const:inst11 " "Elaborating entity \"Xspeed_const\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\"" {  } { { "gameController/gameControllerTop.bdf" "inst11" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1456 1656 1768 1504 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Xspeed_const.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Xspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 50 " "Parameter \"lpm_cvalue\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506786322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=XS " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=XS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506786322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506786322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506786322 ""}  } { { "Xspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506786322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_3f8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_3f8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_3f8 " "Found entity 1: lpm_constant_3f8" {  } { { "db/lpm_constant_3f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506786338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506786338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_3f8 gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag " "Elaborating entity \"lpm_constant_3f8\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506786338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_3f8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506787621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_3f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506787647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000110010 " "Parameter \"CVALUE\" = \"0000000000110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506787647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506787647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506787647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1481834496 " "Parameter \"NODE_NAME\" = \"1481834496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506787647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506787647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506787647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506787647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506787647 ""}  } { { "db/lpm_constant_3f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506787647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506787825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Yspeed_const gameControllerTop:gameControllerTop\|Yspeed_const:inst12 " "Elaborating entity \"Yspeed_const\" for hierarchy \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\"" {  } { { "gameController/gameControllerTop.bdf" "inst12" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1512 1656 1768 1560 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Yspeed_const.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Yspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 50 " "Parameter \"lpm_cvalue\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=YS " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=YS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788329 ""}  } { { "Yspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506788329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4f8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4f8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4f8 " "Found entity 1: lpm_constant_4f8" {  } { { "db/lpm_constant_4f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506788345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506788345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4f8 gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag " "Elaborating entity \"lpm_constant_4f8\" for hierarchy \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_4f8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_4f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000110010 " "Parameter \"CVALUE\" = \"0000000000110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1498611712 " "Parameter \"NODE_NAME\" = \"1498611712\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788413 ""}  } { { "db/lpm_constant_4f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506788413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD_DEMOALL TOP_KBD_DEMOALL:TOP_KBD " "Elaborating entity \"TOP_KBD_DEMOALL\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "TOP_KBD" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -904 8 232 -776 "TOP_KBD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoderIn TOP_KBD_DEMOALL:TOP_KBD\|keyToggle_decoderIn:LeftArrow " "Elaborating entity \"keyToggle_decoderIn\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|keyToggle_decoderIn:LeftArrow\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "LeftArrow" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 216 728 992 360 "LeftArrow" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBDINTF TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst " "Elaborating entity \"TOP_KBDINTF\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 576 728 920 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "inst4" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitrec.sv(71) " "Verilog HDL assignment warning at bitrec.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506788547 "|TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|lpf:cleaner " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|lpf:cleaner\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "cleaner" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 136 304 456 248 "cleaner" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftArrowConst TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2 " "Elaborating entity \"leftArrowConst\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 304 392 504 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "leftArrowConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "leftArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 363 " "Parameter \"lpm_cvalue\" = \"363\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788659 ""}  } { { "leftArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506788659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_rc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_rc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_rc8 " "Found entity 1: lpm_constant_rc8" {  } { { "db/lpm_constant_rc8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506788678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506788678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_rc8 TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag " "Elaborating entity \"lpm_constant_rc8\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rc8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rc8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 101101011 " "Parameter \"CVALUE\" = \"101101011\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1818296320 " "Parameter \"NODE_NAME\" = \"1818296320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788733 ""}  } { { "db/lpm_constant_rc8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506788733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightArrowConst TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1 " "Elaborating entity \"rightArrowConst\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 136 392 504 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rightArrowConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rightArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 372 " "Parameter \"lpm_cvalue\" = \"372\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788789 ""}  } { { "rightArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506788789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_hi8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_hi8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_hi8 " "Found entity 1: lpm_constant_hi8" {  } { { "db/lpm_constant_hi8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506788809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506788809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_hi8 TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag " "Elaborating entity \"lpm_constant_hi8\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hi8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hi8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 101110100 " "Parameter \"CVALUE\" = \"101110100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788862 ""}  } { { "db/lpm_constant_hi8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506788862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceBarConst TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3 " "Elaborating entity \"spaceBarConst\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 488 400 512 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "spaceBarConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "spaceBarConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 41 " "Parameter \"lpm_cvalue\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506788950 ""}  } { { "spaceBarConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506788950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_mb8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_mb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_mb8 " "Found entity 1: lpm_constant_mb8" {  } { { "db/lpm_constant_mb8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506788970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506788970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_mb8 TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag " "Elaborating entity \"lpm_constant_mb8\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mb8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506788994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mb8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506789024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000101001 " "Parameter \"CVALUE\" = \"000101001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506789024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506789024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506789024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1935867904 " "Parameter \"NODE_NAME\" = \"1935867904\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506789024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506789024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506789024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506789024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506789024 ""}  } { { "db/lpm_constant_mb8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506789024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "balls_TOP balls_TOP:inst " "Elaborating entity \"balls_TOP\" for hierarchy \"balls_TOP:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -32 -72 224 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506789039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMux balls_TOP:inst\|ballMux:inst " "Elaborating entity \"ballMux\" for hierarchy \"balls_TOP:inst\|ballMux:inst\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 520 1968 2224 1080 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506789151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Huge_Ball_TOP balls_TOP:inst\|Huge_Ball_TOP:inst2 " "Elaborating entity \"Huge_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 384 696 960 608 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506789178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hugeBallBitMap balls_TOP:inst\|Huge_Ball_TOP:inst2\|hugeBallBitMap:inst " "Elaborating entity \"hugeBallBitMap\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|hugeBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { { 176 600 824 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506789202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506791975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Huge_Ball_TOP:inst2\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "ballSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { { 208 288 512 352 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506792025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9 " "Elaborating entity \"ballMove\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\"" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { { 216 -144 88 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506792044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(97) " "Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506792047 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(98) " "Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506792047 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(100) " "Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506792047 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(101) " "Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506792047 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballController balls_TOP:inst\|ballController:inst6 " "Elaborating entity \"ballController\" for hierarchy \"balls_TOP:inst\|ballController:inst6\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst6" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 16 -352 -80 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506792084 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE ballController.sv(102) " "Verilog HDL or VHDL warning at ballController.sv(102): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "Ball/ballController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballController.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557506792086 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballController:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hugeBallCollisionDetector balls_TOP:inst\|hugeBallCollisionDetector:inst4 " "Elaborating entity \"hugeBallCollisionDetector\" for hierarchy \"balls_TOP:inst\|hugeBallCollisionDetector:inst4\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst4" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 728 696 976 1256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506792125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Big_Ball_TOP balls_TOP:inst\|Big_Ball_TOP:bigBall1 " "Elaborating entity \"Big_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "bigBall1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 16 688 952 240 "bigBall1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506792160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigBallBitMap balls_TOP:inst\|Big_Ball_TOP:bigBall1\|bigBallBitMap:inst " "Elaborating entity \"bigBallBitMap\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|bigBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 256 1008 1232 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506792178 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506792928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Big_Ball_TOP:bigBall1\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "ballSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 288 696 920 432 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506792989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9 " "Elaborating entity \"ballMove\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\"" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 296 264 496 472 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506793047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(97) " "Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506793052 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(98) " "Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506793052 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(100) " "Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506793053 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(101) " "Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506793053 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialStatesMux balls_TOP:inst\|initialStatesMux:inst23 " "Elaborating entity \"initialStatesMux\" for hierarchy \"balls_TOP:inst\|initialStatesMux:inst23\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst23" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 1440 -288 -32 1648 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506793110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedCalc balls_TOP:inst\|speedCalc:inst3 " "Elaborating entity \"speedCalc\" for hierarchy \"balls_TOP:inst\|speedCalc:inst3\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 712 120 352 824 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506793132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medium_Ball_TOP balls_TOP:inst\|Medium_Ball_TOP:inst7 " "Elaborating entity \"Medium_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Medium_Ball_TOP:inst7\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { -344 -352 -88 -120 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506793169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mediumBallBitMap balls_TOP:inst\|Medium_Ball_TOP:inst7\|mediumBallBitMap:inst " "Elaborating entity \"mediumBallBitMap\" for hierarchy \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|mediumBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Medium_Ball_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Medium_Ball_TOP.bdf" { { 376 1024 1248 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506793235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506793860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Medium_Ball_TOP:inst7\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Medium_Ball_TOP.bdf" "ballSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Medium_Ball_TOP.bdf" { { 408 712 936 552 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506793896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9 " "Elaborating entity \"ballMove\" for hierarchy \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\"" {  } { { "Huge_Ball_TOP/Medium_Ball_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Medium_Ball_TOP.bdf" { { 416 280 512 592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506793923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(97) " "Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506793928 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(98) " "Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506793929 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(100) " "Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506793929 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(101) " "Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506793929 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialStatesMux balls_TOP:inst\|initialStatesMux:inst24 " "Elaborating entity \"initialStatesMux\" for hierarchy \"balls_TOP:inst\|initialStatesMux:inst24\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst24" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 1432 488 744 1640 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506793978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Small_Ball_TOP balls_TOP:inst\|Small_Ball_TOP:inst10 " "Elaborating entity \"Small_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Small_Ball_TOP:inst10\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst10" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { -704 -352 -88 -480 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallBallBitMap balls_TOP:inst\|Small_Ball_TOP:inst10\|smallBallBitMap:inst " "Elaborating entity \"smallBallBitMap\" for hierarchy \"balls_TOP:inst\|Small_Ball_TOP:inst10\|smallBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Small_Ball_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Small_Ball_TOP.bdf" { { 360 1024 1248 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794050 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506794165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Small_Ball_TOP:inst10\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Small_Ball_TOP:inst10\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Small_Ball_TOP.bdf" "ballSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Small_Ball_TOP.bdf" { { 392 712 936 536 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9 " "Elaborating entity \"ballMove\" for hierarchy \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\"" {  } { { "Huge_Ball_TOP/Small_Ball_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Small_Ball_TOP.bdf" { { 400 280 512 576 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(97) " "Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506794251 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(98) " "Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506794251 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(100) " "Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506794252 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(101) " "Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506794252 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialStatesMux balls_TOP:inst\|initialStatesMux:inst25 " "Elaborating entity \"initialStatesMux\" for hierarchy \"balls_TOP:inst\|initialStatesMux:inst25\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst25" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 1416 1232 1488 1624 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropeBitMap ropeBitMap:ropeBitMap " "Elaborating entity \"ropeBitMap\" for hierarchy \"ropeBitMap:ropeBitMap\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "ropeBitMap" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1160 1272 1496 -1016 "ropeBitMap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794396 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506794409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareRope squareRope:ropeSquareObject " "Elaborating entity \"squareRope\" for hierarchy \"squareRope:ropeSquareObject\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "ropeSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1128 920 1144 -952 "ropeSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroConst zeroConst:zero " "Elaborating entity \"zeroConst\" for hierarchy \"zeroConst:zero\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "zero" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1184 536 648 -1136 "zero" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant zeroConst:zero\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"zeroConst:zero\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zeroConst:zero\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"zeroConst:zero\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zeroConst:zero\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"zeroConst:zero\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506794532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506794532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506794532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506794532 ""}  } { { "zeroConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506794532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropeMove ropeMove:ropeMove " "Elaborating entity \"ropeMove\" for hierarchy \"ropeMove:ropeMove\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "ropeMove" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1032 568 768 -920 "ropeMove" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE ropeMove.sv(24) " "Verilog HDL or VHDL warning at ropeMove.sv(24): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557506794534 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ropeMove.sv(63) " "Verilog HDL assignment warning at ropeMove.sv(63): truncated value with size 32 to match size of target (11)" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506794537 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Presents_TOP Presents_TOP:inst16 " "Elaborating entity \"Presents_TOP\" for hierarchy \"Presents_TOP:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst16" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 520 -104 208 744 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentMux Presents_TOP:inst16\|presentMux:inst8 " "Elaborating entity \"presentMux\" for hierarchy \"Presents_TOP:inst16\|presentMux:inst8\"" {  } { { "Presents/Presents_TOP.bdf" "inst8" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 448 200 456 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "present_top Presents_TOP:inst16\|present_top:inst3 " "Elaborating entity \"present_top\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\"" {  } { { "Presents/Presents_TOP.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { -48 1168 1440 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentBitMap Presents_TOP:inst16\|present_top:inst3\|presentBitMap:inst " "Elaborating entity \"presentBitMap\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|presentBitMap:inst\"" {  } { { "Presents/present_top.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 416 1088 1328 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506794842 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506795471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Presents_TOP:inst16\|present_top:inst3\|square_object:presentSquareObject " "Elaborating entity \"square_object\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|square_object:presentSquareObject\"" {  } { { "Presents/present_top.bdf" "presentSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 448 752 976 592 "presentSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentMove Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2 " "Elaborating entity \"presentMove\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\"" {  } { { "Presents/present_top.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 456 320 552 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE presentMove.sv(29) " "Verilog HDL or VHDL warning at presentMove.sv(29): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557506795524 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftX_tmp presentMove.sv(61) " "Verilog HDL Always Construct warning at presentMove.sv(61): inferring latch(es) for variable \"topLeftX_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557506795525 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 presentMove.sv(76) " "Verilog HDL assignment warning at presentMove.sv(76): truncated value with size 32 to match size of target (11)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795526 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 presentMove.sv(77) " "Verilog HDL assignment warning at presentMove.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795526 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[0\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[0\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795529 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[1\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[1\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795529 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[2\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[2\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795529 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[3\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[3\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795530 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[4\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[4\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795530 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[5\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[5\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795530 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[6\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[6\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795530 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[7\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[7\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795530 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[8\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[8\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795530 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[9\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[9\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795530 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[10\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[10\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795530 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[11\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[11\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795531 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[12\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[12\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795531 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[13\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[13\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795531 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[14\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[14\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795531 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[15\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[15\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795531 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[16\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[16\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795531 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[17\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[17\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795531 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[18\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[18\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795532 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[19\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[19\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795532 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[20\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[20\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795532 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[21\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[21\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795532 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[22\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[22\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795532 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[23\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[23\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795532 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[24\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[24\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795532 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[25\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[25\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795533 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[26\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[26\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795533 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[27\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[27\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795533 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[28\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[28\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795533 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[29\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[29\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795533 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[30\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[30\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795533 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[31\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[31\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795533 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroConst16 Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3 " "Elaborating entity \"zeroConst16\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\"" {  } { { "Presents/present_top.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 336 224 336 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst16.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst16.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=zero " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=zero\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795616 ""}  } { { "zeroConst16.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506795616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_jl8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_jl8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_jl8 " "Found entity 1: lpm_constant_jl8" {  } { { "db/lpm_constant_jl8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557506795634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506795634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_jl8 Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag " "Elaborating entity \"lpm_constant_jl8\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_jl8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_jl8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 2053468783 " "Parameter \"NODE_NAME\" = \"2053468783\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557506795689 ""}  } { { "db/lpm_constant_jl8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557506795689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentsController Presents_TOP:inst16\|presentsController:inst18 " "Elaborating entity \"presentsController\" for hierarchy \"Presents_TOP:inst16\|presentsController:inst18\"" {  } { { "Presents/Presents_TOP.bdf" "inst18" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 384 -384 -128 624 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(66) " "Verilog HDL assignment warning at presentsController.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795704 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(67) " "Verilog HDL assignment warning at presentsController.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795704 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(68) " "Verilog HDL assignment warning at presentsController.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795704 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(130) " "Verilog HDL assignment warning at presentsController.sv(130): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795705 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 presentsController.sv(131) " "Verilog HDL assignment warning at presentsController.sv(131): truncated value with size 3 to match size of target (2)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795706 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(136) " "Verilog HDL assignment warning at presentsController.sv(136): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795706 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 presentsController.sv(137) " "Verilog HDL assignment warning at presentsController.sv(137): truncated value with size 3 to match size of target (2)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795706 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(142) " "Verilog HDL assignment warning at presentsController.sv(142): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795706 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 presentsController.sv(143) " "Verilog HDL assignment warning at presentsController.sv(143): truncated value with size 3 to match size of target (2)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795706 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(155) " "Verilog HDL assignment warning at presentsController.sv(155): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795707 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "presentsController.sv(148) " "Verilog HDL Case Statement warning at presentsController.sv(148): incomplete case statement has no default case item" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 148 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1557506795708 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(175) " "Verilog HDL assignment warning at presentsController.sv(175): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795708 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "presentsController.sv(168) " "Verilog HDL Case Statement warning at presentsController.sv(168): incomplete case statement has no default case item" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 168 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1557506795708 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(194) " "Verilog HDL assignment warning at presentsController.sv(194): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795709 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "presentsController.sv(187) " "Verilog HDL Case Statement warning at presentsController.sv(187): incomplete case statement has no default case item" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 187 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1557506795710 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentsCollisionDetector Presents_TOP:inst16\|presentsCollisionDetector:inst11 " "Elaborating entity \"presentsCollisionDetector\" for hierarchy \"Presents_TOP:inst16\|presentsCollisionDetector:inst11\"" {  } { { "Presents/Presents_TOP.bdf" "inst11" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 0 -392 -144 176 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation Presents_TOP:inst16\|randomLocation:inst1 " "Elaborating entity \"randomLocation\" for hierarchy \"Presents_TOP:inst16\|randomLocation:inst1\"" {  } { { "Presents/Presents_TOP.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 272 752 968 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795806 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795807 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795807 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation Presents_TOP:inst16\|randomLocation:inst26 " "Elaborating entity \"randomLocation\" for hierarchy \"Presents_TOP:inst16\|randomLocation:inst26\"" {  } { { "Presents/Presents_TOP.bdf" "inst26" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 424 752 968 536 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795827 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795828 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795828 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomPresent Presents_TOP:inst16\|randomPresent:inst7 " "Elaborating entity \"randomPresent\" for hierarchy \"Presents_TOP:inst16\|randomPresent:inst7\"" {  } { { "Presents/Presents_TOP.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 752 -376 -160 864 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 randomPresent.sv(24) " "Verilog HDL assignment warning at randomPresent.sv(24): truncated value with size 32 to match size of target (3)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795885 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 randomPresent.sv(29) " "Verilog HDL assignment warning at randomPresent.sv(29): truncated value with size 32 to match size of target (3)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795885 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 randomPresent.sv(31) " "Verilog HDL assignment warning at randomPresent.sv(31): truncated value with size 32 to match size of target (3)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506795885 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secClk secClk:inst7 " "Elaborating entity \"secClk\" for hierarchy \"secClk:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 376 472 632 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinkClk blinkClk:inst3 " "Elaborating entity \"blinkClk\" for hierarchy \"blinkClk:inst3\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 512 464 640 592 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backgrounds_TOP backgrounds_TOP:inst8 " "Elaborating entity \"backgrounds_TOP\" for hierarchy \"backgrounds_TOP:inst8\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst8" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -680 16 272 -456 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795958 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "gameTime " "Pin \"gameTime\" not connected" {  } { { "backgrounds_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 360 144 320 376 "gameTime\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1557506795966 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "maxScore5 " "Pin \"maxScore5\" not connected" {  } { { "backgrounds_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 328 144 320 344 "maxScore5\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1557506795966 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "score " "Pin \"score\" not connected" {  } { { "backgrounds_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 296 144 312 312 "score\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1557506795966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMux backgrounds_TOP:inst8\|displayMux:inst " "Elaborating entity \"displayMux\" for hierarchy \"backgrounds_TOP:inst8\|displayMux:inst\"" {  } { { "backgrounds_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 656 728 976 896 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506795987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title backgrounds_TOP:inst8\|title:inst4 " "Elaborating entity \"title\" for hierarchy \"backgrounds_TOP:inst8\|title:inst4\"" {  } { { "backgrounds_TOP.bdf" "inst4" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 80 1472 1688 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506796011 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "title " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"title\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506796163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgController backgrounds_TOP:inst8\|bgController:inst5 " "Elaborating entity \"bgController\" for hierarchy \"backgrounds_TOP:inst8\|bgController:inst5\"" {  } { { "backgrounds_TOP.bdf" "inst5" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 80 552 792 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506796198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOver backgrounds_TOP:inst8\|gameOver:inst7 " "Elaborating entity \"gameOver\" for hierarchy \"backgrounds_TOP:inst8\|gameOver:inst7\"" {  } { { "backgrounds_TOP.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 232 1456 1688 376 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506796221 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506796875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life backgrounds_TOP:inst8\|life:inst9 " "Elaborating entity \"life\" for hierarchy \"backgrounds_TOP:inst8\|life:inst9\"" {  } { { "backgrounds_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 400 1472 1688 544 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506796927 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506796977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level backgrounds_TOP:inst8\|level:inst1 " "Elaborating entity \"level\" for hierarchy \"backgrounds_TOP:inst8\|level:inst1\"" {  } { { "backgrounds_TOP.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { -88 1472 1696 56 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506797006 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506797139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pressSpace backgrounds_TOP:inst8\|pressSpace:inst2 " "Elaborating entity \"pressSpace\" for hierarchy \"backgrounds_TOP:inst8\|pressSpace:inst2\"" {  } { { "backgrounds_TOP.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { -256 1480 1696 -112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506797169 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506797457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background backgrounds_TOP:inst8\|background:inst8 " "Elaborating entity \"background\" for hierarchy \"backgrounds_TOP:inst8\|background:inst8\"" {  } { { "backgrounds_TOP.bdf" "inst8" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 696 200 440 808 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506797491 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 background.sv(28) " "Verilog HDL Declaration warning at background.sv(28): vector has more than 2**16 bits" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 28 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557506797498 "|TOP_VGA_DEMO_WITH_MSS_ALL|backgrounds_TOP:inst8|background:inst8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drawingRequest background.sv(165) " "Verilog HDL or VHDL warning at background.sv(165): object \"drawingRequest\" assigned a value but never read" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557506797515 "|TOP_VGA_DEMO_WITH_MSS_ALL|backgrounds_TOP:inst8|background:inst8"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 background.sv(29) " "Verilog HDL Declaration warning at background.sv(29): vector has more than 2**16 bits" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 29 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557506797660 "|TOP_VGA_DEMO_WITH_MSS_ALL|backgrounds_TOP:inst8|background:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "153600 98304 background.sv(29) " "Verilog HDL assignment warning at background.sv(29): truncated value with size 153600 to match size of target (98304)" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506797691 "|TOP_VGA_DEMO_WITH_MSS_ALL|backgrounds_TOP:inst8|background:inst8"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557506838668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundSystem soundSystem:inst1 " "Elaborating entity \"soundSystem\" for hierarchy \"soundSystem:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 472 1496 1784 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506838728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_MSS_DEMO soundSystem:inst1\|TOP_MSS_DEMO:inst " "Elaborating entity \"TOP_MSS_DEMO\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\"" {  } { { "soundSystem.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/soundSystem.bdf" { { 56 656 904 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506838747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { { 136 1080 1352 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506838775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable soundSystem:inst1\|TOP_MSS_DEMO:inst\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|sintable:inst1\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { { 144 648 896 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506838905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506838922 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|TOP_MSS_DEMO:inst|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter soundSystem:inst1\|TOP_MSS_DEMO:inst\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|addr_counter:inst9\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { { 344 648 880 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506838948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506838949 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|TOP_MSS_DEMO:inst|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler soundSystem:inst1\|TOP_MSS_DEMO:inst\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|prescaler:inst3\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { { 432 360 600 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506838970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundController soundSystem:inst1\|soundController:inst2 " "Elaborating entity \"soundController\" for hierarchy \"soundSystem:inst1\|soundController:inst2\"" {  } { { "soundSystem.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/soundSystem.bdf" { { 616 304 520 792 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506838987 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nxt_timer soundController.sv(55) " "Verilog HDL Always Construct warning at soundController.sv(55): inferring latch(es) for variable \"nxt_timer\", which holds its previous value in one or more paths through the always construct" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557506838991 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "soundController.sv(55) " "SystemVerilog RTL Coding error at soundController.sv(55): always_comb construct does not infer purely combinational logic." {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 55 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1557506838992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soundController.sv(156) " "Verilog HDL assignment warning at soundController.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506838993 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soundController.sv(170) " "Verilog HDL assignment warning at soundController.sv(170): truncated value with size 32 to match size of target (3)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506838993 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soundController.sv(185) " "Verilog HDL assignment warning at soundController.sv(185): truncated value with size 32 to match size of target (3)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506838994 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soundController.sv(197) " "Verilog HDL assignment warning at soundController.sv(197): truncated value with size 32 to match size of target (3)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557506838994 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "soundController.sv(143) " "Verilog HDL Case Statement warning at soundController.sv(143): incomplete case statement has no default case item" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 143 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1557506838994 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "soundController.sv(143) " "Verilog HDL Case Statement information at soundController.sv(143): all case item expressions in this case statement are onehot" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 143 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1557506838994 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_timer\[0\] soundController.sv(55) " "Inferred latch for \"nxt_timer\[0\]\" at soundController.sv(55)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506838996 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_timer\[1\] soundController.sv(55) " "Inferred latch for \"nxt_timer\[1\]\" at soundController.sv(55)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506838996 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_timer\[2\] soundController.sv(55) " "Inferred latch for \"nxt_timer\[2\]\" at soundController.sv(55)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506838996 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nxt_timer\[2\] soundController.sv(143) " "Can't resolve multiple constant drivers for net \"nxt_timer\[2\]\" at soundController.sv(143)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 143 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506838997 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "soundController.sv(55) " "Constant driver at soundController.sv(55)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 55 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506838997 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nxt_timer\[1\] soundController.sv(143) " "Can't resolve multiple constant drivers for net \"nxt_timer\[1\]\" at soundController.sv(143)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 143 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506838997 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nxt_timer\[0\] soundController.sv(143) " "Can't resolve multiple constant drivers for net \"nxt_timer\[0\]\" at soundController.sv(143)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 143 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506838997 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "soundSystem:inst1\|soundController:inst2 " "Can't elaborate user hierarchy \"soundSystem:inst1\|soundController:inst2\"" {  } { { "soundSystem.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/soundSystem.bdf" { { 616 304 520 792 "inst2" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557506838998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506839326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 138 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 138 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5129 " "Peak virtual memory: 5129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557506839978 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 10 19:47:19 2019 " "Processing ended: Fri May 10 19:47:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557506839978 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557506839978 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557506839978 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557506839978 ""}
