(pcb /home/sebas/Develop/Arduino/Node/schematic/node.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.1-3.201512221401+6198~38~ubuntu15.10.1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  147000 -153000  146132 -152924  145290 -152698  144500 -152330
            143786 -151830  143170 -151214  142670 -150500  142302 -149710
            142076 -148868  142000 -148000  142000 -88000  142076 -87131.8
            142302 -86289.9  142670 -85500  143170 -84786.1  143786 -84169.8
            144500 -83669.9  145290 -83301.5  146132 -83076  147000 -83000
            187000 -83000  187868 -83076  188710 -83301.5  189500 -83669.9
            190214 -84169.8  190830 -84786.1  191330 -85500  191698 -86289.9
            191924 -87131.8  192000 -88000  192000 -148000  191924 -148868
            191698 -149710  191330 -150500  190830 -151214  190214 -151830
            189500 -152330  188710 -152698  187868 -152924  187000 -153000
            147000 -153000  147000 -153000)
    )
    (plane GND (polygon B.Cu 0  144500 -85500  144250 -150500  189250 -150500  189500 -85500))
    (plane +3V3 (polygon F.Cu 0  144500 -85500  144250 -150500  189250 -150500  189500 -85500))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 500)
      (clearance 350.1)
      (clearance 350.1 (type default_smd))
      (clearance 87.5 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C1 175000 -121750 front 180 (PN "0.1 uF"))
      (place C3 156000 -101000 front 90 (PN C))
      (place C4 172500 -116750 front 0 (PN "0.1 uF"))
    )
    (component Capacitors_ThroughHole:C_Radial_D5_L11_P2.5
      (place C2 159000 -144000 front 270 (PN "4.7 uF"))
    )
    (component "Housings_DIP:DIP-28_W7.62mm"
      (place IC1 161000 -104000 front 0 (PN "ATMEGA328P-P"))
    )
    (component Pin_Headers:Pin_Header_Straight_2x04
      (place P1 165000 -146000 front 90 (PN NRF24L01))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06
      (place P2 181000 -91000 front 270 (PN CONN_01X06))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02
      (place P3 158000 -91000 front 270 (PN CONN_01X02))
    )
    (component Pin_Headers:Pin_Header_Straight_1x08
      (place P4 150250 -127000 front 0 (PN HEADER_LEFT))
    )
    (component Pin_Headers:Pin_Header_Straight_1x05
      (place P5 183750 -144750 front 180 (PN HEADER_RIGHT))
    )
    (component Resistors_ThroughHole:Resistor_Horizontal_RM10mm
      (place R1 155750 -110000 front 90 (PN 10K))
      (place R2 173750 -132250 front 90 (PN 1M))
      (place R3 174000 -105250 front 90 (PN 470))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Capacitors_ThroughHole:C_Radial_D5_L11_P2.5
      (outline (path signal 150  1325 2499  1325 -2499))
      (outline (path signal 150  1465 2491  1465 -2491))
      (outline (path signal 150  1605 2475  1605 95))
      (outline (path signal 150  1605 -95  1605 -2475))
      (outline (path signal 150  1745 2451  1745 490))
      (outline (path signal 150  1745 -490  1745 -2451))
      (outline (path signal 150  1885 2418  1885 657))
      (outline (path signal 150  1885 -657  1885 -2418))
      (outline (path signal 150  2025 2377  2025 764))
      (outline (path signal 150  2025 -764  2025 -2377))
      (outline (path signal 150  2165 2327  2165 835))
      (outline (path signal 150  2165 -835  2165 -2327))
      (outline (path signal 150  2305 2266  2305 879))
      (outline (path signal 150  2305 -879  2305 -2266))
      (outline (path signal 150  2445 2196  2445 898))
      (outline (path signal 150  2445 -898  2445 -2196))
      (outline (path signal 150  2585 2114  2585 896))
      (outline (path signal 150  2585 -896  2585 -2114))
      (outline (path signal 150  2725 2019  2725 871))
      (outline (path signal 150  2725 -871  2725 -2019))
      (outline (path signal 150  2865 1908  2865 823))
      (outline (path signal 150  2865 -823  2865 -1908))
      (outline (path signal 150  3005 1780  3005 745))
      (outline (path signal 150  3005 -745  3005 -1780))
      (outline (path signal 150  3145 1631  3145 628))
      (outline (path signal 150  3145 -628  3145 -1631))
      (outline (path signal 150  3285 1452  3285 440))
      (outline (path signal 150  3285 -440  3285 -1452))
      (outline (path signal 150  3425 1233  3425 -1233))
      (outline (path signal 150  3565 944  3565 -944))
      (outline (path signal 150  3705 472  3705 -472))
      (outline (path signal 150  3400 0  3355.95 -278.115  3228.11 -529.007  3029.01 -728.115
            2778.11 -855.951  2500 -900  2221.89 -855.951  1970.99 -728.115
            1771.88 -529.007  1644.05 -278.115  1600 0  1644.05 278.115
            1771.88 529.007  1970.99 728.115  2221.89 855.951  2500 900
            2778.11 855.951  3029.01 728.115  3228.11 529.007  3355.95 278.115))
      (outline (path signal 150  3787.5 0  3663.31 -784.131  3302.88 -1491.51  2741.51 -2052.88
            2034.13 -2413.31  1250 -2537.5  465.869 -2413.31  -241.505 -2052.88
            -802.881 -1491.51  -1163.31 -784.131  -1287.5 0  -1163.31 784.131
            -802.881 1491.51  -241.505 2052.88  465.869 2413.31  1250 2537.5
            2034.13 2413.31  2741.51 2052.88  3302.88 1491.51  3663.31 784.131))
      (outline (path signal 50  4050 0  3912.96 -865.248  3515.25 -1645.8  2895.8 -2265.25
            2115.25 -2662.96  1250 -2800  384.752 -2662.96  -395.799 -2265.25
            -1015.25 -1645.8  -1412.96 -865.248  -1550 0  -1412.96 865.248
            -1015.25 1645.8  -395.799 2265.25  384.752 2662.96  1250 2800
            2115.25 2662.96  2895.8 2265.25  3515.25 1645.8  3912.96 865.248))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image "Housings_DIP:DIP-28_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -35500))
      (outline (path signal 50  8650 2450  8650 -35500))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -35500  8650 -35500))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -35315  7485 -34045))
      (outline (path signal 150  135 -35315  135 -34045))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -35315  7485 -35315))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 7620 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x04
      (outline (path signal 50  -1750 1750  -1750 -9400))
      (outline (path signal 50  4300 1750  4300 -9400))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -9400  4300 -9400))
      (outline (path signal 150  -1270 -1270  -1270 -8890))
      (outline (path signal 150  -1270 -8890  3810 -8890))
      (outline (path signal 150  3810 -8890  3810 1270))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06
      (outline (path signal 50  -1750 1750  -1750 -14450))
      (outline (path signal 50  1750 1750  1750 -14450))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -14450  1750 -14450))
      (outline (path signal 150  1270 -1270  1270 -13970))
      (outline (path signal 150  1270 -13970  -1270 -13970))
      (outline (path signal 150  -1270 -13970  -1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image Pin_Headers:Pin_Header_Straight_1x08
      (outline (path signal 50  -1750 1750  -1750 -19550))
      (outline (path signal 50  1750 1750  1750 -19550))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -19550  1750 -19550))
      (outline (path signal 150  1270 -1270  1270 -19050))
      (outline (path signal 150  1270 -19050  -1270 -19050))
      (outline (path signal 150  -1270 -19050  -1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
      (pin Oval[A]Pad_2032x1727.2_um 7 0 -15240)
      (pin Oval[A]Pad_2032x1727.2_um 8 0 -17780)
    )
    (image Pin_Headers:Pin_Header_Straight_1x05
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -11950))
      (outline (path signal 50  1750 1750  1750 -11950))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -11950  1750 -11950))
      (outline (path signal 150  1270 -1270  1270 -11430))
      (outline (path signal 150  1270 -11430  -1270 -11430))
      (outline (path signal 150  -1270 -11430  -1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
    )
    (image Resistors_ThroughHole:Resistor_Horizontal_RM10mm
      (outline (path signal 150  -2540 1270  2540 1270))
      (outline (path signal 150  2540 1270  2540 -1270))
      (outline (path signal 150  2540 -1270  -2540 -1270))
      (outline (path signal 150  -2540 -1270  -2540 1270))
      (outline (path signal 150  -2540 0  -3810 0))
      (outline (path signal 150  2540 0  3810 0))
      (pin Round[A]Pad_1998.98_um 1 -5080 0)
      (pin Round[A]Pad_1998.98_um 2 5080 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-1 C2-2 C4-2 IC1-8 IC1-22 P1-1 P2-1 P3-1 R3-2)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 IC1-21)
    )
    (net +3V3
      (pins C2-1 IC1-7 IC1-20 P1-2 P2-3 P3-2 R1-1 R2-1)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 IC1-1 R1-2)
    )
    (net DTR
      (pins C3-2 P2-6)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 IC1-23 R2-2 R3-1)
    )
    (net RX
      (pins IC1-2 P2-4)
    )
    (net TX
      (pins IC1-3 P2-5)
    )
    (net PD2
      (pins IC1-4 P4-1)
    )
    (net PD3
      (pins IC1-5 P4-2)
    )
    (net "Net-(IC1-Pad6)"
      (pins IC1-6 P1-8)
    )
    (net PB6
      (pins IC1-9 P4-3)
    )
    (net PB7
      (pins IC1-10 P4-4)
    )
    (net PD5
      (pins IC1-11 P4-5)
    )
    (net PD6
      (pins IC1-12 P4-6)
    )
    (net PD7
      (pins IC1-13 P4-7)
    )
    (net PB0
      (pins IC1-14 P4-8)
    )
    (net "Net-(IC1-Pad15)"
      (pins IC1-15 P1-3)
    )
    (net "Net-(IC1-Pad16)"
      (pins IC1-16 P1-4)
    )
    (net "Net-(IC1-Pad17)"
      (pins IC1-17 P1-6)
    )
    (net "Net-(IC1-Pad18)"
      (pins IC1-18 P1-7)
    )
    (net "Net-(IC1-Pad19)"
      (pins IC1-19 P1-5)
    )
    (net PC1
      (pins IC1-24 P5-1)
    )
    (net PC2
      (pins IC1-25 P5-2)
    )
    (net PC3
      (pins IC1-26 P5-3)
    )
    (net PC4
      (pins IC1-27 P5-4)
    )
    (net PC5
      (pins IC1-28 P5-5)
    )
    (net "Net-(P2-Pad2)"
      (pins P2-2)
    )
    (class kicad_default "" +3V3 DTR GND "Net-(C1-Pad2)" "Net-(C3-Pad1)" "Net-(C4-Pad1)"
      "Net-(IC1-Pad15)" "Net-(IC1-Pad16)" "Net-(IC1-Pad17)" "Net-(IC1-Pad18)"
      "Net-(IC1-Pad19)" "Net-(IC1-Pad6)" "Net-(P2-Pad2)" PB0 PB6 PB7 PC1 PC2
      PC3 PC4 PC5 PD2 PD3 PD5 PD6 PD7 RX TX
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 350.1)
      )
    )
  )
  (wiring
  )
)
