#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Sep 21 15:18:30 2021
# Process ID: 3216
# Current directory: C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.runs/synth_1
# Command line: vivado.exe -log Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl
# Log file: C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.runs/synth_1/Main.vds
# Journal file: C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Main.tcl -notrace
Command: synth_design -top Main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2656
WARNING: [Synth 8-981] event control in always_comb/always_latch is not allowed [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ButtonState.sv:89]
WARNING: [Synth 8-2507] parameter declaration becomes local in PRBS_randomizer with formal parameter declaration list [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/PRBS_randomizer.sv:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/Main.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ButtonState' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ButtonState.sv:4]
INFO: [Synth 8-6157] synthesizing module 'db_fsm' [C:/Users/Eric_Zietz2/Box/SoC/fpga_mcs_sv_src/chapter_listing/chap05_fsm/ch05_06_db_fsm.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'db_fsm' (1#1) [C:/Users/Eric_Zietz2/Box/SoC/fpga_mcs_sv_src/chapter_listing/chap05_fsm/ch05_06_db_fsm.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ms_timer' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/timer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ms_timer' (2#1) [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/timer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'PRBS_randomizer' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/PRBS_randomizer.sv:4]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PRBS_randomizer' (3#1) [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/PRBS_randomizer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'BDC' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/BDC.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'BDC' (4#1) [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/BDC.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ButtonState.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'ButtonState' (5#1) [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ButtonState.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ssegDecoder' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'ssegDecoder' (6#1) [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ssegdrv' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/counter.sv:4]
	Parameter N bound to: 18 - type: integer 
	Parameter M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/counter.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 with 1st driver pin 'VCC' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 with 2nd driver pin 'GND' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 with 1st driver pin 'VCC' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 with 2nd driver pin 'GND' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 with 1st driver pin 'VCC' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 with 2nd driver pin 'GND' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 with 1st driver pin 'VCC' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 with 2nd driver pin 'GND' [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv-4.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ssegdrv' (8#1) [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Project1_Zietz.srcs/sources_1/new/ssegdrv.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Main' (9#1) [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/Main.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1329.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1329.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1329.094 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1329.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Nexys4_DDR_chu.xdc]
Finished Parsing XDC File [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eric_Zietz2/Box/SoC/Project1_Zietz/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1362.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1362.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1362.273 ; gain = 33.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1362.273 ; gain = 33.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1362.273 ; gain = 33.180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'db_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                              000 | 00000000000000000000000000000000
                 wait1_1 |                              001 | 00000000000000000000000000000001
                 wait1_2 |                              010 | 00000000000000000000000000000010
                 wait1_3 |                              011 | 00000000000000000000000000000011
                     one |                              100 | 00000000000000000000000000000100
                 wait0_1 |                              101 | 00000000000000000000000000000101
                 wait0_2 |                              110 | 00000000000000000000000000000110
                 wait0_3 |                              111 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'db_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'ncount_reg' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/timer.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'ms_next_reg' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/timer.sv:33]
WARNING: [Synth 8-327] inferring latch for variable 'ss0_reg' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:74]
WARNING: [Synth 8-327] inferring latch for variable 'ss1_reg' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'ss2_reg' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'ss3_reg' [C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.srcs/sources_1/new/ssegDecoder.sv:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.273 ; gain = 33.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 34    
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 34    
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 18    
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 3     
	  14 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1362.273 ; gain = 33.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1362.273 ; gain = 33.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1391.016 ; gain = 61.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1401.098 ; gain = 72.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.098 ; gain = 72.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.098 ; gain = 72.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.098 ; gain = 72.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.098 ; gain = 72.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.098 ; gain = 72.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.098 ; gain = 72.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     7|
|4     |LUT2   |    10|
|5     |LUT3   |    10|
|6     |LUT4   |    52|
|7     |LUT5   |    68|
|8     |LUT6   |    77|
|9     |FDCE   |    60|
|10    |FDRE   |    75|
|11    |LD     |    28|
|12    |IBUF   |     5|
|13    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.098 ; gain = 72.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1401.098 ; gain = 38.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1401.098 ; gain = 72.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1407.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 28 instances

Synth Design complete, checksum: 3199280b
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 8 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1419.324 ; gain = 90.230
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eric_Zietz2/Box/SoC/ClassReport_2/ClassReport_2.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 21 15:19:25 2021...
