C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab6\impl1   -part LFXP2_8E  -package TN144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab6\impl1\synlog\report\lab6_impl1_fpga_mapper.xml  -top_level_module  sem  -flow mapping  -multisrs  -oedif  C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab6\impl1\lab6_impl1.edi   -autoconstraint  -freq 1.000   C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab6\impl1\synwork\lab6_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab6\impl1\syntmp\lab6_impl1.plg  -osyn  C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab6\impl1\lab6_impl1.srm  -prjdir  C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab6\impl1\  -prjname  proj_1  -log  C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab6\impl1\synlog\lab6_impl1_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LFXP2_8E -package TN144C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\lab6_impl1_fpga_mapper.xml -top_level_module sem -flow mapping -multisrs -oedif ..\lab6_impl1.edi -autoconstraint -freq 1.000 ..\synwork\lab6_impl1_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\xp2.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam lab6_impl1.plg -osyn ..\lab6_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\lab6_impl1_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\lab6_impl1.edi|io:o|time:1547476350|size:82326|exec:0|csum:
file:..\synwork\lab6_impl1_prem.srd|io:i|time:1547476348|size:6916|exec:0|csum:3CB66A73229F6ABA3509A25F86844275
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\xp2.v|io:i|time:1501889016|size:89401|exec:0|csum:9C50C722B4712FE8C7F1408AA30BC217
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501889016|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:lab6_impl1.plg|io:o|time:1547476351|size:331|exec:0|csum:
file:..\lab6_impl1.srm|io:o|time:1547476350|size:10760|exec:0|csum:
file:..\synlog\lab6_impl1_fpga_mapper.srr|io:o|time:1547476351|size:27900|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501891914|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
