<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4262" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4262{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4262{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4262{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4262{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_4262{left:151px;bottom:1083px;letter-spacing:0.15px;}
#t6_4262{left:69px;bottom:853px;letter-spacing:0.13px;}
#t7_4262{left:151px;bottom:853px;letter-spacing:0.15px;word-spacing:0.01px;}
#t8_4262{left:69px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_4262{left:69px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_4262{left:69px;bottom:756px;letter-spacing:0.13px;}
#tb_4262{left:151px;bottom:756px;letter-spacing:0.15px;word-spacing:0.01px;}
#tc_4262{left:69px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_4262{left:69px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#te_4262{left:69px;bottom:700px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_4262{left:69px;bottom:641px;letter-spacing:0.13px;}
#tg_4262{left:151px;bottom:641px;letter-spacing:0.16px;word-spacing:0.01px;}
#th_4262{left:69px;bottom:619px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_4262{left:69px;bottom:602px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tj_4262{left:69px;bottom:534px;letter-spacing:0.15px;}
#tk_4262{left:150px;bottom:534px;letter-spacing:0.19px;}
#tl_4262{left:69px;bottom:510px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tm_4262{left:69px;bottom:493px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tn_4262{left:69px;bottom:467px;}
#to_4262{left:95px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_4262{left:95px;bottom:454px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tq_4262{left:69px;bottom:427px;}
#tr_4262{left:95px;bottom:431px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#ts_4262{left:95px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_4262{left:69px;bottom:388px;}
#tu_4262{left:95px;bottom:391px;letter-spacing:-0.16px;word-spacing:-1.32px;}
#tv_4262{left:95px;bottom:374px;letter-spacing:-0.19px;word-spacing:-0.62px;}
#tw_4262{left:95px;bottom:357px;letter-spacing:-0.13px;}
#tx_4262{left:69px;bottom:331px;}
#ty_4262{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_4262{left:95px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t10_4262{left:95px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t11_4262{left:95px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_4262{left:95px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_4262{left:328px;bottom:1039px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t14_4262{left:413px;bottom:1039px;letter-spacing:0.13px;word-spacing:0.02px;}
#t15_4262{left:115px;bottom:1019px;letter-spacing:-0.12px;}
#t16_4262{left:198px;bottom:1019px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t17_4262{left:530px;bottom:1019px;letter-spacing:-0.13px;}
#t18_4262{left:74px;bottom:996px;letter-spacing:-0.14px;}
#t19_4262{left:195px;bottom:996px;}
#t1a_4262{left:282px;bottom:996px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#t1b_4262{left:282px;bottom:979px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1c_4262{left:282px;bottom:962px;letter-spacing:-0.11px;}
#t1d_4262{left:74px;bottom:940px;letter-spacing:-0.14px;}
#t1e_4262{left:195px;bottom:940px;}
#t1f_4262{left:282px;bottom:940px;letter-spacing:-0.11px;}
#t1g_4262{left:74px;bottom:917px;letter-spacing:-0.15px;}
#t1h_4262{left:195px;bottom:917px;letter-spacing:-0.1px;}
#t1i_4262{left:282px;bottom:917px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_4262{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4262{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4262{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4262{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4262{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4262{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4262{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4262{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4262{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4262" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4262Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4262" style="-webkit-user-select: none;"><object width="935" height="1210" data="4262/4262.svg" type="image/svg+xml" id="pdf4262" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4262" class="t s1_4262">35-8 </span><span id="t2_4262" class="t s1_4262">Vol. 3D </span>
<span id="t3_4262" class="t s2_4262">ENCLAVE ACCESS CONTROL AND DATA STRUCTURES </span>
<span id="t4_4262" class="t s3_4262">35.8.1 </span><span id="t5_4262" class="t s3_4262">TCS.FLAGS </span>
<span id="t6_4262" class="t s3_4262">35.8.2 </span><span id="t7_4262" class="t s3_4262">State Save Area Offset (OSSA) </span>
<span id="t8_4262" class="t s4_4262">The OSSA points to a stack of State Save Area (SSA) frames (see Section 35.9) used to save the processor state </span>
<span id="t9_4262" class="t s4_4262">when an interrupt or exception occurs while executing in the enclave. </span>
<span id="ta_4262" class="t s3_4262">35.8.3 </span><span id="tb_4262" class="t s3_4262">Current State Save Area Frame (CSSA) </span>
<span id="tc_4262" class="t s4_4262">CSSA is the index of the current SSA frame that will be used by the processor to determine where to save the </span>
<span id="td_4262" class="t s4_4262">processor state on an interrupt or exception that occurs while executing in the enclave. It is an index into the array </span>
<span id="te_4262" class="t s4_4262">of frames addressed by OSSA. CSSA is incremented on an AEX and decremented on an ERESUME. </span>
<span id="tf_4262" class="t s3_4262">35.8.4 </span><span id="tg_4262" class="t s3_4262">Number of State Save Area Frames (NSSA) </span>
<span id="th_4262" class="t s4_4262">NSSA specifies the number of SSA frames available for this TCS. There must be at least one available SSA frame </span>
<span id="ti_4262" class="t s4_4262">when EENTER-ing the enclave or the EENTER will fail. </span>
<span id="tj_4262" class="t s5_4262">35.9 </span><span id="tk_4262" class="t s5_4262">STATE SAVE AREA (SSA) FRAME </span>
<span id="tl_4262" class="t s4_4262">When an AEX occurs while running in an enclave, the architectural state is saved in the thread’s current SSA frame, </span>
<span id="tm_4262" class="t s4_4262">which is pointed to by TCS.CSSA. An SSA frame must be page aligned, and contains the following regions: </span>
<span id="tn_4262" class="t s6_4262">• </span><span id="to_4262" class="t s4_4262">The XSAVE region starts at the base of the SSA frame, this region contains extended feature register state in </span>
<span id="tp_4262" class="t s4_4262">an XSAVE/FXSAVE-compatible non-compacted format. </span>
<span id="tq_4262" class="t s6_4262">• </span><span id="tr_4262" class="t s4_4262">A Pad region: software may choose to maintain a pad region separating the XSAVE region and the MISC region. </span>
<span id="ts_4262" class="t s4_4262">Software choose the size of the pad region according to the sizes of the MISC and GPRSGX regions. </span>
<span id="tt_4262" class="t s6_4262">• </span><span id="tu_4262" class="t s4_4262">The GPRSGX region. The GPRSGX region is the last region of an SSA frame (see Table 35-8). This is used to hold </span>
<span id="tv_4262" class="t s4_4262">the processor general purpose registers (RAX … R15), the RIP, the outside RSP and RBP, RFLAGS, and the AEX </span>
<span id="tw_4262" class="t s4_4262">information. </span>
<span id="tx_4262" class="t s6_4262">• </span><span id="ty_4262" class="t s4_4262">The MISC region (If CPUIDEAX=12H, ECX=0):EBX[31:0] != 0). The MISC region is adjacent to the GRPSGX </span>
<span id="tz_4262" class="t s4_4262">region, and may contain zero or more components of extended information that would be saved when an AEX </span>
<span id="t10_4262" class="t s4_4262">occurs. If the MISC region is absent, the region between the GPRSGX and XSAVE regions is the pad region that </span>
<span id="t11_4262" class="t s4_4262">software can use. If the MISC region is present, the region between the MISC and XSAVE regions is the pad </span>
<span id="t12_4262" class="t s4_4262">region that software can use. See additional details in Section 35.9.2. </span>
<span id="t13_4262" class="t s7_4262">Table 35-7. </span><span id="t14_4262" class="t s7_4262">Layout of TCS.FLAGS Field </span>
<span id="t15_4262" class="t s8_4262">Field </span><span id="t16_4262" class="t s8_4262">Bit Position </span><span id="t17_4262" class="t s8_4262">Description </span>
<span id="t18_4262" class="t s9_4262">DBGOPTIN </span><span id="t19_4262" class="t s9_4262">0 </span><span id="t1a_4262" class="t s9_4262">If set, allows debugging features (single-stepping, breakpoints, etc.) to be enabled and active while </span>
<span id="t1b_4262" class="t s9_4262">executing in the enclave on this TCS. Hardware clears this bit on EADD. A debugger may later mod- </span>
<span id="t1c_4262" class="t s9_4262">ify it if the enclave’s ATTRIBUTES.DEBUG is set. </span>
<span id="t1d_4262" class="t s9_4262">AEXNOTIFY </span><span id="t1e_4262" class="t s9_4262">1 </span><span id="t1f_4262" class="t s9_4262">A thread that enters the enclave cannot receive AEX notifications unless this flag is set to 1. </span>
<span id="t1g_4262" class="t s9_4262">RESERVED </span><span id="t1h_4262" class="t s9_4262">63:2 </span><span id="t1i_4262" class="t s9_4262">Must be zero. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
