// Seed: 3768135125
module module_0;
  wire id_1;
  tri0 id_3 = 1;
  assign id_2 = 1;
  logic [7:0] id_4;
  supply1 id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wand id_2
    , id_11,
    output tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri1 id_9
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    access,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    module_2,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = id_16[1 : 1'h0];
  wire id_21;
  wire id_22;
  wire id_23;
  assign id_6 = (1) == 1;
  assign id_1[(1)] = id_19;
  module_0 modCall_1 ();
endmodule
