var g_data = {"name":"../rtl/timer_top.v","src":"module timer_top (\n	input sys_clk,\n	input sys_rst_n,\n	input tim_psel,\n	input tim_penable,\n	input wire [11:0] tim_paddr,\n	input wire [31:0] tim_pwdata,\n	input wire [3:0] tim_pstrb,\n	input tim_pwrite,\n	input dbg_mode,\n\n	output wire [31:0] tim_prdata,\n	output tim_pready,\n	output tim_pslverr,\n	output tim_int\n\n);\n\n\n	wire [3:0] div_val;\n	wire wr_en, rd_en, div_en, timer_en, halt_req, halt_ack, int_en, int_st, cnt_en;\n	wire [31:0] rdata;\n\n	apb_slave u (\n		.sys_clk(sys_clk),\n		.sys_rst_n(sys_rst_n),\n		.tim_psel(tim_psel),\n		.tim_pwrite(tim_pwrite),\n		.tim_penable(tim_penable),\n		.tim_pready(tim_pready),\n\n		.wr_en(wr_en),\n		.rd_en(rd_en),\n		.rdata(rdata),\n		.prdata(tim_prdata)\n	);\n\n	register uu(\n		.wr_en(wr_en),\n		.rd_en(rd_en),\n		.sys_clk(sys_clk),\n		.sys_rst_n(sys_rst_n),\n		.tim_pwdata(tim_pwdata),\n		.tim_pstrb(tim_pstrb),\n		.tim_paddr(tim_paddr),\n		.halt_ack(halt_ack),\n		.cnt_en(cnt_en),\n\n		.div_en(div_en),\n		.div_val(div_val),\n		.halt_req(halt_req),\n		.timer_en(timer_en),\n		.int_en(int_en),\n		.int_st(int_st),\n		.rdata(rdata),\n		.pslverr(tim_pslverr),\n		.pready(tim_pready)\n	);\n\n	counter_ctrl uuu(\n		.sys_clk(sys_clk),\n		.sys_rst_n(sys_rst_n),\n		.div_en(div_en),\n		.div_val(div_val),\n		.timer_en(timer_en),\n		.halt_req(halt_req),\n		.dbg_mode(dbg_mode),\n		\n		.cnt_en(cnt_en),\n		.halt_ack(halt_ack)\n	);\n\n	interrupt uuuu(\n		.int_en(int_en),\n		.int_st(int_st),\n		.tim_int(tim_int)\n	);\n\n	endmodule\n\n\n\n\n\n\n\n\n\n\n\n\n","lang":"verilog"};
processSrcData(g_data);