(pcb C:\Users\Jeremy\src\asm6502\hardware\schematics\motherboard\motherboard.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.12)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  245638 -122718  29475 -122718  29475 -28775  245638 -28775
            245638 -122718)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component motherboard:PinSocket_2x20_P2.54mm_Vertical_Counter_Clockwise
      (place J2 235000 -57000 front 0 (PN Conn_02x20_Counter_Clockwise))
      (place J4 189000 -57000 front 0 (PN Conn_02x20_Counter_Clockwise))
      (place J5 144000 -57000 front 0 (PN Conn_02x20_Counter_Clockwise))
      (place J6 97000 -57000 front 0 (PN Conn_02x20_Counter_Clockwise))
      (place J7 51000 -57000 front 0 (PN Conn_02x20_Counter_Clockwise))
    )
    (component Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (place C1 232000 -50000 front 0 (PN 0.1uF))
      (place C3 186000 -50000 front 0 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm::1
      (place C2 94000 -50000 front 0 (PN 0.1uF))
      (place C4 141000 -50000 front 0 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C5 48000 -50000 front 0 (PN 0.1uF))
    )
    (component "Connector_BarrelJack:BarrelJack_CUI_PJ-102AH_Horizontal"
      (place J1 36000 -43000 front 180 (PN Barrel_Jack))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J3 51000 -116000 front 270 (PN Conn_01x02_Male))
    )
  )
  (library
    (image motherboard:PinSocket_2x20_P2.54mm_Vertical_Counter_Clockwise
      (outline (path signal 50  -4340 -50000  -4340 1800))
      (outline (path signal 50  1760 -50000  -4340 -50000))
      (outline (path signal 50  1760 1800  1760 -50000))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 120  -3870 -49590  1330 -49590))
      (outline (path signal 120  -3870 1330  -3870 -49590))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 100  -3810 -49530  -3810 1270))
      (outline (path signal 100  1270 -49530  -3810 -49530))
      (outline (path signal 100  1270 270  1270 -49530))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  -3810 1270  270 1270))
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 21 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 -2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 22 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 23 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 -2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 24 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 25 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 26 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 28 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 29 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 30 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 31 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 32 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 33 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 34 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 35 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 36 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 37 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 38 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 39 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 1 -2540 0)
      (pin Rect[A]Pad_1700x1700_um 40 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (outline (path signal 50  3550 1550  -1050 1550))
      (outline (path signal 50  3550 -1550  3550 1550))
      (outline (path signal 50  -1050 -1550  3550 -1550))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 120  3270 -795  3270 -1420))
      (outline (path signal 120  3270 1420  3270 795))
      (outline (path signal 120  -770 -795  -770 -1420))
      (outline (path signal 120  -770 1420  -770 795))
      (outline (path signal 120  -770 -1420  3270 -1420))
      (outline (path signal 120  -770 1420  3270 1420))
      (outline (path signal 100  3150 1300  -650 1300))
      (outline (path signal 100  3150 -1300  3150 1300))
      (outline (path signal 100  -650 -1300  3150 -1300))
      (outline (path signal 100  -650 1300  -650 -1300))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm::1
      (outline (path signal 100  -650 1300  -650 -1300))
      (outline (path signal 100  -650 -1300  3150 -1300))
      (outline (path signal 100  3150 -1300  3150 1300))
      (outline (path signal 100  3150 1300  -650 1300))
      (outline (path signal 120  -770 1420  3270 1420))
      (outline (path signal 120  -770 -1420  3270 -1420))
      (outline (path signal 120  -770 1420  -770 795))
      (outline (path signal 120  -770 -795  -770 -1420))
      (outline (path signal 120  3270 1420  3270 795))
      (outline (path signal 120  3270 -795  3270 -1420))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 50  -1050 -1550  3550 -1550))
      (outline (path signal 50  3550 -1550  3550 1550))
      (outline (path signal 50  3550 1550  -1050 1550))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  -250 800  -250 -800))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Connector_BarrelJack:BarrelJack_CUI_PJ-102AH_Horizontal"
      (outline (path signal 100  -4500 -10200  4500 -10200))
      (outline (path signal 100  -3500 700  4500 700))
      (outline (path signal 100  -4500 -300  -3500 700))
      (outline (path signal 100  -4500 -13700  -4500 -300))
      (outline (path signal 100  4500 -13700  -4500 -13700))
      (outline (path signal 100  4500 700  4500 -13700))
      (outline (path signal 120  -4840 1040  -3100 1040))
      (outline (path signal 120  -4840 -700  -4840 1040))
      (outline (path signal 120  4600 800  4600 -1200))
      (outline (path signal 120  1800 800  4600 800))
      (outline (path signal 120  -4600 800  -1800 800))
      (outline (path signal 120  -4600 -13800  -4600 800))
      (outline (path signal 120  4600 -13800  -4600 -13800))
      (outline (path signal 120  4600 -4800  4600 -13800))
      (outline (path signal 50  -1800 1800  1800 1800))
      (outline (path signal 50  -1800 1200  -1800 1800))
      (outline (path signal 50  -5000 1200  -1800 1200))
      (outline (path signal 50  -5000 -14200  -5000 1200))
      (outline (path signal 50  5000 -14200  -5000 -14200))
      (outline (path signal 50  5000 -4800  5000 -14200))
      (outline (path signal 50  6500 -4800  5000 -4800))
      (outline (path signal 50  6500 -1200  6500 -4800))
      (outline (path signal 50  5000 -1200  6500 -1200))
      (outline (path signal 50  5000 1200  5000 -1200))
      (outline (path signal 50  1800 1200  5000 1200))
      (outline (path signal 50  1800 1800  1800 1200))
      (pin Rect[A]Pad_2600x2600_um 1 0 0)
      (pin Round[A]Pad_2600_um 2 0 -6000)
      (pin Round[A]Pad_2600_um 3 4700 -3000)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2600_um
      (shape (circle F.Cu 2600))
      (shape (circle B.Cu 2600))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2600x2600_um
      (shape (rect F.Cu -1300 -1300 1300 1300))
      (shape (rect B.Cu -1300 -1300 1300 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /VCC
      (pins J2-39 J4-39 J5-39 J6-39 J7-39 C1-1 C2-1 C3-1 C4-1 C5-1 J1-1 J3-1)
    )
    (net Earth
      (pins J2-1 J2-40 J4-1 J4-40 J5-1 J5-40 J6-1 J6-40 J7-1 J7-40 C1-2 C2-2 C3-2
        C4-2 C5-2 J1-2 J3-2)
    )
    (net /RESET
      (pins J2-2 J4-2 J5-2 J6-2 J7-2)
    )
    (net /A0
      (pins J2-3 J4-3 J5-3 J6-3 J7-3)
    )
    (net /A1
      (pins J2-4 J4-4 J5-4 J6-4 J7-4)
    )
    (net /A2
      (pins J2-5 J4-5 J5-5 J6-5 J7-5)
    )
    (net /A3
      (pins J2-6 J4-6 J5-6 J6-6 J7-6)
    )
    (net /A4
      (pins J2-7 J4-7 J5-7 J6-7 J7-7)
    )
    (net /A5
      (pins J2-8 J4-8 J5-8 J6-8 J7-8)
    )
    (net /A6
      (pins J2-9 J4-9 J5-9 J6-9 J7-9)
    )
    (net /A7
      (pins J2-10 J4-10 J5-10 J6-10 J7-10)
    )
    (net /A8
      (pins J2-11 J4-11 J5-11 J6-11 J7-11)
    )
    (net /A9
      (pins J2-12 J4-12 J5-12 J6-12 J7-12)
    )
    (net /A10
      (pins J2-13 J4-13 J5-13 J6-13 J7-13)
    )
    (net /A11
      (pins J2-14 J4-14 J5-14 J6-14 J7-14)
    )
    (net /A12
      (pins J2-15 J4-15 J5-15 J6-15 J7-15)
    )
    (net /A13
      (pins J2-16 J4-16 J5-16 J6-16 J7-16)
    )
    (net /A14
      (pins J2-17 J4-17 J5-17 J6-17 J7-17)
    )
    (net /A15
      (pins J2-18 J4-18 J5-18 J6-18 J7-18)
    )
    (net /RAMCS
      (pins J2-19 J4-19 J5-19 J6-19 J7-19)
    )
    (net /ROMCS
      (pins J2-20 J4-20 J5-20 J6-20 J7-20)
    )
    (net "Net-(J2-Pad21)"
      (pins J2-21)
    )
    (net /RNG
      (pins J2-22 J4-22 J5-22 J6-22 J7-22)
    )
    (net /PHI2out
      (pins J2-23 J4-23 J5-23 J6-23 J7-23)
    )
    (net /PHI1out
      (pins J2-24 J4-24 J5-24 J6-24 J7-24)
    )
    (net /IRQ
      (pins J2-25 J4-25 J5-25 J6-25 J7-25)
    )
    (net /FRMBUF
      (pins J2-26 J4-26 J5-26 J6-26 J7-26)
    )
    (net /SCLK
      (pins J2-27 J4-27 J5-27 J6-27 J7-27)
    )
    (net /FCLK
      (pins J2-28 J4-28 J5-28 J6-28 J7-28)
    )
    (net /CLK
      (pins J2-29 J4-29 J5-29 J6-29 J7-29)
    )
    (net /RW
      (pins J2-30 J4-30 J5-30 J6-30 J7-30)
    )
    (net /D7
      (pins J2-31 J4-31 J5-31 J6-31 J7-31)
    )
    (net /D6
      (pins J2-32 J4-32 J5-32 J6-32 J7-32)
    )
    (net /D5
      (pins J2-33 J4-33 J5-33 J6-33 J7-33)
    )
    (net /D4
      (pins J2-34 J4-34 J5-34 J6-34 J7-34)
    )
    (net /D3
      (pins J2-35 J4-35 J5-35 J6-35 J7-35)
    )
    (net /D2
      (pins J2-36 J4-36 J5-36 J6-36 J7-36)
    )
    (net /D1
      (pins J2-37 J4-37 J5-37 J6-37 J7-37)
    )
    (net /D0
      (pins J2-38 J4-38 J5-38 J6-38 J7-38)
    )
    (net "Net-(J4-Pad21)"
      (pins J4-21)
    )
    (net "Net-(J5-Pad21)"
      (pins J5-21)
    )
    (net "Net-(J6-Pad21)"
      (pins J6-21)
    )
    (net "Net-(J7-Pad21)"
      (pins J7-21)
    )
    (class kicad_default "" /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2 /A3
      /A4 /A5 /A6 /A7 /A8 /A9 /CLK /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /FCLK /FRMBUF
      /IRQ /PHI1out /PHI2out /RAMCS /RESET /RNG /ROMCS /RW /SCLK /VCC Earth
      "Net-(J2-Pad21)" "Net-(J4-Pad21)" "Net-(J5-Pad21)" "Net-(J6-Pad21)"
      "Net-(J7-Pad21)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
