digraph G {
0[label="Process 1
Region<Atomic(R2 fetch) BB 'entry_iso0'>
IoSignature:
{Ptr code_ram; R: { FullInexact, Type: Ptr, ExecutionCount: 1}},
{Ptr instruction; W: { { 0..3 }, Type: Ptr, ExecutionCount: 1}},
{SSA pc; R: { FullExact, Type: SSA, ExecutionCount: 1}}
C:/Users/monde/Documents/GitHub/nasa-CPU/Vitis_workspace/fetching_ip/fetch.cpp:17-17:3-29", style="rounded", shape="box"];
1[label="Process 3
Artificial<Start>
IoSignature:
{SSA pc; W: { FullExact, Type: SSA, ExecutionCount: 1}},
{Ptr code_ram; W: { FullInexact, Type: Ptr, ExecutionCount: 1}}", style="filled" shape="box" fillcolor="lightgrey"];
2[label="Process 4
Artificial<End>
IoSignature:
{Ptr instruction; R: { { 0..3 }, Type: Ptr, ExecutionCount: 1}}", style="filled" shape="box" fillcolor="lightgrey"];
1->0 [label="Ptr(instruction_t *code_ram) (RAW), width: 0"];
0->2 [label="Ptr(instruction_t *instruction) (RAW), width: 0"];
1->0 [label="SSA(code_address_t pc) (RAW), width: 0"];
}
