Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ethernet_mac_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Xilinx\ALBERTO\AMPLIACION_PLB_v2\ficheros_p1\pr_1\pcores\" "C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx9csg324-2
Output File Name                   : "../implementation/ethernet_mac_wrapper.ngc"

---- Source Options
Top Module Name                    : ethernet_mac_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/ethernet_mac_wrapper}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
WARNING:HDLCompiler:443 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 206: Function get_rloc_name does not always return a value.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
WARNING:HDLCompiler:443 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 206: Function get_rloc_name does not always return a value.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd" into library plbv46_slave_burst_v1_01_a
Parsing entity <flex_addr_cntr>.
Parsing architecture <implementation> of entity <flex_addr_cntr>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" into library plbv46_slave_burst_v1_01_a
Parsing entity <addr_reg_cntr_brst_flex>.
Parsing architecture <implementation> of entity <addr_reg_cntr_brst_flex>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_burst_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" into library plbv46_slave_burst_v1_01_a
Parsing entity <burst_support>.
Parsing architecture <implementation> of entity <burst_support>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/wr_buffer.vhd" into library plbv46_slave_burst_v1_01_a
Parsing entity <wr_buffer>.
Parsing architecture <imp> of entity <wr_buffer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd" into library plbv46_slave_burst_v1_01_a
Parsing entity <be_reset_gen>.
Parsing architecture <implementation> of entity <be_reset_gen>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_burst_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" into library plbv46_slave_burst_v1_01_a
Parsing entity <data_mirror_128>.
Parsing architecture <implementation> of entity <data_mirror_128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd" into library plbv46_slave_burst_v1_01_a
Parsing entity <plbv46_slave_burst>.
Parsing architecture <implementation> of entity <plbv46_slave_burst>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/mac_pkg.vhd" into library xps_ethernetlite_v4_00_a
Parsing package <mac_pkg>.
Parsing package body <mac_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/cntr5bit.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <cntr5bit>.
Parsing architecture <implementation> of entity <cntr5bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <rx_statemachine>.
Parsing architecture <imp> of entity <rx_statemachine>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <rx_intrfce>.
Parsing architecture <implementation> of entity <rx_intrfce>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcgenrx.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <crcgenrx>.
Parsing architecture <arch1> of entity <crcgenrx>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcnibshiftreg.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <crcnibshiftreg>.
Parsing architecture <implementation> of entity <crcnibshiftreg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/receive.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <receive>.
Parsing architecture <imp> of entity <receive>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcgentx.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <crcgentx>.
Parsing architecture <arch1> of entity <crcgentx>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <tx_intrfce>.
Parsing architecture <implementation> of entity <tx_intrfce>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <tx_statemachine>.
Parsing architecture <implementation> of entity <tx_statemachine>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/defer_state.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <defer_state>.
Parsing architecture <implementation> of entity <defer_state>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/lfsr16.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <lfsr16>.
Parsing architecture <imp> of entity <lfsr16>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/bocntr.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <bocntr>.
Parsing architecture <implementation> of entity <bocntr>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/deferral.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <deferral>.
Parsing architecture <implementation> of entity <deferral>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/ram16x4.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <ram16x4>.
Parsing architecture <imp> of entity <ram16x4>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/macaddrram.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <MacAddrRAM>.
Parsing architecture <imp> of entity <macaddrram>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/msh_cnt.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <msh_cnt>.
Parsing architecture <imp> of entity <msh_cnt>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <transmit>.
Parsing architecture <imp> of entity <transmit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <emac>.
Parsing architecture <imp> of entity <emac>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac_dpram.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <emac_dpram>.
Parsing architecture <imp> of entity <emac_dpram>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/mdio_if.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <mdio_if>.
Parsing architecture <imp> of entity <mdio_if>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <xps_ipif_ssp1>.
Parsing architecture <imp> of entity <xps_ipif_ssp1>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <xemac>.
Parsing architecture <imp> of entity <xemac>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" into library xps_ethernetlite_v4_00_a
Parsing entity <xps_ethernetlite>.
Parsing architecture <imp> of entity <xps_ethernetlite>.
Parsing VHDL file "C:\Xilinx\ALBERTO\AMPLIACION_PLB_v2\ficheros_p1\pr_1\hdl\ethernet_mac_wrapper.vhd" into library work
Parsing entity <ethernet_mac_wrapper>.
Parsing architecture <STRUCTURE> of entity <ethernet_mac_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ethernet_mac_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <xps_ethernetlite> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" Line 450: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <xemac> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd" Line 501: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <xps_ipif_ssp1> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <plbv46_slave_burst> (architecture <implementation>) with generics from library <plbv46_slave_burst_v1_01_a>.

Elaborating entity <plb_slave_attachment> (architecture <implementation>) with generics from library <plbv46_slave_burst_v1_01_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 727: Assignment to plb_wrdbus_reg ignored, since the identifier is never used

Elaborating entity <be_reset_gen> (architecture <implementation>) with generics from library <plbv46_slave_burst_v1_01_a>.

Elaborating entity <plb_address_decoder> (architecture <IMP>) with generics from library <plbv46_slave_burst_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
Case statement is complete. Others clause is never selected and therefore discarded.
Case statement is complete. Others clause is never selected and therefore discarded.
Case statement is complete. Others clause is never selected and therefore discarded.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 2340: Assignment to write_cntrl_burst ignored, since the identifier is never used

Elaborating entity <burst_support> (architecture <implementation>) with generics from library <plbv46_slave_burst_v1_01_a>.

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" Line 157: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" Line 165: <xorcy> remains a black-box since it has no binding entity.

Elaborating entity <addr_reg_cntr_brst_flex> (architecture <implementation>) with generics from library <plbv46_slave_burst_v1_01_a>.

Elaborating entity <flex_addr_cntr> (architecture <implementation>) with generics from library <plbv46_slave_burst_v1_01_a>.

Elaborating entity <addr_reg_cntr_brst_flex> (architecture <implementation>) with generics from library <plbv46_slave_burst_v1_01_a>.

Elaborating entity <flex_addr_cntr> (architecture <implementation>) with generics from library <plbv46_slave_burst_v1_01_a>.

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <data_mirror_128> (architecture <implementation>) with generics from library <plbv46_slave_burst_v1_01_a>.

Elaborating entity <emac> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <receive> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <rx_statemachine> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" Line 314: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" Line 323: <fds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" Line 1023: Assignment to busfifodata_is_5_d3 ignored, since the identifier is never used

Elaborating entity <rx_intrfce> (architecture <implementation>) with generics from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <async_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <crcgenrx> (architecture <arch1>) from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <transmit> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <crcgentx> (architecture <arch1>) from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <crcnibshiftreg> (architecture <implementation>) from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <tx_intrfce> (architecture <implementation>) with generics from library <xps_ethernetlite_v4_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" Line 210: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <mux_onehot_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <ld_arith_reg> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" Line 166: <mult_and> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" Line 181: <xorcy> remains a black-box since it has no binding entity.

Elaborating entity <tx_statemachine> (architecture <implementation>) with generics from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <cntr5bit> (architecture <implementation>) from library <xps_ethernetlite_v4_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" Line 467: <fds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" Line 457: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <deferral> (architecture <implementation>) from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <defer_state> (architecture <implementation>) from library <xps_ethernetlite_v4_00_a>.
Case statement is complete. Others clause is never selected and therefore discarded.

Elaborating entity <ld_arith_reg> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <ld_arith_reg> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" Line 198: <fdse> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac.vhd" Line 256: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <MacAddrRAM> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.

Elaborating entity <ram16x4> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/ram16x4.vhd" Line 193: <ram16x1s> remains a black-box since it has no binding entity.

Elaborating entity <emac_dpram> (architecture <imp>) with generics from library <xps_ethernetlite_v4_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac_dpram.vhd" Line 194: <ramb16_s4_s36> remains a black-box since it has no binding entity.

Elaborating entity <mdio_if> (architecture <imp>) from library <xps_ethernetlite_v4_00_a>.
Case statement is complete. Others clause is never selected and therefore discarded.
WARNING:HDLCompiler:634 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd" Line 452: Net <pong_soft_status> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ethernet_mac_wrapper>.
    Related source file is "c:/xilinx/alberto/ampliacion_plb_v2/ficheros_p1/pr_1/hdl/ethernet_mac_wrapper.vhd".
    Set property "buffer_type = IBUF" for signal <PHY_tx_clk>.
    Set property "buffer_type = IBUF" for signal <PHY_rx_clk>.
    Summary:
	no macro.
Unit <ethernet_mac_wrapper> synthesized.

Synthesizing Unit <xps_ethernetlite>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_FAMILY = "spartan6"
        C_BASEADDR = "10000001000000000000000000000000"
        C_HIGHADDR = "10000001000000001111111111111111"
        C_SPLB_CLK_PERIOD_PS = 15000
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SPLB_P2P = 0
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_SUPPORT_BURSTS = 0
        C_INCLUDE_MDIO = 1
        C_INCLUDE_INTERNAL_LOOPBACK = 0
        C_INCLUDE_GLOBAL_BUFFERS = 0
        C_DUPLEX = 1
        C_TX_PING_PONG = 0
        C_RX_PING_PONG = 0
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[3].RX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[3].TX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[2].RX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[2].TX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[1].RX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[1].TX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[0].RX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[0].TX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN2.DVD_FF>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN2.RER_FF>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN2.TEN_FF>.
    Set property "USELOWSKEWLINES = YES" for signal <PHY_tx_clk>.
    Set property "USELOWSKEWLINES = YES" for signal <PHY_rx_clk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <SPLB_Clk>.
    Set property "MAX_FANOUT = 10000" for signal <SPLB_Clk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <SPLB_Rst>.
    Set property "MAX_FANOUT = 10000" for signal <SPLB_Rst>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 715: Output port <Loopback> of the instance <XEMAC_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xps_ethernetlite> synthesized.

Synthesizing Unit <xemac>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd".
        C_DUPLEX = 1
        C_RX_PING_PONG = 0
        C_TX_PING_PONG = 0
        C_INCLUDE_MDIO = 1
        NODE_MAC = "000000000000000001011110000000001111101011001110"
        C_BASEADDR = "10000001000000000000000000000000"
        C_HIGHADDR = "10000001000000001111111111111111"
        C_FAMILY = "spartan6"
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SPLB_P2P = 0
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_SUPPORT_BURSTS = 0
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_CLK_PERIOD_PS = 15000
        C_SPLB_NATIVE_DWIDTH = 32
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd" line 649: Output port <Rx_idle> of the instance <EMAC_I> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pong_soft_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <bus2ip_ce_d1>.
    Found 1-bit register for signal <bus2ip_rdreq_d1>.
    Found 1-bit register for signal <dpm_rd_ack>.
    Found 1-bit register for signal <dpm_wr_ack>.
    Found 1-bit register for signal <reg_access>.
    Found 1-bit register for signal <reg_access_d1>.
    Found 1-bit register for signal <tx_intr_en>.
    Found 1-bit register for signal <ping_mac_program>.
    Found 1-bit register for signal <ping_tx_status>.
    Found 1-bit register for signal <ping_soft_status>.
    Found 1-bit register for signal <loopback_en>.
    Found 16-bit register for signal <ping_pkt_lenth>.
    Found 1-bit register for signal <gie_enable>.
    Found 1-bit register for signal <rx_intr_en>.
    Found 1-bit register for signal <ping_rx_status>.
    Found 32-bit register for signal <reg_data_out>.
    Found 6-bit register for signal <status_reg>.
    Found 16-bit register for signal <tx_packet_length>.
    Found 1-bit register for signal <MDIO_GEN.mdio_en_i>.
    Found 1-bit register for signal <MDIO_GEN.mdio_req_i>.
    Found 5-bit register for signal <MDIO_GEN.mdio_phy_addr>.
    Found 5-bit register for signal <MDIO_GEN.mdio_reg_addr>.
    Found 1-bit register for signal <MDIO_GEN.mdio_op_i>.
    Found 16-bit register for signal <MDIO_GEN.mdio_wr_data_reg>.
    Found 32-bit register for signal <mdio_data_out>.
    Found 6-bit register for signal <MDIO_GEN.clk_cnt>.
    Found 1-bit register for signal <MDIO_GEN.mdio_clk_i>.
    Found 13-bit register for signal <bus2ip_addr_d1>.
    Found 6-bit subtractor for signal <GND_10_o_GND_10_o_sub_51_OUT<5:0>>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <xemac> synthesized.

Synthesizing Unit <xps_ipif_ssp1>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd".
        C_FAMILY = "spartan6"
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SPLB_P2P = 0
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_SUPPORT_BURSTS = 0
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_SMALLEST_MASTER = 32
        C_BASEADDR = "10000001000000000000000000000000"
        C_HIGHADDR = "10000001000000001111111111111111"
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 380: Output port <Bus2IP_BurstLength> of the instance <PLBV46_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 380: Output port <Bus2IP_CS> of the instance <PLBV46_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 380: Output port <Bus2IP_RNW> of the instance <PLBV46_BURST_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xps_ipif_ssp1> synthesized.

Synthesizing Unit <plbv46_slave_burst>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001000000000000000000000000","0000000000000000000000000000000010000001000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_SPLB_P2P = 0
        C_CACHLINE_ADDR_MODE = 0
        C_WR_BUFFER_DEPTH = 0
        C_BURSTLENGTH_TYPE = 1
        C_INCLUDE_DPHASE_TIMER = 1
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SIPIF_DWIDTH = 32
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <plbv46_slave_burst> synthesized.

Synthesizing Unit <plb_slave_attachment>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
        C_STEER_ADDR_SIZE = 10
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001000000000000000000000000","0000000000000000000000000000000010000001000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_PLB_NUM_MASTERS = 2
        C_PLB_MID_WIDTH = 1
        C_SPLB_P2P = 0
        C_PLB_SMALLEST_MASTER = 32
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_SPLB_DWIDTH = 32
        C_DEV_MAX_BURST_SIZE = 64
        C_CACHLINE_ADDR_MODE = 0
        C_WR_BUFFER_DEPTH = 0
        C_BURSTLENGTH_TYPE = 1
        C_DPHASE_TIMEOUT = 128
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 3380: Output port <BE_out> of the instance <I_BUS_ADDRESS_COUNTER> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 3538: Output port <Count_Out> of the instance <INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Register <set_sl_busy> equivalent to <sl_addrack_i> has been removed
    Register <clear_sl_rd_busy> equivalent to <sl_rdcomp_i> has been removed
    Found 1-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 2-bit register for signal <sa2mirror_sh_size_i>.
    Found 10-bit register for signal <sa2mirror_rdaddr_i>.
    Found 2-bit register for signal <GEN_FOR_SHARED.addr_cntl_cs>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <master_id_vector>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 1-bit register for signal <rd_burst_done>.
    Found 2-bit register for signal <plb_read_cntl_state>.
    Found 1-bit register for signal <bus2ip_rdburst_i>.
    Found 1-bit register for signal <rd_data_ack>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 2-bit register for signal <GEN_NO_WRITE_BUFFER.plb_write_cntl_state>.
    Found 1-bit register for signal <bus2ip_wrburst_i>.
    Found 4-bit register for signal <data_cycle_count>.
    Found 7-bit register for signal <burstlength_i>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<0>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<1>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<2>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<3>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<4>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<5>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<6>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<7>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<8>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<9>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<10>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<11>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<12>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<13>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<14>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<15>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<16>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<17>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<18>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<19>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<20>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<21>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<22>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<23>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<24>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<25>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<26>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<27>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<28>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<29>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<30>>.
    Found 1-bit register for signal <GEN_FOR_32.sl_rddbus1_i<31>>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found finite state machine <FSM_0> for signal <GEN_FOR_SHARED.addr_cntl_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <GEN_NO_WRITE_BUFFER.plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_18_o_GND_18_o_sub_97_OUT<3:0>>.
    Found 16x4-bit Read Only RAM for signal <_n0502>
    Found 1-bit 4-to-1 multiplexer for signal <rd_dphase_active_ns> created at line 1712.
    Found 1-bit 4-to-1 multiplexer for signal <bus2ip_rdburst_ns> created at line 1712.
    Found 1-bit 4-to-1 multiplexer for signal <clr_bus2ip_rdreq> created at line 1712.
    Found 1-bit 4-to-1 multiplexer for signal <sl_rdcomp_ns> created at line 1712.
    Found 1-bit 4-to-1 multiplexer for signal <clear_rd_ce> created at line 1712.
    Found 1-bit 3-to-1 multiplexer for signal <clr_bus2ip_wrreq> created at line 2364.
    Found 1-bit 3-to-1 multiplexer for signal <clear_sl_wr_busy> created at line 2364.
    WARNING:Xst:2404 -  FFs/Latches <Sl_SSize<1:2>> (without init value) have a constant value of 0 in block <plb_slave_attachment>.
INFO:Xst:2840 - Register <extend_wr_busy<0:0>> in unit <plb_slave_attachment> has a constant value of 0 during circuit operation. The register is replaced by logic.
    WARNING:Xst:2404 -  FFs/Latches <sl_mrderr_i<0:1>> (without init value) have a constant value of 0 in block <plb_slave_attachment>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 123 D-type flip-flop(s).
	inferred  75 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <plb_slave_attachment> synthesized.

Synthesizing Unit <be_reset_gen>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd".
        C_DWIDTH = 32
        C_AWIDTH = 32
        C_SMALLEST = 32
WARNING:Xst:647 - Input <Addr<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <be_reset_gen> synthesized.

Synthesizing Unit <plb_address_decoder>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
        C_BUS_AWIDTH = 32
        C_SIPIF_DWIDTH = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001000000000000000000000000","0000000000000000000000000000000010000001000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_SPLB_P2P = 0
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <plb_address_decoder> synthesized.

Synthesizing Unit <pselect_f>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 16
        C_AW = 32
        C_BAR = "10000001000000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f> synthesized.

Synthesizing Unit <or_gate128>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = true
    Summary:
	no macro.
Unit <or_gate128> synthesized.

Synthesizing Unit <burst_support>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd".
        C_MAX_DBEAT_CNT = 16
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrBuf_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" line 260: Output port <Carry_Out> of the instance <RESPONSE_DBEAT_CNTR_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" line 323: Output port <Carry_Out> of the instance <CONTROL_DBEAT_CNTR_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <resp_done_reg>.
    Found 32-bit comparator greater for signal <GND_79_o_Num_Data_Beats[31]_LessThan_1_o> created at line 249
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <burst_support> synthesized.

Synthesizing Unit <counter_f_1>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 5
        C_FAMILY = "spartan6"
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Output port <LO> of the instance <STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I> is unconnected or connected to loadless signal.
    Summary:
	inferred   6 Multiplexer(s).
Unit <counter_f_1> synthesized.

Synthesizing Unit <addr_reg_cntr_brst_flex_1>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
        C_CACHLINE_ADDR_MODE = 0
        C_SPLB_P2P = 0
        C_NUM_ADDR_BITS = 32
        C_PLB_DWIDTH = 32
WARNING:Xst:647 - Input <Addr_Cnt_Size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 628: Output port <Carry_Out> of the instance <I_FLEX_ADDR_CNTR> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <addr_reg_cntr_brst_flex_1> synthesized.

Synthesizing Unit <flex_addr_cntr_1>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd".
        C_AWIDTH = 32
        C_DWIDTH = 32
WARNING:Xst:647 - Input <MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BE_in<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <flex_addr_cntr_1> synthesized.

Synthesizing Unit <addr_reg_cntr_brst_flex_2>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
        C_CACHLINE_ADDR_MODE = 0
        C_SPLB_P2P = 0
        C_NUM_ADDR_BITS = 10
        C_PLB_DWIDTH = 32
WARNING:Xst:647 - Input <Addr_Cnt_Size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 628: Output port <Carry_Out> of the instance <I_FLEX_ADDR_CNTR> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <addr_reg_cntr_brst_flex_2> synthesized.

Synthesizing Unit <flex_addr_cntr_2>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd".
        C_AWIDTH = 10
        C_DWIDTH = 32
WARNING:Xst:647 - Input <MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BE_in<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <flex_addr_cntr_2> synthesized.

Synthesizing Unit <counter_f_2>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 8
        C_FAMILY = "nofamily"
    Found 9-bit register for signal <INFERRED_GEN.icount_out>.
    Found 9-bit subtractor for signal <INFERRED_GEN.icount_out[8]_GND_156_o_mux_5_OUT>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_f_2> synthesized.

Synthesizing Unit <data_mirror_128>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
        C_PLB_AWIDTH = 10
        C_PLB_DWIDTH = 32
        C_IPIF_DWIDTH = 32
        C_SMALLEST = 32
WARNING:Xst:647 - Input <Addr_In<0:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <data_mirror_128> synthesized.

Synthesizing Unit <emac>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac.vhd".
        C_DUPLEX = 1
        NODE_MAC = "000000000000000001011110000000001111101011001110"
        C_FAMILY = "spartan6"
    Found 12-bit register for signal <txbuffer_addr>.
    Found 1-bit register for signal <tx_clk_reg_d1>.
    Found 1-bit register for signal <tx_clk_reg_d2>.
    Found 12-bit register for signal <rxbuffer_addr>.
    Found 12-bit adder for signal <rxbuffer_addr[0]_GND_162_o_add_1_OUT> created at line 396.
    Found 12-bit adder for signal <txbuffer_addr[0]_GND_162_o_add_7_OUT> created at line 414.
    Found 16-bit comparator greater for signal <GND_162_o_mac_tx_frame_length[0]_LessThan_14_o> created at line 452
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <emac> synthesized.

Synthesizing Unit <receive>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/receive.vhd".
        C_DUPLEX = 1
        C_FAMILY = "spartan6"
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/receive.vhd" line 275: Output port <Fifo_full> of the instance <INST_RX_INTRFCE> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rxCrcEn_d1>.
    Found 6-bit register for signal <emac_rx_rd_data_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <receive> synthesized.

Synthesizing Unit <rx_statemachine>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd".
        C_DUPLEX = 1
WARNING:Xst:647 - Input <Emac_rx_rd_data_d1<4:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BusFifoData<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rx_DPM_rd_data<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rx_pong_ping_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <checkingBroadcastAdr_reg>.
    Found 4-bit register for signal <Mac_addr_ram_addr_rd>.
    Found 7-bit register for signal <pkt_length_cnt>.
    Found 1-bit register for signal <busFifoData_is_5_d1>.
    Found 4-bit register for signal <rdDestAddrNib_D_t_q>.
    Found finite state machine <FSM_3> for signal <rdDestAddrNib_D_t_q>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 86                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | state_machine_rst_goto_startReadDestAdrNib_1_OR_201_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_164_o_GND_164_o_sub_42_OUT<6:0>>.
    Found 4-bit comparator equal for signal <Mac_addr_ram_data[0]_Emac_rx_rd_data_d1[0]_equal_40_o> created at line 985
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx_statemachine> synthesized.

Synthesizing Unit <rx_intrfce>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd".
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <InternalWrapEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Output port <Wr_count> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Output port <Rd_count> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Output port <Almost_full> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Output port <Almost_empty> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Output port <Rd_err> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Output port <Wr_ack> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Output port <Wr_err> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rx_intrfce> synthesized.

Synthesizing Unit <async_fifo_fg>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd".
        C_ALLOW_2N_DEPTH = 0
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 6
        C_ENABLE_RLOCS = 0
        C_FIFO_DEPTH = 15
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_RD_ACK = 1
        C_HAS_RD_COUNT = 0
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_COUNT = 0
        C_HAS_WR_ERR = 0
        C_RD_ACK_LOW = 0
        C_RD_COUNT_WIDTH = 2
        C_RD_ERR_LOW = 0
        C_USE_BLOCKMEM = 0
        C_WR_ACK_LOW = 0
        C_WR_COUNT_WIDTH = 2
        C_WR_ERR_LOW = 0
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v6_1.fifo_generator_v6_1 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM>.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 493: Output port <DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 493: Output port <PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 493: Output port <PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 493: Output port <SBITERR> of the instance <LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 493: Output port <DBITERR> of the instance <LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <async_fifo_fg> synthesized.

Synthesizing Unit <crcgenrx>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcgenrx.vhd".
    Found 32-bit register for signal <crc_local>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <crcgenrx> synthesized.

Synthesizing Unit <transmit>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd".
        C_DUPLEX = 1
        C_FAMILY = "spartan6"
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" line 358: Output port <Fifo_rd_ack> of the instance <INST_TX_INTRFCE> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" line 358: Output port <Fifo_almost_empty> of the instance <INST_TX_INTRFCE> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" line 510: Output port <InitBackoff> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" line 510: Output port <TxExcessDefrlRst> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" line 510: Output port <TxLateColnRst> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" line 510: Output port <TxColRetryCntRst_n> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" line 510: Output port <TxColRetryCntEnbl> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <phy_tx_en_i>.
    Found 1-bit register for signal <fifo_tx_en>.
    Found 4-bit register for signal <emac_tx_wr_data_d1>.
    Found 1-bit register for signal <emac_tx_wr_d1>.
    Found 1-bit register for signal <txcrcen_d1>.
    Found 12-bit register for signal <txNibbleCnt_pad>.
    Found 12-bit subtractor for signal <GND_201_o_GND_201_o_sub_16_OUT<11:0>>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <transmit> synthesized.

Synthesizing Unit <crcgentx>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcgentx.vhd".
    Summary:
Unit <crcgentx> synthesized.

Synthesizing Unit <crcnibshiftreg>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcnibshiftreg.vhd".
    Found 32-bit register for signal <nibData>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <crcnibshiftreg> synthesized.

Synthesizing Unit <tx_intrfce>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd".
        C_FAMILY = "spartan6"
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Output port <Wr_count> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Output port <Rd_count> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Output port <Almost_full> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Output port <Almost_empty> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Output port <Rd_ack> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Output port <Rd_err> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Output port <Wr_ack> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Output port <Wr_err> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Fifo_rd_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Fifo_almost_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <tx_intrfce> synthesized.

Synthesizing Unit <mux_onehot_f>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd".
        C_DW = 4
        C_NB = 6
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <D<0:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mux_onehot_f> synthesized.

Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
        C_ADD_SUB_NOT = false
        C_REG_WIDTH = 12
        C_RESET_VALUE = "000000000000"
        C_LD_WIDTH = 12
        C_LD_OFFSET = 0
        C_AD_WIDTH = 12
        C_AD_OFFSET = 0
WARNING:Xst:647 - Input <LD<0:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AD<0:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  12 Multiplexer(s).
Unit <ld_arith_reg_1> synthesized.

Synthesizing Unit <tx_statemachine>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd".
        C_DUPLEX = 1
WARNING:Xst:647 - Input <ColRetryCnt<0:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ColWindowNibCnt<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <JamTxNibCnt<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TxNibbleCnt<0:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BusFifoWrNibbleCnt<0:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CrcCnt<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TxRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tx_pong_ping_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 523: Output port <Cntout> of the instance <PRE_SFD_count> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Tx_DPM_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <busFifoWrCntRst_reg>.
    Found 1-bit register for signal <retrying_reg>.
    Found 1-bit register for signal <txCrcEn_reg>.
    Found 1-bit register for signal <transmit_start_reg>.
    Found 1-bit register for signal <mac_program_start_reg>.
    Found 1-bit register for signal <Mac_addr_ram_we>.
    Found 4-bit register for signal <Mac_addr_ram_addr_wr>.
    Found 1-bit register for signal <phytx_en_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <tx_statemachine> synthesized.

Synthesizing Unit <cntr5bit>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/cntr5bit.vhd".
    Found 1-bit register for signal <zero_i>.
    Found 5-bit register for signal <count>.
    Found 5-bit subtractor for signal <GND_220_o_GND_220_o_sub_2_OUT<4:0>>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <cntr5bit> synthesized.

Synthesizing Unit <deferral>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/deferral.vhd".
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/deferral.vhd" line 196: Output port <Cntout> of the instance <inst_ifgp1_count> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/deferral.vhd" line 210: Output port <Cntout> of the instance <inst_ifgp2_count> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <deferral> synthesized.

Synthesizing Unit <defer_state>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/defer_state.vhd".
    Found 2-bit register for signal <thisState>.
    Found finite state machine <FSM_4> for signal <thisState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst_Txrst_OR_409_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | loadcntr                                       |
    | Power Up State     | loadcntr                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <defer_state> synthesized.

Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
        C_ADD_SUB_NOT = true
        C_REG_WIDTH = 12
        C_RESET_VALUE = "000000000000"
        C_LD_WIDTH = 12
        C_LD_OFFSET = 0
        C_AD_WIDTH = 12
        C_AD_OFFSET = 0
WARNING:Xst:647 - Input <LD<0:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AD<0:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  12 Multiplexer(s).
Unit <ld_arith_reg_2> synthesized.

Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
        C_ADD_SUB_NOT = false
        C_REG_WIDTH = 4
        C_RESET_VALUE = "1000"
        C_LD_WIDTH = 4
        C_LD_OFFSET = 0
        C_AD_WIDTH = 4
        C_AD_OFFSET = 0
WARNING:Xst:647 - Input <LD<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AD<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <ld_arith_reg_3> synthesized.

Synthesizing Unit <MacAddrRAM>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/macaddrram.vhd".
        MACAddr = "000000000000000001011110000000001111101011001110"
        Filler = "0000000000000000"
    Summary:
	no macro.
Unit <MacAddrRAM> synthesized.

Synthesizing Unit <ram16x4>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/ram16x4.vhd".
        INIT_00 = "0000000000000000"
        INIT_01 = "1110010100000000"
        INIT_02 = "1010111111101100"
        INIT_03 = "0000000000000000"
    Set property "INIT = 0220" for instance <ram16x1_0>.
    Set property "INIT = 0710" for instance <ram16x1_1>.
    Set property "INIT = 0E30" for instance <ram16x1_2>.
    Set property "INIT = 0F10" for instance <ram16x1_3>.
    Summary:
	no macro.
Unit <ram16x4> synthesized.

Synthesizing Unit <emac_dpram>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac_dpram.vhd".
        C_FAMILY = "spartan6"
    Set property "WRITE_MODE_A = READ_FIRST" for instance <I_DPB16_4_9>.
    Set property "WRITE_MODE_B = READ_FIRST" for instance <I_DPB16_4_9>.
WARNING:Xst:647 - Input <Data_in_b<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac_dpram.vhd" line 321: Output port <DOPB> of the instance <I_DPB16_4_9> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <emac_dpram> synthesized.

Synthesizing Unit <mdio_if>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/mdio_if.vhd".
    Found 1-bit register for signal <mdio_in_reg1>.
    Found 1-bit register for signal <mdio_in_reg2>.
    Found 1-bit register for signal <mdio_en_reg>.
    Found 1-bit register for signal <PHY_MDIO_T>.
    Found 1-bit register for signal <PHY_MDIO_O>.
    Found 1-bit register for signal <mdio_idle>.
    Found 1-bit register for signal <MDIO_RD_DATA<15>>.
    Found 1-bit register for signal <MDIO_RD_DATA<14>>.
    Found 1-bit register for signal <MDIO_RD_DATA<13>>.
    Found 1-bit register for signal <MDIO_RD_DATA<12>>.
    Found 1-bit register for signal <MDIO_RD_DATA<11>>.
    Found 1-bit register for signal <MDIO_RD_DATA<10>>.
    Found 1-bit register for signal <MDIO_RD_DATA<9>>.
    Found 1-bit register for signal <MDIO_RD_DATA<8>>.
    Found 1-bit register for signal <MDIO_RD_DATA<7>>.
    Found 1-bit register for signal <MDIO_RD_DATA<6>>.
    Found 1-bit register for signal <MDIO_RD_DATA<5>>.
    Found 1-bit register for signal <MDIO_RD_DATA<4>>.
    Found 1-bit register for signal <MDIO_RD_DATA<3>>.
    Found 1-bit register for signal <MDIO_RD_DATA<2>>.
    Found 1-bit register for signal <MDIO_RD_DATA<1>>.
    Found 1-bit register for signal <MDIO_RD_DATA<0>>.
    Found 6-bit register for signal <clk_cnt>.
    Found 4-bit register for signal <mdio_state>.
    Found 6-bit register for signal <ld_cnt_data_reg>.
    Found 1-bit register for signal <ld_cnt_en_reg>.
    Found 1-bit register for signal <mdio_clk_reg>.
    Found finite state machine <FSM_5> for signal <mdio_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 46                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_272_o_GND_272_o_sub_1_OUT<5:0>>.
    Found 1-bit 5-to-1 multiplexer for signal <clk_cnt[2]_X_53_o_Mux_15_o> created at line 462.
    Found 1-bit 5-to-1 multiplexer for signal <clk_cnt[2]_X_53_o_Mux_19_o> created at line 473.
    Found 1-bit 16-to-1 multiplexer for signal <clk_cnt[3]_MDIO_WR_DATA[15]_Mux_23_o> created at line 508.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred  41 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mdio_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 11
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 3
 6-bit subtractor                                      : 2
 7-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 119
 1-bit register                                        : 82
 10-bit register                                       : 1
 12-bit register                                       : 3
 13-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 2
 3-bit register                                        : 1
 32-bit register                                       : 6
 4-bit register                                        : 7
 5-bit register                                        : 5
 6-bit register                                        : 5
 7-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 3
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 205
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 138
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 5
 1-bit 5-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 19
 5-bit 2-to-1 multiplexer                              : 11
 6-bit 2-to-1 multiplexer                              : 11
 7-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 124
 1-bit xor2                                            : 118
 1-bit xor3                                            : 6

=========================================================================
Release 12.1 - generatecore $Revision: 1.29.4.1 $ (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Last:0 Text:Warning: EDIF Netlist being generated
XSTHandler: XST: HDL Parsing
XSTHandler: XST: HDL Elaboration
XSTHandler: XST: HDL Synthesis
XSTHandler: XST: Advanced HDL Synthesis
XSTHandler: XST: Low Level Synthesis
XSTHandler: XST: Partition Report
XSTHandler: XST: Design Summary

Last:0 Text:(null)
Last:1 Text:(null)
Successfully generated unit: <ethernet_mac_wrapper_fifo_generator_v6_1>.

End of process call...

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <burstlength_i<0:3>> (without init value) have a constant value of 0 in block <plb_slave_attachment>.

Synthesizing (advanced) Unit <cntr5bit>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <cntr5bit> synthesized (advanced).

Synthesizing (advanced) Unit <emac>.
The following registers are absorbed into counter <txbuffer_addr>: 1 register on signal <txbuffer_addr>.
The following registers are absorbed into counter <rxbuffer_addr>: 1 register on signal <rxbuffer_addr>.
Unit <emac> synthesized (advanced).

Synthesizing (advanced) Unit <mdio_if>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
Unit <mdio_if> synthesized (advanced).

Synthesizing (advanced) Unit <plb_slave_attachment>.
The following registers are absorbed into counter <data_cycle_count>: 1 register on signal <data_cycle_count>.
INFO:Xst:3048 - The small RAM <Mram__n0502> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <plb_size_reg>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <burst_transfer> |          |
    -----------------------------------------------------------------------
Unit <plb_slave_attachment> synthesized (advanced).

Synthesizing (advanced) Unit <rx_statemachine>.
The following registers are absorbed into counter <pkt_length_cnt>: 1 register on signal <pkt_length_cnt>.
Unit <rx_statemachine> synthesized (advanced).

Synthesizing (advanced) Unit <xemac>.
The following registers are absorbed into counter <MDIO_GEN.clk_cnt>: 1 register on signal <MDIO_GEN.clk_cnt>.
Unit <xemac> synthesized (advanced).
WARNING:Xst:2677 - Node <bus2ip_addr_d1_0> of sequential type is unconnected in block <xemac>.
WARNING:Xst:2677 - Node <bus2ip_addr_d1_1> of sequential type is unconnected in block <xemac>.
WARNING:Xst:2677 - Node <bus2ip_addr_d1_11> of sequential type is unconnected in block <xemac>.
WARNING:Xst:2677 - Node <bus2ip_addr_d1_12> of sequential type is unconnected in block <xemac>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 12-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 9
 12-bit up counter                                     : 2
 4-bit down counter                                    : 1
 5-bit down counter                                    : 3
 6-bit down counter                                    : 2
 7-bit down counter                                    : 1
# Registers                                            : 604
 Flip-Flops                                            : 604
# Comparators                                          : 3
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 195
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 137
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 5
 1-bit 5-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 124
 1-bit xor2                                            : 118
 1-bit xor3                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ld_cnt_data_reg_5> has a constant value of 0 in block <mdio_if>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs> on signal <GEN_FOR_SHARED.addr_cntl_cs[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_addrack  | 10
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state> on signal <plb_read_cntl_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 pbrd_idle        | 00
 pbrd_single      | 01
 pbrd_burst_fixed | 10
 pbread_flush     | 11
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_NO_WRITE_BUFFER.plb_write_cntl_state> on signal <GEN_NO_WRITE_BUFFER.plb_write_cntl_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 00
 pbwr_single      | 01
 pbwr_burst_fixed | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q> on signal <rdDestAddrNib_D_t_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState> on signal <thisState[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 loadcntr      | 00
 startifgp1cnt | 01
 startifgp2cnt | 11
 cntdone       | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state> on signal <mdio_state[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 0000
 preamble | 0001
 st1      | 0010
 st2      | 0011
 op1      | 0100
 op2      | 0101
 ta1      | 0110
 ta2      | 0111
 phy_addr | 1000
 reg_addr | 1001
 write    | 1010
 read     | 1011
 done     | 1100
----------------------
WARNING:Xst:1710 - FF/Latch <mdio_data_out_1> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_0> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_15> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_14> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_13> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_12> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_11> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_10> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_9> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_8> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_7> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_6> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_5> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_4> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_3> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_2> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_1> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_reg_4> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_reg_2> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_reg_0> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_15> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_14> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_13> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_12> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_11> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_10> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_9> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_8> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_7> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_6> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_5> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_4> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_3> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_2> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance RX_PING/I_DPB16_4_9 in unit xemac of type RAMB16_S4_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance TX_PING/I_DPB16_4_9 in unit xemac of type RAMB16_S4_S36 has been replaced by RAMB16BWER
INFO:Xst:2261 - The FF/Latch <ld_cnt_data_reg_0> in Unit <mdio_if> is equivalent to the following 2 FFs/Latches, which will be removed : <ld_cnt_data_reg_1> <ld_cnt_data_reg_3> 

Optimizing unit <ethernet_mac_wrapper> ...

Optimizing unit <xps_ethernetlite> ...

Optimizing unit <xemac> ...
WARNING:Xst:1293 - FF/Latch <MDIO_GEN.clk_cnt_5> has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MDIO_GEN.clk_cnt_4> has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <plb_slave_attachment> ...
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd2> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_rearbitrate_i> 

Optimizing unit <plb_address_decoder> ...

Optimizing unit <addr_reg_cntr_brst_flex_1> ...

Optimizing unit <flex_addr_cntr_1> ...

Optimizing unit <addr_reg_cntr_brst_flex_2> ...

Optimizing unit <flex_addr_cntr_2> ...

Optimizing unit <burst_support> ...

Optimizing unit <counter_f_2> ...

Optimizing unit <emac> ...

Optimizing unit <receive> ...

Optimizing unit <rx_statemachine> ...

Optimizing unit <crcgenrx> ...

Optimizing unit <transmit> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <crcgentx> ...

Optimizing unit <crcnibshiftreg> ...

Optimizing unit <tx_statemachine> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <ld_arith_reg_3> ...

Optimizing unit <mux_onehot_f> ...

Optimizing unit <mdio_if> ...
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_0> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_1> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_2> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_3> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_4> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_5> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_6> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_7> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_8> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_9> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_0> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_1> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_2> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_3> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_0> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_1> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_4> of sequential type is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_5> of sequential type is unconnected in block <ethernet_mac_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Ethernet_MAC/XEMAC_I/EMAC_I/TX/txcrcen_d1> in Unit <ethernet_mac_wrapper> is equivalent to the following FF/Latch, which will be removed : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txCrcEn_reg> 
Found area constraint ratio of 100 (+ 0) on block ethernet_mac_wrapper, actual ratio is 18.
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <ethernet_mac_wrapper> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
FlipFlop Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout has been replicated 1 time(s)
FlipFlop Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_addrack_i has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 624
 Flip-Flops                                            : 624

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ethernet_mac_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1055
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 3
#      LUT2                        : 74
#      LUT3                        : 107
#      LUT4                        : 174
#      LUT5                        : 164
#      LUT6                        : 220
#      MULT_AND                    : 28
#      MUXCY                       : 113
#      MUXCY_L                     : 14
#      MUXF7                       : 21
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 118
# FlipFlops/Latches                : 624
#      FD                          : 23
#      FDR                         : 305
#      FDRE                        : 242
#      FDS                         : 5
#      FDSE                        : 49
# RAMS                             : 6
#      RAM16X1S                    : 4
#      RAMB16BWER                  : 2
# Others                           : 2
#      ethernet_mac_wrapper_fifo_generator_v6_1: 2

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             613  out of  11440     5%  
 Number of Slice LUTs:                  762  out of   5720    13%  
    Number used as Logic:               758  out of   5720    13%  
    Number used as Memory:                4  out of   1440     0%  
       Number used as RAM:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    919
   Number with an unused Flip Flop:     306  out of    919    33%  
   Number with an unused LUT:           157  out of    919    17%  
   Number of fully used LUT-FF pairs:   456  out of    919    49%  
   Number of unique control sets:        57

IO Utilization: 
 Number of IOs:                         222
 Number of bonded IOBs:                   0  out of    200     0%  
    IOB Flip Flops/Latches:              11

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                        | Load  |
-----------------------------------+----------------------------------------------+-------+
PHY_rx_clk                         | NONE(Ethernet_MAC/IOFFS_GEN2.RER_FF)         | 6     |
PHY_tx_clk                         | NONE(Ethernet_MAC/IOFFS_GEN2.TEN_FF)         | 7     |
SPLB_Clk                           | NONE(Ethernet_MAC/XEMAC_I/MDIO_GEN.clk_cnt_0)| 617   |
-----------------------------------+----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.753ns (Maximum Frequency: 114.247MHz)
   Minimum input arrival time before clock: 6.739ns
   Maximum output required time after clock: 6.837ns
   Maximum combinational path delay: 2.308ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PHY_tx_clk'
  Clock period: 4.324ns (frequency: 231.267MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               2.162ns (Levels of Logic = 1)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:       Ethernet_MAC/IOFFS_GEN2.TEN_FF (FF)
  Source Clock:      PHY_tx_clk falling
  Destination Clock: PHY_tx_clk rising

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i to Ethernet_MAC/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.633   1.014  Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i (Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i)
     LUT2:I0->O            1   0.373   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11 (Ethernet_MAC/phy_tx_data_i<3>)
     FDRE:D                    0.142          Ethernet_MAC/IOFFS_GEN[3].TX_FF_I
    ----------------------------------------
    Total                      2.162ns (1.148ns logic, 1.014ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 8.753ns (frequency: 114.247MHz)
  Total number of paths / destination ports: 18079 / 1082
-------------------------------------------------------------------------
Delay:               8.753ns (Levels of Logic = 6)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_0 (FF)
  Destination:       Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_0 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_0 to Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.633   0.970  Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_0 (Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_0)
     LUT3:I0->O            8   0.373   0.943  Ethernet_MAC/XEMAC_I/EMAC_I/Mmux_mac_addr_ram_addr11 (Ethernet_MAC/XEMAC_I/EMAC_I/mac_addr_ram_addr<0>)
     RAM16X1S:A3->O        2   0.333   0.864  Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0 (Ethernet_MAC/XEMAC_I/EMAC_I/mac_addr_ram_data<3>)
     LUT4:I2->O            1   0.373   0.820  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_data[0]_Emac_rx_rd_data_d1[0]_equal_40_o4_SW1 (N139)
     LUT6:I4->O            6   0.373   0.876  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/bcastAddrGood_ucastAddrGood_OR_233_o1 (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/bcastAddrGood_ucastAddrGood_OR_233_o)
     LUT6:I5->O            4   0.373   1.182  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd4-In4 (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd4-In)
     LUT5:I1->O            1   0.364   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mmux_mac_addr_ram_addr_rd_D41 (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/mac_addr_ram_addr_rd_D<3>)
     FDR:D                     0.142          Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_3
    ----------------------------------------
    Total                      8.753ns (3.098ns logic, 5.655ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_rx_clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.541ns (Levels of Logic = 0)
  Source:            SPLB_Rst (PAD)
  Destination:       Ethernet_MAC/IOFFS_GEN2.RER_FF (FF)
  Destination Clock: PHY_rx_clk rising

  Data Path: SPLB_Rst to Ethernet_MAC/IOFFS_GEN2.RER_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:R                    0.541          Ethernet_MAC/IOFFS_GEN[3].RX_FF_I
    ----------------------------------------
    Total                      0.541ns (0.541ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.197ns (Levels of Logic = 1)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:DOUT<0> (PAD)
  Destination:       Ethernet_MAC/IOFFS_GEN2.TEN_FF (FF)
  Destination Clock: PHY_tx_clk rising

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:DOUT<0> to Ethernet_MAC/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ethernet_mac_wrapper_fifo_generator_v6_1:DOUT<0>    1   0.000   0.682  Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM (Ethernet_MAC/XEMAC_I/EMAC_I/TX/bus_combo<5>)
     LUT2:I1->O            1   0.373   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_en11 (Ethernet_MAC/phy_tx_en_i)
     FDRE:D                    0.142          Ethernet_MAC/IOFFS_GEN2.TEN_FF
    ----------------------------------------
    Total                      1.197ns (0.515ns logic, 0.682ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 1079 / 872
-------------------------------------------------------------------------
Offset:              6.739ns (Levels of Logic = 4)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:DOUT<3> (PAD)
  Destination:       Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_0 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:DOUT<3> to Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ethernet_mac_wrapper_fifo_generator_v6_1:DOUT<3>   17   0.000   1.497  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM (Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<2>)
     LUT3:I0->O            6   0.373   1.477  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/startReadDestAdrNib_D11 (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/N23)
     LUT6:I1->O            2   0.373   0.726  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/idle_D (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/idle_D)
     LUT6:I5->O            4   0.373   1.405  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/idle_D_startReadDestAdrNib_D_OR_252_o (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/idle_D_startReadDestAdrNib_D_OR_252_o)
     LUT5:I0->O            1   0.373   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mmux_mac_addr_ram_addr_rd_D41 (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/mac_addr_ram_addr_rd_D<3>)
     FDR:D                     0.142          Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_3
    ----------------------------------------
    Total                      6.739ns (1.634ns logic, 5.105ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.358ns (Levels of Logic = 0)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:       Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:RD_EN (PAD)
  Source Clock:      PHY_tx_clk falling

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/TX/fifo_tx_en to Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.633   0.725  Ethernet_MAC/XEMAC_I/EMAC_I/TX/fifo_tx_en (Ethernet_MAC/XEMAC_I/EMAC_I/TX/fifo_tx_en)
    ethernet_mac_wrapper_fifo_generator_v6_1:RD_EN        0.000          Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM
    ----------------------------------------
    Total                      1.358ns (0.633ns logic, 0.725ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.837ns (Levels of Logic = 5)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_10 (FF)
  Destination:       Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:DIN<4> (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_10 to Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:DIN<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.633   1.343  Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_10 (Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_10)
     LUT6:I0->O           15   0.373   1.293  Ethernet_MAC/XEMAC_I/EMAC_I/TX/GND_201_o_GND_201_o_equal_6_o<0>1 (Ethernet_MAC/XEMAC_I/EMAC_I/TX/GND_201_o_GND_201_o_equal_6_o<0>)
     LUT2:I0->O            2   0.373   1.104  Ethernet_MAC/XEMAC_I/EMAC_I/TX/GND_201_o_GND_201_o_equal_6_o<0>3 (Ethernet_MAC/XEMAC_I/EMAC_I/TX/GND_201_o_GND_201_o_equal_6_o)
     LUT6:I2->O            1   0.364   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/TX/ONR_HOT_MUX/GEN.DATA_WIDTH_GEN[3].lutout<0>1 (Ethernet_MAC/XEMAC_I/EMAC_I/TX/ONR_HOT_MUX/GEN.DATA_WIDTH_GEN[3].lutout<0>)
     MUXCY:S->O            1   0.330   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/TX/ONR_HOT_MUX/GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (Ethernet_MAC/XEMAC_I/EMAC_I/TX/ONR_HOT_MUX/GEN.DATA_WIDTH_GEN[3].cyout<1>)
     MUXCY:CI->O           1   0.343   0.681  Ethernet_MAC/XEMAC_I/EMAC_I/TX/ONR_HOT_MUX/GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_i<3>)
    ethernet_mac_wrapper_fifo_generator_v6_1:DIN<2>        0.000          Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM
    ----------------------------------------
    Total                      6.837ns (2.416ns logic, 4.421ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PHY_rx_clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.633ns (Levels of Logic = 0)
  Source:            Ethernet_MAC/IOFFS_GEN[3].RX_FF_I (FF)
  Destination:       Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:DIN<5> (PAD)
  Source Clock:      PHY_rx_clk rising

  Data Path: Ethernet_MAC/IOFFS_GEN[3].RX_FF_I to Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:DIN<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.633   0.000  Ethernet_MAC/IOFFS_GEN[3].RX_FF_I (Ethernet_MAC/phy_rx_data_reg<3>)
    ethernet_mac_wrapper_fifo_generator_v6_1:DIN<5>        0.000          Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM
    ----------------------------------------
    Total                      0.633ns (0.633ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               2.308ns (Levels of Logic = 1)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:VALID (PAD)
  Destination:       Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:RD_EN (PAD)

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:VALID to Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM:RD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ethernet_mac_wrapper_fifo_generator_v6_1:VALID   22   0.000   1.935  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM (Ethernet_MAC/XEMAC_I/EMAC_I/RX/rxBusFifoRdAck)
     LUT5:I0->O            0   0.373   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/BusFifoRd1 (Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_i)
    ethernet_mac_wrapper_fifo_generator_v6_1:RD_EN        0.000          Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM
    ----------------------------------------
    Total                      2.308ns (0.373ns logic, 1.935ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.07 secs
 
--> 

Total memory usage is 312776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  153 (   0 filtered)
Number of infos    :   59 (   0 filtered)

