```verilog
module comparator_3bit (
    input [2:0] A,
    input [2:0] B,
    output A_greater,
    output A_equal,
    output A_less
);
    
    // Evaluate if A is greater than B
    assign A_greater = (A > B) ? 1'b1 : 1'b0;

    // Evaluate if A is equal to B
    assign A_equal = (A == B) ? 1'b1 : 1'b0;

    // Evaluate if A is less than B
    assign A_less = (A < B) ? 1'b1 : 1'b0;

endmodule
```
