

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Sat Dec 28 21:59:02 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  65129|  65129|  65129|  65129|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  65128|  65128|      2326|          -|          -|    28|    no    |
        | + Loop 1.1      |   2324|   2324|        83|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     80|     80|         5|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    194|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|     224|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     224|    351|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------------+--------------------------+---------+-------+---+----+-----+
    |network_mux_164_16_1_1_x_U108  |network_mux_164_16_1_1_x  |        0|      0|  0|  65|    0|
    +-------------------------------+--------------------------+---------+-------+---+----+-----+
    |Total                          |                          |        0|      0|  0|  65|    0|
    +-------------------------------+--------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_32_1_1_U109  |network_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln27_1_fu_255_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln27_2_fu_249_p2   |     +    |      0|  0|  19|          10|          14|
    |add_ln27_fu_224_p2     |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_360_p2       |     +    |      0|  0|  30|          23|          23|
    |in_d_fu_243_p2         |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_172_p2        |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_214_p2        |     +    |      0|  0|  15|           5|           1|
    |sub_ln27_fu_202_p2     |     -    |      0|  0|  13|          11|          11|
    |and_ln32_fu_290_p2     |    and   |      0|  0|  16|          16|          16|
    |icmp_ln19_fu_166_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln20_fu_208_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln22_fu_237_p2    |   icmp   |      0|  0|  11|           5|           6|
    |select_ln31_fu_282_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln31_fu_276_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 194|         118|         111|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |buffer_0_reg_132  |   9|          2|   23|         46|
    |in_d_0_reg_144    |   9|          2|    5|         10|
    |out_h_0_reg_110   |   9|          2|    5|         10|
    |out_w_0_reg_121   |   9|          2|    5|         10|
    |phi_mul_reg_155   |   9|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             |  92|         20|   53|        114|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln27_1_reg_424  |  15|   0|   15|          0|
    |add_ln27_2_reg_419  |  14|   0|   14|          0|
    |add_ln27_reg_401    |  11|   0|   11|          0|
    |and_ln32_reg_434    |  16|   0|   16|          0|
    |ap_CS_fsm           |   9|   0|    9|          0|
    |buffer_0_reg_132    |  23|   0|   23|          0|
    |in_d_0_reg_144      |   5|   0|    5|          0|
    |in_d_reg_414        |   5|   0|    5|          0|
    |input_load_reg_444  |  16|   0|   16|          0|
    |mul_ln27_reg_454    |  32|   0|   32|          0|
    |out_h_0_reg_110     |   5|   0|    5|          0|
    |out_h_reg_383       |   5|   0|    5|          0|
    |out_w_0_reg_121     |   5|   0|    5|          0|
    |out_w_reg_396       |   5|   0|    5|          0|
    |phi_mul_reg_155     |  14|   0|   14|          0|
    |sext_ln27_reg_406   |  15|   0|   15|          0|
    |sub_ln27_reg_388    |   9|   0|   11|          2|
    |tmp_reg_449         |  16|   0|   16|          0|
    |trunc_ln27_reg_429  |   4|   0|    4|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 224|   0|  226|          2|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

