\doxysection{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___bank3___type_def}{}\label{struct_f_s_m_c___bank3___type_def}\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}


Flexible Static Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_a73861fa74b83973fa1b5f92735c042ef}{PCR3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_af30c34f7c606cb9416a413ec5fa36491}{SR3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_aba8981e4f06cfb3db7d9959242052f80}{PMEM3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{PATT3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{ECCR3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank3. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_f_s_m_c___bank3___type_def_a6062be7dc144c07e01c303cb49d69ce2}\label{struct_f_s_m_c___bank3___type_def_a6062be7dc144c07e01c303cb49d69ce2} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR3}{ECCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECCR3}

NAND Flash ECC result registers 3, Address offset\+: 0x94 \Hypertarget{struct_f_s_m_c___bank3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}\label{struct_f_s_m_c___bank3___type_def_aba03fea9c1bb2242d963e29f1b94d25e} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT3}{PATT3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PATT3}

NAND Flash Attribute memory space timing register 3, Address offset\+: 0x8C \Hypertarget{struct_f_s_m_c___bank3___type_def_a73861fa74b83973fa1b5f92735c042ef}\label{struct_f_s_m_c___bank3___type_def_a73861fa74b83973fa1b5f92735c042ef} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR3}{PCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR3}

NAND Flash control register 3, Address offset\+: 0x80 \Hypertarget{struct_f_s_m_c___bank3___type_def_aba8981e4f06cfb3db7d9959242052f80}\label{struct_f_s_m_c___bank3___type_def_aba8981e4f06cfb3db7d9959242052f80} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM3}{PMEM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMEM3}

NAND Flash Common memory space timing register 3, Address offset\+: 0x88 \Hypertarget{struct_f_s_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_f_s_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x90 ~\newline
 \Hypertarget{struct_f_s_m_c___bank3___type_def_af30c34f7c606cb9416a413ec5fa36491}\label{struct_f_s_m_c___bank3___type_def_af30c34f7c606cb9416a413ec5fa36491} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!SR3@{SR3}}
\index{SR3@{SR3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR3}{SR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR3}

NAND Flash FIFO status and interrupt register 3, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
