Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 29 11:04:26 2022
| Host         : DESKTOP-BKPO70B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 965 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.955     -328.932                     32                 2769        0.065        0.000                      0                 2769        3.000        0.000                       0                   971  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk        -10.955     -328.932                     32                 2769        0.139        0.000                      0                 2769        4.500        0.000                       0                   967  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1      -10.954     -328.905                     32                 2769        0.139        0.000                      0                 2769        4.500        0.000                       0                   967  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk        -10.955     -328.932                     32                 2769        0.065        0.000                      0                 2769  
clk_out1_sys_clk    clk_out1_sys_clk_1      -10.955     -328.932                     32                 2769        0.065        0.000                      0                 2769  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :           32  Failing Endpoints,  Worst Slack      -10.955ns,  Total Violation     -328.932ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.955ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.929ns  (logic 7.037ns (33.623%)  route 13.892ns (66.377%))
  Logic Levels:           46  (CARRY4=24 LUT2=1 LUT3=1 LUT4=7 LUT5=2 LUT6=11)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 f  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          0.876    19.591    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.097    19.688 r  csr_rdata[3]_i_7/O
                         net (fo=3, routed)           0.112    19.800    csr_rdata[3]_i_7_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.097    19.897 r  csr_rdata[1]_i_11/O
                         net (fo=1, routed)           0.194    20.091    csr_rdata[1]_i_11_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.097    20.188 r  csr_rdata[1]_i_7/O
                         net (fo=1, routed)           0.093    20.281    udm/udm_controller/csr_rdata_reg[1]_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.097    20.378 r  udm/udm_controller/csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.096    20.474    udm/udm_controller/csr_rdata[1]_i_2_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.097    20.571 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    20.571    udm_n_111
    SLICE_X1Y88          FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X1Y88          FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.030     9.616    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                -10.955    

Slack (VIOLATED) :        -10.871ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.848ns  (logic 6.843ns (32.823%)  route 14.005ns (67.177%))
  Logic Levels:           44  (CARRY4=24 LUT2=1 LUT3=1 LUT4=7 LUT5=1 LUT6=10)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 r  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          0.876    19.591    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.097    19.688 f  csr_rdata[3]_i_7/O
                         net (fo=3, routed)           0.219    19.906    udm/udm_controller/csr_rdata_reg[3]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.097    20.003 r  udm/udm_controller/csr_rdata[2]_i_2/O
                         net (fo=1, routed)           0.389    20.393    udm/udm_controller/csr_rdata[2]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.097    20.490 r  udm/udm_controller/csr_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    20.490    udm_n_110
    SLICE_X1Y87          FDRE                                         r  csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X1Y87          FDRE                                         r  csr_rdata_reg[2]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.033     9.619    csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                         -20.490    
  -------------------------------------------------------------------
                         slack                                -10.871    

Slack (VIOLATED) :        -10.830ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.802ns  (logic 6.746ns (32.429%)  route 14.056ns (67.571%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.691ns = ( 9.309 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 r  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          1.036    19.751    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.848 r  csr_rdata[3]_i_4/O
                         net (fo=1, routed)           0.499    20.347    udm/udm_controller/csr_max_elem_out[3]
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.097    20.444 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    20.444    udm_n_109
    SLICE_X7Y86          FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.213     9.309    clk_gen
    SLICE_X7Y86          FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.348     9.657    
                         clock uncertainty           -0.074     9.582    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.032     9.614    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                         -20.444    
  -------------------------------------------------------------------
                         slack                                -10.830    

Slack (VIOLATED) :        -10.725ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.633ns  (logic 6.843ns (33.165%)  route 13.790ns (66.835%))
  Logic Levels:           44  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.915    19.685    csr_rdata_reg[31]_i_4_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.097    19.782 r  csr_rdata[0]_i_6/O
                         net (fo=1, routed)           0.203    19.985    udm/udm_controller/csr_rdata_reg[0]_2
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.097    20.082 r  udm/udm_controller/csr_rdata[0]_i_2/O
                         net (fo=1, routed)           0.096    20.178    udm/udm_controller/csr_rdata[0]_i_2_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.097    20.275 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    20.275    udm_n_112
    SLICE_X11Y82         FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.151     9.247    clk_gen
    SLICE_X11Y82         FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.030     9.550    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.550    
                         arrival time                         -20.275    
  -------------------------------------------------------------------
                         slack                                -10.725    

Slack (VIOLATED) :        -10.565ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.578ns  (logic 6.746ns (32.782%)  route 13.832ns (67.218%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.941    19.711    csr_rdata_reg[31]_i_4_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.097    19.808 r  csr_rdata[9]_i_4/O
                         net (fo=1, routed)           0.315    20.123    udm/udm_controller/csr_rdata_reg[9]_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.097    20.220 r  udm/udm_controller/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    20.220    udm_n_103
    SLICE_X2Y87          FDRE                                         r  csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X2Y87          FDRE                                         r  csr_rdata_reg[9]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.069     9.655    csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                         -20.220    
  -------------------------------------------------------------------
                         slack                                -10.565    

Slack (VIOLATED) :        -10.524ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.500ns  (logic 6.746ns (32.908%)  route 13.754ns (67.092%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.872    19.642    csr_rdata_reg[31]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.739 r  csr_rdata[15]_i_7/O
                         net (fo=1, routed)           0.305    20.044    udm/udm_controller/csr_rdata_reg[15]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.141 r  udm/udm_controller/csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    20.141    udm_n_97
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[15]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.585    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.032     9.617    csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                -10.524    

Slack (VIOLATED) :        -10.523ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.499ns  (logic 6.746ns (32.908%)  route 13.753ns (67.092%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.888    19.658    csr_rdata_reg[31]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.097    19.755 r  csr_rdata[6]_i_4/O
                         net (fo=1, routed)           0.289    20.044    udm/udm_controller/csr_rdata_reg[6]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.141 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    20.141    udm_n_106
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.585    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.033     9.618    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                -10.523    

Slack (VIOLATED) :        -10.513ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.423ns  (logic 6.746ns (33.032%)  route 13.677ns (66.968%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.826    19.596    csr_rdata_reg[31]_i_4_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.097    19.693 r  csr_rdata[14]_i_4/O
                         net (fo=1, routed)           0.274    19.967    udm/udm_controller/csr_rdata_reg[14]_1
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.097    20.064 r  udm/udm_controller/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    20.064    udm_n_98
    SLICE_X9Y82          FDRE                                         r  csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.150     9.246    clk_gen
    SLICE_X9Y82          FDRE                                         r  csr_rdata_reg[14]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.032     9.551    csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -20.064    
  -------------------------------------------------------------------
                         slack                                -10.513    

Slack (VIOLATED) :        -10.461ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 6.746ns (33.121%)  route 13.622ns (66.879%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.727    19.497    csr_rdata_reg[31]_i_4_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.097    19.594 r  csr_rdata[8]_i_4/O
                         net (fo=1, routed)           0.319    19.912    udm/udm_controller/csr_rdata_reg[8]_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.097    20.009 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    20.009    udm_n_104
    SLICE_X9Y79          FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.147     9.243    clk_gen
    SLICE_X9Y79          FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.032     9.548    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                         -20.009    
  -------------------------------------------------------------------
                         slack                                -10.461    

Slack (VIOLATED) :        -10.448ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 6.746ns (33.030%)  route 13.678ns (66.970%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.905    19.675    csr_rdata_reg[31]_i_4_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.772 r  csr_rdata[5]_i_4/O
                         net (fo=1, routed)           0.196    19.968    udm/udm_controller/csr_rdata_reg[5]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.065 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    20.065    udm_n_107
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.585    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.032     9.617    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                         -20.065    
  -------------------------------------------------------------------
                         slack                                -10.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.570    -0.594    udm/udm_controller/clk_out1
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.086    -0.367    udm/udm_controller/in45[11]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.839    -0.834    udm/udm_controller/clk_out1
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.461    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.539%)  route 0.098ns (34.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm/udm_controller/tx_dout_bo_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.352    udm/uart_tx/tx_dout_bo[1]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    udm/uart_tx/databuf[1]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.120    -0.457    udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.159%)  route 0.099ns (34.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.353    udm/uart_tx/tx_dout_bo[4]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.308 r  udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    udm/uart_tx/databuf[4]
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.120    -0.458    udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.570    -0.594    udm/udm_controller/clk_out1
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.051    -0.379    udm/udm_controller/in45[9]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.334 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.839    -0.834    udm/udm_controller/clk_out1
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.092    -0.489    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.693%)  route 0.050ns (19.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X12Y86         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.050    -0.379    udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X13Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.334 r  udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    udm/udm_controller/tx_dout_bo[4]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.091    -0.489    udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.333%)  route 0.158ns (51.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.565    -0.599    clk_gen
    SLICE_X8Y71          FDRE                                         r  testmem_udm_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  testmem_udm_wdata_reg[28]/Q
                         net (fo=1, routed)           0.158    -0.293    testmem/DIADI[28]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.541%)  route 0.121ns (39.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.603    -0.561    udm/uart_rx/clk_out1
    SLICE_X7Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  udm/uart_rx/dout_bo_reg[2]/Q
                         net (fo=4, routed)           0.121    -0.299    udm/uart_rx/rx_data[2]
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.254 r  udm/uart_rx/dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    udm/uart_rx/dout_bo[1]
    SLICE_X6Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.874    -0.799    udm/uart_rx/clk_out1
    SLICE_X6Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[1]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.427    udm/uart_rx/dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.462%)  route 0.105ns (33.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X12Y87         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  udm/udm_controller/tx_dout_bo_reg[0]/Q
                         net (fo=2, routed)           0.105    -0.323    udm/uart_tx/tx_dout_bo[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.278 r  udm/uart_tx/databuf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    udm/uart_tx/databuf[0]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.121    -0.456    udm/uart_tx/databuf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.591%)  route 0.131ns (41.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.131    -0.319    udm/uart_tx/tx_dout_bo[3]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.274 r  udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    udm/uart_tx/databuf[3]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.121    -0.456    udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.407%)  route 0.132ns (41.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.320    udm/uart_tx/tx_dout_bo[6]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.275 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    udm/uart_tx/databuf[6]
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.121    -0.457    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y83     LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y84     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y86      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y81      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y88      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y79      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      LED_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      LED_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      csr_elem_in_reg[7][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      csr_elem_in_reg[7][13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      LED_reg[15]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      csr_elem_in_reg[7][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y81      csr_elem_in_reg[12][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      csr_elem_in_reg[4][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      csr_elem_in_reg[4][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      csr_elem_in_reg[4][17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y84     LED_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y82      csr_elem_in_reg[15][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y82      csr_elem_in_reg[15][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y67      csr_elem_in_reg[6][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y67      csr_elem_in_reg[7][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y67      csr_elem_in_reg[7][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83      csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83      csr_rdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y74     testmem_udm_wdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y74     testmem_udm_wdata_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :           32  Failing Endpoints,  Worst Slack      -10.954ns,  Total Violation     -328.905ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.954ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.929ns  (logic 7.037ns (33.623%)  route 13.892ns (66.377%))
  Logic Levels:           46  (CARRY4=24 LUT2=1 LUT3=1 LUT4=7 LUT5=2 LUT6=11)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 f  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          0.876    19.591    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.097    19.688 r  csr_rdata[3]_i_7/O
                         net (fo=3, routed)           0.112    19.800    csr_rdata[3]_i_7_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.097    19.897 r  csr_rdata[1]_i_11/O
                         net (fo=1, routed)           0.194    20.091    csr_rdata[1]_i_11_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.097    20.188 r  csr_rdata[1]_i_7/O
                         net (fo=1, routed)           0.093    20.281    udm/udm_controller/csr_rdata_reg[1]_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.097    20.378 r  udm/udm_controller/csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.096    20.474    udm/udm_controller/csr_rdata[1]_i_2_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.097    20.571 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    20.571    udm_n_111
    SLICE_X1Y88          FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X1Y88          FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.030     9.617    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                -10.954    

Slack (VIOLATED) :        -10.870ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.848ns  (logic 6.843ns (32.823%)  route 14.005ns (67.177%))
  Logic Levels:           44  (CARRY4=24 LUT2=1 LUT3=1 LUT4=7 LUT5=1 LUT6=10)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 r  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          0.876    19.591    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.097    19.688 f  csr_rdata[3]_i_7/O
                         net (fo=3, routed)           0.219    19.906    udm/udm_controller/csr_rdata_reg[3]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.097    20.003 r  udm/udm_controller/csr_rdata[2]_i_2/O
                         net (fo=1, routed)           0.389    20.393    udm/udm_controller/csr_rdata[2]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.097    20.490 r  udm/udm_controller/csr_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    20.490    udm_n_110
    SLICE_X1Y87          FDRE                                         r  csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X1Y87          FDRE                                         r  csr_rdata_reg[2]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.033     9.620    csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.620    
                         arrival time                         -20.490    
  -------------------------------------------------------------------
                         slack                                -10.870    

Slack (VIOLATED) :        -10.829ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.802ns  (logic 6.746ns (32.429%)  route 14.056ns (67.571%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.691ns = ( 9.309 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 r  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          1.036    19.751    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.848 r  csr_rdata[3]_i_4/O
                         net (fo=1, routed)           0.499    20.347    udm/udm_controller/csr_max_elem_out[3]
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.097    20.444 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    20.444    udm_n_109
    SLICE_X7Y86          FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.213     9.309    clk_gen
    SLICE_X7Y86          FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.348     9.657    
                         clock uncertainty           -0.074     9.583    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.032     9.615    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                         -20.444    
  -------------------------------------------------------------------
                         slack                                -10.829    

Slack (VIOLATED) :        -10.724ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.633ns  (logic 6.843ns (33.165%)  route 13.790ns (66.835%))
  Logic Levels:           44  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.915    19.685    csr_rdata_reg[31]_i_4_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.097    19.782 r  csr_rdata[0]_i_6/O
                         net (fo=1, routed)           0.203    19.985    udm/udm_controller/csr_rdata_reg[0]_2
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.097    20.082 r  udm/udm_controller/csr_rdata[0]_i_2/O
                         net (fo=1, routed)           0.096    20.178    udm/udm_controller/csr_rdata[0]_i_2_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.097    20.275 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    20.275    udm_n_112
    SLICE_X11Y82         FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.151     9.247    clk_gen
    SLICE_X11Y82         FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.030     9.551    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -20.275    
  -------------------------------------------------------------------
                         slack                                -10.724    

Slack (VIOLATED) :        -10.564ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.578ns  (logic 6.746ns (32.782%)  route 13.832ns (67.218%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.941    19.711    csr_rdata_reg[31]_i_4_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.097    19.808 r  csr_rdata[9]_i_4/O
                         net (fo=1, routed)           0.315    20.123    udm/udm_controller/csr_rdata_reg[9]_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.097    20.220 r  udm/udm_controller/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    20.220    udm_n_103
    SLICE_X2Y87          FDRE                                         r  csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X2Y87          FDRE                                         r  csr_rdata_reg[9]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.069     9.656    csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                         -20.220    
  -------------------------------------------------------------------
                         slack                                -10.564    

Slack (VIOLATED) :        -10.523ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.500ns  (logic 6.746ns (32.908%)  route 13.754ns (67.092%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.872    19.642    csr_rdata_reg[31]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.739 r  csr_rdata[15]_i_7/O
                         net (fo=1, routed)           0.305    20.044    udm/udm_controller/csr_rdata_reg[15]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.141 r  udm/udm_controller/csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    20.141    udm_n_97
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[15]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.586    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.032     9.618    csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                -10.523    

Slack (VIOLATED) :        -10.522ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.499ns  (logic 6.746ns (32.908%)  route 13.753ns (67.092%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.888    19.658    csr_rdata_reg[31]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.097    19.755 r  csr_rdata[6]_i_4/O
                         net (fo=1, routed)           0.289    20.044    udm/udm_controller/csr_rdata_reg[6]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.141 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    20.141    udm_n_106
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.586    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.033     9.619    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                -10.522    

Slack (VIOLATED) :        -10.512ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.423ns  (logic 6.746ns (33.032%)  route 13.677ns (66.968%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.826    19.596    csr_rdata_reg[31]_i_4_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.097    19.693 r  csr_rdata[14]_i_4/O
                         net (fo=1, routed)           0.274    19.967    udm/udm_controller/csr_rdata_reg[14]_1
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.097    20.064 r  udm/udm_controller/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    20.064    udm_n_98
    SLICE_X9Y82          FDRE                                         r  csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.150     9.246    clk_gen
    SLICE_X9Y82          FDRE                                         r  csr_rdata_reg[14]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.520    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.032     9.552    csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                         -20.064    
  -------------------------------------------------------------------
                         slack                                -10.512    

Slack (VIOLATED) :        -10.460ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 6.746ns (33.121%)  route 13.622ns (66.879%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.727    19.497    csr_rdata_reg[31]_i_4_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.097    19.594 r  csr_rdata[8]_i_4/O
                         net (fo=1, routed)           0.319    19.912    udm/udm_controller/csr_rdata_reg[8]_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.097    20.009 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    20.009    udm_n_104
    SLICE_X9Y79          FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.147     9.243    clk_gen
    SLICE_X9Y79          FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.032     9.549    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                         -20.009    
  -------------------------------------------------------------------
                         slack                                -10.460    

Slack (VIOLATED) :        -10.447ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 6.746ns (33.030%)  route 13.678ns (66.970%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.905    19.675    csr_rdata_reg[31]_i_4_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.772 r  csr_rdata[5]_i_4/O
                         net (fo=1, routed)           0.196    19.968    udm/udm_controller/csr_rdata_reg[5]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.065 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    20.065    udm_n_107
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.586    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.032     9.618    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -20.065    
  -------------------------------------------------------------------
                         slack                                -10.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.570    -0.594    udm/udm_controller/clk_out1
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.086    -0.367    udm/udm_controller/in45[11]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.839    -0.834    udm/udm_controller/clk_out1
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.461    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.539%)  route 0.098ns (34.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm/udm_controller/tx_dout_bo_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.352    udm/uart_tx/tx_dout_bo[1]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    udm/uart_tx/databuf[1]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.120    -0.457    udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.159%)  route 0.099ns (34.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.353    udm/uart_tx/tx_dout_bo[4]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.308 r  udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    udm/uart_tx/databuf[4]
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.120    -0.458    udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.570    -0.594    udm/udm_controller/clk_out1
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.051    -0.379    udm/udm_controller/in45[9]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.334 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.839    -0.834    udm/udm_controller/clk_out1
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.092    -0.489    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.693%)  route 0.050ns (19.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X12Y86         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.050    -0.379    udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X13Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.334 r  udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    udm/udm_controller/tx_dout_bo[4]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.091    -0.489    udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.333%)  route 0.158ns (51.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.565    -0.599    clk_gen
    SLICE_X8Y71          FDRE                                         r  testmem_udm_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  testmem_udm_wdata_reg[28]/Q
                         net (fo=1, routed)           0.158    -0.293    testmem/DIADI[28]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.541%)  route 0.121ns (39.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.603    -0.561    udm/uart_rx/clk_out1
    SLICE_X7Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  udm/uart_rx/dout_bo_reg[2]/Q
                         net (fo=4, routed)           0.121    -0.299    udm/uart_rx/rx_data[2]
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.254 r  udm/uart_rx/dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    udm/uart_rx/dout_bo[1]
    SLICE_X6Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.874    -0.799    udm/uart_rx/clk_out1
    SLICE_X6Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[1]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.427    udm/uart_rx/dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.462%)  route 0.105ns (33.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X12Y87         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  udm/udm_controller/tx_dout_bo_reg[0]/Q
                         net (fo=2, routed)           0.105    -0.323    udm/uart_tx/tx_dout_bo[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.278 r  udm/uart_tx/databuf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    udm/uart_tx/databuf[0]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.121    -0.456    udm/uart_tx/databuf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.591%)  route 0.131ns (41.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.131    -0.319    udm/uart_tx/tx_dout_bo[3]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.274 r  udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    udm/uart_tx/databuf[3]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.121    -0.456    udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.407%)  route 0.132ns (41.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.320    udm/uart_tx/tx_dout_bo[6]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.275 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    udm/uart_tx/databuf[6]
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.121    -0.457    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y83     LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y84     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y86      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y81      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y88      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y79      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      LED_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      LED_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      csr_elem_in_reg[7][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      csr_elem_in_reg[7][13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      LED_reg[15]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      csr_elem_in_reg[7][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y81      csr_elem_in_reg[12][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      csr_elem_in_reg[4][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      csr_elem_in_reg[4][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      csr_elem_in_reg[4][17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y84     LED_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y82      csr_elem_in_reg[15][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y82      csr_elem_in_reg[15][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y67      csr_elem_in_reg[6][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y67      csr_elem_in_reg[7][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y67      csr_elem_in_reg[7][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83      csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83      csr_rdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y74     testmem_udm_wdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y74     testmem_udm_wdata_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :           32  Failing Endpoints,  Worst Slack      -10.955ns,  Total Violation     -328.932ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.955ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.929ns  (logic 7.037ns (33.623%)  route 13.892ns (66.377%))
  Logic Levels:           46  (CARRY4=24 LUT2=1 LUT3=1 LUT4=7 LUT5=2 LUT6=11)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 f  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          0.876    19.591    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.097    19.688 r  csr_rdata[3]_i_7/O
                         net (fo=3, routed)           0.112    19.800    csr_rdata[3]_i_7_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.097    19.897 r  csr_rdata[1]_i_11/O
                         net (fo=1, routed)           0.194    20.091    csr_rdata[1]_i_11_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.097    20.188 r  csr_rdata[1]_i_7/O
                         net (fo=1, routed)           0.093    20.281    udm/udm_controller/csr_rdata_reg[1]_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.097    20.378 r  udm/udm_controller/csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.096    20.474    udm/udm_controller/csr_rdata[1]_i_2_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.097    20.571 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    20.571    udm_n_111
    SLICE_X1Y88          FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X1Y88          FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.030     9.616    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                -10.955    

Slack (VIOLATED) :        -10.871ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.848ns  (logic 6.843ns (32.823%)  route 14.005ns (67.177%))
  Logic Levels:           44  (CARRY4=24 LUT2=1 LUT3=1 LUT4=7 LUT5=1 LUT6=10)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 r  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          0.876    19.591    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.097    19.688 f  csr_rdata[3]_i_7/O
                         net (fo=3, routed)           0.219    19.906    udm/udm_controller/csr_rdata_reg[3]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.097    20.003 r  udm/udm_controller/csr_rdata[2]_i_2/O
                         net (fo=1, routed)           0.389    20.393    udm/udm_controller/csr_rdata[2]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.097    20.490 r  udm/udm_controller/csr_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    20.490    udm_n_110
    SLICE_X1Y87          FDRE                                         r  csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X1Y87          FDRE                                         r  csr_rdata_reg[2]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.033     9.619    csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                         -20.490    
  -------------------------------------------------------------------
                         slack                                -10.871    

Slack (VIOLATED) :        -10.830ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.802ns  (logic 6.746ns (32.429%)  route 14.056ns (67.571%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.691ns = ( 9.309 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 r  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          1.036    19.751    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.848 r  csr_rdata[3]_i_4/O
                         net (fo=1, routed)           0.499    20.347    udm/udm_controller/csr_max_elem_out[3]
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.097    20.444 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    20.444    udm_n_109
    SLICE_X7Y86          FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.213     9.309    clk_gen
    SLICE_X7Y86          FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.348     9.657    
                         clock uncertainty           -0.074     9.582    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.032     9.614    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                         -20.444    
  -------------------------------------------------------------------
                         slack                                -10.830    

Slack (VIOLATED) :        -10.725ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.633ns  (logic 6.843ns (33.165%)  route 13.790ns (66.835%))
  Logic Levels:           44  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.915    19.685    csr_rdata_reg[31]_i_4_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.097    19.782 r  csr_rdata[0]_i_6/O
                         net (fo=1, routed)           0.203    19.985    udm/udm_controller/csr_rdata_reg[0]_2
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.097    20.082 r  udm/udm_controller/csr_rdata[0]_i_2/O
                         net (fo=1, routed)           0.096    20.178    udm/udm_controller/csr_rdata[0]_i_2_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.097    20.275 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    20.275    udm_n_112
    SLICE_X11Y82         FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.151     9.247    clk_gen
    SLICE_X11Y82         FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.030     9.550    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.550    
                         arrival time                         -20.275    
  -------------------------------------------------------------------
                         slack                                -10.725    

Slack (VIOLATED) :        -10.565ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.578ns  (logic 6.746ns (32.782%)  route 13.832ns (67.218%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.941    19.711    csr_rdata_reg[31]_i_4_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.097    19.808 r  csr_rdata[9]_i_4/O
                         net (fo=1, routed)           0.315    20.123    udm/udm_controller/csr_rdata_reg[9]_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.097    20.220 r  udm/udm_controller/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    20.220    udm_n_103
    SLICE_X2Y87          FDRE                                         r  csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X2Y87          FDRE                                         r  csr_rdata_reg[9]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.069     9.655    csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                         -20.220    
  -------------------------------------------------------------------
                         slack                                -10.565    

Slack (VIOLATED) :        -10.524ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.500ns  (logic 6.746ns (32.908%)  route 13.754ns (67.092%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.872    19.642    csr_rdata_reg[31]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.739 r  csr_rdata[15]_i_7/O
                         net (fo=1, routed)           0.305    20.044    udm/udm_controller/csr_rdata_reg[15]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.141 r  udm/udm_controller/csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    20.141    udm_n_97
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[15]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.585    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.032     9.617    csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                -10.524    

Slack (VIOLATED) :        -10.523ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.499ns  (logic 6.746ns (32.908%)  route 13.753ns (67.092%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.888    19.658    csr_rdata_reg[31]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.097    19.755 r  csr_rdata[6]_i_4/O
                         net (fo=1, routed)           0.289    20.044    udm/udm_controller/csr_rdata_reg[6]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.141 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    20.141    udm_n_106
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.585    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.033     9.618    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                -10.523    

Slack (VIOLATED) :        -10.513ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.423ns  (logic 6.746ns (33.032%)  route 13.677ns (66.968%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.826    19.596    csr_rdata_reg[31]_i_4_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.097    19.693 r  csr_rdata[14]_i_4/O
                         net (fo=1, routed)           0.274    19.967    udm/udm_controller/csr_rdata_reg[14]_1
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.097    20.064 r  udm/udm_controller/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    20.064    udm_n_98
    SLICE_X9Y82          FDRE                                         r  csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.150     9.246    clk_gen
    SLICE_X9Y82          FDRE                                         r  csr_rdata_reg[14]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.032     9.551    csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -20.064    
  -------------------------------------------------------------------
                         slack                                -10.513    

Slack (VIOLATED) :        -10.461ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 6.746ns (33.121%)  route 13.622ns (66.879%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.727    19.497    csr_rdata_reg[31]_i_4_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.097    19.594 r  csr_rdata[8]_i_4/O
                         net (fo=1, routed)           0.319    19.912    udm/udm_controller/csr_rdata_reg[8]_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.097    20.009 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    20.009    udm_n_104
    SLICE_X9Y79          FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.147     9.243    clk_gen
    SLICE_X9Y79          FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.032     9.548    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                         -20.009    
  -------------------------------------------------------------------
                         slack                                -10.461    

Slack (VIOLATED) :        -10.448ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 6.746ns (33.030%)  route 13.678ns (66.970%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.905    19.675    csr_rdata_reg[31]_i_4_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.772 r  csr_rdata[5]_i_4/O
                         net (fo=1, routed)           0.196    19.968    udm/udm_controller/csr_rdata_reg[5]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.065 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    20.065    udm_n_107
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.585    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.032     9.617    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                         -20.065    
  -------------------------------------------------------------------
                         slack                                -10.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.570    -0.594    udm/udm_controller/clk_out1
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.086    -0.367    udm/udm_controller/in45[11]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.839    -0.834    udm/udm_controller/clk_out1
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.387    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.539%)  route 0.098ns (34.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm/udm_controller/tx_dout_bo_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.352    udm/uart_tx/tx_dout_bo[1]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    udm/uart_tx/databuf[1]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.120    -0.383    udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.159%)  route 0.099ns (34.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.353    udm/uart_tx/tx_dout_bo[4]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.308 r  udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    udm/uart_tx/databuf[4]
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.120    -0.384    udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.570    -0.594    udm/udm_controller/clk_out1
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.051    -0.379    udm/udm_controller/in45[9]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.334 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.839    -0.834    udm/udm_controller/clk_out1
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.092    -0.415    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.693%)  route 0.050ns (19.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X12Y86         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.050    -0.379    udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X13Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.334 r  udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    udm/udm_controller/tx_dout_bo[4]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.091    -0.415    udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.333%)  route 0.158ns (51.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.565    -0.599    clk_gen
    SLICE_X8Y71          FDRE                                         r  testmem_udm_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  testmem_udm_wdata_reg[28]/Q
                         net (fo=1, routed)           0.158    -0.293    testmem/DIADI[28]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.541%)  route 0.121ns (39.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.603    -0.561    udm/uart_rx/clk_out1
    SLICE_X7Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  udm/uart_rx/dout_bo_reg[2]/Q
                         net (fo=4, routed)           0.121    -0.299    udm/uart_rx/rx_data[2]
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.254 r  udm/uart_rx/dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    udm/uart_rx/dout_bo[1]
    SLICE_X6Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.874    -0.799    udm/uart_rx/clk_out1
    SLICE_X6Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[1]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.353    udm/uart_rx/dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.462%)  route 0.105ns (33.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X12Y87         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  udm/udm_controller/tx_dout_bo_reg[0]/Q
                         net (fo=2, routed)           0.105    -0.323    udm/uart_tx/tx_dout_bo[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.278 r  udm/uart_tx/databuf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    udm/uart_tx/databuf[0]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.121    -0.382    udm/uart_tx/databuf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.591%)  route 0.131ns (41.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.131    -0.319    udm/uart_tx/tx_dout_bo[3]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.274 r  udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    udm/uart_tx/databuf[3]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.121    -0.382    udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.407%)  route 0.132ns (41.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.320    udm/uart_tx/tx_dout_bo[6]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.275 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    udm/uart_tx/databuf[6]
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.121    -0.383    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :           32  Failing Endpoints,  Worst Slack      -10.955ns,  Total Violation     -328.932ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.955ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.929ns  (logic 7.037ns (33.623%)  route 13.892ns (66.377%))
  Logic Levels:           46  (CARRY4=24 LUT2=1 LUT3=1 LUT4=7 LUT5=2 LUT6=11)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 f  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          0.876    19.591    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.097    19.688 r  csr_rdata[3]_i_7/O
                         net (fo=3, routed)           0.112    19.800    csr_rdata[3]_i_7_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.097    19.897 r  csr_rdata[1]_i_11/O
                         net (fo=1, routed)           0.194    20.091    csr_rdata[1]_i_11_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.097    20.188 r  csr_rdata[1]_i_7/O
                         net (fo=1, routed)           0.093    20.281    udm/udm_controller/csr_rdata_reg[1]_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.097    20.378 r  udm/udm_controller/csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.096    20.474    udm/udm_controller/csr_rdata[1]_i_2_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.097    20.571 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    20.571    udm_n_111
    SLICE_X1Y88          FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X1Y88          FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.030     9.616    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                -10.955    

Slack (VIOLATED) :        -10.871ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.848ns  (logic 6.843ns (32.823%)  route 14.005ns (67.177%))
  Logic Levels:           44  (CARRY4=24 LUT2=1 LUT3=1 LUT4=7 LUT5=1 LUT6=10)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 r  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          0.876    19.591    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.097    19.688 f  csr_rdata[3]_i_7/O
                         net (fo=3, routed)           0.219    19.906    udm/udm_controller/csr_rdata_reg[3]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.097    20.003 r  udm/udm_controller/csr_rdata[2]_i_2/O
                         net (fo=1, routed)           0.389    20.393    udm/udm_controller/csr_rdata[2]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.097    20.490 r  udm/udm_controller/csr_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    20.490    udm_n_110
    SLICE_X1Y87          FDRE                                         r  csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X1Y87          FDRE                                         r  csr_rdata_reg[2]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.033     9.619    csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                         -20.490    
  -------------------------------------------------------------------
                         slack                                -10.871    

Slack (VIOLATED) :        -10.830ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.802ns  (logic 6.746ns (32.429%)  route 14.056ns (67.571%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.691ns = ( 9.309 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.488    17.825    csr_rdata[26]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.097    17.922 r  csr_rdata[15]_i_13/O
                         net (fo=1, routed)           0.419    18.341    csr_rdata[15]_i_13_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.715 r  csr_rdata_reg[15]_i_6/CO[3]
                         net (fo=36, routed)          1.036    19.751    FindMaxVal_inst/max_elem_bo1
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.848 r  csr_rdata[3]_i_4/O
                         net (fo=1, routed)           0.499    20.347    udm/udm_controller/csr_max_elem_out[3]
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.097    20.444 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    20.444    udm_n_109
    SLICE_X7Y86          FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.213     9.309    clk_gen
    SLICE_X7Y86          FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.348     9.657    
                         clock uncertainty           -0.074     9.582    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.032     9.614    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                         -20.444    
  -------------------------------------------------------------------
                         slack                                -10.830    

Slack (VIOLATED) :        -10.725ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.633ns  (logic 6.843ns (33.165%)  route 13.790ns (66.835%))
  Logic Levels:           44  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.915    19.685    csr_rdata_reg[31]_i_4_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.097    19.782 r  csr_rdata[0]_i_6/O
                         net (fo=1, routed)           0.203    19.985    udm/udm_controller/csr_rdata_reg[0]_2
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.097    20.082 r  udm/udm_controller/csr_rdata[0]_i_2/O
                         net (fo=1, routed)           0.096    20.178    udm/udm_controller/csr_rdata[0]_i_2_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.097    20.275 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    20.275    udm_n_112
    SLICE_X11Y82         FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.151     9.247    clk_gen
    SLICE_X11Y82         FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.030     9.550    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.550    
                         arrival time                         -20.275    
  -------------------------------------------------------------------
                         slack                                -10.725    

Slack (VIOLATED) :        -10.565ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.578ns  (logic 6.746ns (32.782%)  route 13.832ns (67.218%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.941    19.711    csr_rdata_reg[31]_i_4_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.097    19.808 r  csr_rdata[9]_i_4/O
                         net (fo=1, routed)           0.315    20.123    udm/udm_controller/csr_rdata_reg[9]_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.097    20.220 r  udm/udm_controller/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    20.220    udm_n_103
    SLICE_X2Y87          FDRE                                         r  csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.217     9.313    clk_gen
    SLICE_X2Y87          FDRE                                         r  csr_rdata_reg[9]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.069     9.655    csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                         -20.220    
  -------------------------------------------------------------------
                         slack                                -10.565    

Slack (VIOLATED) :        -10.524ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.500ns  (logic 6.746ns (32.908%)  route 13.754ns (67.092%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.872    19.642    csr_rdata_reg[31]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.739 r  csr_rdata[15]_i_7/O
                         net (fo=1, routed)           0.305    20.044    udm/udm_controller/csr_rdata_reg[15]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.141 r  udm/udm_controller/csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    20.141    udm_n_97
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[15]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.585    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.032     9.617    csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                -10.524    

Slack (VIOLATED) :        -10.523ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.499ns  (logic 6.746ns (32.908%)  route 13.753ns (67.092%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.888    19.658    csr_rdata_reg[31]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.097    19.755 r  csr_rdata[6]_i_4/O
                         net (fo=1, routed)           0.289    20.044    udm/udm_controller/csr_rdata_reg[6]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.141 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    20.141    udm_n_106
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.585    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.033     9.618    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                -10.523    

Slack (VIOLATED) :        -10.513ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.423ns  (logic 6.746ns (33.032%)  route 13.677ns (66.968%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.826    19.596    csr_rdata_reg[31]_i_4_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.097    19.693 r  csr_rdata[14]_i_4/O
                         net (fo=1, routed)           0.274    19.967    udm/udm_controller/csr_rdata_reg[14]_1
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.097    20.064 r  udm/udm_controller/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    20.064    udm_n_98
    SLICE_X9Y82          FDRE                                         r  csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.150     9.246    clk_gen
    SLICE_X9Y82          FDRE                                         r  csr_rdata_reg[14]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.032     9.551    csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -20.064    
  -------------------------------------------------------------------
                         slack                                -10.513    

Slack (VIOLATED) :        -10.461ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 6.746ns (33.121%)  route 13.622ns (66.879%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.727    19.497    csr_rdata_reg[31]_i_4_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.097    19.594 r  csr_rdata[8]_i_4/O
                         net (fo=1, routed)           0.319    19.912    udm/udm_controller/csr_rdata_reg[8]_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.097    20.009 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    20.009    udm_n_104
    SLICE_X9Y79          FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.147     9.243    clk_gen
    SLICE_X9Y79          FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.032     9.548    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                         -20.009    
  -------------------------------------------------------------------
                         slack                                -10.461    

Slack (VIOLATED) :        -10.448ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 6.746ns (33.030%)  route 13.678ns (66.970%))
  Logic Levels:           43  (CARRY4=24 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=9)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns = ( 9.312 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.258    -0.358    clk_gen
    SLICE_X8Y60          FDRE                                         r  csr_elem_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.393     0.035 r  csr_elem_in_reg[1][3]/Q
                         net (fo=6, routed)           0.593     0.628    csr_elem_in_reg_n_0_[1][3]
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.097     0.725 r  csr_rdata[1]_i_126/O
                         net (fo=1, routed)           0.000     0.725    csr_rdata[1]_i_126_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.137 r  csr_rdata_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.137    csr_rdata_reg[1]_i_111_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.226 r  csr_rdata_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.226    csr_rdata_reg[1]_i_94_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.315 r  csr_rdata_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000     1.315    csr_rdata_reg[1]_i_68_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.404 r  csr_rdata_reg[1]_i_46/CO[3]
                         net (fo=113, routed)         1.040     2.444    csr_rdata_reg[1]_i_46_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.097     2.541 f  csr_rdata[17]_i_12/O
                         net (fo=3, routed)           0.306     2.847    csr_rdata[17]_i_12_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.097     2.944 r  csr_rdata[1]_i_51/O
                         net (fo=1, routed)           0.602     3.546    csr_rdata[1]_i_51_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.938 r  csr_rdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.938    csr_rdata_reg[1]_i_25_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.027 r  csr_rdata_reg[1]_i_13/CO[3]
                         net (fo=50, routed)          0.951     4.978    csr_rdata_reg[1]_i_13_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.097     5.075 r  csr_rdata[2]_i_185/O
                         net (fo=4, routed)           0.564     5.639    csr_rdata[2]_i_185_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.097     5.736 r  csr_rdata[2]_i_160/O
                         net (fo=1, routed)           0.000     5.736    csr_rdata[2]_i_160_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.138 r  csr_rdata_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.138    csr_rdata_reg[2]_i_99_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.230 r  csr_rdata_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.230    csr_rdata_reg[2]_i_51_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.322 r  csr_rdata_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.322    csr_rdata_reg[2]_i_21_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.414 r  csr_rdata_reg[2]_i_7/CO[3]
                         net (fo=84, routed)          0.775     7.189    csr_rdata_reg[2]_i_7_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.097     7.286 r  csr_rdata[5]_i_11/O
                         net (fo=2, routed)           0.465     7.751    csr_rdata[5]_i_11_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.848 r  csr_rdata[3]_i_237/O
                         net (fo=5, routed)           0.579     8.427    csr_rdata[3]_i_237_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.097     8.524 r  csr_rdata[2]_i_218/O
                         net (fo=1, routed)           0.000     8.524    csr_rdata[2]_i_218_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.825 r  csr_rdata_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.825    csr_rdata_reg[2]_i_171_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  csr_rdata_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.914    csr_rdata_reg[2]_i_117_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  csr_rdata_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.003    csr_rdata_reg[2]_i_69_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.092 r  csr_rdata_reg[2]_i_31/CO[3]
                         net (fo=82, routed)          0.965    10.057    csr_rdata_reg[2]_i_31_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.097    10.154 r  csr_rdata[3]_i_216/O
                         net (fo=4, routed)           0.550    10.705    csr_rdata[3]_i_216_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097    10.802 r  csr_rdata[3]_i_161/O
                         net (fo=1, routed)           0.000    10.802    csr_rdata[3]_i_161_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.214 r  csr_rdata_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.214    csr_rdata_reg[3]_i_100_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.303 r  csr_rdata_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.303    csr_rdata_reg[3]_i_53_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.392 r  csr_rdata_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    csr_rdata_reg[3]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.481 r  csr_rdata_reg[3]_i_8/CO[3]
                         net (fo=52, routed)          0.975    12.456    csr_rdata_reg[3]_i_8_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.097    12.553 f  csr_rdata[9]_i_7/O
                         net (fo=3, routed)           0.602    13.155    csr_rdata[9]_i_7_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.111    13.266 r  csr_rdata[3]_i_138/O
                         net (fo=1, routed)           0.000    13.266    csr_rdata[3]_i_138_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    13.624 r  csr_rdata_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    13.624    csr_rdata_reg[3]_i_79_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.713 r  csr_rdata_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.713    csr_rdata_reg[3]_i_33_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.802 r  csr_rdata_reg[3]_i_10/CO[3]
                         net (fo=57, routed)          1.113    14.915    csr_rdata_reg[3]_i_10_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.097    15.012 r  csr_rdata[15]_i_169/O
                         net (fo=4, routed)           0.417    15.429    csr_rdata[15]_i_169_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.097    15.526 r  csr_rdata[15]_i_115/O
                         net (fo=1, routed)           0.000    15.526    csr_rdata[15]_i_115_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.938 r  csr_rdata_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.938    csr_rdata_reg[15]_i_52_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.027 r  csr_rdata_reg[15]_i_22/CO[3]
                         net (fo=63, routed)          0.765    16.792    csr_rdata_reg[15]_i_22_n_0
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.097    16.889 f  csr_rdata[1]_i_6/O
                         net (fo=22, routed)          0.351    17.240    csr_rdata[1]_i_6_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.097    17.337 r  csr_rdata[26]_i_4/O
                         net (fo=5, routed)           0.503    17.840    csr_rdata[26]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.097    17.937 r  csr_rdata[31]_i_10/O
                         net (fo=1, routed)           0.459    18.396    csr_rdata[31]_i_10_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.770 r  csr_rdata_reg[31]_i_4/CO[3]
                         net (fo=36, routed)          0.905    19.675    csr_rdata_reg[31]_i_4_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.097    19.772 r  csr_rdata[5]_i_4/O
                         net (fo=1, routed)           0.196    19.968    udm/udm_controller/csr_rdata_reg[5]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.097    20.065 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    20.065    udm_n_107
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         1.216     9.312    clk_gen
    SLICE_X0Y86          FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.348     9.660    
                         clock uncertainty           -0.074     9.585    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.032     9.617    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                         -20.065    
  -------------------------------------------------------------------
                         slack                                -10.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.570    -0.594    udm/udm_controller/clk_out1
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.086    -0.367    udm/udm_controller/in45[11]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.839    -0.834    udm/udm_controller/clk_out1
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.387    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.539%)  route 0.098ns (34.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm/udm_controller/tx_dout_bo_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.352    udm/uart_tx/tx_dout_bo[1]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    udm/uart_tx/databuf[1]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.120    -0.383    udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.159%)  route 0.099ns (34.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.353    udm/uart_tx/tx_dout_bo[4]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.308 r  udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    udm/uart_tx/databuf[4]
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.120    -0.384    udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.570    -0.594    udm/udm_controller/clk_out1
    SLICE_X8Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  udm/udm_controller/RD_DATA_reg_reg[17]/Q
                         net (fo=1, routed)           0.051    -0.379    udm/udm_controller/in45[9]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.334 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.839    -0.834    udm/udm_controller/clk_out1
    SLICE_X9Y83          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.092    -0.415    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.693%)  route 0.050ns (19.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X12Y86         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.050    -0.379    udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X13Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.334 r  udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    udm/udm_controller/tx_dout_bo[4]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.091    -0.415    udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.333%)  route 0.158ns (51.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.565    -0.599    clk_gen
    SLICE_X8Y71          FDRE                                         r  testmem_udm_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  testmem_udm_wdata_reg[28]/Q
                         net (fo=1, routed)           0.158    -0.293    testmem/DIADI[28]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.541%)  route 0.121ns (39.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.603    -0.561    udm/uart_rx/clk_out1
    SLICE_X7Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  udm/uart_rx/dout_bo_reg[2]/Q
                         net (fo=4, routed)           0.121    -0.299    udm/uart_rx/rx_data[2]
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.254 r  udm/uart_rx/dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    udm/uart_rx/dout_bo[1]
    SLICE_X6Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.874    -0.799    udm/uart_rx/clk_out1
    SLICE_X6Y93          FDRE                                         r  udm/uart_rx/dout_bo_reg[1]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.353    udm/uart_rx/dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.462%)  route 0.105ns (33.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X12Y87         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  udm/udm_controller/tx_dout_bo_reg[0]/Q
                         net (fo=2, routed)           0.105    -0.323    udm/uart_tx/tx_dout_bo[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.278 r  udm/uart_tx/databuf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    udm/uart_tx/databuf[0]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.121    -0.382    udm/uart_tx/databuf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.591%)  route 0.131ns (41.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.131    -0.319    udm/uart_tx/tx_dout_bo[3]
    SLICE_X14Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.274 r  udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    udm/uart_tx/databuf[3]
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.842    -0.831    udm/uart_tx/clk_out1
    SLICE_X14Y87         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.121    -0.382    udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.407%)  route 0.132ns (41.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.571    -0.593    udm/udm_controller/clk_out1
    SLICE_X13Y86         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.320    udm/uart_tx/tx_dout_bo[6]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.275 r  udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    udm/uart_tx/databuf[6]
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=965, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X14Y86         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.121    -0.383    udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.108    





