{:input (genetic.crossover/dumb-crossover 1813521173 (genetic.mutation/change-names-remove-clause 1124934347 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif")))) (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_7, \\wire1_10_:missing , \\wire2_9_:missing , wire3_14, wire4_8, \\wire:missing_edge , \\wire15_:missing , wire16_33, wire18_31);\n  wire \\:missing_edge ;\n  input wire0_7;\n  wire wire0_7;\n  wire wire12_14;\n  input \\wire15_:missing ;\n  wire \\wire15_:missing ;\n  output wire16_33;\n  wire wire16_33;\n  output wire18_31;\n  wire wire18_31;\n  wire \\wire19_:missing_35 ;\n  input \\wire1_10_:missing ;\n  wire \\wire1_10_:missing ;\n  wire wire21_25;\n  wire wire21_8;\n  wire \\wire22_8_:missing ;\n  wire \\wire22_:missing ;\n  wire wire23_32;\n  wire wire23_8;\n  wire \\wire24_:missing ;\n  wire \\wire25_:missing ;\n  input \\wire2_9_:missing ;\n  wire \\wire2_9_:missing ;\n  wire wire33_38;\n  wire wire34;\n  wire wire36;\n  wire wire37;\n  output wire3_14;\n  wire wire3_14;\n  output wire4_8;\n  wire wire4_8;\n  wire wire6_11;\n  wire \\wire6_24_:missing ;\n  wire wire6_25;\n  wire wire6_27;\n  wire wire6_29_34_36;\n  wire wire6_31;\n  wire wire6_37;\n  wire wire6_7_11;\n  wire wire6_8_10_23;\n  wire \\wire7_:missing ;\n  wire wire8_13;\n  wire \\wire9_:missing_13 ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_26_23 ;\n  wire \\wire:missing_26_28 ;\n  wire \\wire:missing_27_30 ;\n  wire \\wire:missing_27_38 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_7_11 = 2'h1 >> wire6_8_10_23;\n  assign wire21_25 = 2'h1 >> wire21_8;\n  assign \\wire22_:missing  = 2'h1 >> \\wire22_8_:missing ;\n  assign wire6_8_10_23 = 2'h1 >> wire23_8;\n  assign \\wire24_:missing  = 4'h6 >> { \\wire6_24_:missing , \\wire6_24_:missing  };\n  assign \\wire25_:missing  = 4'h8 >> { wire6_25, wire21_25 };\n  assign \\wire:missing_26  = 4'h8 >> { \\wire:missing_26_23 , \\wire:missing_26_28  };\n  assign \\wire:missing_27_38  = 4'h8 >> { \\wire:missing_27_30 , wire6_27 };\n  assign \\wire7_:missing  = 4'h2 >> { wire0_7, wire6_7_11 };\n  assign wire4_8 = 4'h6 >> { \\wire:missing_edge , wire6_8_10_23 };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire2_9_:missing , \\wire9_:missing_13  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire1_10_:missing , wire6_8_10_23 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire6_7_11, wire6_11 };\n  assign wire12_14 = 4'he >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire19_:missing_35  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire33_38 = \\wire:missing_27_38 ;\n  assign wire37 = wire6_37;\n  assign wire36 = wire6_29_34_36;\n  assign \\wire:missing_edge  = \\wire19_:missing_35 ;\n  assign wire34 = wire6_29_34_36;\n  assign wire16_33 = wire33_38;\n  assign \\wire:missing_edge  = wire23_32;\n  assign wire18_31 = wire6_31;\n  assign \\wire:missing_27_30  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire6_29_34_36;\n  assign \\wire:missing_26_28  = \\wire:missing_edge ;\n  assign wire3_14 = wire12_14;\n  assign \\wire9_:missing_13  = wire8_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:3.1-85.10\" *)\nmodule postsynth(wire0_7, \\wire1_10_:missing , \\wire2_9_:missing , wire3_14, wire4_8, \\wire:missing_edge , \\wire15_:missing , wire16_33, wire18_31);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:5.9-5.16\" *)\n  input wire0_7;\n  wire wire0_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:7.8-7.17\" *)\n  wire wire12_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:8.9-8.25\" *)\n  input \\wire15_:missing ;\n  wire \\wire15_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:10.10-10.19\" *)\n  output wire16_33;\n  wire wire16_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:12.10-12.19\" *)\n  output wire18_31;\n  wire wire18_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:14.8-14.27\" *)\n  wire \\wire19_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:15.9-15.27\" *)\n  input \\wire1_10_:missing ;\n  wire \\wire1_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:21.8-21.17\" *)\n  wire wire23_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:22.8-22.16\" *)\n  wire wire23_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:25.9-25.26\" *)\n  input \\wire2_9_:missing ;\n  wire \\wire2_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:27.8-27.17\" *)\n  wire wire33_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:28.8-28.14\" *)\n  wire wire34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:29.8-29.14\" *)\n  wire wire36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:31.10-31.18\" *)\n  output wire3_14;\n  wire wire3_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:33.10-33.17\" *)\n  output wire4_8;\n  wire wire4_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:38.8-38.16\" *)\n  wire wire6_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:39.8-39.22\" *)\n  wire wire6_29_34_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:40.8-40.16\" *)\n  wire wire6_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:43.8-43.21\" *)\n  wire wire6_8_10_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:49.8-49.27\" *)\n  wire \\wire:missing_26_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:50.8-50.27\" *)\n  wire \\wire:missing_27_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:51.8-51.27\" *)\n  wire \\wire:missing_27_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19A15AAD.v:52.10-52.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_14 = 1'h0;\n  assign wire16_33 = 1'hx;\n  assign wire18_31 = 1'hx;\n  assign \\wire19_:missing_35  = 1'h1;\n  assign wire23_32 = 1'h0;\n  assign wire23_8 = 1'hx;\n  assign wire33_38 = 1'hx;\n  assign wire34 = 1'h0;\n  assign wire36 = 1'h0;\n  assign wire3_14 = 1'h0;\n  assign wire4_8 = 1'hx;\n  assign wire6_27 = 1'hx;\n  assign wire6_29_34_36 = 1'h0;\n  assign wire6_31 = 1'hx;\n  assign wire6_8_10_23 = 1'hx;\n  assign \\wire:missing_26_28  = 1'h0;\n  assign \\wire:missing_27_30  = 1'h0;\n  assign \\wire:missing_27_38  = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:23:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2/src/top.v'.\nSBY  1:23:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] Copy '/tmp/fuzzmount2DDF5D8C/19A15AAD.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2/src/19A15AAD.v'.\nSBY  1:23:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] Copy '/tmp/fuzzmount2DDF5D8C/19A15AAD.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2/src/19A15AAD.post.v'.\nSBY  1:23:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] engine_0: abc pdr\nSBY  1:23:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:23:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/19A15AAD.v:66$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/19A15AAD.v:66$49.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:23:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/19A15AAD.v:65$48_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/19A15AAD.v:65$48.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:23:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/19A15AAD.v:64$47_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/19A15AAD.v:64$47.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:23:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] base: Warning: Wire presynth.\\wire18_31 is used but has no driver.\nSBY  1:23:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] base: Warning: Wire presynth.\\wire6_27 is used but has no driver.\nSBY  1:23:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] base: Warning: Wire presynth.\\wire23_8 is used but has no driver.\nSBY  1:23:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] base: finished (returncode=0)\nSBY  1:23:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:23:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] aig: Warning: Wire presynth.\\wire18_31 is used but has no driver.\nSBY  1:23:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] aig: Warning: Wire presynth.\\wire6_27 is used but has no driver.\nSBY  1:23:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] aig: Warning: Wire presynth.\\wire23_8 is used but has no driver.\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] aig: finished (returncode=0)\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] engine_0: Warning: The network has no constraints.\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] engine_0: finished (returncode=0)\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] engine_0: Status returned by engine: FAIL\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:10 (10)\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2'.\nSBY  1:23:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn8vvvo2] DONE (FAIL, rc=2)\n", :err ""}}}