{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 21:01:57 2010 " "Info: Processing started: Mon Jul 19 21:01:57 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jump -c jump --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jump -c jump --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PClk " "Info: Assuming node \"PClk\" is an undefined clock" {  } { { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 440 216 384 456 "PClk" "" } { 176 520 608 192 "PClk" "" } { 144 8 104 160 "PClk" "" } { 432 384 440 448 "PClk" "" } { 8 216 296 24 "PClk" "" } } } } { "e:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PClk register PC:inst\|PC_out\[3\] register Regfile:inst1\|RF__dual~689 207.25 MHz 4.825 ns Internal " "Info: Clock \"PClk\" has Internal fmax of 207.25 MHz between source register \"PC:inst\|PC_out\[3\]\" and destination register \"Regfile:inst1\|RF__dual~689\" (period= 4.825 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.631 ns + Longest register register " "Info: + Longest register to register delay is 4.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst\|PC_out\[3\] 1 REG LC_X30_Y10_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y10_N6; Fanout = 3; REG Node = 'PC:inst\|PC_out\[3\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst|PC_out[3] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/jump/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.442 ns) 1.713 ns Regfile:inst1\|RF~934 2 COMB LC_X29_Y13_N6 31 " "Info: 2: + IC(1.271 ns) + CELL(0.442 ns) = 1.713 ns; Loc. = LC_X29_Y13_N6; Fanout = 31; COMB Node = 'Regfile:inst1\|RF~934'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { PC:inst|PC_out[3] Regfile:inst1|RF~934 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(0.115 ns) 4.631 ns Regfile:inst1\|RF__dual~689 3 REG LC_X27_Y15_N6 1 " "Info: 3: + IC(2.803 ns) + CELL(0.115 ns) = 4.631 ns; Loc. = LC_X27_Y15_N6; Fanout = 1; REG Node = 'Regfile:inst1\|RF__dual~689'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { Regfile:inst1|RF~934 Regfile:inst1|RF__dual~689 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.557 ns ( 12.03 % ) " "Info: Total cell delay = 0.557 ns ( 12.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.074 ns ( 87.97 % ) " "Info: Total interconnect delay = 4.074 ns ( 87.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { PC:inst|PC_out[3] Regfile:inst1|RF~934 Regfile:inst1|RF__dual~689 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.631 ns" { PC:inst|PC_out[3] {} Regfile:inst1|RF~934 {} Regfile:inst1|RF__dual~689 {} } { 0.000ns 1.271ns 2.803ns } { 0.000ns 0.442ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.067 ns - Smallest " "Info: - Smallest clock skew is 0.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"PClk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 986 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 986; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 440 216 384 456 "PClk" "" } { 176 520 608 192 "PClk" "" } { 144 8 104 160 "PClk" "" } { 432 384 440 448 "PClk" "" } { 8 216 296 24 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns Regfile:inst1\|RF__dual~689 2 REG LC_X27_Y15_N6 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X27_Y15_N6; Fanout = 1; REG Node = 'Regfile:inst1\|RF__dual~689'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { PClk Regfile:inst1|RF__dual~689 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { PClk Regfile:inst1|RF__dual~689 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { PClk {} PClk~out0 {} Regfile:inst1|RF__dual~689 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"PClk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 986 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 986; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 440 216 384 456 "PClk" "" } { 176 520 608 192 "PClk" "" } { 144 8 104 160 "PClk" "" } { 432 384 440 448 "PClk" "" } { 8 216 296 24 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns PC:inst\|PC_out\[3\] 2 REG LC_X30_Y10_N6 3 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X30_Y10_N6; Fanout = 3; REG Node = 'PC:inst\|PC_out\[3\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { PClk PC:inst|PC_out[3] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/jump/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk PC:inst|PC_out[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} PC:inst|PC_out[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { PClk Regfile:inst1|RF__dual~689 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { PClk {} PClk~out0 {} Regfile:inst1|RF__dual~689 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk PC:inst|PC_out[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} PC:inst|PC_out[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "PC.v" "" { Text "E:/My booK/计组/5/jump/PC.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { PC:inst|PC_out[3] Regfile:inst1|RF~934 Regfile:inst1|RF__dual~689 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.631 ns" { PC:inst|PC_out[3] {} Regfile:inst1|RF~934 {} Regfile:inst1|RF__dual~689 {} } { 0.000ns 1.271ns 2.803ns } { 0.000ns 0.442ns 0.115ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { PClk Regfile:inst1|RF__dual~689 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { PClk {} PClk~out0 {} Regfile:inst1|RF__dual~689 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk PC:inst|PC_out[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} PC:inst|PC_out[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Regfile:inst1\|RF__dual~195 const31\[4\] PClk 14.890 ns register " "Info: tsu for register \"Regfile:inst1\|RF__dual~195\" (data pin = \"const31\[4\]\", clock pin = \"PClk\") is 14.890 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.099 ns + Longest pin register " "Info: + Longest pin to register delay is 18.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns const31\[4\] 1 PIN PIN_93 62 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_93; Fanout = 62; PIN Node = 'const31\[4\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { const31[4] } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 136 384 552 152 "const31\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.703 ns) + CELL(0.590 ns) 11.768 ns Regfile:inst1\|WideOr0~22 2 COMB LC_X27_Y9_N6 58 " "Info: 2: + IC(9.703 ns) + CELL(0.590 ns) = 11.768 ns; Loc. = LC_X27_Y9_N6; Fanout = 58; COMB Node = 'Regfile:inst1\|WideOr0~22'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.293 ns" { const31[4] Regfile:inst1|WideOr0~22 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.590 ns) 14.566 ns Regfile:inst1\|RF~933 3 COMB LC_X30_Y14_N1 31 " "Info: 3: + IC(2.208 ns) + CELL(0.590 ns) = 14.566 ns; Loc. = LC_X30_Y14_N1; Fanout = 31; COMB Node = 'Regfile:inst1\|RF~933'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { Regfile:inst1|WideOr0~22 Regfile:inst1|RF~933 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.418 ns) + CELL(0.115 ns) 18.099 ns Regfile:inst1\|RF__dual~195 4 REG LC_X25_Y16_N2 1 " "Info: 4: + IC(3.418 ns) + CELL(0.115 ns) = 18.099 ns; Loc. = LC_X25_Y16_N2; Fanout = 1; REG Node = 'Regfile:inst1\|RF__dual~195'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.533 ns" { Regfile:inst1|RF~933 Regfile:inst1|RF__dual~195 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 15.30 % ) " "Info: Total cell delay = 2.770 ns ( 15.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.329 ns ( 84.70 % ) " "Info: Total interconnect delay = 15.329 ns ( 84.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.099 ns" { const31[4] Regfile:inst1|WideOr0~22 Regfile:inst1|RF~933 Regfile:inst1|RF__dual~195 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.099 ns" { const31[4] {} const31[4]~out0 {} Regfile:inst1|WideOr0~22 {} Regfile:inst1|RF~933 {} Regfile:inst1|RF__dual~195 {} } { 0.000ns 0.000ns 9.703ns 2.208ns 3.418ns } { 0.000ns 1.475ns 0.590ns 0.590ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"PClk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 986 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 986; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 440 216 384 456 "PClk" "" } { 176 520 608 192 "PClk" "" } { 144 8 104 160 "PClk" "" } { 432 384 440 448 "PClk" "" } { 8 216 296 24 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns Regfile:inst1\|RF__dual~195 2 REG LC_X25_Y16_N2 1 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X25_Y16_N2; Fanout = 1; REG Node = 'Regfile:inst1\|RF__dual~195'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { PClk Regfile:inst1|RF__dual~195 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Regfile:inst1|RF__dual~195 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Regfile:inst1|RF__dual~195 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.099 ns" { const31[4] Regfile:inst1|WideOr0~22 Regfile:inst1|RF~933 Regfile:inst1|RF__dual~195 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.099 ns" { const31[4] {} const31[4]~out0 {} Regfile:inst1|WideOr0~22 {} Regfile:inst1|RF~933 {} Regfile:inst1|RF__dual~195 {} } { 0.000ns 0.000ns 9.703ns 2.208ns 3.418ns } { 0.000ns 1.475ns 0.590ns 0.590ns 0.115ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Regfile:inst1|RF__dual~195 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Regfile:inst1|RF__dual~195 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PClk ra\[12\] Regfile:inst1\|RF__dual~1079 18.949 ns register " "Info: tco from clock \"PClk\" to destination pin \"ra\[12\]\" through register \"Regfile:inst1\|RF__dual~1079\" is 18.949 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.111 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 986 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 986; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 440 216 384 456 "PClk" "" } { 176 520 608 192 "PClk" "" } { 144 8 104 160 "PClk" "" } { 432 384 440 448 "PClk" "" } { 8 216 296 24 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns Regfile:inst1\|RF__dual~1079 2 REG LC_X29_Y9_N9 1 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X29_Y9_N9; Fanout = 1; REG Node = 'Regfile:inst1\|RF__dual~1079'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { PClk Regfile:inst1|RF__dual~1079 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Regfile:inst1|RF__dual~1079 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Regfile:inst1|RF__dual~1079 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.614 ns + Longest register pin " "Info: + Longest register to pin delay is 15.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Regfile:inst1\|RF__dual~1079 1 REG LC_X29_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y9_N9; Fanout = 1; REG Node = 'Regfile:inst1\|RF__dual~1079'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:inst1|RF__dual~1079 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.114 ns) 1.757 ns Regfile:inst1\|RF__dual~30172 2 COMB LC_X27_Y12_N7 1 " "Info: 2: + IC(1.643 ns) + CELL(0.114 ns) = 1.757 ns; Loc. = LC_X27_Y12_N7; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30172'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { Regfile:inst1|RF__dual~1079 Regfile:inst1|RF__dual~30172 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.114 ns) 3.648 ns Regfile:inst1\|RF__dual~30173 3 COMB LC_X30_Y9_N4 1 " "Info: 3: + IC(1.777 ns) + CELL(0.114 ns) = 3.648 ns; Loc. = LC_X30_Y9_N4; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30173'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Regfile:inst1|RF__dual~30172 Regfile:inst1|RF__dual~30173 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.292 ns) 5.902 ns Regfile:inst1\|RF__dual~30174 4 COMB LC_X37_Y13_N7 1 " "Info: 4: + IC(1.962 ns) + CELL(0.292 ns) = 5.902 ns; Loc. = LC_X37_Y13_N7; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30174'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.254 ns" { Regfile:inst1|RF__dual~30173 Regfile:inst1|RF__dual~30174 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.432 ns) + CELL(0.590 ns) 8.924 ns Regfile:inst1\|RF__dual~30177 5 COMB LC_X32_Y18_N5 1 " "Info: 5: + IC(2.432 ns) + CELL(0.590 ns) = 8.924 ns; Loc. = LC_X32_Y18_N5; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30177'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { Regfile:inst1|RF__dual~30174 Regfile:inst1|RF__dual~30177 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.442 ns) 9.774 ns Regfile:inst1\|RF__dual~30188 6 COMB LC_X32_Y18_N4 1 " "Info: 6: + IC(0.408 ns) + CELL(0.442 ns) = 9.774 ns; Loc. = LC_X32_Y18_N4; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30188'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { Regfile:inst1|RF__dual~30177 Regfile:inst1|RF__dual~30188 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.716 ns) + CELL(2.124 ns) 15.614 ns ra\[12\] 7 PIN PIN_170 0 " "Info: 7: + IC(3.716 ns) + CELL(2.124 ns) = 15.614 ns; Loc. = PIN_170; Fanout = 0; PIN Node = 'ra\[12\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { Regfile:inst1|RF__dual~30188 ra[12] } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 200 832 848 376 "ra\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.676 ns ( 23.54 % ) " "Info: Total cell delay = 3.676 ns ( 23.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.938 ns ( 76.46 % ) " "Info: Total interconnect delay = 11.938 ns ( 76.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.614 ns" { Regfile:inst1|RF__dual~1079 Regfile:inst1|RF__dual~30172 Regfile:inst1|RF__dual~30173 Regfile:inst1|RF__dual~30174 Regfile:inst1|RF__dual~30177 Regfile:inst1|RF__dual~30188 ra[12] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.614 ns" { Regfile:inst1|RF__dual~1079 {} Regfile:inst1|RF__dual~30172 {} Regfile:inst1|RF__dual~30173 {} Regfile:inst1|RF__dual~30174 {} Regfile:inst1|RF__dual~30177 {} Regfile:inst1|RF__dual~30188 {} ra[12] {} } { 0.000ns 1.643ns 1.777ns 1.962ns 2.432ns 0.408ns 3.716ns } { 0.000ns 0.114ns 0.114ns 0.292ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Regfile:inst1|RF__dual~1079 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Regfile:inst1|RF__dual~1079 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.614 ns" { Regfile:inst1|RF__dual~1079 Regfile:inst1|RF__dual~30172 Regfile:inst1|RF__dual~30173 Regfile:inst1|RF__dual~30174 Regfile:inst1|RF__dual~30177 Regfile:inst1|RF__dual~30188 ra[12] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.614 ns" { Regfile:inst1|RF__dual~1079 {} Regfile:inst1|RF__dual~30172 {} Regfile:inst1|RF__dual~30173 {} Regfile:inst1|RF__dual~30174 {} Regfile:inst1|RF__dual~30177 {} Regfile:inst1|RF__dual~30188 {} ra[12] {} } { 0.000ns 1.643ns 1.777ns 1.962ns 2.432ns 0.408ns 3.716ns } { 0.000ns 0.114ns 0.114ns 0.292ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "const31\[2\] ra\[12\] 24.746 ns Longest " "Info: Longest tpd from source pin \"const31\[2\]\" to destination pin \"ra\[12\]\" is 24.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns const31\[2\] 1 PIN PIN_206 234 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_206; Fanout = 234; PIN Node = 'const31\[2\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { const31[2] } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 136 384 552 152 "const31\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.824 ns) + CELL(0.590 ns) 10.889 ns Regfile:inst1\|RF__dual~30172 2 COMB LC_X27_Y12_N7 1 " "Info: 2: + IC(8.824 ns) + CELL(0.590 ns) = 10.889 ns; Loc. = LC_X27_Y12_N7; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30172'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.414 ns" { const31[2] Regfile:inst1|RF__dual~30172 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.114 ns) 12.780 ns Regfile:inst1\|RF__dual~30173 3 COMB LC_X30_Y9_N4 1 " "Info: 3: + IC(1.777 ns) + CELL(0.114 ns) = 12.780 ns; Loc. = LC_X30_Y9_N4; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30173'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Regfile:inst1|RF__dual~30172 Regfile:inst1|RF__dual~30173 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.292 ns) 15.034 ns Regfile:inst1\|RF__dual~30174 4 COMB LC_X37_Y13_N7 1 " "Info: 4: + IC(1.962 ns) + CELL(0.292 ns) = 15.034 ns; Loc. = LC_X37_Y13_N7; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30174'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.254 ns" { Regfile:inst1|RF__dual~30173 Regfile:inst1|RF__dual~30174 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.432 ns) + CELL(0.590 ns) 18.056 ns Regfile:inst1\|RF__dual~30177 5 COMB LC_X32_Y18_N5 1 " "Info: 5: + IC(2.432 ns) + CELL(0.590 ns) = 18.056 ns; Loc. = LC_X32_Y18_N5; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30177'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { Regfile:inst1|RF__dual~30174 Regfile:inst1|RF__dual~30177 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.442 ns) 18.906 ns Regfile:inst1\|RF__dual~30188 6 COMB LC_X32_Y18_N4 1 " "Info: 6: + IC(0.408 ns) + CELL(0.442 ns) = 18.906 ns; Loc. = LC_X32_Y18_N4; Fanout = 1; COMB Node = 'Regfile:inst1\|RF__dual~30188'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { Regfile:inst1|RF__dual~30177 Regfile:inst1|RF__dual~30188 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/jump/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.716 ns) + CELL(2.124 ns) 24.746 ns ra\[12\] 7 PIN PIN_170 0 " "Info: 7: + IC(3.716 ns) + CELL(2.124 ns) = 24.746 ns; Loc. = PIN_170; Fanout = 0; PIN Node = 'ra\[12\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { Regfile:inst1|RF__dual~30188 ra[12] } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 200 832 848 376 "ra\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.627 ns ( 22.74 % ) " "Info: Total cell delay = 5.627 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.119 ns ( 77.26 % ) " "Info: Total interconnect delay = 19.119 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "24.746 ns" { const31[2] Regfile:inst1|RF__dual~30172 Regfile:inst1|RF__dual~30173 Regfile:inst1|RF__dual~30174 Regfile:inst1|RF__dual~30177 Regfile:inst1|RF__dual~30188 ra[12] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "24.746 ns" { const31[2] {} const31[2]~out0 {} Regfile:inst1|RF__dual~30172 {} Regfile:inst1|RF__dual~30173 {} Regfile:inst1|RF__dual~30174 {} Regfile:inst1|RF__dual~30177 {} Regfile:inst1|RF__dual~30188 {} ra[12] {} } { 0.000ns 0.000ns 8.824ns 1.777ns 1.962ns 2.432ns 0.408ns 3.716ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.292ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "J:inst2\|out\[22\] IR\[20\] PClk 0.001 ns register " "Info: th for register \"J:inst2\|out\[22\]\" (data pin = \"IR\[20\]\", clock pin = \"PClk\") is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.178 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 986 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 986; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 440 216 384 456 "PClk" "" } { 176 520 608 192 "PClk" "" } { 144 8 104 160 "PClk" "" } { 432 384 440 448 "PClk" "" } { 8 216 296 24 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns J:inst2\|out\[22\] 2 REG LC_X42_Y15_N2 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X42_Y15_N2; Fanout = 1; REG Node = 'J:inst2\|out\[22\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { PClk J:inst2|out[22] } "NODE_NAME" } } { "J.v" "" { Text "E:/My booK/计组/5/jump/J.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { PClk J:inst2|out[22] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { PClk {} PClk~out0 {} J:inst2|out[22] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "J.v" "" { Text "E:/My booK/计组/5/jump/J.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.192 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[20\] 1 PIN PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; PIN Node = 'IR\[20\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } } { "jump.bdf" "" { Schematic "E:/My booK/计组/5/jump/jump.bdf" { { 400 160 328 416 "IR\[31..0\]" "" } { 392 328 424 408 "IR\[31..0\]" "" } { -24 176 296 -8 "IR\[25..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.115 ns) 3.192 ns J:inst2\|out\[22\] 2 REG LC_X42_Y15_N2 1 " "Info: 2: + IC(1.608 ns) + CELL(0.115 ns) = 3.192 ns; Loc. = LC_X42_Y15_N2; Fanout = 1; REG Node = 'J:inst2\|out\[22\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { IR[20] J:inst2|out[22] } "NODE_NAME" } } { "J.v" "" { Text "E:/My booK/计组/5/jump/J.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 49.62 % ) " "Info: Total cell delay = 1.584 ns ( 49.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.608 ns ( 50.38 % ) " "Info: Total interconnect delay = 1.608 ns ( 50.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { IR[20] J:inst2|out[22] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.192 ns" { IR[20] {} IR[20]~out0 {} J:inst2|out[22] {} } { 0.000ns 0.000ns 1.608ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { PClk J:inst2|out[22] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { PClk {} PClk~out0 {} J:inst2|out[22] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { IR[20] J:inst2|out[22] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.192 ns" { IR[20] {} IR[20]~out0 {} J:inst2|out[22] {} } { 0.000ns 0.000ns 1.608ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Allocated 151 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 21:01:59 2010 " "Info: Processing ended: Mon Jul 19 21:01:59 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
