<stg><name>ld_weights5</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="12" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %weights5_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %weights5_offset)

]]></Node>
<StgValue><ssdm name="weights5_offset_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(float* %weights5, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [12 x i8]* @p_str12, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="30">
<![CDATA[
:2  %zext_ln167 = zext i30 %weights5_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:1  %icmp_ln163 = icmp eq i7 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln163, label %2, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader2.preheader:0  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %i_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="11">
<![CDATA[
.preheader2.preheader:1  %zext_ln164 = zext i11 %tmp to i12

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln172"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:0  %j_0 = phi i5 [ 0, %.preheader2.preheader ], [ %j, %.preheader2.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:1  %icmp_ln164 = icmp eq i5 %j_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln164, label %.loopexit.loopexit, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="5">
<![CDATA[
.preheader1.preheader:0  %zext_ln167_1 = zext i5 %j_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1.preheader:1  %add_ln167 = add i12 %zext_ln164, %zext_ln167_1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="12">
<![CDATA[
.preheader1.preheader:2  %zext_ln167_4 = zext i12 %add_ln167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader1.preheader:3  %tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln167, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="14">
<![CDATA[
.preheader1.preheader:4  %zext_ln167_5 = zext i14 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1.preheader:5  %add_ln167_1 = add i64 %zext_ln167_4, %zext_ln167_5

]]></Node>
<StgValue><ssdm name="add_ln167_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:6  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %k_0 = phi i3 [ 0, %.preheader1.preheader ], [ %k, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln165 = icmp eq i3 %k_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln165, label %.preheader2.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln167_2 = zext i3 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:1  %add_ln167_2 = add i64 %add_ln167_1, %zext_ln167_2

]]></Node>
<StgValue><ssdm name="add_ln167_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:2  %shl_ln167 = shl i64 %add_ln167_2, 2

]]></Node>
<StgValue><ssdm name="shl_ln167"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:3  %add_ln167_3 = add i64 %add_ln167_2, %shl_ln167

]]></Node>
<StgValue><ssdm name="add_ln167_3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:4  %add_ln167_5 = add i64 %zext_ln167, %add_ln167_3

]]></Node>
<StgValue><ssdm name="add_ln167_5"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:5  %weights5_addr = getelementptr float* %weights5, i64 %add_ln167_5

]]></Node>
<StgValue><ssdm name="weights5_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="58" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %l_0 = phi i3 [ %l, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln166 = icmp eq i3 %l_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %l = add i3 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln166, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln167_3 = zext i3 %l_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_3"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %add_ln167_4 = add i64 %zext_ln167_3, %add_ln167_3

]]></Node>
<StgValue><ssdm name="add_ln167_4"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:3  %weights5_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights5_addr)

]]></Node>
<StgValue><ssdm name="weights5_addr_read"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weights5_buf_addr = getelementptr [48000 x float]* %weights5_buf, i64 0, i64 %add_ln167_4

]]></Node>
<StgValue><ssdm name="weights5_buf_addr"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:4  store float %weights5_addr_read, float* %weights5_buf_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="90" name="weights5" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="weights5"/></StgValue>
</port>
<port id="91" name="weights5_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="weights5_offset"/></StgValue>
</port>
<port id="92" name="weights5_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights5_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i30" to="weights5_offset_read" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="weights5_offset" to="weights5_offset_read" fromId="91" toId="14">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="weights5" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="100" from="p_str9" to="specinterface_ln0" fromId="99" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="105" from="p_str1" to="specinterface_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="15">
</dataflow>
<dataflow id="110" from="p_str12" to="specinterface_ln0" fromId="109" toId="15">
</dataflow>
<dataflow id="112" from="p_str11" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="113" from="p_str1" to="specinterface_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="119" from="p_str1" to="specinterface_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="120" from="p_str1" to="specinterface_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="121" from="weights5_offset_read" to="zext_ln167" fromId="14" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_122" to="i_0" fromId="122" toId="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="br_ln163" to="i_0" fromId="17" toId="18">
</dataflow>
<dataflow id="125" from="i" to="i_0" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="br_ln0" to="i_0" fromId="39" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="127" from="i_0" to="icmp_ln163" fromId="18" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_128" to="icmp_ln163" fromId="128" toId="19">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="130" toId="20">
</dataflow>
<dataflow id="133" from="StgValue_132" to="empty" fromId="132" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_132" to="empty" fromId="132" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_132" to="empty" fromId="132" toId="20">
</dataflow>
<dataflow id="136" from="i_0" to="i" fromId="18" toId="21">
</dataflow>
<dataflow id="138" from="StgValue_137" to="i" fromId="137" toId="21">
</dataflow>
<dataflow id="139" from="icmp_ln163" to="br_ln163" fromId="19" toId="22">
</dataflow>
<dataflow id="141" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp" fromId="140" toId="23">
</dataflow>
<dataflow id="142" from="i_0" to="tmp" fromId="18" toId="23">
</dataflow>
<dataflow id="144" from="StgValue_143" to="tmp" fromId="143" toId="23">
</dataflow>
<dataflow id="145" from="tmp" to="zext_ln164" fromId="23" toId="24">
</dataflow>
<dataflow id="147" from="StgValue_146" to="j_0" fromId="146" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln164" to="j_0" fromId="25" toId="27">
</dataflow>
<dataflow id="149" from="j" to="j_0" fromId="30" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="br_ln0" to="j_0" fromId="51" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="151" from="j_0" to="icmp_ln164" fromId="27" toId="28">
</dataflow>
<dataflow id="153" from="StgValue_152" to="icmp_ln164" fromId="152" toId="28">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="130" toId="29">
</dataflow>
<dataflow id="156" from="StgValue_155" to="empty_5" fromId="155" toId="29">
</dataflow>
<dataflow id="157" from="StgValue_155" to="empty_5" fromId="155" toId="29">
</dataflow>
<dataflow id="158" from="StgValue_155" to="empty_5" fromId="155" toId="29">
</dataflow>
<dataflow id="159" from="j_0" to="j" fromId="27" toId="30">
</dataflow>
<dataflow id="161" from="StgValue_160" to="j" fromId="160" toId="30">
</dataflow>
<dataflow id="162" from="icmp_ln164" to="br_ln164" fromId="28" toId="31">
</dataflow>
<dataflow id="163" from="j_0" to="zext_ln167_1" fromId="27" toId="32">
</dataflow>
<dataflow id="164" from="zext_ln164" to="add_ln167" fromId="24" toId="33">
</dataflow>
<dataflow id="165" from="zext_ln167_1" to="add_ln167" fromId="32" toId="33">
</dataflow>
<dataflow id="166" from="add_ln167" to="zext_ln167_4" fromId="33" toId="34">
</dataflow>
<dataflow id="168" from="_ssdm_op_BitConcatenate.i14.i12.i2" to="tmp_1" fromId="167" toId="35">
</dataflow>
<dataflow id="169" from="add_ln167" to="tmp_1" fromId="33" toId="35">
</dataflow>
<dataflow id="171" from="StgValue_170" to="tmp_1" fromId="170" toId="35">
</dataflow>
<dataflow id="172" from="tmp_1" to="zext_ln167_5" fromId="35" toId="36">
</dataflow>
<dataflow id="173" from="zext_ln167_4" to="add_ln167_1" fromId="34" toId="37">
</dataflow>
<dataflow id="174" from="zext_ln167_5" to="add_ln167_1" fromId="36" toId="37">
</dataflow>
<dataflow id="176" from="StgValue_175" to="k_0" fromId="175" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="177" from="br_ln165" to="k_0" fromId="38" toId="40">
</dataflow>
<dataflow id="178" from="k" to="k_0" fromId="43" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="179" from="br_ln0" to="k_0" fromId="68" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="180" from="k_0" to="icmp_ln165" fromId="40" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_181" to="icmp_ln165" fromId="181" toId="41">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="130" toId="42">
</dataflow>
<dataflow id="185" from="StgValue_184" to="empty_6" fromId="184" toId="42">
</dataflow>
<dataflow id="186" from="StgValue_184" to="empty_6" fromId="184" toId="42">
</dataflow>
<dataflow id="187" from="StgValue_184" to="empty_6" fromId="184" toId="42">
</dataflow>
<dataflow id="188" from="k_0" to="k" fromId="40" toId="43">
</dataflow>
<dataflow id="190" from="StgValue_189" to="k" fromId="189" toId="43">
</dataflow>
<dataflow id="191" from="icmp_ln165" to="br_ln165" fromId="41" toId="44">
</dataflow>
<dataflow id="192" from="k_0" to="zext_ln167_2" fromId="40" toId="45">
</dataflow>
<dataflow id="193" from="add_ln167_1" to="add_ln167_2" fromId="37" toId="46">
</dataflow>
<dataflow id="194" from="zext_ln167_2" to="add_ln167_2" fromId="45" toId="46">
</dataflow>
<dataflow id="195" from="add_ln167_2" to="shl_ln167" fromId="46" toId="47">
</dataflow>
<dataflow id="197" from="StgValue_196" to="shl_ln167" fromId="196" toId="47">
</dataflow>
<dataflow id="198" from="add_ln167_2" to="add_ln167_3" fromId="46" toId="48">
</dataflow>
<dataflow id="199" from="shl_ln167" to="add_ln167_3" fromId="47" toId="48">
</dataflow>
<dataflow id="200" from="zext_ln167" to="add_ln167_5" fromId="16" toId="49">
</dataflow>
<dataflow id="201" from="add_ln167_3" to="add_ln167_5" fromId="48" toId="49">
</dataflow>
<dataflow id="202" from="weights5" to="weights5_addr" fromId="90" toId="50">
</dataflow>
<dataflow id="203" from="add_ln167_5" to="weights5_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="205" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="204" toId="52">
</dataflow>
<dataflow id="206" from="weights5_addr" to="p_rd_req" fromId="50" toId="52">
</dataflow>
<dataflow id="208" from="StgValue_207" to="p_rd_req" fromId="207" toId="52">
</dataflow>
<dataflow id="209" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="204" toId="53">
</dataflow>
<dataflow id="210" from="weights5_addr" to="p_rd_req" fromId="50" toId="53">
</dataflow>
<dataflow id="211" from="StgValue_207" to="p_rd_req" fromId="207" toId="53">
</dataflow>
<dataflow id="212" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="204" toId="54">
</dataflow>
<dataflow id="213" from="weights5_addr" to="p_rd_req" fromId="50" toId="54">
</dataflow>
<dataflow id="214" from="StgValue_207" to="p_rd_req" fromId="207" toId="54">
</dataflow>
<dataflow id="215" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="204" toId="55">
</dataflow>
<dataflow id="216" from="weights5_addr" to="p_rd_req" fromId="50" toId="55">
</dataflow>
<dataflow id="217" from="StgValue_207" to="p_rd_req" fromId="207" toId="55">
</dataflow>
<dataflow id="218" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="204" toId="56">
</dataflow>
<dataflow id="219" from="weights5_addr" to="p_rd_req" fromId="50" toId="56">
</dataflow>
<dataflow id="220" from="StgValue_207" to="p_rd_req" fromId="207" toId="56">
</dataflow>
<dataflow id="221" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="204" toId="57">
</dataflow>
<dataflow id="222" from="weights5_addr" to="p_rd_req" fromId="50" toId="57">
</dataflow>
<dataflow id="223" from="StgValue_207" to="p_rd_req" fromId="207" toId="57">
</dataflow>
<dataflow id="224" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="204" toId="58">
</dataflow>
<dataflow id="225" from="weights5_addr" to="p_rd_req" fromId="50" toId="58">
</dataflow>
<dataflow id="226" from="StgValue_207" to="p_rd_req" fromId="207" toId="58">
</dataflow>
<dataflow id="227" from="l" to="l_0" fromId="63" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="228" from="br_ln166" to="l_0" fromId="71" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="229" from="StgValue_175" to="l_0" fromId="175" toId="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="230" from="br_ln166" to="l_0" fromId="59" toId="60">
</dataflow>
<dataflow id="231" from="l_0" to="icmp_ln166" fromId="60" toId="61">
</dataflow>
<dataflow id="232" from="StgValue_181" to="icmp_ln166" fromId="181" toId="61">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="130" toId="62">
</dataflow>
<dataflow id="234" from="StgValue_184" to="empty_7" fromId="184" toId="62">
</dataflow>
<dataflow id="235" from="StgValue_184" to="empty_7" fromId="184" toId="62">
</dataflow>
<dataflow id="236" from="StgValue_184" to="empty_7" fromId="184" toId="62">
</dataflow>
<dataflow id="237" from="l_0" to="l" fromId="60" toId="63">
</dataflow>
<dataflow id="238" from="StgValue_189" to="l" fromId="189" toId="63">
</dataflow>
<dataflow id="239" from="icmp_ln166" to="br_ln166" fromId="61" toId="64">
</dataflow>
<dataflow id="240" from="l_0" to="zext_ln167_3" fromId="60" toId="65">
</dataflow>
<dataflow id="241" from="zext_ln167_3" to="add_ln167_4" fromId="65" toId="66">
</dataflow>
<dataflow id="242" from="add_ln167_3" to="add_ln167_4" fromId="48" toId="66">
</dataflow>
<dataflow id="244" from="_ssdm_op_Read.m_axi.floatP" to="weights5_addr_read" fromId="243" toId="67">
</dataflow>
<dataflow id="245" from="weights5_addr" to="weights5_addr_read" fromId="50" toId="67">
</dataflow>
<dataflow id="246" from="weights5_buf" to="weights5_buf_addr" fromId="92" toId="69">
</dataflow>
<dataflow id="248" from="StgValue_247" to="weights5_buf_addr" fromId="247" toId="69">
</dataflow>
<dataflow id="249" from="add_ln167_4" to="weights5_buf_addr" fromId="66" toId="69">
</dataflow>
<dataflow id="250" from="weights5_addr_read" to="store_ln167" fromId="67" toId="70">
</dataflow>
<dataflow id="251" from="weights5_buf_addr" to="store_ln167" fromId="69" toId="70">
</dataflow>
<dataflow id="252" from="icmp_ln163" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="253" from="icmp_ln164" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="254" from="icmp_ln165" to="StgValue_4" fromId="41" toId="4">
</dataflow>
<dataflow id="255" from="icmp_ln166" to="StgValue_12" fromId="61" toId="12">
</dataflow>
</dataflows>


</stg>
