/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [7:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [25:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [22:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [29:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~celloutsig_1_2z[27];
  assign celloutsig_0_13z = ~celloutsig_0_4z[22];
  assign celloutsig_1_0z = in_data[191:186] + in_data[133:128];
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_5z } + { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_9z = in_data[95:93] + celloutsig_0_2z[7:5];
  assign celloutsig_1_11z = { celloutsig_1_4z[3], celloutsig_1_7z, celloutsig_1_3z } & { celloutsig_1_4z[2], celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_2z[16:10], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z } & { celloutsig_1_11z[0], celloutsig_1_15z };
  assign celloutsig_0_5z = { celloutsig_0_4z[13:9], celloutsig_0_1z } & { celloutsig_0_1z[6:3], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z } & celloutsig_0_4z[11:3];
  assign celloutsig_1_4z = { celloutsig_1_2z[23], celloutsig_1_3z } / { 1'h1, in_data[115:113] };
  assign celloutsig_0_20z = celloutsig_0_6z[5:3] / { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_0_15z = { celloutsig_0_5z[7:1], celloutsig_0_1z } == { in_data[4:2], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_2z[17:15] >= celloutsig_1_0z[4:2];
  assign celloutsig_1_10z = { celloutsig_1_1z[10:9], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z } >= { in_data[117], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[62:43] <= { in_data[47:45], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_36z = celloutsig_0_8z & ~(celloutsig_0_8z);
  assign celloutsig_0_3z = in_data[19] & ~(celloutsig_0_1z[1]);
  assign celloutsig_1_9z = celloutsig_1_2z[2:0] % { 1'h1, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_18z = { in_data[169:162], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_8z } % { 1'h1, celloutsig_1_2z[18:9], celloutsig_1_17z };
  assign celloutsig_0_6z = celloutsig_0_1z[5:0] % { 1'h1, celloutsig_0_5z[9:5] };
  assign celloutsig_1_2z = in_data[150] ? { in_data[156:151], 1'h1, in_data[149:127] } : { in_data[127:104], celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[10] ? in_data[114:112] : celloutsig_1_0z[2:0];
  assign celloutsig_0_8z = { celloutsig_0_2z[16:8], celloutsig_0_1z } !== { celloutsig_0_5z[12:3], celloutsig_0_0z };
  assign celloutsig_1_13z = | celloutsig_1_3z;
  assign celloutsig_0_34z = ~^ celloutsig_0_20z;
  assign celloutsig_1_14z = ~^ { celloutsig_1_11z[3], celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_4z = in_data[95:73] <<< { in_data[46:32], celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[63:53], celloutsig_0_1z, celloutsig_0_0z } - { in_data[32:15], celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_0z[5:1], celloutsig_0_17z } ~^ { celloutsig_0_1z[4:0], celloutsig_0_34z };
  assign celloutsig_1_1z = in_data[121:111] ~^ { in_data[144:140], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[0], celloutsig_1_4z } ~^ { celloutsig_1_1z[9:8], celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_0z[5:3], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z } ~^ { celloutsig_1_2z[11:5], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_1_5z = ~((in_data[191] & celloutsig_1_0z[0]) | celloutsig_1_3z[2]);
  assign celloutsig_1_17z = ~((celloutsig_1_12z[0] & celloutsig_1_16z) | celloutsig_1_9z[1]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[93:87];
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = { celloutsig_0_0z[1], celloutsig_0_0z };
  assign { out_data[139:128], out_data[110:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
