// Seed: 3854090431
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output wand id_2,
    output supply1 id_3
);
  logic id_5;
  ;
  logic id_6;
  logic id_7;
  ;
  assign module_1.id_21 = 0;
endmodule
program module_1 #(
    parameter id_0 = 32'd54,
    parameter id_1 = 32'd21,
    parameter id_5 = 32'd19
) (
    input tri _id_0,
    input uwire _id_1,
    input tri1 id_2,
    input wire id_3,
    output supply0 id_4,
    input wire _id_5,
    input tri id_6,
    input supply0 id_7,
    output logic id_8,
    output wire id_9,
    input tri id_10,
    output wor id_11
);
  parameter id_13[1 : -1] = -1'b0;
  logic id_14, id_15;
  wire [1 'b0 +  1 : (  -1  )  ?  id_1  &&  1 : ""] id_16;
  generate
    always id_8 <= 1;
  endgenerate
  wire id_17[-1 : -1];
  parameter id_18 = id_13;
  wire [id_0 : -1] id_19, id_20;
  wire [{  -1  +  1 'b0 *  1  ,  (  -1  ||  -1  )  } : id_1] id_21;
  assign id_4 = 1;
  logic id_22;
  ;
  wire id_23;
  assign id_21 = 1'b0;
  generate
    begin : LABEL_0
      assign id_4 = id_23 >= 1 & id_10;
    end
    wire id_24;
  endgenerate
  wire id_25, id_26, id_27, id_28, id_29;
  tri0 [id_5 : 1] id_30, id_31, id_32, id_33, id_34;
  wire id_35;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_9,
      id_9
  );
  logic id_36, id_37;
  wire id_38;
  assign id_30 = 1;
endprogram
