{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578664351849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578664351849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 19:22:31 2020 " "Processing started: Fri Jan 10 19:22:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578664351849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664351849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tx -c Tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tx -c Tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664351850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578664351977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578664351977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo-one " "Found design unit 1: demo-one" {  } { { "Testbench.vhd" "" { Text "/home/nihar/Projects/UART/Tx/Testbench.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360636 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "Testbench.vhd" "" { Text "/home/nihar/Projects/UART/Tx/Testbench.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proclock.vhd 4 2 " "Found 4 design units, including 2 entities, in source file proclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullspeed-fs " "Found design unit 1: fullspeed-fs" {  } { { "proclock.vhd" "" { Text "/home/nihar/Projects/UART/Tx/proclock.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 proclock-pro " "Found design unit 2: proclock-pro" {  } { { "proclock.vhd" "" { Text "/home/nihar/Projects/UART/Tx/proclock.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360637 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullspeed " "Found entity 1: fullspeed" {  } { { "proclock.vhd" "" { Text "/home/nihar/Projects/UART/Tx/proclock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360637 ""} { "Info" "ISGN_ENTITY_NAME" "2 proclock " "Found entity 2: proclock" {  } { { "proclock.vhd" "" { Text "/home/nihar/Projects/UART/Tx/proclock.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-one " "Found design unit 1: counter-one" {  } { { "Counter.vhd" "" { Text "/home/nihar/Projects/UART/Tx/Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360637 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "/home/nihar/Projects/UART/Tx/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TxV2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TxV2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx-Version2_transmit " "Found design unit 1: Tx-Version2_transmit" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578664360638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tx " "Elaborating entity \"Tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578664360686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode TxV2.vhd(27) " "Verilog HDL or VHDL warning at TxV2.vhd(27): object \"mode\" assigned a value but never read" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578664360687 "|Tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ilatch TxV2.vhd(29) " "Verilog HDL or VHDL warning at TxV2.vhd(29): object \"ilatch\" assigned a value but never read" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in TxV2.vhd(51) " "VHDL Process Statement warning at TxV2.vhd(51): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data TxV2.vhd(56) " "VHDL Process Statement warning at TxV2.vhd(56): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data TxV2.vhd(58) " "VHDL Process Statement warning at TxV2.vhd(58): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idone TxV2.vhd(61) " "VHDL Process Statement warning at TxV2.vhd(61): signal \"idone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt TxV2.vhd(42) " "VHDL Process Statement warning at TxV2.vhd(42): inferring latch(es) for signal or variable \"nxt\", which holds its previous value in one or more paths through the process" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data TxV2.vhd(42) " "VHDL Process Statement warning at TxV2.vhd(42): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Tx TxV2.vhd(42) " "VHDL Process Statement warning at TxV2.vhd(42): inferring latch(es) for signal or variable \"Tx\", which holds its previous value in one or more paths through the process" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ien TxV2.vhd(42) " "VHDL Process Statement warning at TxV2.vhd(42): inferring latch(es) for signal or variable \"ien\", which holds its previous value in one or more paths through the process" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ien TxV2.vhd(42) " "Inferred latch for \"ien\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx TxV2.vhd(42) " "Inferred latch for \"Tx\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] TxV2.vhd(42) " "Inferred latch for \"data\[0\]\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] TxV2.vhd(42) " "Inferred latch for \"data\[1\]\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] TxV2.vhd(42) " "Inferred latch for \"data\[2\]\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] TxV2.vhd(42) " "Inferred latch for \"data\[3\]\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] TxV2.vhd(42) " "Inferred latch for \"data\[4\]\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] TxV2.vhd(42) " "Inferred latch for \"data\[5\]\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] TxV2.vhd(42) " "Inferred latch for \"data\[6\]\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] TxV2.vhd(42) " "Inferred latch for \"data\[7\]\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] TxV2.vhd(42) " "Inferred latch for \"data\[8\]\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt.Whait TxV2.vhd(42) " "Inferred latch for \"nxt.Whait\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt.Transmit TxV2.vhd(42) " "Inferred latch for \"nxt.Transmit\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt.Load TxV2.vhd(42) " "Inferred latch for \"nxt.Load\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt.Stop TxV2.vhd(42) " "Inferred latch for \"nxt.Stop\" at TxV2.vhd(42)" {  } { { "TxV2.vhd" "" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360688 "|Tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:done " "Elaborating entity \"Counter\" for hierarchy \"Counter:done\"" {  } { { "TxV2.vhd" "done" { Text "/home/nihar/Projects/UART/Tx/TxV2.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578664360689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(18) " "VHDL Process Statement warning at Counter.vhd(18): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "/home/nihar/Projects/UART/Tx/Counter.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578664360689 "|Tx|Counter:done"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578664360948 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578664360948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578664360948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578664360948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578664360985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 19:22:40 2020 " "Processing ended: Fri Jan 10 19:22:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578664360985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578664360985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578664360985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578664360985 ""}
