<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Contiki 3.x: XgSmscRegs</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">XgSmscRegs<div class="ingroups"><a class="el" href="a02307.html">AVR</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8135de81634bb00d6e0a46508c5e869b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8135de81634bb00d6e0a46508c5e869b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga8135de81634bb00d6e0a46508c5e869b">NIC_BSR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0E)</td></tr>
<tr class="memdesc:ga8135de81634bb00d6e0a46508c5e869b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank select register. <br/></td></tr>
<tr class="separator:ga8135de81634bb00d6e0a46508c5e869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f18f62b88738ffc3ba9b9e2e23c013f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f18f62b88738ffc3ba9b9e2e23c013f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr class="memdesc:ga2f18f62b88738ffc3ba9b9e2e23c013f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Transmit control register. <br/></td></tr>
<tr class="separator:ga2f18f62b88738ffc3ba9b9e2e23c013f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98d4800549ae386c83c3dbd184c1d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gad98d4800549ae386c83c3dbd184c1d87">TCR_SWFDUP</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:gad98d4800549ae386c83c3dbd184c1d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f29a063a80d1d605cc99e1bf447733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gab7f29a063a80d1d605cc99e1bf447733">TCR_EPH_LOOP</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="separator:gab7f29a063a80d1d605cc99e1bf447733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04fc038813dba6218c3c5c2621240aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga04fc038813dba6218c3c5c2621240aca">TCR_STP_SQET</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="separator:ga04fc038813dba6218c3c5c2621240aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4cb5e890f38e345e5b8a5f3203b59a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaa4cb5e890f38e345e5b8a5f3203b59a2">TCR_FDUPLX</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="separator:gaa4cb5e890f38e345e5b8a5f3203b59a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac896de7e5759d9338cbf5bf91072e447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gac896de7e5759d9338cbf5bf91072e447">TCR_MON_CSN</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="separator:gac896de7e5759d9338cbf5bf91072e447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457efb83f6d31ef287c266dd471c319f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga457efb83f6d31ef287c266dd471c319f">TCR_NOCRC</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="separator:ga457efb83f6d31ef287c266dd471c319f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6574dc67437c4d998cc53d20fb7aa610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga6574dc67437c4d998cc53d20fb7aa610">TCR_PAD_EN</a>&#160;&#160;&#160;0x0080</td></tr>
<tr class="separator:ga6574dc67437c4d998cc53d20fb7aa610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3a3f01eba958eb02111056171c5450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaac3a3f01eba958eb02111056171c5450">TCR_FORCOL</a>&#160;&#160;&#160;0x0004</td></tr>
<tr class="separator:gaac3a3f01eba958eb02111056171c5450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd87fc34f735108b13c567ddd4969f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga1fd87fc34f735108b13c567ddd4969f9">TCR_LOOP</a>&#160;&#160;&#160;0x0002</td></tr>
<tr class="separator:ga1fd87fc34f735108b13c567ddd4969f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70cbe788dc6cdec70f11aecb39299f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga70cbe788dc6cdec70f11aecb39299f05">TCR_TXENA</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="separator:ga70cbe788dc6cdec70f11aecb39299f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2755754af23960784053117f8f63d7aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2755754af23960784053117f8f63d7aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga2755754af23960784053117f8f63d7aa">NIC_EPHSR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td></tr>
<tr class="memdesc:ga2755754af23960784053117f8f63d7aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - EPH status register. <br/></td></tr>
<tr class="separator:ga2755754af23960784053117f8f63d7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399984b5595ada9ad1447a0d21d41bcf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga399984b5595ada9ad1447a0d21d41bcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x04)</td></tr>
<tr class="memdesc:ga399984b5595ada9ad1447a0d21d41bcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Receive control register. <br/></td></tr>
<tr class="separator:ga399984b5595ada9ad1447a0d21d41bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b7615518c6a0e104734d0dd37e83695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5b7615518c6a0e104734d0dd37e83695">RCR_SOFT_RST</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:ga5b7615518c6a0e104734d0dd37e83695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacacd6a7ccc08eee439bd2d6dd8cfd53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaacacd6a7ccc08eee439bd2d6dd8cfd53">RCR_FILT_CAR</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="separator:gaacacd6a7ccc08eee439bd2d6dd8cfd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2681c3c9817cc3bb7d4b50333df3cef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga2681c3c9817cc3bb7d4b50333df3cef6">RCR_ABORT_ENB</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="separator:ga2681c3c9817cc3bb7d4b50333df3cef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4854c4af8dd791ee56c5423687efa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga0d4854c4af8dd791ee56c5423687efa5">RCR_STRIP_CRC</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="separator:ga0d4854c4af8dd791ee56c5423687efa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee844d20800e872c0dfa9711f862584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gabee844d20800e872c0dfa9711f862584">RCR_RXEN</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="separator:gabee844d20800e872c0dfa9711f862584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2d0c841bc74ea3276219f5849ac826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga0e2d0c841bc74ea3276219f5849ac826">RCR_ALMUL</a>&#160;&#160;&#160;0x0004</td></tr>
<tr class="separator:ga0e2d0c841bc74ea3276219f5849ac826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d43411caaad62a9ed1efb13662ba6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5d43411caaad62a9ed1efb13662ba6ce">RCR_PRMS</a>&#160;&#160;&#160;0x0002</td></tr>
<tr class="separator:ga5d43411caaad62a9ed1efb13662ba6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c5c9321be2d9145a8b5c9bb5eea0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gad3c5c9321be2d9145a8b5c9bb5eea0ef">RCR_RX_ABORT</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="separator:gad3c5c9321be2d9145a8b5c9bb5eea0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd0f3a04213e35becf86575393c00c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fd0f3a04213e35becf86575393c00c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga7fd0f3a04213e35becf86575393c00c1">NIC_ECR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x06)</td></tr>
<tr class="memdesc:ga7fd0f3a04213e35becf86575393c00c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Counter register. <br/></td></tr>
<tr class="separator:ga7fd0f3a04213e35becf86575393c00c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bb3cd862c59f37e1c6190968fefb8d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5bb3cd862c59f37e1c6190968fefb8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gab5bb3cd862c59f37e1c6190968fefb8d">NIC_MIR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x08)</td></tr>
<tr class="memdesc:gab5bb3cd862c59f37e1c6190968fefb8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Memory information register. <br/></td></tr>
<tr class="separator:gab5bb3cd862c59f37e1c6190968fefb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81be8ef9d21112ab8690685951aa2a34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81be8ef9d21112ab8690685951aa2a34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0A)</td></tr>
<tr class="memdesc:ga81be8ef9d21112ab8690685951aa2a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Receive / PHY control register. <br/></td></tr>
<tr class="separator:ga81be8ef9d21112ab8690685951aa2a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71c398b0a6c86c106189e55daadb062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaf71c398b0a6c86c106189e55daadb062">RPCR_SPEED</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="separator:gaf71c398b0a6c86c106189e55daadb062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722f753ddbec20ca99a92724b2b9fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga0722f753ddbec20ca99a92724b2b9fa7">RPCR_DPLX</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="separator:ga0722f753ddbec20ca99a92724b2b9fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ea63143075f4d522b84aaf9cb67dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gac0ea63143075f4d522b84aaf9cb67dc3">RPCR_ANEG</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="separator:gac0ea63143075f4d522b84aaf9cb67dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0cf2af5eb92d0253c87a30bbb2a2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga3d0cf2af5eb92d0253c87a30bbb2a2d3">RPCR_LEDA_PAT</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="separator:ga3d0cf2af5eb92d0253c87a30bbb2a2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4498f598fcf2ecc7e0108da4a118ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga4d4498f598fcf2ecc7e0108da4a118ab">RPCR_LEDB_PAT</a>&#160;&#160;&#160;0x0010</td></tr>
<tr class="separator:ga4d4498f598fcf2ecc7e0108da4a118ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129bb85bb8ee50f0e9e2c302a2219eb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga129bb85bb8ee50f0e9e2c302a2219eb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga129bb85bb8ee50f0e9e2c302a2219eb5">NIC_CR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr class="memdesc:ga129bb85bb8ee50f0e9e2c302a2219eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Configuration register. <br/></td></tr>
<tr class="separator:ga129bb85bb8ee50f0e9e2c302a2219eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b22dd51c705b8edd39cfdfe22be1123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga1b22dd51c705b8edd39cfdfe22be1123">CR_EPH_EN</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:ga1b22dd51c705b8edd39cfdfe22be1123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d73743b53a0018a1290dc7eb7c1873"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15d73743b53a0018a1290dc7eb7c1873"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga15d73743b53a0018a1290dc7eb7c1873">NIC_BAR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td></tr>
<tr class="memdesc:ga15d73743b53a0018a1290dc7eb7c1873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Base address register. <br/></td></tr>
<tr class="separator:ga15d73743b53a0018a1290dc7eb7c1873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408a68732b34c97ec940a86b5c67f949"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga408a68732b34c97ec940a86b5c67f949"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga408a68732b34c97ec940a86b5c67f949">NIC_IAR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x04)</td></tr>
<tr class="memdesc:ga408a68732b34c97ec940a86b5c67f949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Individual address register. <br/></td></tr>
<tr class="separator:ga408a68732b34c97ec940a86b5c67f949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffec84b4e5a61338170fa71d0dc626b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeffec84b4e5a61338170fa71d0dc626b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaeffec84b4e5a61338170fa71d0dc626b">NIC_GPR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0A)</td></tr>
<tr class="memdesc:gaeffec84b4e5a61338170fa71d0dc626b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - General purpose register. <br/></td></tr>
<tr class="separator:gaeffec84b4e5a61338170fa71d0dc626b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a720c011c366dc6349fcc801cd0c15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1a720c011c366dc6349fcc801cd0c15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaa1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr class="memdesc:gaa1a720c011c366dc6349fcc801cd0c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Control register. <br/></td></tr>
<tr class="separator:gaa1a720c011c366dc6349fcc801cd0c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9120857423f059672591d9a7624dc0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gae9120857423f059672591d9a7624dc0b">CTR_RCV_BAD</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="separator:gae9120857423f059672591d9a7624dc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19d7fa501b8009cef51f0f0d1b77fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaa19d7fa501b8009cef51f0f0d1b77fce">CTR_AUTO_RELEASE</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="separator:gaa19d7fa501b8009cef51f0f0d1b77fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d667cd46973f4d4c1ee7b29d8b4df3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6d667cd46973f4d4c1ee7b29d8b4df3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gad6d667cd46973f4d4c1ee7b29d8b4df3">NIC_MMUCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr class="memdesc:gad6d667cd46973f4d4c1ee7b29d8b4df3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - MMU command register. <br/></td></tr>
<tr class="separator:gad6d667cd46973f4d4c1ee7b29d8b4df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92f9283cd02a4e221b861b4b93ec5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gae92f9283cd02a4e221b861b4b93ec5ef">NIC_PNR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td></tr>
<tr class="memdesc:gae92f9283cd02a4e221b861b4b93ec5ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Packet number register.  <a href="#gae92f9283cd02a4e221b861b4b93ec5ef">More...</a><br/></td></tr>
<tr class="separator:gae92f9283cd02a4e221b861b4b93ec5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005f70c46238a75fb4497d1532903fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga005f70c46238a75fb4497d1532903fb6">NIC_ARR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x03)</td></tr>
<tr class="memdesc:ga005f70c46238a75fb4497d1532903fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Allocation result register.  <a href="#ga005f70c46238a75fb4497d1532903fb6">More...</a><br/></td></tr>
<tr class="separator:ga005f70c46238a75fb4497d1532903fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7775df5add4c9ca1caba74d66c64b304"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7775df5add4c9ca1caba74d66c64b304"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga7775df5add4c9ca1caba74d66c64b304">NIC_FIFO</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x04)</td></tr>
<tr class="memdesc:ga7775df5add4c9ca1caba74d66c64b304"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - FIFO ports register. <br/></td></tr>
<tr class="separator:ga7775df5add4c9ca1caba74d66c64b304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da2b164ba29f7dd1aae6162d9a26bb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5da2b164ba29f7dd1aae6162d9a26bb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5da2b164ba29f7dd1aae6162d9a26bb2">NIC_PTR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x06)</td></tr>
<tr class="memdesc:ga5da2b164ba29f7dd1aae6162d9a26bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Pointer register. <br/></td></tr>
<tr class="separator:ga5da2b164ba29f7dd1aae6162d9a26bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada865c4c75b3ec544959aaa75cceefd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada865c4c75b3ec544959aaa75cceefd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gada865c4c75b3ec544959aaa75cceefd6">NIC_DATA</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x08)</td></tr>
<tr class="memdesc:gada865c4c75b3ec544959aaa75cceefd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Data register. <br/></td></tr>
<tr class="separator:gada865c4c75b3ec544959aaa75cceefd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba01f04fa8b7f39fcfe4aee08c1aaebd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba01f04fa8b7f39fcfe4aee08c1aaebd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaba01f04fa8b7f39fcfe4aee08c1aaebd">NIC_IST</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr class="memdesc:gaba01f04fa8b7f39fcfe4aee08c1aaebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Interrupt status register. <br/></td></tr>
<tr class="separator:gaba01f04fa8b7f39fcfe4aee08c1aaebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af0da5014638723f8c5f25630d4db2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6af0da5014638723f8c5f25630d4db2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga6af0da5014638723f8c5f25630d4db2c">NIC_ACK</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr class="memdesc:ga6af0da5014638723f8c5f25630d4db2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Interrupt acknowledge register. <br/></td></tr>
<tr class="separator:ga6af0da5014638723f8c5f25630d4db2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b5851f3b4745ff0407bb65aca93aee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7b5851f3b4745ff0407bb65aca93aee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gab7b5851f3b4745ff0407bb65aca93aee">NIC_MSK</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0D)</td></tr>
<tr class="memdesc:gab7b5851f3b4745ff0407bb65aca93aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Interrupt mask register. <br/></td></tr>
<tr class="separator:gab7b5851f3b4745ff0407bb65aca93aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed78059c6e39a007cf4940696e9cd7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gafed78059c6e39a007cf4940696e9cd7b">INT_MD</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:gafed78059c6e39a007cf4940696e9cd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36dc116017eeca132be6ea89e711be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gac36dc116017eeca132be6ea89e711be4">INT_ERCV</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:gac36dc116017eeca132be6ea89e711be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5609a349fbbf3035048dd649fd336e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5609a349fbbf3035048dd649fd336e81">INT_EPH</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga5609a349fbbf3035048dd649fd336e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5fe3fff6994e148bbede95a038d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gadf5fe3fff6994e148bbede95a038d28e">INT_RX_OVRN</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gadf5fe3fff6994e148bbede95a038d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad116a81950d7ea71fe42994897f83fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gad116a81950d7ea71fe42994897f83fa3">INT_ALLOC</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:gad116a81950d7ea71fe42994897f83fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcfc8f35d610b530622a55fa8ce61b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga2dcfc8f35d610b530622a55fa8ce61b3">INT_TX_EMPTY</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga2dcfc8f35d610b530622a55fa8ce61b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b980b956c3a627cbc50deaa33efb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gae4b980b956c3a627cbc50deaa33efb0d">INT_TX</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:gae4b980b956c3a627cbc50deaa33efb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60623409b6ea6f576aac8e6df84a6339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga60623409b6ea6f576aac8e6df84a6339">INT_RCV</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga60623409b6ea6f576aac8e6df84a6339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a6ee2376a1db33c93bdbcd7f7e01b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49a6ee2376a1db33c93bdbcd7f7e01b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga49a6ee2376a1db33c93bdbcd7f7e01b5">NIC_MT</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr class="memdesc:ga49a6ee2376a1db33c93bdbcd7f7e01b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Multicast table register. <br/></td></tr>
<tr class="separator:ga49a6ee2376a1db33c93bdbcd7f7e01b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0485ea74d10b95b8a8df3781ca42e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f0485ea74d10b95b8a8df3781ca42e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x08)</td></tr>
<tr class="memdesc:ga6f0485ea74d10b95b8a8df3781ca42e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Management interface register. <br/></td></tr>
<tr class="separator:ga6f0485ea74d10b95b8a8df3781ca42e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c7bcd640bb5046a1a3f46410ea6fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga84c7bcd640bb5046a1a3f46410ea6fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023244558171000e35a8419e20612b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga023244558171000e35a8419e20612b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04cdfae01489969eb9b60c79dd79fec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga04cdfae01489969eb9b60c79dd79fec0">MGMT_MDI</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ga04cdfae01489969eb9b60c79dd79fec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab297d570e3440b034825f3516a60337c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:gab297d570e3440b034825f3516a60337c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9342af59df5b2931daf925430cba4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf9342af59df5b2931daf925430cba4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gadf9342af59df5b2931daf925430cba4b">NIC_REV</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0A)</td></tr>
<tr class="memdesc:gadf9342af59df5b2931daf925430cba4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Revision register. <br/></td></tr>
<tr class="separator:gadf9342af59df5b2931daf925430cba4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf651b09fdffad406e5ee700f984b658b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf651b09fdffad406e5ee700f984b658b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaf651b09fdffad406e5ee700f984b658b">NIC_ERCV</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr class="memdesc:gaf651b09fdffad406e5ee700f984b658b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Early RCV register. <br/></td></tr>
<tr class="separator:gaf651b09fdffad406e5ee700f984b658b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e16b5340e5ceebcb894a949f424b4a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e16b5340e5ceebcb894a949f424b4a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0e16b5340e5ceebcb894a949f424b4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY control register. <br/></td></tr>
<tr class="separator:ga0e16b5340e5ceebcb894a949f424b4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713a44f91049947e287ebffab15ce6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga713a44f91049947e287ebffab15ce6ea">PHYCR_RST</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:ga713a44f91049947e287ebffab15ce6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7750be08aa05029b4f18f2c073c4ce49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga7750be08aa05029b4f18f2c073c4ce49">PHYCR_LPBK</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="separator:ga7750be08aa05029b4f18f2c073c4ce49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c0ca710691ae862993e9a889b5b38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga62c0ca710691ae862993e9a889b5b38d">PHYCR_SPEED</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="separator:ga62c0ca710691ae862993e9a889b5b38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e70a5eda5ae872513c95c000b1cf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga48e70a5eda5ae872513c95c000b1cf6f">PHYCR_ANEG_EN</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="separator:ga48e70a5eda5ae872513c95c000b1cf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee141243e28bbed8220d2255ab2ed2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gafee141243e28bbed8220d2255ab2ed2c">PHYCR_PDN</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="separator:gafee141243e28bbed8220d2255ab2ed2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb47a174cca60f20cb65c659c8cb253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaabb47a174cca60f20cb65c659c8cb253">PHYCR_MII_DIS</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="separator:gaabb47a174cca60f20cb65c659c8cb253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc39d0ac23f1ee5e80ee31b2ba51451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga1fc39d0ac23f1ee5e80ee31b2ba51451">PHYCR_ANEG_RST</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="separator:ga1fc39d0ac23f1ee5e80ee31b2ba51451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8696371cf1548b8ad33947d5b507b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5a8696371cf1548b8ad33947d5b507b5">PHYCR_DPLX</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="separator:ga5a8696371cf1548b8ad33947d5b507b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cedf47054f36c30138106162b244507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga8cedf47054f36c30138106162b244507">PHYCR_COLST</a>&#160;&#160;&#160;0x0080</td></tr>
<tr class="separator:ga8cedf47054f36c30138106162b244507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b4eb50a2ef27ff5c187029afc6b7e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82b4eb50a2ef27ff5c187029afc6b7e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga82b4eb50a2ef27ff5c187029afc6b7e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY status register. <br/></td></tr>
<tr class="separator:ga82b4eb50a2ef27ff5c187029afc6b7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d898b82e58499a5617cfb40f6434e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga0d898b82e58499a5617cfb40f6434e68">PHYSR_CAP_T4</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:ga0d898b82e58499a5617cfb40f6434e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162d4ef8651ae7b998af716946891a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga162d4ef8651ae7b998af716946891a10">PHYSR_CAP_TXF</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="separator:ga162d4ef8651ae7b998af716946891a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa519a840cac7411c45b82715855deab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gafa519a840cac7411c45b82715855deab">PHYSR_CAP_TXH</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="separator:gafa519a840cac7411c45b82715855deab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4607f3c8eda8ccc4f6ca29970ca9071c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga4607f3c8eda8ccc4f6ca29970ca9071c">PHYSR_CAP_TF</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="separator:ga4607f3c8eda8ccc4f6ca29970ca9071c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93a192293cbfedd3f6ad08bc7cc87e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gad93a192293cbfedd3f6ad08bc7cc87e3">PHYSR_CAP_TH</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="separator:gad93a192293cbfedd3f6ad08bc7cc87e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b4183de906fb85e1952498a04b73ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gab2b4183de906fb85e1952498a04b73ae">PHYSR_CAP_SUPR</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="separator:gab2b4183de906fb85e1952498a04b73ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dbd0d4820c2e33b078ac042a16386bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga4dbd0d4820c2e33b078ac042a16386bd">PHYSR_ANEG_ACK</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="separator:ga4dbd0d4820c2e33b078ac042a16386bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d151bf73827c45e0edd1c67d2f8457e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga4d151bf73827c45e0edd1c67d2f8457e">PHYSR_REM_FLT</a>&#160;&#160;&#160;0x0010</td></tr>
<tr class="separator:ga4d151bf73827c45e0edd1c67d2f8457e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb190ad756001fa6186f95900d4b9c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaeb190ad756001fa6186f95900d4b9c6e">PHYSR_CAP_ANEG</a>&#160;&#160;&#160;0x0008</td></tr>
<tr class="separator:gaeb190ad756001fa6186f95900d4b9c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb681d9222c90cb468f9317ac2315ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gafb681d9222c90cb468f9317ac2315ce3">PHYSR_LINK</a>&#160;&#160;&#160;0x0004</td></tr>
<tr class="separator:gafb681d9222c90cb468f9317ac2315ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf264e5480c2d09b4a928b14078c2ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gadf264e5480c2d09b4a928b14078c2ce9">PHYSR_JAB</a>&#160;&#160;&#160;0x0002</td></tr>
<tr class="separator:gadf264e5480c2d09b4a928b14078c2ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869918c57188e6b029daa2077485c869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga869918c57188e6b029daa2077485c869">PHYSR_EXREG</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="separator:ga869918c57188e6b029daa2077485c869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40133b9f2c61490c7673f5004f119226"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40133b9f2c61490c7673f5004f119226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga40133b9f2c61490c7673f5004f119226">NIC_PHYID1</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga40133b9f2c61490c7673f5004f119226"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY identifier register 1. <br/></td></tr>
<tr class="separator:ga40133b9f2c61490c7673f5004f119226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5519be6a902fd2de6fb8845ecef5379f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5519be6a902fd2de6fb8845ecef5379f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5519be6a902fd2de6fb8845ecef5379f">NIC_PHYID2</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5519be6a902fd2de6fb8845ecef5379f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY identifier register 1. <br/></td></tr>
<tr class="separator:ga5519be6a902fd2de6fb8845ecef5379f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a35766021d212be1fb12a3ae14d71e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5a35766021d212be1fb12a3ae14d71e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaf5a35766021d212be1fb12a3ae14d71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY auto-negotiation advertisement register. <br/></td></tr>
<tr class="separator:gaf5a35766021d212be1fb12a3ae14d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8980cb38c298678e12bbd3d92548b312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga8980cb38c298678e12bbd3d92548b312">PHYANAD_NP</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:ga8980cb38c298678e12bbd3d92548b312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e8a2bfc72a9ed4cd88fa2822dcd6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaa0e8a2bfc72a9ed4cd88fa2822dcd6c1">PHYANAD_ACK</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="separator:gaa0e8a2bfc72a9ed4cd88fa2822dcd6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98901ca0258f5309f941902c8b94bb07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga98901ca0258f5309f941902c8b94bb07">PHYANAD_RF</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="separator:ga98901ca0258f5309f941902c8b94bb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6792568c31027d7eec52c7f98ab5fd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga6792568c31027d7eec52c7f98ab5fd90">PHYANAD_T4</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="separator:ga6792568c31027d7eec52c7f98ab5fd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f6da725b9304a6e2e34f01437cdb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gad7f6da725b9304a6e2e34f01437cdb19">PHYANAD_TX_FDX</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="separator:gad7f6da725b9304a6e2e34f01437cdb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd257a4f5db610284162ef9471105e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gacd257a4f5db610284162ef9471105e9e">PHYANAD_TX_HDX</a>&#160;&#160;&#160;0x0080</td></tr>
<tr class="separator:gacd257a4f5db610284162ef9471105e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2925eb0f6d2845a8597d76a946faa08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga2925eb0f6d2845a8597d76a946faa08e">PHYANAD_10FDX</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="separator:ga2925eb0f6d2845a8597d76a946faa08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac987aa73deede581d8602663f038686b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gac987aa73deede581d8602663f038686b">PHYANAD_10_HDX</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="separator:gac987aa73deede581d8602663f038686b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705982b5572eea018821b75c4e81e70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga705982b5572eea018821b75c4e81e70e">PHYANAD_CSMA</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="separator:ga705982b5572eea018821b75c4e81e70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2335a7215b7909ed282d1a38c89b3b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2335a7215b7909ed282d1a38c89b3b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaf2335a7215b7909ed282d1a38c89b3b6">NIC_PHYANRC</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaf2335a7215b7909ed282d1a38c89b3b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY auto-negotiation remote end capability register. <br/></td></tr>
<tr class="separator:gaf2335a7215b7909ed282d1a38c89b3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670a4eb85216342039bec8e89a78b103"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga670a4eb85216342039bec8e89a78b103"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga670a4eb85216342039bec8e89a78b103">NIC_PHYCFR1</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga670a4eb85216342039bec8e89a78b103"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY configuration register 1. <br/></td></tr>
<tr class="separator:ga670a4eb85216342039bec8e89a78b103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5a9dc4d54337d977e2d99393ac9f38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b5a9dc4d54337d977e2d99393ac9f38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5b5a9dc4d54337d977e2d99393ac9f38">NIC_PHYCFR2</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga5b5a9dc4d54337d977e2d99393ac9f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY configuration register 2. <br/></td></tr>
<tr class="separator:ga5b5a9dc4d54337d977e2d99393ac9f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb4295cf3a09aa500ec1741ad680590"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5eb4295cf3a09aa500ec1741ad680590"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga5eb4295cf3a09aa500ec1741ad680590"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY status output register. <br/></td></tr>
<tr class="separator:ga5eb4295cf3a09aa500ec1741ad680590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe41768b9393a0531c780689cf2ed8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga9fe41768b9393a0531c780689cf2ed8a">PHYSOR_INT</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:ga9fe41768b9393a0531c780689cf2ed8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcfa30dacab67b0664bd7af28c09c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5dcfa30dacab67b0664bd7af28c09c9f">PHYSOR_LNKFAIL</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="separator:ga5dcfa30dacab67b0664bd7af28c09c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de59f0df7e09f55f70523f5365567c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga6de59f0df7e09f55f70523f5365567c6">PHYSOR_LOSSSYNC</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="separator:ga6de59f0df7e09f55f70523f5365567c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4594bd8924ae10ae16cbd042235075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga4a4594bd8924ae10ae16cbd042235075">PHYSOR_CWRD</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="separator:ga4a4594bd8924ae10ae16cbd042235075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5898072d970a00924411494ecd32d203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga5898072d970a00924411494ecd32d203">PHYSOR_SSD</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="separator:ga5898072d970a00924411494ecd32d203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bfca789b3da40a164d73fbdaa35fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga22bfca789b3da40a164d73fbdaa35fc5">PHYSOR_ESD</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="separator:ga22bfca789b3da40a164d73fbdaa35fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2dee1993f85528779f1befcb84fc8b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gab2dee1993f85528779f1befcb84fc8b5">PHYSOR_RPOL</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="separator:gab2dee1993f85528779f1befcb84fc8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe340a410a70cd12b44779e9e6ab4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaafe340a410a70cd12b44779e9e6ab4ab">PHYSOR_JAB</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="separator:gaafe340a410a70cd12b44779e9e6ab4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbbd19dd44dcfc8dac4f9424cf02f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gafcbbd19dd44dcfc8dac4f9424cf02f17">PHYSOR_SPDDET</a>&#160;&#160;&#160;0x0080</td></tr>
<tr class="separator:gafcbbd19dd44dcfc8dac4f9424cf02f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fdf64703693c8a37cd57a0dc99fe18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gaa4fdf64703693c8a37cd57a0dc99fe18">PHYSOR_DPLXDET</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="separator:gaa4fdf64703693c8a37cd57a0dc99fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c4c4ce183d87828b990d8a59f5dbe4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2c4c4ce183d87828b990d8a59f5dbe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gad2c4c4ce183d87828b990d8a59f5dbe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY mask register. <br/></td></tr>
<tr class="separator:gad2c4c4ce183d87828b990d8a59f5dbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6833bf30f3dc2fff7c727b34ca9944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gacc6833bf30f3dc2fff7c727b34ca9944">PHYMSK_MINT</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:gacc6833bf30f3dc2fff7c727b34ca9944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadc2d878d418d9f83de10611dac414f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gafadc2d878d418d9f83de10611dac414f">PHYMSK_MLNKFAIL</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="separator:gafadc2d878d418d9f83de10611dac414f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323362724c91613604dff50ee88f2c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga323362724c91613604dff50ee88f2c01">PHYMSK_MLOSSSYN</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="separator:ga323362724c91613604dff50ee88f2c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28da20eecd91ef4b591930b748f09fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga28da20eecd91ef4b591930b748f09fc1">PHYMSK_MCWRD</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="separator:ga28da20eecd91ef4b591930b748f09fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c26a1d2acb3ef5181713d53e2c7872e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga8c26a1d2acb3ef5181713d53e2c7872e">PHYMSK_MSSD</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="separator:ga8c26a1d2acb3ef5181713d53e2c7872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c941970088757c06911ffa9f9777de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga85c941970088757c06911ffa9f9777de">PHYMSK_MESD</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="separator:ga85c941970088757c06911ffa9f9777de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9b798788f08b6433dd0c1ef71e011d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gacd9b798788f08b6433dd0c1ef71e011d">PHYMSK_MRPOL</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="separator:gacd9b798788f08b6433dd0c1ef71e011d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8018e9c36c55373835d942ec9590ac5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#ga8018e9c36c55373835d942ec9590ac5a">PHYMSK_MJAB</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="separator:ga8018e9c36c55373835d942ec9590ac5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a301a7a7cb0fa3b40d437caf893560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gab6a301a7a7cb0fa3b40d437caf893560">PHYMSK_MSPDDT</a>&#160;&#160;&#160;0x0080</td></tr>
<tr class="separator:gab6a301a7a7cb0fa3b40d437caf893560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0f6a565dfcb77c14fd753385568c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02224.html#gabc0f6a565dfcb77c14fd753385568c8a">PHYMSK_MDPLDT</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="separator:gabc0f6a565dfcb77c14fd753385568c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga1b22dd51c705b8edd39cfdfe22be1123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_EPH_EN&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga129bb85bb8ee50f0e9e2c302a2219eb5">NIC_CR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00244">244</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa19d7fa501b8009cef51f0f0d1b77fce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTR_AUTO_RELEASE&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaa1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a> bit mask, transmit packets automatically released. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00267">267</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae9120857423f059672591d9a7624dc0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTR_RCV_BAD&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaa1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a> bit mask. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00266">266</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad116a81950d7ea71fe42994897f83fa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_ALLOC&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit allocation interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00341">341</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5609a349fbbf3035048dd649fd336e81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_EPH&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ethernet protocol interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00339">339</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac36dc116017eeca132be6ea89e711be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_ERCV&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Early receive interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00338">338</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafed78059c6e39a007cf4940696e9cd7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_MD&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHY state change interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00337">337</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga60623409b6ea6f576aac8e6df84a6339"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_RCV&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00344">344</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadf5fe3fff6994e148bbede95a038d28e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_RX_OVRN&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive overrun interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00340">340</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae4b980b956c3a627cbc50deaa33efb0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_TX&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit complete interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00343">343</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dcfc8f35d610b530622a55fa8ce61b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_TX_EMPTY&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter empty interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00342">342</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga023244558171000e35a8419e20612b23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MCLK&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, drives MDCLK pin. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00357">357</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga04cdfae01489969eb9b60c79dd79fec0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MDI&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, reflects MDI pin status. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00358">358</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab297d570e3440b034825f3516a60337c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MDO&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, drives MDO pin. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00359">359</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga84c7bcd640bb5046a1a3f46410ea6fe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MDOE&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, enables MDO pin. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00356">356</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga005f70c46238a75fb4497d1532903fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_ARR&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 2 - Allocation result register. </p>
<p>This byte register is updated upon a MMU_ALO command. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00297">297</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae92f9283cd02a4e221b861b4b93ec5ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PNR&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 2 - Packet number register. </p>
<p>This byte register specifies the accessible transmit packet number. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00290">290</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac987aa73deede581d8602663f038686b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_10_HDX&#160;&#160;&#160;0x0020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 10BASE-T half duplex capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00428">428</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2925eb0f6d2845a8597d76a946faa08e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_10FDX&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 10BASE-T full duplex capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00427">427</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0e8a2bfc72a9ed4cd88fa2822dcd6c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_ACK&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, acknowledged. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00422">422</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga705982b5572eea018821b75c4e81e70e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_CSMA&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 802.3 CSMA capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00429">429</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8980cb38c298678e12bbd3d92548b312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_NP&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, exchanging next page information. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00421">421</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga98901ca0258f5309f941902c8b94bb07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_RF&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, remote fault. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00423">423</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6792568c31027d7eec52c7f98ab5fd90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_T4&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 100BASE-T4 capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00424">424</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad7f6da725b9304a6e2e34f01437cdb19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_TX_FDX&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 100BASE-TX full duplex capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00425">425</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gacd257a4f5db610284162ef9471105e9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_TX_HDX&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 100BASE-TX half duplex capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00426">426</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga48e70a5eda5ae872513c95c000b1cf6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_ANEG_EN&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00379">379</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fc39d0ac23f1ee5e80ee31b2ba51451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_ANEG_RST&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00382">382</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cedf47054f36c30138106162b244507"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_COLST&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00384">384</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a8696371cf1548b8ad33947d5b507b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_DPLX&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00383">383</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga7750be08aa05029b4f18f2c073c4ce49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_LPBK&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00377">377</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaabb47a174cca60f20cb65c659c8cb253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_MII_DIS&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00381">381</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafee141243e28bbed8220d2255ab2ed2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_PDN&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00380">380</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga713a44f91049947e287ebffab15ce6ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_RST&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, resets PHY. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00376">376</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga62c0ca710691ae862993e9a889b5b38d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_SPEED&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00378">378</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga28da20eecd91ef4b591930b748f09fc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MCWRD&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#ga4a4594bd8924ae10ae16cbd042235075">PHYSOR_CWRD</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00470">470</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gabc0f6a565dfcb77c14fd753385568c8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MDPLDT&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#gaa4fdf64703693c8a37cd57a0dc99fe18">PHYSOR_DPLXDET</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00476">476</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga85c941970088757c06911ffa9f9777de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MESD&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#ga22bfca789b3da40a164d73fbdaa35fc5">PHYSOR_ESD</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00472">472</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gacc6833bf30f3dc2fff7c727b34ca9944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MINT&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#ga9fe41768b9393a0531c780689cf2ed8a">PHYSOR_INT</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00467">467</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8018e9c36c55373835d942ec9590ac5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MJAB&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#gaafe340a410a70cd12b44779e9e6ab4ab">PHYSOR_JAB</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00474">474</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafadc2d878d418d9f83de10611dac414f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MLNKFAIL&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#ga5dcfa30dacab67b0664bd7af28c09c9f">PHYSOR_LNKFAIL</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00468">468</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga323362724c91613604dff50ee88f2c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MLOSSSYN&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#ga6de59f0df7e09f55f70523f5365567c6">PHYSOR_LOSSSYNC</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00469">469</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gacd9b798788f08b6433dd0c1ef71e011d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MRPOL&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#gab2dee1993f85528779f1befcb84fc8b5">PHYSOR_RPOL</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00473">473</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab6a301a7a7cb0fa3b40d437caf893560"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MSPDDT&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#gafcbbd19dd44dcfc8dac4f9424cf02f17">PHYSOR_SPDDET</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00475">475</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c26a1d2acb3ef5181713d53e2c7872e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MSSD&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a02224.html#ga5898072d970a00924411494ecd32d203">PHYSOR_SSD</a> interrupt. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00471">471</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a4594bd8924ae10ae16cbd042235075"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_CWRD&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, code word error detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00454">454</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4fdf64703693c8a37cd57a0dc99fe18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_DPLXDET&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, duplex detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00460">460</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga22bfca789b3da40a164d73fbdaa35fc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_ESD&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, end of stream error detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00456">456</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fe41768b9393a0531c780689cf2ed8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_INT&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, interrupt bits changed. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00451">451</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaafe340a410a70cd12b44779e9e6ab4ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_JAB&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, jabber detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00458">458</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5dcfa30dacab67b0664bd7af28c09c9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_LNKFAIL&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, link failure detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00452">452</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6de59f0df7e09f55f70523f5365567c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_LOSSSYNC&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, descrambler sync lost detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00453">453</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab2dee1993f85528779f1befcb84fc8b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_RPOL&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, reverse polarity detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00457">457</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafcbbd19dd44dcfc8dac4f9424cf02f17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_SPDDET&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, 100/10 speed detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00459">459</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5898072d970a00924411494ecd32d203"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_SSD&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, start of stream error detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00455">455</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dbd0d4820c2e33b078ac042a16386bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_ANEG_ACK&#160;&#160;&#160;0x0020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, auto-negotiation completed. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00398">398</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb190ad756001fa6186f95900d4b9c6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_ANEG&#160;&#160;&#160;0x0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates auto-negotiation capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00400">400</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab2b4183de906fb85e1952498a04b73ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_SUPR&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates preamble suppression capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00397">397</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d898b82e58499a5617cfb40f6434e68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_T4&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 100BASE-T4 capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00392">392</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4607f3c8eda8ccc4f6ca29970ca9071c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TF&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 10BASE-T full duplex capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00395">395</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad93a192293cbfedd3f6ad08bc7cc87e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TH&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 10BASE-T half duplex capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00396">396</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga162d4ef8651ae7b998af716946891a10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TXF&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 100BASE-TX full duplex capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00393">393</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafa519a840cac7411c45b82715855deab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TXH&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 100BASE-TX half duplex capability. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00394">394</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga869918c57188e6b029daa2077485c869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_EXREG&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, extended capabilities available. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00403">403</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadf264e5480c2d09b4a928b14078c2ce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_JAB&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, jabber collision detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00402">402</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafb681d9222c90cb468f9317ac2315ce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_LINK&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, valid link status. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00401">401</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d151bf73827c45e0edd1c67d2f8457e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_REM_FLT&#160;&#160;&#160;0x0010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, remote fault detected. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00399">399</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2681c3c9817cc3bb7d4b50333df3cef6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_ABORT_ENB&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables receive abort on collision. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00211">211</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e2d0c841bc74ea3276219f5849ac826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_ALMUL&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, multicast frames accepted when set. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00214">214</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaacacd6a7ccc08eee439bd2d6dd8cfd53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_FILT_CAR&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables carrier filter. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00210">210</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d43411caaad62a9ed1efb13662ba6ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_PRMS&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables promiscuous mode. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00215">215</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad3c5c9321be2d9145a8b5c9bb5eea0ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_RX_ABORT&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, set when receive was aborted. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00216">216</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gabee844d20800e872c0dfa9711f862584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_RXEN&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables receiver. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00213">213</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b7615518c6a0e104734d0dd37e83695"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_SOFT_RST&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, activates software reset. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00209">209</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d4854c4af8dd791ee56c5423687efa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_STRIP_CRC&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, strips CRC. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00212">212</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac0ea63143075f4d522b84aaf9cb67dc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_ANEG&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask, sets PHY in auto-negotiation mode. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00235">235</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0722f753ddbec20ca99a92724b2b9fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_DPLX&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask, PHY operates at full duplex mode. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00234">234</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d0cf2af5eb92d0253c87a30bbb2a2d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_LEDA_PAT&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask for LEDA mode. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00236">236</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d4498f598fcf2ecc7e0108da4a118ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_LEDB_PAT&#160;&#160;&#160;0x0010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask for LEDB mode. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00237">237</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf71c398b0a6c86c106189e55daadb062"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_SPEED&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask, PHY operates at 100 Mbps. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00233">233</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab7f29a063a80d1d605cc99e1bf447733"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_EPH_LOOP&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables internal loopback. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00188">188</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4cb5e890f38e345e5b8a5f3203b59a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_FDUPLX&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables receiving own frames. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00190">190</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaac3a3f01eba958eb02111056171c5450"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_FORCOL&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, forces collision. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00194">194</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fd87fc34f735108b13c567ddd4969f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_LOOP&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables PHY loopback. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00195">195</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac896de7e5759d9338cbf5bf91072e447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_MON_CSN&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables carrier monitoring. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00191">191</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga457efb83f6d31ef287c266dd471c319f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_NOCRC&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, disables CRC transmission. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00192">192</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6574dc67437c4d998cc53d20fb7aa610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_PAD_EN&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables automatic padding. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00193">193</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga04fc038813dba6218c3c5c2621240aca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_STP_SQET&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables transmission stop on SQET error. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00189">189</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad98d4800549ae386c83c3dbd184c1d87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_SWFDUP&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables full duplex. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00187">187</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga70cbe788dc6cdec70f11aecb39299f05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_TXENA&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="a02224.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables transmitter. </p>

<p>Definition at line <a class="el" href="a01304_source.html#l00196">196</a> of file <a class="el" href="a01304_source.html">lanc111.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Nov 30 2014 09:59:04 for Contiki 3.x by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
