Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 21 10:51:13 2025
| Host         : DESKTOP-2R1EJAP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | mpg_i_fetch/eqOp          |                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | mpg_debug_en/debugCount0  | mpg_debug_rst/Q3_reg_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mpg_debug_rst/Q2_reg_0[0] |                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | mpg_debug_rst/E[0]        |                        |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | mpg_i_fetch/E[0]          | mpg_rst/SR[0]          |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | inst_IF/led_OBUF[2]       |                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                           |                        |               15 |             46 |         3.07 |
|  clk_IBUF_BUFG | inst_IF/led_OBUF[0]       |                        |                9 |             72 |         8.00 |
+----------------+---------------------------+------------------------+------------------+----------------+--------------+


