// Seed: 2827112487
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_18 :
  assert property (@(posedge id_16) 1'b0)
  else $unsigned(57);
  ;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    input tri id_8,
    input uwire id_9,
    output supply0 id_10
);
  assign id_7 = 1;
  wire id_12;
  always @(id_9 or posedge -1)
    repeat (id_6) begin : LABEL_0
      id_0 <= ~id_8;
    end
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
  assign id_4 = id_9;
  assign id_4 = -1'd0;
  wire [1 : 1] id_14;
endmodule
