{
  "design": {
    "design_info": {
      "boundary_crc": "0xE10EEF6BBB49F5AE",
      "device": "xc7z020clg400-3",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "LED_CONTROLLER": "",
      "axi_cfg_register": "",
      "PS7": {
        "processing_system7_0": "",
        "rst_ps7_0_50M": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {}
        },
        "axi_gpio_0": ""
      },
      "ADC_BLOCK": {
        "util_ds_buf_0": "",
        "util_ds_buf_1": "",
        "xlconcat_0": "",
        "ADC_REG": ""
      },
      "ADC_DAC_LOOP": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "TRIG_IN": {
        "direction": "I"
      },
      "adc_dat_a_p_i": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "adc_dat_a_n_i": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "adc_dat_b_p_i": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "adc_dat_b_n_i": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "adc_clk_p": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "",
            "value_src": "weak"
          },
          "FREQ_HZ": {
            "value": "",
            "value_src": "weak"
          },
          "PHASE": {
            "value": "",
            "value_src": "weak"
          }
        }
      },
      "adc_clk_n": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "",
            "value_src": "weak"
          },
          "FREQ_HZ": {
            "value": "",
            "value_src": "weak"
          },
          "PHASE": {
            "value": "",
            "value_src": "weak"
          }
        }
      },
      "dac_dat_a_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_dat_b_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_spi_csb_o": {
        "direction": "O"
      },
      "dac_spi_sdio_o": {
        "direction": "IO"
      },
      "dac_spi_clk_o": {
        "direction": "O"
      },
      "dac_spi_reset_o": {
        "direction": "O"
      },
      "led_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "LED_CONTROLLER": {
        "vlnv": "xilinx.com:module_ref:LED_CONTROLLER:1.0",
        "xci_name": "system_LED_CONTROLLER_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LED_CONTROLLER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "val": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "led_o": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "axi_cfg_register": {
        "vlnv": "xilinx.com:module_ref:axi_cfg_register:1.0",
        "xci_name": "system_axi_cfg_register_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_cfg_register",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "16",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cfg_data": {
            "direction": "O",
            "left": "1023",
            "right": "0"
          }
        }
      },
      "PS7": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gpio_io_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio2_io_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "system_processing_system7_0_0",
            "parameters": {
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "M_AXI_GP0": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x40000000",
                    "maximum": "0x7FFFFFFF"
                  }
                },
                "S_AXI_HP0": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI_HP0"
                }
              }
            }
          },
          "rst_ps7_0_50M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_ps7_0_50M_0"
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "system_ps7_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_0",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph/M00_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "ps7_0_axi_periph/M01_AXI"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "rst_ps7_0_50M/ext_reset_in"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "rst_ps7_0_50M/slowest_sync_clk",
              "axi_gpio_0/s_axi_aclk",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/ACLK",
              "ps7_0_axi_periph/M01_ACLK",
              "processing_system7_0/M_AXI_GP0_ACLK"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_50M/peripheral_aresetn",
              "S00_ARESETN",
              "ps7_0_axi_periph/S00_ARESETN",
              "axi_gpio_0/s_axi_aresetn",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/ARESETN",
              "ps7_0_axi_periph/M01_ARESETN"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "gpio_io_o",
              "axi_gpio_0/gpio_io_i"
            ]
          },
          "ADC_DAC_LOOP_GP_OUT": {
            "ports": [
              "gpio2_io_i",
              "axi_gpio_0/gpio2_io_i"
            ]
          }
        }
      },
      "ADC_BLOCK": {
        "ports": {
          "adc_dat_a_p_i": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "adc_dat_a_n_i": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "adc_dat_b_p_i": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "adc_dat_b_n_i": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "adc_clk_p": {
            "direction": "I"
          },
          "adc_clk_n": {
            "direction": "I"
          },
          "a_data_out": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "adc_clk": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "system_util_ds_buf_0_0",
            "parameters": {
              "C_SIZE": {
                "value": "6"
              }
            }
          },
          "util_ds_buf_1": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "system_util_ds_buf_1_0",
            "parameters": {
              "C_SIZE": {
                "value": "6"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_0_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "6"
              },
              "IN1_WIDTH": {
                "value": "6"
              }
            }
          },
          "ADC_REG": {
            "vlnv": "xilinx.com:module_ref:ADC_REG:1.0",
            "xci_name": "system_ADC_REG_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ADC_REG",
              "boundary_crc": "0x0"
            },
            "ports": {
              "adc_clk_p": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  }
                }
              },
              "adc_clk_n": {
                "type": "clk",
                "direction": "I"
              },
              "data_in": {
                "direction": "I",
                "left": "11",
                "right": "0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000:100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.000:0.000",
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "clk",
                    "value_src": "ip_prop"
                  },
                  "PortWidth": {
                    "value": "12",
                    "value_src": "ip_prop"
                  }
                }
              },
              "a_data_out": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "b_data_out": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "adc_clk": {
                "type": "clk",
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "xlconcat_0/In0"
            ]
          },
          "util_ds_buf_1_IBUF_OUT": {
            "ports": [
              "util_ds_buf_1/IBUF_OUT",
              "xlconcat_0/In1"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "ADC_REG/data_in"
            ]
          },
          "adc_dat_a_p_i_1": {
            "ports": [
              "adc_dat_a_p_i",
              "util_ds_buf_0/IBUF_DS_P"
            ]
          },
          "adc_dat_a_n_i_1": {
            "ports": [
              "adc_dat_a_n_i",
              "util_ds_buf_0/IBUF_DS_N"
            ]
          },
          "adc_dat_b_p_i_1": {
            "ports": [
              "adc_dat_b_p_i",
              "util_ds_buf_1/IBUF_DS_P"
            ]
          },
          "adc_dat_b_n_i_1": {
            "ports": [
              "adc_dat_b_n_i",
              "util_ds_buf_1/IBUF_DS_N"
            ]
          },
          "adc_clk_p_1": {
            "ports": [
              "adc_clk_p",
              "ADC_REG/adc_clk_p"
            ]
          },
          "adc_clk_n_1": {
            "ports": [
              "adc_clk_n",
              "ADC_REG/adc_clk_n"
            ]
          },
          "ADC_REG_a_data_out": {
            "ports": [
              "ADC_REG/a_data_out",
              "a_data_out"
            ]
          },
          "ADC_REG_adc_clk": {
            "ports": [
              "ADC_REG/adc_clk",
              "adc_clk"
            ]
          }
        }
      },
      "ADC_DAC_LOOP": {
        "vlnv": "xilinx.com:module_ref:ADC_DAC_LOOP:1.0",
        "xci_name": "system_ADC_DAC_LOOP_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ADC_DAC_LOOP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ADC_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_ADC_REG_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "ADC_DATA_IN": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "GP_IN": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "GP_OUT": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DONE": {
            "direction": "O"
          },
          "val_0": {
            "direction": "O"
          },
          "val_1": {
            "direction": "O"
          },
          "DACA_CODE_OUT": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "DACB_CODE_OUT": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "CFG_IN": {
            "direction": "I",
            "left": "1023",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS7/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS7/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "PS7/M01_AXI",
          "axi_cfg_register/s_axi"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "PS7/FCLK_CLK0",
          "axi_cfg_register/aclk"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "PS7/gpio_io_o",
          "ADC_DAC_LOOP/GP_IN"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "PS7/S00_ARESETN",
          "axi_cfg_register/aresetn"
        ]
      },
      "adc_dat_a_p_i_1": {
        "ports": [
          "adc_dat_a_p_i",
          "ADC_BLOCK/adc_dat_a_p_i"
        ]
      },
      "adc_dat_a_n_i_1": {
        "ports": [
          "adc_dat_a_n_i",
          "ADC_BLOCK/adc_dat_a_n_i"
        ]
      },
      "adc_dat_b_p_i_1": {
        "ports": [
          "adc_dat_b_p_i",
          "ADC_BLOCK/adc_dat_b_p_i"
        ]
      },
      "adc_dat_b_n_i_1": {
        "ports": [
          "adc_dat_b_n_i",
          "ADC_BLOCK/adc_dat_b_n_i"
        ]
      },
      "adc_clk_p_1": {
        "ports": [
          "adc_clk_p",
          "ADC_BLOCK/adc_clk_p"
        ]
      },
      "adc_clk_n_1": {
        "ports": [
          "adc_clk_n",
          "ADC_BLOCK/adc_clk_n"
        ]
      },
      "ADC_REG_a_data_out": {
        "ports": [
          "ADC_BLOCK/a_data_out",
          "ADC_DAC_LOOP/ADC_DATA_IN"
        ]
      },
      "ADC_REG_adc_clk": {
        "ports": [
          "ADC_BLOCK/adc_clk",
          "ADC_DAC_LOOP/ADC_CLK"
        ]
      },
      "axi_cfg_register_cfg_data": {
        "ports": [
          "axi_cfg_register/cfg_data",
          "ADC_DAC_LOOP/CFG_IN"
        ]
      },
      "ADC_DAC_LOOP_GP_OUT": {
        "ports": [
          "ADC_DAC_LOOP/GP_OUT",
          "PS7/gpio2_io_i"
        ]
      },
      "ADC_DAC_LOOP_DONE": {
        "ports": [
          "ADC_DAC_LOOP/DONE",
          "LED_CONTROLLER/val"
        ]
      },
      "ADC_DAC_LOOP_DACA_CODE_OUT": {
        "ports": [
          "ADC_DAC_LOOP/DACA_CODE_OUT",
          "dac_dat_a_o"
        ]
      },
      "ADC_DAC_LOOP_DACB_CODE_OUT": {
        "ports": [
          "ADC_DAC_LOOP/DACB_CODE_OUT",
          "dac_dat_b_o"
        ]
      },
      "LED_CONTROLLER_led_o": {
        "ports": [
          "LED_CONTROLLER/led_o",
          "led_o"
        ]
      },
      "ADC_DAC_LOOP_val_0": {
        "ports": [
          "ADC_DAC_LOOP/val_0",
          "dac_spi_clk_o",
          "dac_spi_csb_o",
          "dac_spi_reset_o"
        ]
      },
      "ADC_DAC_LOOP_val_1": {
        "ports": [
          "ADC_DAC_LOOP/val_1",
          "dac_spi_sdio_o"
        ]
      }
    },
    "addressing": {
      "/PS7/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_cfg_register_reg0": {
                "address_block": "/axi_cfg_register/s_axi/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/PS7/axi_gpio_0/S_AXI/Reg",
                "offset": "0x42000000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}