# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sun Mar 08 21:58:25 2015
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: eric_pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical/specctra.did
# Current time = Sun Mar 08 21:59:39 2015
# PCB C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical
# Master Unit set up as: MIL 100
# PCB Limits xlo= 40.0000 ylo=-920.0000 xhi=16760.0000 yhi=16560.0000
# Total 141 Images Consolidated.
# <<ERROR:>> Padstack unknown_padstack contains shapes without any size,
#            please check the definition of the padstack in the design file.
# <<ERROR:>> Unplaced component U26 has errors.
#            To resolve, check Allegro symbols or
#            set spif_no_unplaced_components on.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# <<WARNING:>> The * character appears in a net name.
# * has been disabled as a wildcard character for nets.
# You can use the wildcard command to change the wildcard character.
# <<WARNING:>> Net GND is defined as a signal net and contains 433 pins.
# This is more pins than most signal nets contain.
# Please verify whether net GND should be a signal net or a power net.
# Note that a signal net will be routed as starburst or daisy chain.
# Wires Processed 463, Vias Processed 162
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 5
# Components Placed 881, Images Processed 185, Padstacks Processed 23
# Nets Processed 680, Net Terminals 2875
# PCB Area=231040000.000  EIC=240  Area/EIC=962666.667  SMDs=610
# Total Pin Count: 3371
# Signal Connections Created 1410
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1748
# Signal Layers 2 Power Layers 5
# Wire Junctions 74, at vias 32 Total Vias 162
# Percent Connected   10.60
# Manhattan Length 5799458.3000 Horizontal 1386736.5200 Vertical 4412721.7800
# Routed Length 125836.2039 Horizontal 69627.8000 Vertical 68221.8000
# Ratio Actual / Manhattan   0.0217
# Unconnected Length 5697644.4000 Horizontal 1366281.0000 Vertical 4331363.4000
# Total Conflicts: 163 (Cross: 3, Clear: 160, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3_rules.do ...
# Nets UNNAMED_1_FRONTPORTS_I2_SYNCP and UNNAMED_1_FRONTPORTS_I2_SYNCN have been defined as a balanced pair.
# Nets CLK_BAD_P and CLK_BAD_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets DEF_CLK_DIV8_P and DEF_CLK_DIV8_N.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_MTCAM_4 and UNNAMED_1_FRONTPORTS_I2_MTCAM_3.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_MTCAM_1 and UNNAMED_1_FRONTPORTS_I2_MTCAMIM.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_RIBBO_3 and UNNAMED_1_FRONTPORTS_I2_RIBBO_2.
# Nets UNNAMED_1_MC10E116_I4_Q3_1 and UNNAMED_1_MC10E116_I4_Q3 have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets DEF_CLK_DIV4_P and DEF_CLK_DIV4_N.
# Nets UNNAMED_1_CAENCOMS_I8_GT2P and GT2_N have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I4_Q2_1 and UNNAMED_1_MC10E116_I4_Q2 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I3_Q3_1 and UNNAMED_1_MC10E116_I3_Q3 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I4_Q1_1 and UNNAMED_1_MC10E116_I4_Q1 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I3_Q2_1 and UNNAMED_1_MC10E116_I3_Q2 have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets DEF_CLK_DIV2_P and DEF_CLK_DIV2_N.
# Nets UNNAMED_1_MC10E116_I4_Q0_1 and UNNAMED_1_MC10E116_I4_Q0 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I3_Q1_1 and UNNAMED_1_MC10E116_I3_Q1 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I1_Q3_1 and UNNAMED_1_MC10E116_I1_Q3 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I3_Q0_1 and UNNAMED_1_MC10E116_I3_Q0 have been defined as a balanced pair.
# Nets CHOSEN_CLK_P and CHOSEN_CLK_N have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I1_Q0_1 and UNNAMED_1_MC10E116_I1_Q0 have been defined as a balanced pair.
# Nets UNNAMED_1_CHANGECLKS_I3_CHANG_1 and UNNAMED_1_CHANGECLKS_I3_CHANGEC have been defined as a balanced pair.
# Nets USE_BCKP_P and USE_BCKP_N have been defined as a balanced pair.
# Nets TRIG_GATE2_P and TRIG_GATE2_N have been defined as a balanced pair.
# Nets UNNAMED_1_FRONTPORTS_I2_SYNC24P and UNNAMED_1_FRONTPORTS_I2_SYNC24N have been defined as a balanced pair.
# Nets TRIG_GATE1_P and TRIG_GATE1_N have been defined as a balanced pair.
# Nets UNNAMED_1_FRONTPORTS_I2_GTP and UNNAMED_1_FRONTPORTS_I2_GTN have been defined as a balanced pair.
# Nets BCKP_CLK_BUFD_P and BCKP_CLK_BUFD_N have been defined as a balanced pair.
# Nets USE_DEFAULT_P and USE_DEFAULT_N have been defined as a balanced pair.
# Nets SYNC_2_P and SYNC_2_N have been defined as a balanced pair.
# Nets TELLIE_DELAY_BUF_P and TELLIE_DELAY_BUF_N have been defined as a balanced pair.
# Nets UNNAMED_1_AD96687_I1_Q2_1 and UNNAMED_1_AD96687_I1_Q2 have been defined as a balanced pair.
# Nets UNNAMED_1_AD96687_I1_Q1_1 and UNNAMED_1_AD96687_I1_Q1 have been defined as a balanced pair.
# Nets RIB10_P and RIB10_N have been defined as a balanced pair.
# Nets UNNAMED_1_DEFAULTCLKSEL_I1_BCKP and UNNAMED_1_MC10E116_I1_D0 have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_SYNCL_1 and UNNAMED_1_FRONTPORTS_I2_SYNCLVD.
# Nets SYNC24_2_P and SYNC24_2_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_CLK100P and UNNAMED_1_FRONTPORTS_I2_CLK100N.
# Nets UNNAMED_1_MC10E116_I22_Q1_1 and UNNAMED_1_MC10E116_I22_Q1 have been defined as a balanced pair.
# Nets CHOSEN_CLK2_P and CHOSEN_CLK2_N have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I22_Q0_1 and UNNAMED_1_MC10E116_I22_Q0 have been defined as a balanced pair.
# Nets UNNAMED_1_CHANGECLKS_I3_BCKPC_3 and UNNAMED_1_CHANGECLKS_I3_BCKPC_2 have been defined as a balanced pair.
# Nets UNNAMED_1_CHANGECLKS_I3_BCKPC_1 and UNNAMED_1_CHANGECLKS_I3_BCKPCLK have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_SYNC2_1 and UNNAMED_1_FRONTPORTS_I2_SYNC24L.
# Nets UNNAMED_1_FRONTPORTS_I2_RIBBO_1 and UNNAMED_1_FRONTPORTS_I2_RIBBONP have been defined as a balanced pair.
# Nets RIB9_P and RIB9_N have been defined as a balanced pair.
# Nets RIB8_P and RIB8_N have been defined as a balanced pair.
# Nets RIB7_P and RIB7_N have been defined as a balanced pair.
# Nets RIB6_P and RIB6_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_CSMD0805_I70_B and UNNAMED_1_CSMD0805_I64_B.
# Nets RIB5_P and RIB5_N have been defined as a balanced pair.
# Nets RIB4_P and RIB4_N have been defined as a balanced pair.
# Nets RIB3_P and RIB3_N have been defined as a balanced pair.
# Nets RIB2_P and RIB2_N have been defined as a balanced pair.
# Nets RIB1_P and RIB1_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_EXTT<4> and UNNAMED_1_CSMD0603_I55_A.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_EXTT<0> and UNNAMED_1_CSMD0603_I54_B.
# Nets SMELLIE_DELAY_BUF_P and SMELLIE_DELAY_BUF_N have been defined as a balanced pair.
# Nets CHANGE_CLK2_P and CHANGE_CLK2_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_LOSTA_1 and UNNAMED_1_FRONTPORTS_I2_LOSTARO.
# <<WARNING:>> Could not form pair of nets DEF_CLK_DIVD_P and DEF_CLK_DIVD_N.
# Nets TRIG_PULS2_P and TRIG_PULS2_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_SMELLIE and UNNAMED_1_CSMD0603_I10_B_1.
# Nets TRIG_PULS1_P and TRIG_PULS1_N have been defined as a balanced pair.
# Nets UNNAMED_1_FRONTPORTS_I2_ECLTOLV and VBB_TRANS have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I2_D0 and LO_STAR_RAW have been defined as a balanced pair.
# Nets UNNAMED_1_CHANGECLKS_I3_DEFAU_1 and UNNAMED_1_CHANGECLKS_I3_DEFAULT have been defined as a balanced pair.
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaac01968.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U57 Selected.
set route_diagonal 4
grid wire 0.100000 (direction x) (offset 0.000000)
grid wire 0.100000 (direction y) (offset 0.000000)
grid via 0.100000 (direction x) (offset 0.000000)
grid via 0.100000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter on)
# Smart Route: Only part of the wires are selected for routing. 
# Using modified smart_route algorithm.
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:40 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1748
# Signal Layers 2 Power Layers 5
# Wire Junctions 77, at vias 35 Total Vias 162
# Percent Connected   10.70
# Manhattan Length 5961793.7000 Horizontal 1406810.9200 Vertical 4554982.7800
# Routed Length 125836.2039 Horizontal 69627.8000 Vertical 68221.8000
# Ratio Actual / Manhattan   0.0211
# Unconnected Length 5860843.5000 Horizontal 1400518.5000 Vertical 4460325.0000
# Start Route Pass 1 of 50
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 165
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 1748 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 165
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 77, at vias 35 Total Vias 165
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1406813.8700 Vertical 4554979.8300
# Routed Length 130771.0651 Horizontal 73327.0000 Vertical 70004.0000
# Ratio Actual / Manhattan   0.0219
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:40 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 77, at vias 35 Total Vias 165
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1406813.8700 Vertical 4554979.8300
# Routed Length 130771.0651 Horizontal 73327.0000 Vertical 70004.0000
# Ratio Actual / Manhattan   0.0219
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 165
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407229.7100 Vertical 4554563.9900
# Routed Length 130059.3771 Horizontal 72151.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:40 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407229.7100 Vertical 4554563.9900
# Routed Length 130059.3771 Horizontal 72151.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407229.7100 Vertical 4554563.9900
# Routed Length 130059.3771 Horizontal 72151.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:40 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407229.7100 Vertical 4554563.9900
# Routed Length 130059.3771 Horizontal 72151.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130265.3976 Horizontal 72179.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0219
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:40 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130265.3976 Horizontal 72179.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0219
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130265.3976 Horizontal 72179.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0219
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:40 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130265.3976 Horizontal 72179.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0219
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:41 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:42 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:43 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 62|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 62|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 63|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 64|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 62|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 63|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 64|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 65|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 62|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 63|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 64|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 65|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 66|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 67|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 62|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 63|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 64|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 65|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 66|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 67|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 68|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 62|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 63|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 64|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 65|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 66|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 67|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 68|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 69|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 70|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:45 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 62|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 63|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 64|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 65|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 66|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 67|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 68|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 69|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 70|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 71|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 21:59:45 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Clean Pass 1 of 2
# Routing 5 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 5 Successes 5 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 62|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 63|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 64|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 65|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 66|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 67|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 68|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 69|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 70|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 71|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 72|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 73|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 21:59:45 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1743
# Attempts 0 Successes 0 Failures 0 Vias 161
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<ERROR:>> Smart Route: Design is unroutable, not enough resources. 
# Many unroutes will exist if you use the filter command. 
# Check number of layers, grids, design rules and placement.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     1|     3|   0| 1743|  165|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    |  3|     1|     3|   0| 1743|  165|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  9|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 10|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 11|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 12|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 13|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 14|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 20|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 21|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 22|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 23|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 28|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 29|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 30|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 31|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 32|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 44|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 45|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 46|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 47|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 48|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 49|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 50|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 51|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 52|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 53|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 54|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 55|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 56|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 57|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 58|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 59|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 60|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 61|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 62|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 63|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 64|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 65|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 66|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 67|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 68|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 69|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 70|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 71|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 72|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 73|     1|     3|   0| 1743|  161|    0|   0|   |  0:00:00|  0:00:05|
# Route    | 74|     1|     3|   0| 1743|  161|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\TubiiPCB_V3.dsn
# Nets 680 Connections 2010 Unroutes 1743
# Signal Layers 2 Power Layers 5
# Wire Junctions 76, at vias 35 Total Vias 161
# Percent Connected   13.13
# Manhattan Length 5961793.7000 Horizontal 1407284.2700 Vertical 4554509.4300
# Routed Length 130182.5234 Horizontal 72084.6000 Vertical 69802.2000
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 5857045.4000 Horizontal 1396970.4000 Vertical 4460075.0000
# <<ERROR:>> Smart Route: Smart_route command aborting due to failures.
write routes (changed_only) (reset_changed) C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaad01968.tmp
# Routing Written to File C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaad01968.tmp
quit
