// Seed: 763769912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    output tri0 id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  output supply1 id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_9;
  wire id_10 = -1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_1,
      id_5,
      id_5
  );
  assign id_5 = id_4;
  parameter id_11 = 1;
  wire [1 : id_6] id_12;
  id_13 :
  assert property (@(posedge id_7) id_9[-1])
  else $clog2(8);
  ;
  wire id_14;
  assign id_3 = 1;
  wire id_15;
  ;
endmodule
