Analysis & Synthesis report for digital_clock
Tue Jun 01 17:41:01 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: lcd_driver:DRV
  6. Port Connectivity Checks: "lcd_display_list:STL"
  7. Port Connectivity Checks: "bin2bcd:CVT_year"
  8. Port Connectivity Checks: "bin2bcd:CVT_month"
  9. Port Connectivity Checks: "bin2bcd:CVT_day"
 10. Port Connectivity Checks: "bin2bcd:CVT_hour"
 11. Port Connectivity Checks: "bin2bcd:CVT_minute"
 12. Port Connectivity Checks: "bin2bcd:CVT_second"
 13. Port Connectivity Checks: "bin2bcd:CVT_year_set"
 14. Port Connectivity Checks: "bin2bcd:CVT_month_set"
 15. Port Connectivity Checks: "bin2bcd:CVT_day_set"
 16. Port Connectivity Checks: "bin2bcd:CVT_hour_set"
 17. Port Connectivity Checks: "bin2bcd:CVT_minute_set"
 18. Port Connectivity Checks: "bin2bcd:CVT_second_set"
 19. Port Connectivity Checks: "watch_set:TIME_SET"
 20. Port Connectivity Checks: "watch_date:TIME"
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jun 01 17:41:01 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; digital_clock                               ;
; Top-level Entity Name              ; digital_clock                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; digital_clock      ; digital_clock      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_driver:DRV ;
+----------------+---------+----------------------------------+
; Parameter Name ; Value   ; Type                             ;
+----------------+---------+----------------------------------+
; IDLE           ; 0000    ; Unsigned Binary                  ;
; FUNC_SET       ; 0001    ; Unsigned Binary                  ;
; DISP_OFF       ; 0010    ; Unsigned Binary                  ;
; DISP_CLEAR     ; 0011    ; Unsigned Binary                  ;
; DISP_ON        ; 0100    ; Unsigned Binary                  ;
; MODE_SET       ; 0101    ; Unsigned Binary                  ;
; PRINT_STRING   ; 0110    ; Unsigned Binary                  ;
; LINE2          ; 0111    ; Unsigned Binary                  ;
; RETURN_HOME    ; 1000    ; Unsigned Binary                  ;
; T_PW           ; 2499999 ; Signed Integer                   ;
+----------------+---------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display_list:STL"                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; en_time ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_year"                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; en_time ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_month"                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_day"                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_hour"                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_minute"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_second"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_year_set"                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; en_time ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_month_set"                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_day_set"                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bin_bcd ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (8 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_hour_set"                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_minute_set"                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:CVT_second_set"                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hun     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; en_time ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "watch_set:TIME_SET"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cursor ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "watch_date:TIME"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; bin_time[31..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 01 17:40:47 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file digital_clock.v
    Info (12023): Found entity 1: digital_clock File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 1
Warning (12019): Can't analyze file -- file date.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file watch_date.v
    Info (12023): Found entity 1: watch_date File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.v
    Info (12023): Found entity 1: bin2bcd File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 1
Warning (12019): Can't analyze file -- file fsm.v is missing
Warning (10236): Verilog HDL Implicit Net warning at digital_clock.v(33): created implicit net for "rstn" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 33
Info (12127): Elaborating entity "digital_clock" for the top level hierarchy
Warning (12125): Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: en_clk File: C:/intelFPGA_lite/Verilog_watch_second/en_clk.v Line: 1
Info (12128): Elaborating entity "en_clk" for hierarchy "en_clk:U0" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 38
Info (12128): Elaborating entity "watch_date" for hierarchy "watch_date:TIME" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 63
Warning (10762): Verilog HDL Case Statement warning at watch_date.v(78): can't check case statement for completeness because the case expression has too many possible states File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 78
Warning (10935): Verilog HDL Casex/Casez warning at watch_date.v(115): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 115
Warning (10935): Verilog HDL Casex/Casez warning at watch_date.v(124): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 124
Warning (12125): Using design file watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: watch_set File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 1
Info (12128): Elaborating entity "watch_set" for hierarchy "watch_set:TIME_SET" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 78
Warning (10034): Output port "cursor" at watch_set.v(23) has no driver File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 23
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:CVT_second_set" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 87
Warning (10230): Verilog HDL assignment warning at bin2bcd.v(37): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 37
Warning (10230): Verilog HDL assignment warning at bin2bcd.v(35): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 35
Warning (10230): Verilog HDL assignment warning at bin2bcd.v(61): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 61
Warning (10230): Verilog HDL assignment warning at bin2bcd.v(59): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 59
Warning (12125): Using design file lcd_display_list.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_display_list File: C:/intelFPGA_lite/Verilog_watch_second/lcd_display_list.v Line: 1
Info (12128): Elaborating entity "lcd_display_list" for hierarchy "lcd_display_list:STL" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 198
Warning (12125): Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: en_clk_lcd File: C:/intelFPGA_lite/Verilog_watch_second/en_clk_lcd.v Line: 1
Info (12128): Elaborating entity "en_clk_lcd" for hierarchy "en_clk_lcd:LCLK" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 204
Warning (12125): Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_driver File: C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v Line: 1
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd_driver:DRV" File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at lcd_driver.v(201): object "STATE" assigned a value but never read File: C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v Line: 201
Warning (10230): Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22) File: C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v Line: 48
Error (12014): Net "bin_time[47]", which fans out to "bin2bcd:CVT_year_set|bin_bcd[7]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[47]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[47]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[46]", which fans out to "bin2bcd:CVT_year_set|bin_bcd[6]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[46]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[46]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[45]", which fans out to "bin2bcd:CVT_year_set|bin_bcd[5]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[45]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[45]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[44]", which fans out to "bin2bcd:CVT_year_set|bin_bcd[4]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[44]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[44]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[43]", which fans out to "bin2bcd:CVT_year_set|bin_bcd[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[43]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[43]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[42]", which fans out to "bin2bcd:CVT_year_set|bin_bcd[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[42]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[42]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[41]", which fans out to "bin2bcd:CVT_year_set|bin_bcd[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[41]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[41]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[40]", which fans out to "bin2bcd:CVT_year_set|bin_bcd[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[40]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[40]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[39]", which fans out to "bin2bcd:CVT_month_set|bin_bcd[7]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[39]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[39]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[38]", which fans out to "bin2bcd:CVT_month_set|bin_bcd[6]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[38]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[38]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[37]", which fans out to "bin2bcd:CVT_month_set|bin_bcd[5]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[37]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[37]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[36]", which fans out to "bin2bcd:CVT_month_set|bin_bcd[4]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[36]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[36]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[35]", which fans out to "bin2bcd:CVT_month_set|bin_bcd[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[35]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[35]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[34]", which fans out to "bin2bcd:CVT_month_set|bin_bcd[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[34]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[34]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[33]", which fans out to "bin2bcd:CVT_month_set|bin_bcd[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[33]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[33]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[32]", which fans out to "bin2bcd:CVT_month_set|bin_bcd[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[32]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[32]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[28]", which fans out to "bin2bcd:CVT_day_set|bin_bcd[7]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[28]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[28]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[27]", which fans out to "bin2bcd:CVT_day_set|bin_bcd[6]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[27]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[27]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[26]", which fans out to "bin2bcd:CVT_day_set|bin_bcd[5]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[26]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[26]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[25]", which fans out to "bin2bcd:CVT_day_set|bin_bcd[4]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[25]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[25]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[24]", which fans out to "bin2bcd:CVT_day_set|bin_bcd[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[24]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[24]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[23]", which fans out to "bin2bcd:CVT_day_set|bin_bcd[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[23]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[23]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[22]", which fans out to "bin2bcd:CVT_day_set|bin_bcd[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[22]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[22]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[21]", which fans out to "bin2bcd:CVT_day_set|bin_bcd[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[21]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[21]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[20]", which fans out to "bin2bcd:CVT_hour_set|bin_bcd[4]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[20]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[20]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[19]", which fans out to "bin2bcd:CVT_hour_set|bin_bcd[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[19]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[19]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[18]", which fans out to "bin2bcd:CVT_hour_set|bin_bcd[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[18]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[18]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[17]", which fans out to "bin2bcd:CVT_hour_set|bin_bcd[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[17]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[17]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[16]", which fans out to "bin2bcd:CVT_hour_set|bin_bcd[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[16]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[16]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[15]", which fans out to "bin2bcd:CVT_minute_set|bin_bcd[7]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[15]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[15]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[14]", which fans out to "bin2bcd:CVT_minute_set|bin_bcd[6]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[14]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[14]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[13]", which fans out to "bin2bcd:CVT_minute_set|bin_bcd[5]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[13]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[13]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[12]", which fans out to "bin2bcd:CVT_minute_set|bin_bcd[4]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[12]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[12]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[11]", which fans out to "bin2bcd:CVT_minute_set|bin_bcd[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[11]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[11]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[10]", which fans out to "bin2bcd:CVT_minute_set|bin_bcd[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[10]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[10]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[9]", which fans out to "bin2bcd:CVT_minute_set|bin_bcd[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[9]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[9]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[8]", which fans out to "bin2bcd:CVT_minute_set|bin_bcd[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[8]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[8]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[7]", which fans out to "bin2bcd:CVT_second_set|bin_bcd[7]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[7]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[7]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[6]", which fans out to "bin2bcd:CVT_second_set|bin_bcd[6]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[6]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[6]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[5]", which fans out to "bin2bcd:CVT_second_set|bin_bcd[5]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[5]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[5]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[4]", which fans out to "bin2bcd:CVT_second_set|bin_bcd[4]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[4]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[4]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[3]", which fans out to "bin2bcd:CVT_second_set|bin_bcd[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[3]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[3]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[2]", which fans out to "bin2bcd:CVT_second_set|bin_bcd[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[2]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[2]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[1]", which fans out to "bin2bcd:CVT_second_set|bin_bcd[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[1]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[1]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "bin_time[0]", which fans out to "bin2bcd:CVT_second_set|bin_bcd[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 27
    Error (12015): Net is fed by "watch_date:TIME|bin_time[0]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_date.v Line: 61
    Error (12015): Net is fed by "watch_set:TIME_SET|bin_time[0]" File: C:/intelFPGA_lite/Verilog_watch_second/watch_set.v Line: 36
Error (12014): Net "ten1[3]", which fans out to "lcd_display_list:STL|tenSecond[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_second_set|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_second|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten1[2]", which fans out to "lcd_display_list:STL|tenSecond[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_second_set|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_second|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten1[1]", which fans out to "lcd_display_list:STL|tenSecond[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_second_set|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_second|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten1[0]", which fans out to "lcd_display_list:STL|tenSecond[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_second_set|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_second|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one1[3]", which fans out to "lcd_display_list:STL|oneSecond[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_second_set|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_second|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one1[2]", which fans out to "lcd_display_list:STL|oneSecond[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_second_set|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_second|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one1[1]", which fans out to "lcd_display_list:STL|oneSecond[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_second_set|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_second|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one1[0]", which fans out to "lcd_display_list:STL|oneSecond[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_second_set|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_second|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten2[3]", which fans out to "lcd_display_list:STL|tenMinute[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_minute_set|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_minute|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten2[2]", which fans out to "lcd_display_list:STL|tenMinute[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_minute_set|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_minute|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten2[1]", which fans out to "lcd_display_list:STL|tenMinute[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_minute_set|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_minute|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten2[0]", which fans out to "lcd_display_list:STL|tenMinute[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_minute_set|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_minute|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one2[3]", which fans out to "lcd_display_list:STL|oneMinute[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_minute_set|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_minute|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one2[2]", which fans out to "lcd_display_list:STL|oneMinute[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_minute_set|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_minute|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one2[1]", which fans out to "lcd_display_list:STL|oneMinute[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_minute_set|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_minute|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one2[0]", which fans out to "lcd_display_list:STL|oneMinute[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_minute_set|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_minute|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten3[3]", which fans out to "lcd_display_list:STL|tenHour[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_hour_set|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_hour|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten3[2]", which fans out to "lcd_display_list:STL|tenHour[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_hour_set|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_hour|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten3[1]", which fans out to "lcd_display_list:STL|tenHour[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_hour_set|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_hour|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten3[0]", which fans out to "lcd_display_list:STL|tenHour[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_hour_set|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_hour|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one3[3]", which fans out to "lcd_display_list:STL|oneHour[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_hour_set|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_hour|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one3[2]", which fans out to "lcd_display_list:STL|oneHour[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_hour_set|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_hour|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one3[1]", which fans out to "lcd_display_list:STL|oneHour[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_hour_set|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_hour|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one3[0]", which fans out to "lcd_display_list:STL|oneHour[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_hour_set|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_hour|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten4[3]", which fans out to "lcd_display_list:STL|tenDay[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_day_set|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_day|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten4[2]", which fans out to "lcd_display_list:STL|tenDay[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_day_set|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_day|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten4[1]", which fans out to "lcd_display_list:STL|tenDay[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_day_set|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_day|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten4[0]", which fans out to "lcd_display_list:STL|tenDay[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_day_set|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_day|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one4[3]", which fans out to "lcd_display_list:STL|oneDay[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_day_set|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_day|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one4[2]", which fans out to "lcd_display_list:STL|oneDay[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_day_set|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_day|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one4[1]", which fans out to "lcd_display_list:STL|oneDay[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_day_set|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_day|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one4[0]", which fans out to "lcd_display_list:STL|oneDay[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_day_set|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_day|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten5[3]", which fans out to "lcd_display_list:STL|tenMonth[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_month_set|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_month|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten5[2]", which fans out to "lcd_display_list:STL|tenMonth[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_month_set|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_month|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten5[1]", which fans out to "lcd_display_list:STL|tenMonth[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_month_set|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_month|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten5[0]", which fans out to "lcd_display_list:STL|tenMonth[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_month_set|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_month|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one5[3]", which fans out to "lcd_display_list:STL|oneMonth[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_month_set|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_month|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one5[2]", which fans out to "lcd_display_list:STL|oneMonth[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_month_set|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_month|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one5[1]", which fans out to "lcd_display_list:STL|oneMonth[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_month_set|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_month|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one5[0]", which fans out to "lcd_display_list:STL|oneMonth[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_month_set|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_month|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "hun6[3]", which fans out to "lcd_display_list:STL|hunYear[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|hun[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|hun[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "hun6[2]", which fans out to "lcd_display_list:STL|hunYear[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|hun[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|hun[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "hun6[1]", which fans out to "lcd_display_list:STL|hunYear[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|hun[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|hun[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "hun6[0]", which fans out to "lcd_display_list:STL|hunYear[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|hun[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|hun[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten6[3]", which fans out to "lcd_display_list:STL|tenYear[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|ten[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten6[2]", which fans out to "lcd_display_list:STL|tenYear[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|ten[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten6[1]", which fans out to "lcd_display_list:STL|tenYear[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|ten[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "ten6[0]", which fans out to "lcd_display_list:STL|tenYear[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|ten[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one6[3]", which fans out to "lcd_display_list:STL|oneYear[3]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|one[3]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one6[2]", which fans out to "lcd_display_list:STL|oneYear[2]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|one[2]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one6[1]", which fans out to "lcd_display_list:STL|oneYear[1]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|one[1]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Error (12014): Net "one6[0]", which fans out to "lcd_display_list:STL|oneYear[0]", cannot be assigned more than one value File: C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v Line: 30
    Error (12015): Net is fed by "bin2bcd:CVT_year_set|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
    Error (12015): Net is fed by "bin2bcd:CVT_year|one[0]" File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 27
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 291 errors, 20 warnings
    Error: Peak virtual memory: 4709 megabytes
    Error: Processing ended: Tue Jun 01 17:41:01 2021
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg.


