<div id="pf14b" class="pf w0 h0" data-page-no="14b"><div class="pc pc14b w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg14b.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 20</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Crossbar Switch Lite (AXBS-Lite)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">20.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">This chapter provides information on the layout, configuration, and programming of the</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0 ws0">crossbar switch. The crossbar switch connects bus masters and bus slaves using a</div><div class="t m0 x9 hf y132f ff3 fs5 fc0 sc0 ls0 ws0">crossbar switch structure. This structure allows up to four bus masters to access different</div><div class="t m0 x9 hf y1330 ff3 fs5 fc0 sc0 ls0 ws0">bus slaves simultaneously, while providing arbitration among the bus masters when they</div><div class="t m0 x9 hf y1d52 ff3 fs5 fc0 sc0 ls0 ws0">access the same slave.</div><div class="t m0 x9 he y1d53 ff1 fs1 fc0 sc0 ls0 ws18f">20.1.1 Features</div><div class="t m0 x9 hf y15b8 ff3 fs5 fc0 sc0 ls0 ws0">The crossbar switch includes these features:</div><div class="t m0 x33 hf y1d54 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Symmetric crossbar bus switch implementation</div><div class="t m0 x2 hf y1d55 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Allows concurrent accesses from different masters to different slaves</div><div class="t m0 x33 hf y1d56 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>32-bit data bus</div><div class="t m0 x33 hf y1d57 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Operation at a 1-to-1 clock frequency with the bus masters</div><div class="t m0 x33 hf y1d58 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Programmable configuration for fixed-priority or round-robin slave port arbitration</div><div class="t m0 x9 hd y1d59 ff1 fs7 fc0 sc0 ls0 ws0">20.2<span class="_ _b"> </span>Memory Map / Register Definition</div><div class="t m0 x9 hf y1d5a ff3 fs5 fc0 sc0 ls0 ws0">This crossbar switch is designed for minimal gate count. It, therefore, has no memory-</div><div class="t m0 x9 hf y1d5b ff3 fs5 fc0 sc0 ls0 ws0">mapped configuration registers.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>331</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
