module partsel_00281(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [31:6] x4;
  wire signed [31:4] x5;
  wire [2:27] x6;
  wire signed [1:28] x7;
  wire signed [0:27] x8;
  wire [5:27] x9;
  wire [0:24] x10;
  wire signed [25:1] x11;
  wire signed [28:5] x12;
  wire signed [3:26] x13;
  wire [24:0] x14;
  wire [3:28] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [0:28] p0 = 120499278;
  localparam [28:0] p1 = 217265329;
  localparam signed [5:28] p2 = 904678404;
  localparam signed [0:27] p3 = 339546792;
  assign x4 = (ctrl[3] || ctrl[3] || ctrl[3] ? {({(x1[8 +: 2] - p1), (p0[19 -: 3] - p2[29 + s1 -: 4])} | p1[11 + s2 -: 7]), x1[18 -: 2]} : x1[21 -: 4]);
  assign x5 = {p3, p3[15 -: 3]};
  assign x6 = p1;
  assign x7 = (!ctrl[0] || !ctrl[1] || ctrl[3] ? {p0[20 -: 1], (p0[13 +: 3] | ((p3 + x2[23]) - (((p3[15 + s0 -: 6] | x2) & p1[8 + s0 -: 5]) | (x3 ^ x3[14 + s1]))))} : p1);
  assign x8 = p2[18 + s3 +: 1];
  assign x9 = x7[10 + s3];
  assign x10 = x9[13 -: 1];
  assign x11 = p3[13 +: 1];
  assign x12 = p1;
  assign x13 = x6[4 + s3];
  assign x14 = (!ctrl[2] && ctrl[2] && !ctrl[3] ? (!ctrl[3] && !ctrl[3] && !ctrl[2] ? ({(p1[8 +: 4] - p3[10 + s1]), p1} + p0[29 + s3 +: 7]) : p3) : (((p2[22] ^ p1[23]) | {p3[16 +: 2], x7[14 -: 3]}) ^ (((p3[17 -: 4] + x0) - x12[17 +: 4]) + {2{p2[20 -: 2]}})));
  assign x15 = x10[13 -: 3];
  assign y0 = ((x3[22 -: 3] - x8[18 + s3 -: 6]) ^ {(x5[0 + s1 +: 5] - (p3[9 + s1] - (x7[16 + s0 -: 3] & x11[13 -: 4]))), {p3[15 -: 4], {2{p3[18]}}}});
  assign y1 = x15[15];
  assign y2 = p1[10 +: 4];
  assign y3 = (((!ctrl[1] && ctrl[0] && ctrl[1] ? {(x1 & (p3[30 + s3 +: 5] - p1[22 + s1 +: 2])), ((((x10[12 -: 3] | p3) & p1[7 + s3]) - p3[0 + s1 +: 8]) | x3[13 + s3])} : (ctrl[3] && !ctrl[1] && ctrl[0] ? {2{p3[19]}} : {x13, x4[6 + s0]})) + (((x12[1 + s3 +: 1] + (x9[14] + p1[17 +: 4])) ^ (p3 & p2)) + ((!ctrl[2] && ctrl[1] && !ctrl[2] ? p2[3 + s0 -: 2] : p1[7 + s3 +: 5]) & x5[19 +: 1]))) | x3[19 + s1 +: 6]);
endmodule
