{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "riscv_alu": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../../core/riscv/riscv_alu.v:41.1-207.10"
      },
      "ports": {
        "alu_op_i": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "alu_a_i": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "alu_b_i": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "alu_p_o": {
          "direction": "output",
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ]
        }
      },
      "cells": {
        "$add$../../core/riscv/riscv_alu.v:163$16": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:163.30-163.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ]
          }
        },
        "$and$../../core/riscv/riscv_alu.v:174$17": {
          "hide_name": 1,
          "type": "v2f_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:174.30-174.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:152.3-152.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165 ]
          }
        },
        "$auto$flowmap.cc:1414:pack_cells$124": {
          "hide_name": 1,
          "type": "$lut",
          "parameters": {
            "LUT": "1000",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:128.17-128.59"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37, 166 ],
            "Y": [ 167 ]
          }
        },
        "$eq$../../core/riscv/riscv_alu.v:128$9": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:128.40-128.59|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "1" ],
            "Y": [ 166 ]
          }
        },
        "$lt$../../core/riscv/riscv_alu.v:189$20": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:189.30-189.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:288.3-288.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 168 ]
          }
        },
        "$ne$../../core/riscv/riscv_alu.v:193$22": {
          "hide_name": 1,
          "type": "v2f_ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:193.17-193.43|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:339.3-339.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37 ],
            "B": [ 69 ],
            "Y": [ 169 ]
          }
        },
        "$or$../../core/riscv/riscv_alu.v:178$18": {
          "hide_name": 1,
          "type": "v2f_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:178.30-178.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:169.3-169.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ]
          }
        },
        "$procmux$101_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1" ],
            "Y": [ 202 ]
          }
        },
        "$procmux$111": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:128.17-128.59|../../core/riscv/riscv_alu.v:128.13-131.59|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 167 ],
            "Y": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ]
          }
        },
        "$procmux$125": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:117.17-117.35|../../core/riscv/riscv_alu.v:117.13-120.43|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234 ],
            "S": [ 42 ],
            "Y": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282 ]
          }
        },
        "$procmux$128_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1" ],
            "Y": [ 283 ]
          }
        },
        "$procmux$139": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:112.17-112.35|../../core/riscv/riscv_alu.v:112.13-115.49|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307 ],
            "S": [ 41 ],
            "Y": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ]
          }
        },
        "$procmux$153": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:107.17-107.35|../../core/riscv/riscv_alu.v:107.13-110.49|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347 ],
            "B": [ "0", "0", "0", "0", 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343 ],
            "S": [ 40 ],
            "Y": [ 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315 ]
          }
        },
        "$procmux$167": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:102.17-102.35|../../core/riscv/riscv_alu.v:102.13-105.49|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ],
            "B": [ "0", "0", 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377 ],
            "S": [ 39 ],
            "Y": [ 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347 ]
          }
        },
        "$procmux$181": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:97.17-97.35|../../core/riscv/riscv_alu.v:97.13-100.42|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ "0", 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "S": [ 38 ],
            "Y": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ]
          }
        },
        "$procmux$186": {
          "hide_name": 1,
          "type": "v2f_pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000001001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:370.3-370.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ 380, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 381, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, "0" ],
            "S": [ 478, 479, 480, 481, 482, 483, 484, 485, 283 ],
            "Y": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ]
          }
        },
        "$procmux$187_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 478 ]
          }
        },
        "$procmux$188_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 479 ]
          }
        },
        "$procmux$189_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 480 ]
          }
        },
        "$procmux$190_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 481 ]
          }
        },
        "$procmux$191_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 482 ]
          }
        },
        "$procmux$192_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 483 ]
          }
        },
        "$procmux$193_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:356.3-356.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 484 ]
          }
        },
        "$procmux$194_ANY": {
          "hide_name": 1,
          "type": "v2f_reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:0.0-0.0|../../core/riscv/riscv_alu.v:91.5-202.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:50.3-50.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 166, 202 ],
            "Y": [ 485 ]
          }
        },
        "$procmux$33": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:193.17-193.43|../../core/riscv/riscv_alu.v:193.13-196.59|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 486 ],
            "B": [ 487 ],
            "S": [ 169 ],
            "Y": [ 380 ]
          }
        },
        "$procmux$46": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:153.17-153.35|../../core/riscv/riscv_alu.v:153.13-156.44|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ],
            "B": [ 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
            "S": [ 42 ],
            "Y": [ 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477 ]
          }
        },
        "$procmux$59": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:148.17-148.35|../../core/riscv/riscv_alu.v:148.13-151.51|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551 ],
            "B": [ 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 211, 212, 213, 214, 215, 216, 217, 218 ],
            "S": [ 41 ],
            "Y": [ 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ]
          }
        },
        "$procmux$72": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:143.17-143.35|../../core/riscv/riscv_alu.v:143.13-146.51|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583 ],
            "B": [ 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 215, 216, 217, 218 ],
            "S": [ 40 ],
            "Y": [ 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551 ]
          }
        },
        "$procmux$85": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:138.17-138.35|../../core/riscv/riscv_alu.v:138.13-141.51|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615 ],
            "B": [ 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 217, 218 ],
            "S": [ 39 ],
            "Y": [ 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583 ]
          }
        },
        "$procmux$98": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:133.17-133.35|../../core/riscv/riscv_alu.v:133.13-136.43|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 218 ],
            "S": [ 38 ],
            "Y": [ 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615 ]
          }
        },
        "$sub$../../core/riscv/riscv_alu.v:73$1": {
          "hide_name": 1,
          "type": "v2f_sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:73.29-73.46|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:84.3-84.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445 ]
          }
        },
        "$ternary$../../core/riscv/riscv_alu.v:189$21": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:189.29-189.64|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 168 ],
            "Y": [ 381 ]
          }
        },
        "$ternary$../../core/riscv/riscv_alu.v:194$23": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:194.29-194.56|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 37 ],
            "Y": [ 487 ]
          }
        },
        "$ternary$../../core/riscv/riscv_alu.v:196$24": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:196.29-196.58|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:384.3-384.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 445 ],
            "Y": [ 486 ]
          }
        },
        "$xor$../../core/riscv/riscv_alu.v:182$19": {
          "hide_name": 1,
          "type": "v2f_xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../core/riscv/riscv_alu.v:182.30-182.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:186.3-186.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "B": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413 ]
          }
        }
      },
      "netnames": {
        "$2\\result_r[31:0]": {
          "hide_name": 1,
          "bits": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$2\\shift_left_1_r[31:0]": {
          "hide_name": 1,
          "bits": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$2\\shift_left_2_r[31:0]": {
          "hide_name": 1,
          "bits": [ 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$2\\shift_left_4_r[31:0]": {
          "hide_name": 1,
          "bits": [ 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$2\\shift_left_8_r[31:0]": {
          "hide_name": 1,
          "bits": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$2\\shift_right_1_r[31:0]": {
          "hide_name": 1,
          "bits": [ 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$2\\shift_right_2_r[31:0]": {
          "hide_name": 1,
          "bits": [ 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$2\\shift_right_4_r[31:0]": {
          "hide_name": 1,
          "bits": [ 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$2\\shift_right_8_r[31:0]": {
          "hide_name": 1,
          "bits": [ 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$2\\shift_right_fill_r[15:0]": {
          "hide_name": 1,
          "bits": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$3\\result_r[31:0]": {
          "hide_name": 1,
          "bits": [ 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:78.1-203.4"
          }
        },
        "$4\\result_r[31:0]": {
          "hide_name": 1,
          "bits": [ 380 ],
          "attributes": {
          }
        },
        "$add$../../core/riscv/riscv_alu.v:163$16_Y": {
          "hide_name": 1,
          "bits": [ 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:163.30-163.47"
          }
        },
        "$and$../../core/riscv/riscv_alu.v:174$17_Y": {
          "hide_name": 1,
          "bits": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:174.30-174.47"
          }
        },
        "$auto$wreduce.cc:514:run$291": {
          "hide_name": 1,
          "bits": [ 381, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:189.29-189.64"
          }
        },
        "$eq$../../core/riscv/riscv_alu.v:128$9_Y": {
          "hide_name": 1,
          "bits": [ 166 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:128.40-128.59"
          }
        },
        "$logic_and$../../core/riscv/riscv_alu.v:128$10_Y": {
          "hide_name": 1,
          "bits": [ 167 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:128.17-128.59"
          }
        },
        "$lt$../../core/riscv/riscv_alu.v:189$20_Y": {
          "hide_name": 1,
          "bits": [ 168 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:189.30-189.47"
          }
        },
        "$ne$../../core/riscv/riscv_alu.v:193$22_Y": {
          "hide_name": 1,
          "bits": [ 169 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:193.17-193.43"
          }
        },
        "$or$../../core/riscv/riscv_alu.v:178$18_Y": {
          "hide_name": 1,
          "bits": [ 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:178.30-178.47"
          }
        },
        "$procmux$101_CMP": {
          "hide_name": 1,
          "bits": [ 202, 166 ],
          "attributes": {
          }
        },
        "$procmux$101_CTRL": {
          "hide_name": 1,
          "bits": [ 485 ],
          "attributes": {
          }
        },
        "$procmux$128_CMP": {
          "hide_name": 1,
          "bits": [ 283 ],
          "attributes": {
          }
        },
        "$procmux$187_CMP": {
          "hide_name": 1,
          "bits": [ 478 ],
          "attributes": {
          }
        },
        "$procmux$188_CMP": {
          "hide_name": 1,
          "bits": [ 479 ],
          "attributes": {
          }
        },
        "$procmux$189_CMP": {
          "hide_name": 1,
          "bits": [ 480 ],
          "attributes": {
          }
        },
        "$procmux$190_CMP": {
          "hide_name": 1,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "$procmux$191_CMP": {
          "hide_name": 1,
          "bits": [ 482 ],
          "attributes": {
          }
        },
        "$procmux$192_CMP": {
          "hide_name": 1,
          "bits": [ 483 ],
          "attributes": {
          }
        },
        "$procmux$193_CMP": {
          "hide_name": 1,
          "bits": [ 484 ],
          "attributes": {
          }
        },
        "$ternary$../../core/riscv/riscv_alu.v:194$23_Y": {
          "hide_name": 1,
          "bits": [ 487, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:194.29-194.56"
          }
        },
        "$ternary$../../core/riscv/riscv_alu.v:196$24_Y": {
          "hide_name": 1,
          "bits": [ 486, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:196.29-196.58"
          }
        },
        "$xor$../../core/riscv/riscv_alu.v:182$19_Y": {
          "hide_name": 1,
          "bits": [ 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:182.30-182.47"
          }
        },
        "alu_a_i": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:45.22-45.29"
          }
        },
        "alu_b_i": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:46.22-46.29"
          }
        },
        "alu_op_i": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:44.22-44.30"
          }
        },
        "alu_p_o": {
          "hide_name": 0,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:49.22-49.29"
          }
        },
        "result_r": {
          "hide_name": 0,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:60.17-60.25"
          }
        },
        "sub_res_w": {
          "hide_name": 0,
          "bits": [ 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445 ],
          "attributes": {
            "src": "../../core/riscv/riscv_alu.v:73.17-73.26"
          }
        }
      }
    }
  }
}
