
stm32_h7_reto_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bce0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009a4  0800bf80  0800bf80  0000cf80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c924  0800c924  0000e368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c924  0800c924  0000d924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c92c  0800c92c  0000e368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c92c  0800c92c  0000d92c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c930  0800c930  0000d930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  24000000  0800c934  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000444  24000368  0800cc9c  0000e368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240007ac  0800cc9c  0000e7ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a766  00000000  00000000  0000e396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c6f  00000000  00000000  00028afc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c0  00000000  00000000  0002b770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000107b  00000000  00000000  0002cc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c81a  00000000  00000000  0002dcab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ab46  00000000  00000000  0006a4c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001921a3  00000000  00000000  0008500b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002171ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067bc  00000000  00000000  002171f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0021d9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000368 	.word	0x24000368
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800bf68 	.word	0x0800bf68

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400036c 	.word	0x2400036c
 80002dc:	0800bf68 	.word	0x0800bf68

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <Turning_SetAngle>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// MOTORS AND SERVOS
void Turning_SetAngle(float steer)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1) → (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000852:	edd7 7a01 	vldr	s15, [r7, #4]
 8000856:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80008e8 <Turning_SetAngle+0xa0>
 800085a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800085e:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000862:	edd7 7a05 	vldr	s15, [r7, #20]
 8000866:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80008ec <Turning_SetAngle+0xa4>
 800086a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800086e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000872:	d501      	bpl.n	8000878 <Turning_SetAngle+0x30>
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <Turning_SetAngle+0xa8>)
 8000876:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000878:	edd7 7a05 	vldr	s15, [r7, #20]
 800087c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80008e8 <Turning_SetAngle+0xa0>
 8000880:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000888:	dd01      	ble.n	800088e <Turning_SetAngle+0x46>
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <Turning_SetAngle+0xac>)
 800088c:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 800088e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000892:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80008f8 <Turning_SetAngle+0xb0>
 8000896:	ee27 7a87 	vmul.f32	s14, s15, s14
 800089a:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80008fc <Turning_SetAngle+0xb4>
 800089e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008a2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80008f8 <Turning_SetAngle+0xb0>
 80008a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008aa:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 80008ae:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b4:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 80008b6:	ed97 0a03 	vldr	s0, [r7, #12]
 80008ba:	f00b fb27 	bl	800bf0c <lroundf>
 80008be:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	da01      	bge.n	80008ca <Turning_SetAngle+0x82>
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	68ba      	ldr	r2, [r7, #8]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d201      	bcs.n	80008d6 <Turning_SetAngle+0x8e>
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 80008d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80008de:	bf00      	nop
 80008e0:	3718      	adds	r7, #24
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	42b40000 	.word	0x42b40000
 80008ec:	c2b40000 	.word	0xc2b40000
 80008f0:	c2b40000 	.word	0xc2b40000
 80008f4:	42b40000 	.word	0x42b40000
 80008f8:	447a0000 	.word	0x447a0000
 80008fc:	43340000 	.word	0x43340000
 8000900:	24000424 	.word	0x24000424

08000904 <SetEscSpeed>:
void SetEscSpeed(float value)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 1) Clamp input range */
    if (value < -1.0f) value = -1.0f;
 800090e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000912:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800091a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800091e:	d501      	bpl.n	8000924 <SetEscSpeed+0x20>
 8000920:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <SetEscSpeed+0xa8>)
 8000922:	607b      	str	r3, [r7, #4]
    if (value >  2.0f) value =  2.0f;
 8000924:	edd7 7a01 	vldr	s15, [r7, #4]
 8000928:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800092c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000934:	dd02      	ble.n	800093c <SetEscSpeed+0x38>
 8000936:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800093a:	607b      	str	r3, [r7, #4]

    /* 2) Adjust asymmetry:
          Forward (positive) -> halve output
          Reverse (negative) -> unchanged */
    if (value > 0.0f)
 800093c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000940:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000948:	dd07      	ble.n	800095a <SetEscSpeed+0x56>
        value *= 0.5f;
 800094a:	edd7 7a01 	vldr	s15, [r7, #4]
 800094e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000952:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000956:	edc7 7a01 	vstr	s15, [r7, #4]
    /* 3) Map to pulse width (µs)
          -1 → 1000 µs
           0 → 1500 µs
          +1 → 2000 µs
    */
    float pulseWidth = 1500.0f + (value * 500.0f);
 800095a:	edd7 7a01 	vldr	s15, [r7, #4]
 800095e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80009b0 <SetEscSpeed+0xac>
 8000962:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000966:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80009b4 <SetEscSpeed+0xb0>
 800096a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800096e:	edc7 7a04 	vstr	s15, [r7, #16]

    /* 4) Convert µs to timer ticks (1 tick = 1 µs assumed) */
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim14);
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <SetEscSpeed+0xb4>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000978:	60fb      	str	r3, [r7, #12]
    int32_t ticks = (int32_t)lroundf(pulseWidth);
 800097a:	ed97 0a04 	vldr	s0, [r7, #16]
 800097e:	f00b fac5 	bl	800bf0c <lroundf>
 8000982:	6178      	str	r0, [r7, #20]

    /* 5) Clamp within timer range */
    if (ticks < 0) ticks = 0;
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	2b00      	cmp	r3, #0
 8000988:	da01      	bge.n	800098e <SetEscSpeed+0x8a>
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
    if ((uint32_t)ticks > arr) ticks = (int32_t)arr;
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	429a      	cmp	r2, r3
 8000994:	d201      	bcs.n	800099a <SetEscSpeed+0x96>
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	617b      	str	r3, [r7, #20]

    /* 6) Apply PWM */
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, (uint32_t)ticks);
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <SetEscSpeed+0xb4>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	697a      	ldr	r2, [r7, #20]
 80009a0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80009a2:	bf00      	nop
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	bf800000 	.word	0xbf800000
 80009b0:	43fa0000 	.word	0x43fa0000
 80009b4:	44bb8000 	.word	0x44bb8000
 80009b8:	24000470 	.word	0x24000470

080009bc <dlc_to_bytes>:
		StopCarEsc();
	}
}

// CAN FUNCTIONS
static inline uint8_t dlc_to_bytes(uint32_t dlc) {
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
    static const uint8_t map[16] = {0,1,2,3,4,5,6,7,8,12,16,20,24,32,48,64};
    return (dlc < 16) ? map[dlc] : 0;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2b0f      	cmp	r3, #15
 80009c8:	d804      	bhi.n	80009d4 <dlc_to_bytes+0x18>
 80009ca:	4a06      	ldr	r2, [pc, #24]	@ (80009e4 <dlc_to_bytes+0x28>)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4413      	add	r3, r2
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	e000      	b.n	80009d6 <dlc_to_bytes+0x1a>
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	0800c568 	.word	0x0800c568

080009e8 <drainAndUpdateCANMessages>:
/**
 * @brief Drain FIFO and update all tracked CAN messages in latestMsgs[]
 * @return Number of messages read from FIFO (total, not unique IDs)
 */
int drainAndUpdateCANMessages(void)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b09f      	sub	sp, #124	@ 0x7c
 80009ec:	af00      	add	r7, sp, #0
    FDCAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[64];
    HAL_StatusTypeDef status;
    int totalFramesRead = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	677b      	str	r3, [r7, #116]	@ 0x74

    // Drain entire FIFO, update matching IDs
    do {
        status = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData);
 80009f2:	463b      	mov	r3, r7
 80009f4:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80009f8:	2140      	movs	r1, #64	@ 0x40
 80009fa:	4852      	ldr	r0, [pc, #328]	@ (8000b44 <drainAndUpdateCANMessages+0x15c>)
 80009fc:	f002 fe86 	bl	800370c <HAL_FDCAN_GetRxMessage>
 8000a00:	4603      	mov	r3, r0
 8000a02:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
        if (status == HAL_OK) {
 8000a06:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	f040 808f 	bne.w	8000b2e <drainAndUpdateCANMessages+0x146>
            totalFramesRead++;
 8000a10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000a12:	3301      	adds	r3, #1
 8000a14:	677b      	str	r3, [r7, #116]	@ 0x74

            // Check if this ID is in our tracking list
            for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000a16:	2300      	movs	r3, #0
 8000a18:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8000a1c:	e082      	b.n	8000b24 <drainAndUpdateCANMessages+0x13c>
                bool idMatches = (RxHeader.Identifier == latestMsgs[i].id);
 8000a1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8000a20:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000a24:	4848      	ldr	r0, [pc, #288]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000a26:	4613      	mov	r3, r2
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	4413      	add	r3, r2
 8000a2c:	011b      	lsls	r3, r3, #4
 8000a2e:	4403      	add	r3, r0
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4299      	cmp	r1, r3
 8000a34:	bf0c      	ite	eq
 8000a36:	2301      	moveq	r3, #1
 8000a38:	2300      	movne	r3, #0
 8000a3a:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 8000a3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d10e      	bne.n	8000a62 <drainAndUpdateCANMessages+0x7a>
 8000a44:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000a48:	493f      	ldr	r1, [pc, #252]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	4413      	add	r3, r2
 8000a50:	011b      	lsls	r3, r3, #4
 8000a52:	440b      	add	r3, r1
 8000a54:	334c      	adds	r3, #76	@ 0x4c
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	f083 0301 	eor.w	r3, r3, #1
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d10f      	bne.n	8000a82 <drainAndUpdateCANMessages+0x9a>
                                   ((RxHeader.IdType == FDCAN_EXTENDED_ID) && latestMsgs[i].isExtended);
 8000a62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 8000a64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a68:	d10d      	bne.n	8000a86 <drainAndUpdateCANMessages+0x9e>
                                   ((RxHeader.IdType == FDCAN_EXTENDED_ID) && latestMsgs[i].isExtended);
 8000a6a:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000a6e:	4936      	ldr	r1, [pc, #216]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000a70:	4613      	mov	r3, r2
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	4413      	add	r3, r2
 8000a76:	011b      	lsls	r3, r3, #4
 8000a78:	440b      	add	r3, r1
 8000a7a:	334c      	adds	r3, #76	@ 0x4c
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <drainAndUpdateCANMessages+0x9e>
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 8000a82:	2301      	movs	r3, #1
 8000a84:	e000      	b.n	8000a88 <drainAndUpdateCANMessages+0xa0>
 8000a86:	2300      	movs	r3, #0
 8000a88:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
 8000a8c:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8000a90:	f003 0301 	and.w	r3, r3, #1
 8000a94:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

                if (idMatches && typeMatches) {
 8000a98:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d03c      	beq.n	8000b1a <drainAndUpdateCANMessages+0x132>
 8000aa0:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d038      	beq.n	8000b1a <drainAndUpdateCANMessages+0x132>
                    // Update this message slot
                    uint32_t raw = RxHeader.DataLength;
 8000aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000aaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    uint8_t len = (raw <= 64) ? (uint8_t)raw : dlc_to_bytes(raw >> 16);
 8000aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000aae:	2b40      	cmp	r3, #64	@ 0x40
 8000ab0:	d802      	bhi.n	8000ab8 <drainAndUpdateCANMessages+0xd0>
 8000ab2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	e005      	b.n	8000ac4 <drainAndUpdateCANMessages+0xdc>
 8000ab8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000aba:	0c1b      	lsrs	r3, r3, #16
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff ff7d 	bl	80009bc <dlc_to_bytes>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                    latestMsgs[i].length = len;
 8000ac8:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000acc:	491e      	ldr	r1, [pc, #120]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000ace:	4613      	mov	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	4413      	add	r3, r2
 8000ad4:	011b      	lsls	r3, r3, #4
 8000ad6:	440b      	add	r3, r1
 8000ad8:	3344      	adds	r3, #68	@ 0x44
 8000ada:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000ade:	701a      	strb	r2, [r3, #0]
                    latestMsgs[i].timestamp = HAL_GetTick();
 8000ae0:	f897 4073 	ldrb.w	r4, [r7, #115]	@ 0x73
 8000ae4:	f001 fcb6 	bl	8002454 <HAL_GetTick>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	4917      	ldr	r1, [pc, #92]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000aec:	4623      	mov	r3, r4
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	4423      	add	r3, r4
 8000af2:	011b      	lsls	r3, r3, #4
 8000af4:	440b      	add	r3, r1
 8000af6:	3348      	adds	r3, #72	@ 0x48
 8000af8:	601a      	str	r2, [r3, #0]
                    memcpy(latestMsgs[i].data, RxData, len);
 8000afa:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000afe:	4613      	mov	r3, r2
 8000b00:	009b      	lsls	r3, r3, #2
 8000b02:	4413      	add	r3, r2
 8000b04:	011b      	lsls	r3, r3, #4
 8000b06:	4a10      	ldr	r2, [pc, #64]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000b08:	4413      	add	r3, r2
 8000b0a:	3304      	adds	r3, #4
 8000b0c:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000b10:	4639      	mov	r1, r7
 8000b12:	4618      	mov	r0, r3
 8000b14:	f009 fbc5 	bl	800a2a2 <memcpy>
                    break;  // Found match, no need to check other slots
 8000b18:	e009      	b.n	8000b2e <drainAndUpdateCANMessages+0x146>
            for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000b1a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000b1e:	3301      	adds	r3, #1
 8000b20:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8000b24:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	f67f af78 	bls.w	8000a1e <drainAndUpdateCANMessages+0x36>
                }
            }
        }
    } while (status == HAL_OK);
 8000b2e:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	f43f af5d 	beq.w	80009f2 <drainAndUpdateCANMessages+0xa>

    return totalFramesRead;
 8000b38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	377c      	adds	r7, #124	@ 0x7c
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd90      	pop	{r4, r7, pc}
 8000b42:	bf00      	nop
 8000b44:	24000384 	.word	0x24000384
 8000b48:	24000008 	.word	0x24000008

08000b4c <getCANMessageByID>:
 * @brief Get latest CAN message for a specific ID
 * @param id CAN identifier to retrieve
 * @return Pointer to CANMessage or NULL if not found
 */
CANMessage* getCANMessageByID(uint32_t id)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000b54:	2300      	movs	r3, #0
 8000b56:	73fb      	strb	r3, [r7, #15]
 8000b58:	e015      	b.n	8000b86 <getCANMessageByID+0x3a>
        if (latestMsgs[i].id == id) {
 8000b5a:	7bfa      	ldrb	r2, [r7, #15]
 8000b5c:	490f      	ldr	r1, [pc, #60]	@ (8000b9c <getCANMessageByID+0x50>)
 8000b5e:	4613      	mov	r3, r2
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	4413      	add	r3, r2
 8000b64:	011b      	lsls	r3, r3, #4
 8000b66:	440b      	add	r3, r1
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	687a      	ldr	r2, [r7, #4]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d107      	bne.n	8000b80 <getCANMessageByID+0x34>
            return &latestMsgs[i];
 8000b70:	7bfa      	ldrb	r2, [r7, #15]
 8000b72:	4613      	mov	r3, r2
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	4413      	add	r3, r2
 8000b78:	011b      	lsls	r3, r3, #4
 8000b7a:	4a08      	ldr	r2, [pc, #32]	@ (8000b9c <getCANMessageByID+0x50>)
 8000b7c:	4413      	add	r3, r2
 8000b7e:	e006      	b.n	8000b8e <getCANMessageByID+0x42>
    for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000b80:	7bfb      	ldrb	r3, [r7, #15]
 8000b82:	3301      	adds	r3, #1
 8000b84:	73fb      	strb	r3, [r7, #15]
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
 8000b88:	2b04      	cmp	r3, #4
 8000b8a:	d9e6      	bls.n	8000b5a <getCANMessageByID+0xe>
        }
    }
    return NULL;  // ID not tracked
 8000b8c:	2300      	movs	r3, #0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3714      	adds	r7, #20
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	24000008 	.word	0x24000008

08000ba0 <readEncoder>:
        HAL_Delay(1);
    }
}

int32_t readEncoder(int32_t timeoutMs /* = -1 */)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
    static int32_t lastPosition = 0;

    if (timeoutMs == -1)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bae:	d101      	bne.n	8000bb4 <readEncoder+0x14>
        timeoutMs = 200;  // Default wait time
 8000bb0:	23c8      	movs	r3, #200	@ 0xc8
 8000bb2:	607b      	str	r3, [r7, #4]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000bb4:	4b28      	ldr	r3, [pc, #160]	@ (8000c58 <readEncoder+0xb8>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb8:	61fb      	str	r3, [r7, #28]

    // 1) Drain FIFO and update all tracked messages
    int framesRead = drainAndUpdateCANMessages();
 8000bba:	f7ff ff15 	bl	80009e8 <drainAndUpdateCANMessages>
 8000bbe:	61b8      	str	r0, [r7, #24]

    // 2) Get the encoder message
    CANMessage* encoderMsg = getCANMessageByID(0x123);
 8000bc0:	f240 1023 	movw	r0, #291	@ 0x123
 8000bc4:	f7ff ffc2 	bl	8000b4c <getCANMessageByID>
 8000bc8:	6178      	str	r0, [r7, #20]
    if (encoderMsg != NULL && encoderMsg->length >= 4) {
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d00a      	beq.n	8000be6 <readEncoder+0x46>
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000bd6:	2b03      	cmp	r3, #3
 8000bd8:	d905      	bls.n	8000be6 <readEncoder+0x46>
        memcpy(&lastPosition, encoderMsg->data, sizeof(lastPosition));
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	3304      	adds	r3, #4
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	461a      	mov	r2, r3
 8000be2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c5c <readEncoder+0xbc>)
 8000be4:	601a      	str	r2, [r3, #0]
    }

    // 3) If FIFO was full, wait for a fresh frame to ensure data isn't stale
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 8000be6:	69ba      	ldr	r2, [r7, #24]
 8000be8:	69fb      	ldr	r3, [r7, #28]
 8000bea:	429a      	cmp	r2, r3
 8000bec:	db2e      	blt.n	8000c4c <readEncoder+0xac>
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	dd2b      	ble.n	8000c4c <readEncoder+0xac>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 8000bf4:	f001 fc2e 	bl	8002454 <HAL_GetTick>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]
        while (HAL_GetTick() < timeout) {
 8000c00:	e01c      	b.n	8000c3c <readEncoder+0x9c>
            int newFrames = drainAndUpdateCANMessages();
 8000c02:	f7ff fef1 	bl	80009e8 <drainAndUpdateCANMessages>
 8000c06:	60f8      	str	r0, [r7, #12]
            if (newFrames > 0) {
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	dd13      	ble.n	8000c36 <readEncoder+0x96>
                // Fresh data arrived, update encoder value
                encoderMsg = getCANMessageByID(0x123);
 8000c0e:	f240 1023 	movw	r0, #291	@ 0x123
 8000c12:	f7ff ff9b 	bl	8000b4c <getCANMessageByID>
 8000c16:	6178      	str	r0, [r7, #20]
                if (encoderMsg != NULL && encoderMsg->length >= 4) {
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d015      	beq.n	8000c4a <readEncoder+0xaa>
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000c24:	2b03      	cmp	r3, #3
 8000c26:	d910      	bls.n	8000c4a <readEncoder+0xaa>
                    memcpy(&lastPosition, encoderMsg->data, sizeof(lastPosition));
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	3304      	adds	r3, #4
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	461a      	mov	r2, r3
 8000c30:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <readEncoder+0xbc>)
 8000c32:	601a      	str	r2, [r3, #0]
                }
                break;
 8000c34:	e009      	b.n	8000c4a <readEncoder+0xaa>
            }
            HAL_Delay(1);
 8000c36:	2001      	movs	r0, #1
 8000c38:	f001 fc18 	bl	800246c <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8000c3c:	f001 fc0a 	bl	8002454 <HAL_GetTick>
 8000c40:	4602      	mov	r2, r0
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d8dc      	bhi.n	8000c02 <readEncoder+0x62>
 8000c48:	e000      	b.n	8000c4c <readEncoder+0xac>
                break;
 8000c4a:	bf00      	nop
        }
    }

    return lastPosition;
 8000c4c:	4b03      	ldr	r3, [pc, #12]	@ (8000c5c <readEncoder+0xbc>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3720      	adds	r7, #32
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	24000384 	.word	0x24000384
 8000c5c:	24000628 	.word	0x24000628

08000c60 <readOrientation>:

bool readOrientation(Orientation* orientation, int32_t timeoutMs /* = -1 */)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08c      	sub	sp, #48	@ 0x30
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	6039      	str	r1, [r7, #0]
    static Orientation lastOrientation = {0.0f, 0.0f, 0.0f};

    if (orientation == NULL) {
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d101      	bne.n	8000c74 <readOrientation+0x14>
        return false;  // Invalid pointer
 8000c70:	2300      	movs	r3, #0
 8000c72:	e0e1      	b.n	8000e38 <readOrientation+0x1d8>
    }

    if (timeoutMs == -1)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c7a:	d101      	bne.n	8000c80 <readOrientation+0x20>
        timeoutMs = 200;  // Default wait time
 8000c7c:	23c8      	movs	r3, #200	@ 0xc8
 8000c7e:	603b      	str	r3, [r7, #0]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000c80:	4b6f      	ldr	r3, [pc, #444]	@ (8000e40 <readOrientation+0x1e0>)
 8000c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c84:	62bb      	str	r3, [r7, #40]	@ 0x28

    // 1) Drain FIFO and update all tracked messages
    int framesRead = drainAndUpdateCANMessages();
 8000c86:	f7ff feaf 	bl	80009e8 <drainAndUpdateCANMessages>
 8000c8a:	6278      	str	r0, [r7, #36]	@ 0x24

    // 2) Get the orientation message
    CANMessage* orientMsg = getCANMessageByID(0x124);
 8000c8c:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8000c90:	f7ff ff5c 	bl	8000b4c <getCANMessageByID>
 8000c94:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (orientMsg != NULL && orientMsg->length >= 6) {
 8000c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d049      	beq.n	8000d30 <readOrientation+0xd0>
 8000c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000ca2:	2b05      	cmp	r3, #5
 8000ca4:	d944      	bls.n	8000d30 <readOrientation+0xd0>
        // Decode roll (bytes 0-1), pitch (bytes 2-3), yaw (bytes 4-5)
        uint16_t rollRaw   = (uint16_t)orientMsg->data[0] | ((uint16_t)orientMsg->data[1] << 8);
 8000ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ca8:	791b      	ldrb	r3, [r3, #4]
 8000caa:	b21a      	sxth	r2, r3
 8000cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cae:	795b      	ldrb	r3, [r3, #5]
 8000cb0:	b21b      	sxth	r3, r3
 8000cb2:	021b      	lsls	r3, r3, #8
 8000cb4:	b21b      	sxth	r3, r3
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	b21b      	sxth	r3, r3
 8000cba:	847b      	strh	r3, [r7, #34]	@ 0x22
        uint16_t pitchRaw  = (uint16_t)orientMsg->data[2] | ((uint16_t)orientMsg->data[3] << 8);
 8000cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cbe:	799b      	ldrb	r3, [r3, #6]
 8000cc0:	b21a      	sxth	r2, r3
 8000cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cc4:	79db      	ldrb	r3, [r3, #7]
 8000cc6:	b21b      	sxth	r3, r3
 8000cc8:	021b      	lsls	r3, r3, #8
 8000cca:	b21b      	sxth	r3, r3
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	b21b      	sxth	r3, r3
 8000cd0:	843b      	strh	r3, [r7, #32]
        uint16_t yawRaw    = (uint16_t)orientMsg->data[4] | ((uint16_t)orientMsg->data[5] << 8);
 8000cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cd4:	7a1b      	ldrb	r3, [r3, #8]
 8000cd6:	b21a      	sxth	r2, r3
 8000cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cda:	7a5b      	ldrb	r3, [r3, #9]
 8000cdc:	b21b      	sxth	r3, r3
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	b21b      	sxth	r3, r3
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	b21b      	sxth	r3, r3
 8000ce6:	83fb      	strh	r3, [r7, #30]

        // Convert to degrees (0.01° resolution)
        lastOrientation.roll  = rollRaw / 100.0f;
 8000ce8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000cea:	ee07 3a90 	vmov	s15, r3
 8000cee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cf2:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8000e44 <readOrientation+0x1e4>
 8000cf6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cfa:	4b53      	ldr	r3, [pc, #332]	@ (8000e48 <readOrientation+0x1e8>)
 8000cfc:	edc3 7a00 	vstr	s15, [r3]
        lastOrientation.pitch = pitchRaw / 100.0f;
 8000d00:	8c3b      	ldrh	r3, [r7, #32]
 8000d02:	ee07 3a90 	vmov	s15, r3
 8000d06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d0a:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8000e44 <readOrientation+0x1e4>
 8000d0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d12:	4b4d      	ldr	r3, [pc, #308]	@ (8000e48 <readOrientation+0x1e8>)
 8000d14:	edc3 7a01 	vstr	s15, [r3, #4]
        lastOrientation.yaw   = yawRaw / 100.0f;
 8000d18:	8bfb      	ldrh	r3, [r7, #30]
 8000d1a:	ee07 3a90 	vmov	s15, r3
 8000d1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d22:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8000e44 <readOrientation+0x1e4>
 8000d26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d2a:	4b47      	ldr	r3, [pc, #284]	@ (8000e48 <readOrientation+0x1e8>)
 8000d2c:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    // 3) If FIFO was full, wait for a fresh frame to ensure data isn't stale
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 8000d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d34:	429a      	cmp	r2, r3
 8000d36:	db6d      	blt.n	8000e14 <readOrientation+0x1b4>
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	dd6a      	ble.n	8000e14 <readOrientation+0x1b4>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 8000d3e:	f001 fb89 	bl	8002454 <HAL_GetTick>
 8000d42:	4602      	mov	r2, r0
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	4413      	add	r3, r2
 8000d48:	61bb      	str	r3, [r7, #24]
        while (HAL_GetTick() < timeout) {
 8000d4a:	e05b      	b.n	8000e04 <readOrientation+0x1a4>
            int newFrames = drainAndUpdateCANMessages();
 8000d4c:	f7ff fe4c 	bl	80009e8 <drainAndUpdateCANMessages>
 8000d50:	6178      	str	r0, [r7, #20]
            if (newFrames > 0) {
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	dd52      	ble.n	8000dfe <readOrientation+0x19e>
                // Fresh data arrived, update orientation
                orientMsg = getCANMessageByID(0x124);
 8000d58:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8000d5c:	f7ff fef6 	bl	8000b4c <getCANMessageByID>
 8000d60:	62f8      	str	r0, [r7, #44]	@ 0x2c
                if (orientMsg != NULL && orientMsg->length >= 6) {
 8000d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d054      	beq.n	8000e12 <readOrientation+0x1b2>
 8000d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d6a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000d6e:	2b05      	cmp	r3, #5
 8000d70:	d94f      	bls.n	8000e12 <readOrientation+0x1b2>
                    uint16_t rollRaw   = (uint16_t)orientMsg->data[0] | ((uint16_t)orientMsg->data[1] << 8);
 8000d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d74:	791b      	ldrb	r3, [r3, #4]
 8000d76:	b21a      	sxth	r2, r3
 8000d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d7a:	795b      	ldrb	r3, [r3, #5]
 8000d7c:	b21b      	sxth	r3, r3
 8000d7e:	021b      	lsls	r3, r3, #8
 8000d80:	b21b      	sxth	r3, r3
 8000d82:	4313      	orrs	r3, r2
 8000d84:	b21b      	sxth	r3, r3
 8000d86:	827b      	strh	r3, [r7, #18]
                    uint16_t pitchRaw  = (uint16_t)orientMsg->data[2] | ((uint16_t)orientMsg->data[3] << 8);
 8000d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d8a:	799b      	ldrb	r3, [r3, #6]
 8000d8c:	b21a      	sxth	r2, r3
 8000d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d90:	79db      	ldrb	r3, [r3, #7]
 8000d92:	b21b      	sxth	r3, r3
 8000d94:	021b      	lsls	r3, r3, #8
 8000d96:	b21b      	sxth	r3, r3
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	b21b      	sxth	r3, r3
 8000d9c:	823b      	strh	r3, [r7, #16]
                    uint16_t yawRaw    = (uint16_t)orientMsg->data[4] | ((uint16_t)orientMsg->data[5] << 8);
 8000d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000da0:	7a1b      	ldrb	r3, [r3, #8]
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000da6:	7a5b      	ldrb	r3, [r3, #9]
 8000da8:	b21b      	sxth	r3, r3
 8000daa:	021b      	lsls	r3, r3, #8
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	4313      	orrs	r3, r2
 8000db0:	b21b      	sxth	r3, r3
 8000db2:	81fb      	strh	r3, [r7, #14]

                    lastOrientation.roll  = rollRaw / 100.0f;
 8000db4:	8a7b      	ldrh	r3, [r7, #18]
 8000db6:	ee07 3a90 	vmov	s15, r3
 8000dba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dbe:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8000e44 <readOrientation+0x1e4>
 8000dc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dc6:	4b20      	ldr	r3, [pc, #128]	@ (8000e48 <readOrientation+0x1e8>)
 8000dc8:	edc3 7a00 	vstr	s15, [r3]
                    lastOrientation.pitch = pitchRaw / 100.0f;
 8000dcc:	8a3b      	ldrh	r3, [r7, #16]
 8000dce:	ee07 3a90 	vmov	s15, r3
 8000dd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dd6:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8000e44 <readOrientation+0x1e4>
 8000dda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dde:	4b1a      	ldr	r3, [pc, #104]	@ (8000e48 <readOrientation+0x1e8>)
 8000de0:	edc3 7a01 	vstr	s15, [r3, #4]
                    lastOrientation.yaw   = yawRaw / 100.0f;
 8000de4:	89fb      	ldrh	r3, [r7, #14]
 8000de6:	ee07 3a90 	vmov	s15, r3
 8000dea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dee:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8000e44 <readOrientation+0x1e4>
 8000df2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000df6:	4b14      	ldr	r3, [pc, #80]	@ (8000e48 <readOrientation+0x1e8>)
 8000df8:	edc3 7a02 	vstr	s15, [r3, #8]
                }
                break;
 8000dfc:	e009      	b.n	8000e12 <readOrientation+0x1b2>
            }
            HAL_Delay(1);
 8000dfe:	2001      	movs	r0, #1
 8000e00:	f001 fb34 	bl	800246c <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8000e04:	f001 fb26 	bl	8002454 <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d89d      	bhi.n	8000d4c <readOrientation+0xec>
 8000e10:	e000      	b.n	8000e14 <readOrientation+0x1b4>
                break;
 8000e12:	bf00      	nop
        }
    }

    // Copy to output
    *orientation = lastOrientation;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4a0c      	ldr	r2, [pc, #48]	@ (8000e48 <readOrientation+0x1e8>)
 8000e18:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e1a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Return true if we have valid data (timestamp > 0 means we received at least one message)
    return (orientMsg != NULL && orientMsg->timestamp > 0);
 8000e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d005      	beq.n	8000e30 <readOrientation+0x1d0>
 8000e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <readOrientation+0x1d0>
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e000      	b.n	8000e32 <readOrientation+0x1d2>
 8000e30:	2300      	movs	r3, #0
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	b2db      	uxtb	r3, r3
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3730      	adds	r7, #48	@ 0x30
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	24000384 	.word	0x24000384
 8000e44:	42c80000 	.word	0x42c80000
 8000e48:	2400062c 	.word	0x2400062c

08000e4c <readMotorControl>:

bool readMotorControl(MotorControl* control, int32_t timeoutMs /* = -1 */)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08a      	sub	sp, #40	@ 0x28
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
    static MotorControl lastControl = {0.0f, 0.0f};

    if (control == NULL) {
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d101      	bne.n	8000e60 <readMotorControl+0x14>
        return false;  // Invalid pointer
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	e0bc      	b.n	8000fda <readMotorControl+0x18e>
    }

    if (timeoutMs == -1)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e66:	d101      	bne.n	8000e6c <readMotorControl+0x20>
        timeoutMs = 200;  // Default wait time
 8000e68:	23c8      	movs	r3, #200	@ 0xc8
 8000e6a:	603b      	str	r3, [r7, #0]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000e6c:	4b5d      	ldr	r3, [pc, #372]	@ (8000fe4 <readMotorControl+0x198>)
 8000e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e70:	623b      	str	r3, [r7, #32]

    // 1) Drain FIFO and update all tracked messages
    int framesRead = drainAndUpdateCANMessages();
 8000e72:	f7ff fdb9 	bl	80009e8 <drainAndUpdateCANMessages>
 8000e76:	61f8      	str	r0, [r7, #28]

    // 2) Get the motor control message
    CANMessage* controlMsg = getCANMessageByID(0x125);
 8000e78:	f240 1025 	movw	r0, #293	@ 0x125
 8000e7c:	f7ff fe66 	bl	8000b4c <getCANMessageByID>
 8000e80:	6278      	str	r0, [r7, #36]	@ 0x24
    if (controlMsg != NULL && controlMsg->length >= 4) {
 8000e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d03a      	beq.n	8000efe <readMotorControl+0xb2>
 8000e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e8a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000e8e:	2b03      	cmp	r3, #3
 8000e90:	d935      	bls.n	8000efe <readMotorControl+0xb2>
        // Decode throttle (bytes 0-1), steering (bytes 2-3)
        int16_t throttleRaw = (int16_t)((uint16_t)controlMsg->data[0] | ((uint16_t)controlMsg->data[1] << 8));
 8000e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e94:	791b      	ldrb	r3, [r3, #4]
 8000e96:	b21a      	sxth	r2, r3
 8000e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9a:	795b      	ldrb	r3, [r3, #5]
 8000e9c:	b21b      	sxth	r3, r3
 8000e9e:	021b      	lsls	r3, r3, #8
 8000ea0:	b21b      	sxth	r3, r3
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	837b      	strh	r3, [r7, #26]
        int16_t steeringRaw = (int16_t)((uint16_t)controlMsg->data[2] | ((uint16_t)controlMsg->data[3] << 8));
 8000ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ea8:	799b      	ldrb	r3, [r3, #6]
 8000eaa:	b21a      	sxth	r2, r3
 8000eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eae:	79db      	ldrb	r3, [r3, #7]
 8000eb0:	b21b      	sxth	r3, r3
 8000eb2:	021b      	lsls	r3, r3, #8
 8000eb4:	b21b      	sxth	r3, r3
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	833b      	strh	r3, [r7, #24]

        // Convert to normalized float (-1.0 to +1.0)
        lastControl.throttle = throttleRaw / 1000.0f;
 8000eba:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000ebe:	ee07 3a90 	vmov	s15, r3
 8000ec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ec6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8000fe8 <readMotorControl+0x19c>
 8000eca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ece:	4b47      	ldr	r3, [pc, #284]	@ (8000fec <readMotorControl+0x1a0>)
 8000ed0:	edc3 7a00 	vstr	s15, [r3]
        lastControl.throttle *= 2;
 8000ed4:	4b45      	ldr	r3, [pc, #276]	@ (8000fec <readMotorControl+0x1a0>)
 8000ed6:	edd3 7a00 	vldr	s15, [r3]
 8000eda:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000ede:	4b43      	ldr	r3, [pc, #268]	@ (8000fec <readMotorControl+0x1a0>)
 8000ee0:	edc3 7a00 	vstr	s15, [r3]
        lastControl.steering = steeringRaw / 1000.0f;
 8000ee4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000ee8:	ee07 3a90 	vmov	s15, r3
 8000eec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ef0:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8000fe8 <readMotorControl+0x19c>
 8000ef4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ef8:	4b3c      	ldr	r3, [pc, #240]	@ (8000fec <readMotorControl+0x1a0>)
 8000efa:	edc3 7a01 	vstr	s15, [r3, #4]
    }

    // 3) If FIFO was full, wait for a fresh frame to ensure data isn't stale
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 8000efe:	69fa      	ldr	r2, [r7, #28]
 8000f00:	6a3b      	ldr	r3, [r7, #32]
 8000f02:	429a      	cmp	r2, r3
 8000f04:	db56      	blt.n	8000fb4 <readMotorControl+0x168>
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	dd53      	ble.n	8000fb4 <readMotorControl+0x168>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 8000f0c:	f001 faa2 	bl	8002454 <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	4413      	add	r3, r2
 8000f16:	617b      	str	r3, [r7, #20]
        while (HAL_GetTick() < timeout) {
 8000f18:	e044      	b.n	8000fa4 <readMotorControl+0x158>
            int newFrames = drainAndUpdateCANMessages();
 8000f1a:	f7ff fd65 	bl	80009e8 <drainAndUpdateCANMessages>
 8000f1e:	6138      	str	r0, [r7, #16]
            if (newFrames > 0) {
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	dd3b      	ble.n	8000f9e <readMotorControl+0x152>
                // Fresh data arrived, update motor control
                controlMsg = getCANMessageByID(0x125);
 8000f26:	f240 1025 	movw	r0, #293	@ 0x125
 8000f2a:	f7ff fe0f 	bl	8000b4c <getCANMessageByID>
 8000f2e:	6278      	str	r0, [r7, #36]	@ 0x24
                if (controlMsg != NULL && controlMsg->length >= 4) {
 8000f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d03d      	beq.n	8000fb2 <readMotorControl+0x166>
 8000f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000f3c:	2b03      	cmp	r3, #3
 8000f3e:	d938      	bls.n	8000fb2 <readMotorControl+0x166>
                    int16_t throttleRaw = (int16_t)((uint16_t)controlMsg->data[0] | ((uint16_t)controlMsg->data[1] << 8));
 8000f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f42:	791b      	ldrb	r3, [r3, #4]
 8000f44:	b21a      	sxth	r2, r3
 8000f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f48:	795b      	ldrb	r3, [r3, #5]
 8000f4a:	b21b      	sxth	r3, r3
 8000f4c:	021b      	lsls	r3, r3, #8
 8000f4e:	b21b      	sxth	r3, r3
 8000f50:	4313      	orrs	r3, r2
 8000f52:	81fb      	strh	r3, [r7, #14]
                    int16_t steeringRaw = (int16_t)((uint16_t)controlMsg->data[2] | ((uint16_t)controlMsg->data[3] << 8));
 8000f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f56:	799b      	ldrb	r3, [r3, #6]
 8000f58:	b21a      	sxth	r2, r3
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f5c:	79db      	ldrb	r3, [r3, #7]
 8000f5e:	b21b      	sxth	r3, r3
 8000f60:	021b      	lsls	r3, r3, #8
 8000f62:	b21b      	sxth	r3, r3
 8000f64:	4313      	orrs	r3, r2
 8000f66:	81bb      	strh	r3, [r7, #12]

                    lastControl.throttle = throttleRaw / 1000.0f;
 8000f68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f6c:	ee07 3a90 	vmov	s15, r3
 8000f70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f74:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8000fe8 <readMotorControl+0x19c>
 8000f78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fec <readMotorControl+0x1a0>)
 8000f7e:	edc3 7a00 	vstr	s15, [r3]
                    lastControl.steering = steeringRaw / 1000.0f;
 8000f82:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f86:	ee07 3a90 	vmov	s15, r3
 8000f8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f8e:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8000fe8 <readMotorControl+0x19c>
 8000f92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f96:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <readMotorControl+0x1a0>)
 8000f98:	edc3 7a01 	vstr	s15, [r3, #4]
                }
                break;
 8000f9c:	e009      	b.n	8000fb2 <readMotorControl+0x166>
            }
            HAL_Delay(1);
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f001 fa64 	bl	800246c <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8000fa4:	f001 fa56 	bl	8002454 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d8b4      	bhi.n	8000f1a <readMotorControl+0xce>
 8000fb0:	e000      	b.n	8000fb4 <readMotorControl+0x168>
                break;
 8000fb2:	bf00      	nop
        }
    }

    // Copy to output
    *control = lastControl;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4a0d      	ldr	r2, [pc, #52]	@ (8000fec <readMotorControl+0x1a0>)
 8000fb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fbc:	e883 0003 	stmia.w	r3, {r0, r1}

    // Return true if we have valid data (timestamp > 0 means we received at least one message)
    return (controlMsg != NULL && controlMsg->timestamp > 0);
 8000fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d005      	beq.n	8000fd2 <readMotorControl+0x186>
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <readMotorControl+0x186>
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e000      	b.n	8000fd4 <readMotorControl+0x188>
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	f003 0301 	and.w	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3728      	adds	r7, #40	@ 0x28
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	24000384 	.word	0x24000384
 8000fe8:	447a0000 	.word	0x447a0000
 8000fec:	24000638 	.word	0x24000638

08000ff0 <readAngularVelocity>:

bool readAngularVelocity(AngularVelocity* angvel, int32_t timeoutMs /* = -1 */)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08c      	sub	sp, #48	@ 0x30
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
    static AngularVelocity lastAngvel = {0.0f, 0.0f, 0.0f};

    if (angvel == NULL) {
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d101      	bne.n	8001004 <readAngularVelocity+0x14>
        return false;
 8001000:	2300      	movs	r3, #0
 8001002:	e0e1      	b.n	80011c8 <readAngularVelocity+0x1d8>
    }

    if (timeoutMs == -1)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800100a:	d101      	bne.n	8001010 <readAngularVelocity+0x20>
        timeoutMs = 200;
 800100c:	23c8      	movs	r3, #200	@ 0xc8
 800100e:	603b      	str	r3, [r7, #0]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8001010:	4b6f      	ldr	r3, [pc, #444]	@ (80011d0 <readAngularVelocity+0x1e0>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001014:	62bb      	str	r3, [r7, #40]	@ 0x28
    int framesRead = drainAndUpdateCANMessages();
 8001016:	f7ff fce7 	bl	80009e8 <drainAndUpdateCANMessages>
 800101a:	6278      	str	r0, [r7, #36]	@ 0x24

    CANMessage* angvelMsg = getCANMessageByID(0x126);
 800101c:	f44f 7093 	mov.w	r0, #294	@ 0x126
 8001020:	f7ff fd94 	bl	8000b4c <getCANMessageByID>
 8001024:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (angvelMsg != NULL && angvelMsg->length >= 6) {
 8001026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001028:	2b00      	cmp	r3, #0
 800102a:	d049      	beq.n	80010c0 <readAngularVelocity+0xd0>
 800102c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800102e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001032:	2b05      	cmp	r3, #5
 8001034:	d944      	bls.n	80010c0 <readAngularVelocity+0xd0>
        int16_t gx_raw = (int16_t)((uint16_t)angvelMsg->data[0] | ((uint16_t)angvelMsg->data[1] << 8));
 8001036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001038:	791b      	ldrb	r3, [r3, #4]
 800103a:	b21a      	sxth	r2, r3
 800103c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800103e:	795b      	ldrb	r3, [r3, #5]
 8001040:	b21b      	sxth	r3, r3
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	847b      	strh	r3, [r7, #34]	@ 0x22
        int16_t gy_raw = (int16_t)((uint16_t)angvelMsg->data[2] | ((uint16_t)angvelMsg->data[3] << 8));
 800104a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104c:	799b      	ldrb	r3, [r3, #6]
 800104e:	b21a      	sxth	r2, r3
 8001050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001052:	79db      	ldrb	r3, [r3, #7]
 8001054:	b21b      	sxth	r3, r3
 8001056:	021b      	lsls	r3, r3, #8
 8001058:	b21b      	sxth	r3, r3
 800105a:	4313      	orrs	r3, r2
 800105c:	843b      	strh	r3, [r7, #32]
        int16_t gz_raw = (int16_t)((uint16_t)angvelMsg->data[4] | ((uint16_t)angvelMsg->data[5] << 8));
 800105e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001060:	7a1b      	ldrb	r3, [r3, #8]
 8001062:	b21a      	sxth	r2, r3
 8001064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001066:	7a5b      	ldrb	r3, [r3, #9]
 8001068:	b21b      	sxth	r3, r3
 800106a:	021b      	lsls	r3, r3, #8
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	83fb      	strh	r3, [r7, #30]

        lastAngvel.gx = gx_raw / 10.0f;
 8001072:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001076:	ee07 3a90 	vmov	s15, r3
 800107a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800107e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001082:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001086:	4b53      	ldr	r3, [pc, #332]	@ (80011d4 <readAngularVelocity+0x1e4>)
 8001088:	edc3 7a00 	vstr	s15, [r3]
        lastAngvel.gy = gy_raw / 10.0f;
 800108c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001090:	ee07 3a90 	vmov	s15, r3
 8001094:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001098:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800109c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010a0:	4b4c      	ldr	r3, [pc, #304]	@ (80011d4 <readAngularVelocity+0x1e4>)
 80010a2:	edc3 7a01 	vstr	s15, [r3, #4]
        lastAngvel.gz = gz_raw / 10.0f;
 80010a6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80010aa:	ee07 3a90 	vmov	s15, r3
 80010ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b2:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80010b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ba:	4b46      	ldr	r3, [pc, #280]	@ (80011d4 <readAngularVelocity+0x1e4>)
 80010bc:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 80010c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c4:	429a      	cmp	r2, r3
 80010c6:	db6d      	blt.n	80011a4 <readAngularVelocity+0x1b4>
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	dd6a      	ble.n	80011a4 <readAngularVelocity+0x1b4>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 80010ce:	f001 f9c1 	bl	8002454 <HAL_GetTick>
 80010d2:	4602      	mov	r2, r0
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	4413      	add	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        while (HAL_GetTick() < timeout) {
 80010da:	e05b      	b.n	8001194 <readAngularVelocity+0x1a4>
            int newFrames = drainAndUpdateCANMessages();
 80010dc:	f7ff fc84 	bl	80009e8 <drainAndUpdateCANMessages>
 80010e0:	6178      	str	r0, [r7, #20]
            if (newFrames > 0) {
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	dd52      	ble.n	800118e <readAngularVelocity+0x19e>
                angvelMsg = getCANMessageByID(0x126);
 80010e8:	f44f 7093 	mov.w	r0, #294	@ 0x126
 80010ec:	f7ff fd2e 	bl	8000b4c <getCANMessageByID>
 80010f0:	62f8      	str	r0, [r7, #44]	@ 0x2c
                if (angvelMsg != NULL && angvelMsg->length >= 6) {
 80010f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d054      	beq.n	80011a2 <readAngularVelocity+0x1b2>
 80010f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80010fe:	2b05      	cmp	r3, #5
 8001100:	d94f      	bls.n	80011a2 <readAngularVelocity+0x1b2>
                    int16_t gx_raw = (int16_t)((uint16_t)angvelMsg->data[0] | ((uint16_t)angvelMsg->data[1] << 8));
 8001102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001104:	791b      	ldrb	r3, [r3, #4]
 8001106:	b21a      	sxth	r2, r3
 8001108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800110a:	795b      	ldrb	r3, [r3, #5]
 800110c:	b21b      	sxth	r3, r3
 800110e:	021b      	lsls	r3, r3, #8
 8001110:	b21b      	sxth	r3, r3
 8001112:	4313      	orrs	r3, r2
 8001114:	827b      	strh	r3, [r7, #18]
                    int16_t gy_raw = (int16_t)((uint16_t)angvelMsg->data[2] | ((uint16_t)angvelMsg->data[3] << 8));
 8001116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001118:	799b      	ldrb	r3, [r3, #6]
 800111a:	b21a      	sxth	r2, r3
 800111c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800111e:	79db      	ldrb	r3, [r3, #7]
 8001120:	b21b      	sxth	r3, r3
 8001122:	021b      	lsls	r3, r3, #8
 8001124:	b21b      	sxth	r3, r3
 8001126:	4313      	orrs	r3, r2
 8001128:	823b      	strh	r3, [r7, #16]
                    int16_t gz_raw = (int16_t)((uint16_t)angvelMsg->data[4] | ((uint16_t)angvelMsg->data[5] << 8));
 800112a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800112c:	7a1b      	ldrb	r3, [r3, #8]
 800112e:	b21a      	sxth	r2, r3
 8001130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001132:	7a5b      	ldrb	r3, [r3, #9]
 8001134:	b21b      	sxth	r3, r3
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	b21b      	sxth	r3, r3
 800113a:	4313      	orrs	r3, r2
 800113c:	81fb      	strh	r3, [r7, #14]

                    lastAngvel.gx = gx_raw / 10.0f;
 800113e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800114a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800114e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001152:	4b20      	ldr	r3, [pc, #128]	@ (80011d4 <readAngularVelocity+0x1e4>)
 8001154:	edc3 7a00 	vstr	s15, [r3]
                    lastAngvel.gy = gy_raw / 10.0f;
 8001158:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800115c:	ee07 3a90 	vmov	s15, r3
 8001160:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001164:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001168:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800116c:	4b19      	ldr	r3, [pc, #100]	@ (80011d4 <readAngularVelocity+0x1e4>)
 800116e:	edc3 7a01 	vstr	s15, [r3, #4]
                    lastAngvel.gz = gz_raw / 10.0f;
 8001172:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001176:	ee07 3a90 	vmov	s15, r3
 800117a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800117e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001182:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001186:	4b13      	ldr	r3, [pc, #76]	@ (80011d4 <readAngularVelocity+0x1e4>)
 8001188:	edc3 7a02 	vstr	s15, [r3, #8]
                }
                break;
 800118c:	e009      	b.n	80011a2 <readAngularVelocity+0x1b2>
            }
            HAL_Delay(1);
 800118e:	2001      	movs	r0, #1
 8001190:	f001 f96c 	bl	800246c <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8001194:	f001 f95e 	bl	8002454 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	4293      	cmp	r3, r2
 800119e:	d89d      	bhi.n	80010dc <readAngularVelocity+0xec>
 80011a0:	e000      	b.n	80011a4 <readAngularVelocity+0x1b4>
                break;
 80011a2:	bf00      	nop
        }
    }

    *angvel = lastAngvel;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a0b      	ldr	r2, [pc, #44]	@ (80011d4 <readAngularVelocity+0x1e4>)
 80011a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80011aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return (angvelMsg != NULL && angvelMsg->timestamp > 0);
 80011ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d005      	beq.n	80011c0 <readAngularVelocity+0x1d0>
 80011b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <readAngularVelocity+0x1d0>
 80011bc:	2301      	movs	r3, #1
 80011be:	e000      	b.n	80011c2 <readAngularVelocity+0x1d2>
 80011c0:	2300      	movs	r3, #0
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	b2db      	uxtb	r3, r3
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3730      	adds	r7, #48	@ 0x30
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	24000384 	.word	0x24000384
 80011d4:	24000640 	.word	0x24000640

080011d8 <readLinearAcceleration>:

bool readLinearAcceleration(LinearAcceleration* accel, int32_t timeoutMs /* = -1 */)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08c      	sub	sp, #48	@ 0x30
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
    static LinearAcceleration lastAccel = {0.0f, 0.0f, 0.0f};

    if (accel == NULL) {
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d101      	bne.n	80011ec <readLinearAcceleration+0x14>
        return false;
 80011e8:	2300      	movs	r3, #0
 80011ea:	e0e1      	b.n	80013b0 <readLinearAcceleration+0x1d8>
    }

    if (timeoutMs == -1)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011f2:	d101      	bne.n	80011f8 <readLinearAcceleration+0x20>
        timeoutMs = 200;
 80011f4:	23c8      	movs	r3, #200	@ 0xc8
 80011f6:	603b      	str	r3, [r7, #0]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 80011f8:	4b6f      	ldr	r3, [pc, #444]	@ (80013b8 <readLinearAcceleration+0x1e0>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    int framesRead = drainAndUpdateCANMessages();
 80011fe:	f7ff fbf3 	bl	80009e8 <drainAndUpdateCANMessages>
 8001202:	6278      	str	r0, [r7, #36]	@ 0x24

    CANMessage* accelMsg = getCANMessageByID(0x127);
 8001204:	f240 1027 	movw	r0, #295	@ 0x127
 8001208:	f7ff fca0 	bl	8000b4c <getCANMessageByID>
 800120c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (accelMsg != NULL && accelMsg->length >= 6) {
 800120e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001210:	2b00      	cmp	r3, #0
 8001212:	d049      	beq.n	80012a8 <readLinearAcceleration+0xd0>
 8001214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001216:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800121a:	2b05      	cmp	r3, #5
 800121c:	d944      	bls.n	80012a8 <readLinearAcceleration+0xd0>
        int16_t ax_raw = (int16_t)((uint16_t)accelMsg->data[0] | ((uint16_t)accelMsg->data[1] << 8));
 800121e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001220:	791b      	ldrb	r3, [r3, #4]
 8001222:	b21a      	sxth	r2, r3
 8001224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001226:	795b      	ldrb	r3, [r3, #5]
 8001228:	b21b      	sxth	r3, r3
 800122a:	021b      	lsls	r3, r3, #8
 800122c:	b21b      	sxth	r3, r3
 800122e:	4313      	orrs	r3, r2
 8001230:	847b      	strh	r3, [r7, #34]	@ 0x22
        int16_t ay_raw = (int16_t)((uint16_t)accelMsg->data[2] | ((uint16_t)accelMsg->data[3] << 8));
 8001232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001234:	799b      	ldrb	r3, [r3, #6]
 8001236:	b21a      	sxth	r2, r3
 8001238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800123a:	79db      	ldrb	r3, [r3, #7]
 800123c:	b21b      	sxth	r3, r3
 800123e:	021b      	lsls	r3, r3, #8
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	843b      	strh	r3, [r7, #32]
        int16_t az_raw = (int16_t)((uint16_t)accelMsg->data[4] | ((uint16_t)accelMsg->data[5] << 8));
 8001246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001248:	7a1b      	ldrb	r3, [r3, #8]
 800124a:	b21a      	sxth	r2, r3
 800124c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800124e:	7a5b      	ldrb	r3, [r3, #9]
 8001250:	b21b      	sxth	r3, r3
 8001252:	021b      	lsls	r3, r3, #8
 8001254:	b21b      	sxth	r3, r3
 8001256:	4313      	orrs	r3, r2
 8001258:	83fb      	strh	r3, [r7, #30]

        lastAccel.ax = ax_raw / 100.0f;
 800125a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800125e:	ee07 3a90 	vmov	s15, r3
 8001262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001266:	eddf 6a55 	vldr	s13, [pc, #340]	@ 80013bc <readLinearAcceleration+0x1e4>
 800126a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800126e:	4b54      	ldr	r3, [pc, #336]	@ (80013c0 <readLinearAcceleration+0x1e8>)
 8001270:	edc3 7a00 	vstr	s15, [r3]
        lastAccel.ay = ay_raw / 100.0f;
 8001274:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001278:	ee07 3a90 	vmov	s15, r3
 800127c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001280:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80013bc <readLinearAcceleration+0x1e4>
 8001284:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001288:	4b4d      	ldr	r3, [pc, #308]	@ (80013c0 <readLinearAcceleration+0x1e8>)
 800128a:	edc3 7a01 	vstr	s15, [r3, #4]
        lastAccel.az = az_raw / 100.0f;
 800128e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001292:	ee07 3a90 	vmov	s15, r3
 8001296:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800129a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80013bc <readLinearAcceleration+0x1e4>
 800129e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012a2:	4b47      	ldr	r3, [pc, #284]	@ (80013c0 <readLinearAcceleration+0x1e8>)
 80012a4:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 80012a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012ac:	429a      	cmp	r2, r3
 80012ae:	db6d      	blt.n	800138c <readLinearAcceleration+0x1b4>
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	dd6a      	ble.n	800138c <readLinearAcceleration+0x1b4>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 80012b6:	f001 f8cd 	bl	8002454 <HAL_GetTick>
 80012ba:	4602      	mov	r2, r0
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	4413      	add	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        while (HAL_GetTick() < timeout) {
 80012c2:	e05b      	b.n	800137c <readLinearAcceleration+0x1a4>
            int newFrames = drainAndUpdateCANMessages();
 80012c4:	f7ff fb90 	bl	80009e8 <drainAndUpdateCANMessages>
 80012c8:	6178      	str	r0, [r7, #20]
            if (newFrames > 0) {
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	dd52      	ble.n	8001376 <readLinearAcceleration+0x19e>
                accelMsg = getCANMessageByID(0x127);
 80012d0:	f240 1027 	movw	r0, #295	@ 0x127
 80012d4:	f7ff fc3a 	bl	8000b4c <getCANMessageByID>
 80012d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
                if (accelMsg != NULL && accelMsg->length >= 6) {
 80012da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d054      	beq.n	800138a <readLinearAcceleration+0x1b2>
 80012e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80012e6:	2b05      	cmp	r3, #5
 80012e8:	d94f      	bls.n	800138a <readLinearAcceleration+0x1b2>
                    int16_t ax_raw = (int16_t)((uint16_t)accelMsg->data[0] | ((uint16_t)accelMsg->data[1] << 8));
 80012ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012ec:	791b      	ldrb	r3, [r3, #4]
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012f2:	795b      	ldrb	r3, [r3, #5]
 80012f4:	b21b      	sxth	r3, r3
 80012f6:	021b      	lsls	r3, r3, #8
 80012f8:	b21b      	sxth	r3, r3
 80012fa:	4313      	orrs	r3, r2
 80012fc:	827b      	strh	r3, [r7, #18]
                    int16_t ay_raw = (int16_t)((uint16_t)accelMsg->data[2] | ((uint16_t)accelMsg->data[3] << 8));
 80012fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001300:	799b      	ldrb	r3, [r3, #6]
 8001302:	b21a      	sxth	r2, r3
 8001304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001306:	79db      	ldrb	r3, [r3, #7]
 8001308:	b21b      	sxth	r3, r3
 800130a:	021b      	lsls	r3, r3, #8
 800130c:	b21b      	sxth	r3, r3
 800130e:	4313      	orrs	r3, r2
 8001310:	823b      	strh	r3, [r7, #16]
                    int16_t az_raw = (int16_t)((uint16_t)accelMsg->data[4] | ((uint16_t)accelMsg->data[5] << 8));
 8001312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001314:	7a1b      	ldrb	r3, [r3, #8]
 8001316:	b21a      	sxth	r2, r3
 8001318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800131a:	7a5b      	ldrb	r3, [r3, #9]
 800131c:	b21b      	sxth	r3, r3
 800131e:	021b      	lsls	r3, r3, #8
 8001320:	b21b      	sxth	r3, r3
 8001322:	4313      	orrs	r3, r2
 8001324:	81fb      	strh	r3, [r7, #14]

                    lastAccel.ax = ax_raw / 100.0f;
 8001326:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800132a:	ee07 3a90 	vmov	s15, r3
 800132e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001332:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80013bc <readLinearAcceleration+0x1e4>
 8001336:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800133a:	4b21      	ldr	r3, [pc, #132]	@ (80013c0 <readLinearAcceleration+0x1e8>)
 800133c:	edc3 7a00 	vstr	s15, [r3]
                    lastAccel.ay = ay_raw / 100.0f;
 8001340:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001344:	ee07 3a90 	vmov	s15, r3
 8001348:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800134c:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80013bc <readLinearAcceleration+0x1e4>
 8001350:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001354:	4b1a      	ldr	r3, [pc, #104]	@ (80013c0 <readLinearAcceleration+0x1e8>)
 8001356:	edc3 7a01 	vstr	s15, [r3, #4]
                    lastAccel.az = az_raw / 100.0f;
 800135a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800135e:	ee07 3a90 	vmov	s15, r3
 8001362:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001366:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80013bc <readLinearAcceleration+0x1e4>
 800136a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800136e:	4b14      	ldr	r3, [pc, #80]	@ (80013c0 <readLinearAcceleration+0x1e8>)
 8001370:	edc3 7a02 	vstr	s15, [r3, #8]
                }
                break;
 8001374:	e009      	b.n	800138a <readLinearAcceleration+0x1b2>
            }
            HAL_Delay(1);
 8001376:	2001      	movs	r0, #1
 8001378:	f001 f878 	bl	800246c <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 800137c:	f001 f86a 	bl	8002454 <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	4293      	cmp	r3, r2
 8001386:	d89d      	bhi.n	80012c4 <readLinearAcceleration+0xec>
 8001388:	e000      	b.n	800138c <readLinearAcceleration+0x1b4>
                break;
 800138a:	bf00      	nop
        }
    }

    *accel = lastAccel;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a0c      	ldr	r2, [pc, #48]	@ (80013c0 <readLinearAcceleration+0x1e8>)
 8001390:	ca07      	ldmia	r2, {r0, r1, r2}
 8001392:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return (accelMsg != NULL && accelMsg->timestamp > 0);
 8001396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001398:	2b00      	cmp	r3, #0
 800139a:	d005      	beq.n	80013a8 <readLinearAcceleration+0x1d0>
 800139c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800139e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <readLinearAcceleration+0x1d0>
 80013a4:	2301      	movs	r3, #1
 80013a6:	e000      	b.n	80013aa <readLinearAcceleration+0x1d2>
 80013a8:	2300      	movs	r3, #0
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	b2db      	uxtb	r3, r3
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3730      	adds	r7, #48	@ 0x30
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	24000384 	.word	0x24000384
 80013bc:	42c80000 	.word	0x42c80000
 80013c0:	2400064c 	.word	0x2400064c

080013c4 <loopPrintAll>:

        HAL_Delay(1);
    }
}

void loopPrintAll(void) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b096      	sub	sp, #88	@ 0x58
 80013c8:	af04      	add	r7, sp, #16
    const uint32_t printIntervalMs = 100;
 80013ca:	2364      	movs	r3, #100	@ 0x64
 80013cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const uint32_t heartbeatIntervalMs = 1000;
 80013ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013d2:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t lastPrint = HAL_GetTick();
 80013d4:	f001 f83e 	bl	8002454 <HAL_GetTick>
 80013d8:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t lastHeartbeat = HAL_GetTick();
 80013da:	f001 f83b 	bl	8002454 <HAL_GetTick>
 80013de:	6438      	str	r0, [r7, #64]	@ 0x40

    printf("\n\r[Combined Monitor] Starting...\n\r");
 80013e0:	4867      	ldr	r0, [pc, #412]	@ (8001580 <loopPrintAll+0x1bc>)
 80013e2:	f008 fe89 	bl	800a0f8 <iprintf>

    while (1)
    {
        uint32_t now = HAL_GetTick();
 80013e6:	f001 f835 	bl	8002454 <HAL_GetTick>
 80013ea:	6378      	str	r0, [r7, #52]	@ 0x34

        // 1) Apply motor control commands
        MotorControl control;
        if (readMotorControl(&control, 0)) {
 80013ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fd2a 	bl	8000e4c <readMotorControl>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d00b      	beq.n	8001416 <loopPrintAll+0x52>
            Turning_SetAngle(control.steering);
 80013fe:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001402:	eeb0 0a67 	vmov.f32	s0, s15
 8001406:	f7ff fa1f 	bl	8000848 <Turning_SetAngle>
            SetEscSpeed(control.throttle);
 800140a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800140e:	eeb0 0a67 	vmov.f32	s0, s15
 8001412:	f7ff fa77 	bl	8000904 <SetEscSpeed>
        }

        // 2) Periodically print all values
        if (now - lastPrint >= printIntervalMs)
 8001416:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800141e:	429a      	cmp	r2, r3
 8001420:	f200 809d 	bhi.w	800155e <loopPrintAll+0x19a>
        {
            drainAndUpdateCANMessages();
 8001424:	f7ff fae0 	bl	80009e8 <drainAndUpdateCANMessages>

            int32_t encoderCount = readEncoder(0);
 8001428:	2000      	movs	r0, #0
 800142a:	f7ff fbb9 	bl	8000ba0 <readEncoder>
 800142e:	6338      	str	r0, [r7, #48]	@ 0x30
            Orientation orient;
            AngularVelocity angvel;
            LinearAcceleration accel;
            bool hasOrientation = readOrientation(&orient, 0);
 8001430:	f107 0318 	add.w	r3, r7, #24
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fc12 	bl	8000c60 <readOrientation>
 800143c:	4603      	mov	r3, r0
 800143e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            bool hasAngvel = readAngularVelocity(&angvel, 0);
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fdd1 	bl	8000ff0 <readAngularVelocity>
 800144e:	4603      	mov	r3, r0
 8001450:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            bool hasAccel = readLinearAcceleration(&accel, 0);
 8001454:	463b      	mov	r3, r7
 8001456:	2100      	movs	r1, #0
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff febd 	bl	80011d8 <readLinearAcceleration>
 800145e:	4603      	mov	r3, r0
 8001460:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            bool hasControl = readMotorControl(&control, 0);
 8001464:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001468:	2100      	movs	r1, #0
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff fcee 	bl	8000e4c <readMotorControl>
 8001470:	4603      	mov	r3, r0
 8001472:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

            printf("Enc:%8ld | ", (long)encoderCount);
 8001476:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001478:	4842      	ldr	r0, [pc, #264]	@ (8001584 <loopPrintAll+0x1c0>)
 800147a:	f008 fe3d 	bl	800a0f8 <iprintf>
            
            if (hasOrientation) {
 800147e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001482:	2b00      	cmp	r3, #0
 8001484:	d015      	beq.n	80014b2 <loopPrintAll+0xee>
                printf("R:%6.2f P:%6.2f Y:%6.2f | ", orient.roll, orient.pitch, orient.yaw);
 8001486:	edd7 7a06 	vldr	s15, [r7, #24]
 800148a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800148e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001492:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001496:	edd7 6a08 	vldr	s13, [r7, #32]
 800149a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800149e:	ed8d 6b02 	vstr	d6, [sp, #8]
 80014a2:	ed8d 7b00 	vstr	d7, [sp]
 80014a6:	ec53 2b15 	vmov	r2, r3, d5
 80014aa:	4837      	ldr	r0, [pc, #220]	@ (8001588 <loopPrintAll+0x1c4>)
 80014ac:	f008 fe24 	bl	800a0f8 <iprintf>
 80014b0:	e002      	b.n	80014b8 <loopPrintAll+0xf4>
            } else {
                printf("Orient:[No data] | ");
 80014b2:	4836      	ldr	r0, [pc, #216]	@ (800158c <loopPrintAll+0x1c8>)
 80014b4:	f008 fe20 	bl	800a0f8 <iprintf>
            }

            if (hasAngvel) {
 80014b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d015      	beq.n	80014ec <loopPrintAll+0x128>
                printf("Gx:%+6.1f Gy:%+6.1f Gz:%+6.1f | ", angvel.gx, angvel.gy, angvel.gz);
 80014c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014c4:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80014c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80014cc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014d0:	edd7 6a05 	vldr	s13, [r7, #20]
 80014d4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80014d8:	ed8d 6b02 	vstr	d6, [sp, #8]
 80014dc:	ed8d 7b00 	vstr	d7, [sp]
 80014e0:	ec53 2b15 	vmov	r2, r3, d5
 80014e4:	482a      	ldr	r0, [pc, #168]	@ (8001590 <loopPrintAll+0x1cc>)
 80014e6:	f008 fe07 	bl	800a0f8 <iprintf>
 80014ea:	e002      	b.n	80014f2 <loopPrintAll+0x12e>
            } else {
                printf("Angvel:[No data] | ");
 80014ec:	4829      	ldr	r0, [pc, #164]	@ (8001594 <loopPrintAll+0x1d0>)
 80014ee:	f008 fe03 	bl	800a0f8 <iprintf>
            }

            if (hasAccel) {
 80014f2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d015      	beq.n	8001526 <loopPrintAll+0x162>
                printf("Ax:%+5.2f Ay:%+5.2f Az:%+5.2f | ", accel.ax, accel.ay, accel.az);
 80014fa:	edd7 7a00 	vldr	s15, [r7]
 80014fe:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001502:	edd7 7a01 	vldr	s15, [r7, #4]
 8001506:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800150a:	edd7 6a02 	vldr	s13, [r7, #8]
 800150e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001512:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001516:	ed8d 7b00 	vstr	d7, [sp]
 800151a:	ec53 2b15 	vmov	r2, r3, d5
 800151e:	481e      	ldr	r0, [pc, #120]	@ (8001598 <loopPrintAll+0x1d4>)
 8001520:	f008 fdea 	bl	800a0f8 <iprintf>
 8001524:	e002      	b.n	800152c <loopPrintAll+0x168>
            } else {
                printf("Accel:[No data] | ");
 8001526:	481d      	ldr	r0, [pc, #116]	@ (800159c <loopPrintAll+0x1d8>)
 8001528:	f008 fde6 	bl	800a0f8 <iprintf>
            }

            if (hasControl) {
 800152c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00f      	beq.n	8001554 <loopPrintAll+0x190>
                printf("T:%+5.2f S:%+5.2f\n\r", control.throttle, control.steering);
 8001534:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001538:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800153c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001540:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001544:	ed8d 7b00 	vstr	d7, [sp]
 8001548:	ec53 2b16 	vmov	r2, r3, d6
 800154c:	4814      	ldr	r0, [pc, #80]	@ (80015a0 <loopPrintAll+0x1dc>)
 800154e:	f008 fdd3 	bl	800a0f8 <iprintf>
 8001552:	e002      	b.n	800155a <loopPrintAll+0x196>
            } else {
                printf("Ctrl:[No data]\n\r");
 8001554:	4813      	ldr	r0, [pc, #76]	@ (80015a4 <loopPrintAll+0x1e0>)
 8001556:	f008 fdcf 	bl	800a0f8 <iprintf>
            }

            lastPrint = now;
 800155a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800155c:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        // 3) Heartbeat every second
        if (now - lastHeartbeat >= heartbeatIntervalMs)
 800155e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001560:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001566:	429a      	cmp	r2, r3
 8001568:	d805      	bhi.n	8001576 <loopPrintAll+0x1b2>
        {
            printf("[Combined Monitor] Alive (%lu ms)\n\r", (unsigned long)now);
 800156a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800156c:	480e      	ldr	r0, [pc, #56]	@ (80015a8 <loopPrintAll+0x1e4>)
 800156e:	f008 fdc3 	bl	800a0f8 <iprintf>
            lastHeartbeat = now;
 8001572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001574:	643b      	str	r3, [r7, #64]	@ 0x40
        }

        HAL_Delay(1);
 8001576:	2001      	movs	r0, #1
 8001578:	f000 ff78 	bl	800246c <HAL_Delay>
    {
 800157c:	e733      	b.n	80013e6 <loopPrintAll+0x22>
 800157e:	bf00      	nop
 8001580:	0800c228 	.word	0x0800c228
 8001584:	0800c24c 	.word	0x0800c24c
 8001588:	0800c258 	.word	0x0800c258
 800158c:	0800c274 	.word	0x0800c274
 8001590:	0800c288 	.word	0x0800c288
 8001594:	0800c2ac 	.word	0x0800c2ac
 8001598:	0800c2c0 	.word	0x0800c2c0
 800159c:	0800c2e4 	.word	0x0800c2e4
 80015a0:	0800c2f8 	.word	0x0800c2f8
 80015a4:	0800c30c 	.word	0x0800c30c
 80015a8:	0800c320 	.word	0x0800c320

080015ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80015b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015b6:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	da01      	bge.n	80015c2 <main+0x16>
  {
  Error_Handler();
 80015be:	f000 fb75 	bl	8001cac <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015c2:	f000 fec1 	bl	8002348 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015c6:	f000 f857 	bl	8001678 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80015ca:	4b27      	ldr	r3, [pc, #156]	@ (8001668 <main+0xbc>)
 80015cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d0:	4a25      	ldr	r2, [pc, #148]	@ (8001668 <main+0xbc>)
 80015d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015da:	4b23      	ldr	r3, [pc, #140]	@ (8001668 <main+0xbc>)
 80015dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015e4:	603b      	str	r3, [r7, #0]
 80015e6:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80015e8:	2000      	movs	r0, #0
 80015ea:	f002 fdc5 	bl	8004178 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80015ee:	2100      	movs	r1, #0
 80015f0:	2000      	movs	r0, #0
 80015f2:	f002 fddb 	bl	80041ac <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80015f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015fa:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80015fc:	bf00      	nop
 80015fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <main+0xbc>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d104      	bne.n	8001614 <main+0x68>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	1e5a      	subs	r2, r3, #1
 800160e:	607a      	str	r2, [r7, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	dcf4      	bgt.n	80015fe <main+0x52>
if ( timeout < 0 )
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	da01      	bge.n	800161e <main+0x72>
{
Error_Handler();
 800161a:	f000 fb47 	bl	8001cac <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800161e:	f000 fa8f 	bl	8001b40 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001622:	f000 fa41 	bl	8001aa8 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8001626:	f000 f8a3 	bl	8001770 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 800162a:	f000 f955 	bl	80018d8 <MX_TIM13_Init>
  MX_TIM14_Init();
 800162e:	f000 f9a1 	bl	8001974 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8001632:	f000 f9ed 	bl	8001a10 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001636:	2100      	movs	r1, #0
 8001638:	480c      	ldr	r0, [pc, #48]	@ (800166c <main+0xc0>)
 800163a:	f005 fcef 	bl	800701c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 800163e:	2100      	movs	r1, #0
 8001640:	480b      	ldr	r0, [pc, #44]	@ (8001670 <main+0xc4>)
 8001642:	f005 fceb 	bl	800701c <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 8001646:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001674 <main+0xc8>
 800164a:	f7ff f8fd 	bl	8000848 <Turning_SetAngle>
  SetEscSpeed(0);
 800164e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8001674 <main+0xc8>
 8001652:	f7ff f957 	bl	8000904 <SetEscSpeed>
  HAL_Delay(500);
 8001656:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800165a:	f000 ff07 	bl	800246c <HAL_Delay>
//  loopPrintAllCAN();
  loopPrintAll();
 800165e:	f7ff feb1 	bl	80013c4 <loopPrintAll>
//    waypointLoop();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001662:	bf00      	nop
 8001664:	e7fd      	b.n	8001662 <main+0xb6>
 8001666:	bf00      	nop
 8001668:	58024400 	.word	0x58024400
 800166c:	24000424 	.word	0x24000424
 8001670:	24000470 	.word	0x24000470
 8001674:	00000000 	.word	0x00000000

08001678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b09c      	sub	sp, #112	@ 0x70
 800167c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800167e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001682:	224c      	movs	r2, #76	@ 0x4c
 8001684:	2100      	movs	r1, #0
 8001686:	4618      	mov	r0, r3
 8001688:	f008 fd8b 	bl	800a1a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	2220      	movs	r2, #32
 8001690:	2100      	movs	r1, #0
 8001692:	4618      	mov	r0, r3
 8001694:	f008 fd85 	bl	800a1a2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001698:	2004      	movs	r0, #4
 800169a:	f002 fd9b 	bl	80041d4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800169e:	2300      	movs	r3, #0
 80016a0:	603b      	str	r3, [r7, #0]
 80016a2:	4b31      	ldr	r3, [pc, #196]	@ (8001768 <SystemClock_Config+0xf0>)
 80016a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a6:	4a30      	ldr	r2, [pc, #192]	@ (8001768 <SystemClock_Config+0xf0>)
 80016a8:	f023 0301 	bic.w	r3, r3, #1
 80016ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80016ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001768 <SystemClock_Config+0xf0>)
 80016b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	603b      	str	r3, [r7, #0]
 80016b8:	4b2c      	ldr	r3, [pc, #176]	@ (800176c <SystemClock_Config+0xf4>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80016c0:	4a2a      	ldr	r2, [pc, #168]	@ (800176c <SystemClock_Config+0xf4>)
 80016c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016c6:	6193      	str	r3, [r2, #24]
 80016c8:	4b28      	ldr	r3, [pc, #160]	@ (800176c <SystemClock_Config+0xf4>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016d0:	603b      	str	r3, [r7, #0]
 80016d2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80016d4:	bf00      	nop
 80016d6:	4b25      	ldr	r3, [pc, #148]	@ (800176c <SystemClock_Config+0xf4>)
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016e2:	d1f8      	bne.n	80016d6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016e4:	2302      	movs	r3, #2
 80016e6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80016e8:	2301      	movs	r3, #1
 80016ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016ec:	2340      	movs	r3, #64	@ 0x40
 80016ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f0:	2302      	movs	r3, #2
 80016f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016f4:	2300      	movs	r3, #0
 80016f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016f8:	2304      	movs	r3, #4
 80016fa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 80016fc:	230a      	movs	r3, #10
 80016fe:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001700:	2302      	movs	r3, #2
 8001702:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001704:	2304      	movs	r3, #4
 8001706:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001708:	2302      	movs	r3, #2
 800170a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800170c:	230c      	movs	r3, #12
 800170e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8001710:	2302      	movs	r3, #2
 8001712:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001718:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800171c:	4618      	mov	r0, r3
 800171e:	f002 fdb3 	bl	8004288 <HAL_RCC_OscConfig>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001728:	f000 fac0 	bl	8001cac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800172c:	233f      	movs	r3, #63	@ 0x3f
 800172e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001730:	2303      	movs	r3, #3
 8001732:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001738:	2300      	movs	r3, #0
 800173a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001740:	2340      	movs	r3, #64	@ 0x40
 8001742:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001748:	2300      	movs	r3, #0
 800174a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800174c:	1d3b      	adds	r3, r7, #4
 800174e:	2101      	movs	r1, #1
 8001750:	4618      	mov	r0, r3
 8001752:	f003 f9f3 	bl	8004b3c <HAL_RCC_ClockConfig>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800175c:	f000 faa6 	bl	8001cac <Error_Handler>
  }
}
 8001760:	bf00      	nop
 8001762:	3770      	adds	r7, #112	@ 0x70
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	58000400 	.word	0x58000400
 800176c:	58024800 	.word	0x58024800

08001770 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001776:	4b54      	ldr	r3, [pc, #336]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001778:	4a54      	ldr	r2, [pc, #336]	@ (80018cc <MX_FDCAN1_Init+0x15c>)
 800177a:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800177c:	4b52      	ldr	r3, [pc, #328]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001782:	4b51      	ldr	r3, [pc, #324]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001788:	4b4f      	ldr	r3, [pc, #316]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 800178a:	2200      	movs	r2, #0
 800178c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800178e:	4b4e      	ldr	r3, [pc, #312]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001790:	2200      	movs	r2, #0
 8001792:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8001794:	4b4c      	ldr	r3, [pc, #304]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001796:	2201      	movs	r2, #1
 8001798:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 800179a:	4b4b      	ldr	r3, [pc, #300]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 800179c:	2202      	movs	r2, #2
 800179e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 80017a0:	4b49      	ldr	r3, [pc, #292]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017a2:	2208      	movs	r2, #8
 80017a4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 80017a6:	4b48      	ldr	r3, [pc, #288]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017a8:	221f      	movs	r2, #31
 80017aa:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 80017ac:	4b46      	ldr	r3, [pc, #280]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017ae:	2208      	movs	r2, #8
 80017b0:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80017b2:	4b45      	ldr	r3, [pc, #276]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80017b8:	4b43      	ldr	r3, [pc, #268]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80017be:	4b42      	ldr	r3, [pc, #264]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80017c4:	4b40      	ldr	r3, [pc, #256]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017c6:	2201      	movs	r2, #1
 80017c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80017ca:	4b3f      	ldr	r3, [pc, #252]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80017d0:	4b3d      	ldr	r3, [pc, #244]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80017d6:	4b3c      	ldr	r3, [pc, #240]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017d8:	2200      	movs	r2, #0
 80017da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 80017dc:	4b3a      	ldr	r3, [pc, #232]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017de:	2232      	movs	r2, #50	@ 0x32
 80017e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80017e2:	4b39      	ldr	r3, [pc, #228]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017e4:	2204      	movs	r2, #4
 80017e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80017e8:	4b37      	ldr	r3, [pc, #220]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80017ee:	4b36      	ldr	r3, [pc, #216]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017f0:	2204      	movs	r2, #4
 80017f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80017f4:	4b34      	ldr	r3, [pc, #208]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80017fa:	4b33      	ldr	r3, [pc, #204]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 80017fc:	2204      	movs	r2, #4
 80017fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001800:	4b31      	ldr	r3, [pc, #196]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001802:	2200      	movs	r2, #0
 8001804:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001806:	4b30      	ldr	r3, [pc, #192]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001808:	2200      	movs	r2, #0
 800180a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 800180c:	4b2e      	ldr	r3, [pc, #184]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 800180e:	2201      	movs	r2, #1
 8001810:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001812:	4b2d      	ldr	r3, [pc, #180]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001814:	2200      	movs	r2, #0
 8001816:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001818:	4b2b      	ldr	r3, [pc, #172]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 800181a:	2204      	movs	r2, #4
 800181c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800181e:	482a      	ldr	r0, [pc, #168]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001820:	f001 fcc8 	bl	80031b4 <HAL_FDCAN_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 800182a:	f000 fa3f 	bl	8001cac <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  /*AAO+*/
          sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800182e:	4b28      	ldr	r3, [pc, #160]	@ (80018d0 <MX_FDCAN1_Init+0x160>)
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
          sFilterConfig.FilterIndex = 0;
 8001834:	4b26      	ldr	r3, [pc, #152]	@ (80018d0 <MX_FDCAN1_Init+0x160>)
 8001836:	2200      	movs	r2, #0
 8001838:	605a      	str	r2, [r3, #4]
          sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 800183a:	4b25      	ldr	r3, [pc, #148]	@ (80018d0 <MX_FDCAN1_Init+0x160>)
 800183c:	2202      	movs	r2, #2
 800183e:	609a      	str	r2, [r3, #8]
          sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001840:	4b23      	ldr	r3, [pc, #140]	@ (80018d0 <MX_FDCAN1_Init+0x160>)
 8001842:	2201      	movs	r2, #1
 8001844:	60da      	str	r2, [r3, #12]
          sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 8001846:	4b22      	ldr	r3, [pc, #136]	@ (80018d0 <MX_FDCAN1_Init+0x160>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
          sFilterConfig.FilterID2 = 0x000;   // mask = 0 → accept all messages
 800184c:	4b20      	ldr	r3, [pc, #128]	@ (80018d0 <MX_FDCAN1_Init+0x160>)
 800184e:	2200      	movs	r2, #0
 8001850:	615a      	str	r2, [r3, #20]

          /* Configure global filter to reject all non-matching frames */
          HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 8001852:	2301      	movs	r3, #1
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	2301      	movs	r3, #1
 8001858:	2202      	movs	r2, #2
 800185a:	2102      	movs	r1, #2
 800185c:	481a      	ldr	r0, [pc, #104]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 800185e:	f001 fefd 	bl	800365c <HAL_FDCAN_ConfigGlobalFilter>
                                       FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

          if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8001862:	491b      	ldr	r1, [pc, #108]	@ (80018d0 <MX_FDCAN1_Init+0x160>)
 8001864:	4818      	ldr	r0, [pc, #96]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001866:	f001 fe83 	bl	8003570 <HAL_FDCAN_ConfigFilter>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_FDCAN1_Init+0x104>
            {
               /* Filter configuration Error */
               Error_Handler();
 8001870:	f000 fa1c 	bl	8001cac <Error_Handler>
            }
           /* Start the FDCAN module */
          if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001874:	4814      	ldr	r0, [pc, #80]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001876:	f001 ff1e 	bl	80036b6 <HAL_FDCAN_Start>
            }
               /* Start Error */
          if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 800187a:	2200      	movs	r2, #0
 800187c:	2101      	movs	r1, #1
 800187e:	4812      	ldr	r0, [pc, #72]	@ (80018c8 <MX_FDCAN1_Init+0x158>)
 8001880:	f002 f8b0 	bl	80039e4 <HAL_FDCAN_ActivateNotification>
            }
               /* Notification Error */

           /* Configure Tx buffer message */
          TxHeader.Identifier = 0x111;
 8001884:	4b13      	ldr	r3, [pc, #76]	@ (80018d4 <MX_FDCAN1_Init+0x164>)
 8001886:	f240 1211 	movw	r2, #273	@ 0x111
 800188a:	601a      	str	r2, [r3, #0]
          TxHeader.IdType = FDCAN_STANDARD_ID;
 800188c:	4b11      	ldr	r3, [pc, #68]	@ (80018d4 <MX_FDCAN1_Init+0x164>)
 800188e:	2200      	movs	r2, #0
 8001890:	605a      	str	r2, [r3, #4]
          TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001892:	4b10      	ldr	r3, [pc, #64]	@ (80018d4 <MX_FDCAN1_Init+0x164>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
          TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001898:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <MX_FDCAN1_Init+0x164>)
 800189a:	2209      	movs	r2, #9
 800189c:	60da      	str	r2, [r3, #12]
          TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800189e:	4b0d      	ldr	r3, [pc, #52]	@ (80018d4 <MX_FDCAN1_Init+0x164>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	611a      	str	r2, [r3, #16]
          TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 80018a4:	4b0b      	ldr	r3, [pc, #44]	@ (80018d4 <MX_FDCAN1_Init+0x164>)
 80018a6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80018aa:	615a      	str	r2, [r3, #20]
          TxHeader.FDFormat = FDCAN_FD_CAN;
 80018ac:	4b09      	ldr	r3, [pc, #36]	@ (80018d4 <MX_FDCAN1_Init+0x164>)
 80018ae:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80018b2:	619a      	str	r2, [r3, #24]
          TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80018b4:	4b07      	ldr	r3, [pc, #28]	@ (80018d4 <MX_FDCAN1_Init+0x164>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	61da      	str	r2, [r3, #28]
          TxHeader.MessageMarker = 0x00;
 80018ba:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <MX_FDCAN1_Init+0x164>)
 80018bc:	2200      	movs	r2, #0
 80018be:	621a      	str	r2, [r3, #32]
         /*AAO-*/
  /* USER CODE END FDCAN1_Init 2 */

}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	24000384 	.word	0x24000384
 80018cc:	4000a000 	.word	0x4000a000
 80018d0:	240005e4 	.word	0x240005e4
 80018d4:	24000604 	.word	0x24000604

080018d8 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80018de:	1d3b      	adds	r3, r7, #4
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
 80018ec:	615a      	str	r2, [r3, #20]
 80018ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80018f0:	4b1e      	ldr	r3, [pc, #120]	@ (800196c <MX_TIM13_Init+0x94>)
 80018f2:	4a1f      	ldr	r2, [pc, #124]	@ (8001970 <MX_TIM13_Init+0x98>)
 80018f4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 80018f6:	4b1d      	ldr	r3, [pc, #116]	@ (800196c <MX_TIM13_Init+0x94>)
 80018f8:	224f      	movs	r2, #79	@ 0x4f
 80018fa:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018fc:	4b1b      	ldr	r3, [pc, #108]	@ (800196c <MX_TIM13_Init+0x94>)
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8001902:	4b1a      	ldr	r3, [pc, #104]	@ (800196c <MX_TIM13_Init+0x94>)
 8001904:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001908:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800190a:	4b18      	ldr	r3, [pc, #96]	@ (800196c <MX_TIM13_Init+0x94>)
 800190c:	2200      	movs	r2, #0
 800190e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001910:	4b16      	ldr	r3, [pc, #88]	@ (800196c <MX_TIM13_Init+0x94>)
 8001912:	2200      	movs	r2, #0
 8001914:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001916:	4815      	ldr	r0, [pc, #84]	@ (800196c <MX_TIM13_Init+0x94>)
 8001918:	f005 fac8 	bl	8006eac <HAL_TIM_Base_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8001922:	f000 f9c3 	bl	8001cac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001926:	4811      	ldr	r0, [pc, #68]	@ (800196c <MX_TIM13_Init+0x94>)
 8001928:	f005 fb17 	bl	8006f5a <HAL_TIM_PWM_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8001932:	f000 f9bb 	bl	8001cac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001936:	2360      	movs	r3, #96	@ 0x60
 8001938:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 800193a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800193e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	2200      	movs	r2, #0
 800194c:	4619      	mov	r1, r3
 800194e:	4807      	ldr	r0, [pc, #28]	@ (800196c <MX_TIM13_Init+0x94>)
 8001950:	f005 fc72 	bl	8007238 <HAL_TIM_PWM_ConfigChannel>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 800195a:	f000 f9a7 	bl	8001cac <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 800195e:	4803      	ldr	r0, [pc, #12]	@ (800196c <MX_TIM13_Init+0x94>)
 8001960:	f000 fa8e 	bl	8001e80 <HAL_TIM_MspPostInit>

}
 8001964:	bf00      	nop
 8001966:	3720      	adds	r7, #32
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	24000424 	.word	0x24000424
 8001970:	40001c00 	.word	0x40001c00

08001974 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b088      	sub	sp, #32
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800197a:	1d3b      	adds	r3, r7, #4
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]
 8001988:	615a      	str	r2, [r3, #20]
 800198a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800198c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a08 <MX_TIM14_Init+0x94>)
 800198e:	4a1f      	ldr	r2, [pc, #124]	@ (8001a0c <MX_TIM14_Init+0x98>)
 8001990:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8001992:	4b1d      	ldr	r3, [pc, #116]	@ (8001a08 <MX_TIM14_Init+0x94>)
 8001994:	224f      	movs	r2, #79	@ 0x4f
 8001996:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001998:	4b1b      	ldr	r3, [pc, #108]	@ (8001a08 <MX_TIM14_Init+0x94>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 800199e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a08 <MX_TIM14_Init+0x94>)
 80019a0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80019a4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a6:	4b18      	ldr	r3, [pc, #96]	@ (8001a08 <MX_TIM14_Init+0x94>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ac:	4b16      	ldr	r3, [pc, #88]	@ (8001a08 <MX_TIM14_Init+0x94>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80019b2:	4815      	ldr	r0, [pc, #84]	@ (8001a08 <MX_TIM14_Init+0x94>)
 80019b4:	f005 fa7a 	bl	8006eac <HAL_TIM_Base_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 80019be:	f000 f975 	bl	8001cac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80019c2:	4811      	ldr	r0, [pc, #68]	@ (8001a08 <MX_TIM14_Init+0x94>)
 80019c4:	f005 fac9 	bl	8006f5a <HAL_TIM_PWM_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 80019ce:	f000 f96d 	bl	8001cac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019d2:	2360      	movs	r3, #96	@ 0x60
 80019d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80019d6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80019da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019dc:	2300      	movs	r3, #0
 80019de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019e4:	1d3b      	adds	r3, r7, #4
 80019e6:	2200      	movs	r2, #0
 80019e8:	4619      	mov	r1, r3
 80019ea:	4807      	ldr	r0, [pc, #28]	@ (8001a08 <MX_TIM14_Init+0x94>)
 80019ec:	f005 fc24 	bl	8007238 <HAL_TIM_PWM_ConfigChannel>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 80019f6:	f000 f959 	bl	8001cac <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 80019fa:	4803      	ldr	r0, [pc, #12]	@ (8001a08 <MX_TIM14_Init+0x94>)
 80019fc:	f000 fa40 	bl	8001e80 <HAL_TIM_MspPostInit>

}
 8001a00:	bf00      	nop
 8001a02:	3720      	adds	r7, #32
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	24000470 	.word	0x24000470
 8001a0c:	40002000 	.word	0x40002000

08001a10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a14:	4b22      	ldr	r3, [pc, #136]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a16:	4a23      	ldr	r2, [pc, #140]	@ (8001aa4 <MX_USART2_UART_Init+0x94>)
 8001a18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001a1a:	4b21      	ldr	r3, [pc, #132]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a1c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001a20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a22:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a28:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a34:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a36:	220c      	movs	r2, #12
 8001a38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a3a:	4b19      	ldr	r3, [pc, #100]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a40:	4b17      	ldr	r3, [pc, #92]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a46:	4b16      	ldr	r3, [pc, #88]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a4c:	4b14      	ldr	r3, [pc, #80]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a52:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a58:	4811      	ldr	r0, [pc, #68]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a5a:	f006 f89c 	bl	8007b96 <HAL_UART_Init>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001a64:	f000 f922 	bl	8001cac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a68:	2100      	movs	r1, #0
 8001a6a:	480d      	ldr	r0, [pc, #52]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a6c:	f007 fd84 	bl	8009578 <HAL_UARTEx_SetTxFifoThreshold>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001a76:	f000 f919 	bl	8001cac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4808      	ldr	r0, [pc, #32]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a7e:	f007 fdb9 	bl	80095f4 <HAL_UARTEx_SetRxFifoThreshold>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001a88:	f000 f910 	bl	8001cac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001a8c:	4804      	ldr	r0, [pc, #16]	@ (8001aa0 <MX_USART2_UART_Init+0x90>)
 8001a8e:	f007 fd3a 	bl	8009506 <HAL_UARTEx_DisableFifoMode>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001a98:	f000 f908 	bl	8001cac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	240004bc 	.word	0x240004bc
 8001aa4:	40004400 	.word	0x40004400

08001aa8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001aac:	4b22      	ldr	r3, [pc, #136]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001aae:	4a23      	ldr	r2, [pc, #140]	@ (8001b3c <MX_USART3_UART_Init+0x94>)
 8001ab0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001ab2:	4b21      	ldr	r3, [pc, #132]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001ab4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ab8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001aba:	4b1f      	ldr	r3, [pc, #124]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001acc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001ace:	220c      	movs	r2, #12
 8001ad0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ad2:	4b19      	ldr	r3, [pc, #100]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ad8:	4b17      	ldr	r3, [pc, #92]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ade:	4b16      	ldr	r3, [pc, #88]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ae4:	4b14      	ldr	r3, [pc, #80]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001aea:	4b13      	ldr	r3, [pc, #76]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001af0:	4811      	ldr	r0, [pc, #68]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001af2:	f006 f850 	bl	8007b96 <HAL_UART_Init>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001afc:	f000 f8d6 	bl	8001cac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b00:	2100      	movs	r1, #0
 8001b02:	480d      	ldr	r0, [pc, #52]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001b04:	f007 fd38 	bl	8009578 <HAL_UARTEx_SetTxFifoThreshold>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001b0e:	f000 f8cd 	bl	8001cac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b12:	2100      	movs	r1, #0
 8001b14:	4808      	ldr	r0, [pc, #32]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001b16:	f007 fd6d 	bl	80095f4 <HAL_UARTEx_SetRxFifoThreshold>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001b20:	f000 f8c4 	bl	8001cac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001b24:	4804      	ldr	r0, [pc, #16]	@ (8001b38 <MX_USART3_UART_Init+0x90>)
 8001b26:	f007 fcee 	bl	8009506 <HAL_UARTEx_DisableFifoMode>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001b30:	f000 f8bc 	bl	8001cac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	24000550 	.word	0x24000550
 8001b3c:	40004800 	.word	0x40004800

08001b40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08c      	sub	sp, #48	@ 0x30
 8001b44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b46:	f107 031c 	add.w	r3, r7, #28
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
 8001b54:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b56:	4b51      	ldr	r3, [pc, #324]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b5c:	4a4f      	ldr	r2, [pc, #316]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001b5e:	f043 0310 	orr.w	r3, r3, #16
 8001b62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b66:	4b4d      	ldr	r3, [pc, #308]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001b68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b6c:	f003 0310 	and.w	r3, r3, #16
 8001b70:	61bb      	str	r3, [r7, #24]
 8001b72:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b74:	4b49      	ldr	r3, [pc, #292]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001b76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b7a:	4a48      	ldr	r2, [pc, #288]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001b7c:	f043 0304 	orr.w	r3, r3, #4
 8001b80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b84:	4b45      	ldr	r3, [pc, #276]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001b86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b92:	4b42      	ldr	r3, [pc, #264]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001b94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b98:	4a40      	ldr	r2, [pc, #256]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001b9a:	f043 0320 	orr.w	r3, r3, #32
 8001b9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ba2:	4b3e      	ldr	r3, [pc, #248]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba8:	f003 0320 	and.w	r3, r3, #32
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bb0:	4b3a      	ldr	r3, [pc, #232]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bb6:	4a39      	ldr	r2, [pc, #228]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001bb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bc0:	4b36      	ldr	r3, [pc, #216]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bce:	4b33      	ldr	r3, [pc, #204]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001bd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bd4:	4a31      	ldr	r2, [pc, #196]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bde:	4b2f      	ldr	r3, [pc, #188]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001be0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bec:	4b2b      	ldr	r3, [pc, #172]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bf2:	4a2a      	ldr	r2, [pc, #168]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001bf4:	f043 0302 	orr.w	r3, r3, #2
 8001bf8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bfc:	4b27      	ldr	r3, [pc, #156]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001bfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	607b      	str	r3, [r7, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c0a:	4b24      	ldr	r3, [pc, #144]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001c0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c10:	4a22      	ldr	r2, [pc, #136]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001c12:	f043 0308 	orr.w	r3, r3, #8
 8001c16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c1a:	4b20      	ldr	r3, [pc, #128]	@ (8001c9c <MX_GPIO_Init+0x15c>)
 8001c1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c20:	f003 0308 	and.w	r3, r3, #8
 8001c24:	603b      	str	r3, [r7, #0]
 8001c26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2140      	movs	r1, #64	@ 0x40
 8001c2c:	481c      	ldr	r0, [pc, #112]	@ (8001ca0 <MX_GPIO_Init+0x160>)
 8001c2e:	f002 fa89 	bl	8004144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001c32:	2200      	movs	r2, #0
 8001c34:	f244 0101 	movw	r1, #16385	@ 0x4001
 8001c38:	481a      	ldr	r0, [pc, #104]	@ (8001ca4 <MX_GPIO_Init+0x164>)
 8001c3a:	f002 fa83 	bl	8004144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8001c3e:	2340      	movs	r3, #64	@ 0x40
 8001c40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c42:	2301      	movs	r3, #1
 8001c44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8001c4e:	f107 031c 	add.w	r3, r7, #28
 8001c52:	4619      	mov	r1, r3
 8001c54:	4812      	ldr	r0, [pc, #72]	@ (8001ca0 <MX_GPIO_Init+0x160>)
 8001c56:	f002 f8c5 	bl	8003de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c60:	2300      	movs	r3, #0
 8001c62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c68:	f107 031c 	add.w	r3, r7, #28
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	480e      	ldr	r0, [pc, #56]	@ (8001ca8 <MX_GPIO_Init+0x168>)
 8001c70:	f002 f8b8 	bl	8003de4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8001c74:	f244 0301 	movw	r3, #16385	@ 0x4001
 8001c78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2300      	movs	r3, #0
 8001c84:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c86:	f107 031c 	add.w	r3, r7, #28
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4805      	ldr	r0, [pc, #20]	@ (8001ca4 <MX_GPIO_Init+0x164>)
 8001c8e:	f002 f8a9 	bl	8003de4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c92:	bf00      	nop
 8001c94:	3730      	adds	r7, #48	@ 0x30
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	58024400 	.word	0x58024400
 8001ca0:	58021000 	.word	0x58021000
 8001ca4:	58020400 	.word	0x58020400
 8001ca8:	58020800 	.word	0x58020800

08001cac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cb0:	b672      	cpsid	i
}
 8001cb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cb4:	bf00      	nop
 8001cb6:	e7fd      	b.n	8001cb4 <Error_Handler+0x8>

08001cb8 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001cc0:	1d39      	adds	r1, r7, #4
 8001cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	4803      	ldr	r0, [pc, #12]	@ (8001cd8 <__io_putchar+0x20>)
 8001cca:	f005 ffb4 	bl	8007c36 <HAL_UART_Transmit>
  return ch;
 8001cce:	687b      	ldr	r3, [r7, #4]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	24000550 	.word	0x24000550

08001cdc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8001d0c <HAL_MspInit+0x30>)
 8001ce4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ce8:	4a08      	ldr	r2, [pc, #32]	@ (8001d0c <HAL_MspInit+0x30>)
 8001cea:	f043 0302 	orr.w	r3, r3, #2
 8001cee:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001cf2:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <HAL_MspInit+0x30>)
 8001cf4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	607b      	str	r3, [r7, #4]
 8001cfe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	58024400 	.word	0x58024400

08001d10 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b0ba      	sub	sp, #232	@ 0xe8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d18:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d28:	f107 0310 	add.w	r3, r7, #16
 8001d2c:	22c0      	movs	r2, #192	@ 0xc0
 8001d2e:	2100      	movs	r1, #0
 8001d30:	4618      	mov	r0, r3
 8001d32:	f008 fa36 	bl	800a1a2 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a31      	ldr	r2, [pc, #196]	@ (8001e00 <HAL_FDCAN_MspInit+0xf0>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d15b      	bne.n	8001df8 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001d40:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d44:	f04f 0300 	mov.w	r3, #0
 8001d48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001d4c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001d50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d54:	f107 0310 	add.w	r3, r7, #16
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f003 fa7b 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001d64:	f7ff ffa2 	bl	8001cac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001d68:	4b26      	ldr	r3, [pc, #152]	@ (8001e04 <HAL_FDCAN_MspInit+0xf4>)
 8001d6a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001d6e:	4a25      	ldr	r2, [pc, #148]	@ (8001e04 <HAL_FDCAN_MspInit+0xf4>)
 8001d70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d74:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001d78:	4b22      	ldr	r3, [pc, #136]	@ (8001e04 <HAL_FDCAN_MspInit+0xf4>)
 8001d7a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d86:	4b1f      	ldr	r3, [pc, #124]	@ (8001e04 <HAL_FDCAN_MspInit+0xf4>)
 8001d88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d8c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e04 <HAL_FDCAN_MspInit+0xf4>)
 8001d8e:	f043 0308 	orr.w	r3, r3, #8
 8001d92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d96:	4b1b      	ldr	r3, [pc, #108]	@ (8001e04 <HAL_FDCAN_MspInit+0xf4>)
 8001d98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d9c:	f003 0308 	and.w	r3, r3, #8
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001da4:	2301      	movs	r3, #1
 8001da6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001daa:	2302      	movs	r3, #2
 8001dac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db6:	2303      	movs	r3, #3
 8001db8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001dbc:	2309      	movs	r3, #9
 8001dbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8001dc2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	480f      	ldr	r0, [pc, #60]	@ (8001e08 <HAL_FDCAN_MspInit+0xf8>)
 8001dca:	f002 f80b 	bl	8003de4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de0:	2303      	movs	r3, #3
 8001de2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001de6:	2309      	movs	r3, #9
 8001de8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001dec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001df0:	4619      	mov	r1, r3
 8001df2:	4805      	ldr	r0, [pc, #20]	@ (8001e08 <HAL_FDCAN_MspInit+0xf8>)
 8001df4:	f001 fff6 	bl	8003de4 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001df8:	bf00      	nop
 8001dfa:	37e8      	adds	r7, #232	@ 0xe8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	4000a000 	.word	0x4000a000
 8001e04:	58024400 	.word	0x58024400
 8001e08:	58020c00 	.word	0x58020c00

08001e0c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a16      	ldr	r2, [pc, #88]	@ (8001e74 <HAL_TIM_Base_MspInit+0x68>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d10f      	bne.n	8001e3e <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001e1e:	4b16      	ldr	r3, [pc, #88]	@ (8001e78 <HAL_TIM_Base_MspInit+0x6c>)
 8001e20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e24:	4a14      	ldr	r2, [pc, #80]	@ (8001e78 <HAL_TIM_Base_MspInit+0x6c>)
 8001e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e2a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e2e:	4b12      	ldr	r3, [pc, #72]	@ (8001e78 <HAL_TIM_Base_MspInit+0x6c>)
 8001e30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001e3c:	e013      	b.n	8001e66 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a0e      	ldr	r2, [pc, #56]	@ (8001e7c <HAL_TIM_Base_MspInit+0x70>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d10e      	bne.n	8001e66 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001e48:	4b0b      	ldr	r3, [pc, #44]	@ (8001e78 <HAL_TIM_Base_MspInit+0x6c>)
 8001e4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e78 <HAL_TIM_Base_MspInit+0x6c>)
 8001e50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e54:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e58:	4b07      	ldr	r3, [pc, #28]	@ (8001e78 <HAL_TIM_Base_MspInit+0x6c>)
 8001e5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	68bb      	ldr	r3, [r7, #8]
}
 8001e66:	bf00      	nop
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40001c00 	.word	0x40001c00
 8001e78:	58024400 	.word	0x58024400
 8001e7c:	40002000 	.word	0x40002000

08001e80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08a      	sub	sp, #40	@ 0x28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	f107 0314 	add.w	r3, r7, #20
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]
 8001e96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a26      	ldr	r2, [pc, #152]	@ (8001f38 <HAL_TIM_MspPostInit+0xb8>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d120      	bne.n	8001ee4 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ea2:	4b26      	ldr	r3, [pc, #152]	@ (8001f3c <HAL_TIM_MspPostInit+0xbc>)
 8001ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea8:	4a24      	ldr	r2, [pc, #144]	@ (8001f3c <HAL_TIM_MspPostInit+0xbc>)
 8001eaa:	f043 0320 	orr.w	r3, r3, #32
 8001eae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eb2:	4b22      	ldr	r3, [pc, #136]	@ (8001f3c <HAL_TIM_MspPostInit+0xbc>)
 8001eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eb8:	f003 0320 	and.w	r3, r3, #32
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ec0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ec4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001ed2:	2309      	movs	r3, #9
 8001ed4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ed6:	f107 0314 	add.w	r3, r7, #20
 8001eda:	4619      	mov	r1, r3
 8001edc:	4818      	ldr	r0, [pc, #96]	@ (8001f40 <HAL_TIM_MspPostInit+0xc0>)
 8001ede:	f001 ff81 	bl	8003de4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001ee2:	e024      	b.n	8001f2e <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a16      	ldr	r2, [pc, #88]	@ (8001f44 <HAL_TIM_MspPostInit+0xc4>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d11f      	bne.n	8001f2e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001eee:	4b13      	ldr	r3, [pc, #76]	@ (8001f3c <HAL_TIM_MspPostInit+0xbc>)
 8001ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ef4:	4a11      	ldr	r2, [pc, #68]	@ (8001f3c <HAL_TIM_MspPostInit+0xbc>)
 8001ef6:	f043 0320 	orr.w	r3, r3, #32
 8001efa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001efe:	4b0f      	ldr	r3, [pc, #60]	@ (8001f3c <HAL_TIM_MspPostInit+0xbc>)
 8001f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f04:	f003 0320 	and.w	r3, r3, #32
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f12:	2302      	movs	r3, #2
 8001f14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001f1e:	2309      	movs	r3, #9
 8001f20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f22:	f107 0314 	add.w	r3, r7, #20
 8001f26:	4619      	mov	r1, r3
 8001f28:	4805      	ldr	r0, [pc, #20]	@ (8001f40 <HAL_TIM_MspPostInit+0xc0>)
 8001f2a:	f001 ff5b 	bl	8003de4 <HAL_GPIO_Init>
}
 8001f2e:	bf00      	nop
 8001f30:	3728      	adds	r7, #40	@ 0x28
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40001c00 	.word	0x40001c00
 8001f3c:	58024400 	.word	0x58024400
 8001f40:	58021400 	.word	0x58021400
 8001f44:	40002000 	.word	0x40002000

08001f48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b0bc      	sub	sp, #240	@ 0xf0
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f60:	f107 0318 	add.w	r3, r7, #24
 8001f64:	22c0      	movs	r2, #192	@ 0xc0
 8001f66:	2100      	movs	r1, #0
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f008 f91a 	bl	800a1a2 <memset>
  if(huart->Instance==USART2)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a55      	ldr	r2, [pc, #340]	@ (80020c8 <HAL_UART_MspInit+0x180>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d14e      	bne.n	8002016 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f78:	f04f 0202 	mov.w	r2, #2
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001f84:	2300      	movs	r3, #0
 8001f86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f8a:	f107 0318 	add.w	r3, r7, #24
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f003 f960 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001f9a:	f7ff fe87 	bl	8001cac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f9e:	4b4b      	ldr	r3, [pc, #300]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8001fa0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fa4:	4a49      	ldr	r2, [pc, #292]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8001fa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001faa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001fae:	4b47      	ldr	r3, [pc, #284]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8001fb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fbc:	4b43      	ldr	r3, [pc, #268]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8001fbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fc2:	4a42      	ldr	r2, [pc, #264]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fcc:	4b3f      	ldr	r3, [pc, #252]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8001fce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	613b      	str	r3, [r7, #16]
 8001fd8:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fda:	230c      	movs	r3, #12
 8001fdc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ff2:	2307      	movs	r3, #7
 8001ff4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4834      	ldr	r0, [pc, #208]	@ (80020d0 <HAL_UART_MspInit+0x188>)
 8002000:	f001 fef0 	bl	8003de4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002004:	2200      	movs	r2, #0
 8002006:	2100      	movs	r1, #0
 8002008:	2026      	movs	r0, #38	@ 0x26
 800200a:	f000 fb3a 	bl	8002682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800200e:	2026      	movs	r0, #38	@ 0x26
 8002010:	f000 fb51 	bl	80026b6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002014:	e053      	b.n	80020be <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a2e      	ldr	r2, [pc, #184]	@ (80020d4 <HAL_UART_MspInit+0x18c>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d14e      	bne.n	80020be <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002020:	f04f 0202 	mov.w	r2, #2
 8002024:	f04f 0300 	mov.w	r3, #0
 8002028:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800202c:	2300      	movs	r3, #0
 800202e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002032:	f107 0318 	add.w	r3, r7, #24
 8002036:	4618      	mov	r0, r3
 8002038:	f003 f90c 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8002042:	f7ff fe33 	bl	8001cac <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002046:	4b21      	ldr	r3, [pc, #132]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8002048:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800204c:	4a1f      	ldr	r2, [pc, #124]	@ (80020cc <HAL_UART_MspInit+0x184>)
 800204e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002052:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002056:	4b1d      	ldr	r3, [pc, #116]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8002058:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800205c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002060:	60fb      	str	r3, [r7, #12]
 8002062:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002064:	4b19      	ldr	r3, [pc, #100]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8002066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800206a:	4a18      	ldr	r2, [pc, #96]	@ (80020cc <HAL_UART_MspInit+0x184>)
 800206c:	f043 0308 	orr.w	r3, r3, #8
 8002070:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002074:	4b15      	ldr	r3, [pc, #84]	@ (80020cc <HAL_UART_MspInit+0x184>)
 8002076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800207a:	f003 0308 	and.w	r3, r3, #8
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002082:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002086:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208a:	2302      	movs	r3, #2
 800208c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002096:	2300      	movs	r3, #0
 8002098:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800209c:	2307      	movs	r3, #7
 800209e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80020a6:	4619      	mov	r1, r3
 80020a8:	480b      	ldr	r0, [pc, #44]	@ (80020d8 <HAL_UART_MspInit+0x190>)
 80020aa:	f001 fe9b 	bl	8003de4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2100      	movs	r1, #0
 80020b2:	2027      	movs	r0, #39	@ 0x27
 80020b4:	f000 fae5 	bl	8002682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80020b8:	2027      	movs	r0, #39	@ 0x27
 80020ba:	f000 fafc 	bl	80026b6 <HAL_NVIC_EnableIRQ>
}
 80020be:	bf00      	nop
 80020c0:	37f0      	adds	r7, #240	@ 0xf0
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40004400 	.word	0x40004400
 80020cc:	58024400 	.word	0x58024400
 80020d0:	58020000 	.word	0x58020000
 80020d4:	40004800 	.word	0x40004800
 80020d8:	58020c00 	.word	0x58020c00

080020dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020e0:	bf00      	nop
 80020e2:	e7fd      	b.n	80020e0 <NMI_Handler+0x4>

080020e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020e8:	bf00      	nop
 80020ea:	e7fd      	b.n	80020e8 <HardFault_Handler+0x4>

080020ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <MemManage_Handler+0x4>

080020f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <BusFault_Handler+0x4>

080020fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <UsageFault_Handler+0x4>

08002104 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002132:	f000 f97b 	bl	800242c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
	...

0800213c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002140:	4802      	ldr	r0, [pc, #8]	@ (800214c <USART2_IRQHandler+0x10>)
 8002142:	f005 fe07 	bl	8007d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	240004bc 	.word	0x240004bc

08002150 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002154:	4802      	ldr	r0, [pc, #8]	@ (8002160 <USART3_IRQHandler+0x10>)
 8002156:	f005 fdfd 	bl	8007d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	24000550 	.word	0x24000550

08002164 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return 1;
 8002168:	2301      	movs	r3, #1
}
 800216a:	4618      	mov	r0, r3
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <_kill>:

int _kill(int pid, int sig)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800217e:	f008 f863 	bl	800a248 <__errno>
 8002182:	4603      	mov	r3, r0
 8002184:	2216      	movs	r2, #22
 8002186:	601a      	str	r2, [r3, #0]
  return -1;
 8002188:	f04f 33ff 	mov.w	r3, #4294967295
}
 800218c:	4618      	mov	r0, r3
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <_exit>:

void _exit (int status)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800219c:	f04f 31ff 	mov.w	r1, #4294967295
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f7ff ffe7 	bl	8002174 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021a6:	bf00      	nop
 80021a8:	e7fd      	b.n	80021a6 <_exit+0x12>

080021aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b086      	sub	sp, #24
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	60f8      	str	r0, [r7, #12]
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	e00a      	b.n	80021d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021bc:	f3af 8000 	nop.w
 80021c0:	4601      	mov	r1, r0
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	1c5a      	adds	r2, r3, #1
 80021c6:	60ba      	str	r2, [r7, #8]
 80021c8:	b2ca      	uxtb	r2, r1
 80021ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	3301      	adds	r3, #1
 80021d0:	617b      	str	r3, [r7, #20]
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	dbf0      	blt.n	80021bc <_read+0x12>
  }

  return len;
 80021da:	687b      	ldr	r3, [r7, #4]
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3718      	adds	r7, #24
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	e009      	b.n	800220a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	1c5a      	adds	r2, r3, #1
 80021fa:	60ba      	str	r2, [r7, #8]
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff fd5a 	bl	8001cb8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	3301      	adds	r3, #1
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	429a      	cmp	r2, r3
 8002210:	dbf1      	blt.n	80021f6 <_write+0x12>
  }
  return len;
 8002212:	687b      	ldr	r3, [r7, #4]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <_close>:

int _close(int file)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002224:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002244:	605a      	str	r2, [r3, #4]
  return 0;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <_isatty>:

int _isatty(int file)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800225c:	2301      	movs	r3, #1
}
 800225e:	4618      	mov	r0, r3
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800226a:	b480      	push	{r7}
 800226c:	b085      	sub	sp, #20
 800226e:	af00      	add	r7, sp, #0
 8002270:	60f8      	str	r0, [r7, #12]
 8002272:	60b9      	str	r1, [r7, #8]
 8002274:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800228c:	4a14      	ldr	r2, [pc, #80]	@ (80022e0 <_sbrk+0x5c>)
 800228e:	4b15      	ldr	r3, [pc, #84]	@ (80022e4 <_sbrk+0x60>)
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002298:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <_sbrk+0x64>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d102      	bne.n	80022a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022a0:	4b11      	ldr	r3, [pc, #68]	@ (80022e8 <_sbrk+0x64>)
 80022a2:	4a12      	ldr	r2, [pc, #72]	@ (80022ec <_sbrk+0x68>)
 80022a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022a6:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <_sbrk+0x64>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4413      	add	r3, r2
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d207      	bcs.n	80022c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022b4:	f007 ffc8 	bl	800a248 <__errno>
 80022b8:	4603      	mov	r3, r0
 80022ba:	220c      	movs	r2, #12
 80022bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022be:	f04f 33ff 	mov.w	r3, #4294967295
 80022c2:	e009      	b.n	80022d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022c4:	4b08      	ldr	r3, [pc, #32]	@ (80022e8 <_sbrk+0x64>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ca:	4b07      	ldr	r3, [pc, #28]	@ (80022e8 <_sbrk+0x64>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4413      	add	r3, r2
 80022d2:	4a05      	ldr	r2, [pc, #20]	@ (80022e8 <_sbrk+0x64>)
 80022d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022d6:	68fb      	ldr	r3, [r7, #12]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	24080000 	.word	0x24080000
 80022e4:	00000400 	.word	0x00000400
 80022e8:	24000658 	.word	0x24000658
 80022ec:	240007b0 	.word	0x240007b0

080022f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80022f0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800232c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80022f4:	f7fe fa90 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80022f8:	f7fe f9e0 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022fc:	480c      	ldr	r0, [pc, #48]	@ (8002330 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022fe:	490d      	ldr	r1, [pc, #52]	@ (8002334 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002300:	4a0d      	ldr	r2, [pc, #52]	@ (8002338 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002304:	e002      	b.n	800230c <LoopCopyDataInit>

08002306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800230a:	3304      	adds	r3, #4

0800230c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800230c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800230e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002310:	d3f9      	bcc.n	8002306 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002312:	4a0a      	ldr	r2, [pc, #40]	@ (800233c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002314:	4c0a      	ldr	r4, [pc, #40]	@ (8002340 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002318:	e001      	b.n	800231e <LoopFillZerobss>

0800231a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800231a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800231c:	3204      	adds	r2, #4

0800231e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800231e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002320:	d3fb      	bcc.n	800231a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002322:	f007 ff97 	bl	800a254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002326:	f7ff f941 	bl	80015ac <main>
  bx  lr
 800232a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800232c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002330:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002334:	24000368 	.word	0x24000368
  ldr r2, =_sidata
 8002338:	0800c934 	.word	0x0800c934
  ldr r2, =_sbss
 800233c:	24000368 	.word	0x24000368
  ldr r4, =_ebss
 8002340:	240007ac 	.word	0x240007ac

08002344 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002344:	e7fe      	b.n	8002344 <ADC3_IRQHandler>
	...

08002348 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800234e:	2003      	movs	r0, #3
 8002350:	f000 f98c 	bl	800266c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002354:	f002 fda8 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 8002358:	4602      	mov	r2, r0
 800235a:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <HAL_Init+0x68>)
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	0a1b      	lsrs	r3, r3, #8
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	4913      	ldr	r1, [pc, #76]	@ (80023b4 <HAL_Init+0x6c>)
 8002366:	5ccb      	ldrb	r3, [r1, r3]
 8002368:	f003 031f 	and.w	r3, r3, #31
 800236c:	fa22 f303 	lsr.w	r3, r2, r3
 8002370:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002372:	4b0f      	ldr	r3, [pc, #60]	@ (80023b0 <HAL_Init+0x68>)
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	4a0e      	ldr	r2, [pc, #56]	@ (80023b4 <HAL_Init+0x6c>)
 800237c:	5cd3      	ldrb	r3, [r2, r3]
 800237e:	f003 031f 	and.w	r3, r3, #31
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	fa22 f303 	lsr.w	r3, r2, r3
 8002388:	4a0b      	ldr	r2, [pc, #44]	@ (80023b8 <HAL_Init+0x70>)
 800238a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800238c:	4a0b      	ldr	r2, [pc, #44]	@ (80023bc <HAL_Init+0x74>)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002392:	200f      	movs	r0, #15
 8002394:	f000 f814 	bl	80023c0 <HAL_InitTick>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e002      	b.n	80023a8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80023a2:	f7ff fc9b 	bl	8001cdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	58024400 	.word	0x58024400
 80023b4:	0800c558 	.word	0x0800c558
 80023b8:	24000004 	.word	0x24000004
 80023bc:	24000000 	.word	0x24000000

080023c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80023c8:	4b15      	ldr	r3, [pc, #84]	@ (8002420 <HAL_InitTick+0x60>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d101      	bne.n	80023d4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e021      	b.n	8002418 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80023d4:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <HAL_InitTick+0x64>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4b11      	ldr	r3, [pc, #68]	@ (8002420 <HAL_InitTick+0x60>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	4619      	mov	r1, r3
 80023de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 f971 	bl	80026d2 <HAL_SYSTICK_Config>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e00e      	b.n	8002418 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b0f      	cmp	r3, #15
 80023fe:	d80a      	bhi.n	8002416 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002400:	2200      	movs	r2, #0
 8002402:	6879      	ldr	r1, [r7, #4]
 8002404:	f04f 30ff 	mov.w	r0, #4294967295
 8002408:	f000 f93b 	bl	8002682 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800240c:	4a06      	ldr	r2, [pc, #24]	@ (8002428 <HAL_InitTick+0x68>)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002412:	2300      	movs	r3, #0
 8002414:	e000      	b.n	8002418 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	2400019c 	.word	0x2400019c
 8002424:	24000000 	.word	0x24000000
 8002428:	24000198 	.word	0x24000198

0800242c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002430:	4b06      	ldr	r3, [pc, #24]	@ (800244c <HAL_IncTick+0x20>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	461a      	mov	r2, r3
 8002436:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <HAL_IncTick+0x24>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4413      	add	r3, r2
 800243c:	4a04      	ldr	r2, [pc, #16]	@ (8002450 <HAL_IncTick+0x24>)
 800243e:	6013      	str	r3, [r2, #0]
}
 8002440:	bf00      	nop
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	2400019c 	.word	0x2400019c
 8002450:	2400065c 	.word	0x2400065c

08002454 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return uwTick;
 8002458:	4b03      	ldr	r3, [pc, #12]	@ (8002468 <HAL_GetTick+0x14>)
 800245a:	681b      	ldr	r3, [r3, #0]
}
 800245c:	4618      	mov	r0, r3
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	2400065c 	.word	0x2400065c

0800246c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002474:	f7ff ffee 	bl	8002454 <HAL_GetTick>
 8002478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002484:	d005      	beq.n	8002492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002486:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <HAL_Delay+0x44>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4413      	add	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002492:	bf00      	nop
 8002494:	f7ff ffde 	bl	8002454 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d8f7      	bhi.n	8002494 <HAL_Delay+0x28>
  {
  }
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	2400019c 	.word	0x2400019c

080024b4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80024b8:	4b03      	ldr	r3, [pc, #12]	@ (80024c8 <HAL_GetREVID+0x14>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	0c1b      	lsrs	r3, r3, #16
}
 80024be:	4618      	mov	r0, r3
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	5c001000 	.word	0x5c001000

080024cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024dc:	4b0b      	ldr	r3, [pc, #44]	@ (800250c <__NVIC_SetPriorityGrouping+0x40>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024e8:	4013      	ands	r3, r2
 80024ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024f4:	4b06      	ldr	r3, [pc, #24]	@ (8002510 <__NVIC_SetPriorityGrouping+0x44>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024fa:	4a04      	ldr	r2, [pc, #16]	@ (800250c <__NVIC_SetPriorityGrouping+0x40>)
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	60d3      	str	r3, [r2, #12]
}
 8002500:	bf00      	nop
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	e000ed00 	.word	0xe000ed00
 8002510:	05fa0000 	.word	0x05fa0000

08002514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002518:	4b04      	ldr	r3, [pc, #16]	@ (800252c <__NVIC_GetPriorityGrouping+0x18>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	0a1b      	lsrs	r3, r3, #8
 800251e:	f003 0307 	and.w	r3, r3, #7
}
 8002522:	4618      	mov	r0, r3
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800253a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800253e:	2b00      	cmp	r3, #0
 8002540:	db0b      	blt.n	800255a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002542:	88fb      	ldrh	r3, [r7, #6]
 8002544:	f003 021f 	and.w	r2, r3, #31
 8002548:	4907      	ldr	r1, [pc, #28]	@ (8002568 <__NVIC_EnableIRQ+0x38>)
 800254a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800254e:	095b      	lsrs	r3, r3, #5
 8002550:	2001      	movs	r0, #1
 8002552:	fa00 f202 	lsl.w	r2, r0, r2
 8002556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	e000e100 	.word	0xe000e100

0800256c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	6039      	str	r1, [r7, #0]
 8002576:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800257c:	2b00      	cmp	r3, #0
 800257e:	db0a      	blt.n	8002596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	b2da      	uxtb	r2, r3
 8002584:	490c      	ldr	r1, [pc, #48]	@ (80025b8 <__NVIC_SetPriority+0x4c>)
 8002586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800258a:	0112      	lsls	r2, r2, #4
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	440b      	add	r3, r1
 8002590:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002594:	e00a      	b.n	80025ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	b2da      	uxtb	r2, r3
 800259a:	4908      	ldr	r1, [pc, #32]	@ (80025bc <__NVIC_SetPriority+0x50>)
 800259c:	88fb      	ldrh	r3, [r7, #6]
 800259e:	f003 030f 	and.w	r3, r3, #15
 80025a2:	3b04      	subs	r3, #4
 80025a4:	0112      	lsls	r2, r2, #4
 80025a6:	b2d2      	uxtb	r2, r2
 80025a8:	440b      	add	r3, r1
 80025aa:	761a      	strb	r2, [r3, #24]
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	e000e100 	.word	0xe000e100
 80025bc:	e000ed00 	.word	0xe000ed00

080025c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b089      	sub	sp, #36	@ 0x24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	f1c3 0307 	rsb	r3, r3, #7
 80025da:	2b04      	cmp	r3, #4
 80025dc:	bf28      	it	cs
 80025de:	2304      	movcs	r3, #4
 80025e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	3304      	adds	r3, #4
 80025e6:	2b06      	cmp	r3, #6
 80025e8:	d902      	bls.n	80025f0 <NVIC_EncodePriority+0x30>
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3b03      	subs	r3, #3
 80025ee:	e000      	b.n	80025f2 <NVIC_EncodePriority+0x32>
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f4:	f04f 32ff 	mov.w	r2, #4294967295
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43da      	mvns	r2, r3
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	401a      	ands	r2, r3
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002608:	f04f 31ff 	mov.w	r1, #4294967295
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	fa01 f303 	lsl.w	r3, r1, r3
 8002612:	43d9      	mvns	r1, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002618:	4313      	orrs	r3, r2
         );
}
 800261a:	4618      	mov	r0, r3
 800261c:	3724      	adds	r7, #36	@ 0x24
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
	...

08002628 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	3b01      	subs	r3, #1
 8002634:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002638:	d301      	bcc.n	800263e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800263a:	2301      	movs	r3, #1
 800263c:	e00f      	b.n	800265e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800263e:	4a0a      	ldr	r2, [pc, #40]	@ (8002668 <SysTick_Config+0x40>)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3b01      	subs	r3, #1
 8002644:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002646:	210f      	movs	r1, #15
 8002648:	f04f 30ff 	mov.w	r0, #4294967295
 800264c:	f7ff ff8e 	bl	800256c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002650:	4b05      	ldr	r3, [pc, #20]	@ (8002668 <SysTick_Config+0x40>)
 8002652:	2200      	movs	r2, #0
 8002654:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002656:	4b04      	ldr	r3, [pc, #16]	@ (8002668 <SysTick_Config+0x40>)
 8002658:	2207      	movs	r2, #7
 800265a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	e000e010 	.word	0xe000e010

0800266c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff ff29 	bl	80024cc <__NVIC_SetPriorityGrouping>
}
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b086      	sub	sp, #24
 8002686:	af00      	add	r7, sp, #0
 8002688:	4603      	mov	r3, r0
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
 800268e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002690:	f7ff ff40 	bl	8002514 <__NVIC_GetPriorityGrouping>
 8002694:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	68b9      	ldr	r1, [r7, #8]
 800269a:	6978      	ldr	r0, [r7, #20]
 800269c:	f7ff ff90 	bl	80025c0 <NVIC_EncodePriority>
 80026a0:	4602      	mov	r2, r0
 80026a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff ff5f 	bl	800256c <__NVIC_SetPriority>
}
 80026ae:	bf00      	nop
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	4603      	mov	r3, r0
 80026be:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff33 	bl	8002530 <__NVIC_EnableIRQ>
}
 80026ca:	bf00      	nop
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b082      	sub	sp, #8
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f7ff ffa4 	bl	8002628 <SysTick_Config>
 80026e0:	4603      	mov	r3, r0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80026f4:	f7ff feae 	bl	8002454 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e2dc      	b.n	8002cbe <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d008      	beq.n	8002722 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2280      	movs	r2, #128	@ 0x80
 8002714:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e2cd      	b.n	8002cbe <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a76      	ldr	r2, [pc, #472]	@ (8002900 <HAL_DMA_Abort+0x214>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d04a      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a74      	ldr	r2, [pc, #464]	@ (8002904 <HAL_DMA_Abort+0x218>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d045      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a73      	ldr	r2, [pc, #460]	@ (8002908 <HAL_DMA_Abort+0x21c>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d040      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a71      	ldr	r2, [pc, #452]	@ (800290c <HAL_DMA_Abort+0x220>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d03b      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a70      	ldr	r2, [pc, #448]	@ (8002910 <HAL_DMA_Abort+0x224>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d036      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a6e      	ldr	r2, [pc, #440]	@ (8002914 <HAL_DMA_Abort+0x228>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d031      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a6d      	ldr	r2, [pc, #436]	@ (8002918 <HAL_DMA_Abort+0x22c>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d02c      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a6b      	ldr	r2, [pc, #428]	@ (800291c <HAL_DMA_Abort+0x230>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d027      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a6a      	ldr	r2, [pc, #424]	@ (8002920 <HAL_DMA_Abort+0x234>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d022      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a68      	ldr	r2, [pc, #416]	@ (8002924 <HAL_DMA_Abort+0x238>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d01d      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a67      	ldr	r2, [pc, #412]	@ (8002928 <HAL_DMA_Abort+0x23c>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d018      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a65      	ldr	r2, [pc, #404]	@ (800292c <HAL_DMA_Abort+0x240>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d013      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a64      	ldr	r2, [pc, #400]	@ (8002930 <HAL_DMA_Abort+0x244>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d00e      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a62      	ldr	r2, [pc, #392]	@ (8002934 <HAL_DMA_Abort+0x248>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d009      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a61      	ldr	r2, [pc, #388]	@ (8002938 <HAL_DMA_Abort+0x24c>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d004      	beq.n	80027c2 <HAL_DMA_Abort+0xd6>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a5f      	ldr	r2, [pc, #380]	@ (800293c <HAL_DMA_Abort+0x250>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d101      	bne.n	80027c6 <HAL_DMA_Abort+0xda>
 80027c2:	2301      	movs	r3, #1
 80027c4:	e000      	b.n	80027c8 <HAL_DMA_Abort+0xdc>
 80027c6:	2300      	movs	r3, #0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d013      	beq.n	80027f4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 021e 	bic.w	r2, r2, #30
 80027da:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	695a      	ldr	r2, [r3, #20]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027ea:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	e00a      	b.n	800280a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 020e 	bic.w	r2, r2, #14
 8002802:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a3c      	ldr	r2, [pc, #240]	@ (8002900 <HAL_DMA_Abort+0x214>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d072      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a3a      	ldr	r2, [pc, #232]	@ (8002904 <HAL_DMA_Abort+0x218>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d06d      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a39      	ldr	r2, [pc, #228]	@ (8002908 <HAL_DMA_Abort+0x21c>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d068      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a37      	ldr	r2, [pc, #220]	@ (800290c <HAL_DMA_Abort+0x220>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d063      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a36      	ldr	r2, [pc, #216]	@ (8002910 <HAL_DMA_Abort+0x224>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d05e      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a34      	ldr	r2, [pc, #208]	@ (8002914 <HAL_DMA_Abort+0x228>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d059      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a33      	ldr	r2, [pc, #204]	@ (8002918 <HAL_DMA_Abort+0x22c>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d054      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a31      	ldr	r2, [pc, #196]	@ (800291c <HAL_DMA_Abort+0x230>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d04f      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a30      	ldr	r2, [pc, #192]	@ (8002920 <HAL_DMA_Abort+0x234>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d04a      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a2e      	ldr	r2, [pc, #184]	@ (8002924 <HAL_DMA_Abort+0x238>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d045      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a2d      	ldr	r2, [pc, #180]	@ (8002928 <HAL_DMA_Abort+0x23c>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d040      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a2b      	ldr	r2, [pc, #172]	@ (800292c <HAL_DMA_Abort+0x240>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d03b      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a2a      	ldr	r2, [pc, #168]	@ (8002930 <HAL_DMA_Abort+0x244>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d036      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a28      	ldr	r2, [pc, #160]	@ (8002934 <HAL_DMA_Abort+0x248>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d031      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a27      	ldr	r2, [pc, #156]	@ (8002938 <HAL_DMA_Abort+0x24c>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d02c      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a25      	ldr	r2, [pc, #148]	@ (800293c <HAL_DMA_Abort+0x250>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d027      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a24      	ldr	r2, [pc, #144]	@ (8002940 <HAL_DMA_Abort+0x254>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d022      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a22      	ldr	r2, [pc, #136]	@ (8002944 <HAL_DMA_Abort+0x258>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d01d      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a21      	ldr	r2, [pc, #132]	@ (8002948 <HAL_DMA_Abort+0x25c>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d018      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a1f      	ldr	r2, [pc, #124]	@ (800294c <HAL_DMA_Abort+0x260>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d013      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002950 <HAL_DMA_Abort+0x264>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d00e      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002954 <HAL_DMA_Abort+0x268>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d009      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a1b      	ldr	r2, [pc, #108]	@ (8002958 <HAL_DMA_Abort+0x26c>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d004      	beq.n	80028fa <HAL_DMA_Abort+0x20e>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a19      	ldr	r2, [pc, #100]	@ (800295c <HAL_DMA_Abort+0x270>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d132      	bne.n	8002960 <HAL_DMA_Abort+0x274>
 80028fa:	2301      	movs	r3, #1
 80028fc:	e031      	b.n	8002962 <HAL_DMA_Abort+0x276>
 80028fe:	bf00      	nop
 8002900:	40020010 	.word	0x40020010
 8002904:	40020028 	.word	0x40020028
 8002908:	40020040 	.word	0x40020040
 800290c:	40020058 	.word	0x40020058
 8002910:	40020070 	.word	0x40020070
 8002914:	40020088 	.word	0x40020088
 8002918:	400200a0 	.word	0x400200a0
 800291c:	400200b8 	.word	0x400200b8
 8002920:	40020410 	.word	0x40020410
 8002924:	40020428 	.word	0x40020428
 8002928:	40020440 	.word	0x40020440
 800292c:	40020458 	.word	0x40020458
 8002930:	40020470 	.word	0x40020470
 8002934:	40020488 	.word	0x40020488
 8002938:	400204a0 	.word	0x400204a0
 800293c:	400204b8 	.word	0x400204b8
 8002940:	58025408 	.word	0x58025408
 8002944:	5802541c 	.word	0x5802541c
 8002948:	58025430 	.word	0x58025430
 800294c:	58025444 	.word	0x58025444
 8002950:	58025458 	.word	0x58025458
 8002954:	5802546c 	.word	0x5802546c
 8002958:	58025480 	.word	0x58025480
 800295c:	58025494 	.word	0x58025494
 8002960:	2300      	movs	r3, #0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d007      	beq.n	8002976 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002970:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002974:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a6d      	ldr	r2, [pc, #436]	@ (8002b30 <HAL_DMA_Abort+0x444>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d04a      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a6b      	ldr	r2, [pc, #428]	@ (8002b34 <HAL_DMA_Abort+0x448>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d045      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a6a      	ldr	r2, [pc, #424]	@ (8002b38 <HAL_DMA_Abort+0x44c>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d040      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a68      	ldr	r2, [pc, #416]	@ (8002b3c <HAL_DMA_Abort+0x450>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d03b      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a67      	ldr	r2, [pc, #412]	@ (8002b40 <HAL_DMA_Abort+0x454>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d036      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a65      	ldr	r2, [pc, #404]	@ (8002b44 <HAL_DMA_Abort+0x458>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d031      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a64      	ldr	r2, [pc, #400]	@ (8002b48 <HAL_DMA_Abort+0x45c>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d02c      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a62      	ldr	r2, [pc, #392]	@ (8002b4c <HAL_DMA_Abort+0x460>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d027      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a61      	ldr	r2, [pc, #388]	@ (8002b50 <HAL_DMA_Abort+0x464>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d022      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a5f      	ldr	r2, [pc, #380]	@ (8002b54 <HAL_DMA_Abort+0x468>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d01d      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a5e      	ldr	r2, [pc, #376]	@ (8002b58 <HAL_DMA_Abort+0x46c>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d018      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a5c      	ldr	r2, [pc, #368]	@ (8002b5c <HAL_DMA_Abort+0x470>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d013      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a5b      	ldr	r2, [pc, #364]	@ (8002b60 <HAL_DMA_Abort+0x474>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d00e      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a59      	ldr	r2, [pc, #356]	@ (8002b64 <HAL_DMA_Abort+0x478>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d009      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a58      	ldr	r2, [pc, #352]	@ (8002b68 <HAL_DMA_Abort+0x47c>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d004      	beq.n	8002a16 <HAL_DMA_Abort+0x32a>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a56      	ldr	r2, [pc, #344]	@ (8002b6c <HAL_DMA_Abort+0x480>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d108      	bne.n	8002a28 <HAL_DMA_Abort+0x33c>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0201 	bic.w	r2, r2, #1
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	e007      	b.n	8002a38 <HAL_DMA_Abort+0x34c>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 0201 	bic.w	r2, r2, #1
 8002a36:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002a38:	e013      	b.n	8002a62 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a3a:	f7ff fd0b 	bl	8002454 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b05      	cmp	r3, #5
 8002a46:	d90c      	bls.n	8002a62 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2220      	movs	r2, #32
 8002a4c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2203      	movs	r2, #3
 8002a52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e12d      	b.n	8002cbe <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1e5      	bne.n	8002a3a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a2f      	ldr	r2, [pc, #188]	@ (8002b30 <HAL_DMA_Abort+0x444>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d04a      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a2d      	ldr	r2, [pc, #180]	@ (8002b34 <HAL_DMA_Abort+0x448>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d045      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a2c      	ldr	r2, [pc, #176]	@ (8002b38 <HAL_DMA_Abort+0x44c>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d040      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a2a      	ldr	r2, [pc, #168]	@ (8002b3c <HAL_DMA_Abort+0x450>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d03b      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a29      	ldr	r2, [pc, #164]	@ (8002b40 <HAL_DMA_Abort+0x454>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d036      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a27      	ldr	r2, [pc, #156]	@ (8002b44 <HAL_DMA_Abort+0x458>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d031      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a26      	ldr	r2, [pc, #152]	@ (8002b48 <HAL_DMA_Abort+0x45c>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d02c      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a24      	ldr	r2, [pc, #144]	@ (8002b4c <HAL_DMA_Abort+0x460>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d027      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a23      	ldr	r2, [pc, #140]	@ (8002b50 <HAL_DMA_Abort+0x464>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d022      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a21      	ldr	r2, [pc, #132]	@ (8002b54 <HAL_DMA_Abort+0x468>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d01d      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a20      	ldr	r2, [pc, #128]	@ (8002b58 <HAL_DMA_Abort+0x46c>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d018      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1e      	ldr	r2, [pc, #120]	@ (8002b5c <HAL_DMA_Abort+0x470>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d013      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a1d      	ldr	r2, [pc, #116]	@ (8002b60 <HAL_DMA_Abort+0x474>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d00e      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a1b      	ldr	r2, [pc, #108]	@ (8002b64 <HAL_DMA_Abort+0x478>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d009      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a1a      	ldr	r2, [pc, #104]	@ (8002b68 <HAL_DMA_Abort+0x47c>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d004      	beq.n	8002b0e <HAL_DMA_Abort+0x422>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a18      	ldr	r2, [pc, #96]	@ (8002b6c <HAL_DMA_Abort+0x480>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d101      	bne.n	8002b12 <HAL_DMA_Abort+0x426>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <HAL_DMA_Abort+0x428>
 8002b12:	2300      	movs	r3, #0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d02b      	beq.n	8002b70 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b1c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b22:	f003 031f 	and.w	r3, r3, #31
 8002b26:	223f      	movs	r2, #63	@ 0x3f
 8002b28:	409a      	lsls	r2, r3
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	609a      	str	r2, [r3, #8]
 8002b2e:	e02a      	b.n	8002b86 <HAL_DMA_Abort+0x49a>
 8002b30:	40020010 	.word	0x40020010
 8002b34:	40020028 	.word	0x40020028
 8002b38:	40020040 	.word	0x40020040
 8002b3c:	40020058 	.word	0x40020058
 8002b40:	40020070 	.word	0x40020070
 8002b44:	40020088 	.word	0x40020088
 8002b48:	400200a0 	.word	0x400200a0
 8002b4c:	400200b8 	.word	0x400200b8
 8002b50:	40020410 	.word	0x40020410
 8002b54:	40020428 	.word	0x40020428
 8002b58:	40020440 	.word	0x40020440
 8002b5c:	40020458 	.word	0x40020458
 8002b60:	40020470 	.word	0x40020470
 8002b64:	40020488 	.word	0x40020488
 8002b68:	400204a0 	.word	0x400204a0
 8002b6c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b74:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7a:	f003 031f 	and.w	r3, r3, #31
 8002b7e:	2201      	movs	r2, #1
 8002b80:	409a      	lsls	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a4f      	ldr	r2, [pc, #316]	@ (8002cc8 <HAL_DMA_Abort+0x5dc>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d072      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a4d      	ldr	r2, [pc, #308]	@ (8002ccc <HAL_DMA_Abort+0x5e0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d06d      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a4c      	ldr	r2, [pc, #304]	@ (8002cd0 <HAL_DMA_Abort+0x5e4>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d068      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a4a      	ldr	r2, [pc, #296]	@ (8002cd4 <HAL_DMA_Abort+0x5e8>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d063      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a49      	ldr	r2, [pc, #292]	@ (8002cd8 <HAL_DMA_Abort+0x5ec>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d05e      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a47      	ldr	r2, [pc, #284]	@ (8002cdc <HAL_DMA_Abort+0x5f0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d059      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a46      	ldr	r2, [pc, #280]	@ (8002ce0 <HAL_DMA_Abort+0x5f4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d054      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a44      	ldr	r2, [pc, #272]	@ (8002ce4 <HAL_DMA_Abort+0x5f8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d04f      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a43      	ldr	r2, [pc, #268]	@ (8002ce8 <HAL_DMA_Abort+0x5fc>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d04a      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a41      	ldr	r2, [pc, #260]	@ (8002cec <HAL_DMA_Abort+0x600>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d045      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a40      	ldr	r2, [pc, #256]	@ (8002cf0 <HAL_DMA_Abort+0x604>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d040      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8002cf4 <HAL_DMA_Abort+0x608>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d03b      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a3d      	ldr	r2, [pc, #244]	@ (8002cf8 <HAL_DMA_Abort+0x60c>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d036      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a3b      	ldr	r2, [pc, #236]	@ (8002cfc <HAL_DMA_Abort+0x610>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d031      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a3a      	ldr	r2, [pc, #232]	@ (8002d00 <HAL_DMA_Abort+0x614>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d02c      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a38      	ldr	r2, [pc, #224]	@ (8002d04 <HAL_DMA_Abort+0x618>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d027      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a37      	ldr	r2, [pc, #220]	@ (8002d08 <HAL_DMA_Abort+0x61c>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d022      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a35      	ldr	r2, [pc, #212]	@ (8002d0c <HAL_DMA_Abort+0x620>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d01d      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a34      	ldr	r2, [pc, #208]	@ (8002d10 <HAL_DMA_Abort+0x624>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d018      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a32      	ldr	r2, [pc, #200]	@ (8002d14 <HAL_DMA_Abort+0x628>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d013      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a31      	ldr	r2, [pc, #196]	@ (8002d18 <HAL_DMA_Abort+0x62c>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d00e      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a2f      	ldr	r2, [pc, #188]	@ (8002d1c <HAL_DMA_Abort+0x630>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d009      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a2e      	ldr	r2, [pc, #184]	@ (8002d20 <HAL_DMA_Abort+0x634>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d004      	beq.n	8002c76 <HAL_DMA_Abort+0x58a>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a2c      	ldr	r2, [pc, #176]	@ (8002d24 <HAL_DMA_Abort+0x638>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d101      	bne.n	8002c7a <HAL_DMA_Abort+0x58e>
 8002c76:	2301      	movs	r3, #1
 8002c78:	e000      	b.n	8002c7c <HAL_DMA_Abort+0x590>
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d015      	beq.n	8002cac <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002c88:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00c      	beq.n	8002cac <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ca0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002caa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3718      	adds	r7, #24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	40020010 	.word	0x40020010
 8002ccc:	40020028 	.word	0x40020028
 8002cd0:	40020040 	.word	0x40020040
 8002cd4:	40020058 	.word	0x40020058
 8002cd8:	40020070 	.word	0x40020070
 8002cdc:	40020088 	.word	0x40020088
 8002ce0:	400200a0 	.word	0x400200a0
 8002ce4:	400200b8 	.word	0x400200b8
 8002ce8:	40020410 	.word	0x40020410
 8002cec:	40020428 	.word	0x40020428
 8002cf0:	40020440 	.word	0x40020440
 8002cf4:	40020458 	.word	0x40020458
 8002cf8:	40020470 	.word	0x40020470
 8002cfc:	40020488 	.word	0x40020488
 8002d00:	400204a0 	.word	0x400204a0
 8002d04:	400204b8 	.word	0x400204b8
 8002d08:	58025408 	.word	0x58025408
 8002d0c:	5802541c 	.word	0x5802541c
 8002d10:	58025430 	.word	0x58025430
 8002d14:	58025444 	.word	0x58025444
 8002d18:	58025458 	.word	0x58025458
 8002d1c:	5802546c 	.word	0x5802546c
 8002d20:	58025480 	.word	0x58025480
 8002d24:	58025494 	.word	0x58025494

08002d28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e237      	b.n	80031aa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d004      	beq.n	8002d50 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2280      	movs	r2, #128	@ 0x80
 8002d4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e22c      	b.n	80031aa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a5c      	ldr	r2, [pc, #368]	@ (8002ec8 <HAL_DMA_Abort_IT+0x1a0>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d04a      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a5b      	ldr	r2, [pc, #364]	@ (8002ecc <HAL_DMA_Abort_IT+0x1a4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d045      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a59      	ldr	r2, [pc, #356]	@ (8002ed0 <HAL_DMA_Abort_IT+0x1a8>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d040      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a58      	ldr	r2, [pc, #352]	@ (8002ed4 <HAL_DMA_Abort_IT+0x1ac>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d03b      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a56      	ldr	r2, [pc, #344]	@ (8002ed8 <HAL_DMA_Abort_IT+0x1b0>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d036      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a55      	ldr	r2, [pc, #340]	@ (8002edc <HAL_DMA_Abort_IT+0x1b4>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d031      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a53      	ldr	r2, [pc, #332]	@ (8002ee0 <HAL_DMA_Abort_IT+0x1b8>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d02c      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a52      	ldr	r2, [pc, #328]	@ (8002ee4 <HAL_DMA_Abort_IT+0x1bc>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d027      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a50      	ldr	r2, [pc, #320]	@ (8002ee8 <HAL_DMA_Abort_IT+0x1c0>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d022      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a4f      	ldr	r2, [pc, #316]	@ (8002eec <HAL_DMA_Abort_IT+0x1c4>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d01d      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a4d      	ldr	r2, [pc, #308]	@ (8002ef0 <HAL_DMA_Abort_IT+0x1c8>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d018      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a4c      	ldr	r2, [pc, #304]	@ (8002ef4 <HAL_DMA_Abort_IT+0x1cc>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d013      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a4a      	ldr	r2, [pc, #296]	@ (8002ef8 <HAL_DMA_Abort_IT+0x1d0>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d00e      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a49      	ldr	r2, [pc, #292]	@ (8002efc <HAL_DMA_Abort_IT+0x1d4>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d009      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a47      	ldr	r2, [pc, #284]	@ (8002f00 <HAL_DMA_Abort_IT+0x1d8>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d004      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a46      	ldr	r2, [pc, #280]	@ (8002f04 <HAL_DMA_Abort_IT+0x1dc>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d101      	bne.n	8002df4 <HAL_DMA_Abort_IT+0xcc>
 8002df0:	2301      	movs	r3, #1
 8002df2:	e000      	b.n	8002df6 <HAL_DMA_Abort_IT+0xce>
 8002df4:	2300      	movs	r3, #0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 8086 	beq.w	8002f08 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2204      	movs	r2, #4
 8002e00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a2f      	ldr	r2, [pc, #188]	@ (8002ec8 <HAL_DMA_Abort_IT+0x1a0>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d04a      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a2e      	ldr	r2, [pc, #184]	@ (8002ecc <HAL_DMA_Abort_IT+0x1a4>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d045      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a2c      	ldr	r2, [pc, #176]	@ (8002ed0 <HAL_DMA_Abort_IT+0x1a8>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d040      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a2b      	ldr	r2, [pc, #172]	@ (8002ed4 <HAL_DMA_Abort_IT+0x1ac>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d03b      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a29      	ldr	r2, [pc, #164]	@ (8002ed8 <HAL_DMA_Abort_IT+0x1b0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d036      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a28      	ldr	r2, [pc, #160]	@ (8002edc <HAL_DMA_Abort_IT+0x1b4>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d031      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a26      	ldr	r2, [pc, #152]	@ (8002ee0 <HAL_DMA_Abort_IT+0x1b8>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d02c      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a25      	ldr	r2, [pc, #148]	@ (8002ee4 <HAL_DMA_Abort_IT+0x1bc>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d027      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a23      	ldr	r2, [pc, #140]	@ (8002ee8 <HAL_DMA_Abort_IT+0x1c0>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d022      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a22      	ldr	r2, [pc, #136]	@ (8002eec <HAL_DMA_Abort_IT+0x1c4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d01d      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a20      	ldr	r2, [pc, #128]	@ (8002ef0 <HAL_DMA_Abort_IT+0x1c8>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d018      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a1f      	ldr	r2, [pc, #124]	@ (8002ef4 <HAL_DMA_Abort_IT+0x1cc>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d013      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a1d      	ldr	r2, [pc, #116]	@ (8002ef8 <HAL_DMA_Abort_IT+0x1d0>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00e      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002efc <HAL_DMA_Abort_IT+0x1d4>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d009      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a1a      	ldr	r2, [pc, #104]	@ (8002f00 <HAL_DMA_Abort_IT+0x1d8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d004      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x17c>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a19      	ldr	r2, [pc, #100]	@ (8002f04 <HAL_DMA_Abort_IT+0x1dc>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d108      	bne.n	8002eb6 <HAL_DMA_Abort_IT+0x18e>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 0201 	bic.w	r2, r2, #1
 8002eb2:	601a      	str	r2, [r3, #0]
 8002eb4:	e178      	b.n	80031a8 <HAL_DMA_Abort_IT+0x480>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0201 	bic.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	e16f      	b.n	80031a8 <HAL_DMA_Abort_IT+0x480>
 8002ec8:	40020010 	.word	0x40020010
 8002ecc:	40020028 	.word	0x40020028
 8002ed0:	40020040 	.word	0x40020040
 8002ed4:	40020058 	.word	0x40020058
 8002ed8:	40020070 	.word	0x40020070
 8002edc:	40020088 	.word	0x40020088
 8002ee0:	400200a0 	.word	0x400200a0
 8002ee4:	400200b8 	.word	0x400200b8
 8002ee8:	40020410 	.word	0x40020410
 8002eec:	40020428 	.word	0x40020428
 8002ef0:	40020440 	.word	0x40020440
 8002ef4:	40020458 	.word	0x40020458
 8002ef8:	40020470 	.word	0x40020470
 8002efc:	40020488 	.word	0x40020488
 8002f00:	400204a0 	.word	0x400204a0
 8002f04:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f022 020e 	bic.w	r2, r2, #14
 8002f16:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a6c      	ldr	r2, [pc, #432]	@ (80030d0 <HAL_DMA_Abort_IT+0x3a8>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d04a      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a6b      	ldr	r2, [pc, #428]	@ (80030d4 <HAL_DMA_Abort_IT+0x3ac>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d045      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a69      	ldr	r2, [pc, #420]	@ (80030d8 <HAL_DMA_Abort_IT+0x3b0>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d040      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a68      	ldr	r2, [pc, #416]	@ (80030dc <HAL_DMA_Abort_IT+0x3b4>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d03b      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a66      	ldr	r2, [pc, #408]	@ (80030e0 <HAL_DMA_Abort_IT+0x3b8>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d036      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a65      	ldr	r2, [pc, #404]	@ (80030e4 <HAL_DMA_Abort_IT+0x3bc>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d031      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a63      	ldr	r2, [pc, #396]	@ (80030e8 <HAL_DMA_Abort_IT+0x3c0>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d02c      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a62      	ldr	r2, [pc, #392]	@ (80030ec <HAL_DMA_Abort_IT+0x3c4>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d027      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a60      	ldr	r2, [pc, #384]	@ (80030f0 <HAL_DMA_Abort_IT+0x3c8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d022      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a5f      	ldr	r2, [pc, #380]	@ (80030f4 <HAL_DMA_Abort_IT+0x3cc>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d01d      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a5d      	ldr	r2, [pc, #372]	@ (80030f8 <HAL_DMA_Abort_IT+0x3d0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d018      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a5c      	ldr	r2, [pc, #368]	@ (80030fc <HAL_DMA_Abort_IT+0x3d4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d013      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a5a      	ldr	r2, [pc, #360]	@ (8003100 <HAL_DMA_Abort_IT+0x3d8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d00e      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a59      	ldr	r2, [pc, #356]	@ (8003104 <HAL_DMA_Abort_IT+0x3dc>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d009      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a57      	ldr	r2, [pc, #348]	@ (8003108 <HAL_DMA_Abort_IT+0x3e0>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d004      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x290>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a56      	ldr	r2, [pc, #344]	@ (800310c <HAL_DMA_Abort_IT+0x3e4>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d108      	bne.n	8002fca <HAL_DMA_Abort_IT+0x2a2>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 0201 	bic.w	r2, r2, #1
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	e007      	b.n	8002fda <HAL_DMA_Abort_IT+0x2b2>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0201 	bic.w	r2, r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a3c      	ldr	r2, [pc, #240]	@ (80030d0 <HAL_DMA_Abort_IT+0x3a8>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d072      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a3a      	ldr	r2, [pc, #232]	@ (80030d4 <HAL_DMA_Abort_IT+0x3ac>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d06d      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a39      	ldr	r2, [pc, #228]	@ (80030d8 <HAL_DMA_Abort_IT+0x3b0>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d068      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a37      	ldr	r2, [pc, #220]	@ (80030dc <HAL_DMA_Abort_IT+0x3b4>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d063      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a36      	ldr	r2, [pc, #216]	@ (80030e0 <HAL_DMA_Abort_IT+0x3b8>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d05e      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a34      	ldr	r2, [pc, #208]	@ (80030e4 <HAL_DMA_Abort_IT+0x3bc>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d059      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a33      	ldr	r2, [pc, #204]	@ (80030e8 <HAL_DMA_Abort_IT+0x3c0>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d054      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a31      	ldr	r2, [pc, #196]	@ (80030ec <HAL_DMA_Abort_IT+0x3c4>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d04f      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a30      	ldr	r2, [pc, #192]	@ (80030f0 <HAL_DMA_Abort_IT+0x3c8>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d04a      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a2e      	ldr	r2, [pc, #184]	@ (80030f4 <HAL_DMA_Abort_IT+0x3cc>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d045      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a2d      	ldr	r2, [pc, #180]	@ (80030f8 <HAL_DMA_Abort_IT+0x3d0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d040      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a2b      	ldr	r2, [pc, #172]	@ (80030fc <HAL_DMA_Abort_IT+0x3d4>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d03b      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a2a      	ldr	r2, [pc, #168]	@ (8003100 <HAL_DMA_Abort_IT+0x3d8>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d036      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a28      	ldr	r2, [pc, #160]	@ (8003104 <HAL_DMA_Abort_IT+0x3dc>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d031      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a27      	ldr	r2, [pc, #156]	@ (8003108 <HAL_DMA_Abort_IT+0x3e0>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d02c      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a25      	ldr	r2, [pc, #148]	@ (800310c <HAL_DMA_Abort_IT+0x3e4>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d027      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a24      	ldr	r2, [pc, #144]	@ (8003110 <HAL_DMA_Abort_IT+0x3e8>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d022      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a22      	ldr	r2, [pc, #136]	@ (8003114 <HAL_DMA_Abort_IT+0x3ec>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d01d      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a21      	ldr	r2, [pc, #132]	@ (8003118 <HAL_DMA_Abort_IT+0x3f0>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d018      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a1f      	ldr	r2, [pc, #124]	@ (800311c <HAL_DMA_Abort_IT+0x3f4>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d013      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a1e      	ldr	r2, [pc, #120]	@ (8003120 <HAL_DMA_Abort_IT+0x3f8>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d00e      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003124 <HAL_DMA_Abort_IT+0x3fc>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d009      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a1b      	ldr	r2, [pc, #108]	@ (8003128 <HAL_DMA_Abort_IT+0x400>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d004      	beq.n	80030ca <HAL_DMA_Abort_IT+0x3a2>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a19      	ldr	r2, [pc, #100]	@ (800312c <HAL_DMA_Abort_IT+0x404>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d132      	bne.n	8003130 <HAL_DMA_Abort_IT+0x408>
 80030ca:	2301      	movs	r3, #1
 80030cc:	e031      	b.n	8003132 <HAL_DMA_Abort_IT+0x40a>
 80030ce:	bf00      	nop
 80030d0:	40020010 	.word	0x40020010
 80030d4:	40020028 	.word	0x40020028
 80030d8:	40020040 	.word	0x40020040
 80030dc:	40020058 	.word	0x40020058
 80030e0:	40020070 	.word	0x40020070
 80030e4:	40020088 	.word	0x40020088
 80030e8:	400200a0 	.word	0x400200a0
 80030ec:	400200b8 	.word	0x400200b8
 80030f0:	40020410 	.word	0x40020410
 80030f4:	40020428 	.word	0x40020428
 80030f8:	40020440 	.word	0x40020440
 80030fc:	40020458 	.word	0x40020458
 8003100:	40020470 	.word	0x40020470
 8003104:	40020488 	.word	0x40020488
 8003108:	400204a0 	.word	0x400204a0
 800310c:	400204b8 	.word	0x400204b8
 8003110:	58025408 	.word	0x58025408
 8003114:	5802541c 	.word	0x5802541c
 8003118:	58025430 	.word	0x58025430
 800311c:	58025444 	.word	0x58025444
 8003120:	58025458 	.word	0x58025458
 8003124:	5802546c 	.word	0x5802546c
 8003128:	58025480 	.word	0x58025480
 800312c:	58025494 	.word	0x58025494
 8003130:	2300      	movs	r3, #0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d028      	beq.n	8003188 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003140:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003144:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800314a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003150:	f003 031f 	and.w	r3, r3, #31
 8003154:	2201      	movs	r2, #1
 8003156:	409a      	lsls	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003164:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00c      	beq.n	8003188 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003178:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800317c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003186:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800319c:	2b00      	cmp	r3, #0
 800319e:	d003      	beq.n	80031a8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop

080031b4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b098      	sub	sp, #96	@ 0x60
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80031bc:	4a84      	ldr	r2, [pc, #528]	@ (80033d0 <HAL_FDCAN_Init+0x21c>)
 80031be:	f107 030c 	add.w	r3, r7, #12
 80031c2:	4611      	mov	r1, r2
 80031c4:	224c      	movs	r2, #76	@ 0x4c
 80031c6:	4618      	mov	r0, r3
 80031c8:	f007 f86b 	bl	800a2a2 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e1c6      	b.n	8003564 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a7e      	ldr	r2, [pc, #504]	@ (80033d4 <HAL_FDCAN_Init+0x220>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d106      	bne.n	80031ee <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80031e8:	461a      	mov	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d106      	bne.n	8003208 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f7fe fd84 	bl	8001d10 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	699a      	ldr	r2, [r3, #24]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f022 0210 	bic.w	r2, r2, #16
 8003216:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003218:	f7ff f91c 	bl	8002454 <HAL_GetTick>
 800321c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800321e:	e014      	b.n	800324a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003220:	f7ff f918 	bl	8002454 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b0a      	cmp	r3, #10
 800322c:	d90d      	bls.n	800324a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003234:	f043 0201 	orr.w	r2, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2203      	movs	r2, #3
 8003242:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e18c      	b.n	8003564 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	699b      	ldr	r3, [r3, #24]
 8003250:	f003 0308 	and.w	r3, r3, #8
 8003254:	2b08      	cmp	r3, #8
 8003256:	d0e3      	beq.n	8003220 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	699a      	ldr	r2, [r3, #24]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f042 0201 	orr.w	r2, r2, #1
 8003266:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003268:	f7ff f8f4 	bl	8002454 <HAL_GetTick>
 800326c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800326e:	e014      	b.n	800329a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003270:	f7ff f8f0 	bl	8002454 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b0a      	cmp	r3, #10
 800327c:	d90d      	bls.n	800329a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003284:	f043 0201 	orr.w	r2, r3, #1
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2203      	movs	r2, #3
 8003292:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e164      	b.n	8003564 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d0e3      	beq.n	8003270 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	699a      	ldr	r2, [r3, #24]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f042 0202 	orr.w	r2, r2, #2
 80032b6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	7c1b      	ldrb	r3, [r3, #16]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d108      	bne.n	80032d2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	699a      	ldr	r2, [r3, #24]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032ce:	619a      	str	r2, [r3, #24]
 80032d0:	e007      	b.n	80032e2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	699a      	ldr	r2, [r3, #24]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032e0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	7c5b      	ldrb	r3, [r3, #17]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d108      	bne.n	80032fc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	699a      	ldr	r2, [r3, #24]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032f8:	619a      	str	r2, [r3, #24]
 80032fa:	e007      	b.n	800330c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	699a      	ldr	r2, [r3, #24]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800330a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	7c9b      	ldrb	r3, [r3, #18]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d108      	bne.n	8003326 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	699a      	ldr	r2, [r3, #24]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003322:	619a      	str	r2, [r3, #24]
 8003324:	e007      	b.n	8003336 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	699a      	ldr	r2, [r3, #24]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003334:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689a      	ldr	r2, [r3, #8]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	430a      	orrs	r2, r1
 800334a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699a      	ldr	r2, [r3, #24]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800335a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	691a      	ldr	r2, [r3, #16]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0210 	bic.w	r2, r2, #16
 800336a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d108      	bne.n	8003386 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	699a      	ldr	r2, [r3, #24]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 0204 	orr.w	r2, r2, #4
 8003382:	619a      	str	r2, [r3, #24]
 8003384:	e030      	b.n	80033e8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d02c      	beq.n	80033e8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	2b02      	cmp	r3, #2
 8003394:	d020      	beq.n	80033d8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699a      	ldr	r2, [r3, #24]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80033a4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f042 0210 	orr.w	r2, r2, #16
 80033b4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	2b03      	cmp	r3, #3
 80033bc:	d114      	bne.n	80033e8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699a      	ldr	r2, [r3, #24]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f042 0220 	orr.w	r2, r2, #32
 80033cc:	619a      	str	r2, [r3, #24]
 80033ce:	e00b      	b.n	80033e8 <HAL_FDCAN_Init+0x234>
 80033d0:	0800c50c 	.word	0x0800c50c
 80033d4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	699a      	ldr	r2, [r3, #24]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f042 0220 	orr.w	r2, r2, #32
 80033e6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	3b01      	subs	r3, #1
 80033ee:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	69db      	ldr	r3, [r3, #28]
 80033f4:	3b01      	subs	r3, #1
 80033f6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80033f8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003400:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	695b      	ldr	r3, [r3, #20]
 8003408:	3b01      	subs	r3, #1
 800340a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003410:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003412:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800341c:	d115      	bne.n	800344a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003422:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003428:	3b01      	subs	r3, #1
 800342a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800342c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003432:	3b01      	subs	r3, #1
 8003434:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003436:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343e:	3b01      	subs	r3, #1
 8003440:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003446:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003448:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00a      	beq.n	8003468 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003470:	4413      	add	r3, r2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d011      	beq.n	800349a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800347e:	f023 0107 	bic.w	r1, r3, #7
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	3360      	adds	r3, #96	@ 0x60
 800348a:	443b      	add	r3, r7
 800348c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	430a      	orrs	r2, r1
 8003496:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d011      	beq.n	80034c6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80034aa:	f023 0107 	bic.w	r1, r3, #7
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	3360      	adds	r3, #96	@ 0x60
 80034b6:	443b      	add	r3, r7
 80034b8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d012      	beq.n	80034f4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80034d6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	3360      	adds	r3, #96	@ 0x60
 80034e2:	443b      	add	r3, r7
 80034e4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80034e8:	011a      	lsls	r2, r3, #4
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d012      	beq.n	8003522 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003504:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	3360      	adds	r3, #96	@ 0x60
 8003510:	443b      	add	r3, r7
 8003512:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003516:	021a      	lsls	r2, r3, #8
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a11      	ldr	r2, [pc, #68]	@ (800356c <HAL_FDCAN_Init+0x3b8>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d107      	bne.n	800353c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	689a      	ldr	r2, [r3, #8]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f022 0203 	bic.w	r2, r2, #3
 800353a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 fabf 	bl	8003ad8 <FDCAN_CalcultateRamBlockAddresses>
 800355a:	4603      	mov	r3, r0
 800355c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003560:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003564:	4618      	mov	r0, r3
 8003566:	3760      	adds	r7, #96	@ 0x60
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	4000a000 	.word	0x4000a000

08003570 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003580:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003582:	7bfb      	ldrb	r3, [r7, #15]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d002      	beq.n	800358e <HAL_FDCAN_ConfigFilter+0x1e>
 8003588:	7bfb      	ldrb	r3, [r7, #15]
 800358a:	2b02      	cmp	r3, #2
 800358c:	d157      	bne.n	800363e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d12b      	bne.n	80035ee <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	2b07      	cmp	r3, #7
 800359c:	d10d      	bne.n	80035ba <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	69db      	ldr	r3, [r3, #28]
 80035a8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80035aa:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80035b0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80035b2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	e00e      	b.n	80035d8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80035c6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80035ce:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80035d4:	4313      	orrs	r3, r2
 80035d6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	4413      	add	r3, r2
 80035e4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	601a      	str	r2, [r3, #0]
 80035ec:	e025      	b.n	800363a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	075a      	lsls	r2, r3, #29
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	2b07      	cmp	r3, #7
 8003602:	d103      	bne.n	800360c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	613b      	str	r3, [r7, #16]
 800360a:	e006      	b.n	800361a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	079a      	lsls	r2, r3, #30
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	4313      	orrs	r3, r2
 8003618:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	00db      	lsls	r3, r3, #3
 8003624:	4413      	add	r3, r2
 8003626:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	3304      	adds	r3, #4
 8003632:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	e008      	b.n	8003650 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003644:	f043 0202 	orr.w	r2, r3, #2
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
  }
}
 8003650:	4618      	mov	r0, r3
 8003652:	371c      	adds	r7, #28
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
 8003668:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b01      	cmp	r3, #1
 8003674:	d110      	bne.n	8003698 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800367e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8003684:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003690:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	e008      	b.n	80036aa <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800369e:	f043 0204 	orr.w	r2, r3, #4
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
  }
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3714      	adds	r7, #20
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b083      	sub	sp, #12
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d111      	bne.n	80036ee <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2202      	movs	r2, #2
 80036ce:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	699a      	ldr	r2, [r3, #24]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f022 0201 	bic.w	r2, r2, #1
 80036e0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80036ea:	2300      	movs	r3, #0
 80036ec:	e008      	b.n	8003700 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80036f4:	f043 0204 	orr.w	r2, r3, #4
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
  }
}
 8003700:	4618      	mov	r0, r3
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800370c:	b480      	push	{r7}
 800370e:	b08b      	sub	sp, #44	@ 0x2c
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
 8003718:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800371a:	2300      	movs	r3, #0
 800371c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003724:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8003726:	7efb      	ldrb	r3, [r7, #27]
 8003728:	2b02      	cmp	r3, #2
 800372a:	f040 8149 	bne.w	80039c0 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	2b40      	cmp	r3, #64	@ 0x40
 8003732:	d14c      	bne.n	80037ce <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800373c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d109      	bne.n	8003758 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800374a:	f043 0220 	orr.w	r2, r3, #32
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e13c      	b.n	80039d2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003760:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003764:	2b00      	cmp	r3, #0
 8003766:	d109      	bne.n	800377c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800376e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e12a      	b.n	80039d2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003784:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003788:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800378c:	d10a      	bne.n	80037a4 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003796:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800379a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800379e:	d101      	bne.n	80037a4 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80037a0:	2301      	movs	r3, #1
 80037a2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80037ac:	0a1b      	lsrs	r3, r3, #8
 80037ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037b2:	69fa      	ldr	r2, [r7, #28]
 80037b4:	4413      	add	r3, r2
 80037b6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c0:	69f9      	ldr	r1, [r7, #28]
 80037c2:	fb01 f303 	mul.w	r3, r1, r3
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	4413      	add	r3, r2
 80037ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80037cc:	e068      	b.n	80038a0 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2b41      	cmp	r3, #65	@ 0x41
 80037d2:	d14c      	bne.n	800386e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80037dc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d109      	bne.n	80037f8 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037ea:	f043 0220 	orr.w	r2, r3, #32
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e0ec      	b.n	80039d2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003800:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003804:	2b00      	cmp	r3, #0
 8003806:	d109      	bne.n	800381c <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800380e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e0da      	b.n	80039d2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003824:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003828:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800382c:	d10a      	bne.n	8003844 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003836:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800383a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800383e:	d101      	bne.n	8003844 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003840:	2301      	movs	r3, #1
 8003842:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800384c:	0a1b      	lsrs	r3, r3, #8
 800384e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003852:	69fa      	ldr	r2, [r7, #28]
 8003854:	4413      	add	r3, r2
 8003856:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003860:	69f9      	ldr	r1, [r7, #28]
 8003862:	fb01 f303 	mul.w	r3, r1, r3
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	627b      	str	r3, [r7, #36]	@ 0x24
 800386c:	e018      	b.n	80038a0 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	429a      	cmp	r2, r3
 8003876:	d309      	bcc.n	800388c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800387e:	f043 0220 	orr.w	r2, r3, #32
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e0a2      	b.n	80039d2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003894:	68b9      	ldr	r1, [r7, #8]
 8003896:	fb01 f303 	mul.w	r3, r1, r3
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80038a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d107      	bne.n	80038c4 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80038b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	0c9b      	lsrs	r3, r3, #18
 80038ba:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	e005      	b.n	80038d0 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80038c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80038d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80038dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80038e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ea:	3304      	adds	r3, #4
 80038ec:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80038ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80038f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	0c1b      	lsrs	r3, r3, #16
 80038fe:	f003 020f 	and.w	r2, r3, #15
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800391e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	0e1b      	lsrs	r3, r3, #24
 8003924:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	0fda      	lsrs	r2, r3, #31
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8003936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003938:	3304      	adds	r3, #4
 800393a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800393c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003940:	2300      	movs	r3, #0
 8003942:	623b      	str	r3, [r7, #32]
 8003944:	e00a      	b.n	800395c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	6a3b      	ldr	r3, [r7, #32]
 800394a:	441a      	add	r2, r3
 800394c:	6839      	ldr	r1, [r7, #0]
 800394e:	6a3b      	ldr	r3, [r7, #32]
 8003950:	440b      	add	r3, r1
 8003952:	7812      	ldrb	r2, [r2, #0]
 8003954:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	3301      	adds	r3, #1
 800395a:	623b      	str	r3, [r7, #32]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	4a1f      	ldr	r2, [pc, #124]	@ (80039e0 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8003962:	5cd3      	ldrb	r3, [r2, r3]
 8003964:	461a      	mov	r2, r3
 8003966:	6a3b      	ldr	r3, [r7, #32]
 8003968:	4293      	cmp	r3, r2
 800396a:	d3ec      	bcc.n	8003946 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	2b40      	cmp	r3, #64	@ 0x40
 8003970:	d105      	bne.n	800397e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	69fa      	ldr	r2, [r7, #28]
 8003978:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800397c:	e01e      	b.n	80039bc <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	2b41      	cmp	r3, #65	@ 0x41
 8003982:	d105      	bne.n	8003990 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	69fa      	ldr	r2, [r7, #28]
 800398a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800398e:	e015      	b.n	80039bc <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b1f      	cmp	r3, #31
 8003994:	d808      	bhi.n	80039a8 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2101      	movs	r1, #1
 800399c:	68ba      	ldr	r2, [r7, #8]
 800399e:	fa01 f202 	lsl.w	r2, r1, r2
 80039a2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80039a6:	e009      	b.n	80039bc <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	f003 021f 	and.w	r2, r3, #31
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2101      	movs	r1, #1
 80039b4:	fa01 f202 	lsl.w	r2, r1, r2
 80039b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80039bc:	2300      	movs	r3, #0
 80039be:	e008      	b.n	80039d2 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80039c6:	f043 0208 	orr.w	r2, r3, #8
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
  }
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	372c      	adds	r7, #44	@ 0x2c
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	0800c578 	.word	0x0800c578

080039e4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80039f6:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80039f8:	7dfb      	ldrb	r3, [r7, #23]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d002      	beq.n	8003a04 <HAL_FDCAN_ActivateNotification+0x20>
 80039fe:	7dfb      	ldrb	r3, [r7, #23]
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d155      	bne.n	8003ab0 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d108      	bne.n	8003a24 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f042 0201 	orr.w	r2, r2, #1
 8003a20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a22:	e014      	b.n	8003a4e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d108      	bne.n	8003a46 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f042 0202 	orr.w	r2, r2, #2
 8003a42:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a44:	e003      	b.n	8003a4e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2203      	movs	r2, #3
 8003a4c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d009      	beq.n	8003a6c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	430a      	orrs	r2, r1
 8003a68:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d009      	beq.n	8003a8a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	430a      	orrs	r2, r1
 8003a86:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003a90:	68ba      	ldr	r2, [r7, #8]
 8003a92:	4b0f      	ldr	r3, [pc, #60]	@ (8003ad0 <HAL_FDCAN_ActivateNotification+0xec>)
 8003a94:	4013      	ands	r3, r2
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	6812      	ldr	r2, [r2, #0]
 8003a9a:	430b      	orrs	r3, r1
 8003a9c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad4 <HAL_FDCAN_ActivateNotification+0xf0>)
 8003aa0:	695a      	ldr	r2, [r3, #20]
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	0f9b      	lsrs	r3, r3, #30
 8003aa6:	490b      	ldr	r1, [pc, #44]	@ (8003ad4 <HAL_FDCAN_ActivateNotification+0xf0>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8003aac:	2300      	movs	r3, #0
 8003aae:	e008      	b.n	8003ac2 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ab6:	f043 0202 	orr.w	r2, r3, #2
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
  }
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	371c      	adds	r7, #28
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	3fcfffff 	.word	0x3fcfffff
 8003ad4:	4000a800 	.word	0x4000a800

08003ad8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003aee:	4ba7      	ldr	r3, [pc, #668]	@ (8003d8c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	0091      	lsls	r1, r2, #2
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	430b      	orrs	r3, r1
 8003afc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b08:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b10:	041a      	lsls	r2, r3, #16
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b20:	68ba      	ldr	r2, [r7, #8]
 8003b22:	4413      	add	r3, r2
 8003b24:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003b2e:	4b97      	ldr	r3, [pc, #604]	@ (8003d8c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b30:	4013      	ands	r3, r2
 8003b32:	68ba      	ldr	r2, [r7, #8]
 8003b34:	0091      	lsls	r1, r2, #2
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6812      	ldr	r2, [r2, #0]
 8003b3a:	430b      	orrs	r3, r1
 8003b3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b48:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b50:	041a      	lsls	r2, r3, #16
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	4413      	add	r3, r2
 8003b66:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003b70:	4b86      	ldr	r3, [pc, #536]	@ (8003d8c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b72:	4013      	ands	r3, r2
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	0091      	lsls	r1, r2, #2
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	6812      	ldr	r2, [r2, #0]
 8003b7c:	430b      	orrs	r3, r1
 8003b7e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003b8a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b92:	041a      	lsls	r2, r3, #16
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003ba6:	fb02 f303 	mul.w	r3, r2, r3
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	4413      	add	r3, r2
 8003bae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003bb8:	4b74      	ldr	r3, [pc, #464]	@ (8003d8c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003bba:	4013      	ands	r3, r2
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	0091      	lsls	r1, r2, #2
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	6812      	ldr	r2, [r2, #0]
 8003bc4:	430b      	orrs	r3, r1
 8003bc6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003bd2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bda:	041a      	lsls	r2, r3, #16
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003bee:	fb02 f303 	mul.w	r3, r2, r3
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003c00:	4b62      	ldr	r3, [pc, #392]	@ (8003d8c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003c02:	4013      	ands	r3, r2
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	0091      	lsls	r1, r2, #2
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	6812      	ldr	r2, [r2, #0]
 8003c0c:	430b      	orrs	r3, r1
 8003c0e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003c1a:	fb02 f303 	mul.w	r3, r2, r3
 8003c1e:	68ba      	ldr	r2, [r7, #8]
 8003c20:	4413      	add	r3, r2
 8003c22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003c2c:	4b57      	ldr	r3, [pc, #348]	@ (8003d8c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003c2e:	4013      	ands	r3, r2
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	0091      	lsls	r1, r2, #2
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6812      	ldr	r2, [r2, #0]
 8003c38:	430b      	orrs	r3, r1
 8003c3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c46:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c4e:	041a      	lsls	r2, r3, #16
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	4413      	add	r3, r2
 8003c64:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003c6e:	4b47      	ldr	r3, [pc, #284]	@ (8003d8c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003c70:	4013      	ands	r3, r2
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	0091      	lsls	r1, r2, #2
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	6812      	ldr	r2, [r2, #0]
 8003c7a:	430b      	orrs	r3, r1
 8003c7c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c88:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c90:	041a      	lsls	r2, r3, #16
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003ca4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cac:	061a      	lsls	r2, r3, #24
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cbc:	4b34      	ldr	r3, [pc, #208]	@ (8003d90 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003cbe:	4413      	add	r3, r2
 8003cc0:	009a      	lsls	r2, r3, #2
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	441a      	add	r2, r3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	441a      	add	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003cf2:	fb01 f303 	mul.w	r3, r1, r3
 8003cf6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003cf8:	441a      	add	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003d0a:	fb01 f303 	mul.w	r3, r1, r3
 8003d0e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003d10:	441a      	add	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003d22:	fb01 f303 	mul.w	r3, r1, r3
 8003d26:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003d28:	441a      	add	r2, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	441a      	add	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003d52:	fb01 f303 	mul.w	r3, r1, r3
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	441a      	add	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003d6e:	fb01 f303 	mul.w	r3, r1, r3
 8003d72:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003d74:	441a      	add	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d82:	4a04      	ldr	r2, [pc, #16]	@ (8003d94 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d915      	bls.n	8003db4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003d88:	e006      	b.n	8003d98 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003d8a:	bf00      	nop
 8003d8c:	ffff0003 	.word	0xffff0003
 8003d90:	10002b00 	.word	0x10002b00
 8003d94:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d9e:	f043 0220 	orr.w	r2, r3, #32
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2203      	movs	r2, #3
 8003dac:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e010      	b.n	8003dd6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003db8:	60fb      	str	r3, [r7, #12]
 8003dba:	e005      	b.n	8003dc8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	60fb      	str	r3, [r7, #12]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d3f3      	bcc.n	8003dbc <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3714      	adds	r7, #20
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop

08003de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b089      	sub	sp, #36	@ 0x24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003df2:	4b89      	ldr	r3, [pc, #548]	@ (8004018 <HAL_GPIO_Init+0x234>)
 8003df4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003df6:	e194      	b.n	8004122 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	fa01 f303 	lsl.w	r3, r1, r3
 8003e04:	4013      	ands	r3, r2
 8003e06:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f000 8186 	beq.w	800411c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 0303 	and.w	r3, r3, #3
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d005      	beq.n	8003e28 <HAL_GPIO_Init+0x44>
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f003 0303 	and.w	r3, r3, #3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d130      	bne.n	8003e8a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	2203      	movs	r2, #3
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	43db      	mvns	r3, r3
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	68da      	ldr	r2, [r3, #12]
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	005b      	lsls	r3, r3, #1
 8003e48:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e5e:	2201      	movs	r2, #1
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	fa02 f303 	lsl.w	r3, r2, r3
 8003e66:	43db      	mvns	r3, r3
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	091b      	lsrs	r3, r3, #4
 8003e74:	f003 0201 	and.w	r2, r3, #1
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	2b03      	cmp	r3, #3
 8003e94:	d017      	beq.n	8003ec6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	2203      	movs	r2, #3
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	689a      	ldr	r2, [r3, #8]
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f003 0303 	and.w	r3, r3, #3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d123      	bne.n	8003f1a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	08da      	lsrs	r2, r3, #3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	3208      	adds	r2, #8
 8003eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	f003 0307 	and.w	r3, r3, #7
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	220f      	movs	r2, #15
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	691a      	ldr	r2, [r3, #16]
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	f003 0307 	and.w	r3, r3, #7
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	08da      	lsrs	r2, r3, #3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3208      	adds	r2, #8
 8003f14:	69b9      	ldr	r1, [r7, #24]
 8003f16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	2203      	movs	r2, #3
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	43db      	mvns	r3, r3
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f003 0203 	and.w	r2, r3, #3
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f000 80e0 	beq.w	800411c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f5c:	4b2f      	ldr	r3, [pc, #188]	@ (800401c <HAL_GPIO_Init+0x238>)
 8003f5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f62:	4a2e      	ldr	r2, [pc, #184]	@ (800401c <HAL_GPIO_Init+0x238>)
 8003f64:	f043 0302 	orr.w	r3, r3, #2
 8003f68:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800401c <HAL_GPIO_Init+0x238>)
 8003f6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	60fb      	str	r3, [r7, #12]
 8003f78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f7a:	4a29      	ldr	r2, [pc, #164]	@ (8004020 <HAL_GPIO_Init+0x23c>)
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	089b      	lsrs	r3, r3, #2
 8003f80:	3302      	adds	r3, #2
 8003f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	f003 0303 	and.w	r3, r3, #3
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	220f      	movs	r2, #15
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	43db      	mvns	r3, r3
 8003f98:	69ba      	ldr	r2, [r7, #24]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a20      	ldr	r2, [pc, #128]	@ (8004024 <HAL_GPIO_Init+0x240>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d052      	beq.n	800404c <HAL_GPIO_Init+0x268>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a1f      	ldr	r2, [pc, #124]	@ (8004028 <HAL_GPIO_Init+0x244>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d031      	beq.n	8004012 <HAL_GPIO_Init+0x22e>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a1e      	ldr	r2, [pc, #120]	@ (800402c <HAL_GPIO_Init+0x248>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d02b      	beq.n	800400e <HAL_GPIO_Init+0x22a>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8004030 <HAL_GPIO_Init+0x24c>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d025      	beq.n	800400a <HAL_GPIO_Init+0x226>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8004034 <HAL_GPIO_Init+0x250>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d01f      	beq.n	8004006 <HAL_GPIO_Init+0x222>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a1b      	ldr	r2, [pc, #108]	@ (8004038 <HAL_GPIO_Init+0x254>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d019      	beq.n	8004002 <HAL_GPIO_Init+0x21e>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a1a      	ldr	r2, [pc, #104]	@ (800403c <HAL_GPIO_Init+0x258>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d013      	beq.n	8003ffe <HAL_GPIO_Init+0x21a>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a19      	ldr	r2, [pc, #100]	@ (8004040 <HAL_GPIO_Init+0x25c>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d00d      	beq.n	8003ffa <HAL_GPIO_Init+0x216>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a18      	ldr	r2, [pc, #96]	@ (8004044 <HAL_GPIO_Init+0x260>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d007      	beq.n	8003ff6 <HAL_GPIO_Init+0x212>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a17      	ldr	r2, [pc, #92]	@ (8004048 <HAL_GPIO_Init+0x264>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d101      	bne.n	8003ff2 <HAL_GPIO_Init+0x20e>
 8003fee:	2309      	movs	r3, #9
 8003ff0:	e02d      	b.n	800404e <HAL_GPIO_Init+0x26a>
 8003ff2:	230a      	movs	r3, #10
 8003ff4:	e02b      	b.n	800404e <HAL_GPIO_Init+0x26a>
 8003ff6:	2308      	movs	r3, #8
 8003ff8:	e029      	b.n	800404e <HAL_GPIO_Init+0x26a>
 8003ffa:	2307      	movs	r3, #7
 8003ffc:	e027      	b.n	800404e <HAL_GPIO_Init+0x26a>
 8003ffe:	2306      	movs	r3, #6
 8004000:	e025      	b.n	800404e <HAL_GPIO_Init+0x26a>
 8004002:	2305      	movs	r3, #5
 8004004:	e023      	b.n	800404e <HAL_GPIO_Init+0x26a>
 8004006:	2304      	movs	r3, #4
 8004008:	e021      	b.n	800404e <HAL_GPIO_Init+0x26a>
 800400a:	2303      	movs	r3, #3
 800400c:	e01f      	b.n	800404e <HAL_GPIO_Init+0x26a>
 800400e:	2302      	movs	r3, #2
 8004010:	e01d      	b.n	800404e <HAL_GPIO_Init+0x26a>
 8004012:	2301      	movs	r3, #1
 8004014:	e01b      	b.n	800404e <HAL_GPIO_Init+0x26a>
 8004016:	bf00      	nop
 8004018:	58000080 	.word	0x58000080
 800401c:	58024400 	.word	0x58024400
 8004020:	58000400 	.word	0x58000400
 8004024:	58020000 	.word	0x58020000
 8004028:	58020400 	.word	0x58020400
 800402c:	58020800 	.word	0x58020800
 8004030:	58020c00 	.word	0x58020c00
 8004034:	58021000 	.word	0x58021000
 8004038:	58021400 	.word	0x58021400
 800403c:	58021800 	.word	0x58021800
 8004040:	58021c00 	.word	0x58021c00
 8004044:	58022000 	.word	0x58022000
 8004048:	58022400 	.word	0x58022400
 800404c:	2300      	movs	r3, #0
 800404e:	69fa      	ldr	r2, [r7, #28]
 8004050:	f002 0203 	and.w	r2, r2, #3
 8004054:	0092      	lsls	r2, r2, #2
 8004056:	4093      	lsls	r3, r2
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	4313      	orrs	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800405e:	4938      	ldr	r1, [pc, #224]	@ (8004140 <HAL_GPIO_Init+0x35c>)
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	089b      	lsrs	r3, r3, #2
 8004064:	3302      	adds	r3, #2
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800406c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	43db      	mvns	r3, r3
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4013      	ands	r3, r2
 800407c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800408a:	69ba      	ldr	r2, [r7, #24]
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	4313      	orrs	r3, r2
 8004090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004092:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800409a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	43db      	mvns	r3, r3
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	4013      	ands	r3, r2
 80040aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d003      	beq.n	80040c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	4313      	orrs	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80040c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	43db      	mvns	r3, r3
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	4013      	ands	r3, r2
 80040d6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	69ba      	ldr	r2, [r7, #24]
 80040f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	43db      	mvns	r3, r3
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	4013      	ands	r3, r2
 8004100:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d003      	beq.n	8004116 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	4313      	orrs	r3, r2
 8004114:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	3301      	adds	r3, #1
 8004120:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	fa22 f303 	lsr.w	r3, r2, r3
 800412c:	2b00      	cmp	r3, #0
 800412e:	f47f ae63 	bne.w	8003df8 <HAL_GPIO_Init+0x14>
  }
}
 8004132:	bf00      	nop
 8004134:	bf00      	nop
 8004136:	3724      	adds	r7, #36	@ 0x24
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr
 8004140:	58000400 	.word	0x58000400

08004144 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	460b      	mov	r3, r1
 800414e:	807b      	strh	r3, [r7, #2]
 8004150:	4613      	mov	r3, r2
 8004152:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004154:	787b      	ldrb	r3, [r7, #1]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800415a:	887a      	ldrh	r2, [r7, #2]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004160:	e003      	b.n	800416a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004162:	887b      	ldrh	r3, [r7, #2]
 8004164:	041a      	lsls	r2, r3, #16
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	619a      	str	r2, [r3, #24]
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
	...

08004178 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8004180:	4a08      	ldr	r2, [pc, #32]	@ (80041a4 <HAL_HSEM_FastTake+0x2c>)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	3320      	adds	r3, #32
 8004186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800418a:	4a07      	ldr	r2, [pc, #28]	@ (80041a8 <HAL_HSEM_FastTake+0x30>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d101      	bne.n	8004194 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	e000      	b.n	8004196 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
}
 8004196:	4618      	mov	r0, r3
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	58026400 	.word	0x58026400
 80041a8:	80000300 	.word	0x80000300

080041ac <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80041b6:	4906      	ldr	r1, [pc, #24]	@ (80041d0 <HAL_HSEM_Release+0x24>)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	58026400 	.word	0x58026400

080041d4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80041dc:	4b29      	ldr	r3, [pc, #164]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	2b06      	cmp	r3, #6
 80041e6:	d00a      	beq.n	80041fe <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80041e8:	4b26      	ldr	r3, [pc, #152]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d001      	beq.n	80041fa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e040      	b.n	800427c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80041fa:	2300      	movs	r3, #0
 80041fc:	e03e      	b.n	800427c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80041fe:	4b21      	ldr	r3, [pc, #132]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004206:	491f      	ldr	r1, [pc, #124]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4313      	orrs	r3, r2
 800420c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800420e:	f7fe f921 	bl	8002454 <HAL_GetTick>
 8004212:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004214:	e009      	b.n	800422a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004216:	f7fe f91d 	bl	8002454 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004224:	d901      	bls.n	800422a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e028      	b.n	800427c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800422a:	4b16      	ldr	r3, [pc, #88]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004232:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004236:	d1ee      	bne.n	8004216 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b1e      	cmp	r3, #30
 800423c:	d008      	beq.n	8004250 <HAL_PWREx_ConfigSupply+0x7c>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b2e      	cmp	r3, #46	@ 0x2e
 8004242:	d005      	beq.n	8004250 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b1d      	cmp	r3, #29
 8004248:	d002      	beq.n	8004250 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b2d      	cmp	r3, #45	@ 0x2d
 800424e:	d114      	bne.n	800427a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004250:	f7fe f900 	bl	8002454 <HAL_GetTick>
 8004254:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004256:	e009      	b.n	800426c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004258:	f7fe f8fc 	bl	8002454 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004266:	d901      	bls.n	800426c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e007      	b.n	800427c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800426c:	4b05      	ldr	r3, [pc, #20]	@ (8004284 <HAL_PWREx_ConfigSupply+0xb0>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004278:	d1ee      	bne.n	8004258 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	58024800 	.word	0x58024800

08004288 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b08c      	sub	sp, #48	@ 0x30
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d102      	bne.n	800429c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	f000 bc48 	b.w	8004b2c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 8088 	beq.w	80043ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042aa:	4b99      	ldr	r3, [pc, #612]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80042b4:	4b96      	ldr	r3, [pc, #600]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80042ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042bc:	2b10      	cmp	r3, #16
 80042be:	d007      	beq.n	80042d0 <HAL_RCC_OscConfig+0x48>
 80042c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c2:	2b18      	cmp	r3, #24
 80042c4:	d111      	bne.n	80042ea <HAL_RCC_OscConfig+0x62>
 80042c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c8:	f003 0303 	and.w	r3, r3, #3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d10c      	bne.n	80042ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d0:	4b8f      	ldr	r3, [pc, #572]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d06d      	beq.n	80043b8 <HAL_RCC_OscConfig+0x130>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d169      	bne.n	80043b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	f000 bc21 	b.w	8004b2c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042f2:	d106      	bne.n	8004302 <HAL_RCC_OscConfig+0x7a>
 80042f4:	4b86      	ldr	r3, [pc, #536]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a85      	ldr	r2, [pc, #532]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80042fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042fe:	6013      	str	r3, [r2, #0]
 8004300:	e02e      	b.n	8004360 <HAL_RCC_OscConfig+0xd8>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10c      	bne.n	8004324 <HAL_RCC_OscConfig+0x9c>
 800430a:	4b81      	ldr	r3, [pc, #516]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a80      	ldr	r2, [pc, #512]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004310:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004314:	6013      	str	r3, [r2, #0]
 8004316:	4b7e      	ldr	r3, [pc, #504]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a7d      	ldr	r2, [pc, #500]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800431c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004320:	6013      	str	r3, [r2, #0]
 8004322:	e01d      	b.n	8004360 <HAL_RCC_OscConfig+0xd8>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800432c:	d10c      	bne.n	8004348 <HAL_RCC_OscConfig+0xc0>
 800432e:	4b78      	ldr	r3, [pc, #480]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a77      	ldr	r2, [pc, #476]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004334:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004338:	6013      	str	r3, [r2, #0]
 800433a:	4b75      	ldr	r3, [pc, #468]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a74      	ldr	r2, [pc, #464]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004344:	6013      	str	r3, [r2, #0]
 8004346:	e00b      	b.n	8004360 <HAL_RCC_OscConfig+0xd8>
 8004348:	4b71      	ldr	r3, [pc, #452]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a70      	ldr	r2, [pc, #448]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800434e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004352:	6013      	str	r3, [r2, #0]
 8004354:	4b6e      	ldr	r3, [pc, #440]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a6d      	ldr	r2, [pc, #436]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800435a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800435e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d013      	beq.n	8004390 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004368:	f7fe f874 	bl	8002454 <HAL_GetTick>
 800436c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800436e:	e008      	b.n	8004382 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004370:	f7fe f870 	bl	8002454 <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	2b64      	cmp	r3, #100	@ 0x64
 800437c:	d901      	bls.n	8004382 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e3d4      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004382:	4b63      	ldr	r3, [pc, #396]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0f0      	beq.n	8004370 <HAL_RCC_OscConfig+0xe8>
 800438e:	e014      	b.n	80043ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004390:	f7fe f860 	bl	8002454 <HAL_GetTick>
 8004394:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004396:	e008      	b.n	80043aa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004398:	f7fe f85c 	bl	8002454 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b64      	cmp	r3, #100	@ 0x64
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e3c0      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80043aa:	4b59      	ldr	r3, [pc, #356]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1f0      	bne.n	8004398 <HAL_RCC_OscConfig+0x110>
 80043b6:	e000      	b.n	80043ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f000 80ca 	beq.w	800455c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043c8:	4b51      	ldr	r3, [pc, #324]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043d2:	4b4f      	ldr	r3, [pc, #316]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80043d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80043d8:	6a3b      	ldr	r3, [r7, #32]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d007      	beq.n	80043ee <HAL_RCC_OscConfig+0x166>
 80043de:	6a3b      	ldr	r3, [r7, #32]
 80043e0:	2b18      	cmp	r3, #24
 80043e2:	d156      	bne.n	8004492 <HAL_RCC_OscConfig+0x20a>
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d151      	bne.n	8004492 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043ee:	4b48      	ldr	r3, [pc, #288]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0304 	and.w	r3, r3, #4
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <HAL_RCC_OscConfig+0x17e>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e392      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004406:	4b42      	ldr	r3, [pc, #264]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f023 0219 	bic.w	r2, r3, #25
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	493f      	ldr	r1, [pc, #252]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004414:	4313      	orrs	r3, r2
 8004416:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004418:	f7fe f81c 	bl	8002454 <HAL_GetTick>
 800441c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004420:	f7fe f818 	bl	8002454 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b02      	cmp	r3, #2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e37c      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004432:	4b37      	ldr	r3, [pc, #220]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0304 	and.w	r3, r3, #4
 800443a:	2b00      	cmp	r3, #0
 800443c:	d0f0      	beq.n	8004420 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800443e:	f7fe f839 	bl	80024b4 <HAL_GetREVID>
 8004442:	4603      	mov	r3, r0
 8004444:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004448:	4293      	cmp	r3, r2
 800444a:	d817      	bhi.n	800447c <HAL_RCC_OscConfig+0x1f4>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	2b40      	cmp	r3, #64	@ 0x40
 8004452:	d108      	bne.n	8004466 <HAL_RCC_OscConfig+0x1de>
 8004454:	4b2e      	ldr	r3, [pc, #184]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800445c:	4a2c      	ldr	r2, [pc, #176]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800445e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004462:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004464:	e07a      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004466:	4b2a      	ldr	r3, [pc, #168]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	031b      	lsls	r3, r3, #12
 8004474:	4926      	ldr	r1, [pc, #152]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 8004476:	4313      	orrs	r3, r2
 8004478:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800447a:	e06f      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800447c:	4b24      	ldr	r3, [pc, #144]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	061b      	lsls	r3, r3, #24
 800448a:	4921      	ldr	r1, [pc, #132]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800448c:	4313      	orrs	r3, r2
 800448e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004490:	e064      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d047      	beq.n	800452a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800449a:	4b1d      	ldr	r3, [pc, #116]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f023 0219 	bic.w	r2, r3, #25
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	491a      	ldr	r1, [pc, #104]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ac:	f7fd ffd2 	bl	8002454 <HAL_GetTick>
 80044b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044b4:	f7fd ffce 	bl	8002454 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e332      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044c6:	4b12      	ldr	r3, [pc, #72]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0304 	and.w	r3, r3, #4
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0f0      	beq.n	80044b4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044d2:	f7fd ffef 	bl	80024b4 <HAL_GetREVID>
 80044d6:	4603      	mov	r3, r0
 80044d8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80044dc:	4293      	cmp	r3, r2
 80044de:	d819      	bhi.n	8004514 <HAL_RCC_OscConfig+0x28c>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	2b40      	cmp	r3, #64	@ 0x40
 80044e6:	d108      	bne.n	80044fa <HAL_RCC_OscConfig+0x272>
 80044e8:	4b09      	ldr	r3, [pc, #36]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80044f0:	4a07      	ldr	r2, [pc, #28]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044f6:	6053      	str	r3, [r2, #4]
 80044f8:	e030      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
 80044fa:	4b05      	ldr	r3, [pc, #20]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	031b      	lsls	r3, r3, #12
 8004508:	4901      	ldr	r1, [pc, #4]	@ (8004510 <HAL_RCC_OscConfig+0x288>)
 800450a:	4313      	orrs	r3, r2
 800450c:	604b      	str	r3, [r1, #4]
 800450e:	e025      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
 8004510:	58024400 	.word	0x58024400
 8004514:	4b9a      	ldr	r3, [pc, #616]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	061b      	lsls	r3, r3, #24
 8004522:	4997      	ldr	r1, [pc, #604]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004524:	4313      	orrs	r3, r2
 8004526:	604b      	str	r3, [r1, #4]
 8004528:	e018      	b.n	800455c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800452a:	4b95      	ldr	r3, [pc, #596]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a94      	ldr	r2, [pc, #592]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004530:	f023 0301 	bic.w	r3, r3, #1
 8004534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004536:	f7fd ff8d 	bl	8002454 <HAL_GetTick>
 800453a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800453c:	e008      	b.n	8004550 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800453e:	f7fd ff89 	bl	8002454 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	2b02      	cmp	r3, #2
 800454a:	d901      	bls.n	8004550 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e2ed      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004550:	4b8b      	ldr	r3, [pc, #556]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1f0      	bne.n	800453e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0310 	and.w	r3, r3, #16
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 80a9 	beq.w	80046bc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800456a:	4b85      	ldr	r3, [pc, #532]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004572:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004574:	4b82      	ldr	r3, [pc, #520]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004578:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	2b08      	cmp	r3, #8
 800457e:	d007      	beq.n	8004590 <HAL_RCC_OscConfig+0x308>
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	2b18      	cmp	r3, #24
 8004584:	d13a      	bne.n	80045fc <HAL_RCC_OscConfig+0x374>
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	f003 0303 	and.w	r3, r3, #3
 800458c:	2b01      	cmp	r3, #1
 800458e:	d135      	bne.n	80045fc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004590:	4b7b      	ldr	r3, [pc, #492]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004598:	2b00      	cmp	r3, #0
 800459a:	d005      	beq.n	80045a8 <HAL_RCC_OscConfig+0x320>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	69db      	ldr	r3, [r3, #28]
 80045a0:	2b80      	cmp	r3, #128	@ 0x80
 80045a2:	d001      	beq.n	80045a8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e2c1      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045a8:	f7fd ff84 	bl	80024b4 <HAL_GetREVID>
 80045ac:	4603      	mov	r3, r0
 80045ae:	f241 0203 	movw	r2, #4099	@ 0x1003
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d817      	bhi.n	80045e6 <HAL_RCC_OscConfig+0x35e>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	2b20      	cmp	r3, #32
 80045bc:	d108      	bne.n	80045d0 <HAL_RCC_OscConfig+0x348>
 80045be:	4b70      	ldr	r3, [pc, #448]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80045c6:	4a6e      	ldr	r2, [pc, #440]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80045cc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045ce:	e075      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045d0:	4b6b      	ldr	r3, [pc, #428]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	069b      	lsls	r3, r3, #26
 80045de:	4968      	ldr	r1, [pc, #416]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045e4:	e06a      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045e6:	4b66      	ldr	r3, [pc, #408]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	061b      	lsls	r3, r3, #24
 80045f4:	4962      	ldr	r1, [pc, #392]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045fa:	e05f      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	69db      	ldr	r3, [r3, #28]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d042      	beq.n	800468a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004604:	4b5e      	ldr	r3, [pc, #376]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a5d      	ldr	r2, [pc, #372]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800460a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800460e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004610:	f7fd ff20 	bl	8002454 <HAL_GetTick>
 8004614:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004618:	f7fd ff1c 	bl	8002454 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e280      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800462a:	4b55      	ldr	r3, [pc, #340]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0f0      	beq.n	8004618 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004636:	f7fd ff3d 	bl	80024b4 <HAL_GetREVID>
 800463a:	4603      	mov	r3, r0
 800463c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004640:	4293      	cmp	r3, r2
 8004642:	d817      	bhi.n	8004674 <HAL_RCC_OscConfig+0x3ec>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	2b20      	cmp	r3, #32
 800464a:	d108      	bne.n	800465e <HAL_RCC_OscConfig+0x3d6>
 800464c:	4b4c      	ldr	r3, [pc, #304]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004654:	4a4a      	ldr	r2, [pc, #296]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004656:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800465a:	6053      	str	r3, [r2, #4]
 800465c:	e02e      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
 800465e:	4b48      	ldr	r3, [pc, #288]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	069b      	lsls	r3, r3, #26
 800466c:	4944      	ldr	r1, [pc, #272]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800466e:	4313      	orrs	r3, r2
 8004670:	604b      	str	r3, [r1, #4]
 8004672:	e023      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
 8004674:	4b42      	ldr	r3, [pc, #264]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a1b      	ldr	r3, [r3, #32]
 8004680:	061b      	lsls	r3, r3, #24
 8004682:	493f      	ldr	r1, [pc, #252]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004684:	4313      	orrs	r3, r2
 8004686:	60cb      	str	r3, [r1, #12]
 8004688:	e018      	b.n	80046bc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800468a:	4b3d      	ldr	r3, [pc, #244]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a3c      	ldr	r2, [pc, #240]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004690:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004696:	f7fd fedd 	bl	8002454 <HAL_GetTick>
 800469a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800469c:	e008      	b.n	80046b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800469e:	f7fd fed9 	bl	8002454 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d901      	bls.n	80046b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e23d      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046b0:	4b33      	ldr	r3, [pc, #204]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1f0      	bne.n	800469e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0308 	and.w	r3, r3, #8
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d036      	beq.n	8004736 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d019      	beq.n	8004704 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80046d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80046d6:	f043 0301 	orr.w	r3, r3, #1
 80046da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046dc:	f7fd feba 	bl	8002454 <HAL_GetTick>
 80046e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046e2:	e008      	b.n	80046f6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046e4:	f7fd feb6 	bl	8002454 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d901      	bls.n	80046f6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e21a      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046f6:	4b22      	ldr	r3, [pc, #136]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 80046f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d0f0      	beq.n	80046e4 <HAL_RCC_OscConfig+0x45c>
 8004702:	e018      	b.n	8004736 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004704:	4b1e      	ldr	r3, [pc, #120]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004706:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004708:	4a1d      	ldr	r2, [pc, #116]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800470a:	f023 0301 	bic.w	r3, r3, #1
 800470e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004710:	f7fd fea0 	bl	8002454 <HAL_GetTick>
 8004714:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004716:	e008      	b.n	800472a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004718:	f7fd fe9c 	bl	8002454 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e200      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800472a:	4b15      	ldr	r3, [pc, #84]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800472c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1f0      	bne.n	8004718 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0320 	and.w	r3, r3, #32
 800473e:	2b00      	cmp	r3, #0
 8004740:	d039      	beq.n	80047b6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d01c      	beq.n	8004784 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800474a:	4b0d      	ldr	r3, [pc, #52]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a0c      	ldr	r2, [pc, #48]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004750:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004754:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004756:	f7fd fe7d 	bl	8002454 <HAL_GetTick>
 800475a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800475c:	e008      	b.n	8004770 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800475e:	f7fd fe79 	bl	8002454 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e1dd      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004770:	4b03      	ldr	r3, [pc, #12]	@ (8004780 <HAL_RCC_OscConfig+0x4f8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d0f0      	beq.n	800475e <HAL_RCC_OscConfig+0x4d6>
 800477c:	e01b      	b.n	80047b6 <HAL_RCC_OscConfig+0x52e>
 800477e:	bf00      	nop
 8004780:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004784:	4b9b      	ldr	r3, [pc, #620]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a9a      	ldr	r2, [pc, #616]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800478a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800478e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004790:	f7fd fe60 	bl	8002454 <HAL_GetTick>
 8004794:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004796:	e008      	b.n	80047aa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004798:	f7fd fe5c 	bl	8002454 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e1c0      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80047aa:	4b92      	ldr	r3, [pc, #584]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1f0      	bne.n	8004798 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0304 	and.w	r3, r3, #4
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 8081 	beq.w	80048c6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80047c4:	4b8c      	ldr	r3, [pc, #560]	@ (80049f8 <HAL_RCC_OscConfig+0x770>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a8b      	ldr	r2, [pc, #556]	@ (80049f8 <HAL_RCC_OscConfig+0x770>)
 80047ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047d0:	f7fd fe40 	bl	8002454 <HAL_GetTick>
 80047d4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047d8:	f7fd fe3c 	bl	8002454 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b64      	cmp	r3, #100	@ 0x64
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e1a0      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047ea:	4b83      	ldr	r3, [pc, #524]	@ (80049f8 <HAL_RCC_OscConfig+0x770>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0f0      	beq.n	80047d8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d106      	bne.n	800480c <HAL_RCC_OscConfig+0x584>
 80047fe:	4b7d      	ldr	r3, [pc, #500]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004802:	4a7c      	ldr	r2, [pc, #496]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004804:	f043 0301 	orr.w	r3, r3, #1
 8004808:	6713      	str	r3, [r2, #112]	@ 0x70
 800480a:	e02d      	b.n	8004868 <HAL_RCC_OscConfig+0x5e0>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10c      	bne.n	800482e <HAL_RCC_OscConfig+0x5a6>
 8004814:	4b77      	ldr	r3, [pc, #476]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004818:	4a76      	ldr	r2, [pc, #472]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800481a:	f023 0301 	bic.w	r3, r3, #1
 800481e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004820:	4b74      	ldr	r3, [pc, #464]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004824:	4a73      	ldr	r2, [pc, #460]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004826:	f023 0304 	bic.w	r3, r3, #4
 800482a:	6713      	str	r3, [r2, #112]	@ 0x70
 800482c:	e01c      	b.n	8004868 <HAL_RCC_OscConfig+0x5e0>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	2b05      	cmp	r3, #5
 8004834:	d10c      	bne.n	8004850 <HAL_RCC_OscConfig+0x5c8>
 8004836:	4b6f      	ldr	r3, [pc, #444]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800483a:	4a6e      	ldr	r2, [pc, #440]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800483c:	f043 0304 	orr.w	r3, r3, #4
 8004840:	6713      	str	r3, [r2, #112]	@ 0x70
 8004842:	4b6c      	ldr	r3, [pc, #432]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004846:	4a6b      	ldr	r2, [pc, #428]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004848:	f043 0301 	orr.w	r3, r3, #1
 800484c:	6713      	str	r3, [r2, #112]	@ 0x70
 800484e:	e00b      	b.n	8004868 <HAL_RCC_OscConfig+0x5e0>
 8004850:	4b68      	ldr	r3, [pc, #416]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004854:	4a67      	ldr	r2, [pc, #412]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004856:	f023 0301 	bic.w	r3, r3, #1
 800485a:	6713      	str	r3, [r2, #112]	@ 0x70
 800485c:	4b65      	ldr	r3, [pc, #404]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800485e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004860:	4a64      	ldr	r2, [pc, #400]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004862:	f023 0304 	bic.w	r3, r3, #4
 8004866:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d015      	beq.n	800489c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004870:	f7fd fdf0 	bl	8002454 <HAL_GetTick>
 8004874:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004876:	e00a      	b.n	800488e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004878:	f7fd fdec 	bl	8002454 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004886:	4293      	cmp	r3, r2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e14e      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800488e:	4b59      	ldr	r3, [pc, #356]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b00      	cmp	r3, #0
 8004898:	d0ee      	beq.n	8004878 <HAL_RCC_OscConfig+0x5f0>
 800489a:	e014      	b.n	80048c6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800489c:	f7fd fdda 	bl	8002454 <HAL_GetTick>
 80048a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048a2:	e00a      	b.n	80048ba <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048a4:	f7fd fdd6 	bl	8002454 <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e138      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048ba:	4b4e      	ldr	r3, [pc, #312]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80048bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1ee      	bne.n	80048a4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 812d 	beq.w	8004b2a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80048d0:	4b48      	ldr	r3, [pc, #288]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048d8:	2b18      	cmp	r3, #24
 80048da:	f000 80bd 	beq.w	8004a58 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	f040 809e 	bne.w	8004a24 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048e8:	4b42      	ldr	r3, [pc, #264]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a41      	ldr	r2, [pc, #260]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80048ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048f4:	f7fd fdae 	bl	8002454 <HAL_GetTick>
 80048f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048fa:	e008      	b.n	800490e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048fc:	f7fd fdaa 	bl	8002454 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d901      	bls.n	800490e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e10e      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800490e:	4b39      	ldr	r3, [pc, #228]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1f0      	bne.n	80048fc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800491a:	4b36      	ldr	r3, [pc, #216]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800491c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800491e:	4b37      	ldr	r3, [pc, #220]	@ (80049fc <HAL_RCC_OscConfig+0x774>)
 8004920:	4013      	ands	r3, r2
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800492a:	0112      	lsls	r2, r2, #4
 800492c:	430a      	orrs	r2, r1
 800492e:	4931      	ldr	r1, [pc, #196]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004930:	4313      	orrs	r3, r2
 8004932:	628b      	str	r3, [r1, #40]	@ 0x28
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004938:	3b01      	subs	r3, #1
 800493a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004942:	3b01      	subs	r3, #1
 8004944:	025b      	lsls	r3, r3, #9
 8004946:	b29b      	uxth	r3, r3
 8004948:	431a      	orrs	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494e:	3b01      	subs	r3, #1
 8004950:	041b      	lsls	r3, r3, #16
 8004952:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495c:	3b01      	subs	r3, #1
 800495e:	061b      	lsls	r3, r3, #24
 8004960:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004964:	4923      	ldr	r1, [pc, #140]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004966:	4313      	orrs	r3, r2
 8004968:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800496a:	4b22      	ldr	r3, [pc, #136]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800496c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496e:	4a21      	ldr	r2, [pc, #132]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004970:	f023 0301 	bic.w	r3, r3, #1
 8004974:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004976:	4b1f      	ldr	r3, [pc, #124]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004978:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800497a:	4b21      	ldr	r3, [pc, #132]	@ (8004a00 <HAL_RCC_OscConfig+0x778>)
 800497c:	4013      	ands	r3, r2
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004982:	00d2      	lsls	r2, r2, #3
 8004984:	491b      	ldr	r1, [pc, #108]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004986:	4313      	orrs	r3, r2
 8004988:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800498a:	4b1a      	ldr	r3, [pc, #104]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800498c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800498e:	f023 020c 	bic.w	r2, r3, #12
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004996:	4917      	ldr	r1, [pc, #92]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 8004998:	4313      	orrs	r3, r2
 800499a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800499c:	4b15      	ldr	r3, [pc, #84]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 800499e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a0:	f023 0202 	bic.w	r2, r3, #2
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a8:	4912      	ldr	r1, [pc, #72]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80049ae:	4b11      	ldr	r3, [pc, #68]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b2:	4a10      	ldr	r2, [pc, #64]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049ba:	4b0e      	ldr	r3, [pc, #56]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049be:	4a0d      	ldr	r2, [pc, #52]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80049c6:	4b0b      	ldr	r3, [pc, #44]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ca:	4a0a      	ldr	r2, [pc, #40]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80049d2:	4b08      	ldr	r3, [pc, #32]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d6:	4a07      	ldr	r2, [pc, #28]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049d8:	f043 0301 	orr.w	r3, r3, #1
 80049dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049de:	4b05      	ldr	r3, [pc, #20]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a04      	ldr	r2, [pc, #16]	@ (80049f4 <HAL_RCC_OscConfig+0x76c>)
 80049e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ea:	f7fd fd33 	bl	8002454 <HAL_GetTick>
 80049ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049f0:	e011      	b.n	8004a16 <HAL_RCC_OscConfig+0x78e>
 80049f2:	bf00      	nop
 80049f4:	58024400 	.word	0x58024400
 80049f8:	58024800 	.word	0x58024800
 80049fc:	fffffc0c 	.word	0xfffffc0c
 8004a00:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a04:	f7fd fd26 	bl	8002454 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e08a      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a16:	4b47      	ldr	r3, [pc, #284]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d0f0      	beq.n	8004a04 <HAL_RCC_OscConfig+0x77c>
 8004a22:	e082      	b.n	8004b2a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a24:	4b43      	ldr	r3, [pc, #268]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a42      	ldr	r2, [pc, #264]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a30:	f7fd fd10 	bl	8002454 <HAL_GetTick>
 8004a34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a38:	f7fd fd0c 	bl	8002454 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e070      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a4a:	4b3a      	ldr	r3, [pc, #232]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f0      	bne.n	8004a38 <HAL_RCC_OscConfig+0x7b0>
 8004a56:	e068      	b.n	8004b2a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004a58:	4b36      	ldr	r3, [pc, #216]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a5c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004a5e:	4b35      	ldr	r3, [pc, #212]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a62:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d031      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	f003 0203 	and.w	r2, r3, #3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d12a      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	091b      	lsrs	r3, r3, #4
 8004a7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d122      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a94:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d11a      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	0a5b      	lsrs	r3, r3, #9
 8004a9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aa6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d111      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	0c1b      	lsrs	r3, r3, #16
 8004ab0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d108      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	0e1b      	lsrs	r3, r3, #24
 8004ac2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d001      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e02b      	b.n	8004b2c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004ad4:	4b17      	ldr	r3, [pc, #92]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ad8:	08db      	lsrs	r3, r3, #3
 8004ada:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ade:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d01f      	beq.n	8004b2a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004aea:	4b12      	ldr	r3, [pc, #72]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aee:	4a11      	ldr	r2, [pc, #68]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004af0:	f023 0301 	bic.w	r3, r3, #1
 8004af4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004af6:	f7fd fcad 	bl	8002454 <HAL_GetTick>
 8004afa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004afc:	bf00      	nop
 8004afe:	f7fd fca9 	bl	8002454 <HAL_GetTick>
 8004b02:	4602      	mov	r2, r0
 8004b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d0f9      	beq.n	8004afe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004b0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8004b38 <HAL_RCC_OscConfig+0x8b0>)
 8004b10:	4013      	ands	r3, r2
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004b16:	00d2      	lsls	r2, r2, #3
 8004b18:	4906      	ldr	r1, [pc, #24]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004b1e:	4b05      	ldr	r3, [pc, #20]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b22:	4a04      	ldr	r2, [pc, #16]	@ (8004b34 <HAL_RCC_OscConfig+0x8ac>)
 8004b24:	f043 0301 	orr.w	r3, r3, #1
 8004b28:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3730      	adds	r7, #48	@ 0x30
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	58024400 	.word	0x58024400
 8004b38:	ffff0007 	.word	0xffff0007

08004b3c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b086      	sub	sp, #24
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d101      	bne.n	8004b50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e19c      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b50:	4b8a      	ldr	r3, [pc, #552]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 030f 	and.w	r3, r3, #15
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d910      	bls.n	8004b80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b5e:	4b87      	ldr	r3, [pc, #540]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f023 020f 	bic.w	r2, r3, #15
 8004b66:	4985      	ldr	r1, [pc, #532]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b6e:	4b83      	ldr	r3, [pc, #524]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 030f 	and.w	r3, r3, #15
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d001      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e184      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0304 	and.w	r3, r3, #4
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d010      	beq.n	8004bae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	691a      	ldr	r2, [r3, #16]
 8004b90:	4b7b      	ldr	r3, [pc, #492]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d908      	bls.n	8004bae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b9c:	4b78      	ldr	r3, [pc, #480]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	4975      	ldr	r1, [pc, #468]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0308 	and.w	r3, r3, #8
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d010      	beq.n	8004bdc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	695a      	ldr	r2, [r3, #20]
 8004bbe:	4b70      	ldr	r3, [pc, #448]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d908      	bls.n	8004bdc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004bca:	4b6d      	ldr	r3, [pc, #436]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	496a      	ldr	r1, [pc, #424]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0310 	and.w	r3, r3, #16
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d010      	beq.n	8004c0a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	699a      	ldr	r2, [r3, #24]
 8004bec:	4b64      	ldr	r3, [pc, #400]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bee:	69db      	ldr	r3, [r3, #28]
 8004bf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d908      	bls.n	8004c0a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bf8:	4b61      	ldr	r3, [pc, #388]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004bfa:	69db      	ldr	r3, [r3, #28]
 8004bfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	495e      	ldr	r1, [pc, #376]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d010      	beq.n	8004c38 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69da      	ldr	r2, [r3, #28]
 8004c1a:	4b59      	ldr	r3, [pc, #356]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d908      	bls.n	8004c38 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c26:	4b56      	ldr	r3, [pc, #344]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	4953      	ldr	r1, [pc, #332]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c34:	4313      	orrs	r3, r2
 8004c36:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d010      	beq.n	8004c66 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	68da      	ldr	r2, [r3, #12]
 8004c48:	4b4d      	ldr	r3, [pc, #308]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	f003 030f 	and.w	r3, r3, #15
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d908      	bls.n	8004c66 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c54:	4b4a      	ldr	r3, [pc, #296]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	f023 020f 	bic.w	r2, r3, #15
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	4947      	ldr	r1, [pc, #284]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d055      	beq.n	8004d1e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004c72:	4b43      	ldr	r3, [pc, #268]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	4940      	ldr	r1, [pc, #256]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d107      	bne.n	8004c9c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c8c:	4b3c      	ldr	r3, [pc, #240]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d121      	bne.n	8004cdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0f6      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	2b03      	cmp	r3, #3
 8004ca2:	d107      	bne.n	8004cb4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ca4:	4b36      	ldr	r3, [pc, #216]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d115      	bne.n	8004cdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e0ea      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d107      	bne.n	8004ccc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004cbc:	4b30      	ldr	r3, [pc, #192]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d109      	bne.n	8004cdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0de      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ccc:	4b2c      	ldr	r3, [pc, #176]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0304 	and.w	r3, r3, #4
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d101      	bne.n	8004cdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e0d6      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cdc:	4b28      	ldr	r3, [pc, #160]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	f023 0207 	bic.w	r2, r3, #7
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	4925      	ldr	r1, [pc, #148]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cee:	f7fd fbb1 	bl	8002454 <HAL_GetTick>
 8004cf2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cf4:	e00a      	b.n	8004d0c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cf6:	f7fd fbad 	bl	8002454 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d901      	bls.n	8004d0c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e0be      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	00db      	lsls	r3, r3, #3
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d1eb      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0302 	and.w	r3, r3, #2
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d010      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68da      	ldr	r2, [r3, #12]
 8004d2e:	4b14      	ldr	r3, [pc, #80]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	f003 030f 	and.w	r3, r3, #15
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d208      	bcs.n	8004d4c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d3a:	4b11      	ldr	r3, [pc, #68]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	f023 020f 	bic.w	r2, r3, #15
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	490e      	ldr	r1, [pc, #56]	@ (8004d80 <HAL_RCC_ClockConfig+0x244>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 030f 	and.w	r3, r3, #15
 8004d54:	683a      	ldr	r2, [r7, #0]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d214      	bcs.n	8004d84 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d5a:	4b08      	ldr	r3, [pc, #32]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f023 020f 	bic.w	r2, r3, #15
 8004d62:	4906      	ldr	r1, [pc, #24]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d6a:	4b04      	ldr	r3, [pc, #16]	@ (8004d7c <HAL_RCC_ClockConfig+0x240>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 030f 	and.w	r3, r3, #15
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d005      	beq.n	8004d84 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e086      	b.n	8004e8a <HAL_RCC_ClockConfig+0x34e>
 8004d7c:	52002000 	.word	0x52002000
 8004d80:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0304 	and.w	r3, r3, #4
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d010      	beq.n	8004db2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	691a      	ldr	r2, [r3, #16]
 8004d94:	4b3f      	ldr	r3, [pc, #252]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d208      	bcs.n	8004db2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004da0:	4b3c      	ldr	r3, [pc, #240]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	4939      	ldr	r1, [pc, #228]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0308 	and.w	r3, r3, #8
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d010      	beq.n	8004de0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	695a      	ldr	r2, [r3, #20]
 8004dc2:	4b34      	ldr	r3, [pc, #208]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d208      	bcs.n	8004de0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004dce:	4b31      	ldr	r3, [pc, #196]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	492e      	ldr	r1, [pc, #184]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0310 	and.w	r3, r3, #16
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d010      	beq.n	8004e0e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	699a      	ldr	r2, [r3, #24]
 8004df0:	4b28      	ldr	r3, [pc, #160]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004df2:	69db      	ldr	r3, [r3, #28]
 8004df4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d208      	bcs.n	8004e0e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004dfc:	4b25      	ldr	r3, [pc, #148]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004dfe:	69db      	ldr	r3, [r3, #28]
 8004e00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	4922      	ldr	r1, [pc, #136]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0320 	and.w	r3, r3, #32
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d010      	beq.n	8004e3c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	69da      	ldr	r2, [r3, #28]
 8004e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d208      	bcs.n	8004e3c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	69db      	ldr	r3, [r3, #28]
 8004e36:	4917      	ldr	r1, [pc, #92]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e3c:	f000 f834 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 8004e40:	4602      	mov	r2, r0
 8004e42:	4b14      	ldr	r3, [pc, #80]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	0a1b      	lsrs	r3, r3, #8
 8004e48:	f003 030f 	and.w	r3, r3, #15
 8004e4c:	4912      	ldr	r1, [pc, #72]	@ (8004e98 <HAL_RCC_ClockConfig+0x35c>)
 8004e4e:	5ccb      	ldrb	r3, [r1, r3]
 8004e50:	f003 031f 	and.w	r3, r3, #31
 8004e54:	fa22 f303 	lsr.w	r3, r2, r3
 8004e58:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e94 <HAL_RCC_ClockConfig+0x358>)
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	f003 030f 	and.w	r3, r3, #15
 8004e62:	4a0d      	ldr	r2, [pc, #52]	@ (8004e98 <HAL_RCC_ClockConfig+0x35c>)
 8004e64:	5cd3      	ldrb	r3, [r2, r3]
 8004e66:	f003 031f 	and.w	r3, r3, #31
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e70:	4a0a      	ldr	r2, [pc, #40]	@ (8004e9c <HAL_RCC_ClockConfig+0x360>)
 8004e72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e74:	4a0a      	ldr	r2, [pc, #40]	@ (8004ea0 <HAL_RCC_ClockConfig+0x364>)
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea4 <HAL_RCC_ClockConfig+0x368>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fd fa9e 	bl	80023c0 <HAL_InitTick>
 8004e84:	4603      	mov	r3, r0
 8004e86:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3718      	adds	r7, #24
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	58024400 	.word	0x58024400
 8004e98:	0800c558 	.word	0x0800c558
 8004e9c:	24000004 	.word	0x24000004
 8004ea0:	24000000 	.word	0x24000000
 8004ea4:	24000198 	.word	0x24000198

08004ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b089      	sub	sp, #36	@ 0x24
 8004eac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004eae:	4bb3      	ldr	r3, [pc, #716]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004eb6:	2b18      	cmp	r3, #24
 8004eb8:	f200 8155 	bhi.w	8005166 <HAL_RCC_GetSysClockFreq+0x2be>
 8004ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec2:	bf00      	nop
 8004ec4:	08004f29 	.word	0x08004f29
 8004ec8:	08005167 	.word	0x08005167
 8004ecc:	08005167 	.word	0x08005167
 8004ed0:	08005167 	.word	0x08005167
 8004ed4:	08005167 	.word	0x08005167
 8004ed8:	08005167 	.word	0x08005167
 8004edc:	08005167 	.word	0x08005167
 8004ee0:	08005167 	.word	0x08005167
 8004ee4:	08004f4f 	.word	0x08004f4f
 8004ee8:	08005167 	.word	0x08005167
 8004eec:	08005167 	.word	0x08005167
 8004ef0:	08005167 	.word	0x08005167
 8004ef4:	08005167 	.word	0x08005167
 8004ef8:	08005167 	.word	0x08005167
 8004efc:	08005167 	.word	0x08005167
 8004f00:	08005167 	.word	0x08005167
 8004f04:	08004f55 	.word	0x08004f55
 8004f08:	08005167 	.word	0x08005167
 8004f0c:	08005167 	.word	0x08005167
 8004f10:	08005167 	.word	0x08005167
 8004f14:	08005167 	.word	0x08005167
 8004f18:	08005167 	.word	0x08005167
 8004f1c:	08005167 	.word	0x08005167
 8004f20:	08005167 	.word	0x08005167
 8004f24:	08004f5b 	.word	0x08004f5b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f28:	4b94      	ldr	r3, [pc, #592]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d009      	beq.n	8004f48 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f34:	4b91      	ldr	r3, [pc, #580]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	08db      	lsrs	r3, r3, #3
 8004f3a:	f003 0303 	and.w	r3, r3, #3
 8004f3e:	4a90      	ldr	r2, [pc, #576]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f40:	fa22 f303 	lsr.w	r3, r2, r3
 8004f44:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004f46:	e111      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004f48:	4b8d      	ldr	r3, [pc, #564]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f4a:	61bb      	str	r3, [r7, #24]
      break;
 8004f4c:	e10e      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004f4e:	4b8d      	ldr	r3, [pc, #564]	@ (8005184 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f50:	61bb      	str	r3, [r7, #24]
      break;
 8004f52:	e10b      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004f54:	4b8c      	ldr	r3, [pc, #560]	@ (8005188 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004f56:	61bb      	str	r3, [r7, #24]
      break;
 8004f58:	e108      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f5a:	4b88      	ldr	r3, [pc, #544]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5e:	f003 0303 	and.w	r3, r3, #3
 8004f62:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004f64:	4b85      	ldr	r3, [pc, #532]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f68:	091b      	lsrs	r3, r3, #4
 8004f6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f6e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004f70:	4b82      	ldr	r3, [pc, #520]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004f7a:	4b80      	ldr	r3, [pc, #512]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f7e:	08db      	lsrs	r3, r3, #3
 8004f80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	fb02 f303 	mul.w	r3, r2, r3
 8004f8a:	ee07 3a90 	vmov	s15, r3
 8004f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f92:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 80e1 	beq.w	8005160 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	f000 8083 	beq.w	80050ac <HAL_RCC_GetSysClockFreq+0x204>
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	f200 80a1 	bhi.w	80050f0 <HAL_RCC_GetSysClockFreq+0x248>
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d003      	beq.n	8004fbc <HAL_RCC_GetSysClockFreq+0x114>
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d056      	beq.n	8005068 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004fba:	e099      	b.n	80050f0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fbc:	4b6f      	ldr	r3, [pc, #444]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0320 	and.w	r3, r3, #32
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d02d      	beq.n	8005024 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fc8:	4b6c      	ldr	r3, [pc, #432]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	08db      	lsrs	r3, r3, #3
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	4a6b      	ldr	r2, [pc, #428]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	ee07 3a90 	vmov	s15, r3
 8004fe0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	ee07 3a90 	vmov	s15, r3
 8004fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ff2:	4b62      	ldr	r3, [pc, #392]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ffa:	ee07 3a90 	vmov	s15, r3
 8004ffe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005002:	ed97 6a02 	vldr	s12, [r7, #8]
 8005006:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 800500a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800500e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005012:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005016:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800501a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800501e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005022:	e087      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	ee07 3a90 	vmov	s15, r3
 800502a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800502e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005190 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005036:	4b51      	ldr	r3, [pc, #324]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800503e:	ee07 3a90 	vmov	s15, r3
 8005042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005046:	ed97 6a02 	vldr	s12, [r7, #8]
 800504a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 800504e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005056:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800505a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800505e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005062:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005066:	e065      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	ee07 3a90 	vmov	s15, r3
 800506e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005072:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005194 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800507a:	4b40      	ldr	r3, [pc, #256]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005082:	ee07 3a90 	vmov	s15, r3
 8005086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800508a:	ed97 6a02 	vldr	s12, [r7, #8]
 800508e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800509a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800509e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050aa:	e043      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	ee07 3a90 	vmov	s15, r3
 80050b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050b6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005198 <HAL_RCC_GetSysClockFreq+0x2f0>
 80050ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050be:	4b2f      	ldr	r3, [pc, #188]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050c6:	ee07 3a90 	vmov	s15, r3
 80050ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80050d2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 80050d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050ee:	e021      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	ee07 3a90 	vmov	s15, r3
 80050f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050fa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005194 <HAL_RCC_GetSysClockFreq+0x2ec>
 80050fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005102:	4b1e      	ldr	r3, [pc, #120]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800510a:	ee07 3a90 	vmov	s15, r3
 800510e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005112:	ed97 6a02 	vldr	s12, [r7, #8]
 8005116:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2e4>
 800511a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800511e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005122:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800512a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800512e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005132:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005134:	4b11      	ldr	r3, [pc, #68]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005138:	0a5b      	lsrs	r3, r3, #9
 800513a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800513e:	3301      	adds	r3, #1
 8005140:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	ee07 3a90 	vmov	s15, r3
 8005148:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800514c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005150:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005154:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005158:	ee17 3a90 	vmov	r3, s15
 800515c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800515e:	e005      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005160:	2300      	movs	r3, #0
 8005162:	61bb      	str	r3, [r7, #24]
      break;
 8005164:	e002      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005166:	4b07      	ldr	r3, [pc, #28]	@ (8005184 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005168:	61bb      	str	r3, [r7, #24]
      break;
 800516a:	bf00      	nop
  }

  return sysclockfreq;
 800516c:	69bb      	ldr	r3, [r7, #24]
}
 800516e:	4618      	mov	r0, r3
 8005170:	3724      	adds	r7, #36	@ 0x24
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	58024400 	.word	0x58024400
 8005180:	03d09000 	.word	0x03d09000
 8005184:	003d0900 	.word	0x003d0900
 8005188:	007a1200 	.word	0x007a1200
 800518c:	46000000 	.word	0x46000000
 8005190:	4c742400 	.word	0x4c742400
 8005194:	4a742400 	.word	0x4a742400
 8005198:	4af42400 	.word	0x4af42400

0800519c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80051a2:	f7ff fe81 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 80051a6:	4602      	mov	r2, r0
 80051a8:	4b10      	ldr	r3, [pc, #64]	@ (80051ec <HAL_RCC_GetHCLKFreq+0x50>)
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	0a1b      	lsrs	r3, r3, #8
 80051ae:	f003 030f 	and.w	r3, r3, #15
 80051b2:	490f      	ldr	r1, [pc, #60]	@ (80051f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80051b4:	5ccb      	ldrb	r3, [r1, r3]
 80051b6:	f003 031f 	and.w	r3, r3, #31
 80051ba:	fa22 f303 	lsr.w	r3, r2, r3
 80051be:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80051c0:	4b0a      	ldr	r3, [pc, #40]	@ (80051ec <HAL_RCC_GetHCLKFreq+0x50>)
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	f003 030f 	and.w	r3, r3, #15
 80051c8:	4a09      	ldr	r2, [pc, #36]	@ (80051f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80051ca:	5cd3      	ldrb	r3, [r2, r3]
 80051cc:	f003 031f 	and.w	r3, r3, #31
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	fa22 f303 	lsr.w	r3, r2, r3
 80051d6:	4a07      	ldr	r2, [pc, #28]	@ (80051f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80051d8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80051da:	4a07      	ldr	r2, [pc, #28]	@ (80051f8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80051e0:	4b04      	ldr	r3, [pc, #16]	@ (80051f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80051e2:	681b      	ldr	r3, [r3, #0]
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	58024400 	.word	0x58024400
 80051f0:	0800c558 	.word	0x0800c558
 80051f4:	24000004 	.word	0x24000004
 80051f8:	24000000 	.word	0x24000000

080051fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005200:	f7ff ffcc 	bl	800519c <HAL_RCC_GetHCLKFreq>
 8005204:	4602      	mov	r2, r0
 8005206:	4b06      	ldr	r3, [pc, #24]	@ (8005220 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	091b      	lsrs	r3, r3, #4
 800520c:	f003 0307 	and.w	r3, r3, #7
 8005210:	4904      	ldr	r1, [pc, #16]	@ (8005224 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005212:	5ccb      	ldrb	r3, [r1, r3]
 8005214:	f003 031f 	and.w	r3, r3, #31
 8005218:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800521c:	4618      	mov	r0, r3
 800521e:	bd80      	pop	{r7, pc}
 8005220:	58024400 	.word	0x58024400
 8005224:	0800c558 	.word	0x0800c558

08005228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800522c:	f7ff ffb6 	bl	800519c <HAL_RCC_GetHCLKFreq>
 8005230:	4602      	mov	r2, r0
 8005232:	4b06      	ldr	r3, [pc, #24]	@ (800524c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005234:	69db      	ldr	r3, [r3, #28]
 8005236:	0a1b      	lsrs	r3, r3, #8
 8005238:	f003 0307 	and.w	r3, r3, #7
 800523c:	4904      	ldr	r1, [pc, #16]	@ (8005250 <HAL_RCC_GetPCLK2Freq+0x28>)
 800523e:	5ccb      	ldrb	r3, [r1, r3]
 8005240:	f003 031f 	and.w	r3, r3, #31
 8005244:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005248:	4618      	mov	r0, r3
 800524a:	bd80      	pop	{r7, pc}
 800524c:	58024400 	.word	0x58024400
 8005250:	0800c558 	.word	0x0800c558

08005254 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005254:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005258:	b0ca      	sub	sp, #296	@ 0x128
 800525a:	af00      	add	r7, sp, #0
 800525c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005260:	2300      	movs	r3, #0
 8005262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005266:	2300      	movs	r3, #0
 8005268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800526c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005274:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005278:	2500      	movs	r5, #0
 800527a:	ea54 0305 	orrs.w	r3, r4, r5
 800527e:	d049      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005284:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005286:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800528a:	d02f      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x98>
 800528c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005290:	d828      	bhi.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005292:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005296:	d01a      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005298:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800529c:	d822      	bhi.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80052a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052a6:	d007      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80052a8:	e01c      	b.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052aa:	4bb8      	ldr	r3, [pc, #736]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ae:	4ab7      	ldr	r2, [pc, #732]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052b6:	e01a      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80052b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052bc:	3308      	adds	r3, #8
 80052be:	2102      	movs	r1, #2
 80052c0:	4618      	mov	r0, r3
 80052c2:	f001 fc8f 	bl	8006be4 <RCCEx_PLL2_Config>
 80052c6:	4603      	mov	r3, r0
 80052c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052cc:	e00f      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d2:	3328      	adds	r3, #40	@ 0x28
 80052d4:	2102      	movs	r1, #2
 80052d6:	4618      	mov	r0, r3
 80052d8:	f001 fd36 	bl	8006d48 <RCCEx_PLL3_Config>
 80052dc:	4603      	mov	r3, r0
 80052de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052e2:	e004      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052ea:	e000      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80052ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10a      	bne.n	800530c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80052f6:	4ba5      	ldr	r3, [pc, #660]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052fa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005302:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005304:	4aa1      	ldr	r2, [pc, #644]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005306:	430b      	orrs	r3, r1
 8005308:	6513      	str	r3, [r2, #80]	@ 0x50
 800530a:	e003      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800530c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005310:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005320:	f04f 0900 	mov.w	r9, #0
 8005324:	ea58 0309 	orrs.w	r3, r8, r9
 8005328:	d047      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800532a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005330:	2b04      	cmp	r3, #4
 8005332:	d82a      	bhi.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005334:	a201      	add	r2, pc, #4	@ (adr r2, 800533c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800533a:	bf00      	nop
 800533c:	08005351 	.word	0x08005351
 8005340:	0800535f 	.word	0x0800535f
 8005344:	08005375 	.word	0x08005375
 8005348:	08005393 	.word	0x08005393
 800534c:	08005393 	.word	0x08005393
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005350:	4b8e      	ldr	r3, [pc, #568]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005354:	4a8d      	ldr	r2, [pc, #564]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800535a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800535c:	e01a      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800535e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005362:	3308      	adds	r3, #8
 8005364:	2100      	movs	r1, #0
 8005366:	4618      	mov	r0, r3
 8005368:	f001 fc3c 	bl	8006be4 <RCCEx_PLL2_Config>
 800536c:	4603      	mov	r3, r0
 800536e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005372:	e00f      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005378:	3328      	adds	r3, #40	@ 0x28
 800537a:	2100      	movs	r1, #0
 800537c:	4618      	mov	r0, r3
 800537e:	f001 fce3 	bl	8006d48 <RCCEx_PLL3_Config>
 8005382:	4603      	mov	r3, r0
 8005384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005388:	e004      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005390:	e000      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005392:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10a      	bne.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800539c:	4b7b      	ldr	r3, [pc, #492]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800539e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053a0:	f023 0107 	bic.w	r1, r3, #7
 80053a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053aa:	4a78      	ldr	r2, [pc, #480]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053ac:	430b      	orrs	r3, r1
 80053ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80053b0:	e003      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80053ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80053c6:	f04f 0b00 	mov.w	fp, #0
 80053ca:	ea5a 030b 	orrs.w	r3, sl, fp
 80053ce:	d04c      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80053d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053da:	d030      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80053dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053e0:	d829      	bhi.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80053e4:	d02d      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80053e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80053e8:	d825      	bhi.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053ea:	2b80      	cmp	r3, #128	@ 0x80
 80053ec:	d018      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80053ee:	2b80      	cmp	r3, #128	@ 0x80
 80053f0:	d821      	bhi.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d002      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80053f6:	2b40      	cmp	r3, #64	@ 0x40
 80053f8:	d007      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80053fa:	e01c      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053fc:	4b63      	ldr	r3, [pc, #396]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005400:	4a62      	ldr	r2, [pc, #392]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005402:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005406:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005408:	e01c      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800540a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540e:	3308      	adds	r3, #8
 8005410:	2100      	movs	r1, #0
 8005412:	4618      	mov	r0, r3
 8005414:	f001 fbe6 	bl	8006be4 <RCCEx_PLL2_Config>
 8005418:	4603      	mov	r3, r0
 800541a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800541e:	e011      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005424:	3328      	adds	r3, #40	@ 0x28
 8005426:	2100      	movs	r1, #0
 8005428:	4618      	mov	r0, r3
 800542a:	f001 fc8d 	bl	8006d48 <RCCEx_PLL3_Config>
 800542e:	4603      	mov	r3, r0
 8005430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005434:	e006      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800543c:	e002      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800543e:	bf00      	nop
 8005440:	e000      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005442:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005448:	2b00      	cmp	r3, #0
 800544a:	d10a      	bne.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800544c:	4b4f      	ldr	r3, [pc, #316]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800544e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005450:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800545a:	4a4c      	ldr	r2, [pc, #304]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800545c:	430b      	orrs	r3, r1
 800545e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005460:	e003      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005462:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005466:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800546a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800546e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005472:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005476:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800547a:	2300      	movs	r3, #0
 800547c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005480:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005484:	460b      	mov	r3, r1
 8005486:	4313      	orrs	r3, r2
 8005488:	d053      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800548a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005492:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005496:	d035      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005498:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800549c:	d82e      	bhi.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800549e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80054a2:	d031      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80054a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80054a8:	d828      	bhi.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80054aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054ae:	d01a      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80054b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054b4:	d822      	bhi.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80054ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054be:	d007      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80054c0:	e01c      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054c2:	4b32      	ldr	r3, [pc, #200]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80054c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c6:	4a31      	ldr	r2, [pc, #196]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80054c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054ce:	e01c      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d4:	3308      	adds	r3, #8
 80054d6:	2100      	movs	r1, #0
 80054d8:	4618      	mov	r0, r3
 80054da:	f001 fb83 	bl	8006be4 <RCCEx_PLL2_Config>
 80054de:	4603      	mov	r3, r0
 80054e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80054e4:	e011      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ea:	3328      	adds	r3, #40	@ 0x28
 80054ec:	2100      	movs	r1, #0
 80054ee:	4618      	mov	r0, r3
 80054f0:	f001 fc2a 	bl	8006d48 <RCCEx_PLL3_Config>
 80054f4:	4603      	mov	r3, r0
 80054f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054fa:	e006      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005502:	e002      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005504:	bf00      	nop
 8005506:	e000      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800550a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10b      	bne.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005512:	4b1e      	ldr	r3, [pc, #120]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005516:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800551a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005522:	4a1a      	ldr	r2, [pc, #104]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005524:	430b      	orrs	r3, r1
 8005526:	6593      	str	r3, [r2, #88]	@ 0x58
 8005528:	e003      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800552a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800553e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005542:	2300      	movs	r3, #0
 8005544:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005548:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800554c:	460b      	mov	r3, r1
 800554e:	4313      	orrs	r3, r2
 8005550:	d056      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005556:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800555a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800555e:	d038      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005560:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005564:	d831      	bhi.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005566:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800556a:	d034      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800556c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005570:	d82b      	bhi.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005572:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005576:	d01d      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005578:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800557c:	d825      	bhi.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800557e:	2b00      	cmp	r3, #0
 8005580:	d006      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005582:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005586:	d00a      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005588:	e01f      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800558a:	bf00      	nop
 800558c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005590:	4ba2      	ldr	r3, [pc, #648]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005594:	4aa1      	ldr	r2, [pc, #644]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005596:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800559a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800559c:	e01c      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800559e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a2:	3308      	adds	r3, #8
 80055a4:	2100      	movs	r1, #0
 80055a6:	4618      	mov	r0, r3
 80055a8:	f001 fb1c 	bl	8006be4 <RCCEx_PLL2_Config>
 80055ac:	4603      	mov	r3, r0
 80055ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80055b2:	e011      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80055b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b8:	3328      	adds	r3, #40	@ 0x28
 80055ba:	2100      	movs	r1, #0
 80055bc:	4618      	mov	r0, r3
 80055be:	f001 fbc3 	bl	8006d48 <RCCEx_PLL3_Config>
 80055c2:	4603      	mov	r3, r0
 80055c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80055c8:	e006      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055d0:	e002      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80055d2:	bf00      	nop
 80055d4:	e000      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80055d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10b      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80055e0:	4b8e      	ldr	r3, [pc, #568]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80055e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80055f0:	4a8a      	ldr	r2, [pc, #552]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055f2:	430b      	orrs	r3, r1
 80055f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80055f6:	e003      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005608:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800560c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005610:	2300      	movs	r3, #0
 8005612:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005616:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800561a:	460b      	mov	r3, r1
 800561c:	4313      	orrs	r3, r2
 800561e:	d03a      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005626:	2b30      	cmp	r3, #48	@ 0x30
 8005628:	d01f      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800562a:	2b30      	cmp	r3, #48	@ 0x30
 800562c:	d819      	bhi.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800562e:	2b20      	cmp	r3, #32
 8005630:	d00c      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005632:	2b20      	cmp	r3, #32
 8005634:	d815      	bhi.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005636:	2b00      	cmp	r3, #0
 8005638:	d019      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800563a:	2b10      	cmp	r3, #16
 800563c:	d111      	bne.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800563e:	4b77      	ldr	r3, [pc, #476]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005642:	4a76      	ldr	r2, [pc, #472]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005648:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800564a:	e011      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800564c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005650:	3308      	adds	r3, #8
 8005652:	2102      	movs	r1, #2
 8005654:	4618      	mov	r0, r3
 8005656:	f001 fac5 	bl	8006be4 <RCCEx_PLL2_Config>
 800565a:	4603      	mov	r3, r0
 800565c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005660:	e006      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005668:	e002      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800566a:	bf00      	nop
 800566c:	e000      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800566e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005670:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005674:	2b00      	cmp	r3, #0
 8005676:	d10a      	bne.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005678:	4b68      	ldr	r3, [pc, #416]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800567a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800567c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005686:	4a65      	ldr	r2, [pc, #404]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005688:	430b      	orrs	r3, r1
 800568a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800568c:	e003      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800568e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005692:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800569a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80056a2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80056a6:	2300      	movs	r3, #0
 80056a8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80056ac:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80056b0:	460b      	mov	r3, r1
 80056b2:	4313      	orrs	r3, r2
 80056b4:	d051      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80056b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056c0:	d035      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80056c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056c6:	d82e      	bhi.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056cc:	d031      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80056ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056d2:	d828      	bhi.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056d8:	d01a      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80056da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056de:	d822      	bhi.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>
 80056e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056e8:	d007      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80056ea:	e01c      	b.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056ec:	4b4b      	ldr	r3, [pc, #300]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056f0:	4a4a      	ldr	r2, [pc, #296]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80056f8:	e01c      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056fe:	3308      	adds	r3, #8
 8005700:	2100      	movs	r1, #0
 8005702:	4618      	mov	r0, r3
 8005704:	f001 fa6e 	bl	8006be4 <RCCEx_PLL2_Config>
 8005708:	4603      	mov	r3, r0
 800570a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800570e:	e011      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005714:	3328      	adds	r3, #40	@ 0x28
 8005716:	2100      	movs	r1, #0
 8005718:	4618      	mov	r0, r3
 800571a:	f001 fb15 	bl	8006d48 <RCCEx_PLL3_Config>
 800571e:	4603      	mov	r3, r0
 8005720:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005724:	e006      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800572c:	e002      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800572e:	bf00      	nop
 8005730:	e000      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005732:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10a      	bne.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800573c:	4b37      	ldr	r3, [pc, #220]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800573e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005740:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800574a:	4a34      	ldr	r2, [pc, #208]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800574c:	430b      	orrs	r3, r1
 800574e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005750:	e003      	b.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005752:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005756:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800575a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005762:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005766:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800576a:	2300      	movs	r3, #0
 800576c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005770:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005774:	460b      	mov	r3, r1
 8005776:	4313      	orrs	r3, r2
 8005778:	d056      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800577a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800577e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005780:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005784:	d033      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005786:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800578a:	d82c      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800578c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005790:	d02f      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005792:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005796:	d826      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005798:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800579c:	d02b      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800579e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80057a2:	d820      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80057a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057a8:	d012      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80057aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057ae:	d81a      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d022      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80057b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057b8:	d115      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057be:	3308      	adds	r3, #8
 80057c0:	2101      	movs	r1, #1
 80057c2:	4618      	mov	r0, r3
 80057c4:	f001 fa0e 	bl	8006be4 <RCCEx_PLL2_Config>
 80057c8:	4603      	mov	r3, r0
 80057ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80057ce:	e015      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d4:	3328      	adds	r3, #40	@ 0x28
 80057d6:	2101      	movs	r1, #1
 80057d8:	4618      	mov	r0, r3
 80057da:	f001 fab5 	bl	8006d48 <RCCEx_PLL3_Config>
 80057de:	4603      	mov	r3, r0
 80057e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80057e4:	e00a      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057ec:	e006      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057ee:	bf00      	nop
 80057f0:	e004      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057f2:	bf00      	nop
 80057f4:	e002      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057f6:	bf00      	nop
 80057f8:	e000      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10d      	bne.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005804:	4b05      	ldr	r3, [pc, #20]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005806:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005808:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800580c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005810:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005812:	4a02      	ldr	r2, [pc, #8]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005814:	430b      	orrs	r3, r1
 8005816:	6513      	str	r3, [r2, #80]	@ 0x50
 8005818:	e006      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800581a:	bf00      	nop
 800581c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005820:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005824:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800582c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005830:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005834:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005838:	2300      	movs	r3, #0
 800583a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800583e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005842:	460b      	mov	r3, r1
 8005844:	4313      	orrs	r3, r2
 8005846:	d055      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800584c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005850:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005854:	d033      	beq.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005856:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800585a:	d82c      	bhi.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800585c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005860:	d02f      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005862:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005866:	d826      	bhi.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005868:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800586c:	d02b      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800586e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005872:	d820      	bhi.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005878:	d012      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800587a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800587e:	d81a      	bhi.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005880:	2b00      	cmp	r3, #0
 8005882:	d022      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005884:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005888:	d115      	bne.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800588a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588e:	3308      	adds	r3, #8
 8005890:	2101      	movs	r1, #1
 8005892:	4618      	mov	r0, r3
 8005894:	f001 f9a6 	bl	8006be4 <RCCEx_PLL2_Config>
 8005898:	4603      	mov	r3, r0
 800589a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800589e:	e015      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a4:	3328      	adds	r3, #40	@ 0x28
 80058a6:	2101      	movs	r1, #1
 80058a8:	4618      	mov	r0, r3
 80058aa:	f001 fa4d 	bl	8006d48 <RCCEx_PLL3_Config>
 80058ae:	4603      	mov	r3, r0
 80058b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80058b4:	e00a      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058bc:	e006      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058be:	bf00      	nop
 80058c0:	e004      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058c2:	bf00      	nop
 80058c4:	e002      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058c6:	bf00      	nop
 80058c8:	e000      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10b      	bne.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80058d4:	4ba3      	ldr	r3, [pc, #652]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058d8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80058dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80058e4:	4a9f      	ldr	r2, [pc, #636]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058e6:	430b      	orrs	r3, r1
 80058e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80058ea:	e003      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80058f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058fc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005900:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005904:	2300      	movs	r3, #0
 8005906:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800590a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800590e:	460b      	mov	r3, r1
 8005910:	4313      	orrs	r3, r2
 8005912:	d037      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800591a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800591e:	d00e      	beq.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005920:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005924:	d816      	bhi.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005926:	2b00      	cmp	r3, #0
 8005928:	d018      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800592a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800592e:	d111      	bne.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005930:	4b8c      	ldr	r3, [pc, #560]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005934:	4a8b      	ldr	r2, [pc, #556]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800593a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800593c:	e00f      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800593e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005942:	3308      	adds	r3, #8
 8005944:	2101      	movs	r1, #1
 8005946:	4618      	mov	r0, r3
 8005948:	f001 f94c 	bl	8006be4 <RCCEx_PLL2_Config>
 800594c:	4603      	mov	r3, r0
 800594e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005952:	e004      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800595a:	e000      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800595c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800595e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10a      	bne.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005966:	4b7f      	ldr	r3, [pc, #508]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800596a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800596e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005974:	4a7b      	ldr	r2, [pc, #492]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005976:	430b      	orrs	r3, r1
 8005978:	6513      	str	r3, [r2, #80]	@ 0x50
 800597a:	e003      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800597c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005980:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005990:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005994:	2300      	movs	r3, #0
 8005996:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800599a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800599e:	460b      	mov	r3, r1
 80059a0:	4313      	orrs	r3, r2
 80059a2:	d039      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80059a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059aa:	2b03      	cmp	r3, #3
 80059ac:	d81c      	bhi.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80059ae:	a201      	add	r2, pc, #4	@ (adr r2, 80059b4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80059b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b4:	080059f1 	.word	0x080059f1
 80059b8:	080059c5 	.word	0x080059c5
 80059bc:	080059d3 	.word	0x080059d3
 80059c0:	080059f1 	.word	0x080059f1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059c4:	4b67      	ldr	r3, [pc, #412]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c8:	4a66      	ldr	r2, [pc, #408]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80059d0:	e00f      	b.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80059d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d6:	3308      	adds	r3, #8
 80059d8:	2102      	movs	r1, #2
 80059da:	4618      	mov	r0, r3
 80059dc:	f001 f902 	bl	8006be4 <RCCEx_PLL2_Config>
 80059e0:	4603      	mov	r3, r0
 80059e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80059e6:	e004      	b.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059ee:	e000      	b.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80059f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d10a      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80059fa:	4b5a      	ldr	r3, [pc, #360]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059fe:	f023 0103 	bic.w	r1, r3, #3
 8005a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a08:	4a56      	ldr	r2, [pc, #344]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a0a:	430b      	orrs	r3, r1
 8005a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a0e:	e003      	b.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a20:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005a24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a28:	2300      	movs	r3, #0
 8005a2a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a2e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005a32:	460b      	mov	r3, r1
 8005a34:	4313      	orrs	r3, r2
 8005a36:	f000 809f 	beq.w	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a3a:	4b4b      	ldr	r3, [pc, #300]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a4a      	ldr	r2, [pc, #296]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a44:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a46:	f7fc fd05 	bl	8002454 <HAL_GetTick>
 8005a4a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a4e:	e00b      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a50:	f7fc fd00 	bl	8002454 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	2b64      	cmp	r3, #100	@ 0x64
 8005a5e:	d903      	bls.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a66:	e005      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a68:	4b3f      	ldr	r3, [pc, #252]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d0ed      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d179      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005a7c:	4b39      	ldr	r3, [pc, #228]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a7e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a88:	4053      	eors	r3, r2
 8005a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d015      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a92:	4b34      	ldr	r3, [pc, #208]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a9a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a9e:	4b31      	ldr	r3, [pc, #196]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa2:	4a30      	ldr	r2, [pc, #192]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005aa8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005aaa:	4b2e      	ldr	r3, [pc, #184]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aae:	4a2d      	ldr	r2, [pc, #180]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ab0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ab4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005ab6:	4a2b      	ldr	r2, [pc, #172]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ab8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005abc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005ac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aca:	d118      	bne.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005acc:	f7fc fcc2 	bl	8002454 <HAL_GetTick>
 8005ad0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ad4:	e00d      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad6:	f7fc fcbd 	bl	8002454 <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005ae0:	1ad2      	subs	r2, r2, r3
 8005ae2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d903      	bls.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005af0:	e005      	b.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005af2:	4b1c      	ldr	r3, [pc, #112]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d0eb      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005afe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d129      	bne.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b16:	d10e      	bne.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005b18:	4b12      	ldr	r3, [pc, #72]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b24:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b28:	091a      	lsrs	r2, r3, #4
 8005b2a:	4b10      	ldr	r3, [pc, #64]	@ (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b30:	430b      	orrs	r3, r1
 8005b32:	6113      	str	r3, [r2, #16]
 8005b34:	e005      	b.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005b36:	4b0b      	ldr	r3, [pc, #44]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b3c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005b40:	6113      	str	r3, [r2, #16]
 8005b42:	4b08      	ldr	r3, [pc, #32]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b44:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b52:	4a04      	ldr	r2, [pc, #16]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b54:	430b      	orrs	r3, r1
 8005b56:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b58:	e00e      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005b62:	e009      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005b64:	58024400 	.word	0x58024400
 8005b68:	58024800 	.word	0x58024800
 8005b6c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b80:	f002 0301 	and.w	r3, r2, #1
 8005b84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b88:	2300      	movs	r3, #0
 8005b8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b8e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b92:	460b      	mov	r3, r1
 8005b94:	4313      	orrs	r3, r2
 8005b96:	f000 8089 	beq.w	8005cac <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ba0:	2b28      	cmp	r3, #40	@ 0x28
 8005ba2:	d86b      	bhi.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005ba4:	a201      	add	r2, pc, #4	@ (adr r2, 8005bac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005baa:	bf00      	nop
 8005bac:	08005c85 	.word	0x08005c85
 8005bb0:	08005c7d 	.word	0x08005c7d
 8005bb4:	08005c7d 	.word	0x08005c7d
 8005bb8:	08005c7d 	.word	0x08005c7d
 8005bbc:	08005c7d 	.word	0x08005c7d
 8005bc0:	08005c7d 	.word	0x08005c7d
 8005bc4:	08005c7d 	.word	0x08005c7d
 8005bc8:	08005c7d 	.word	0x08005c7d
 8005bcc:	08005c51 	.word	0x08005c51
 8005bd0:	08005c7d 	.word	0x08005c7d
 8005bd4:	08005c7d 	.word	0x08005c7d
 8005bd8:	08005c7d 	.word	0x08005c7d
 8005bdc:	08005c7d 	.word	0x08005c7d
 8005be0:	08005c7d 	.word	0x08005c7d
 8005be4:	08005c7d 	.word	0x08005c7d
 8005be8:	08005c7d 	.word	0x08005c7d
 8005bec:	08005c67 	.word	0x08005c67
 8005bf0:	08005c7d 	.word	0x08005c7d
 8005bf4:	08005c7d 	.word	0x08005c7d
 8005bf8:	08005c7d 	.word	0x08005c7d
 8005bfc:	08005c7d 	.word	0x08005c7d
 8005c00:	08005c7d 	.word	0x08005c7d
 8005c04:	08005c7d 	.word	0x08005c7d
 8005c08:	08005c7d 	.word	0x08005c7d
 8005c0c:	08005c85 	.word	0x08005c85
 8005c10:	08005c7d 	.word	0x08005c7d
 8005c14:	08005c7d 	.word	0x08005c7d
 8005c18:	08005c7d 	.word	0x08005c7d
 8005c1c:	08005c7d 	.word	0x08005c7d
 8005c20:	08005c7d 	.word	0x08005c7d
 8005c24:	08005c7d 	.word	0x08005c7d
 8005c28:	08005c7d 	.word	0x08005c7d
 8005c2c:	08005c85 	.word	0x08005c85
 8005c30:	08005c7d 	.word	0x08005c7d
 8005c34:	08005c7d 	.word	0x08005c7d
 8005c38:	08005c7d 	.word	0x08005c7d
 8005c3c:	08005c7d 	.word	0x08005c7d
 8005c40:	08005c7d 	.word	0x08005c7d
 8005c44:	08005c7d 	.word	0x08005c7d
 8005c48:	08005c7d 	.word	0x08005c7d
 8005c4c:	08005c85 	.word	0x08005c85
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c54:	3308      	adds	r3, #8
 8005c56:	2101      	movs	r1, #1
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f000 ffc3 	bl	8006be4 <RCCEx_PLL2_Config>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c64:	e00f      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6a:	3328      	adds	r3, #40	@ 0x28
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f001 f86a 	bl	8006d48 <RCCEx_PLL3_Config>
 8005c74:	4603      	mov	r3, r0
 8005c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c7a:	e004      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c82:	e000      	b.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005c84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10a      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005c8e:	4bbf      	ldr	r3, [pc, #764]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c92:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c9c:	4abb      	ldr	r2, [pc, #748]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c9e:	430b      	orrs	r3, r1
 8005ca0:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ca2:	e003      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ca8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb4:	f002 0302 	and.w	r3, r2, #2
 8005cb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005cc2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005cc6:	460b      	mov	r3, r1
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	d041      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005cd2:	2b05      	cmp	r3, #5
 8005cd4:	d824      	bhi.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8005cdc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cdc:	08005d29 	.word	0x08005d29
 8005ce0:	08005cf5 	.word	0x08005cf5
 8005ce4:	08005d0b 	.word	0x08005d0b
 8005ce8:	08005d29 	.word	0x08005d29
 8005cec:	08005d29 	.word	0x08005d29
 8005cf0:	08005d29 	.word	0x08005d29
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf8:	3308      	adds	r3, #8
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f000 ff71 	bl	8006be4 <RCCEx_PLL2_Config>
 8005d02:	4603      	mov	r3, r0
 8005d04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005d08:	e00f      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d0e:	3328      	adds	r3, #40	@ 0x28
 8005d10:	2101      	movs	r1, #1
 8005d12:	4618      	mov	r0, r3
 8005d14:	f001 f818 	bl	8006d48 <RCCEx_PLL3_Config>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005d1e:	e004      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d26:	e000      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005d28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10a      	bne.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005d32:	4b96      	ldr	r3, [pc, #600]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d36:	f023 0107 	bic.w	r1, r3, #7
 8005d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d40:	4a92      	ldr	r2, [pc, #584]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d42:	430b      	orrs	r3, r1
 8005d44:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d46:	e003      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d58:	f002 0304 	and.w	r3, r2, #4
 8005d5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d60:	2300      	movs	r3, #0
 8005d62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d66:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	d044      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d78:	2b05      	cmp	r3, #5
 8005d7a:	d825      	bhi.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d84 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d82:	bf00      	nop
 8005d84:	08005dd1 	.word	0x08005dd1
 8005d88:	08005d9d 	.word	0x08005d9d
 8005d8c:	08005db3 	.word	0x08005db3
 8005d90:	08005dd1 	.word	0x08005dd1
 8005d94:	08005dd1 	.word	0x08005dd1
 8005d98:	08005dd1 	.word	0x08005dd1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da0:	3308      	adds	r3, #8
 8005da2:	2101      	movs	r1, #1
 8005da4:	4618      	mov	r0, r3
 8005da6:	f000 ff1d 	bl	8006be4 <RCCEx_PLL2_Config>
 8005daa:	4603      	mov	r3, r0
 8005dac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005db0:	e00f      	b.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db6:	3328      	adds	r3, #40	@ 0x28
 8005db8:	2101      	movs	r1, #1
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 ffc4 	bl	8006d48 <RCCEx_PLL3_Config>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005dc6:	e004      	b.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dce:	e000      	b.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005dd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10b      	bne.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005dda:	4b6c      	ldr	r3, [pc, #432]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dde:	f023 0107 	bic.w	r1, r3, #7
 8005de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dea:	4a68      	ldr	r2, [pc, #416]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005dec:	430b      	orrs	r3, r1
 8005dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8005df0:	e003      	b.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005df2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e02:	f002 0320 	and.w	r3, r2, #32
 8005e06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e14:	460b      	mov	r3, r1
 8005e16:	4313      	orrs	r3, r2
 8005e18:	d055      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e26:	d033      	beq.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005e28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e2c:	d82c      	bhi.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e32:	d02f      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e38:	d826      	bhi.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e3e:	d02b      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005e40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e44:	d820      	bhi.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e4a:	d012      	beq.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005e4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e50:	d81a      	bhi.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d022      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005e56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e5a:	d115      	bne.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e60:	3308      	adds	r3, #8
 8005e62:	2100      	movs	r1, #0
 8005e64:	4618      	mov	r0, r3
 8005e66:	f000 febd 	bl	8006be4 <RCCEx_PLL2_Config>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e70:	e015      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e76:	3328      	adds	r3, #40	@ 0x28
 8005e78:	2102      	movs	r1, #2
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 ff64 	bl	8006d48 <RCCEx_PLL3_Config>
 8005e80:	4603      	mov	r3, r0
 8005e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e86:	e00a      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e8e:	e006      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e90:	bf00      	nop
 8005e92:	e004      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e94:	bf00      	nop
 8005e96:	e002      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e98:	bf00      	nop
 8005e9a:	e000      	b.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10b      	bne.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ea6:	4b39      	ldr	r3, [pc, #228]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eaa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eb6:	4a35      	ldr	r2, [pc, #212]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005eb8:	430b      	orrs	r3, r1
 8005eba:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ebc:	e003      	b.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ec2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ece:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005ed2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005edc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005ee0:	460b      	mov	r3, r1
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	d058      	beq.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eee:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ef2:	d033      	beq.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005ef4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ef8:	d82c      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005efe:	d02f      	beq.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005f00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f04:	d826      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005f06:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f0a:	d02b      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005f0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f10:	d820      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005f12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f16:	d012      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005f18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f1c:	d81a      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d022      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f26:	d115      	bne.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f2c:	3308      	adds	r3, #8
 8005f2e:	2100      	movs	r1, #0
 8005f30:	4618      	mov	r0, r3
 8005f32:	f000 fe57 	bl	8006be4 <RCCEx_PLL2_Config>
 8005f36:	4603      	mov	r3, r0
 8005f38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f3c:	e015      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f42:	3328      	adds	r3, #40	@ 0x28
 8005f44:	2102      	movs	r1, #2
 8005f46:	4618      	mov	r0, r3
 8005f48:	f000 fefe 	bl	8006d48 <RCCEx_PLL3_Config>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f52:	e00a      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f5a:	e006      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f5c:	bf00      	nop
 8005f5e:	e004      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f60:	bf00      	nop
 8005f62:	e002      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f64:	bf00      	nop
 8005f66:	e000      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d10e      	bne.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005f72:	4b06      	ldr	r3, [pc, #24]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f76:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f82:	4a02      	ldr	r2, [pc, #8]	@ (8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f84:	430b      	orrs	r3, r1
 8005f86:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f88:	e006      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005f8a:	bf00      	nop
 8005f8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005fa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005fa8:	2300      	movs	r3, #0
 8005faa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005fae:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	d055      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fbc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005fc0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005fc4:	d033      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005fc6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005fca:	d82c      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fd0:	d02f      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005fd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fd6:	d826      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fd8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005fdc:	d02b      	beq.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005fde:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005fe2:	d820      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fe4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fe8:	d012      	beq.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005fea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fee:	d81a      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d022      	beq.n	800603a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005ff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ff8:	d115      	bne.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ffe:	3308      	adds	r3, #8
 8006000:	2100      	movs	r1, #0
 8006002:	4618      	mov	r0, r3
 8006004:	f000 fdee 	bl	8006be4 <RCCEx_PLL2_Config>
 8006008:	4603      	mov	r3, r0
 800600a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800600e:	e015      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006014:	3328      	adds	r3, #40	@ 0x28
 8006016:	2102      	movs	r1, #2
 8006018:	4618      	mov	r0, r3
 800601a:	f000 fe95 	bl	8006d48 <RCCEx_PLL3_Config>
 800601e:	4603      	mov	r3, r0
 8006020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006024:	e00a      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800602c:	e006      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800602e:	bf00      	nop
 8006030:	e004      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006032:	bf00      	nop
 8006034:	e002      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006036:	bf00      	nop
 8006038:	e000      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800603a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800603c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10b      	bne.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006044:	4ba1      	ldr	r3, [pc, #644]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006048:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800604c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006050:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006054:	4a9d      	ldr	r2, [pc, #628]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006056:	430b      	orrs	r3, r1
 8006058:	6593      	str	r3, [r2, #88]	@ 0x58
 800605a:	e003      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006060:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606c:	f002 0308 	and.w	r3, r2, #8
 8006070:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006074:	2300      	movs	r3, #0
 8006076:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800607a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800607e:	460b      	mov	r3, r1
 8006080:	4313      	orrs	r3, r2
 8006082:	d01e      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006088:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800608c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006090:	d10c      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006096:	3328      	adds	r3, #40	@ 0x28
 8006098:	2102      	movs	r1, #2
 800609a:	4618      	mov	r0, r3
 800609c:	f000 fe54 	bl	8006d48 <RCCEx_PLL3_Config>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d002      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80060ac:	4b87      	ldr	r3, [pc, #540]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80060b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060bc:	4a83      	ldr	r2, [pc, #524]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060be:	430b      	orrs	r3, r1
 80060c0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80060c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ca:	f002 0310 	and.w	r3, r2, #16
 80060ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060d2:	2300      	movs	r3, #0
 80060d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80060d8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80060dc:	460b      	mov	r3, r1
 80060de:	4313      	orrs	r3, r2
 80060e0:	d01e      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80060e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060ee:	d10c      	bne.n	800610a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80060f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060f4:	3328      	adds	r3, #40	@ 0x28
 80060f6:	2102      	movs	r1, #2
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 fe25 	bl	8006d48 <RCCEx_PLL3_Config>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d002      	beq.n	800610a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800610a:	4b70      	ldr	r3, [pc, #448]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800610c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800610e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006116:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800611a:	4a6c      	ldr	r2, [pc, #432]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800611c:	430b      	orrs	r3, r1
 800611e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006128:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800612c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006130:	2300      	movs	r3, #0
 8006132:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006136:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800613a:	460b      	mov	r3, r1
 800613c:	4313      	orrs	r3, r2
 800613e:	d03e      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006144:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006148:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800614c:	d022      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800614e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006152:	d81b      	bhi.n	800618c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006154:	2b00      	cmp	r3, #0
 8006156:	d003      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800615c:	d00b      	beq.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800615e:	e015      	b.n	800618c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006164:	3308      	adds	r3, #8
 8006166:	2100      	movs	r1, #0
 8006168:	4618      	mov	r0, r3
 800616a:	f000 fd3b 	bl	8006be4 <RCCEx_PLL2_Config>
 800616e:	4603      	mov	r3, r0
 8006170:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006174:	e00f      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617a:	3328      	adds	r3, #40	@ 0x28
 800617c:	2102      	movs	r1, #2
 800617e:	4618      	mov	r0, r3
 8006180:	f000 fde2 	bl	8006d48 <RCCEx_PLL3_Config>
 8006184:	4603      	mov	r3, r0
 8006186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800618a:	e004      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006192:	e000      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006194:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10b      	bne.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800619e:	4b4b      	ldr	r3, [pc, #300]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80061a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80061ae:	4a47      	ldr	r2, [pc, #284]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061b0:	430b      	orrs	r3, r1
 80061b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80061b4:	e003      	b.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80061be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80061ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061cc:	2300      	movs	r3, #0
 80061ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80061d0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80061d4:	460b      	mov	r3, r1
 80061d6:	4313      	orrs	r3, r2
 80061d8:	d03b      	beq.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80061da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061e6:	d01f      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80061e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061ec:	d818      	bhi.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80061ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061f2:	d003      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80061f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061f8:	d007      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80061fa:	e011      	b.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061fc:	4b33      	ldr	r3, [pc, #204]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006200:	4a32      	ldr	r2, [pc, #200]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006202:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006206:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006208:	e00f      	b.n	800622a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800620a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800620e:	3328      	adds	r3, #40	@ 0x28
 8006210:	2101      	movs	r1, #1
 8006212:	4618      	mov	r0, r3
 8006214:	f000 fd98 	bl	8006d48 <RCCEx_PLL3_Config>
 8006218:	4603      	mov	r3, r0
 800621a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800621e:	e004      	b.n	800622a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006226:	e000      	b.n	800622a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006228:	bf00      	nop
    }

    if (ret == HAL_OK)
 800622a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800622e:	2b00      	cmp	r3, #0
 8006230:	d10b      	bne.n	800624a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006232:	4b26      	ldr	r3, [pc, #152]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006236:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800623a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800623e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006242:	4a22      	ldr	r2, [pc, #136]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006244:	430b      	orrs	r3, r1
 8006246:	6553      	str	r3, [r2, #84]	@ 0x54
 8006248:	e003      	b.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800624a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800624e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800625e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006260:	2300      	movs	r3, #0
 8006262:	677b      	str	r3, [r7, #116]	@ 0x74
 8006264:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006268:	460b      	mov	r3, r1
 800626a:	4313      	orrs	r3, r2
 800626c:	d034      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800626e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006274:	2b00      	cmp	r3, #0
 8006276:	d003      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800627c:	d007      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800627e:	e011      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006280:	4b12      	ldr	r3, [pc, #72]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006284:	4a11      	ldr	r2, [pc, #68]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800628a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800628c:	e00e      	b.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800628e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006292:	3308      	adds	r3, #8
 8006294:	2102      	movs	r1, #2
 8006296:	4618      	mov	r0, r3
 8006298:	f000 fca4 	bl	8006be4 <RCCEx_PLL2_Config>
 800629c:	4603      	mov	r3, r0
 800629e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80062a2:	e003      	b.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d10d      	bne.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80062b4:	4b05      	ldr	r3, [pc, #20]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80062b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062c2:	4a02      	ldr	r2, [pc, #8]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80062c4:	430b      	orrs	r3, r1
 80062c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80062c8:	e006      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80062ca:	bf00      	nop
 80062cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80062d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80062e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062e6:	2300      	movs	r3, #0
 80062e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062ea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80062ee:	460b      	mov	r3, r1
 80062f0:	4313      	orrs	r3, r2
 80062f2:	d00c      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80062f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f8:	3328      	adds	r3, #40	@ 0x28
 80062fa:	2102      	movs	r1, #2
 80062fc:	4618      	mov	r0, r3
 80062fe:	f000 fd23 	bl	8006d48 <RCCEx_PLL3_Config>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d002      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800630e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006316:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800631a:	663b      	str	r3, [r7, #96]	@ 0x60
 800631c:	2300      	movs	r3, #0
 800631e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006320:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006324:	460b      	mov	r3, r1
 8006326:	4313      	orrs	r3, r2
 8006328:	d038      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800632a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800632e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006332:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006336:	d018      	beq.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006338:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800633c:	d811      	bhi.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800633e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006342:	d014      	beq.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006348:	d80b      	bhi.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800634a:	2b00      	cmp	r3, #0
 800634c:	d011      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800634e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006352:	d106      	bne.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006354:	4bc3      	ldr	r3, [pc, #780]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006358:	4ac2      	ldr	r2, [pc, #776]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800635a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800635e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006360:	e008      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006368:	e004      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800636a:	bf00      	nop
 800636c:	e002      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800636e:	bf00      	nop
 8006370:	e000      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006372:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10b      	bne.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800637c:	4bb9      	ldr	r3, [pc, #740]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800637e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006380:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800638c:	4ab5      	ldr	r2, [pc, #724]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800638e:	430b      	orrs	r3, r1
 8006390:	6553      	str	r3, [r2, #84]	@ 0x54
 8006392:	e003      	b.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006398:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800639c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80063a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063aa:	2300      	movs	r3, #0
 80063ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063ae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80063b2:	460b      	mov	r3, r1
 80063b4:	4313      	orrs	r3, r2
 80063b6:	d009      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80063b8:	4baa      	ldr	r3, [pc, #680]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063bc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80063c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063c6:	4aa7      	ldr	r2, [pc, #668]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063c8:	430b      	orrs	r3, r1
 80063ca:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80063cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80063d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80063da:	2300      	movs	r3, #0
 80063dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80063de:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80063e2:	460b      	mov	r3, r1
 80063e4:	4313      	orrs	r3, r2
 80063e6:	d00a      	beq.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80063e8:	4b9e      	ldr	r3, [pc, #632]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80063f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063f4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80063f8:	4a9a      	ldr	r2, [pc, #616]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063fa:	430b      	orrs	r3, r1
 80063fc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80063fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006406:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800640a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800640c:	2300      	movs	r3, #0
 800640e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006410:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006414:	460b      	mov	r3, r1
 8006416:	4313      	orrs	r3, r2
 8006418:	d009      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800641a:	4b92      	ldr	r3, [pc, #584]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800641c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800641e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006426:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006428:	4a8e      	ldr	r2, [pc, #568]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800642a:	430b      	orrs	r3, r1
 800642c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800642e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006436:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800643a:	643b      	str	r3, [r7, #64]	@ 0x40
 800643c:	2300      	movs	r3, #0
 800643e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006440:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006444:	460b      	mov	r3, r1
 8006446:	4313      	orrs	r3, r2
 8006448:	d00e      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800644a:	4b86      	ldr	r3, [pc, #536]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	4a85      	ldr	r2, [pc, #532]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006450:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006454:	6113      	str	r3, [r2, #16]
 8006456:	4b83      	ldr	r3, [pc, #524]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006458:	6919      	ldr	r1, [r3, #16]
 800645a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800645e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006462:	4a80      	ldr	r2, [pc, #512]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006464:	430b      	orrs	r3, r1
 8006466:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800646c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006470:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006474:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006476:	2300      	movs	r3, #0
 8006478:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800647a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800647e:	460b      	mov	r3, r1
 8006480:	4313      	orrs	r3, r2
 8006482:	d009      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006484:	4b77      	ldr	r3, [pc, #476]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006488:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800648c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006492:	4a74      	ldr	r2, [pc, #464]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006494:	430b      	orrs	r3, r1
 8006496:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800649c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80064a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80064a6:	2300      	movs	r3, #0
 80064a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80064aa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80064ae:	460b      	mov	r3, r1
 80064b0:	4313      	orrs	r3, r2
 80064b2:	d00a      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80064b4:	4b6b      	ldr	r3, [pc, #428]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80064b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80064bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064c4:	4a67      	ldr	r2, [pc, #412]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80064c6:	430b      	orrs	r3, r1
 80064c8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80064ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d2:	2100      	movs	r1, #0
 80064d4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064dc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80064e0:	460b      	mov	r3, r1
 80064e2:	4313      	orrs	r3, r2
 80064e4:	d011      	beq.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ea:	3308      	adds	r3, #8
 80064ec:	2100      	movs	r1, #0
 80064ee:	4618      	mov	r0, r3
 80064f0:	f000 fb78 	bl	8006be4 <RCCEx_PLL2_Config>
 80064f4:	4603      	mov	r3, r0
 80064f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80064fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d003      	beq.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006506:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800650a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800650e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006512:	2100      	movs	r1, #0
 8006514:	6239      	str	r1, [r7, #32]
 8006516:	f003 0302 	and.w	r3, r3, #2
 800651a:	627b      	str	r3, [r7, #36]	@ 0x24
 800651c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006520:	460b      	mov	r3, r1
 8006522:	4313      	orrs	r3, r2
 8006524:	d011      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800652a:	3308      	adds	r3, #8
 800652c:	2101      	movs	r1, #1
 800652e:	4618      	mov	r0, r3
 8006530:	f000 fb58 	bl	8006be4 <RCCEx_PLL2_Config>
 8006534:	4603      	mov	r3, r0
 8006536:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800653a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800653e:	2b00      	cmp	r3, #0
 8006540:	d003      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006546:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800654a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800654e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006552:	2100      	movs	r1, #0
 8006554:	61b9      	str	r1, [r7, #24]
 8006556:	f003 0304 	and.w	r3, r3, #4
 800655a:	61fb      	str	r3, [r7, #28]
 800655c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006560:	460b      	mov	r3, r1
 8006562:	4313      	orrs	r3, r2
 8006564:	d011      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800656a:	3308      	adds	r3, #8
 800656c:	2102      	movs	r1, #2
 800656e:	4618      	mov	r0, r3
 8006570:	f000 fb38 	bl	8006be4 <RCCEx_PLL2_Config>
 8006574:	4603      	mov	r3, r0
 8006576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800657a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800657e:	2b00      	cmp	r3, #0
 8006580:	d003      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006586:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800658a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800658e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006592:	2100      	movs	r1, #0
 8006594:	6139      	str	r1, [r7, #16]
 8006596:	f003 0308 	and.w	r3, r3, #8
 800659a:	617b      	str	r3, [r7, #20]
 800659c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80065a0:	460b      	mov	r3, r1
 80065a2:	4313      	orrs	r3, r2
 80065a4:	d011      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80065a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065aa:	3328      	adds	r3, #40	@ 0x28
 80065ac:	2100      	movs	r1, #0
 80065ae:	4618      	mov	r0, r3
 80065b0:	f000 fbca 	bl	8006d48 <RCCEx_PLL3_Config>
 80065b4:	4603      	mov	r3, r0
 80065b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80065ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d003      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80065ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d2:	2100      	movs	r1, #0
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	f003 0310 	and.w	r3, r3, #16
 80065da:	60fb      	str	r3, [r7, #12]
 80065dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80065e0:	460b      	mov	r3, r1
 80065e2:	4313      	orrs	r3, r2
 80065e4:	d011      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80065e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ea:	3328      	adds	r3, #40	@ 0x28
 80065ec:	2101      	movs	r1, #1
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 fbaa 	bl	8006d48 <RCCEx_PLL3_Config>
 80065f4:	4603      	mov	r3, r0
 80065f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80065fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d003      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006606:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800660a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800660e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006612:	2100      	movs	r1, #0
 8006614:	6039      	str	r1, [r7, #0]
 8006616:	f003 0320 	and.w	r3, r3, #32
 800661a:	607b      	str	r3, [r7, #4]
 800661c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006620:	460b      	mov	r3, r1
 8006622:	4313      	orrs	r3, r2
 8006624:	d011      	beq.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800662a:	3328      	adds	r3, #40	@ 0x28
 800662c:	2102      	movs	r1, #2
 800662e:	4618      	mov	r0, r3
 8006630:	f000 fb8a 	bl	8006d48 <RCCEx_PLL3_Config>
 8006634:	4603      	mov	r3, r0
 8006636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800663a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800663e:	2b00      	cmp	r3, #0
 8006640:	d003      	beq.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006646:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800664a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800664e:	2b00      	cmp	r3, #0
 8006650:	d101      	bne.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006652:	2300      	movs	r3, #0
 8006654:	e000      	b.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006656:	2301      	movs	r3, #1
}
 8006658:	4618      	mov	r0, r3
 800665a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800665e:	46bd      	mov	sp, r7
 8006660:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006664:	58024400 	.word	0x58024400

08006668 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800666c:	f7fe fd96 	bl	800519c <HAL_RCC_GetHCLKFreq>
 8006670:	4602      	mov	r2, r0
 8006672:	4b06      	ldr	r3, [pc, #24]	@ (800668c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006674:	6a1b      	ldr	r3, [r3, #32]
 8006676:	091b      	lsrs	r3, r3, #4
 8006678:	f003 0307 	and.w	r3, r3, #7
 800667c:	4904      	ldr	r1, [pc, #16]	@ (8006690 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800667e:	5ccb      	ldrb	r3, [r1, r3]
 8006680:	f003 031f 	and.w	r3, r3, #31
 8006684:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006688:	4618      	mov	r0, r3
 800668a:	bd80      	pop	{r7, pc}
 800668c:	58024400 	.word	0x58024400
 8006690:	0800c558 	.word	0x0800c558

08006694 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006694:	b480      	push	{r7}
 8006696:	b089      	sub	sp, #36	@ 0x24
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800669c:	4ba1      	ldr	r3, [pc, #644]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800669e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a0:	f003 0303 	and.w	r3, r3, #3
 80066a4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80066a6:	4b9f      	ldr	r3, [pc, #636]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066aa:	0b1b      	lsrs	r3, r3, #12
 80066ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066b0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80066b2:	4b9c      	ldr	r3, [pc, #624]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b6:	091b      	lsrs	r3, r3, #4
 80066b8:	f003 0301 	and.w	r3, r3, #1
 80066bc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80066be:	4b99      	ldr	r3, [pc, #612]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066c2:	08db      	lsrs	r3, r3, #3
 80066c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066c8:	693a      	ldr	r2, [r7, #16]
 80066ca:	fb02 f303 	mul.w	r3, r2, r3
 80066ce:	ee07 3a90 	vmov	s15, r3
 80066d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f000 8111 	beq.w	8006904 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80066e2:	69bb      	ldr	r3, [r7, #24]
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	f000 8083 	beq.w	80067f0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	f200 80a1 	bhi.w	8006834 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d003      	beq.n	8006700 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d056      	beq.n	80067ac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80066fe:	e099      	b.n	8006834 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006700:	4b88      	ldr	r3, [pc, #544]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0320 	and.w	r3, r3, #32
 8006708:	2b00      	cmp	r3, #0
 800670a:	d02d      	beq.n	8006768 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800670c:	4b85      	ldr	r3, [pc, #532]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	08db      	lsrs	r3, r3, #3
 8006712:	f003 0303 	and.w	r3, r3, #3
 8006716:	4a84      	ldr	r2, [pc, #528]	@ (8006928 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006718:	fa22 f303 	lsr.w	r3, r2, r3
 800671c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	ee07 3a90 	vmov	s15, r3
 8006724:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	ee07 3a90 	vmov	s15, r3
 800672e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006732:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006736:	4b7b      	ldr	r3, [pc, #492]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800673e:	ee07 3a90 	vmov	s15, r3
 8006742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006746:	ed97 6a03 	vldr	s12, [r7, #12]
 800674a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800674e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006756:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800675a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800675e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006762:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006766:	e087      	b.n	8006878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	ee07 3a90 	vmov	s15, r3
 800676e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006772:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006930 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800677a:	4b6a      	ldr	r3, [pc, #424]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800677c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800677e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006782:	ee07 3a90 	vmov	s15, r3
 8006786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800678a:	ed97 6a03 	vldr	s12, [r7, #12]
 800678e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006792:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006796:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800679a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800679e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067aa:	e065      	b.n	8006878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	ee07 3a90 	vmov	s15, r3
 80067b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006934 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80067ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067be:	4b59      	ldr	r3, [pc, #356]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c6:	ee07 3a90 	vmov	s15, r3
 80067ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80067d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80067d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067ee:	e043      	b.n	8006878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	ee07 3a90 	vmov	s15, r3
 80067f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006938 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80067fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006802:	4b48      	ldr	r3, [pc, #288]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800680a:	ee07 3a90 	vmov	s15, r3
 800680e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006812:	ed97 6a03 	vldr	s12, [r7, #12]
 8006816:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800681a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800681e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006822:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006826:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800682a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800682e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006832:	e021      	b.n	8006878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	ee07 3a90 	vmov	s15, r3
 800683a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800683e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006934 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006846:	4b37      	ldr	r3, [pc, #220]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800684a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800684e:	ee07 3a90 	vmov	s15, r3
 8006852:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006856:	ed97 6a03 	vldr	s12, [r7, #12]
 800685a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800692c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800685e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006862:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006866:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800686a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800686e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006872:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006876:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006878:	4b2a      	ldr	r3, [pc, #168]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800687a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687c:	0a5b      	lsrs	r3, r3, #9
 800687e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006882:	ee07 3a90 	vmov	s15, r3
 8006886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800688a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800688e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006892:	edd7 6a07 	vldr	s13, [r7, #28]
 8006896:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800689a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800689e:	ee17 2a90 	vmov	r2, s15
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80068a6:	4b1f      	ldr	r3, [pc, #124]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068aa:	0c1b      	lsrs	r3, r3, #16
 80068ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068b0:	ee07 3a90 	vmov	s15, r3
 80068b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80068c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068cc:	ee17 2a90 	vmov	r2, s15
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80068d4:	4b13      	ldr	r3, [pc, #76]	@ (8006924 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d8:	0e1b      	lsrs	r3, r3, #24
 80068da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068de:	ee07 3a90 	vmov	s15, r3
 80068e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80068f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068fa:	ee17 2a90 	vmov	r2, s15
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006902:	e008      	b.n	8006916 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2200      	movs	r2, #0
 8006908:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	609a      	str	r2, [r3, #8]
}
 8006916:	bf00      	nop
 8006918:	3724      	adds	r7, #36	@ 0x24
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	58024400 	.word	0x58024400
 8006928:	03d09000 	.word	0x03d09000
 800692c:	46000000 	.word	0x46000000
 8006930:	4c742400 	.word	0x4c742400
 8006934:	4a742400 	.word	0x4a742400
 8006938:	4af42400 	.word	0x4af42400

0800693c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800693c:	b480      	push	{r7}
 800693e:	b089      	sub	sp, #36	@ 0x24
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006944:	4ba1      	ldr	r3, [pc, #644]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006948:	f003 0303 	and.w	r3, r3, #3
 800694c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800694e:	4b9f      	ldr	r3, [pc, #636]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006952:	0d1b      	lsrs	r3, r3, #20
 8006954:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006958:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800695a:	4b9c      	ldr	r3, [pc, #624]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800695c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695e:	0a1b      	lsrs	r3, r3, #8
 8006960:	f003 0301 	and.w	r3, r3, #1
 8006964:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006966:	4b99      	ldr	r3, [pc, #612]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800696a:	08db      	lsrs	r3, r3, #3
 800696c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	fb02 f303 	mul.w	r3, r2, r3
 8006976:	ee07 3a90 	vmov	s15, r3
 800697a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800697e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 8111 	beq.w	8006bac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	2b02      	cmp	r3, #2
 800698e:	f000 8083 	beq.w	8006a98 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	2b02      	cmp	r3, #2
 8006996:	f200 80a1 	bhi.w	8006adc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d003      	beq.n	80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d056      	beq.n	8006a54 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80069a6:	e099      	b.n	8006adc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069a8:	4b88      	ldr	r3, [pc, #544]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0320 	and.w	r3, r3, #32
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d02d      	beq.n	8006a10 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069b4:	4b85      	ldr	r3, [pc, #532]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	08db      	lsrs	r3, r3, #3
 80069ba:	f003 0303 	and.w	r3, r3, #3
 80069be:	4a84      	ldr	r2, [pc, #528]	@ (8006bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80069c0:	fa22 f303 	lsr.w	r3, r2, r3
 80069c4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	ee07 3a90 	vmov	s15, r3
 80069cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	ee07 3a90 	vmov	s15, r3
 80069d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069de:	4b7b      	ldr	r3, [pc, #492]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069e6:	ee07 3a90 	vmov	s15, r3
 80069ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80069f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a0a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006a0e:	e087      	b.n	8006b20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	ee07 3a90 	vmov	s15, r3
 8006a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a1a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006a1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a22:	4b6a      	ldr	r3, [pc, #424]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a2a:	ee07 3a90 	vmov	s15, r3
 8006a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a32:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a36:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a52:	e065      	b.n	8006b20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	ee07 3a90 	vmov	s15, r3
 8006a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a5e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006bdc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006a62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a66:	4b59      	ldr	r3, [pc, #356]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a6e:	ee07 3a90 	vmov	s15, r3
 8006a72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a76:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a7a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a96:	e043      	b.n	8006b20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	ee07 3a90 	vmov	s15, r3
 8006a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aa2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006be0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aaa:	4b48      	ldr	r3, [pc, #288]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ab2:	ee07 3a90 	vmov	s15, r3
 8006ab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006aba:	ed97 6a03 	vldr	s12, [r7, #12]
 8006abe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ad6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ada:	e021      	b.n	8006b20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	ee07 3a90 	vmov	s15, r3
 8006ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ae6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006bdc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006aea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aee:	4b37      	ldr	r3, [pc, #220]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006af6:	ee07 3a90 	vmov	s15, r3
 8006afa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006afe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b02:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b1e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006b20:	4b2a      	ldr	r3, [pc, #168]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b24:	0a5b      	lsrs	r3, r3, #9
 8006b26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b2a:	ee07 3a90 	vmov	s15, r3
 8006b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b46:	ee17 2a90 	vmov	r2, s15
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006b4e:	4b1f      	ldr	r3, [pc, #124]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b52:	0c1b      	lsrs	r3, r3, #16
 8006b54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b58:	ee07 3a90 	vmov	s15, r3
 8006b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b68:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b74:	ee17 2a90 	vmov	r2, s15
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006b7c:	4b13      	ldr	r3, [pc, #76]	@ (8006bcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b80:	0e1b      	lsrs	r3, r3, #24
 8006b82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b86:	ee07 3a90 	vmov	s15, r3
 8006b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b96:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ba2:	ee17 2a90 	vmov	r2, s15
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006baa:	e008      	b.n	8006bbe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	609a      	str	r2, [r3, #8]
}
 8006bbe:	bf00      	nop
 8006bc0:	3724      	adds	r7, #36	@ 0x24
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	58024400 	.word	0x58024400
 8006bd0:	03d09000 	.word	0x03d09000
 8006bd4:	46000000 	.word	0x46000000
 8006bd8:	4c742400 	.word	0x4c742400
 8006bdc:	4a742400 	.word	0x4a742400
 8006be0:	4af42400 	.word	0x4af42400

08006be4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006bf2:	4b53      	ldr	r3, [pc, #332]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf6:	f003 0303 	and.w	r3, r3, #3
 8006bfa:	2b03      	cmp	r3, #3
 8006bfc:	d101      	bne.n	8006c02 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e099      	b.n	8006d36 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006c02:	4b4f      	ldr	r3, [pc, #316]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a4e      	ldr	r2, [pc, #312]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c08:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c0e:	f7fb fc21 	bl	8002454 <HAL_GetTick>
 8006c12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c14:	e008      	b.n	8006c28 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c16:	f7fb fc1d 	bl	8002454 <HAL_GetTick>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	2b02      	cmp	r3, #2
 8006c22:	d901      	bls.n	8006c28 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006c24:	2303      	movs	r3, #3
 8006c26:	e086      	b.n	8006d36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006c28:	4b45      	ldr	r3, [pc, #276]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1f0      	bne.n	8006c16 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006c34:	4b42      	ldr	r3, [pc, #264]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c38:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	031b      	lsls	r3, r3, #12
 8006c42:	493f      	ldr	r1, [pc, #252]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c44:	4313      	orrs	r3, r2
 8006c46:	628b      	str	r3, [r1, #40]	@ 0x28
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	3b01      	subs	r3, #1
 8006c4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	3b01      	subs	r3, #1
 8006c58:	025b      	lsls	r3, r3, #9
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	431a      	orrs	r2, r3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	3b01      	subs	r3, #1
 8006c64:	041b      	lsls	r3, r3, #16
 8006c66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006c6a:	431a      	orrs	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	3b01      	subs	r3, #1
 8006c72:	061b      	lsls	r3, r3, #24
 8006c74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006c78:	4931      	ldr	r1, [pc, #196]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006c7e:	4b30      	ldr	r3, [pc, #192]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c82:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	492d      	ldr	r1, [pc, #180]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006c90:	4b2b      	ldr	r3, [pc, #172]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c94:	f023 0220 	bic.w	r2, r3, #32
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	4928      	ldr	r1, [pc, #160]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006ca2:	4b27      	ldr	r3, [pc, #156]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca6:	4a26      	ldr	r2, [pc, #152]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006ca8:	f023 0310 	bic.w	r3, r3, #16
 8006cac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006cae:	4b24      	ldr	r3, [pc, #144]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cb2:	4b24      	ldr	r3, [pc, #144]	@ (8006d44 <RCCEx_PLL2_Config+0x160>)
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	69d2      	ldr	r2, [r2, #28]
 8006cba:	00d2      	lsls	r2, r2, #3
 8006cbc:	4920      	ldr	r1, [pc, #128]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cc8:	f043 0310 	orr.w	r3, r3, #16
 8006ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d106      	bne.n	8006ce2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd8:	4a19      	ldr	r2, [pc, #100]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cda:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006cde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ce0:	e00f      	b.n	8006d02 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d106      	bne.n	8006cf6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006ce8:	4b15      	ldr	r3, [pc, #84]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cec:	4a14      	ldr	r2, [pc, #80]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006cf4:	e005      	b.n	8006d02 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006cf6:	4b12      	ldr	r3, [pc, #72]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfa:	4a11      	ldr	r2, [pc, #68]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006cfc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006d00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006d02:	4b0f      	ldr	r3, [pc, #60]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a0e      	ldr	r2, [pc, #56]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006d08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d0e:	f7fb fba1 	bl	8002454 <HAL_GetTick>
 8006d12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006d14:	e008      	b.n	8006d28 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006d16:	f7fb fb9d 	bl	8002454 <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d901      	bls.n	8006d28 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e006      	b.n	8006d36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006d28:	4b05      	ldr	r3, [pc, #20]	@ (8006d40 <RCCEx_PLL2_Config+0x15c>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d0f0      	beq.n	8006d16 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3710      	adds	r7, #16
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	58024400 	.word	0x58024400
 8006d44:	ffff0007 	.word	0xffff0007

08006d48 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d52:	2300      	movs	r3, #0
 8006d54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006d56:	4b53      	ldr	r3, [pc, #332]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5a:	f003 0303 	and.w	r3, r3, #3
 8006d5e:	2b03      	cmp	r3, #3
 8006d60:	d101      	bne.n	8006d66 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e099      	b.n	8006e9a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006d66:	4b4f      	ldr	r3, [pc, #316]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a4e      	ldr	r2, [pc, #312]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d72:	f7fb fb6f 	bl	8002454 <HAL_GetTick>
 8006d76:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006d78:	e008      	b.n	8006d8c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006d7a:	f7fb fb6b 	bl	8002454 <HAL_GetTick>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	1ad3      	subs	r3, r2, r3
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d901      	bls.n	8006d8c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006d88:	2303      	movs	r3, #3
 8006d8a:	e086      	b.n	8006e9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006d8c:	4b45      	ldr	r3, [pc, #276]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1f0      	bne.n	8006d7a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006d98:	4b42      	ldr	r3, [pc, #264]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	051b      	lsls	r3, r3, #20
 8006da6:	493f      	ldr	r1, [pc, #252]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006da8:	4313      	orrs	r3, r2
 8006daa:	628b      	str	r3, [r1, #40]	@ 0x28
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	3b01      	subs	r3, #1
 8006db2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	025b      	lsls	r3, r3, #9
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	431a      	orrs	r2, r3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	041b      	lsls	r3, r3, #16
 8006dca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006dce:	431a      	orrs	r2, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	061b      	lsls	r3, r3, #24
 8006dd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ddc:	4931      	ldr	r1, [pc, #196]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006dde:	4313      	orrs	r3, r2
 8006de0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006de2:	4b30      	ldr	r3, [pc, #192]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	492d      	ldr	r1, [pc, #180]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006df0:	4313      	orrs	r3, r2
 8006df2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006df4:	4b2b      	ldr	r3, [pc, #172]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	4928      	ldr	r1, [pc, #160]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e02:	4313      	orrs	r3, r2
 8006e04:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006e06:	4b27      	ldr	r3, [pc, #156]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e0a:	4a26      	ldr	r2, [pc, #152]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006e12:	4b24      	ldr	r3, [pc, #144]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e16:	4b24      	ldr	r3, [pc, #144]	@ (8006ea8 <RCCEx_PLL3_Config+0x160>)
 8006e18:	4013      	ands	r3, r2
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	69d2      	ldr	r2, [r2, #28]
 8006e1e:	00d2      	lsls	r2, r2, #3
 8006e20:	4920      	ldr	r1, [pc, #128]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e22:	4313      	orrs	r3, r2
 8006e24:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006e26:	4b1f      	ldr	r3, [pc, #124]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d106      	bne.n	8006e46 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006e38:	4b1a      	ldr	r3, [pc, #104]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e3c:	4a19      	ldr	r2, [pc, #100]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006e42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e44:	e00f      	b.n	8006e66 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d106      	bne.n	8006e5a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006e4c:	4b15      	ldr	r3, [pc, #84]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e50:	4a14      	ldr	r2, [pc, #80]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e52:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006e56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e58:	e005      	b.n	8006e66 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006e5a:	4b12      	ldr	r3, [pc, #72]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e5e:	4a11      	ldr	r2, [pc, #68]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006e66:	4b0f      	ldr	r3, [pc, #60]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a0e      	ldr	r2, [pc, #56]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e72:	f7fb faef 	bl	8002454 <HAL_GetTick>
 8006e76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006e78:	e008      	b.n	8006e8c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006e7a:	f7fb faeb 	bl	8002454 <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d901      	bls.n	8006e8c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006e88:	2303      	movs	r3, #3
 8006e8a:	e006      	b.n	8006e9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006e8c:	4b05      	ldr	r3, [pc, #20]	@ (8006ea4 <RCCEx_PLL3_Config+0x15c>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d0f0      	beq.n	8006e7a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3710      	adds	r7, #16
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	58024400 	.word	0x58024400
 8006ea8:	ffff0007 	.word	0xffff0007

08006eac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e049      	b.n	8006f52 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d106      	bne.n	8006ed8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f7fa ff9a 	bl	8001e0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	3304      	adds	r3, #4
 8006ee8:	4619      	mov	r1, r3
 8006eea:	4610      	mov	r0, r2
 8006eec:	f000 fab8 	bl	8007460 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f50:	2300      	movs	r3, #0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b082      	sub	sp, #8
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d101      	bne.n	8006f6c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e049      	b.n	8007000 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d106      	bne.n	8006f86 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 f841 	bl	8007008 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2202      	movs	r2, #2
 8006f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	3304      	adds	r3, #4
 8006f96:	4619      	mov	r1, r3
 8006f98:	4610      	mov	r0, r2
 8006f9a:	f000 fa61 	bl	8007460 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2201      	movs	r2, #1
 8006fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3708      	adds	r7, #8
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d109      	bne.n	8007040 <HAL_TIM_PWM_Start+0x24>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007032:	b2db      	uxtb	r3, r3
 8007034:	2b01      	cmp	r3, #1
 8007036:	bf14      	ite	ne
 8007038:	2301      	movne	r3, #1
 800703a:	2300      	moveq	r3, #0
 800703c:	b2db      	uxtb	r3, r3
 800703e:	e03c      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	2b04      	cmp	r3, #4
 8007044:	d109      	bne.n	800705a <HAL_TIM_PWM_Start+0x3e>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b01      	cmp	r3, #1
 8007050:	bf14      	ite	ne
 8007052:	2301      	movne	r3, #1
 8007054:	2300      	moveq	r3, #0
 8007056:	b2db      	uxtb	r3, r3
 8007058:	e02f      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	2b08      	cmp	r3, #8
 800705e:	d109      	bne.n	8007074 <HAL_TIM_PWM_Start+0x58>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007066:	b2db      	uxtb	r3, r3
 8007068:	2b01      	cmp	r3, #1
 800706a:	bf14      	ite	ne
 800706c:	2301      	movne	r3, #1
 800706e:	2300      	moveq	r3, #0
 8007070:	b2db      	uxtb	r3, r3
 8007072:	e022      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	2b0c      	cmp	r3, #12
 8007078:	d109      	bne.n	800708e <HAL_TIM_PWM_Start+0x72>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b01      	cmp	r3, #1
 8007084:	bf14      	ite	ne
 8007086:	2301      	movne	r3, #1
 8007088:	2300      	moveq	r3, #0
 800708a:	b2db      	uxtb	r3, r3
 800708c:	e015      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	2b10      	cmp	r3, #16
 8007092:	d109      	bne.n	80070a8 <HAL_TIM_PWM_Start+0x8c>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800709a:	b2db      	uxtb	r3, r3
 800709c:	2b01      	cmp	r3, #1
 800709e:	bf14      	ite	ne
 80070a0:	2301      	movne	r3, #1
 80070a2:	2300      	moveq	r3, #0
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	e008      	b.n	80070ba <HAL_TIM_PWM_Start+0x9e>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	bf14      	ite	ne
 80070b4:	2301      	movne	r3, #1
 80070b6:	2300      	moveq	r3, #0
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d001      	beq.n	80070c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e0a1      	b.n	8007206 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d104      	bne.n	80070d2 <HAL_TIM_PWM_Start+0xb6>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070d0:	e023      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	2b04      	cmp	r3, #4
 80070d6:	d104      	bne.n	80070e2 <HAL_TIM_PWM_Start+0xc6>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2202      	movs	r2, #2
 80070dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070e0:	e01b      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	2b08      	cmp	r3, #8
 80070e6:	d104      	bne.n	80070f2 <HAL_TIM_PWM_Start+0xd6>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2202      	movs	r2, #2
 80070ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070f0:	e013      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b0c      	cmp	r3, #12
 80070f6:	d104      	bne.n	8007102 <HAL_TIM_PWM_Start+0xe6>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2202      	movs	r2, #2
 80070fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007100:	e00b      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b10      	cmp	r3, #16
 8007106:	d104      	bne.n	8007112 <HAL_TIM_PWM_Start+0xf6>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2202      	movs	r2, #2
 800710c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007110:	e003      	b.n	800711a <HAL_TIM_PWM_Start+0xfe>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2202      	movs	r2, #2
 8007116:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2201      	movs	r2, #1
 8007120:	6839      	ldr	r1, [r7, #0]
 8007122:	4618      	mov	r0, r3
 8007124:	f000 fd12 	bl	8007b4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a38      	ldr	r2, [pc, #224]	@ (8007210 <HAL_TIM_PWM_Start+0x1f4>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d013      	beq.n	800715a <HAL_TIM_PWM_Start+0x13e>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a37      	ldr	r2, [pc, #220]	@ (8007214 <HAL_TIM_PWM_Start+0x1f8>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d00e      	beq.n	800715a <HAL_TIM_PWM_Start+0x13e>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a35      	ldr	r2, [pc, #212]	@ (8007218 <HAL_TIM_PWM_Start+0x1fc>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d009      	beq.n	800715a <HAL_TIM_PWM_Start+0x13e>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a34      	ldr	r2, [pc, #208]	@ (800721c <HAL_TIM_PWM_Start+0x200>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d004      	beq.n	800715a <HAL_TIM_PWM_Start+0x13e>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a32      	ldr	r2, [pc, #200]	@ (8007220 <HAL_TIM_PWM_Start+0x204>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d101      	bne.n	800715e <HAL_TIM_PWM_Start+0x142>
 800715a:	2301      	movs	r3, #1
 800715c:	e000      	b.n	8007160 <HAL_TIM_PWM_Start+0x144>
 800715e:	2300      	movs	r3, #0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d007      	beq.n	8007174 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007172:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a25      	ldr	r2, [pc, #148]	@ (8007210 <HAL_TIM_PWM_Start+0x1f4>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d022      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007186:	d01d      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a25      	ldr	r2, [pc, #148]	@ (8007224 <HAL_TIM_PWM_Start+0x208>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d018      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a24      	ldr	r2, [pc, #144]	@ (8007228 <HAL_TIM_PWM_Start+0x20c>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d013      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a22      	ldr	r2, [pc, #136]	@ (800722c <HAL_TIM_PWM_Start+0x210>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d00e      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a1a      	ldr	r2, [pc, #104]	@ (8007214 <HAL_TIM_PWM_Start+0x1f8>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d009      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a1e      	ldr	r2, [pc, #120]	@ (8007230 <HAL_TIM_PWM_Start+0x214>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d004      	beq.n	80071c4 <HAL_TIM_PWM_Start+0x1a8>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a16      	ldr	r2, [pc, #88]	@ (8007218 <HAL_TIM_PWM_Start+0x1fc>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d115      	bne.n	80071f0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689a      	ldr	r2, [r3, #8]
 80071ca:	4b1a      	ldr	r3, [pc, #104]	@ (8007234 <HAL_TIM_PWM_Start+0x218>)
 80071cc:	4013      	ands	r3, r2
 80071ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2b06      	cmp	r3, #6
 80071d4:	d015      	beq.n	8007202 <HAL_TIM_PWM_Start+0x1e6>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071dc:	d011      	beq.n	8007202 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f042 0201 	orr.w	r2, r2, #1
 80071ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071ee:	e008      	b.n	8007202 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f042 0201 	orr.w	r2, r2, #1
 80071fe:	601a      	str	r2, [r3, #0]
 8007200:	e000      	b.n	8007204 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007202:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3710      	adds	r7, #16
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	40010000 	.word	0x40010000
 8007214:	40010400 	.word	0x40010400
 8007218:	40014000 	.word	0x40014000
 800721c:	40014400 	.word	0x40014400
 8007220:	40014800 	.word	0x40014800
 8007224:	40000400 	.word	0x40000400
 8007228:	40000800 	.word	0x40000800
 800722c:	40000c00 	.word	0x40000c00
 8007230:	40001800 	.word	0x40001800
 8007234:	00010007 	.word	0x00010007

08007238 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800724e:	2b01      	cmp	r3, #1
 8007250:	d101      	bne.n	8007256 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007252:	2302      	movs	r3, #2
 8007254:	e0ff      	b.n	8007456 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2b14      	cmp	r3, #20
 8007262:	f200 80f0 	bhi.w	8007446 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007266:	a201      	add	r2, pc, #4	@ (adr r2, 800726c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800726c:	080072c1 	.word	0x080072c1
 8007270:	08007447 	.word	0x08007447
 8007274:	08007447 	.word	0x08007447
 8007278:	08007447 	.word	0x08007447
 800727c:	08007301 	.word	0x08007301
 8007280:	08007447 	.word	0x08007447
 8007284:	08007447 	.word	0x08007447
 8007288:	08007447 	.word	0x08007447
 800728c:	08007343 	.word	0x08007343
 8007290:	08007447 	.word	0x08007447
 8007294:	08007447 	.word	0x08007447
 8007298:	08007447 	.word	0x08007447
 800729c:	08007383 	.word	0x08007383
 80072a0:	08007447 	.word	0x08007447
 80072a4:	08007447 	.word	0x08007447
 80072a8:	08007447 	.word	0x08007447
 80072ac:	080073c5 	.word	0x080073c5
 80072b0:	08007447 	.word	0x08007447
 80072b4:	08007447 	.word	0x08007447
 80072b8:	08007447 	.word	0x08007447
 80072bc:	08007405 	.word	0x08007405
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68b9      	ldr	r1, [r7, #8]
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 f96a 	bl	80075a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	699a      	ldr	r2, [r3, #24]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f042 0208 	orr.w	r2, r2, #8
 80072da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	699a      	ldr	r2, [r3, #24]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f022 0204 	bic.w	r2, r2, #4
 80072ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6999      	ldr	r1, [r3, #24]
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	691a      	ldr	r2, [r3, #16]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	430a      	orrs	r2, r1
 80072fc:	619a      	str	r2, [r3, #24]
      break;
 80072fe:	e0a5      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	4618      	mov	r0, r3
 8007308:	f000 f9da 	bl	80076c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	699a      	ldr	r2, [r3, #24]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800731a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	699a      	ldr	r2, [r3, #24]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800732a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6999      	ldr	r1, [r3, #24]
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	021a      	lsls	r2, r3, #8
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	430a      	orrs	r2, r1
 800733e:	619a      	str	r2, [r3, #24]
      break;
 8007340:	e084      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68b9      	ldr	r1, [r7, #8]
 8007348:	4618      	mov	r0, r3
 800734a:	f000 fa43 	bl	80077d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	69da      	ldr	r2, [r3, #28]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f042 0208 	orr.w	r2, r2, #8
 800735c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	69da      	ldr	r2, [r3, #28]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f022 0204 	bic.w	r2, r2, #4
 800736c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	69d9      	ldr	r1, [r3, #28]
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	691a      	ldr	r2, [r3, #16]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	430a      	orrs	r2, r1
 800737e:	61da      	str	r2, [r3, #28]
      break;
 8007380:	e064      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68b9      	ldr	r1, [r7, #8]
 8007388:	4618      	mov	r0, r3
 800738a:	f000 faab 	bl	80078e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	69da      	ldr	r2, [r3, #28]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800739c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	69da      	ldr	r2, [r3, #28]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	69d9      	ldr	r1, [r3, #28]
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	021a      	lsls	r2, r3, #8
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	61da      	str	r2, [r3, #28]
      break;
 80073c2:	e043      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68b9      	ldr	r1, [r7, #8]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f000 faf4 	bl	80079b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f042 0208 	orr.w	r2, r2, #8
 80073de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f022 0204 	bic.w	r2, r2, #4
 80073ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	691a      	ldr	r2, [r3, #16]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	430a      	orrs	r2, r1
 8007400:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007402:	e023      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68b9      	ldr	r1, [r7, #8]
 800740a:	4618      	mov	r0, r3
 800740c:	f000 fb38 	bl	8007a80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800741e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800742e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	021a      	lsls	r2, r3, #8
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	430a      	orrs	r2, r1
 8007442:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007444:	e002      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	75fb      	strb	r3, [r7, #23]
      break;
 800744a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007454:	7dfb      	ldrb	r3, [r7, #23]
}
 8007456:	4618      	mov	r0, r3
 8007458:	3718      	adds	r7, #24
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop

08007460 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007460:	b480      	push	{r7}
 8007462:	b085      	sub	sp, #20
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a43      	ldr	r2, [pc, #268]	@ (8007580 <TIM_Base_SetConfig+0x120>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d013      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800747e:	d00f      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a40      	ldr	r2, [pc, #256]	@ (8007584 <TIM_Base_SetConfig+0x124>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d00b      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a3f      	ldr	r2, [pc, #252]	@ (8007588 <TIM_Base_SetConfig+0x128>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d007      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a3e      	ldr	r2, [pc, #248]	@ (800758c <TIM_Base_SetConfig+0x12c>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d003      	beq.n	80074a0 <TIM_Base_SetConfig+0x40>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a3d      	ldr	r2, [pc, #244]	@ (8007590 <TIM_Base_SetConfig+0x130>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d108      	bne.n	80074b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	68fa      	ldr	r2, [r7, #12]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a32      	ldr	r2, [pc, #200]	@ (8007580 <TIM_Base_SetConfig+0x120>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d01f      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074c0:	d01b      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a2f      	ldr	r2, [pc, #188]	@ (8007584 <TIM_Base_SetConfig+0x124>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d017      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a2e      	ldr	r2, [pc, #184]	@ (8007588 <TIM_Base_SetConfig+0x128>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d013      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a2d      	ldr	r2, [pc, #180]	@ (800758c <TIM_Base_SetConfig+0x12c>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d00f      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a2c      	ldr	r2, [pc, #176]	@ (8007590 <TIM_Base_SetConfig+0x130>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d00b      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a2b      	ldr	r2, [pc, #172]	@ (8007594 <TIM_Base_SetConfig+0x134>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d007      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a2a      	ldr	r2, [pc, #168]	@ (8007598 <TIM_Base_SetConfig+0x138>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d003      	beq.n	80074fa <TIM_Base_SetConfig+0x9a>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a29      	ldr	r2, [pc, #164]	@ (800759c <TIM_Base_SetConfig+0x13c>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d108      	bne.n	800750c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007500:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	68fa      	ldr	r2, [r7, #12]
 8007508:	4313      	orrs	r3, r2
 800750a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	4313      	orrs	r3, r2
 8007518:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	689a      	ldr	r2, [r3, #8]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a14      	ldr	r2, [pc, #80]	@ (8007580 <TIM_Base_SetConfig+0x120>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d00f      	beq.n	8007552 <TIM_Base_SetConfig+0xf2>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a16      	ldr	r2, [pc, #88]	@ (8007590 <TIM_Base_SetConfig+0x130>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d00b      	beq.n	8007552 <TIM_Base_SetConfig+0xf2>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a15      	ldr	r2, [pc, #84]	@ (8007594 <TIM_Base_SetConfig+0x134>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d007      	beq.n	8007552 <TIM_Base_SetConfig+0xf2>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	4a14      	ldr	r2, [pc, #80]	@ (8007598 <TIM_Base_SetConfig+0x138>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d003      	beq.n	8007552 <TIM_Base_SetConfig+0xf2>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a13      	ldr	r2, [pc, #76]	@ (800759c <TIM_Base_SetConfig+0x13c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d103      	bne.n	800755a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	691a      	ldr	r2, [r3, #16]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f043 0204 	orr.w	r2, r3, #4
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	68fa      	ldr	r2, [r7, #12]
 8007570:	601a      	str	r2, [r3, #0]
}
 8007572:	bf00      	nop
 8007574:	3714      	adds	r7, #20
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr
 800757e:	bf00      	nop
 8007580:	40010000 	.word	0x40010000
 8007584:	40000400 	.word	0x40000400
 8007588:	40000800 	.word	0x40000800
 800758c:	40000c00 	.word	0x40000c00
 8007590:	40010400 	.word	0x40010400
 8007594:	40014000 	.word	0x40014000
 8007598:	40014400 	.word	0x40014400
 800759c:	40014800 	.word	0x40014800

080075a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b087      	sub	sp, #28
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	f023 0201 	bic.w	r2, r3, #1
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	699b      	ldr	r3, [r3, #24]
 80075c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	4b37      	ldr	r3, [pc, #220]	@ (80076a8 <TIM_OC1_SetConfig+0x108>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f023 0303 	bic.w	r3, r3, #3
 80075d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	4313      	orrs	r3, r2
 80075e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	f023 0302 	bic.w	r3, r3, #2
 80075e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	697a      	ldr	r2, [r7, #20]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a2d      	ldr	r2, [pc, #180]	@ (80076ac <TIM_OC1_SetConfig+0x10c>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d00f      	beq.n	800761c <TIM_OC1_SetConfig+0x7c>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a2c      	ldr	r2, [pc, #176]	@ (80076b0 <TIM_OC1_SetConfig+0x110>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d00b      	beq.n	800761c <TIM_OC1_SetConfig+0x7c>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a2b      	ldr	r2, [pc, #172]	@ (80076b4 <TIM_OC1_SetConfig+0x114>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d007      	beq.n	800761c <TIM_OC1_SetConfig+0x7c>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a2a      	ldr	r2, [pc, #168]	@ (80076b8 <TIM_OC1_SetConfig+0x118>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d003      	beq.n	800761c <TIM_OC1_SetConfig+0x7c>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a29      	ldr	r2, [pc, #164]	@ (80076bc <TIM_OC1_SetConfig+0x11c>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d10c      	bne.n	8007636 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f023 0308 	bic.w	r3, r3, #8
 8007622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	697a      	ldr	r2, [r7, #20]
 800762a:	4313      	orrs	r3, r2
 800762c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f023 0304 	bic.w	r3, r3, #4
 8007634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a1c      	ldr	r2, [pc, #112]	@ (80076ac <TIM_OC1_SetConfig+0x10c>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d00f      	beq.n	800765e <TIM_OC1_SetConfig+0xbe>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a1b      	ldr	r2, [pc, #108]	@ (80076b0 <TIM_OC1_SetConfig+0x110>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d00b      	beq.n	800765e <TIM_OC1_SetConfig+0xbe>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a1a      	ldr	r2, [pc, #104]	@ (80076b4 <TIM_OC1_SetConfig+0x114>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d007      	beq.n	800765e <TIM_OC1_SetConfig+0xbe>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a19      	ldr	r2, [pc, #100]	@ (80076b8 <TIM_OC1_SetConfig+0x118>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d003      	beq.n	800765e <TIM_OC1_SetConfig+0xbe>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a18      	ldr	r2, [pc, #96]	@ (80076bc <TIM_OC1_SetConfig+0x11c>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d111      	bne.n	8007682 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800766c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	695b      	ldr	r3, [r3, #20]
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	4313      	orrs	r3, r2
 8007676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	699b      	ldr	r3, [r3, #24]
 800767c:	693a      	ldr	r2, [r7, #16]
 800767e:	4313      	orrs	r3, r2
 8007680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	693a      	ldr	r2, [r7, #16]
 8007686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	685a      	ldr	r2, [r3, #4]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	697a      	ldr	r2, [r7, #20]
 800769a:	621a      	str	r2, [r3, #32]
}
 800769c:	bf00      	nop
 800769e:	371c      	adds	r7, #28
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr
 80076a8:	fffeff8f 	.word	0xfffeff8f
 80076ac:	40010000 	.word	0x40010000
 80076b0:	40010400 	.word	0x40010400
 80076b4:	40014000 	.word	0x40014000
 80076b8:	40014400 	.word	0x40014400
 80076bc:	40014800 	.word	0x40014800

080076c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a1b      	ldr	r3, [r3, #32]
 80076d4:	f023 0210 	bic.w	r2, r3, #16
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	699b      	ldr	r3, [r3, #24]
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	4b34      	ldr	r3, [pc, #208]	@ (80077bc <TIM_OC2_SetConfig+0xfc>)
 80076ec:	4013      	ands	r3, r2
 80076ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	021b      	lsls	r3, r3, #8
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	4313      	orrs	r3, r2
 8007702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	f023 0320 	bic.w	r3, r3, #32
 800770a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	011b      	lsls	r3, r3, #4
 8007712:	697a      	ldr	r2, [r7, #20]
 8007714:	4313      	orrs	r3, r2
 8007716:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a29      	ldr	r2, [pc, #164]	@ (80077c0 <TIM_OC2_SetConfig+0x100>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d003      	beq.n	8007728 <TIM_OC2_SetConfig+0x68>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a28      	ldr	r2, [pc, #160]	@ (80077c4 <TIM_OC2_SetConfig+0x104>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d10d      	bne.n	8007744 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800772e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	4313      	orrs	r3, r2
 800773a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007742:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a1e      	ldr	r2, [pc, #120]	@ (80077c0 <TIM_OC2_SetConfig+0x100>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d00f      	beq.n	800776c <TIM_OC2_SetConfig+0xac>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a1d      	ldr	r2, [pc, #116]	@ (80077c4 <TIM_OC2_SetConfig+0x104>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d00b      	beq.n	800776c <TIM_OC2_SetConfig+0xac>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a1c      	ldr	r2, [pc, #112]	@ (80077c8 <TIM_OC2_SetConfig+0x108>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d007      	beq.n	800776c <TIM_OC2_SetConfig+0xac>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a1b      	ldr	r2, [pc, #108]	@ (80077cc <TIM_OC2_SetConfig+0x10c>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d003      	beq.n	800776c <TIM_OC2_SetConfig+0xac>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a1a      	ldr	r2, [pc, #104]	@ (80077d0 <TIM_OC2_SetConfig+0x110>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d113      	bne.n	8007794 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007772:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800777a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	695b      	ldr	r3, [r3, #20]
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	693a      	ldr	r2, [r7, #16]
 8007784:	4313      	orrs	r3, r2
 8007786:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	693a      	ldr	r2, [r7, #16]
 8007790:	4313      	orrs	r3, r2
 8007792:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	693a      	ldr	r2, [r7, #16]
 8007798:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	685a      	ldr	r2, [r3, #4]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	697a      	ldr	r2, [r7, #20]
 80077ac:	621a      	str	r2, [r3, #32]
}
 80077ae:	bf00      	nop
 80077b0:	371c      	adds	r7, #28
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	feff8fff 	.word	0xfeff8fff
 80077c0:	40010000 	.word	0x40010000
 80077c4:	40010400 	.word	0x40010400
 80077c8:	40014000 	.word	0x40014000
 80077cc:	40014400 	.word	0x40014400
 80077d0:	40014800 	.word	0x40014800

080077d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b087      	sub	sp, #28
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6a1b      	ldr	r3, [r3, #32]
 80077e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	69db      	ldr	r3, [r3, #28]
 80077fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	4b33      	ldr	r3, [pc, #204]	@ (80078cc <TIM_OC3_SetConfig+0xf8>)
 8007800:	4013      	ands	r3, r2
 8007802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f023 0303 	bic.w	r3, r3, #3
 800780a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	4313      	orrs	r3, r2
 8007814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800781c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	021b      	lsls	r3, r3, #8
 8007824:	697a      	ldr	r2, [r7, #20]
 8007826:	4313      	orrs	r3, r2
 8007828:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a28      	ldr	r2, [pc, #160]	@ (80078d0 <TIM_OC3_SetConfig+0xfc>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d003      	beq.n	800783a <TIM_OC3_SetConfig+0x66>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a27      	ldr	r2, [pc, #156]	@ (80078d4 <TIM_OC3_SetConfig+0x100>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d10d      	bne.n	8007856 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007840:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	021b      	lsls	r3, r3, #8
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	4313      	orrs	r3, r2
 800784c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a1d      	ldr	r2, [pc, #116]	@ (80078d0 <TIM_OC3_SetConfig+0xfc>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d00f      	beq.n	800787e <TIM_OC3_SetConfig+0xaa>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a1c      	ldr	r2, [pc, #112]	@ (80078d4 <TIM_OC3_SetConfig+0x100>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d00b      	beq.n	800787e <TIM_OC3_SetConfig+0xaa>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a1b      	ldr	r2, [pc, #108]	@ (80078d8 <TIM_OC3_SetConfig+0x104>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d007      	beq.n	800787e <TIM_OC3_SetConfig+0xaa>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a1a      	ldr	r2, [pc, #104]	@ (80078dc <TIM_OC3_SetConfig+0x108>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d003      	beq.n	800787e <TIM_OC3_SetConfig+0xaa>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a19      	ldr	r2, [pc, #100]	@ (80078e0 <TIM_OC3_SetConfig+0x10c>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d113      	bne.n	80078a6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800788c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	011b      	lsls	r3, r3, #4
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	4313      	orrs	r3, r2
 8007898:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	011b      	lsls	r3, r3, #4
 80078a0:	693a      	ldr	r2, [r7, #16]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	68fa      	ldr	r2, [r7, #12]
 80078b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	685a      	ldr	r2, [r3, #4]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	697a      	ldr	r2, [r7, #20]
 80078be:	621a      	str	r2, [r3, #32]
}
 80078c0:	bf00      	nop
 80078c2:	371c      	adds	r7, #28
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr
 80078cc:	fffeff8f 	.word	0xfffeff8f
 80078d0:	40010000 	.word	0x40010000
 80078d4:	40010400 	.word	0x40010400
 80078d8:	40014000 	.word	0x40014000
 80078dc:	40014400 	.word	0x40014400
 80078e0:	40014800 	.word	0x40014800

080078e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b087      	sub	sp, #28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a1b      	ldr	r3, [r3, #32]
 80078f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	4b24      	ldr	r3, [pc, #144]	@ (80079a0 <TIM_OC4_SetConfig+0xbc>)
 8007910:	4013      	ands	r3, r2
 8007912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800791a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	021b      	lsls	r3, r3, #8
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	4313      	orrs	r3, r2
 8007926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800792e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	031b      	lsls	r3, r3, #12
 8007936:	693a      	ldr	r2, [r7, #16]
 8007938:	4313      	orrs	r3, r2
 800793a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a19      	ldr	r2, [pc, #100]	@ (80079a4 <TIM_OC4_SetConfig+0xc0>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d00f      	beq.n	8007964 <TIM_OC4_SetConfig+0x80>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	4a18      	ldr	r2, [pc, #96]	@ (80079a8 <TIM_OC4_SetConfig+0xc4>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d00b      	beq.n	8007964 <TIM_OC4_SetConfig+0x80>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a17      	ldr	r2, [pc, #92]	@ (80079ac <TIM_OC4_SetConfig+0xc8>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d007      	beq.n	8007964 <TIM_OC4_SetConfig+0x80>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a16      	ldr	r2, [pc, #88]	@ (80079b0 <TIM_OC4_SetConfig+0xcc>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d003      	beq.n	8007964 <TIM_OC4_SetConfig+0x80>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a15      	ldr	r2, [pc, #84]	@ (80079b4 <TIM_OC4_SetConfig+0xd0>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d109      	bne.n	8007978 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800796a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	695b      	ldr	r3, [r3, #20]
 8007970:	019b      	lsls	r3, r3, #6
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	4313      	orrs	r3, r2
 8007976:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68fa      	ldr	r2, [r7, #12]
 8007982:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	685a      	ldr	r2, [r3, #4]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	621a      	str	r2, [r3, #32]
}
 8007992:	bf00      	nop
 8007994:	371c      	adds	r7, #28
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	feff8fff 	.word	0xfeff8fff
 80079a4:	40010000 	.word	0x40010000
 80079a8:	40010400 	.word	0x40010400
 80079ac:	40014000 	.word	0x40014000
 80079b0:	40014400 	.word	0x40014400
 80079b4:	40014800 	.word	0x40014800

080079b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b087      	sub	sp, #28
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a1b      	ldr	r3, [r3, #32]
 80079cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80079e0:	68fa      	ldr	r2, [r7, #12]
 80079e2:	4b21      	ldr	r3, [pc, #132]	@ (8007a68 <TIM_OC5_SetConfig+0xb0>)
 80079e4:	4013      	ands	r3, r2
 80079e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80079f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	041b      	lsls	r3, r3, #16
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a18      	ldr	r2, [pc, #96]	@ (8007a6c <TIM_OC5_SetConfig+0xb4>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d00f      	beq.n	8007a2e <TIM_OC5_SetConfig+0x76>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a17      	ldr	r2, [pc, #92]	@ (8007a70 <TIM_OC5_SetConfig+0xb8>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d00b      	beq.n	8007a2e <TIM_OC5_SetConfig+0x76>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a16      	ldr	r2, [pc, #88]	@ (8007a74 <TIM_OC5_SetConfig+0xbc>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d007      	beq.n	8007a2e <TIM_OC5_SetConfig+0x76>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a15      	ldr	r2, [pc, #84]	@ (8007a78 <TIM_OC5_SetConfig+0xc0>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d003      	beq.n	8007a2e <TIM_OC5_SetConfig+0x76>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a14      	ldr	r2, [pc, #80]	@ (8007a7c <TIM_OC5_SetConfig+0xc4>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d109      	bne.n	8007a42 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a34:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	695b      	ldr	r3, [r3, #20]
 8007a3a:	021b      	lsls	r3, r3, #8
 8007a3c:	697a      	ldr	r2, [r7, #20]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	621a      	str	r2, [r3, #32]
}
 8007a5c:	bf00      	nop
 8007a5e:	371c      	adds	r7, #28
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr
 8007a68:	fffeff8f 	.word	0xfffeff8f
 8007a6c:	40010000 	.word	0x40010000
 8007a70:	40010400 	.word	0x40010400
 8007a74:	40014000 	.word	0x40014000
 8007a78:	40014400 	.word	0x40014400
 8007a7c:	40014800 	.word	0x40014800

08007a80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b087      	sub	sp, #28
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6a1b      	ldr	r3, [r3, #32]
 8007a94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	4b22      	ldr	r3, [pc, #136]	@ (8007b34 <TIM_OC6_SetConfig+0xb4>)
 8007aac:	4013      	ands	r3, r2
 8007aae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	021b      	lsls	r3, r3, #8
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007ac2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	051b      	lsls	r3, r3, #20
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a19      	ldr	r2, [pc, #100]	@ (8007b38 <TIM_OC6_SetConfig+0xb8>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d00f      	beq.n	8007af8 <TIM_OC6_SetConfig+0x78>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4a18      	ldr	r2, [pc, #96]	@ (8007b3c <TIM_OC6_SetConfig+0xbc>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d00b      	beq.n	8007af8 <TIM_OC6_SetConfig+0x78>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a17      	ldr	r2, [pc, #92]	@ (8007b40 <TIM_OC6_SetConfig+0xc0>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d007      	beq.n	8007af8 <TIM_OC6_SetConfig+0x78>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a16      	ldr	r2, [pc, #88]	@ (8007b44 <TIM_OC6_SetConfig+0xc4>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d003      	beq.n	8007af8 <TIM_OC6_SetConfig+0x78>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a15      	ldr	r2, [pc, #84]	@ (8007b48 <TIM_OC6_SetConfig+0xc8>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d109      	bne.n	8007b0c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007afe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	029b      	lsls	r3, r3, #10
 8007b06:	697a      	ldr	r2, [r7, #20]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	697a      	ldr	r2, [r7, #20]
 8007b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	68fa      	ldr	r2, [r7, #12]
 8007b16:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	685a      	ldr	r2, [r3, #4]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	693a      	ldr	r2, [r7, #16]
 8007b24:	621a      	str	r2, [r3, #32]
}
 8007b26:	bf00      	nop
 8007b28:	371c      	adds	r7, #28
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr
 8007b32:	bf00      	nop
 8007b34:	feff8fff 	.word	0xfeff8fff
 8007b38:	40010000 	.word	0x40010000
 8007b3c:	40010400 	.word	0x40010400
 8007b40:	40014000 	.word	0x40014000
 8007b44:	40014400 	.word	0x40014400
 8007b48:	40014800 	.word	0x40014800

08007b4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	f003 031f 	and.w	r3, r3, #31
 8007b5e:	2201      	movs	r2, #1
 8007b60:	fa02 f303 	lsl.w	r3, r2, r3
 8007b64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6a1a      	ldr	r2, [r3, #32]
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	43db      	mvns	r3, r3
 8007b6e:	401a      	ands	r2, r3
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	6a1a      	ldr	r2, [r3, #32]
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f003 031f 	and.w	r3, r3, #31
 8007b7e:	6879      	ldr	r1, [r7, #4]
 8007b80:	fa01 f303 	lsl.w	r3, r1, r3
 8007b84:	431a      	orrs	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	621a      	str	r2, [r3, #32]
}
 8007b8a:	bf00      	nop
 8007b8c:	371c      	adds	r7, #28
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr

08007b96 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b082      	sub	sp, #8
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d101      	bne.n	8007ba8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e042      	b.n	8007c2e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d106      	bne.n	8007bc0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f7fa f9c4 	bl	8001f48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2224      	movs	r2, #36	@ 0x24
 8007bc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f022 0201 	bic.w	r2, r2, #1
 8007bd6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f001 fa15 	bl	8009010 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 fcaa 	bl	8008540 <UART_SetConfig>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d101      	bne.n	8007bf6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e01b      	b.n	8007c2e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	685a      	ldr	r2, [r3, #4]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007c04:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	689a      	ldr	r2, [r3, #8]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007c14:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f042 0201 	orr.w	r2, r2, #1
 8007c24:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f001 fa94 	bl	8009154 <UART_CheckIdleState>
 8007c2c:	4603      	mov	r3, r0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c36:	b580      	push	{r7, lr}
 8007c38:	b08a      	sub	sp, #40	@ 0x28
 8007c3a:	af02      	add	r7, sp, #8
 8007c3c:	60f8      	str	r0, [r7, #12]
 8007c3e:	60b9      	str	r1, [r7, #8]
 8007c40:	603b      	str	r3, [r7, #0]
 8007c42:	4613      	mov	r3, r2
 8007c44:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c4c:	2b20      	cmp	r3, #32
 8007c4e:	d17b      	bne.n	8007d48 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <HAL_UART_Transmit+0x26>
 8007c56:	88fb      	ldrh	r3, [r7, #6]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e074      	b.n	8007d4a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2221      	movs	r2, #33	@ 0x21
 8007c6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c70:	f7fa fbf0 	bl	8002454 <HAL_GetTick>
 8007c74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	88fa      	ldrh	r2, [r7, #6]
 8007c7a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	88fa      	ldrh	r2, [r7, #6]
 8007c82:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c8e:	d108      	bne.n	8007ca2 <HAL_UART_Transmit+0x6c>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d104      	bne.n	8007ca2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	61bb      	str	r3, [r7, #24]
 8007ca0:	e003      	b.n	8007caa <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007caa:	e030      	b.n	8007d0e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	9300      	str	r3, [sp, #0]
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	2180      	movs	r1, #128	@ 0x80
 8007cb6:	68f8      	ldr	r0, [r7, #12]
 8007cb8:	f001 faf6 	bl	80092a8 <UART_WaitOnFlagUntilTimeout>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d005      	beq.n	8007cce <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2220      	movs	r2, #32
 8007cc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007cca:	2303      	movs	r3, #3
 8007ccc:	e03d      	b.n	8007d4a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007cce:	69fb      	ldr	r3, [r7, #28]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d10b      	bne.n	8007cec <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007cd4:	69bb      	ldr	r3, [r7, #24]
 8007cd6:	881b      	ldrh	r3, [r3, #0]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ce2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	3302      	adds	r3, #2
 8007ce8:	61bb      	str	r3, [r7, #24]
 8007cea:	e007      	b.n	8007cfc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	781a      	ldrb	r2, [r3, #0]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d02:	b29b      	uxth	r3, r3
 8007d04:	3b01      	subs	r3, #1
 8007d06:	b29a      	uxth	r2, r3
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d1c8      	bne.n	8007cac <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	9300      	str	r3, [sp, #0]
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	2200      	movs	r2, #0
 8007d22:	2140      	movs	r1, #64	@ 0x40
 8007d24:	68f8      	ldr	r0, [r7, #12]
 8007d26:	f001 fabf 	bl	80092a8 <UART_WaitOnFlagUntilTimeout>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d005      	beq.n	8007d3c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2220      	movs	r2, #32
 8007d34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e006      	b.n	8007d4a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2220      	movs	r2, #32
 8007d40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007d44:	2300      	movs	r3, #0
 8007d46:	e000      	b.n	8007d4a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007d48:	2302      	movs	r3, #2
  }
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3720      	adds	r7, #32
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
	...

08007d54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b0ba      	sub	sp, #232	@ 0xe8
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	69db      	ldr	r3, [r3, #28]
 8007d62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007d7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007d7e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007d82:	4013      	ands	r3, r2
 8007d84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007d88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d11b      	bne.n	8007dc8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d94:	f003 0320 	and.w	r3, r3, #32
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d015      	beq.n	8007dc8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007da0:	f003 0320 	and.w	r3, r3, #32
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d105      	bne.n	8007db4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007da8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007dac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d009      	beq.n	8007dc8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 8393 	beq.w	80084e4 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	4798      	blx	r3
      }
      return;
 8007dc6:	e38d      	b.n	80084e4 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007dc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f000 8123 	beq.w	8008018 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007dd2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007dd6:	4b8d      	ldr	r3, [pc, #564]	@ (800800c <HAL_UART_IRQHandler+0x2b8>)
 8007dd8:	4013      	ands	r3, r2
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d106      	bne.n	8007dec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007dde:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007de2:	4b8b      	ldr	r3, [pc, #556]	@ (8008010 <HAL_UART_IRQHandler+0x2bc>)
 8007de4:	4013      	ands	r3, r2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f000 8116 	beq.w	8008018 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007df0:	f003 0301 	and.w	r3, r3, #1
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d011      	beq.n	8007e1c <HAL_UART_IRQHandler+0xc8>
 8007df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d00b      	beq.n	8007e1c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e12:	f043 0201 	orr.w	r2, r3, #1
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e20:	f003 0302 	and.w	r3, r3, #2
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d011      	beq.n	8007e4c <HAL_UART_IRQHandler+0xf8>
 8007e28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e2c:	f003 0301 	and.w	r3, r3, #1
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00b      	beq.n	8007e4c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2202      	movs	r2, #2
 8007e3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e42:	f043 0204 	orr.w	r2, r3, #4
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e50:	f003 0304 	and.w	r3, r3, #4
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d011      	beq.n	8007e7c <HAL_UART_IRQHandler+0x128>
 8007e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e5c:	f003 0301 	and.w	r3, r3, #1
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d00b      	beq.n	8007e7c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	2204      	movs	r2, #4
 8007e6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e72:	f043 0202 	orr.w	r2, r3, #2
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e80:	f003 0308 	and.w	r3, r3, #8
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d017      	beq.n	8007eb8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e8c:	f003 0320 	and.w	r3, r3, #32
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d105      	bne.n	8007ea0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007e94:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007e98:	4b5c      	ldr	r3, [pc, #368]	@ (800800c <HAL_UART_IRQHandler+0x2b8>)
 8007e9a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d00b      	beq.n	8007eb8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2208      	movs	r2, #8
 8007ea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007eae:	f043 0208 	orr.w	r2, r3, #8
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007eb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d012      	beq.n	8007eea <HAL_UART_IRQHandler+0x196>
 8007ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ec8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d00c      	beq.n	8007eea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ed8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ee0:	f043 0220 	orr.w	r2, r3, #32
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f000 82f9 	beq.w	80084e8 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007efa:	f003 0320 	and.w	r3, r3, #32
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d013      	beq.n	8007f2a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007f02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f06:	f003 0320 	and.w	r3, r3, #32
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d105      	bne.n	8007f1a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d007      	beq.n	8007f2a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f30:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f3e:	2b40      	cmp	r3, #64	@ 0x40
 8007f40:	d005      	beq.n	8007f4e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007f42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f46:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d054      	beq.n	8007ff8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f001 fa18 	bl	8009384 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f5e:	2b40      	cmp	r3, #64	@ 0x40
 8007f60:	d146      	bne.n	8007ff0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3308      	adds	r3, #8
 8007f68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f70:	e853 3f00 	ldrex	r3, [r3]
 8007f74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007f78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	3308      	adds	r3, #8
 8007f8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007f8e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007f92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007f9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007f9e:	e841 2300 	strex	r3, r2, [r1]
 8007fa2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007fa6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d1d9      	bne.n	8007f62 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d017      	beq.n	8007fe8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fbe:	4a15      	ldr	r2, [pc, #84]	@ (8008014 <HAL_UART_IRQHandler+0x2c0>)
 8007fc0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f7fa fead 	bl	8002d28 <HAL_DMA_Abort_IT>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d019      	beq.n	8008008 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007fe2:	4610      	mov	r0, r2
 8007fe4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fe6:	e00f      	b.n	8008008 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 fa93 	bl	8008514 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fee:	e00b      	b.n	8008008 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f000 fa8f 	bl	8008514 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ff6:	e007      	b.n	8008008 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f000 fa8b 	bl	8008514 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008006:	e26f      	b.n	80084e8 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008008:	bf00      	nop
    return;
 800800a:	e26d      	b.n	80084e8 <HAL_UART_IRQHandler+0x794>
 800800c:	10000001 	.word	0x10000001
 8008010:	04000120 	.word	0x04000120
 8008014:	08009451 	.word	0x08009451

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800801c:	2b01      	cmp	r3, #1
 800801e:	f040 8203 	bne.w	8008428 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008026:	f003 0310 	and.w	r3, r3, #16
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 81fc 	beq.w	8008428 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008034:	f003 0310 	and.w	r3, r3, #16
 8008038:	2b00      	cmp	r3, #0
 800803a:	f000 81f5 	beq.w	8008428 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2210      	movs	r2, #16
 8008044:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008050:	2b40      	cmp	r3, #64	@ 0x40
 8008052:	f040 816d 	bne.w	8008330 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4aa4      	ldr	r2, [pc, #656]	@ (80082f0 <HAL_UART_IRQHandler+0x59c>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d068      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4aa1      	ldr	r2, [pc, #644]	@ (80082f4 <HAL_UART_IRQHandler+0x5a0>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d061      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a9f      	ldr	r2, [pc, #636]	@ (80082f8 <HAL_UART_IRQHandler+0x5a4>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d05a      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a9c      	ldr	r2, [pc, #624]	@ (80082fc <HAL_UART_IRQHandler+0x5a8>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d053      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a9a      	ldr	r2, [pc, #616]	@ (8008300 <HAL_UART_IRQHandler+0x5ac>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d04c      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a97      	ldr	r2, [pc, #604]	@ (8008304 <HAL_UART_IRQHandler+0x5b0>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d045      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a95      	ldr	r2, [pc, #596]	@ (8008308 <HAL_UART_IRQHandler+0x5b4>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d03e      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a92      	ldr	r2, [pc, #584]	@ (800830c <HAL_UART_IRQHandler+0x5b8>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d037      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a90      	ldr	r2, [pc, #576]	@ (8008310 <HAL_UART_IRQHandler+0x5bc>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d030      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a8d      	ldr	r2, [pc, #564]	@ (8008314 <HAL_UART_IRQHandler+0x5c0>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d029      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a8b      	ldr	r2, [pc, #556]	@ (8008318 <HAL_UART_IRQHandler+0x5c4>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d022      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a88      	ldr	r2, [pc, #544]	@ (800831c <HAL_UART_IRQHandler+0x5c8>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d01b      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a86      	ldr	r2, [pc, #536]	@ (8008320 <HAL_UART_IRQHandler+0x5cc>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d014      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a83      	ldr	r2, [pc, #524]	@ (8008324 <HAL_UART_IRQHandler+0x5d0>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d00d      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a81      	ldr	r2, [pc, #516]	@ (8008328 <HAL_UART_IRQHandler+0x5d4>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d006      	beq.n	8008136 <HAL_UART_IRQHandler+0x3e2>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a7e      	ldr	r2, [pc, #504]	@ (800832c <HAL_UART_IRQHandler+0x5d8>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d106      	bne.n	8008144 <HAL_UART_IRQHandler+0x3f0>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	b29b      	uxth	r3, r3
 8008142:	e005      	b.n	8008150 <HAL_UART_IRQHandler+0x3fc>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	b29b      	uxth	r3, r3
 8008150:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008154:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008158:	2b00      	cmp	r3, #0
 800815a:	f000 80ad 	beq.w	80082b8 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008164:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008168:	429a      	cmp	r2, r3
 800816a:	f080 80a5 	bcs.w	80082b8 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008174:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800817e:	69db      	ldr	r3, [r3, #28]
 8008180:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008184:	f000 8087 	beq.w	8008296 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008190:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008194:	e853 3f00 	ldrex	r3, [r3]
 8008198:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800819c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80081a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	461a      	mov	r2, r3
 80081ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80081b6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80081be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80081c2:	e841 2300 	strex	r3, r2, [r1]
 80081c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80081ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1da      	bne.n	8008188 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	3308      	adds	r3, #8
 80081d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081dc:	e853 3f00 	ldrex	r3, [r3]
 80081e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80081e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80081e4:	f023 0301 	bic.w	r3, r3, #1
 80081e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	3308      	adds	r3, #8
 80081f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80081f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80081fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80081fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008202:	e841 2300 	strex	r3, r2, [r1]
 8008206:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008208:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1e1      	bne.n	80081d2 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3308      	adds	r3, #8
 8008214:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008216:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008218:	e853 3f00 	ldrex	r3, [r3]
 800821c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800821e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	3308      	adds	r3, #8
 800822e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008232:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008234:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008236:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008238:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800823a:	e841 2300 	strex	r3, r2, [r1]
 800823e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008240:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1e3      	bne.n	800820e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2220      	movs	r2, #32
 800824a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800825c:	e853 3f00 	ldrex	r3, [r3]
 8008260:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008262:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008264:	f023 0310 	bic.w	r3, r3, #16
 8008268:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	461a      	mov	r2, r3
 8008272:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008276:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008278:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800827c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800827e:	e841 2300 	strex	r3, r2, [r1]
 8008282:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008284:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008286:	2b00      	cmp	r3, #0
 8008288:	d1e4      	bne.n	8008254 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008290:	4618      	mov	r0, r3
 8008292:	f7fa fa2b 	bl	80026ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2202      	movs	r2, #2
 800829a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	4619      	mov	r1, r3
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 f939 	bl	8008528 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80082b6:	e119      	b.n	80084ec <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082c2:	429a      	cmp	r2, r3
 80082c4:	f040 8112 	bne.w	80084ec <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082ce:	69db      	ldr	r3, [r3, #28]
 80082d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082d4:	f040 810a 	bne.w	80084ec <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2202      	movs	r2, #2
 80082dc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082e4:	4619      	mov	r1, r3
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 f91e 	bl	8008528 <HAL_UARTEx_RxEventCallback>
      return;
 80082ec:	e0fe      	b.n	80084ec <HAL_UART_IRQHandler+0x798>
 80082ee:	bf00      	nop
 80082f0:	40020010 	.word	0x40020010
 80082f4:	40020028 	.word	0x40020028
 80082f8:	40020040 	.word	0x40020040
 80082fc:	40020058 	.word	0x40020058
 8008300:	40020070 	.word	0x40020070
 8008304:	40020088 	.word	0x40020088
 8008308:	400200a0 	.word	0x400200a0
 800830c:	400200b8 	.word	0x400200b8
 8008310:	40020410 	.word	0x40020410
 8008314:	40020428 	.word	0x40020428
 8008318:	40020440 	.word	0x40020440
 800831c:	40020458 	.word	0x40020458
 8008320:	40020470 	.word	0x40020470
 8008324:	40020488 	.word	0x40020488
 8008328:	400204a0 	.word	0x400204a0
 800832c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800833c:	b29b      	uxth	r3, r3
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800834a:	b29b      	uxth	r3, r3
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 80cf 	beq.w	80084f0 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008352:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008356:	2b00      	cmp	r3, #0
 8008358:	f000 80ca 	beq.w	80084f0 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008364:	e853 3f00 	ldrex	r3, [r3]
 8008368:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800836a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008370:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	461a      	mov	r2, r3
 800837a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800837e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008380:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008382:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008384:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008386:	e841 2300 	strex	r3, r2, [r1]
 800838a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800838c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e4      	bne.n	800835c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	3308      	adds	r3, #8
 8008398:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839c:	e853 3f00 	ldrex	r3, [r3]
 80083a0:	623b      	str	r3, [r7, #32]
   return(result);
 80083a2:	6a3a      	ldr	r2, [r7, #32]
 80083a4:	4b55      	ldr	r3, [pc, #340]	@ (80084fc <HAL_UART_IRQHandler+0x7a8>)
 80083a6:	4013      	ands	r3, r2
 80083a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	3308      	adds	r3, #8
 80083b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80083b6:	633a      	str	r2, [r7, #48]	@ 0x30
 80083b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083be:	e841 2300 	strex	r3, r2, [r1]
 80083c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1e3      	bne.n	8008392 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2220      	movs	r2, #32
 80083ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	e853 3f00 	ldrex	r3, [r3]
 80083ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f023 0310 	bic.w	r3, r3, #16
 80083f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	461a      	mov	r2, r3
 80083fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008400:	61fb      	str	r3, [r7, #28]
 8008402:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008404:	69b9      	ldr	r1, [r7, #24]
 8008406:	69fa      	ldr	r2, [r7, #28]
 8008408:	e841 2300 	strex	r3, r2, [r1]
 800840c:	617b      	str	r3, [r7, #20]
   return(result);
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1e4      	bne.n	80083de <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2202      	movs	r2, #2
 8008418:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800841a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800841e:	4619      	mov	r1, r3
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f000 f881 	bl	8008528 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008426:	e063      	b.n	80084f0 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800842c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00e      	beq.n	8008452 <HAL_UART_IRQHandler+0x6fe>
 8008434:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008438:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800843c:	2b00      	cmp	r3, #0
 800843e:	d008      	beq.n	8008452 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008448:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f001 f83d 	bl	80094ca <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008450:	e051      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800845a:	2b00      	cmp	r3, #0
 800845c:	d014      	beq.n	8008488 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800845e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008466:	2b00      	cmp	r3, #0
 8008468:	d105      	bne.n	8008476 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800846a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800846e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008472:	2b00      	cmp	r3, #0
 8008474:	d008      	beq.n	8008488 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800847a:	2b00      	cmp	r3, #0
 800847c:	d03a      	beq.n	80084f4 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	4798      	blx	r3
    }
    return;
 8008486:	e035      	b.n	80084f4 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800848c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008490:	2b00      	cmp	r3, #0
 8008492:	d009      	beq.n	80084a8 <HAL_UART_IRQHandler+0x754>
 8008494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800849c:	2b00      	cmp	r3, #0
 800849e:	d003      	beq.n	80084a8 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 ffe7 	bl	8009474 <UART_EndTransmit_IT>
    return;
 80084a6:	e026      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80084a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d009      	beq.n	80084c8 <HAL_UART_IRQHandler+0x774>
 80084b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d003      	beq.n	80084c8 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f001 f816 	bl	80094f2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80084c6:	e016      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80084c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d010      	beq.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
 80084d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	da0c      	bge.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 fffe 	bl	80094de <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80084e2:	e008      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80084e4:	bf00      	nop
 80084e6:	e006      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80084e8:	bf00      	nop
 80084ea:	e004      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80084ec:	bf00      	nop
 80084ee:	e002      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80084f0:	bf00      	nop
 80084f2:	e000      	b.n	80084f6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80084f4:	bf00      	nop
  }
}
 80084f6:	37e8      	adds	r7, #232	@ 0xe8
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	effffffe 	.word	0xeffffffe

08008500 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	460b      	mov	r3, r1
 8008532:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008534:	bf00      	nop
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008544:	b092      	sub	sp, #72	@ 0x48
 8008546:	af00      	add	r7, sp, #0
 8008548:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800854a:	2300      	movs	r3, #0
 800854c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	689a      	ldr	r2, [r3, #8]
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	691b      	ldr	r3, [r3, #16]
 8008558:	431a      	orrs	r2, r3
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	695b      	ldr	r3, [r3, #20]
 800855e:	431a      	orrs	r2, r3
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	69db      	ldr	r3, [r3, #28]
 8008564:	4313      	orrs	r3, r2
 8008566:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	4bbe      	ldr	r3, [pc, #760]	@ (8008868 <UART_SetConfig+0x328>)
 8008570:	4013      	ands	r3, r2
 8008572:	697a      	ldr	r2, [r7, #20]
 8008574:	6812      	ldr	r2, [r2, #0]
 8008576:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008578:	430b      	orrs	r3, r1
 800857a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	68da      	ldr	r2, [r3, #12]
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	430a      	orrs	r2, r1
 8008590:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	699b      	ldr	r3, [r3, #24]
 8008596:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4ab3      	ldr	r2, [pc, #716]	@ (800886c <UART_SetConfig+0x32c>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d004      	beq.n	80085ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	6a1b      	ldr	r3, [r3, #32]
 80085a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085a8:	4313      	orrs	r3, r2
 80085aa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	689a      	ldr	r2, [r3, #8]
 80085b2:	4baf      	ldr	r3, [pc, #700]	@ (8008870 <UART_SetConfig+0x330>)
 80085b4:	4013      	ands	r3, r2
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	6812      	ldr	r2, [r2, #0]
 80085ba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80085bc:	430b      	orrs	r3, r1
 80085be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c6:	f023 010f 	bic.w	r1, r3, #15
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	430a      	orrs	r2, r1
 80085d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4aa6      	ldr	r2, [pc, #664]	@ (8008874 <UART_SetConfig+0x334>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d177      	bne.n	80086d0 <UART_SetConfig+0x190>
 80085e0:	4ba5      	ldr	r3, [pc, #660]	@ (8008878 <UART_SetConfig+0x338>)
 80085e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80085e8:	2b28      	cmp	r3, #40	@ 0x28
 80085ea:	d86d      	bhi.n	80086c8 <UART_SetConfig+0x188>
 80085ec:	a201      	add	r2, pc, #4	@ (adr r2, 80085f4 <UART_SetConfig+0xb4>)
 80085ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085f2:	bf00      	nop
 80085f4:	08008699 	.word	0x08008699
 80085f8:	080086c9 	.word	0x080086c9
 80085fc:	080086c9 	.word	0x080086c9
 8008600:	080086c9 	.word	0x080086c9
 8008604:	080086c9 	.word	0x080086c9
 8008608:	080086c9 	.word	0x080086c9
 800860c:	080086c9 	.word	0x080086c9
 8008610:	080086c9 	.word	0x080086c9
 8008614:	080086a1 	.word	0x080086a1
 8008618:	080086c9 	.word	0x080086c9
 800861c:	080086c9 	.word	0x080086c9
 8008620:	080086c9 	.word	0x080086c9
 8008624:	080086c9 	.word	0x080086c9
 8008628:	080086c9 	.word	0x080086c9
 800862c:	080086c9 	.word	0x080086c9
 8008630:	080086c9 	.word	0x080086c9
 8008634:	080086a9 	.word	0x080086a9
 8008638:	080086c9 	.word	0x080086c9
 800863c:	080086c9 	.word	0x080086c9
 8008640:	080086c9 	.word	0x080086c9
 8008644:	080086c9 	.word	0x080086c9
 8008648:	080086c9 	.word	0x080086c9
 800864c:	080086c9 	.word	0x080086c9
 8008650:	080086c9 	.word	0x080086c9
 8008654:	080086b1 	.word	0x080086b1
 8008658:	080086c9 	.word	0x080086c9
 800865c:	080086c9 	.word	0x080086c9
 8008660:	080086c9 	.word	0x080086c9
 8008664:	080086c9 	.word	0x080086c9
 8008668:	080086c9 	.word	0x080086c9
 800866c:	080086c9 	.word	0x080086c9
 8008670:	080086c9 	.word	0x080086c9
 8008674:	080086b9 	.word	0x080086b9
 8008678:	080086c9 	.word	0x080086c9
 800867c:	080086c9 	.word	0x080086c9
 8008680:	080086c9 	.word	0x080086c9
 8008684:	080086c9 	.word	0x080086c9
 8008688:	080086c9 	.word	0x080086c9
 800868c:	080086c9 	.word	0x080086c9
 8008690:	080086c9 	.word	0x080086c9
 8008694:	080086c1 	.word	0x080086c1
 8008698:	2301      	movs	r3, #1
 800869a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800869e:	e222      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80086a0:	2304      	movs	r3, #4
 80086a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086a6:	e21e      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80086a8:	2308      	movs	r3, #8
 80086aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086ae:	e21a      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80086b0:	2310      	movs	r3, #16
 80086b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086b6:	e216      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80086b8:	2320      	movs	r3, #32
 80086ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086be:	e212      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80086c0:	2340      	movs	r3, #64	@ 0x40
 80086c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086c6:	e20e      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80086c8:	2380      	movs	r3, #128	@ 0x80
 80086ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086ce:	e20a      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a69      	ldr	r2, [pc, #420]	@ (800887c <UART_SetConfig+0x33c>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d130      	bne.n	800873c <UART_SetConfig+0x1fc>
 80086da:	4b67      	ldr	r3, [pc, #412]	@ (8008878 <UART_SetConfig+0x338>)
 80086dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086de:	f003 0307 	and.w	r3, r3, #7
 80086e2:	2b05      	cmp	r3, #5
 80086e4:	d826      	bhi.n	8008734 <UART_SetConfig+0x1f4>
 80086e6:	a201      	add	r2, pc, #4	@ (adr r2, 80086ec <UART_SetConfig+0x1ac>)
 80086e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ec:	08008705 	.word	0x08008705
 80086f0:	0800870d 	.word	0x0800870d
 80086f4:	08008715 	.word	0x08008715
 80086f8:	0800871d 	.word	0x0800871d
 80086fc:	08008725 	.word	0x08008725
 8008700:	0800872d 	.word	0x0800872d
 8008704:	2300      	movs	r3, #0
 8008706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800870a:	e1ec      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800870c:	2304      	movs	r3, #4
 800870e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008712:	e1e8      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008714:	2308      	movs	r3, #8
 8008716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800871a:	e1e4      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800871c:	2310      	movs	r3, #16
 800871e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008722:	e1e0      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008724:	2320      	movs	r3, #32
 8008726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800872a:	e1dc      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800872c:	2340      	movs	r3, #64	@ 0x40
 800872e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008732:	e1d8      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008734:	2380      	movs	r3, #128	@ 0x80
 8008736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800873a:	e1d4      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a4f      	ldr	r2, [pc, #316]	@ (8008880 <UART_SetConfig+0x340>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d130      	bne.n	80087a8 <UART_SetConfig+0x268>
 8008746:	4b4c      	ldr	r3, [pc, #304]	@ (8008878 <UART_SetConfig+0x338>)
 8008748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800874a:	f003 0307 	and.w	r3, r3, #7
 800874e:	2b05      	cmp	r3, #5
 8008750:	d826      	bhi.n	80087a0 <UART_SetConfig+0x260>
 8008752:	a201      	add	r2, pc, #4	@ (adr r2, 8008758 <UART_SetConfig+0x218>)
 8008754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008758:	08008771 	.word	0x08008771
 800875c:	08008779 	.word	0x08008779
 8008760:	08008781 	.word	0x08008781
 8008764:	08008789 	.word	0x08008789
 8008768:	08008791 	.word	0x08008791
 800876c:	08008799 	.word	0x08008799
 8008770:	2300      	movs	r3, #0
 8008772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008776:	e1b6      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008778:	2304      	movs	r3, #4
 800877a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800877e:	e1b2      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008780:	2308      	movs	r3, #8
 8008782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008786:	e1ae      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008788:	2310      	movs	r3, #16
 800878a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800878e:	e1aa      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008790:	2320      	movs	r3, #32
 8008792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008796:	e1a6      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008798:	2340      	movs	r3, #64	@ 0x40
 800879a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800879e:	e1a2      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80087a0:	2380      	movs	r3, #128	@ 0x80
 80087a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087a6:	e19e      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a35      	ldr	r2, [pc, #212]	@ (8008884 <UART_SetConfig+0x344>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d130      	bne.n	8008814 <UART_SetConfig+0x2d4>
 80087b2:	4b31      	ldr	r3, [pc, #196]	@ (8008878 <UART_SetConfig+0x338>)
 80087b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087b6:	f003 0307 	and.w	r3, r3, #7
 80087ba:	2b05      	cmp	r3, #5
 80087bc:	d826      	bhi.n	800880c <UART_SetConfig+0x2cc>
 80087be:	a201      	add	r2, pc, #4	@ (adr r2, 80087c4 <UART_SetConfig+0x284>)
 80087c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c4:	080087dd 	.word	0x080087dd
 80087c8:	080087e5 	.word	0x080087e5
 80087cc:	080087ed 	.word	0x080087ed
 80087d0:	080087f5 	.word	0x080087f5
 80087d4:	080087fd 	.word	0x080087fd
 80087d8:	08008805 	.word	0x08008805
 80087dc:	2300      	movs	r3, #0
 80087de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087e2:	e180      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80087e4:	2304      	movs	r3, #4
 80087e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ea:	e17c      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80087ec:	2308      	movs	r3, #8
 80087ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087f2:	e178      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80087f4:	2310      	movs	r3, #16
 80087f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087fa:	e174      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80087fc:	2320      	movs	r3, #32
 80087fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008802:	e170      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008804:	2340      	movs	r3, #64	@ 0x40
 8008806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800880a:	e16c      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800880c:	2380      	movs	r3, #128	@ 0x80
 800880e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008812:	e168      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a1b      	ldr	r2, [pc, #108]	@ (8008888 <UART_SetConfig+0x348>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d142      	bne.n	80088a4 <UART_SetConfig+0x364>
 800881e:	4b16      	ldr	r3, [pc, #88]	@ (8008878 <UART_SetConfig+0x338>)
 8008820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008822:	f003 0307 	and.w	r3, r3, #7
 8008826:	2b05      	cmp	r3, #5
 8008828:	d838      	bhi.n	800889c <UART_SetConfig+0x35c>
 800882a:	a201      	add	r2, pc, #4	@ (adr r2, 8008830 <UART_SetConfig+0x2f0>)
 800882c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008830:	08008849 	.word	0x08008849
 8008834:	08008851 	.word	0x08008851
 8008838:	08008859 	.word	0x08008859
 800883c:	08008861 	.word	0x08008861
 8008840:	0800888d 	.word	0x0800888d
 8008844:	08008895 	.word	0x08008895
 8008848:	2300      	movs	r3, #0
 800884a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800884e:	e14a      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008850:	2304      	movs	r3, #4
 8008852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008856:	e146      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008858:	2308      	movs	r3, #8
 800885a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800885e:	e142      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008860:	2310      	movs	r3, #16
 8008862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008866:	e13e      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008868:	cfff69f3 	.word	0xcfff69f3
 800886c:	58000c00 	.word	0x58000c00
 8008870:	11fff4ff 	.word	0x11fff4ff
 8008874:	40011000 	.word	0x40011000
 8008878:	58024400 	.word	0x58024400
 800887c:	40004400 	.word	0x40004400
 8008880:	40004800 	.word	0x40004800
 8008884:	40004c00 	.word	0x40004c00
 8008888:	40005000 	.word	0x40005000
 800888c:	2320      	movs	r3, #32
 800888e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008892:	e128      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008894:	2340      	movs	r3, #64	@ 0x40
 8008896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800889a:	e124      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800889c:	2380      	movs	r3, #128	@ 0x80
 800889e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088a2:	e120      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4acb      	ldr	r2, [pc, #812]	@ (8008bd8 <UART_SetConfig+0x698>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d176      	bne.n	800899c <UART_SetConfig+0x45c>
 80088ae:	4bcb      	ldr	r3, [pc, #812]	@ (8008bdc <UART_SetConfig+0x69c>)
 80088b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80088b6:	2b28      	cmp	r3, #40	@ 0x28
 80088b8:	d86c      	bhi.n	8008994 <UART_SetConfig+0x454>
 80088ba:	a201      	add	r2, pc, #4	@ (adr r2, 80088c0 <UART_SetConfig+0x380>)
 80088bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c0:	08008965 	.word	0x08008965
 80088c4:	08008995 	.word	0x08008995
 80088c8:	08008995 	.word	0x08008995
 80088cc:	08008995 	.word	0x08008995
 80088d0:	08008995 	.word	0x08008995
 80088d4:	08008995 	.word	0x08008995
 80088d8:	08008995 	.word	0x08008995
 80088dc:	08008995 	.word	0x08008995
 80088e0:	0800896d 	.word	0x0800896d
 80088e4:	08008995 	.word	0x08008995
 80088e8:	08008995 	.word	0x08008995
 80088ec:	08008995 	.word	0x08008995
 80088f0:	08008995 	.word	0x08008995
 80088f4:	08008995 	.word	0x08008995
 80088f8:	08008995 	.word	0x08008995
 80088fc:	08008995 	.word	0x08008995
 8008900:	08008975 	.word	0x08008975
 8008904:	08008995 	.word	0x08008995
 8008908:	08008995 	.word	0x08008995
 800890c:	08008995 	.word	0x08008995
 8008910:	08008995 	.word	0x08008995
 8008914:	08008995 	.word	0x08008995
 8008918:	08008995 	.word	0x08008995
 800891c:	08008995 	.word	0x08008995
 8008920:	0800897d 	.word	0x0800897d
 8008924:	08008995 	.word	0x08008995
 8008928:	08008995 	.word	0x08008995
 800892c:	08008995 	.word	0x08008995
 8008930:	08008995 	.word	0x08008995
 8008934:	08008995 	.word	0x08008995
 8008938:	08008995 	.word	0x08008995
 800893c:	08008995 	.word	0x08008995
 8008940:	08008985 	.word	0x08008985
 8008944:	08008995 	.word	0x08008995
 8008948:	08008995 	.word	0x08008995
 800894c:	08008995 	.word	0x08008995
 8008950:	08008995 	.word	0x08008995
 8008954:	08008995 	.word	0x08008995
 8008958:	08008995 	.word	0x08008995
 800895c:	08008995 	.word	0x08008995
 8008960:	0800898d 	.word	0x0800898d
 8008964:	2301      	movs	r3, #1
 8008966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800896a:	e0bc      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800896c:	2304      	movs	r3, #4
 800896e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008972:	e0b8      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008974:	2308      	movs	r3, #8
 8008976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800897a:	e0b4      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800897c:	2310      	movs	r3, #16
 800897e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008982:	e0b0      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008984:	2320      	movs	r3, #32
 8008986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800898a:	e0ac      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800898c:	2340      	movs	r3, #64	@ 0x40
 800898e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008992:	e0a8      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008994:	2380      	movs	r3, #128	@ 0x80
 8008996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800899a:	e0a4      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a8f      	ldr	r2, [pc, #572]	@ (8008be0 <UART_SetConfig+0x6a0>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d130      	bne.n	8008a08 <UART_SetConfig+0x4c8>
 80089a6:	4b8d      	ldr	r3, [pc, #564]	@ (8008bdc <UART_SetConfig+0x69c>)
 80089a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089aa:	f003 0307 	and.w	r3, r3, #7
 80089ae:	2b05      	cmp	r3, #5
 80089b0:	d826      	bhi.n	8008a00 <UART_SetConfig+0x4c0>
 80089b2:	a201      	add	r2, pc, #4	@ (adr r2, 80089b8 <UART_SetConfig+0x478>)
 80089b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b8:	080089d1 	.word	0x080089d1
 80089bc:	080089d9 	.word	0x080089d9
 80089c0:	080089e1 	.word	0x080089e1
 80089c4:	080089e9 	.word	0x080089e9
 80089c8:	080089f1 	.word	0x080089f1
 80089cc:	080089f9 	.word	0x080089f9
 80089d0:	2300      	movs	r3, #0
 80089d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089d6:	e086      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80089d8:	2304      	movs	r3, #4
 80089da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089de:	e082      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80089e0:	2308      	movs	r3, #8
 80089e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089e6:	e07e      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80089e8:	2310      	movs	r3, #16
 80089ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ee:	e07a      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80089f0:	2320      	movs	r3, #32
 80089f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089f6:	e076      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 80089f8:	2340      	movs	r3, #64	@ 0x40
 80089fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089fe:	e072      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008a00:	2380      	movs	r3, #128	@ 0x80
 8008a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a06:	e06e      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a75      	ldr	r2, [pc, #468]	@ (8008be4 <UART_SetConfig+0x6a4>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d130      	bne.n	8008a74 <UART_SetConfig+0x534>
 8008a12:	4b72      	ldr	r3, [pc, #456]	@ (8008bdc <UART_SetConfig+0x69c>)
 8008a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a16:	f003 0307 	and.w	r3, r3, #7
 8008a1a:	2b05      	cmp	r3, #5
 8008a1c:	d826      	bhi.n	8008a6c <UART_SetConfig+0x52c>
 8008a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a24 <UART_SetConfig+0x4e4>)
 8008a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a24:	08008a3d 	.word	0x08008a3d
 8008a28:	08008a45 	.word	0x08008a45
 8008a2c:	08008a4d 	.word	0x08008a4d
 8008a30:	08008a55 	.word	0x08008a55
 8008a34:	08008a5d 	.word	0x08008a5d
 8008a38:	08008a65 	.word	0x08008a65
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a42:	e050      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008a44:	2304      	movs	r3, #4
 8008a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a4a:	e04c      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008a4c:	2308      	movs	r3, #8
 8008a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a52:	e048      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008a54:	2310      	movs	r3, #16
 8008a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a5a:	e044      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008a5c:	2320      	movs	r3, #32
 8008a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a62:	e040      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008a64:	2340      	movs	r3, #64	@ 0x40
 8008a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a6a:	e03c      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008a6c:	2380      	movs	r3, #128	@ 0x80
 8008a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a72:	e038      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a5b      	ldr	r2, [pc, #364]	@ (8008be8 <UART_SetConfig+0x6a8>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d130      	bne.n	8008ae0 <UART_SetConfig+0x5a0>
 8008a7e:	4b57      	ldr	r3, [pc, #348]	@ (8008bdc <UART_SetConfig+0x69c>)
 8008a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a82:	f003 0307 	and.w	r3, r3, #7
 8008a86:	2b05      	cmp	r3, #5
 8008a88:	d826      	bhi.n	8008ad8 <UART_SetConfig+0x598>
 8008a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8008a90 <UART_SetConfig+0x550>)
 8008a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a90:	08008aa9 	.word	0x08008aa9
 8008a94:	08008ab1 	.word	0x08008ab1
 8008a98:	08008ab9 	.word	0x08008ab9
 8008a9c:	08008ac1 	.word	0x08008ac1
 8008aa0:	08008ac9 	.word	0x08008ac9
 8008aa4:	08008ad1 	.word	0x08008ad1
 8008aa8:	2302      	movs	r3, #2
 8008aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008aae:	e01a      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008ab0:	2304      	movs	r3, #4
 8008ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ab6:	e016      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008ab8:	2308      	movs	r3, #8
 8008aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008abe:	e012      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008ac0:	2310      	movs	r3, #16
 8008ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ac6:	e00e      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008ac8:	2320      	movs	r3, #32
 8008aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ace:	e00a      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008ad0:	2340      	movs	r3, #64	@ 0x40
 8008ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ad6:	e006      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008ad8:	2380      	movs	r3, #128	@ 0x80
 8008ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ade:	e002      	b.n	8008ae6 <UART_SetConfig+0x5a6>
 8008ae0:	2380      	movs	r3, #128	@ 0x80
 8008ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a3f      	ldr	r2, [pc, #252]	@ (8008be8 <UART_SetConfig+0x6a8>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	f040 80f8 	bne.w	8008ce2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008af2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008af6:	2b20      	cmp	r3, #32
 8008af8:	dc46      	bgt.n	8008b88 <UART_SetConfig+0x648>
 8008afa:	2b02      	cmp	r3, #2
 8008afc:	f2c0 8082 	blt.w	8008c04 <UART_SetConfig+0x6c4>
 8008b00:	3b02      	subs	r3, #2
 8008b02:	2b1e      	cmp	r3, #30
 8008b04:	d87e      	bhi.n	8008c04 <UART_SetConfig+0x6c4>
 8008b06:	a201      	add	r2, pc, #4	@ (adr r2, 8008b0c <UART_SetConfig+0x5cc>)
 8008b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b0c:	08008b8f 	.word	0x08008b8f
 8008b10:	08008c05 	.word	0x08008c05
 8008b14:	08008b97 	.word	0x08008b97
 8008b18:	08008c05 	.word	0x08008c05
 8008b1c:	08008c05 	.word	0x08008c05
 8008b20:	08008c05 	.word	0x08008c05
 8008b24:	08008ba7 	.word	0x08008ba7
 8008b28:	08008c05 	.word	0x08008c05
 8008b2c:	08008c05 	.word	0x08008c05
 8008b30:	08008c05 	.word	0x08008c05
 8008b34:	08008c05 	.word	0x08008c05
 8008b38:	08008c05 	.word	0x08008c05
 8008b3c:	08008c05 	.word	0x08008c05
 8008b40:	08008c05 	.word	0x08008c05
 8008b44:	08008bb7 	.word	0x08008bb7
 8008b48:	08008c05 	.word	0x08008c05
 8008b4c:	08008c05 	.word	0x08008c05
 8008b50:	08008c05 	.word	0x08008c05
 8008b54:	08008c05 	.word	0x08008c05
 8008b58:	08008c05 	.word	0x08008c05
 8008b5c:	08008c05 	.word	0x08008c05
 8008b60:	08008c05 	.word	0x08008c05
 8008b64:	08008c05 	.word	0x08008c05
 8008b68:	08008c05 	.word	0x08008c05
 8008b6c:	08008c05 	.word	0x08008c05
 8008b70:	08008c05 	.word	0x08008c05
 8008b74:	08008c05 	.word	0x08008c05
 8008b78:	08008c05 	.word	0x08008c05
 8008b7c:	08008c05 	.word	0x08008c05
 8008b80:	08008c05 	.word	0x08008c05
 8008b84:	08008bf7 	.word	0x08008bf7
 8008b88:	2b40      	cmp	r3, #64	@ 0x40
 8008b8a:	d037      	beq.n	8008bfc <UART_SetConfig+0x6bc>
 8008b8c:	e03a      	b.n	8008c04 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008b8e:	f7fd fd6b 	bl	8006668 <HAL_RCCEx_GetD3PCLK1Freq>
 8008b92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008b94:	e03c      	b.n	8008c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f7fd fd7a 	bl	8006694 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ba4:	e034      	b.n	8008c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ba6:	f107 0318 	add.w	r3, r7, #24
 8008baa:	4618      	mov	r0, r3
 8008bac:	f7fd fec6 	bl	800693c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008bb0:	69fb      	ldr	r3, [r7, #28]
 8008bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bb4:	e02c      	b.n	8008c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008bb6:	4b09      	ldr	r3, [pc, #36]	@ (8008bdc <UART_SetConfig+0x69c>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f003 0320 	and.w	r3, r3, #32
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d016      	beq.n	8008bf0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008bc2:	4b06      	ldr	r3, [pc, #24]	@ (8008bdc <UART_SetConfig+0x69c>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	08db      	lsrs	r3, r3, #3
 8008bc8:	f003 0303 	and.w	r3, r3, #3
 8008bcc:	4a07      	ldr	r2, [pc, #28]	@ (8008bec <UART_SetConfig+0x6ac>)
 8008bce:	fa22 f303 	lsr.w	r3, r2, r3
 8008bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008bd4:	e01c      	b.n	8008c10 <UART_SetConfig+0x6d0>
 8008bd6:	bf00      	nop
 8008bd8:	40011400 	.word	0x40011400
 8008bdc:	58024400 	.word	0x58024400
 8008be0:	40007800 	.word	0x40007800
 8008be4:	40007c00 	.word	0x40007c00
 8008be8:	58000c00 	.word	0x58000c00
 8008bec:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008bf0:	4b9d      	ldr	r3, [pc, #628]	@ (8008e68 <UART_SetConfig+0x928>)
 8008bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bf4:	e00c      	b.n	8008c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008bf6:	4b9d      	ldr	r3, [pc, #628]	@ (8008e6c <UART_SetConfig+0x92c>)
 8008bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bfa:	e009      	b.n	8008c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bfc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c02:	e005      	b.n	8008c10 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008c04:	2300      	movs	r3, #0
 8008c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008c0e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	f000 81de 	beq.w	8008fd4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c1c:	4a94      	ldr	r2, [pc, #592]	@ (8008e70 <UART_SetConfig+0x930>)
 8008c1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c22:	461a      	mov	r2, r3
 8008c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c26:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c2a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	685a      	ldr	r2, [r3, #4]
 8008c30:	4613      	mov	r3, r2
 8008c32:	005b      	lsls	r3, r3, #1
 8008c34:	4413      	add	r3, r2
 8008c36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d305      	bcc.n	8008c48 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d903      	bls.n	8008c50 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008c4e:	e1c1      	b.n	8008fd4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c52:	2200      	movs	r2, #0
 8008c54:	60bb      	str	r3, [r7, #8]
 8008c56:	60fa      	str	r2, [r7, #12]
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c5c:	4a84      	ldr	r2, [pc, #528]	@ (8008e70 <UART_SetConfig+0x930>)
 8008c5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	2200      	movs	r2, #0
 8008c66:	603b      	str	r3, [r7, #0]
 8008c68:	607a      	str	r2, [r7, #4]
 8008c6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c6e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008c72:	f7f7 fb8d 	bl	8000390 <__aeabi_uldivmod>
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4610      	mov	r0, r2
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	f04f 0200 	mov.w	r2, #0
 8008c82:	f04f 0300 	mov.w	r3, #0
 8008c86:	020b      	lsls	r3, r1, #8
 8008c88:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008c8c:	0202      	lsls	r2, r0, #8
 8008c8e:	6979      	ldr	r1, [r7, #20]
 8008c90:	6849      	ldr	r1, [r1, #4]
 8008c92:	0849      	lsrs	r1, r1, #1
 8008c94:	2000      	movs	r0, #0
 8008c96:	460c      	mov	r4, r1
 8008c98:	4605      	mov	r5, r0
 8008c9a:	eb12 0804 	adds.w	r8, r2, r4
 8008c9e:	eb43 0905 	adc.w	r9, r3, r5
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	469a      	mov	sl, r3
 8008caa:	4693      	mov	fp, r2
 8008cac:	4652      	mov	r2, sl
 8008cae:	465b      	mov	r3, fp
 8008cb0:	4640      	mov	r0, r8
 8008cb2:	4649      	mov	r1, r9
 8008cb4:	f7f7 fb6c 	bl	8000390 <__aeabi_uldivmod>
 8008cb8:	4602      	mov	r2, r0
 8008cba:	460b      	mov	r3, r1
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008cc6:	d308      	bcc.n	8008cda <UART_SetConfig+0x79a>
 8008cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cce:	d204      	bcs.n	8008cda <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cd6:	60da      	str	r2, [r3, #12]
 8008cd8:	e17c      	b.n	8008fd4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008ce0:	e178      	b.n	8008fd4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	69db      	ldr	r3, [r3, #28]
 8008ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cea:	f040 80c5 	bne.w	8008e78 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008cee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008cf2:	2b20      	cmp	r3, #32
 8008cf4:	dc48      	bgt.n	8008d88 <UART_SetConfig+0x848>
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	db7b      	blt.n	8008df2 <UART_SetConfig+0x8b2>
 8008cfa:	2b20      	cmp	r3, #32
 8008cfc:	d879      	bhi.n	8008df2 <UART_SetConfig+0x8b2>
 8008cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8008d04 <UART_SetConfig+0x7c4>)
 8008d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d04:	08008d8f 	.word	0x08008d8f
 8008d08:	08008d97 	.word	0x08008d97
 8008d0c:	08008df3 	.word	0x08008df3
 8008d10:	08008df3 	.word	0x08008df3
 8008d14:	08008d9f 	.word	0x08008d9f
 8008d18:	08008df3 	.word	0x08008df3
 8008d1c:	08008df3 	.word	0x08008df3
 8008d20:	08008df3 	.word	0x08008df3
 8008d24:	08008daf 	.word	0x08008daf
 8008d28:	08008df3 	.word	0x08008df3
 8008d2c:	08008df3 	.word	0x08008df3
 8008d30:	08008df3 	.word	0x08008df3
 8008d34:	08008df3 	.word	0x08008df3
 8008d38:	08008df3 	.word	0x08008df3
 8008d3c:	08008df3 	.word	0x08008df3
 8008d40:	08008df3 	.word	0x08008df3
 8008d44:	08008dbf 	.word	0x08008dbf
 8008d48:	08008df3 	.word	0x08008df3
 8008d4c:	08008df3 	.word	0x08008df3
 8008d50:	08008df3 	.word	0x08008df3
 8008d54:	08008df3 	.word	0x08008df3
 8008d58:	08008df3 	.word	0x08008df3
 8008d5c:	08008df3 	.word	0x08008df3
 8008d60:	08008df3 	.word	0x08008df3
 8008d64:	08008df3 	.word	0x08008df3
 8008d68:	08008df3 	.word	0x08008df3
 8008d6c:	08008df3 	.word	0x08008df3
 8008d70:	08008df3 	.word	0x08008df3
 8008d74:	08008df3 	.word	0x08008df3
 8008d78:	08008df3 	.word	0x08008df3
 8008d7c:	08008df3 	.word	0x08008df3
 8008d80:	08008df3 	.word	0x08008df3
 8008d84:	08008de5 	.word	0x08008de5
 8008d88:	2b40      	cmp	r3, #64	@ 0x40
 8008d8a:	d02e      	beq.n	8008dea <UART_SetConfig+0x8aa>
 8008d8c:	e031      	b.n	8008df2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d8e:	f7fc fa35 	bl	80051fc <HAL_RCC_GetPCLK1Freq>
 8008d92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008d94:	e033      	b.n	8008dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d96:	f7fc fa47 	bl	8005228 <HAL_RCC_GetPCLK2Freq>
 8008d9a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008d9c:	e02f      	b.n	8008dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7fd fc76 	bl	8006694 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dac:	e027      	b.n	8008dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008dae:	f107 0318 	add.w	r3, r7, #24
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7fd fdc2 	bl	800693c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008db8:	69fb      	ldr	r3, [r7, #28]
 8008dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dbc:	e01f      	b.n	8008dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008dbe:	4b2d      	ldr	r3, [pc, #180]	@ (8008e74 <UART_SetConfig+0x934>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f003 0320 	and.w	r3, r3, #32
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d009      	beq.n	8008dde <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008dca:	4b2a      	ldr	r3, [pc, #168]	@ (8008e74 <UART_SetConfig+0x934>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	08db      	lsrs	r3, r3, #3
 8008dd0:	f003 0303 	and.w	r3, r3, #3
 8008dd4:	4a24      	ldr	r2, [pc, #144]	@ (8008e68 <UART_SetConfig+0x928>)
 8008dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8008dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008ddc:	e00f      	b.n	8008dfe <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008dde:	4b22      	ldr	r3, [pc, #136]	@ (8008e68 <UART_SetConfig+0x928>)
 8008de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008de2:	e00c      	b.n	8008dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008de4:	4b21      	ldr	r3, [pc, #132]	@ (8008e6c <UART_SetConfig+0x92c>)
 8008de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008de8:	e009      	b.n	8008dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008df0:	e005      	b.n	8008dfe <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008df2:	2300      	movs	r3, #0
 8008df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008df6:	2301      	movs	r3, #1
 8008df8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008dfc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	f000 80e7 	beq.w	8008fd4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e0a:	4a19      	ldr	r2, [pc, #100]	@ (8008e70 <UART_SetConfig+0x930>)
 8008e0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e10:	461a      	mov	r2, r3
 8008e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e14:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e18:	005a      	lsls	r2, r3, #1
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	085b      	lsrs	r3, r3, #1
 8008e20:	441a      	add	r2, r3
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e2e:	2b0f      	cmp	r3, #15
 8008e30:	d916      	bls.n	8008e60 <UART_SetConfig+0x920>
 8008e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e38:	d212      	bcs.n	8008e60 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	f023 030f 	bic.w	r3, r3, #15
 8008e42:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e46:	085b      	lsrs	r3, r3, #1
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	f003 0307 	and.w	r3, r3, #7
 8008e4e:	b29a      	uxth	r2, r3
 8008e50:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008e52:	4313      	orrs	r3, r2
 8008e54:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008e5c:	60da      	str	r2, [r3, #12]
 8008e5e:	e0b9      	b.n	8008fd4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008e60:	2301      	movs	r3, #1
 8008e62:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008e66:	e0b5      	b.n	8008fd4 <UART_SetConfig+0xa94>
 8008e68:	03d09000 	.word	0x03d09000
 8008e6c:	003d0900 	.word	0x003d0900
 8008e70:	0800c588 	.word	0x0800c588
 8008e74:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008e78:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008e7c:	2b20      	cmp	r3, #32
 8008e7e:	dc49      	bgt.n	8008f14 <UART_SetConfig+0x9d4>
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	db7c      	blt.n	8008f7e <UART_SetConfig+0xa3e>
 8008e84:	2b20      	cmp	r3, #32
 8008e86:	d87a      	bhi.n	8008f7e <UART_SetConfig+0xa3e>
 8008e88:	a201      	add	r2, pc, #4	@ (adr r2, 8008e90 <UART_SetConfig+0x950>)
 8008e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e8e:	bf00      	nop
 8008e90:	08008f1b 	.word	0x08008f1b
 8008e94:	08008f23 	.word	0x08008f23
 8008e98:	08008f7f 	.word	0x08008f7f
 8008e9c:	08008f7f 	.word	0x08008f7f
 8008ea0:	08008f2b 	.word	0x08008f2b
 8008ea4:	08008f7f 	.word	0x08008f7f
 8008ea8:	08008f7f 	.word	0x08008f7f
 8008eac:	08008f7f 	.word	0x08008f7f
 8008eb0:	08008f3b 	.word	0x08008f3b
 8008eb4:	08008f7f 	.word	0x08008f7f
 8008eb8:	08008f7f 	.word	0x08008f7f
 8008ebc:	08008f7f 	.word	0x08008f7f
 8008ec0:	08008f7f 	.word	0x08008f7f
 8008ec4:	08008f7f 	.word	0x08008f7f
 8008ec8:	08008f7f 	.word	0x08008f7f
 8008ecc:	08008f7f 	.word	0x08008f7f
 8008ed0:	08008f4b 	.word	0x08008f4b
 8008ed4:	08008f7f 	.word	0x08008f7f
 8008ed8:	08008f7f 	.word	0x08008f7f
 8008edc:	08008f7f 	.word	0x08008f7f
 8008ee0:	08008f7f 	.word	0x08008f7f
 8008ee4:	08008f7f 	.word	0x08008f7f
 8008ee8:	08008f7f 	.word	0x08008f7f
 8008eec:	08008f7f 	.word	0x08008f7f
 8008ef0:	08008f7f 	.word	0x08008f7f
 8008ef4:	08008f7f 	.word	0x08008f7f
 8008ef8:	08008f7f 	.word	0x08008f7f
 8008efc:	08008f7f 	.word	0x08008f7f
 8008f00:	08008f7f 	.word	0x08008f7f
 8008f04:	08008f7f 	.word	0x08008f7f
 8008f08:	08008f7f 	.word	0x08008f7f
 8008f0c:	08008f7f 	.word	0x08008f7f
 8008f10:	08008f71 	.word	0x08008f71
 8008f14:	2b40      	cmp	r3, #64	@ 0x40
 8008f16:	d02e      	beq.n	8008f76 <UART_SetConfig+0xa36>
 8008f18:	e031      	b.n	8008f7e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f1a:	f7fc f96f 	bl	80051fc <HAL_RCC_GetPCLK1Freq>
 8008f1e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f20:	e033      	b.n	8008f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f22:	f7fc f981 	bl	8005228 <HAL_RCC_GetPCLK2Freq>
 8008f26:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f28:	e02f      	b.n	8008f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f7fd fbb0 	bl	8006694 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f38:	e027      	b.n	8008f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f3a:	f107 0318 	add.w	r3, r7, #24
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f7fd fcfc 	bl	800693c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008f44:	69fb      	ldr	r3, [r7, #28]
 8008f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f48:	e01f      	b.n	8008f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f4a:	4b2d      	ldr	r3, [pc, #180]	@ (8009000 <UART_SetConfig+0xac0>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f003 0320 	and.w	r3, r3, #32
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d009      	beq.n	8008f6a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008f56:	4b2a      	ldr	r3, [pc, #168]	@ (8009000 <UART_SetConfig+0xac0>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	08db      	lsrs	r3, r3, #3
 8008f5c:	f003 0303 	and.w	r3, r3, #3
 8008f60:	4a28      	ldr	r2, [pc, #160]	@ (8009004 <UART_SetConfig+0xac4>)
 8008f62:	fa22 f303 	lsr.w	r3, r2, r3
 8008f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008f68:	e00f      	b.n	8008f8a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008f6a:	4b26      	ldr	r3, [pc, #152]	@ (8009004 <UART_SetConfig+0xac4>)
 8008f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f6e:	e00c      	b.n	8008f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008f70:	4b25      	ldr	r3, [pc, #148]	@ (8009008 <UART_SetConfig+0xac8>)
 8008f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f74:	e009      	b.n	8008f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f7c:	e005      	b.n	8008f8a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008f82:	2301      	movs	r3, #1
 8008f84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008f88:	bf00      	nop
    }

    if (pclk != 0U)
 8008f8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d021      	beq.n	8008fd4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f94:	4a1d      	ldr	r2, [pc, #116]	@ (800900c <UART_SetConfig+0xacc>)
 8008f96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	085b      	lsrs	r3, r3, #1
 8008fa8:	441a      	add	r2, r3
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb6:	2b0f      	cmp	r3, #15
 8008fb8:	d909      	bls.n	8008fce <UART_SetConfig+0xa8e>
 8008fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fc0:	d205      	bcs.n	8008fce <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc4:	b29a      	uxth	r2, r3
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	60da      	str	r2, [r3, #12]
 8008fcc:	e002      	b.n	8008fd4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008fce:	2301      	movs	r3, #1
 8008fd0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	2201      	movs	r2, #1
 8008fe0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	2200      	movs	r2, #0
 8008fee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008ff0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3748      	adds	r7, #72	@ 0x48
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ffe:	bf00      	nop
 8009000:	58024400 	.word	0x58024400
 8009004:	03d09000 	.word	0x03d09000
 8009008:	003d0900 	.word	0x003d0900
 800900c:	0800c588 	.word	0x0800c588

08009010 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009010:	b480      	push	{r7}
 8009012:	b083      	sub	sp, #12
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800901c:	f003 0308 	and.w	r3, r3, #8
 8009020:	2b00      	cmp	r3, #0
 8009022:	d00a      	beq.n	800903a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	685b      	ldr	r3, [r3, #4]
 800902a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	430a      	orrs	r2, r1
 8009038:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800903e:	f003 0301 	and.w	r3, r3, #1
 8009042:	2b00      	cmp	r3, #0
 8009044:	d00a      	beq.n	800905c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	430a      	orrs	r2, r1
 800905a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009060:	f003 0302 	and.w	r3, r3, #2
 8009064:	2b00      	cmp	r3, #0
 8009066:	d00a      	beq.n	800907e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	430a      	orrs	r2, r1
 800907c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009082:	f003 0304 	and.w	r3, r3, #4
 8009086:	2b00      	cmp	r3, #0
 8009088:	d00a      	beq.n	80090a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	430a      	orrs	r2, r1
 800909e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090a4:	f003 0310 	and.w	r3, r3, #16
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d00a      	beq.n	80090c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	430a      	orrs	r2, r1
 80090c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090c6:	f003 0320 	and.w	r3, r3, #32
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d00a      	beq.n	80090e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	689b      	ldr	r3, [r3, #8]
 80090d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	430a      	orrs	r2, r1
 80090e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d01a      	beq.n	8009126 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	430a      	orrs	r2, r1
 8009104:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800910a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800910e:	d10a      	bne.n	8009126 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	430a      	orrs	r2, r1
 8009124:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800912a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800912e:	2b00      	cmp	r3, #0
 8009130:	d00a      	beq.n	8009148 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	685b      	ldr	r3, [r3, #4]
 8009138:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	430a      	orrs	r2, r1
 8009146:	605a      	str	r2, [r3, #4]
  }
}
 8009148:	bf00      	nop
 800914a:	370c      	adds	r7, #12
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr

08009154 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b098      	sub	sp, #96	@ 0x60
 8009158:	af02      	add	r7, sp, #8
 800915a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2200      	movs	r2, #0
 8009160:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009164:	f7f9 f976 	bl	8002454 <HAL_GetTick>
 8009168:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f003 0308 	and.w	r3, r3, #8
 8009174:	2b08      	cmp	r3, #8
 8009176:	d12f      	bne.n	80091d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009178:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009180:	2200      	movs	r2, #0
 8009182:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 f88e 	bl	80092a8 <UART_WaitOnFlagUntilTimeout>
 800918c:	4603      	mov	r3, r0
 800918e:	2b00      	cmp	r3, #0
 8009190:	d022      	beq.n	80091d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800919a:	e853 3f00 	ldrex	r3, [r3]
 800919e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	461a      	mov	r2, r3
 80091ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80091b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091b8:	e841 2300 	strex	r3, r2, [r1]
 80091bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d1e6      	bne.n	8009192 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2220      	movs	r2, #32
 80091c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091d4:	2303      	movs	r3, #3
 80091d6:	e063      	b.n	80092a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f003 0304 	and.w	r3, r3, #4
 80091e2:	2b04      	cmp	r3, #4
 80091e4:	d149      	bne.n	800927a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80091ea:	9300      	str	r3, [sp, #0]
 80091ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091ee:	2200      	movs	r2, #0
 80091f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f000 f857 	bl	80092a8 <UART_WaitOnFlagUntilTimeout>
 80091fa:	4603      	mov	r3, r0
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d03c      	beq.n	800927a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009208:	e853 3f00 	ldrex	r3, [r3]
 800920c:	623b      	str	r3, [r7, #32]
   return(result);
 800920e:	6a3b      	ldr	r3, [r7, #32]
 8009210:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009214:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	461a      	mov	r2, r3
 800921c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800921e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009220:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009222:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009224:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009226:	e841 2300 	strex	r3, r2, [r1]
 800922a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800922c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1e6      	bne.n	8009200 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	3308      	adds	r3, #8
 8009238:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	e853 3f00 	ldrex	r3, [r3]
 8009240:	60fb      	str	r3, [r7, #12]
   return(result);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f023 0301 	bic.w	r3, r3, #1
 8009248:	64bb      	str	r3, [r7, #72]	@ 0x48
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	3308      	adds	r3, #8
 8009250:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009252:	61fa      	str	r2, [r7, #28]
 8009254:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009256:	69b9      	ldr	r1, [r7, #24]
 8009258:	69fa      	ldr	r2, [r7, #28]
 800925a:	e841 2300 	strex	r3, r2, [r1]
 800925e:	617b      	str	r3, [r7, #20]
   return(result);
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d1e5      	bne.n	8009232 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2220      	movs	r2, #32
 800926a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2200      	movs	r2, #0
 8009272:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009276:	2303      	movs	r3, #3
 8009278:	e012      	b.n	80092a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2220      	movs	r2, #32
 800927e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2220      	movs	r2, #32
 8009286:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2200      	movs	r2, #0
 8009294:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800929e:	2300      	movs	r3, #0
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3758      	adds	r7, #88	@ 0x58
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	603b      	str	r3, [r7, #0]
 80092b4:	4613      	mov	r3, r2
 80092b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092b8:	e04f      	b.n	800935a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092c0:	d04b      	beq.n	800935a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092c2:	f7f9 f8c7 	bl	8002454 <HAL_GetTick>
 80092c6:	4602      	mov	r2, r0
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	1ad3      	subs	r3, r2, r3
 80092cc:	69ba      	ldr	r2, [r7, #24]
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d302      	bcc.n	80092d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80092d2:	69bb      	ldr	r3, [r7, #24]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d101      	bne.n	80092dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80092d8:	2303      	movs	r3, #3
 80092da:	e04e      	b.n	800937a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f003 0304 	and.w	r3, r3, #4
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d037      	beq.n	800935a <UART_WaitOnFlagUntilTimeout+0xb2>
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	2b80      	cmp	r3, #128	@ 0x80
 80092ee:	d034      	beq.n	800935a <UART_WaitOnFlagUntilTimeout+0xb2>
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	2b40      	cmp	r3, #64	@ 0x40
 80092f4:	d031      	beq.n	800935a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	69db      	ldr	r3, [r3, #28]
 80092fc:	f003 0308 	and.w	r3, r3, #8
 8009300:	2b08      	cmp	r3, #8
 8009302:	d110      	bne.n	8009326 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2208      	movs	r2, #8
 800930a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f000 f839 	bl	8009384 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2208      	movs	r2, #8
 8009316:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009322:	2301      	movs	r3, #1
 8009324:	e029      	b.n	800937a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	69db      	ldr	r3, [r3, #28]
 800932c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009330:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009334:	d111      	bne.n	800935a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800933e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009340:	68f8      	ldr	r0, [r7, #12]
 8009342:	f000 f81f 	bl	8009384 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2220      	movs	r2, #32
 800934a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2200      	movs	r2, #0
 8009352:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009356:	2303      	movs	r3, #3
 8009358:	e00f      	b.n	800937a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	69da      	ldr	r2, [r3, #28]
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	4013      	ands	r3, r2
 8009364:	68ba      	ldr	r2, [r7, #8]
 8009366:	429a      	cmp	r2, r3
 8009368:	bf0c      	ite	eq
 800936a:	2301      	moveq	r3, #1
 800936c:	2300      	movne	r3, #0
 800936e:	b2db      	uxtb	r3, r3
 8009370:	461a      	mov	r2, r3
 8009372:	79fb      	ldrb	r3, [r7, #7]
 8009374:	429a      	cmp	r2, r3
 8009376:	d0a0      	beq.n	80092ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009378:	2300      	movs	r3, #0
}
 800937a:	4618      	mov	r0, r3
 800937c:	3710      	adds	r7, #16
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}
	...

08009384 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009384:	b480      	push	{r7}
 8009386:	b095      	sub	sp, #84	@ 0x54
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009394:	e853 3f00 	ldrex	r3, [r3]
 8009398:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800939a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800939c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	461a      	mov	r2, r3
 80093a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80093ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80093b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80093b2:	e841 2300 	strex	r3, r2, [r1]
 80093b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80093b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d1e6      	bne.n	800938c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	3308      	adds	r3, #8
 80093c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	e853 3f00 	ldrex	r3, [r3]
 80093cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80093ce:	69fa      	ldr	r2, [r7, #28]
 80093d0:	4b1e      	ldr	r3, [pc, #120]	@ (800944c <UART_EndRxTransfer+0xc8>)
 80093d2:	4013      	ands	r3, r2
 80093d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	3308      	adds	r3, #8
 80093dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80093e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093e6:	e841 2300 	strex	r3, r2, [r1]
 80093ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d1e5      	bne.n	80093be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d118      	bne.n	800942c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	e853 3f00 	ldrex	r3, [r3]
 8009406:	60bb      	str	r3, [r7, #8]
   return(result);
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	f023 0310 	bic.w	r3, r3, #16
 800940e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	461a      	mov	r2, r3
 8009416:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009418:	61bb      	str	r3, [r7, #24]
 800941a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941c:	6979      	ldr	r1, [r7, #20]
 800941e:	69ba      	ldr	r2, [r7, #24]
 8009420:	e841 2300 	strex	r3, r2, [r1]
 8009424:	613b      	str	r3, [r7, #16]
   return(result);
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d1e6      	bne.n	80093fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2220      	movs	r2, #32
 8009430:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009440:	bf00      	nop
 8009442:	3754      	adds	r7, #84	@ 0x54
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr
 800944c:	effffffe 	.word	0xeffffffe

08009450 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b084      	sub	sp, #16
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800945c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2200      	movs	r2, #0
 8009462:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009466:	68f8      	ldr	r0, [r7, #12]
 8009468:	f7ff f854 	bl	8008514 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800946c:	bf00      	nop
 800946e:	3710      	adds	r7, #16
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b088      	sub	sp, #32
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	e853 3f00 	ldrex	r3, [r3]
 8009488:	60bb      	str	r3, [r7, #8]
   return(result);
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009490:	61fb      	str	r3, [r7, #28]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	461a      	mov	r2, r3
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	61bb      	str	r3, [r7, #24]
 800949c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949e:	6979      	ldr	r1, [r7, #20]
 80094a0:	69ba      	ldr	r2, [r7, #24]
 80094a2:	e841 2300 	strex	r3, r2, [r1]
 80094a6:	613b      	str	r3, [r7, #16]
   return(result);
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d1e6      	bne.n	800947c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2220      	movs	r2, #32
 80094b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2200      	movs	r2, #0
 80094ba:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f7ff f81f 	bl	8008500 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094c2:	bf00      	nop
 80094c4:	3720      	adds	r7, #32
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}

080094ca <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80094ca:	b480      	push	{r7}
 80094cc:	b083      	sub	sp, #12
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80094d2:	bf00      	nop
 80094d4:	370c      	adds	r7, #12
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr

080094de <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80094de:	b480      	push	{r7}
 80094e0:	b083      	sub	sp, #12
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80094e6:	bf00      	nop
 80094e8:	370c      	adds	r7, #12
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr

080094f2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80094f2:	b480      	push	{r7}
 80094f4:	b083      	sub	sp, #12
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80094fa:	bf00      	nop
 80094fc:	370c      	adds	r7, #12
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr

08009506 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009506:	b480      	push	{r7}
 8009508:	b085      	sub	sp, #20
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009514:	2b01      	cmp	r3, #1
 8009516:	d101      	bne.n	800951c <HAL_UARTEx_DisableFifoMode+0x16>
 8009518:	2302      	movs	r3, #2
 800951a:	e027      	b.n	800956c <HAL_UARTEx_DisableFifoMode+0x66>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2201      	movs	r2, #1
 8009520:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2224      	movs	r2, #36	@ 0x24
 8009528:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f022 0201 	bic.w	r2, r2, #1
 8009542:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800954a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	68fa      	ldr	r2, [r7, #12]
 8009558:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2220      	movs	r2, #32
 800955e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800956a:	2300      	movs	r3, #0
}
 800956c:	4618      	mov	r0, r3
 800956e:	3714      	adds	r7, #20
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009588:	2b01      	cmp	r3, #1
 800958a:	d101      	bne.n	8009590 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800958c:	2302      	movs	r3, #2
 800958e:	e02d      	b.n	80095ec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2201      	movs	r2, #1
 8009594:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2224      	movs	r2, #36	@ 0x24
 800959c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f022 0201 	bic.w	r2, r2, #1
 80095b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	683a      	ldr	r2, [r7, #0]
 80095c8:	430a      	orrs	r2, r1
 80095ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 f84f 	bl	8009670 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	68fa      	ldr	r2, [r7, #12]
 80095d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2220      	movs	r2, #32
 80095de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80095ea:	2300      	movs	r3, #0
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3710      	adds	r7, #16
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}

080095f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b084      	sub	sp, #16
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009604:	2b01      	cmp	r3, #1
 8009606:	d101      	bne.n	800960c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009608:	2302      	movs	r3, #2
 800960a:	e02d      	b.n	8009668 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2201      	movs	r2, #1
 8009610:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2224      	movs	r2, #36	@ 0x24
 8009618:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f022 0201 	bic.w	r2, r2, #1
 8009632:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	683a      	ldr	r2, [r7, #0]
 8009644:	430a      	orrs	r2, r1
 8009646:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 f811 	bl	8009670 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	68fa      	ldr	r2, [r7, #12]
 8009654:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2220      	movs	r2, #32
 800965a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009666:	2300      	movs	r3, #0
}
 8009668:	4618      	mov	r0, r3
 800966a:	3710      	adds	r7, #16
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}

08009670 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009670:	b480      	push	{r7}
 8009672:	b085      	sub	sp, #20
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800967c:	2b00      	cmp	r3, #0
 800967e:	d108      	bne.n	8009692 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009690:	e031      	b.n	80096f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009692:	2310      	movs	r3, #16
 8009694:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009696:	2310      	movs	r3, #16
 8009698:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	689b      	ldr	r3, [r3, #8]
 80096a0:	0e5b      	lsrs	r3, r3, #25
 80096a2:	b2db      	uxtb	r3, r3
 80096a4:	f003 0307 	and.w	r3, r3, #7
 80096a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	0f5b      	lsrs	r3, r3, #29
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	f003 0307 	and.w	r3, r3, #7
 80096b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80096ba:	7bbb      	ldrb	r3, [r7, #14]
 80096bc:	7b3a      	ldrb	r2, [r7, #12]
 80096be:	4911      	ldr	r1, [pc, #68]	@ (8009704 <UARTEx_SetNbDataToProcess+0x94>)
 80096c0:	5c8a      	ldrb	r2, [r1, r2]
 80096c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80096c6:	7b3a      	ldrb	r2, [r7, #12]
 80096c8:	490f      	ldr	r1, [pc, #60]	@ (8009708 <UARTEx_SetNbDataToProcess+0x98>)
 80096ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80096cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80096d0:	b29a      	uxth	r2, r3
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80096d8:	7bfb      	ldrb	r3, [r7, #15]
 80096da:	7b7a      	ldrb	r2, [r7, #13]
 80096dc:	4909      	ldr	r1, [pc, #36]	@ (8009704 <UARTEx_SetNbDataToProcess+0x94>)
 80096de:	5c8a      	ldrb	r2, [r1, r2]
 80096e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80096e4:	7b7a      	ldrb	r2, [r7, #13]
 80096e6:	4908      	ldr	r1, [pc, #32]	@ (8009708 <UARTEx_SetNbDataToProcess+0x98>)
 80096e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80096ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80096ee:	b29a      	uxth	r2, r3
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80096f6:	bf00      	nop
 80096f8:	3714      	adds	r7, #20
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	0800c5a0 	.word	0x0800c5a0
 8009708:	0800c5a8 	.word	0x0800c5a8

0800970c <__cvt>:
 800970c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800970e:	ed2d 8b02 	vpush	{d8}
 8009712:	eeb0 8b40 	vmov.f64	d8, d0
 8009716:	b085      	sub	sp, #20
 8009718:	4617      	mov	r7, r2
 800971a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800971c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800971e:	ee18 2a90 	vmov	r2, s17
 8009722:	f025 0520 	bic.w	r5, r5, #32
 8009726:	2a00      	cmp	r2, #0
 8009728:	bfb6      	itet	lt
 800972a:	222d      	movlt	r2, #45	@ 0x2d
 800972c:	2200      	movge	r2, #0
 800972e:	eeb1 8b40 	vneglt.f64	d8, d0
 8009732:	2d46      	cmp	r5, #70	@ 0x46
 8009734:	460c      	mov	r4, r1
 8009736:	701a      	strb	r2, [r3, #0]
 8009738:	d004      	beq.n	8009744 <__cvt+0x38>
 800973a:	2d45      	cmp	r5, #69	@ 0x45
 800973c:	d100      	bne.n	8009740 <__cvt+0x34>
 800973e:	3401      	adds	r4, #1
 8009740:	2102      	movs	r1, #2
 8009742:	e000      	b.n	8009746 <__cvt+0x3a>
 8009744:	2103      	movs	r1, #3
 8009746:	ab03      	add	r3, sp, #12
 8009748:	9301      	str	r3, [sp, #4]
 800974a:	ab02      	add	r3, sp, #8
 800974c:	9300      	str	r3, [sp, #0]
 800974e:	4622      	mov	r2, r4
 8009750:	4633      	mov	r3, r6
 8009752:	eeb0 0b48 	vmov.f64	d0, d8
 8009756:	f000 fe3b 	bl	800a3d0 <_dtoa_r>
 800975a:	2d47      	cmp	r5, #71	@ 0x47
 800975c:	d114      	bne.n	8009788 <__cvt+0x7c>
 800975e:	07fb      	lsls	r3, r7, #31
 8009760:	d50a      	bpl.n	8009778 <__cvt+0x6c>
 8009762:	1902      	adds	r2, r0, r4
 8009764:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800976c:	bf08      	it	eq
 800976e:	9203      	streq	r2, [sp, #12]
 8009770:	2130      	movs	r1, #48	@ 0x30
 8009772:	9b03      	ldr	r3, [sp, #12]
 8009774:	4293      	cmp	r3, r2
 8009776:	d319      	bcc.n	80097ac <__cvt+0xa0>
 8009778:	9b03      	ldr	r3, [sp, #12]
 800977a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800977c:	1a1b      	subs	r3, r3, r0
 800977e:	6013      	str	r3, [r2, #0]
 8009780:	b005      	add	sp, #20
 8009782:	ecbd 8b02 	vpop	{d8}
 8009786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009788:	2d46      	cmp	r5, #70	@ 0x46
 800978a:	eb00 0204 	add.w	r2, r0, r4
 800978e:	d1e9      	bne.n	8009764 <__cvt+0x58>
 8009790:	7803      	ldrb	r3, [r0, #0]
 8009792:	2b30      	cmp	r3, #48	@ 0x30
 8009794:	d107      	bne.n	80097a6 <__cvt+0x9a>
 8009796:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800979a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800979e:	bf1c      	itt	ne
 80097a0:	f1c4 0401 	rsbne	r4, r4, #1
 80097a4:	6034      	strne	r4, [r6, #0]
 80097a6:	6833      	ldr	r3, [r6, #0]
 80097a8:	441a      	add	r2, r3
 80097aa:	e7db      	b.n	8009764 <__cvt+0x58>
 80097ac:	1c5c      	adds	r4, r3, #1
 80097ae:	9403      	str	r4, [sp, #12]
 80097b0:	7019      	strb	r1, [r3, #0]
 80097b2:	e7de      	b.n	8009772 <__cvt+0x66>

080097b4 <__exponent>:
 80097b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097b6:	2900      	cmp	r1, #0
 80097b8:	bfba      	itte	lt
 80097ba:	4249      	neglt	r1, r1
 80097bc:	232d      	movlt	r3, #45	@ 0x2d
 80097be:	232b      	movge	r3, #43	@ 0x2b
 80097c0:	2909      	cmp	r1, #9
 80097c2:	7002      	strb	r2, [r0, #0]
 80097c4:	7043      	strb	r3, [r0, #1]
 80097c6:	dd29      	ble.n	800981c <__exponent+0x68>
 80097c8:	f10d 0307 	add.w	r3, sp, #7
 80097cc:	461d      	mov	r5, r3
 80097ce:	270a      	movs	r7, #10
 80097d0:	461a      	mov	r2, r3
 80097d2:	fbb1 f6f7 	udiv	r6, r1, r7
 80097d6:	fb07 1416 	mls	r4, r7, r6, r1
 80097da:	3430      	adds	r4, #48	@ 0x30
 80097dc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80097e0:	460c      	mov	r4, r1
 80097e2:	2c63      	cmp	r4, #99	@ 0x63
 80097e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80097e8:	4631      	mov	r1, r6
 80097ea:	dcf1      	bgt.n	80097d0 <__exponent+0x1c>
 80097ec:	3130      	adds	r1, #48	@ 0x30
 80097ee:	1e94      	subs	r4, r2, #2
 80097f0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80097f4:	1c41      	adds	r1, r0, #1
 80097f6:	4623      	mov	r3, r4
 80097f8:	42ab      	cmp	r3, r5
 80097fa:	d30a      	bcc.n	8009812 <__exponent+0x5e>
 80097fc:	f10d 0309 	add.w	r3, sp, #9
 8009800:	1a9b      	subs	r3, r3, r2
 8009802:	42ac      	cmp	r4, r5
 8009804:	bf88      	it	hi
 8009806:	2300      	movhi	r3, #0
 8009808:	3302      	adds	r3, #2
 800980a:	4403      	add	r3, r0
 800980c:	1a18      	subs	r0, r3, r0
 800980e:	b003      	add	sp, #12
 8009810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009812:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009816:	f801 6f01 	strb.w	r6, [r1, #1]!
 800981a:	e7ed      	b.n	80097f8 <__exponent+0x44>
 800981c:	2330      	movs	r3, #48	@ 0x30
 800981e:	3130      	adds	r1, #48	@ 0x30
 8009820:	7083      	strb	r3, [r0, #2]
 8009822:	70c1      	strb	r1, [r0, #3]
 8009824:	1d03      	adds	r3, r0, #4
 8009826:	e7f1      	b.n	800980c <__exponent+0x58>

08009828 <_printf_float>:
 8009828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800982c:	b08d      	sub	sp, #52	@ 0x34
 800982e:	460c      	mov	r4, r1
 8009830:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009834:	4616      	mov	r6, r2
 8009836:	461f      	mov	r7, r3
 8009838:	4605      	mov	r5, r0
 800983a:	f000 fcbb 	bl	800a1b4 <_localeconv_r>
 800983e:	f8d0 b000 	ldr.w	fp, [r0]
 8009842:	4658      	mov	r0, fp
 8009844:	f7f6 fd9c 	bl	8000380 <strlen>
 8009848:	2300      	movs	r3, #0
 800984a:	930a      	str	r3, [sp, #40]	@ 0x28
 800984c:	f8d8 3000 	ldr.w	r3, [r8]
 8009850:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009854:	6822      	ldr	r2, [r4, #0]
 8009856:	9005      	str	r0, [sp, #20]
 8009858:	3307      	adds	r3, #7
 800985a:	f023 0307 	bic.w	r3, r3, #7
 800985e:	f103 0108 	add.w	r1, r3, #8
 8009862:	f8c8 1000 	str.w	r1, [r8]
 8009866:	ed93 0b00 	vldr	d0, [r3]
 800986a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8009ac8 <_printf_float+0x2a0>
 800986e:	eeb0 7bc0 	vabs.f64	d7, d0
 8009872:	eeb4 7b46 	vcmp.f64	d7, d6
 8009876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800987a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800987e:	dd24      	ble.n	80098ca <_printf_float+0xa2>
 8009880:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009888:	d502      	bpl.n	8009890 <_printf_float+0x68>
 800988a:	232d      	movs	r3, #45	@ 0x2d
 800988c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009890:	498f      	ldr	r1, [pc, #572]	@ (8009ad0 <_printf_float+0x2a8>)
 8009892:	4b90      	ldr	r3, [pc, #576]	@ (8009ad4 <_printf_float+0x2ac>)
 8009894:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8009898:	bf8c      	ite	hi
 800989a:	4688      	movhi	r8, r1
 800989c:	4698      	movls	r8, r3
 800989e:	f022 0204 	bic.w	r2, r2, #4
 80098a2:	2303      	movs	r3, #3
 80098a4:	6123      	str	r3, [r4, #16]
 80098a6:	6022      	str	r2, [r4, #0]
 80098a8:	f04f 0a00 	mov.w	sl, #0
 80098ac:	9700      	str	r7, [sp, #0]
 80098ae:	4633      	mov	r3, r6
 80098b0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80098b2:	4621      	mov	r1, r4
 80098b4:	4628      	mov	r0, r5
 80098b6:	f000 f9d1 	bl	8009c5c <_printf_common>
 80098ba:	3001      	adds	r0, #1
 80098bc:	f040 8089 	bne.w	80099d2 <_printf_float+0x1aa>
 80098c0:	f04f 30ff 	mov.w	r0, #4294967295
 80098c4:	b00d      	add	sp, #52	@ 0x34
 80098c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ca:	eeb4 0b40 	vcmp.f64	d0, d0
 80098ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098d2:	d709      	bvc.n	80098e8 <_printf_float+0xc0>
 80098d4:	ee10 3a90 	vmov	r3, s1
 80098d8:	2b00      	cmp	r3, #0
 80098da:	bfbc      	itt	lt
 80098dc:	232d      	movlt	r3, #45	@ 0x2d
 80098de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80098e2:	497d      	ldr	r1, [pc, #500]	@ (8009ad8 <_printf_float+0x2b0>)
 80098e4:	4b7d      	ldr	r3, [pc, #500]	@ (8009adc <_printf_float+0x2b4>)
 80098e6:	e7d5      	b.n	8009894 <_printf_float+0x6c>
 80098e8:	6863      	ldr	r3, [r4, #4]
 80098ea:	1c59      	adds	r1, r3, #1
 80098ec:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80098f0:	d139      	bne.n	8009966 <_printf_float+0x13e>
 80098f2:	2306      	movs	r3, #6
 80098f4:	6063      	str	r3, [r4, #4]
 80098f6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80098fa:	2300      	movs	r3, #0
 80098fc:	6022      	str	r2, [r4, #0]
 80098fe:	9303      	str	r3, [sp, #12]
 8009900:	ab0a      	add	r3, sp, #40	@ 0x28
 8009902:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009906:	ab09      	add	r3, sp, #36	@ 0x24
 8009908:	9300      	str	r3, [sp, #0]
 800990a:	6861      	ldr	r1, [r4, #4]
 800990c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009910:	4628      	mov	r0, r5
 8009912:	f7ff fefb 	bl	800970c <__cvt>
 8009916:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800991a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800991c:	4680      	mov	r8, r0
 800991e:	d129      	bne.n	8009974 <_printf_float+0x14c>
 8009920:	1cc8      	adds	r0, r1, #3
 8009922:	db02      	blt.n	800992a <_printf_float+0x102>
 8009924:	6863      	ldr	r3, [r4, #4]
 8009926:	4299      	cmp	r1, r3
 8009928:	dd41      	ble.n	80099ae <_printf_float+0x186>
 800992a:	f1a9 0902 	sub.w	r9, r9, #2
 800992e:	fa5f f989 	uxtb.w	r9, r9
 8009932:	3901      	subs	r1, #1
 8009934:	464a      	mov	r2, r9
 8009936:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800993a:	9109      	str	r1, [sp, #36]	@ 0x24
 800993c:	f7ff ff3a 	bl	80097b4 <__exponent>
 8009940:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009942:	1813      	adds	r3, r2, r0
 8009944:	2a01      	cmp	r2, #1
 8009946:	4682      	mov	sl, r0
 8009948:	6123      	str	r3, [r4, #16]
 800994a:	dc02      	bgt.n	8009952 <_printf_float+0x12a>
 800994c:	6822      	ldr	r2, [r4, #0]
 800994e:	07d2      	lsls	r2, r2, #31
 8009950:	d501      	bpl.n	8009956 <_printf_float+0x12e>
 8009952:	3301      	adds	r3, #1
 8009954:	6123      	str	r3, [r4, #16]
 8009956:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800995a:	2b00      	cmp	r3, #0
 800995c:	d0a6      	beq.n	80098ac <_printf_float+0x84>
 800995e:	232d      	movs	r3, #45	@ 0x2d
 8009960:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009964:	e7a2      	b.n	80098ac <_printf_float+0x84>
 8009966:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800996a:	d1c4      	bne.n	80098f6 <_printf_float+0xce>
 800996c:	2b00      	cmp	r3, #0
 800996e:	d1c2      	bne.n	80098f6 <_printf_float+0xce>
 8009970:	2301      	movs	r3, #1
 8009972:	e7bf      	b.n	80098f4 <_printf_float+0xcc>
 8009974:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009978:	d9db      	bls.n	8009932 <_printf_float+0x10a>
 800997a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800997e:	d118      	bne.n	80099b2 <_printf_float+0x18a>
 8009980:	2900      	cmp	r1, #0
 8009982:	6863      	ldr	r3, [r4, #4]
 8009984:	dd0b      	ble.n	800999e <_printf_float+0x176>
 8009986:	6121      	str	r1, [r4, #16]
 8009988:	b913      	cbnz	r3, 8009990 <_printf_float+0x168>
 800998a:	6822      	ldr	r2, [r4, #0]
 800998c:	07d0      	lsls	r0, r2, #31
 800998e:	d502      	bpl.n	8009996 <_printf_float+0x16e>
 8009990:	3301      	adds	r3, #1
 8009992:	440b      	add	r3, r1
 8009994:	6123      	str	r3, [r4, #16]
 8009996:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009998:	f04f 0a00 	mov.w	sl, #0
 800999c:	e7db      	b.n	8009956 <_printf_float+0x12e>
 800999e:	b913      	cbnz	r3, 80099a6 <_printf_float+0x17e>
 80099a0:	6822      	ldr	r2, [r4, #0]
 80099a2:	07d2      	lsls	r2, r2, #31
 80099a4:	d501      	bpl.n	80099aa <_printf_float+0x182>
 80099a6:	3302      	adds	r3, #2
 80099a8:	e7f4      	b.n	8009994 <_printf_float+0x16c>
 80099aa:	2301      	movs	r3, #1
 80099ac:	e7f2      	b.n	8009994 <_printf_float+0x16c>
 80099ae:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80099b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099b4:	4299      	cmp	r1, r3
 80099b6:	db05      	blt.n	80099c4 <_printf_float+0x19c>
 80099b8:	6823      	ldr	r3, [r4, #0]
 80099ba:	6121      	str	r1, [r4, #16]
 80099bc:	07d8      	lsls	r0, r3, #31
 80099be:	d5ea      	bpl.n	8009996 <_printf_float+0x16e>
 80099c0:	1c4b      	adds	r3, r1, #1
 80099c2:	e7e7      	b.n	8009994 <_printf_float+0x16c>
 80099c4:	2900      	cmp	r1, #0
 80099c6:	bfd4      	ite	le
 80099c8:	f1c1 0202 	rsble	r2, r1, #2
 80099cc:	2201      	movgt	r2, #1
 80099ce:	4413      	add	r3, r2
 80099d0:	e7e0      	b.n	8009994 <_printf_float+0x16c>
 80099d2:	6823      	ldr	r3, [r4, #0]
 80099d4:	055a      	lsls	r2, r3, #21
 80099d6:	d407      	bmi.n	80099e8 <_printf_float+0x1c0>
 80099d8:	6923      	ldr	r3, [r4, #16]
 80099da:	4642      	mov	r2, r8
 80099dc:	4631      	mov	r1, r6
 80099de:	4628      	mov	r0, r5
 80099e0:	47b8      	blx	r7
 80099e2:	3001      	adds	r0, #1
 80099e4:	d12a      	bne.n	8009a3c <_printf_float+0x214>
 80099e6:	e76b      	b.n	80098c0 <_printf_float+0x98>
 80099e8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80099ec:	f240 80e0 	bls.w	8009bb0 <_printf_float+0x388>
 80099f0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80099f4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80099f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099fc:	d133      	bne.n	8009a66 <_printf_float+0x23e>
 80099fe:	4a38      	ldr	r2, [pc, #224]	@ (8009ae0 <_printf_float+0x2b8>)
 8009a00:	2301      	movs	r3, #1
 8009a02:	4631      	mov	r1, r6
 8009a04:	4628      	mov	r0, r5
 8009a06:	47b8      	blx	r7
 8009a08:	3001      	adds	r0, #1
 8009a0a:	f43f af59 	beq.w	80098c0 <_printf_float+0x98>
 8009a0e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009a12:	4543      	cmp	r3, r8
 8009a14:	db02      	blt.n	8009a1c <_printf_float+0x1f4>
 8009a16:	6823      	ldr	r3, [r4, #0]
 8009a18:	07d8      	lsls	r0, r3, #31
 8009a1a:	d50f      	bpl.n	8009a3c <_printf_float+0x214>
 8009a1c:	9b05      	ldr	r3, [sp, #20]
 8009a1e:	465a      	mov	r2, fp
 8009a20:	4631      	mov	r1, r6
 8009a22:	4628      	mov	r0, r5
 8009a24:	47b8      	blx	r7
 8009a26:	3001      	adds	r0, #1
 8009a28:	f43f af4a 	beq.w	80098c0 <_printf_float+0x98>
 8009a2c:	f04f 0900 	mov.w	r9, #0
 8009a30:	f108 38ff 	add.w	r8, r8, #4294967295
 8009a34:	f104 0a1a 	add.w	sl, r4, #26
 8009a38:	45c8      	cmp	r8, r9
 8009a3a:	dc09      	bgt.n	8009a50 <_printf_float+0x228>
 8009a3c:	6823      	ldr	r3, [r4, #0]
 8009a3e:	079b      	lsls	r3, r3, #30
 8009a40:	f100 8107 	bmi.w	8009c52 <_printf_float+0x42a>
 8009a44:	68e0      	ldr	r0, [r4, #12]
 8009a46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a48:	4298      	cmp	r0, r3
 8009a4a:	bfb8      	it	lt
 8009a4c:	4618      	movlt	r0, r3
 8009a4e:	e739      	b.n	80098c4 <_printf_float+0x9c>
 8009a50:	2301      	movs	r3, #1
 8009a52:	4652      	mov	r2, sl
 8009a54:	4631      	mov	r1, r6
 8009a56:	4628      	mov	r0, r5
 8009a58:	47b8      	blx	r7
 8009a5a:	3001      	adds	r0, #1
 8009a5c:	f43f af30 	beq.w	80098c0 <_printf_float+0x98>
 8009a60:	f109 0901 	add.w	r9, r9, #1
 8009a64:	e7e8      	b.n	8009a38 <_printf_float+0x210>
 8009a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	dc3b      	bgt.n	8009ae4 <_printf_float+0x2bc>
 8009a6c:	4a1c      	ldr	r2, [pc, #112]	@ (8009ae0 <_printf_float+0x2b8>)
 8009a6e:	2301      	movs	r3, #1
 8009a70:	4631      	mov	r1, r6
 8009a72:	4628      	mov	r0, r5
 8009a74:	47b8      	blx	r7
 8009a76:	3001      	adds	r0, #1
 8009a78:	f43f af22 	beq.w	80098c0 <_printf_float+0x98>
 8009a7c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009a80:	ea59 0303 	orrs.w	r3, r9, r3
 8009a84:	d102      	bne.n	8009a8c <_printf_float+0x264>
 8009a86:	6823      	ldr	r3, [r4, #0]
 8009a88:	07d9      	lsls	r1, r3, #31
 8009a8a:	d5d7      	bpl.n	8009a3c <_printf_float+0x214>
 8009a8c:	9b05      	ldr	r3, [sp, #20]
 8009a8e:	465a      	mov	r2, fp
 8009a90:	4631      	mov	r1, r6
 8009a92:	4628      	mov	r0, r5
 8009a94:	47b8      	blx	r7
 8009a96:	3001      	adds	r0, #1
 8009a98:	f43f af12 	beq.w	80098c0 <_printf_float+0x98>
 8009a9c:	f04f 0a00 	mov.w	sl, #0
 8009aa0:	f104 0b1a 	add.w	fp, r4, #26
 8009aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aa6:	425b      	negs	r3, r3
 8009aa8:	4553      	cmp	r3, sl
 8009aaa:	dc01      	bgt.n	8009ab0 <_printf_float+0x288>
 8009aac:	464b      	mov	r3, r9
 8009aae:	e794      	b.n	80099da <_printf_float+0x1b2>
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	465a      	mov	r2, fp
 8009ab4:	4631      	mov	r1, r6
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	47b8      	blx	r7
 8009aba:	3001      	adds	r0, #1
 8009abc:	f43f af00 	beq.w	80098c0 <_printf_float+0x98>
 8009ac0:	f10a 0a01 	add.w	sl, sl, #1
 8009ac4:	e7ee      	b.n	8009aa4 <_printf_float+0x27c>
 8009ac6:	bf00      	nop
 8009ac8:	ffffffff 	.word	0xffffffff
 8009acc:	7fefffff 	.word	0x7fefffff
 8009ad0:	0800c5b4 	.word	0x0800c5b4
 8009ad4:	0800c5b0 	.word	0x0800c5b0
 8009ad8:	0800c5bc 	.word	0x0800c5bc
 8009adc:	0800c5b8 	.word	0x0800c5b8
 8009ae0:	0800c5c0 	.word	0x0800c5c0
 8009ae4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ae6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009aea:	4553      	cmp	r3, sl
 8009aec:	bfa8      	it	ge
 8009aee:	4653      	movge	r3, sl
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	4699      	mov	r9, r3
 8009af4:	dc37      	bgt.n	8009b66 <_printf_float+0x33e>
 8009af6:	2300      	movs	r3, #0
 8009af8:	9307      	str	r3, [sp, #28]
 8009afa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009afe:	f104 021a 	add.w	r2, r4, #26
 8009b02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009b04:	9907      	ldr	r1, [sp, #28]
 8009b06:	9306      	str	r3, [sp, #24]
 8009b08:	eba3 0309 	sub.w	r3, r3, r9
 8009b0c:	428b      	cmp	r3, r1
 8009b0e:	dc31      	bgt.n	8009b74 <_printf_float+0x34c>
 8009b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b12:	459a      	cmp	sl, r3
 8009b14:	dc3b      	bgt.n	8009b8e <_printf_float+0x366>
 8009b16:	6823      	ldr	r3, [r4, #0]
 8009b18:	07da      	lsls	r2, r3, #31
 8009b1a:	d438      	bmi.n	8009b8e <_printf_float+0x366>
 8009b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b1e:	ebaa 0903 	sub.w	r9, sl, r3
 8009b22:	9b06      	ldr	r3, [sp, #24]
 8009b24:	ebaa 0303 	sub.w	r3, sl, r3
 8009b28:	4599      	cmp	r9, r3
 8009b2a:	bfa8      	it	ge
 8009b2c:	4699      	movge	r9, r3
 8009b2e:	f1b9 0f00 	cmp.w	r9, #0
 8009b32:	dc34      	bgt.n	8009b9e <_printf_float+0x376>
 8009b34:	f04f 0800 	mov.w	r8, #0
 8009b38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b3c:	f104 0b1a 	add.w	fp, r4, #26
 8009b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b42:	ebaa 0303 	sub.w	r3, sl, r3
 8009b46:	eba3 0309 	sub.w	r3, r3, r9
 8009b4a:	4543      	cmp	r3, r8
 8009b4c:	f77f af76 	ble.w	8009a3c <_printf_float+0x214>
 8009b50:	2301      	movs	r3, #1
 8009b52:	465a      	mov	r2, fp
 8009b54:	4631      	mov	r1, r6
 8009b56:	4628      	mov	r0, r5
 8009b58:	47b8      	blx	r7
 8009b5a:	3001      	adds	r0, #1
 8009b5c:	f43f aeb0 	beq.w	80098c0 <_printf_float+0x98>
 8009b60:	f108 0801 	add.w	r8, r8, #1
 8009b64:	e7ec      	b.n	8009b40 <_printf_float+0x318>
 8009b66:	4642      	mov	r2, r8
 8009b68:	4631      	mov	r1, r6
 8009b6a:	4628      	mov	r0, r5
 8009b6c:	47b8      	blx	r7
 8009b6e:	3001      	adds	r0, #1
 8009b70:	d1c1      	bne.n	8009af6 <_printf_float+0x2ce>
 8009b72:	e6a5      	b.n	80098c0 <_printf_float+0x98>
 8009b74:	2301      	movs	r3, #1
 8009b76:	4631      	mov	r1, r6
 8009b78:	4628      	mov	r0, r5
 8009b7a:	9206      	str	r2, [sp, #24]
 8009b7c:	47b8      	blx	r7
 8009b7e:	3001      	adds	r0, #1
 8009b80:	f43f ae9e 	beq.w	80098c0 <_printf_float+0x98>
 8009b84:	9b07      	ldr	r3, [sp, #28]
 8009b86:	9a06      	ldr	r2, [sp, #24]
 8009b88:	3301      	adds	r3, #1
 8009b8a:	9307      	str	r3, [sp, #28]
 8009b8c:	e7b9      	b.n	8009b02 <_printf_float+0x2da>
 8009b8e:	9b05      	ldr	r3, [sp, #20]
 8009b90:	465a      	mov	r2, fp
 8009b92:	4631      	mov	r1, r6
 8009b94:	4628      	mov	r0, r5
 8009b96:	47b8      	blx	r7
 8009b98:	3001      	adds	r0, #1
 8009b9a:	d1bf      	bne.n	8009b1c <_printf_float+0x2f4>
 8009b9c:	e690      	b.n	80098c0 <_printf_float+0x98>
 8009b9e:	9a06      	ldr	r2, [sp, #24]
 8009ba0:	464b      	mov	r3, r9
 8009ba2:	4442      	add	r2, r8
 8009ba4:	4631      	mov	r1, r6
 8009ba6:	4628      	mov	r0, r5
 8009ba8:	47b8      	blx	r7
 8009baa:	3001      	adds	r0, #1
 8009bac:	d1c2      	bne.n	8009b34 <_printf_float+0x30c>
 8009bae:	e687      	b.n	80098c0 <_printf_float+0x98>
 8009bb0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8009bb4:	f1b9 0f01 	cmp.w	r9, #1
 8009bb8:	dc01      	bgt.n	8009bbe <_printf_float+0x396>
 8009bba:	07db      	lsls	r3, r3, #31
 8009bbc:	d536      	bpl.n	8009c2c <_printf_float+0x404>
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	4642      	mov	r2, r8
 8009bc2:	4631      	mov	r1, r6
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	47b8      	blx	r7
 8009bc8:	3001      	adds	r0, #1
 8009bca:	f43f ae79 	beq.w	80098c0 <_printf_float+0x98>
 8009bce:	9b05      	ldr	r3, [sp, #20]
 8009bd0:	465a      	mov	r2, fp
 8009bd2:	4631      	mov	r1, r6
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b8      	blx	r7
 8009bd8:	3001      	adds	r0, #1
 8009bda:	f43f ae71 	beq.w	80098c0 <_printf_float+0x98>
 8009bde:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009be2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bea:	f109 39ff 	add.w	r9, r9, #4294967295
 8009bee:	d018      	beq.n	8009c22 <_printf_float+0x3fa>
 8009bf0:	464b      	mov	r3, r9
 8009bf2:	f108 0201 	add.w	r2, r8, #1
 8009bf6:	4631      	mov	r1, r6
 8009bf8:	4628      	mov	r0, r5
 8009bfa:	47b8      	blx	r7
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	d10c      	bne.n	8009c1a <_printf_float+0x3f2>
 8009c00:	e65e      	b.n	80098c0 <_printf_float+0x98>
 8009c02:	2301      	movs	r3, #1
 8009c04:	465a      	mov	r2, fp
 8009c06:	4631      	mov	r1, r6
 8009c08:	4628      	mov	r0, r5
 8009c0a:	47b8      	blx	r7
 8009c0c:	3001      	adds	r0, #1
 8009c0e:	f43f ae57 	beq.w	80098c0 <_printf_float+0x98>
 8009c12:	f108 0801 	add.w	r8, r8, #1
 8009c16:	45c8      	cmp	r8, r9
 8009c18:	dbf3      	blt.n	8009c02 <_printf_float+0x3da>
 8009c1a:	4653      	mov	r3, sl
 8009c1c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009c20:	e6dc      	b.n	80099dc <_printf_float+0x1b4>
 8009c22:	f04f 0800 	mov.w	r8, #0
 8009c26:	f104 0b1a 	add.w	fp, r4, #26
 8009c2a:	e7f4      	b.n	8009c16 <_printf_float+0x3ee>
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	4642      	mov	r2, r8
 8009c30:	e7e1      	b.n	8009bf6 <_printf_float+0x3ce>
 8009c32:	2301      	movs	r3, #1
 8009c34:	464a      	mov	r2, r9
 8009c36:	4631      	mov	r1, r6
 8009c38:	4628      	mov	r0, r5
 8009c3a:	47b8      	blx	r7
 8009c3c:	3001      	adds	r0, #1
 8009c3e:	f43f ae3f 	beq.w	80098c0 <_printf_float+0x98>
 8009c42:	f108 0801 	add.w	r8, r8, #1
 8009c46:	68e3      	ldr	r3, [r4, #12]
 8009c48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c4a:	1a5b      	subs	r3, r3, r1
 8009c4c:	4543      	cmp	r3, r8
 8009c4e:	dcf0      	bgt.n	8009c32 <_printf_float+0x40a>
 8009c50:	e6f8      	b.n	8009a44 <_printf_float+0x21c>
 8009c52:	f04f 0800 	mov.w	r8, #0
 8009c56:	f104 0919 	add.w	r9, r4, #25
 8009c5a:	e7f4      	b.n	8009c46 <_printf_float+0x41e>

08009c5c <_printf_common>:
 8009c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c60:	4616      	mov	r6, r2
 8009c62:	4698      	mov	r8, r3
 8009c64:	688a      	ldr	r2, [r1, #8]
 8009c66:	690b      	ldr	r3, [r1, #16]
 8009c68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	bfb8      	it	lt
 8009c70:	4613      	movlt	r3, r2
 8009c72:	6033      	str	r3, [r6, #0]
 8009c74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009c78:	4607      	mov	r7, r0
 8009c7a:	460c      	mov	r4, r1
 8009c7c:	b10a      	cbz	r2, 8009c82 <_printf_common+0x26>
 8009c7e:	3301      	adds	r3, #1
 8009c80:	6033      	str	r3, [r6, #0]
 8009c82:	6823      	ldr	r3, [r4, #0]
 8009c84:	0699      	lsls	r1, r3, #26
 8009c86:	bf42      	ittt	mi
 8009c88:	6833      	ldrmi	r3, [r6, #0]
 8009c8a:	3302      	addmi	r3, #2
 8009c8c:	6033      	strmi	r3, [r6, #0]
 8009c8e:	6825      	ldr	r5, [r4, #0]
 8009c90:	f015 0506 	ands.w	r5, r5, #6
 8009c94:	d106      	bne.n	8009ca4 <_printf_common+0x48>
 8009c96:	f104 0a19 	add.w	sl, r4, #25
 8009c9a:	68e3      	ldr	r3, [r4, #12]
 8009c9c:	6832      	ldr	r2, [r6, #0]
 8009c9e:	1a9b      	subs	r3, r3, r2
 8009ca0:	42ab      	cmp	r3, r5
 8009ca2:	dc26      	bgt.n	8009cf2 <_printf_common+0x96>
 8009ca4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ca8:	6822      	ldr	r2, [r4, #0]
 8009caa:	3b00      	subs	r3, #0
 8009cac:	bf18      	it	ne
 8009cae:	2301      	movne	r3, #1
 8009cb0:	0692      	lsls	r2, r2, #26
 8009cb2:	d42b      	bmi.n	8009d0c <_printf_common+0xb0>
 8009cb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009cb8:	4641      	mov	r1, r8
 8009cba:	4638      	mov	r0, r7
 8009cbc:	47c8      	blx	r9
 8009cbe:	3001      	adds	r0, #1
 8009cc0:	d01e      	beq.n	8009d00 <_printf_common+0xa4>
 8009cc2:	6823      	ldr	r3, [r4, #0]
 8009cc4:	6922      	ldr	r2, [r4, #16]
 8009cc6:	f003 0306 	and.w	r3, r3, #6
 8009cca:	2b04      	cmp	r3, #4
 8009ccc:	bf02      	ittt	eq
 8009cce:	68e5      	ldreq	r5, [r4, #12]
 8009cd0:	6833      	ldreq	r3, [r6, #0]
 8009cd2:	1aed      	subeq	r5, r5, r3
 8009cd4:	68a3      	ldr	r3, [r4, #8]
 8009cd6:	bf0c      	ite	eq
 8009cd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009cdc:	2500      	movne	r5, #0
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	bfc4      	itt	gt
 8009ce2:	1a9b      	subgt	r3, r3, r2
 8009ce4:	18ed      	addgt	r5, r5, r3
 8009ce6:	2600      	movs	r6, #0
 8009ce8:	341a      	adds	r4, #26
 8009cea:	42b5      	cmp	r5, r6
 8009cec:	d11a      	bne.n	8009d24 <_printf_common+0xc8>
 8009cee:	2000      	movs	r0, #0
 8009cf0:	e008      	b.n	8009d04 <_printf_common+0xa8>
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	4652      	mov	r2, sl
 8009cf6:	4641      	mov	r1, r8
 8009cf8:	4638      	mov	r0, r7
 8009cfa:	47c8      	blx	r9
 8009cfc:	3001      	adds	r0, #1
 8009cfe:	d103      	bne.n	8009d08 <_printf_common+0xac>
 8009d00:	f04f 30ff 	mov.w	r0, #4294967295
 8009d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d08:	3501      	adds	r5, #1
 8009d0a:	e7c6      	b.n	8009c9a <_printf_common+0x3e>
 8009d0c:	18e1      	adds	r1, r4, r3
 8009d0e:	1c5a      	adds	r2, r3, #1
 8009d10:	2030      	movs	r0, #48	@ 0x30
 8009d12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009d16:	4422      	add	r2, r4
 8009d18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009d1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009d20:	3302      	adds	r3, #2
 8009d22:	e7c7      	b.n	8009cb4 <_printf_common+0x58>
 8009d24:	2301      	movs	r3, #1
 8009d26:	4622      	mov	r2, r4
 8009d28:	4641      	mov	r1, r8
 8009d2a:	4638      	mov	r0, r7
 8009d2c:	47c8      	blx	r9
 8009d2e:	3001      	adds	r0, #1
 8009d30:	d0e6      	beq.n	8009d00 <_printf_common+0xa4>
 8009d32:	3601      	adds	r6, #1
 8009d34:	e7d9      	b.n	8009cea <_printf_common+0x8e>
	...

08009d38 <_printf_i>:
 8009d38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d3c:	7e0f      	ldrb	r7, [r1, #24]
 8009d3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009d40:	2f78      	cmp	r7, #120	@ 0x78
 8009d42:	4691      	mov	r9, r2
 8009d44:	4680      	mov	r8, r0
 8009d46:	460c      	mov	r4, r1
 8009d48:	469a      	mov	sl, r3
 8009d4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009d4e:	d807      	bhi.n	8009d60 <_printf_i+0x28>
 8009d50:	2f62      	cmp	r7, #98	@ 0x62
 8009d52:	d80a      	bhi.n	8009d6a <_printf_i+0x32>
 8009d54:	2f00      	cmp	r7, #0
 8009d56:	f000 80d1 	beq.w	8009efc <_printf_i+0x1c4>
 8009d5a:	2f58      	cmp	r7, #88	@ 0x58
 8009d5c:	f000 80b8 	beq.w	8009ed0 <_printf_i+0x198>
 8009d60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009d68:	e03a      	b.n	8009de0 <_printf_i+0xa8>
 8009d6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009d6e:	2b15      	cmp	r3, #21
 8009d70:	d8f6      	bhi.n	8009d60 <_printf_i+0x28>
 8009d72:	a101      	add	r1, pc, #4	@ (adr r1, 8009d78 <_printf_i+0x40>)
 8009d74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d78:	08009dd1 	.word	0x08009dd1
 8009d7c:	08009de5 	.word	0x08009de5
 8009d80:	08009d61 	.word	0x08009d61
 8009d84:	08009d61 	.word	0x08009d61
 8009d88:	08009d61 	.word	0x08009d61
 8009d8c:	08009d61 	.word	0x08009d61
 8009d90:	08009de5 	.word	0x08009de5
 8009d94:	08009d61 	.word	0x08009d61
 8009d98:	08009d61 	.word	0x08009d61
 8009d9c:	08009d61 	.word	0x08009d61
 8009da0:	08009d61 	.word	0x08009d61
 8009da4:	08009ee3 	.word	0x08009ee3
 8009da8:	08009e0f 	.word	0x08009e0f
 8009dac:	08009e9d 	.word	0x08009e9d
 8009db0:	08009d61 	.word	0x08009d61
 8009db4:	08009d61 	.word	0x08009d61
 8009db8:	08009f05 	.word	0x08009f05
 8009dbc:	08009d61 	.word	0x08009d61
 8009dc0:	08009e0f 	.word	0x08009e0f
 8009dc4:	08009d61 	.word	0x08009d61
 8009dc8:	08009d61 	.word	0x08009d61
 8009dcc:	08009ea5 	.word	0x08009ea5
 8009dd0:	6833      	ldr	r3, [r6, #0]
 8009dd2:	1d1a      	adds	r2, r3, #4
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	6032      	str	r2, [r6, #0]
 8009dd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ddc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009de0:	2301      	movs	r3, #1
 8009de2:	e09c      	b.n	8009f1e <_printf_i+0x1e6>
 8009de4:	6833      	ldr	r3, [r6, #0]
 8009de6:	6820      	ldr	r0, [r4, #0]
 8009de8:	1d19      	adds	r1, r3, #4
 8009dea:	6031      	str	r1, [r6, #0]
 8009dec:	0606      	lsls	r6, r0, #24
 8009dee:	d501      	bpl.n	8009df4 <_printf_i+0xbc>
 8009df0:	681d      	ldr	r5, [r3, #0]
 8009df2:	e003      	b.n	8009dfc <_printf_i+0xc4>
 8009df4:	0645      	lsls	r5, r0, #25
 8009df6:	d5fb      	bpl.n	8009df0 <_printf_i+0xb8>
 8009df8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009dfc:	2d00      	cmp	r5, #0
 8009dfe:	da03      	bge.n	8009e08 <_printf_i+0xd0>
 8009e00:	232d      	movs	r3, #45	@ 0x2d
 8009e02:	426d      	negs	r5, r5
 8009e04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e08:	4858      	ldr	r0, [pc, #352]	@ (8009f6c <_printf_i+0x234>)
 8009e0a:	230a      	movs	r3, #10
 8009e0c:	e011      	b.n	8009e32 <_printf_i+0xfa>
 8009e0e:	6821      	ldr	r1, [r4, #0]
 8009e10:	6833      	ldr	r3, [r6, #0]
 8009e12:	0608      	lsls	r0, r1, #24
 8009e14:	f853 5b04 	ldr.w	r5, [r3], #4
 8009e18:	d402      	bmi.n	8009e20 <_printf_i+0xe8>
 8009e1a:	0649      	lsls	r1, r1, #25
 8009e1c:	bf48      	it	mi
 8009e1e:	b2ad      	uxthmi	r5, r5
 8009e20:	2f6f      	cmp	r7, #111	@ 0x6f
 8009e22:	4852      	ldr	r0, [pc, #328]	@ (8009f6c <_printf_i+0x234>)
 8009e24:	6033      	str	r3, [r6, #0]
 8009e26:	bf14      	ite	ne
 8009e28:	230a      	movne	r3, #10
 8009e2a:	2308      	moveq	r3, #8
 8009e2c:	2100      	movs	r1, #0
 8009e2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009e32:	6866      	ldr	r6, [r4, #4]
 8009e34:	60a6      	str	r6, [r4, #8]
 8009e36:	2e00      	cmp	r6, #0
 8009e38:	db05      	blt.n	8009e46 <_printf_i+0x10e>
 8009e3a:	6821      	ldr	r1, [r4, #0]
 8009e3c:	432e      	orrs	r6, r5
 8009e3e:	f021 0104 	bic.w	r1, r1, #4
 8009e42:	6021      	str	r1, [r4, #0]
 8009e44:	d04b      	beq.n	8009ede <_printf_i+0x1a6>
 8009e46:	4616      	mov	r6, r2
 8009e48:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e4c:	fb03 5711 	mls	r7, r3, r1, r5
 8009e50:	5dc7      	ldrb	r7, [r0, r7]
 8009e52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e56:	462f      	mov	r7, r5
 8009e58:	42bb      	cmp	r3, r7
 8009e5a:	460d      	mov	r5, r1
 8009e5c:	d9f4      	bls.n	8009e48 <_printf_i+0x110>
 8009e5e:	2b08      	cmp	r3, #8
 8009e60:	d10b      	bne.n	8009e7a <_printf_i+0x142>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	07df      	lsls	r7, r3, #31
 8009e66:	d508      	bpl.n	8009e7a <_printf_i+0x142>
 8009e68:	6923      	ldr	r3, [r4, #16]
 8009e6a:	6861      	ldr	r1, [r4, #4]
 8009e6c:	4299      	cmp	r1, r3
 8009e6e:	bfde      	ittt	le
 8009e70:	2330      	movle	r3, #48	@ 0x30
 8009e72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009e76:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009e7a:	1b92      	subs	r2, r2, r6
 8009e7c:	6122      	str	r2, [r4, #16]
 8009e7e:	f8cd a000 	str.w	sl, [sp]
 8009e82:	464b      	mov	r3, r9
 8009e84:	aa03      	add	r2, sp, #12
 8009e86:	4621      	mov	r1, r4
 8009e88:	4640      	mov	r0, r8
 8009e8a:	f7ff fee7 	bl	8009c5c <_printf_common>
 8009e8e:	3001      	adds	r0, #1
 8009e90:	d14a      	bne.n	8009f28 <_printf_i+0x1f0>
 8009e92:	f04f 30ff 	mov.w	r0, #4294967295
 8009e96:	b004      	add	sp, #16
 8009e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e9c:	6823      	ldr	r3, [r4, #0]
 8009e9e:	f043 0320 	orr.w	r3, r3, #32
 8009ea2:	6023      	str	r3, [r4, #0]
 8009ea4:	4832      	ldr	r0, [pc, #200]	@ (8009f70 <_printf_i+0x238>)
 8009ea6:	2778      	movs	r7, #120	@ 0x78
 8009ea8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009eac:	6823      	ldr	r3, [r4, #0]
 8009eae:	6831      	ldr	r1, [r6, #0]
 8009eb0:	061f      	lsls	r7, r3, #24
 8009eb2:	f851 5b04 	ldr.w	r5, [r1], #4
 8009eb6:	d402      	bmi.n	8009ebe <_printf_i+0x186>
 8009eb8:	065f      	lsls	r7, r3, #25
 8009eba:	bf48      	it	mi
 8009ebc:	b2ad      	uxthmi	r5, r5
 8009ebe:	6031      	str	r1, [r6, #0]
 8009ec0:	07d9      	lsls	r1, r3, #31
 8009ec2:	bf44      	itt	mi
 8009ec4:	f043 0320 	orrmi.w	r3, r3, #32
 8009ec8:	6023      	strmi	r3, [r4, #0]
 8009eca:	b11d      	cbz	r5, 8009ed4 <_printf_i+0x19c>
 8009ecc:	2310      	movs	r3, #16
 8009ece:	e7ad      	b.n	8009e2c <_printf_i+0xf4>
 8009ed0:	4826      	ldr	r0, [pc, #152]	@ (8009f6c <_printf_i+0x234>)
 8009ed2:	e7e9      	b.n	8009ea8 <_printf_i+0x170>
 8009ed4:	6823      	ldr	r3, [r4, #0]
 8009ed6:	f023 0320 	bic.w	r3, r3, #32
 8009eda:	6023      	str	r3, [r4, #0]
 8009edc:	e7f6      	b.n	8009ecc <_printf_i+0x194>
 8009ede:	4616      	mov	r6, r2
 8009ee0:	e7bd      	b.n	8009e5e <_printf_i+0x126>
 8009ee2:	6833      	ldr	r3, [r6, #0]
 8009ee4:	6825      	ldr	r5, [r4, #0]
 8009ee6:	6961      	ldr	r1, [r4, #20]
 8009ee8:	1d18      	adds	r0, r3, #4
 8009eea:	6030      	str	r0, [r6, #0]
 8009eec:	062e      	lsls	r6, r5, #24
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	d501      	bpl.n	8009ef6 <_printf_i+0x1be>
 8009ef2:	6019      	str	r1, [r3, #0]
 8009ef4:	e002      	b.n	8009efc <_printf_i+0x1c4>
 8009ef6:	0668      	lsls	r0, r5, #25
 8009ef8:	d5fb      	bpl.n	8009ef2 <_printf_i+0x1ba>
 8009efa:	8019      	strh	r1, [r3, #0]
 8009efc:	2300      	movs	r3, #0
 8009efe:	6123      	str	r3, [r4, #16]
 8009f00:	4616      	mov	r6, r2
 8009f02:	e7bc      	b.n	8009e7e <_printf_i+0x146>
 8009f04:	6833      	ldr	r3, [r6, #0]
 8009f06:	1d1a      	adds	r2, r3, #4
 8009f08:	6032      	str	r2, [r6, #0]
 8009f0a:	681e      	ldr	r6, [r3, #0]
 8009f0c:	6862      	ldr	r2, [r4, #4]
 8009f0e:	2100      	movs	r1, #0
 8009f10:	4630      	mov	r0, r6
 8009f12:	f7f6 f9e5 	bl	80002e0 <memchr>
 8009f16:	b108      	cbz	r0, 8009f1c <_printf_i+0x1e4>
 8009f18:	1b80      	subs	r0, r0, r6
 8009f1a:	6060      	str	r0, [r4, #4]
 8009f1c:	6863      	ldr	r3, [r4, #4]
 8009f1e:	6123      	str	r3, [r4, #16]
 8009f20:	2300      	movs	r3, #0
 8009f22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f26:	e7aa      	b.n	8009e7e <_printf_i+0x146>
 8009f28:	6923      	ldr	r3, [r4, #16]
 8009f2a:	4632      	mov	r2, r6
 8009f2c:	4649      	mov	r1, r9
 8009f2e:	4640      	mov	r0, r8
 8009f30:	47d0      	blx	sl
 8009f32:	3001      	adds	r0, #1
 8009f34:	d0ad      	beq.n	8009e92 <_printf_i+0x15a>
 8009f36:	6823      	ldr	r3, [r4, #0]
 8009f38:	079b      	lsls	r3, r3, #30
 8009f3a:	d413      	bmi.n	8009f64 <_printf_i+0x22c>
 8009f3c:	68e0      	ldr	r0, [r4, #12]
 8009f3e:	9b03      	ldr	r3, [sp, #12]
 8009f40:	4298      	cmp	r0, r3
 8009f42:	bfb8      	it	lt
 8009f44:	4618      	movlt	r0, r3
 8009f46:	e7a6      	b.n	8009e96 <_printf_i+0x15e>
 8009f48:	2301      	movs	r3, #1
 8009f4a:	4632      	mov	r2, r6
 8009f4c:	4649      	mov	r1, r9
 8009f4e:	4640      	mov	r0, r8
 8009f50:	47d0      	blx	sl
 8009f52:	3001      	adds	r0, #1
 8009f54:	d09d      	beq.n	8009e92 <_printf_i+0x15a>
 8009f56:	3501      	adds	r5, #1
 8009f58:	68e3      	ldr	r3, [r4, #12]
 8009f5a:	9903      	ldr	r1, [sp, #12]
 8009f5c:	1a5b      	subs	r3, r3, r1
 8009f5e:	42ab      	cmp	r3, r5
 8009f60:	dcf2      	bgt.n	8009f48 <_printf_i+0x210>
 8009f62:	e7eb      	b.n	8009f3c <_printf_i+0x204>
 8009f64:	2500      	movs	r5, #0
 8009f66:	f104 0619 	add.w	r6, r4, #25
 8009f6a:	e7f5      	b.n	8009f58 <_printf_i+0x220>
 8009f6c:	0800c5c2 	.word	0x0800c5c2
 8009f70:	0800c5d3 	.word	0x0800c5d3

08009f74 <std>:
 8009f74:	2300      	movs	r3, #0
 8009f76:	b510      	push	{r4, lr}
 8009f78:	4604      	mov	r4, r0
 8009f7a:	e9c0 3300 	strd	r3, r3, [r0]
 8009f7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f82:	6083      	str	r3, [r0, #8]
 8009f84:	8181      	strh	r1, [r0, #12]
 8009f86:	6643      	str	r3, [r0, #100]	@ 0x64
 8009f88:	81c2      	strh	r2, [r0, #14]
 8009f8a:	6183      	str	r3, [r0, #24]
 8009f8c:	4619      	mov	r1, r3
 8009f8e:	2208      	movs	r2, #8
 8009f90:	305c      	adds	r0, #92	@ 0x5c
 8009f92:	f000 f906 	bl	800a1a2 <memset>
 8009f96:	4b0d      	ldr	r3, [pc, #52]	@ (8009fcc <std+0x58>)
 8009f98:	6263      	str	r3, [r4, #36]	@ 0x24
 8009f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009fd0 <std+0x5c>)
 8009f9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009fd4 <std+0x60>)
 8009fa0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8009fd8 <std+0x64>)
 8009fa4:	6323      	str	r3, [r4, #48]	@ 0x30
 8009fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8009fdc <std+0x68>)
 8009fa8:	6224      	str	r4, [r4, #32]
 8009faa:	429c      	cmp	r4, r3
 8009fac:	d006      	beq.n	8009fbc <std+0x48>
 8009fae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009fb2:	4294      	cmp	r4, r2
 8009fb4:	d002      	beq.n	8009fbc <std+0x48>
 8009fb6:	33d0      	adds	r3, #208	@ 0xd0
 8009fb8:	429c      	cmp	r4, r3
 8009fba:	d105      	bne.n	8009fc8 <std+0x54>
 8009fbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fc4:	f000 b96a 	b.w	800a29c <__retarget_lock_init_recursive>
 8009fc8:	bd10      	pop	{r4, pc}
 8009fca:	bf00      	nop
 8009fcc:	0800a11d 	.word	0x0800a11d
 8009fd0:	0800a13f 	.word	0x0800a13f
 8009fd4:	0800a177 	.word	0x0800a177
 8009fd8:	0800a19b 	.word	0x0800a19b
 8009fdc:	24000660 	.word	0x24000660

08009fe0 <stdio_exit_handler>:
 8009fe0:	4a02      	ldr	r2, [pc, #8]	@ (8009fec <stdio_exit_handler+0xc>)
 8009fe2:	4903      	ldr	r1, [pc, #12]	@ (8009ff0 <stdio_exit_handler+0x10>)
 8009fe4:	4803      	ldr	r0, [pc, #12]	@ (8009ff4 <stdio_exit_handler+0x14>)
 8009fe6:	f000 b869 	b.w	800a0bc <_fwalk_sglue>
 8009fea:	bf00      	nop
 8009fec:	240001a0 	.word	0x240001a0
 8009ff0:	0800bb0d 	.word	0x0800bb0d
 8009ff4:	240001b0 	.word	0x240001b0

08009ff8 <cleanup_stdio>:
 8009ff8:	6841      	ldr	r1, [r0, #4]
 8009ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800a02c <cleanup_stdio+0x34>)
 8009ffc:	4299      	cmp	r1, r3
 8009ffe:	b510      	push	{r4, lr}
 800a000:	4604      	mov	r4, r0
 800a002:	d001      	beq.n	800a008 <cleanup_stdio+0x10>
 800a004:	f001 fd82 	bl	800bb0c <_fflush_r>
 800a008:	68a1      	ldr	r1, [r4, #8]
 800a00a:	4b09      	ldr	r3, [pc, #36]	@ (800a030 <cleanup_stdio+0x38>)
 800a00c:	4299      	cmp	r1, r3
 800a00e:	d002      	beq.n	800a016 <cleanup_stdio+0x1e>
 800a010:	4620      	mov	r0, r4
 800a012:	f001 fd7b 	bl	800bb0c <_fflush_r>
 800a016:	68e1      	ldr	r1, [r4, #12]
 800a018:	4b06      	ldr	r3, [pc, #24]	@ (800a034 <cleanup_stdio+0x3c>)
 800a01a:	4299      	cmp	r1, r3
 800a01c:	d004      	beq.n	800a028 <cleanup_stdio+0x30>
 800a01e:	4620      	mov	r0, r4
 800a020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a024:	f001 bd72 	b.w	800bb0c <_fflush_r>
 800a028:	bd10      	pop	{r4, pc}
 800a02a:	bf00      	nop
 800a02c:	24000660 	.word	0x24000660
 800a030:	240006c8 	.word	0x240006c8
 800a034:	24000730 	.word	0x24000730

0800a038 <global_stdio_init.part.0>:
 800a038:	b510      	push	{r4, lr}
 800a03a:	4b0b      	ldr	r3, [pc, #44]	@ (800a068 <global_stdio_init.part.0+0x30>)
 800a03c:	4c0b      	ldr	r4, [pc, #44]	@ (800a06c <global_stdio_init.part.0+0x34>)
 800a03e:	4a0c      	ldr	r2, [pc, #48]	@ (800a070 <global_stdio_init.part.0+0x38>)
 800a040:	601a      	str	r2, [r3, #0]
 800a042:	4620      	mov	r0, r4
 800a044:	2200      	movs	r2, #0
 800a046:	2104      	movs	r1, #4
 800a048:	f7ff ff94 	bl	8009f74 <std>
 800a04c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a050:	2201      	movs	r2, #1
 800a052:	2109      	movs	r1, #9
 800a054:	f7ff ff8e 	bl	8009f74 <std>
 800a058:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a05c:	2202      	movs	r2, #2
 800a05e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a062:	2112      	movs	r1, #18
 800a064:	f7ff bf86 	b.w	8009f74 <std>
 800a068:	24000798 	.word	0x24000798
 800a06c:	24000660 	.word	0x24000660
 800a070:	08009fe1 	.word	0x08009fe1

0800a074 <__sfp_lock_acquire>:
 800a074:	4801      	ldr	r0, [pc, #4]	@ (800a07c <__sfp_lock_acquire+0x8>)
 800a076:	f000 b912 	b.w	800a29e <__retarget_lock_acquire_recursive>
 800a07a:	bf00      	nop
 800a07c:	240007a1 	.word	0x240007a1

0800a080 <__sfp_lock_release>:
 800a080:	4801      	ldr	r0, [pc, #4]	@ (800a088 <__sfp_lock_release+0x8>)
 800a082:	f000 b90d 	b.w	800a2a0 <__retarget_lock_release_recursive>
 800a086:	bf00      	nop
 800a088:	240007a1 	.word	0x240007a1

0800a08c <__sinit>:
 800a08c:	b510      	push	{r4, lr}
 800a08e:	4604      	mov	r4, r0
 800a090:	f7ff fff0 	bl	800a074 <__sfp_lock_acquire>
 800a094:	6a23      	ldr	r3, [r4, #32]
 800a096:	b11b      	cbz	r3, 800a0a0 <__sinit+0x14>
 800a098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a09c:	f7ff bff0 	b.w	800a080 <__sfp_lock_release>
 800a0a0:	4b04      	ldr	r3, [pc, #16]	@ (800a0b4 <__sinit+0x28>)
 800a0a2:	6223      	str	r3, [r4, #32]
 800a0a4:	4b04      	ldr	r3, [pc, #16]	@ (800a0b8 <__sinit+0x2c>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d1f5      	bne.n	800a098 <__sinit+0xc>
 800a0ac:	f7ff ffc4 	bl	800a038 <global_stdio_init.part.0>
 800a0b0:	e7f2      	b.n	800a098 <__sinit+0xc>
 800a0b2:	bf00      	nop
 800a0b4:	08009ff9 	.word	0x08009ff9
 800a0b8:	24000798 	.word	0x24000798

0800a0bc <_fwalk_sglue>:
 800a0bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0c0:	4607      	mov	r7, r0
 800a0c2:	4688      	mov	r8, r1
 800a0c4:	4614      	mov	r4, r2
 800a0c6:	2600      	movs	r6, #0
 800a0c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a0cc:	f1b9 0901 	subs.w	r9, r9, #1
 800a0d0:	d505      	bpl.n	800a0de <_fwalk_sglue+0x22>
 800a0d2:	6824      	ldr	r4, [r4, #0]
 800a0d4:	2c00      	cmp	r4, #0
 800a0d6:	d1f7      	bne.n	800a0c8 <_fwalk_sglue+0xc>
 800a0d8:	4630      	mov	r0, r6
 800a0da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0de:	89ab      	ldrh	r3, [r5, #12]
 800a0e0:	2b01      	cmp	r3, #1
 800a0e2:	d907      	bls.n	800a0f4 <_fwalk_sglue+0x38>
 800a0e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	d003      	beq.n	800a0f4 <_fwalk_sglue+0x38>
 800a0ec:	4629      	mov	r1, r5
 800a0ee:	4638      	mov	r0, r7
 800a0f0:	47c0      	blx	r8
 800a0f2:	4306      	orrs	r6, r0
 800a0f4:	3568      	adds	r5, #104	@ 0x68
 800a0f6:	e7e9      	b.n	800a0cc <_fwalk_sglue+0x10>

0800a0f8 <iprintf>:
 800a0f8:	b40f      	push	{r0, r1, r2, r3}
 800a0fa:	b507      	push	{r0, r1, r2, lr}
 800a0fc:	4906      	ldr	r1, [pc, #24]	@ (800a118 <iprintf+0x20>)
 800a0fe:	ab04      	add	r3, sp, #16
 800a100:	6808      	ldr	r0, [r1, #0]
 800a102:	f853 2b04 	ldr.w	r2, [r3], #4
 800a106:	6881      	ldr	r1, [r0, #8]
 800a108:	9301      	str	r3, [sp, #4]
 800a10a:	f001 fb63 	bl	800b7d4 <_vfiprintf_r>
 800a10e:	b003      	add	sp, #12
 800a110:	f85d eb04 	ldr.w	lr, [sp], #4
 800a114:	b004      	add	sp, #16
 800a116:	4770      	bx	lr
 800a118:	240001ac 	.word	0x240001ac

0800a11c <__sread>:
 800a11c:	b510      	push	{r4, lr}
 800a11e:	460c      	mov	r4, r1
 800a120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a124:	f000 f86c 	bl	800a200 <_read_r>
 800a128:	2800      	cmp	r0, #0
 800a12a:	bfab      	itete	ge
 800a12c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a12e:	89a3      	ldrhlt	r3, [r4, #12]
 800a130:	181b      	addge	r3, r3, r0
 800a132:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a136:	bfac      	ite	ge
 800a138:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a13a:	81a3      	strhlt	r3, [r4, #12]
 800a13c:	bd10      	pop	{r4, pc}

0800a13e <__swrite>:
 800a13e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a142:	461f      	mov	r7, r3
 800a144:	898b      	ldrh	r3, [r1, #12]
 800a146:	05db      	lsls	r3, r3, #23
 800a148:	4605      	mov	r5, r0
 800a14a:	460c      	mov	r4, r1
 800a14c:	4616      	mov	r6, r2
 800a14e:	d505      	bpl.n	800a15c <__swrite+0x1e>
 800a150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a154:	2302      	movs	r3, #2
 800a156:	2200      	movs	r2, #0
 800a158:	f000 f840 	bl	800a1dc <_lseek_r>
 800a15c:	89a3      	ldrh	r3, [r4, #12]
 800a15e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a162:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a166:	81a3      	strh	r3, [r4, #12]
 800a168:	4632      	mov	r2, r6
 800a16a:	463b      	mov	r3, r7
 800a16c:	4628      	mov	r0, r5
 800a16e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a172:	f000 b857 	b.w	800a224 <_write_r>

0800a176 <__sseek>:
 800a176:	b510      	push	{r4, lr}
 800a178:	460c      	mov	r4, r1
 800a17a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a17e:	f000 f82d 	bl	800a1dc <_lseek_r>
 800a182:	1c43      	adds	r3, r0, #1
 800a184:	89a3      	ldrh	r3, [r4, #12]
 800a186:	bf15      	itete	ne
 800a188:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a18a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a18e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a192:	81a3      	strheq	r3, [r4, #12]
 800a194:	bf18      	it	ne
 800a196:	81a3      	strhne	r3, [r4, #12]
 800a198:	bd10      	pop	{r4, pc}

0800a19a <__sclose>:
 800a19a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a19e:	f000 b80d 	b.w	800a1bc <_close_r>

0800a1a2 <memset>:
 800a1a2:	4402      	add	r2, r0
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d100      	bne.n	800a1ac <memset+0xa>
 800a1aa:	4770      	bx	lr
 800a1ac:	f803 1b01 	strb.w	r1, [r3], #1
 800a1b0:	e7f9      	b.n	800a1a6 <memset+0x4>
	...

0800a1b4 <_localeconv_r>:
 800a1b4:	4800      	ldr	r0, [pc, #0]	@ (800a1b8 <_localeconv_r+0x4>)
 800a1b6:	4770      	bx	lr
 800a1b8:	240002ec 	.word	0x240002ec

0800a1bc <_close_r>:
 800a1bc:	b538      	push	{r3, r4, r5, lr}
 800a1be:	4d06      	ldr	r5, [pc, #24]	@ (800a1d8 <_close_r+0x1c>)
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	4604      	mov	r4, r0
 800a1c4:	4608      	mov	r0, r1
 800a1c6:	602b      	str	r3, [r5, #0]
 800a1c8:	f7f8 f828 	bl	800221c <_close>
 800a1cc:	1c43      	adds	r3, r0, #1
 800a1ce:	d102      	bne.n	800a1d6 <_close_r+0x1a>
 800a1d0:	682b      	ldr	r3, [r5, #0]
 800a1d2:	b103      	cbz	r3, 800a1d6 <_close_r+0x1a>
 800a1d4:	6023      	str	r3, [r4, #0]
 800a1d6:	bd38      	pop	{r3, r4, r5, pc}
 800a1d8:	2400079c 	.word	0x2400079c

0800a1dc <_lseek_r>:
 800a1dc:	b538      	push	{r3, r4, r5, lr}
 800a1de:	4d07      	ldr	r5, [pc, #28]	@ (800a1fc <_lseek_r+0x20>)
 800a1e0:	4604      	mov	r4, r0
 800a1e2:	4608      	mov	r0, r1
 800a1e4:	4611      	mov	r1, r2
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	602a      	str	r2, [r5, #0]
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	f7f8 f83d 	bl	800226a <_lseek>
 800a1f0:	1c43      	adds	r3, r0, #1
 800a1f2:	d102      	bne.n	800a1fa <_lseek_r+0x1e>
 800a1f4:	682b      	ldr	r3, [r5, #0]
 800a1f6:	b103      	cbz	r3, 800a1fa <_lseek_r+0x1e>
 800a1f8:	6023      	str	r3, [r4, #0]
 800a1fa:	bd38      	pop	{r3, r4, r5, pc}
 800a1fc:	2400079c 	.word	0x2400079c

0800a200 <_read_r>:
 800a200:	b538      	push	{r3, r4, r5, lr}
 800a202:	4d07      	ldr	r5, [pc, #28]	@ (800a220 <_read_r+0x20>)
 800a204:	4604      	mov	r4, r0
 800a206:	4608      	mov	r0, r1
 800a208:	4611      	mov	r1, r2
 800a20a:	2200      	movs	r2, #0
 800a20c:	602a      	str	r2, [r5, #0]
 800a20e:	461a      	mov	r2, r3
 800a210:	f7f7 ffcb 	bl	80021aa <_read>
 800a214:	1c43      	adds	r3, r0, #1
 800a216:	d102      	bne.n	800a21e <_read_r+0x1e>
 800a218:	682b      	ldr	r3, [r5, #0]
 800a21a:	b103      	cbz	r3, 800a21e <_read_r+0x1e>
 800a21c:	6023      	str	r3, [r4, #0]
 800a21e:	bd38      	pop	{r3, r4, r5, pc}
 800a220:	2400079c 	.word	0x2400079c

0800a224 <_write_r>:
 800a224:	b538      	push	{r3, r4, r5, lr}
 800a226:	4d07      	ldr	r5, [pc, #28]	@ (800a244 <_write_r+0x20>)
 800a228:	4604      	mov	r4, r0
 800a22a:	4608      	mov	r0, r1
 800a22c:	4611      	mov	r1, r2
 800a22e:	2200      	movs	r2, #0
 800a230:	602a      	str	r2, [r5, #0]
 800a232:	461a      	mov	r2, r3
 800a234:	f7f7 ffd6 	bl	80021e4 <_write>
 800a238:	1c43      	adds	r3, r0, #1
 800a23a:	d102      	bne.n	800a242 <_write_r+0x1e>
 800a23c:	682b      	ldr	r3, [r5, #0]
 800a23e:	b103      	cbz	r3, 800a242 <_write_r+0x1e>
 800a240:	6023      	str	r3, [r4, #0]
 800a242:	bd38      	pop	{r3, r4, r5, pc}
 800a244:	2400079c 	.word	0x2400079c

0800a248 <__errno>:
 800a248:	4b01      	ldr	r3, [pc, #4]	@ (800a250 <__errno+0x8>)
 800a24a:	6818      	ldr	r0, [r3, #0]
 800a24c:	4770      	bx	lr
 800a24e:	bf00      	nop
 800a250:	240001ac 	.word	0x240001ac

0800a254 <__libc_init_array>:
 800a254:	b570      	push	{r4, r5, r6, lr}
 800a256:	4d0d      	ldr	r5, [pc, #52]	@ (800a28c <__libc_init_array+0x38>)
 800a258:	4c0d      	ldr	r4, [pc, #52]	@ (800a290 <__libc_init_array+0x3c>)
 800a25a:	1b64      	subs	r4, r4, r5
 800a25c:	10a4      	asrs	r4, r4, #2
 800a25e:	2600      	movs	r6, #0
 800a260:	42a6      	cmp	r6, r4
 800a262:	d109      	bne.n	800a278 <__libc_init_array+0x24>
 800a264:	4d0b      	ldr	r5, [pc, #44]	@ (800a294 <__libc_init_array+0x40>)
 800a266:	4c0c      	ldr	r4, [pc, #48]	@ (800a298 <__libc_init_array+0x44>)
 800a268:	f001 fe7e 	bl	800bf68 <_init>
 800a26c:	1b64      	subs	r4, r4, r5
 800a26e:	10a4      	asrs	r4, r4, #2
 800a270:	2600      	movs	r6, #0
 800a272:	42a6      	cmp	r6, r4
 800a274:	d105      	bne.n	800a282 <__libc_init_array+0x2e>
 800a276:	bd70      	pop	{r4, r5, r6, pc}
 800a278:	f855 3b04 	ldr.w	r3, [r5], #4
 800a27c:	4798      	blx	r3
 800a27e:	3601      	adds	r6, #1
 800a280:	e7ee      	b.n	800a260 <__libc_init_array+0xc>
 800a282:	f855 3b04 	ldr.w	r3, [r5], #4
 800a286:	4798      	blx	r3
 800a288:	3601      	adds	r6, #1
 800a28a:	e7f2      	b.n	800a272 <__libc_init_array+0x1e>
 800a28c:	0800c92c 	.word	0x0800c92c
 800a290:	0800c92c 	.word	0x0800c92c
 800a294:	0800c92c 	.word	0x0800c92c
 800a298:	0800c930 	.word	0x0800c930

0800a29c <__retarget_lock_init_recursive>:
 800a29c:	4770      	bx	lr

0800a29e <__retarget_lock_acquire_recursive>:
 800a29e:	4770      	bx	lr

0800a2a0 <__retarget_lock_release_recursive>:
 800a2a0:	4770      	bx	lr

0800a2a2 <memcpy>:
 800a2a2:	440a      	add	r2, r1
 800a2a4:	4291      	cmp	r1, r2
 800a2a6:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2aa:	d100      	bne.n	800a2ae <memcpy+0xc>
 800a2ac:	4770      	bx	lr
 800a2ae:	b510      	push	{r4, lr}
 800a2b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a2b8:	4291      	cmp	r1, r2
 800a2ba:	d1f9      	bne.n	800a2b0 <memcpy+0xe>
 800a2bc:	bd10      	pop	{r4, pc}

0800a2be <quorem>:
 800a2be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c2:	6903      	ldr	r3, [r0, #16]
 800a2c4:	690c      	ldr	r4, [r1, #16]
 800a2c6:	42a3      	cmp	r3, r4
 800a2c8:	4607      	mov	r7, r0
 800a2ca:	db7e      	blt.n	800a3ca <quorem+0x10c>
 800a2cc:	3c01      	subs	r4, #1
 800a2ce:	f101 0814 	add.w	r8, r1, #20
 800a2d2:	00a3      	lsls	r3, r4, #2
 800a2d4:	f100 0514 	add.w	r5, r0, #20
 800a2d8:	9300      	str	r3, [sp, #0]
 800a2da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2de:	9301      	str	r3, [sp, #4]
 800a2e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a2e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2e8:	3301      	adds	r3, #1
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a2f0:	fbb2 f6f3 	udiv	r6, r2, r3
 800a2f4:	d32e      	bcc.n	800a354 <quorem+0x96>
 800a2f6:	f04f 0a00 	mov.w	sl, #0
 800a2fa:	46c4      	mov	ip, r8
 800a2fc:	46ae      	mov	lr, r5
 800a2fe:	46d3      	mov	fp, sl
 800a300:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a304:	b298      	uxth	r0, r3
 800a306:	fb06 a000 	mla	r0, r6, r0, sl
 800a30a:	0c02      	lsrs	r2, r0, #16
 800a30c:	0c1b      	lsrs	r3, r3, #16
 800a30e:	fb06 2303 	mla	r3, r6, r3, r2
 800a312:	f8de 2000 	ldr.w	r2, [lr]
 800a316:	b280      	uxth	r0, r0
 800a318:	b292      	uxth	r2, r2
 800a31a:	1a12      	subs	r2, r2, r0
 800a31c:	445a      	add	r2, fp
 800a31e:	f8de 0000 	ldr.w	r0, [lr]
 800a322:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a326:	b29b      	uxth	r3, r3
 800a328:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a32c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a330:	b292      	uxth	r2, r2
 800a332:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a336:	45e1      	cmp	r9, ip
 800a338:	f84e 2b04 	str.w	r2, [lr], #4
 800a33c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a340:	d2de      	bcs.n	800a300 <quorem+0x42>
 800a342:	9b00      	ldr	r3, [sp, #0]
 800a344:	58eb      	ldr	r3, [r5, r3]
 800a346:	b92b      	cbnz	r3, 800a354 <quorem+0x96>
 800a348:	9b01      	ldr	r3, [sp, #4]
 800a34a:	3b04      	subs	r3, #4
 800a34c:	429d      	cmp	r5, r3
 800a34e:	461a      	mov	r2, r3
 800a350:	d32f      	bcc.n	800a3b2 <quorem+0xf4>
 800a352:	613c      	str	r4, [r7, #16]
 800a354:	4638      	mov	r0, r7
 800a356:	f001 f90b 	bl	800b570 <__mcmp>
 800a35a:	2800      	cmp	r0, #0
 800a35c:	db25      	blt.n	800a3aa <quorem+0xec>
 800a35e:	4629      	mov	r1, r5
 800a360:	2000      	movs	r0, #0
 800a362:	f858 2b04 	ldr.w	r2, [r8], #4
 800a366:	f8d1 c000 	ldr.w	ip, [r1]
 800a36a:	fa1f fe82 	uxth.w	lr, r2
 800a36e:	fa1f f38c 	uxth.w	r3, ip
 800a372:	eba3 030e 	sub.w	r3, r3, lr
 800a376:	4403      	add	r3, r0
 800a378:	0c12      	lsrs	r2, r2, #16
 800a37a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a37e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a382:	b29b      	uxth	r3, r3
 800a384:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a388:	45c1      	cmp	r9, r8
 800a38a:	f841 3b04 	str.w	r3, [r1], #4
 800a38e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a392:	d2e6      	bcs.n	800a362 <quorem+0xa4>
 800a394:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a398:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a39c:	b922      	cbnz	r2, 800a3a8 <quorem+0xea>
 800a39e:	3b04      	subs	r3, #4
 800a3a0:	429d      	cmp	r5, r3
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	d30b      	bcc.n	800a3be <quorem+0x100>
 800a3a6:	613c      	str	r4, [r7, #16]
 800a3a8:	3601      	adds	r6, #1
 800a3aa:	4630      	mov	r0, r6
 800a3ac:	b003      	add	sp, #12
 800a3ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3b2:	6812      	ldr	r2, [r2, #0]
 800a3b4:	3b04      	subs	r3, #4
 800a3b6:	2a00      	cmp	r2, #0
 800a3b8:	d1cb      	bne.n	800a352 <quorem+0x94>
 800a3ba:	3c01      	subs	r4, #1
 800a3bc:	e7c6      	b.n	800a34c <quorem+0x8e>
 800a3be:	6812      	ldr	r2, [r2, #0]
 800a3c0:	3b04      	subs	r3, #4
 800a3c2:	2a00      	cmp	r2, #0
 800a3c4:	d1ef      	bne.n	800a3a6 <quorem+0xe8>
 800a3c6:	3c01      	subs	r4, #1
 800a3c8:	e7ea      	b.n	800a3a0 <quorem+0xe2>
 800a3ca:	2000      	movs	r0, #0
 800a3cc:	e7ee      	b.n	800a3ac <quorem+0xee>
	...

0800a3d0 <_dtoa_r>:
 800a3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d4:	ed2d 8b02 	vpush	{d8}
 800a3d8:	69c7      	ldr	r7, [r0, #28]
 800a3da:	b091      	sub	sp, #68	@ 0x44
 800a3dc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a3e0:	ec55 4b10 	vmov	r4, r5, d0
 800a3e4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800a3e6:	9107      	str	r1, [sp, #28]
 800a3e8:	4681      	mov	r9, r0
 800a3ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3ec:	930d      	str	r3, [sp, #52]	@ 0x34
 800a3ee:	b97f      	cbnz	r7, 800a410 <_dtoa_r+0x40>
 800a3f0:	2010      	movs	r0, #16
 800a3f2:	f000 fd95 	bl	800af20 <malloc>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	f8c9 001c 	str.w	r0, [r9, #28]
 800a3fc:	b920      	cbnz	r0, 800a408 <_dtoa_r+0x38>
 800a3fe:	4ba0      	ldr	r3, [pc, #640]	@ (800a680 <_dtoa_r+0x2b0>)
 800a400:	21ef      	movs	r1, #239	@ 0xef
 800a402:	48a0      	ldr	r0, [pc, #640]	@ (800a684 <_dtoa_r+0x2b4>)
 800a404:	f001 fc4e 	bl	800bca4 <__assert_func>
 800a408:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a40c:	6007      	str	r7, [r0, #0]
 800a40e:	60c7      	str	r7, [r0, #12]
 800a410:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a414:	6819      	ldr	r1, [r3, #0]
 800a416:	b159      	cbz	r1, 800a430 <_dtoa_r+0x60>
 800a418:	685a      	ldr	r2, [r3, #4]
 800a41a:	604a      	str	r2, [r1, #4]
 800a41c:	2301      	movs	r3, #1
 800a41e:	4093      	lsls	r3, r2
 800a420:	608b      	str	r3, [r1, #8]
 800a422:	4648      	mov	r0, r9
 800a424:	f000 fe72 	bl	800b10c <_Bfree>
 800a428:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a42c:	2200      	movs	r2, #0
 800a42e:	601a      	str	r2, [r3, #0]
 800a430:	1e2b      	subs	r3, r5, #0
 800a432:	bfbb      	ittet	lt
 800a434:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a438:	9303      	strlt	r3, [sp, #12]
 800a43a:	2300      	movge	r3, #0
 800a43c:	2201      	movlt	r2, #1
 800a43e:	bfac      	ite	ge
 800a440:	6033      	strge	r3, [r6, #0]
 800a442:	6032      	strlt	r2, [r6, #0]
 800a444:	4b90      	ldr	r3, [pc, #576]	@ (800a688 <_dtoa_r+0x2b8>)
 800a446:	9e03      	ldr	r6, [sp, #12]
 800a448:	43b3      	bics	r3, r6
 800a44a:	d110      	bne.n	800a46e <_dtoa_r+0x9e>
 800a44c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a44e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a452:	6013      	str	r3, [r2, #0]
 800a454:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800a458:	4323      	orrs	r3, r4
 800a45a:	f000 84e6 	beq.w	800ae2a <_dtoa_r+0xa5a>
 800a45e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a460:	4f8a      	ldr	r7, [pc, #552]	@ (800a68c <_dtoa_r+0x2bc>)
 800a462:	2b00      	cmp	r3, #0
 800a464:	f000 84e8 	beq.w	800ae38 <_dtoa_r+0xa68>
 800a468:	1cfb      	adds	r3, r7, #3
 800a46a:	f000 bce3 	b.w	800ae34 <_dtoa_r+0xa64>
 800a46e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800a472:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a47a:	d10a      	bne.n	800a492 <_dtoa_r+0xc2>
 800a47c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a47e:	2301      	movs	r3, #1
 800a480:	6013      	str	r3, [r2, #0]
 800a482:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a484:	b113      	cbz	r3, 800a48c <_dtoa_r+0xbc>
 800a486:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a488:	4b81      	ldr	r3, [pc, #516]	@ (800a690 <_dtoa_r+0x2c0>)
 800a48a:	6013      	str	r3, [r2, #0]
 800a48c:	4f81      	ldr	r7, [pc, #516]	@ (800a694 <_dtoa_r+0x2c4>)
 800a48e:	f000 bcd3 	b.w	800ae38 <_dtoa_r+0xa68>
 800a492:	aa0e      	add	r2, sp, #56	@ 0x38
 800a494:	a90f      	add	r1, sp, #60	@ 0x3c
 800a496:	4648      	mov	r0, r9
 800a498:	eeb0 0b48 	vmov.f64	d0, d8
 800a49c:	f001 f918 	bl	800b6d0 <__d2b>
 800a4a0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800a4a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4a6:	9001      	str	r0, [sp, #4]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d045      	beq.n	800a538 <_dtoa_r+0x168>
 800a4ac:	eeb0 7b48 	vmov.f64	d7, d8
 800a4b0:	ee18 1a90 	vmov	r1, s17
 800a4b4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a4b8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800a4bc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a4c0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a4c4:	2500      	movs	r5, #0
 800a4c6:	ee07 1a90 	vmov	s15, r1
 800a4ca:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800a4ce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a668 <_dtoa_r+0x298>
 800a4d2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a4d6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800a670 <_dtoa_r+0x2a0>
 800a4da:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a4de:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a678 <_dtoa_r+0x2a8>
 800a4e2:	ee07 3a90 	vmov	s15, r3
 800a4e6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a4ea:	eeb0 7b46 	vmov.f64	d7, d6
 800a4ee:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a4f2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a4f6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a4fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4fe:	ee16 8a90 	vmov	r8, s13
 800a502:	d508      	bpl.n	800a516 <_dtoa_r+0x146>
 800a504:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a508:	eeb4 6b47 	vcmp.f64	d6, d7
 800a50c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a510:	bf18      	it	ne
 800a512:	f108 38ff 	addne.w	r8, r8, #4294967295
 800a516:	f1b8 0f16 	cmp.w	r8, #22
 800a51a:	d82b      	bhi.n	800a574 <_dtoa_r+0x1a4>
 800a51c:	495e      	ldr	r1, [pc, #376]	@ (800a698 <_dtoa_r+0x2c8>)
 800a51e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800a522:	ed91 7b00 	vldr	d7, [r1]
 800a526:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a52a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a52e:	d501      	bpl.n	800a534 <_dtoa_r+0x164>
 800a530:	f108 38ff 	add.w	r8, r8, #4294967295
 800a534:	2100      	movs	r1, #0
 800a536:	e01e      	b.n	800a576 <_dtoa_r+0x1a6>
 800a538:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a53a:	4413      	add	r3, r2
 800a53c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800a540:	2920      	cmp	r1, #32
 800a542:	bfc1      	itttt	gt
 800a544:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800a548:	408e      	lslgt	r6, r1
 800a54a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800a54e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800a552:	bfd6      	itet	le
 800a554:	f1c1 0120 	rsble	r1, r1, #32
 800a558:	4331      	orrgt	r1, r6
 800a55a:	fa04 f101 	lslle.w	r1, r4, r1
 800a55e:	ee07 1a90 	vmov	s15, r1
 800a562:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a566:	3b01      	subs	r3, #1
 800a568:	ee17 1a90 	vmov	r1, s15
 800a56c:	2501      	movs	r5, #1
 800a56e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800a572:	e7a8      	b.n	800a4c6 <_dtoa_r+0xf6>
 800a574:	2101      	movs	r1, #1
 800a576:	1ad2      	subs	r2, r2, r3
 800a578:	1e53      	subs	r3, r2, #1
 800a57a:	9306      	str	r3, [sp, #24]
 800a57c:	bf45      	ittet	mi
 800a57e:	f1c2 0301 	rsbmi	r3, r2, #1
 800a582:	9304      	strmi	r3, [sp, #16]
 800a584:	2300      	movpl	r3, #0
 800a586:	2300      	movmi	r3, #0
 800a588:	bf4c      	ite	mi
 800a58a:	9306      	strmi	r3, [sp, #24]
 800a58c:	9304      	strpl	r3, [sp, #16]
 800a58e:	f1b8 0f00 	cmp.w	r8, #0
 800a592:	910c      	str	r1, [sp, #48]	@ 0x30
 800a594:	db18      	blt.n	800a5c8 <_dtoa_r+0x1f8>
 800a596:	9b06      	ldr	r3, [sp, #24]
 800a598:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a59c:	4443      	add	r3, r8
 800a59e:	9306      	str	r3, [sp, #24]
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	9a07      	ldr	r2, [sp, #28]
 800a5a4:	2a09      	cmp	r2, #9
 800a5a6:	d845      	bhi.n	800a634 <_dtoa_r+0x264>
 800a5a8:	2a05      	cmp	r2, #5
 800a5aa:	bfc4      	itt	gt
 800a5ac:	3a04      	subgt	r2, #4
 800a5ae:	9207      	strgt	r2, [sp, #28]
 800a5b0:	9a07      	ldr	r2, [sp, #28]
 800a5b2:	f1a2 0202 	sub.w	r2, r2, #2
 800a5b6:	bfcc      	ite	gt
 800a5b8:	2400      	movgt	r4, #0
 800a5ba:	2401      	movle	r4, #1
 800a5bc:	2a03      	cmp	r2, #3
 800a5be:	d844      	bhi.n	800a64a <_dtoa_r+0x27a>
 800a5c0:	e8df f002 	tbb	[pc, r2]
 800a5c4:	0b173634 	.word	0x0b173634
 800a5c8:	9b04      	ldr	r3, [sp, #16]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	eba3 0308 	sub.w	r3, r3, r8
 800a5d0:	9304      	str	r3, [sp, #16]
 800a5d2:	920a      	str	r2, [sp, #40]	@ 0x28
 800a5d4:	f1c8 0300 	rsb	r3, r8, #0
 800a5d8:	e7e3      	b.n	800a5a2 <_dtoa_r+0x1d2>
 800a5da:	2201      	movs	r2, #1
 800a5dc:	9208      	str	r2, [sp, #32]
 800a5de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5e0:	eb08 0b02 	add.w	fp, r8, r2
 800a5e4:	f10b 0a01 	add.w	sl, fp, #1
 800a5e8:	4652      	mov	r2, sl
 800a5ea:	2a01      	cmp	r2, #1
 800a5ec:	bfb8      	it	lt
 800a5ee:	2201      	movlt	r2, #1
 800a5f0:	e006      	b.n	800a600 <_dtoa_r+0x230>
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	9208      	str	r2, [sp, #32]
 800a5f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5f8:	2a00      	cmp	r2, #0
 800a5fa:	dd29      	ble.n	800a650 <_dtoa_r+0x280>
 800a5fc:	4693      	mov	fp, r2
 800a5fe:	4692      	mov	sl, r2
 800a600:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800a604:	2100      	movs	r1, #0
 800a606:	2004      	movs	r0, #4
 800a608:	f100 0614 	add.w	r6, r0, #20
 800a60c:	4296      	cmp	r6, r2
 800a60e:	d926      	bls.n	800a65e <_dtoa_r+0x28e>
 800a610:	6079      	str	r1, [r7, #4]
 800a612:	4648      	mov	r0, r9
 800a614:	9305      	str	r3, [sp, #20]
 800a616:	f000 fd39 	bl	800b08c <_Balloc>
 800a61a:	9b05      	ldr	r3, [sp, #20]
 800a61c:	4607      	mov	r7, r0
 800a61e:	2800      	cmp	r0, #0
 800a620:	d13e      	bne.n	800a6a0 <_dtoa_r+0x2d0>
 800a622:	4b1e      	ldr	r3, [pc, #120]	@ (800a69c <_dtoa_r+0x2cc>)
 800a624:	4602      	mov	r2, r0
 800a626:	f240 11af 	movw	r1, #431	@ 0x1af
 800a62a:	e6ea      	b.n	800a402 <_dtoa_r+0x32>
 800a62c:	2200      	movs	r2, #0
 800a62e:	e7e1      	b.n	800a5f4 <_dtoa_r+0x224>
 800a630:	2200      	movs	r2, #0
 800a632:	e7d3      	b.n	800a5dc <_dtoa_r+0x20c>
 800a634:	2401      	movs	r4, #1
 800a636:	2200      	movs	r2, #0
 800a638:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a63c:	f04f 3bff 	mov.w	fp, #4294967295
 800a640:	2100      	movs	r1, #0
 800a642:	46da      	mov	sl, fp
 800a644:	2212      	movs	r2, #18
 800a646:	9109      	str	r1, [sp, #36]	@ 0x24
 800a648:	e7da      	b.n	800a600 <_dtoa_r+0x230>
 800a64a:	2201      	movs	r2, #1
 800a64c:	9208      	str	r2, [sp, #32]
 800a64e:	e7f5      	b.n	800a63c <_dtoa_r+0x26c>
 800a650:	f04f 0b01 	mov.w	fp, #1
 800a654:	46da      	mov	sl, fp
 800a656:	465a      	mov	r2, fp
 800a658:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800a65c:	e7d0      	b.n	800a600 <_dtoa_r+0x230>
 800a65e:	3101      	adds	r1, #1
 800a660:	0040      	lsls	r0, r0, #1
 800a662:	e7d1      	b.n	800a608 <_dtoa_r+0x238>
 800a664:	f3af 8000 	nop.w
 800a668:	636f4361 	.word	0x636f4361
 800a66c:	3fd287a7 	.word	0x3fd287a7
 800a670:	8b60c8b3 	.word	0x8b60c8b3
 800a674:	3fc68a28 	.word	0x3fc68a28
 800a678:	509f79fb 	.word	0x509f79fb
 800a67c:	3fd34413 	.word	0x3fd34413
 800a680:	0800c5f1 	.word	0x0800c5f1
 800a684:	0800c608 	.word	0x0800c608
 800a688:	7ff00000 	.word	0x7ff00000
 800a68c:	0800c5ed 	.word	0x0800c5ed
 800a690:	0800c5c1 	.word	0x0800c5c1
 800a694:	0800c5c0 	.word	0x0800c5c0
 800a698:	0800c758 	.word	0x0800c758
 800a69c:	0800c660 	.word	0x0800c660
 800a6a0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800a6a4:	f1ba 0f0e 	cmp.w	sl, #14
 800a6a8:	6010      	str	r0, [r2, #0]
 800a6aa:	d86e      	bhi.n	800a78a <_dtoa_r+0x3ba>
 800a6ac:	2c00      	cmp	r4, #0
 800a6ae:	d06c      	beq.n	800a78a <_dtoa_r+0x3ba>
 800a6b0:	f1b8 0f00 	cmp.w	r8, #0
 800a6b4:	f340 80b4 	ble.w	800a820 <_dtoa_r+0x450>
 800a6b8:	4ac8      	ldr	r2, [pc, #800]	@ (800a9dc <_dtoa_r+0x60c>)
 800a6ba:	f008 010f 	and.w	r1, r8, #15
 800a6be:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a6c2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800a6c6:	ed92 7b00 	vldr	d7, [r2]
 800a6ca:	ea4f 1128 	mov.w	r1, r8, asr #4
 800a6ce:	f000 809b 	beq.w	800a808 <_dtoa_r+0x438>
 800a6d2:	4ac3      	ldr	r2, [pc, #780]	@ (800a9e0 <_dtoa_r+0x610>)
 800a6d4:	ed92 6b08 	vldr	d6, [r2, #32]
 800a6d8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a6dc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a6e0:	f001 010f 	and.w	r1, r1, #15
 800a6e4:	2203      	movs	r2, #3
 800a6e6:	48be      	ldr	r0, [pc, #760]	@ (800a9e0 <_dtoa_r+0x610>)
 800a6e8:	2900      	cmp	r1, #0
 800a6ea:	f040 808f 	bne.w	800a80c <_dtoa_r+0x43c>
 800a6ee:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a6f2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a6f6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a6fa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a6fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a700:	2900      	cmp	r1, #0
 800a702:	f000 80b3 	beq.w	800a86c <_dtoa_r+0x49c>
 800a706:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800a70a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a70e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a712:	f140 80ab 	bpl.w	800a86c <_dtoa_r+0x49c>
 800a716:	f1ba 0f00 	cmp.w	sl, #0
 800a71a:	f000 80a7 	beq.w	800a86c <_dtoa_r+0x49c>
 800a71e:	f1bb 0f00 	cmp.w	fp, #0
 800a722:	dd30      	ble.n	800a786 <_dtoa_r+0x3b6>
 800a724:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800a728:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a72c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a730:	f108 31ff 	add.w	r1, r8, #4294967295
 800a734:	9105      	str	r1, [sp, #20]
 800a736:	3201      	adds	r2, #1
 800a738:	465c      	mov	r4, fp
 800a73a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a73e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800a742:	ee07 2a90 	vmov	s15, r2
 800a746:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a74a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a74e:	ee15 2a90 	vmov	r2, s11
 800a752:	ec51 0b15 	vmov	r0, r1, d5
 800a756:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800a75a:	2c00      	cmp	r4, #0
 800a75c:	f040 808a 	bne.w	800a874 <_dtoa_r+0x4a4>
 800a760:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a764:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a768:	ec41 0b17 	vmov	d7, r0, r1
 800a76c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a774:	f300 826a 	bgt.w	800ac4c <_dtoa_r+0x87c>
 800a778:	eeb1 7b47 	vneg.f64	d7, d7
 800a77c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a784:	d423      	bmi.n	800a7ce <_dtoa_r+0x3fe>
 800a786:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a78a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a78c:	2a00      	cmp	r2, #0
 800a78e:	f2c0 8129 	blt.w	800a9e4 <_dtoa_r+0x614>
 800a792:	f1b8 0f0e 	cmp.w	r8, #14
 800a796:	f300 8125 	bgt.w	800a9e4 <_dtoa_r+0x614>
 800a79a:	4b90      	ldr	r3, [pc, #576]	@ (800a9dc <_dtoa_r+0x60c>)
 800a79c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a7a0:	ed93 6b00 	vldr	d6, [r3]
 800a7a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	f280 80c8 	bge.w	800a93c <_dtoa_r+0x56c>
 800a7ac:	f1ba 0f00 	cmp.w	sl, #0
 800a7b0:	f300 80c4 	bgt.w	800a93c <_dtoa_r+0x56c>
 800a7b4:	d10b      	bne.n	800a7ce <_dtoa_r+0x3fe>
 800a7b6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a7ba:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a7be:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a7c2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a7c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ca:	f2c0 823c 	blt.w	800ac46 <_dtoa_r+0x876>
 800a7ce:	2400      	movs	r4, #0
 800a7d0:	4625      	mov	r5, r4
 800a7d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7d4:	43db      	mvns	r3, r3
 800a7d6:	9305      	str	r3, [sp, #20]
 800a7d8:	463e      	mov	r6, r7
 800a7da:	f04f 0800 	mov.w	r8, #0
 800a7de:	4621      	mov	r1, r4
 800a7e0:	4648      	mov	r0, r9
 800a7e2:	f000 fc93 	bl	800b10c <_Bfree>
 800a7e6:	2d00      	cmp	r5, #0
 800a7e8:	f000 80a2 	beq.w	800a930 <_dtoa_r+0x560>
 800a7ec:	f1b8 0f00 	cmp.w	r8, #0
 800a7f0:	d005      	beq.n	800a7fe <_dtoa_r+0x42e>
 800a7f2:	45a8      	cmp	r8, r5
 800a7f4:	d003      	beq.n	800a7fe <_dtoa_r+0x42e>
 800a7f6:	4641      	mov	r1, r8
 800a7f8:	4648      	mov	r0, r9
 800a7fa:	f000 fc87 	bl	800b10c <_Bfree>
 800a7fe:	4629      	mov	r1, r5
 800a800:	4648      	mov	r0, r9
 800a802:	f000 fc83 	bl	800b10c <_Bfree>
 800a806:	e093      	b.n	800a930 <_dtoa_r+0x560>
 800a808:	2202      	movs	r2, #2
 800a80a:	e76c      	b.n	800a6e6 <_dtoa_r+0x316>
 800a80c:	07cc      	lsls	r4, r1, #31
 800a80e:	d504      	bpl.n	800a81a <_dtoa_r+0x44a>
 800a810:	ed90 6b00 	vldr	d6, [r0]
 800a814:	3201      	adds	r2, #1
 800a816:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a81a:	1049      	asrs	r1, r1, #1
 800a81c:	3008      	adds	r0, #8
 800a81e:	e763      	b.n	800a6e8 <_dtoa_r+0x318>
 800a820:	d022      	beq.n	800a868 <_dtoa_r+0x498>
 800a822:	f1c8 0100 	rsb	r1, r8, #0
 800a826:	4a6d      	ldr	r2, [pc, #436]	@ (800a9dc <_dtoa_r+0x60c>)
 800a828:	f001 000f 	and.w	r0, r1, #15
 800a82c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a830:	ed92 7b00 	vldr	d7, [r2]
 800a834:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a838:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a83c:	4868      	ldr	r0, [pc, #416]	@ (800a9e0 <_dtoa_r+0x610>)
 800a83e:	1109      	asrs	r1, r1, #4
 800a840:	2400      	movs	r4, #0
 800a842:	2202      	movs	r2, #2
 800a844:	b929      	cbnz	r1, 800a852 <_dtoa_r+0x482>
 800a846:	2c00      	cmp	r4, #0
 800a848:	f43f af57 	beq.w	800a6fa <_dtoa_r+0x32a>
 800a84c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a850:	e753      	b.n	800a6fa <_dtoa_r+0x32a>
 800a852:	07ce      	lsls	r6, r1, #31
 800a854:	d505      	bpl.n	800a862 <_dtoa_r+0x492>
 800a856:	ed90 6b00 	vldr	d6, [r0]
 800a85a:	3201      	adds	r2, #1
 800a85c:	2401      	movs	r4, #1
 800a85e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a862:	1049      	asrs	r1, r1, #1
 800a864:	3008      	adds	r0, #8
 800a866:	e7ed      	b.n	800a844 <_dtoa_r+0x474>
 800a868:	2202      	movs	r2, #2
 800a86a:	e746      	b.n	800a6fa <_dtoa_r+0x32a>
 800a86c:	f8cd 8014 	str.w	r8, [sp, #20]
 800a870:	4654      	mov	r4, sl
 800a872:	e762      	b.n	800a73a <_dtoa_r+0x36a>
 800a874:	4a59      	ldr	r2, [pc, #356]	@ (800a9dc <_dtoa_r+0x60c>)
 800a876:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800a87a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a87e:	9a08      	ldr	r2, [sp, #32]
 800a880:	ec41 0b17 	vmov	d7, r0, r1
 800a884:	443c      	add	r4, r7
 800a886:	b34a      	cbz	r2, 800a8dc <_dtoa_r+0x50c>
 800a888:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800a88c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800a890:	463e      	mov	r6, r7
 800a892:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a896:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a89a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a89e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a8a2:	ee14 2a90 	vmov	r2, s9
 800a8a6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a8aa:	3230      	adds	r2, #48	@ 0x30
 800a8ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a8b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a8b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8b8:	f806 2b01 	strb.w	r2, [r6], #1
 800a8bc:	d438      	bmi.n	800a930 <_dtoa_r+0x560>
 800a8be:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a8c2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a8c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ca:	d46e      	bmi.n	800a9aa <_dtoa_r+0x5da>
 800a8cc:	42a6      	cmp	r6, r4
 800a8ce:	f43f af5a 	beq.w	800a786 <_dtoa_r+0x3b6>
 800a8d2:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a8d6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a8da:	e7e0      	b.n	800a89e <_dtoa_r+0x4ce>
 800a8dc:	4621      	mov	r1, r4
 800a8de:	463e      	mov	r6, r7
 800a8e0:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a8e4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a8e8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a8ec:	ee14 2a90 	vmov	r2, s9
 800a8f0:	3230      	adds	r2, #48	@ 0x30
 800a8f2:	f806 2b01 	strb.w	r2, [r6], #1
 800a8f6:	42a6      	cmp	r6, r4
 800a8f8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a8fc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a900:	d119      	bne.n	800a936 <_dtoa_r+0x566>
 800a902:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800a906:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a90a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a90e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a912:	dc4a      	bgt.n	800a9aa <_dtoa_r+0x5da>
 800a914:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a918:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a91c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a920:	f57f af31 	bpl.w	800a786 <_dtoa_r+0x3b6>
 800a924:	460e      	mov	r6, r1
 800a926:	3901      	subs	r1, #1
 800a928:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a92c:	2b30      	cmp	r3, #48	@ 0x30
 800a92e:	d0f9      	beq.n	800a924 <_dtoa_r+0x554>
 800a930:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a934:	e027      	b.n	800a986 <_dtoa_r+0x5b6>
 800a936:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a93a:	e7d5      	b.n	800a8e8 <_dtoa_r+0x518>
 800a93c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a940:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800a944:	463e      	mov	r6, r7
 800a946:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a94a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a94e:	ee15 3a10 	vmov	r3, s10
 800a952:	3330      	adds	r3, #48	@ 0x30
 800a954:	f806 3b01 	strb.w	r3, [r6], #1
 800a958:	1bf3      	subs	r3, r6, r7
 800a95a:	459a      	cmp	sl, r3
 800a95c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a960:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a964:	d132      	bne.n	800a9cc <_dtoa_r+0x5fc>
 800a966:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a96a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a972:	dc18      	bgt.n	800a9a6 <_dtoa_r+0x5d6>
 800a974:	eeb4 7b46 	vcmp.f64	d7, d6
 800a978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a97c:	d103      	bne.n	800a986 <_dtoa_r+0x5b6>
 800a97e:	ee15 3a10 	vmov	r3, s10
 800a982:	07db      	lsls	r3, r3, #31
 800a984:	d40f      	bmi.n	800a9a6 <_dtoa_r+0x5d6>
 800a986:	9901      	ldr	r1, [sp, #4]
 800a988:	4648      	mov	r0, r9
 800a98a:	f000 fbbf 	bl	800b10c <_Bfree>
 800a98e:	2300      	movs	r3, #0
 800a990:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a992:	7033      	strb	r3, [r6, #0]
 800a994:	f108 0301 	add.w	r3, r8, #1
 800a998:	6013      	str	r3, [r2, #0]
 800a99a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	f000 824b 	beq.w	800ae38 <_dtoa_r+0xa68>
 800a9a2:	601e      	str	r6, [r3, #0]
 800a9a4:	e248      	b.n	800ae38 <_dtoa_r+0xa68>
 800a9a6:	f8cd 8014 	str.w	r8, [sp, #20]
 800a9aa:	4633      	mov	r3, r6
 800a9ac:	461e      	mov	r6, r3
 800a9ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9b2:	2a39      	cmp	r2, #57	@ 0x39
 800a9b4:	d106      	bne.n	800a9c4 <_dtoa_r+0x5f4>
 800a9b6:	429f      	cmp	r7, r3
 800a9b8:	d1f8      	bne.n	800a9ac <_dtoa_r+0x5dc>
 800a9ba:	9a05      	ldr	r2, [sp, #20]
 800a9bc:	3201      	adds	r2, #1
 800a9be:	9205      	str	r2, [sp, #20]
 800a9c0:	2230      	movs	r2, #48	@ 0x30
 800a9c2:	703a      	strb	r2, [r7, #0]
 800a9c4:	781a      	ldrb	r2, [r3, #0]
 800a9c6:	3201      	adds	r2, #1
 800a9c8:	701a      	strb	r2, [r3, #0]
 800a9ca:	e7b1      	b.n	800a930 <_dtoa_r+0x560>
 800a9cc:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a9d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a9d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9d8:	d1b5      	bne.n	800a946 <_dtoa_r+0x576>
 800a9da:	e7d4      	b.n	800a986 <_dtoa_r+0x5b6>
 800a9dc:	0800c758 	.word	0x0800c758
 800a9e0:	0800c730 	.word	0x0800c730
 800a9e4:	9908      	ldr	r1, [sp, #32]
 800a9e6:	2900      	cmp	r1, #0
 800a9e8:	f000 80e9 	beq.w	800abbe <_dtoa_r+0x7ee>
 800a9ec:	9907      	ldr	r1, [sp, #28]
 800a9ee:	2901      	cmp	r1, #1
 800a9f0:	f300 80cb 	bgt.w	800ab8a <_dtoa_r+0x7ba>
 800a9f4:	2d00      	cmp	r5, #0
 800a9f6:	f000 80c4 	beq.w	800ab82 <_dtoa_r+0x7b2>
 800a9fa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a9fe:	9e04      	ldr	r6, [sp, #16]
 800aa00:	461c      	mov	r4, r3
 800aa02:	9305      	str	r3, [sp, #20]
 800aa04:	9b04      	ldr	r3, [sp, #16]
 800aa06:	4413      	add	r3, r2
 800aa08:	9304      	str	r3, [sp, #16]
 800aa0a:	9b06      	ldr	r3, [sp, #24]
 800aa0c:	2101      	movs	r1, #1
 800aa0e:	4413      	add	r3, r2
 800aa10:	4648      	mov	r0, r9
 800aa12:	9306      	str	r3, [sp, #24]
 800aa14:	f000 fc2e 	bl	800b274 <__i2b>
 800aa18:	9b05      	ldr	r3, [sp, #20]
 800aa1a:	4605      	mov	r5, r0
 800aa1c:	b166      	cbz	r6, 800aa38 <_dtoa_r+0x668>
 800aa1e:	9a06      	ldr	r2, [sp, #24]
 800aa20:	2a00      	cmp	r2, #0
 800aa22:	dd09      	ble.n	800aa38 <_dtoa_r+0x668>
 800aa24:	42b2      	cmp	r2, r6
 800aa26:	9904      	ldr	r1, [sp, #16]
 800aa28:	bfa8      	it	ge
 800aa2a:	4632      	movge	r2, r6
 800aa2c:	1a89      	subs	r1, r1, r2
 800aa2e:	9104      	str	r1, [sp, #16]
 800aa30:	9906      	ldr	r1, [sp, #24]
 800aa32:	1ab6      	subs	r6, r6, r2
 800aa34:	1a8a      	subs	r2, r1, r2
 800aa36:	9206      	str	r2, [sp, #24]
 800aa38:	b30b      	cbz	r3, 800aa7e <_dtoa_r+0x6ae>
 800aa3a:	9a08      	ldr	r2, [sp, #32]
 800aa3c:	2a00      	cmp	r2, #0
 800aa3e:	f000 80c5 	beq.w	800abcc <_dtoa_r+0x7fc>
 800aa42:	2c00      	cmp	r4, #0
 800aa44:	f000 80bf 	beq.w	800abc6 <_dtoa_r+0x7f6>
 800aa48:	4629      	mov	r1, r5
 800aa4a:	4622      	mov	r2, r4
 800aa4c:	4648      	mov	r0, r9
 800aa4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa50:	f000 fcc8 	bl	800b3e4 <__pow5mult>
 800aa54:	9a01      	ldr	r2, [sp, #4]
 800aa56:	4601      	mov	r1, r0
 800aa58:	4605      	mov	r5, r0
 800aa5a:	4648      	mov	r0, r9
 800aa5c:	f000 fc20 	bl	800b2a0 <__multiply>
 800aa60:	9901      	ldr	r1, [sp, #4]
 800aa62:	9005      	str	r0, [sp, #20]
 800aa64:	4648      	mov	r0, r9
 800aa66:	f000 fb51 	bl	800b10c <_Bfree>
 800aa6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa6c:	1b1b      	subs	r3, r3, r4
 800aa6e:	f000 80b0 	beq.w	800abd2 <_dtoa_r+0x802>
 800aa72:	9905      	ldr	r1, [sp, #20]
 800aa74:	461a      	mov	r2, r3
 800aa76:	4648      	mov	r0, r9
 800aa78:	f000 fcb4 	bl	800b3e4 <__pow5mult>
 800aa7c:	9001      	str	r0, [sp, #4]
 800aa7e:	2101      	movs	r1, #1
 800aa80:	4648      	mov	r0, r9
 800aa82:	f000 fbf7 	bl	800b274 <__i2b>
 800aa86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa88:	4604      	mov	r4, r0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	f000 81da 	beq.w	800ae44 <_dtoa_r+0xa74>
 800aa90:	461a      	mov	r2, r3
 800aa92:	4601      	mov	r1, r0
 800aa94:	4648      	mov	r0, r9
 800aa96:	f000 fca5 	bl	800b3e4 <__pow5mult>
 800aa9a:	9b07      	ldr	r3, [sp, #28]
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	f300 80a0 	bgt.w	800abe4 <_dtoa_r+0x814>
 800aaa4:	9b02      	ldr	r3, [sp, #8]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	f040 8096 	bne.w	800abd8 <_dtoa_r+0x808>
 800aaac:	9b03      	ldr	r3, [sp, #12]
 800aaae:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800aab2:	2a00      	cmp	r2, #0
 800aab4:	f040 8092 	bne.w	800abdc <_dtoa_r+0x80c>
 800aab8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800aabc:	0d12      	lsrs	r2, r2, #20
 800aabe:	0512      	lsls	r2, r2, #20
 800aac0:	2a00      	cmp	r2, #0
 800aac2:	f000 808d 	beq.w	800abe0 <_dtoa_r+0x810>
 800aac6:	9b04      	ldr	r3, [sp, #16]
 800aac8:	3301      	adds	r3, #1
 800aaca:	9304      	str	r3, [sp, #16]
 800aacc:	9b06      	ldr	r3, [sp, #24]
 800aace:	3301      	adds	r3, #1
 800aad0:	9306      	str	r3, [sp, #24]
 800aad2:	2301      	movs	r3, #1
 800aad4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aad6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aad8:	2b00      	cmp	r3, #0
 800aada:	f000 81b9 	beq.w	800ae50 <_dtoa_r+0xa80>
 800aade:	6922      	ldr	r2, [r4, #16]
 800aae0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800aae4:	6910      	ldr	r0, [r2, #16]
 800aae6:	f000 fb79 	bl	800b1dc <__hi0bits>
 800aaea:	f1c0 0020 	rsb	r0, r0, #32
 800aaee:	9b06      	ldr	r3, [sp, #24]
 800aaf0:	4418      	add	r0, r3
 800aaf2:	f010 001f 	ands.w	r0, r0, #31
 800aaf6:	f000 8081 	beq.w	800abfc <_dtoa_r+0x82c>
 800aafa:	f1c0 0220 	rsb	r2, r0, #32
 800aafe:	2a04      	cmp	r2, #4
 800ab00:	dd73      	ble.n	800abea <_dtoa_r+0x81a>
 800ab02:	9b04      	ldr	r3, [sp, #16]
 800ab04:	f1c0 001c 	rsb	r0, r0, #28
 800ab08:	4403      	add	r3, r0
 800ab0a:	9304      	str	r3, [sp, #16]
 800ab0c:	9b06      	ldr	r3, [sp, #24]
 800ab0e:	4406      	add	r6, r0
 800ab10:	4403      	add	r3, r0
 800ab12:	9306      	str	r3, [sp, #24]
 800ab14:	9b04      	ldr	r3, [sp, #16]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	dd05      	ble.n	800ab26 <_dtoa_r+0x756>
 800ab1a:	9901      	ldr	r1, [sp, #4]
 800ab1c:	461a      	mov	r2, r3
 800ab1e:	4648      	mov	r0, r9
 800ab20:	f000 fcba 	bl	800b498 <__lshift>
 800ab24:	9001      	str	r0, [sp, #4]
 800ab26:	9b06      	ldr	r3, [sp, #24]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	dd05      	ble.n	800ab38 <_dtoa_r+0x768>
 800ab2c:	4621      	mov	r1, r4
 800ab2e:	461a      	mov	r2, r3
 800ab30:	4648      	mov	r0, r9
 800ab32:	f000 fcb1 	bl	800b498 <__lshift>
 800ab36:	4604      	mov	r4, r0
 800ab38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d060      	beq.n	800ac00 <_dtoa_r+0x830>
 800ab3e:	9801      	ldr	r0, [sp, #4]
 800ab40:	4621      	mov	r1, r4
 800ab42:	f000 fd15 	bl	800b570 <__mcmp>
 800ab46:	2800      	cmp	r0, #0
 800ab48:	da5a      	bge.n	800ac00 <_dtoa_r+0x830>
 800ab4a:	f108 33ff 	add.w	r3, r8, #4294967295
 800ab4e:	9305      	str	r3, [sp, #20]
 800ab50:	9901      	ldr	r1, [sp, #4]
 800ab52:	2300      	movs	r3, #0
 800ab54:	220a      	movs	r2, #10
 800ab56:	4648      	mov	r0, r9
 800ab58:	f000 fafa 	bl	800b150 <__multadd>
 800ab5c:	9b08      	ldr	r3, [sp, #32]
 800ab5e:	9001      	str	r0, [sp, #4]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	f000 8177 	beq.w	800ae54 <_dtoa_r+0xa84>
 800ab66:	4629      	mov	r1, r5
 800ab68:	2300      	movs	r3, #0
 800ab6a:	220a      	movs	r2, #10
 800ab6c:	4648      	mov	r0, r9
 800ab6e:	f000 faef 	bl	800b150 <__multadd>
 800ab72:	f1bb 0f00 	cmp.w	fp, #0
 800ab76:	4605      	mov	r5, r0
 800ab78:	dc6e      	bgt.n	800ac58 <_dtoa_r+0x888>
 800ab7a:	9b07      	ldr	r3, [sp, #28]
 800ab7c:	2b02      	cmp	r3, #2
 800ab7e:	dc48      	bgt.n	800ac12 <_dtoa_r+0x842>
 800ab80:	e06a      	b.n	800ac58 <_dtoa_r+0x888>
 800ab82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab84:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ab88:	e739      	b.n	800a9fe <_dtoa_r+0x62e>
 800ab8a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800ab8e:	42a3      	cmp	r3, r4
 800ab90:	db07      	blt.n	800aba2 <_dtoa_r+0x7d2>
 800ab92:	f1ba 0f00 	cmp.w	sl, #0
 800ab96:	eba3 0404 	sub.w	r4, r3, r4
 800ab9a:	db0b      	blt.n	800abb4 <_dtoa_r+0x7e4>
 800ab9c:	9e04      	ldr	r6, [sp, #16]
 800ab9e:	4652      	mov	r2, sl
 800aba0:	e72f      	b.n	800aa02 <_dtoa_r+0x632>
 800aba2:	1ae2      	subs	r2, r4, r3
 800aba4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aba6:	9e04      	ldr	r6, [sp, #16]
 800aba8:	4413      	add	r3, r2
 800abaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800abac:	4652      	mov	r2, sl
 800abae:	4623      	mov	r3, r4
 800abb0:	2400      	movs	r4, #0
 800abb2:	e726      	b.n	800aa02 <_dtoa_r+0x632>
 800abb4:	9a04      	ldr	r2, [sp, #16]
 800abb6:	eba2 060a 	sub.w	r6, r2, sl
 800abba:	2200      	movs	r2, #0
 800abbc:	e721      	b.n	800aa02 <_dtoa_r+0x632>
 800abbe:	9e04      	ldr	r6, [sp, #16]
 800abc0:	9d08      	ldr	r5, [sp, #32]
 800abc2:	461c      	mov	r4, r3
 800abc4:	e72a      	b.n	800aa1c <_dtoa_r+0x64c>
 800abc6:	9a01      	ldr	r2, [sp, #4]
 800abc8:	9205      	str	r2, [sp, #20]
 800abca:	e752      	b.n	800aa72 <_dtoa_r+0x6a2>
 800abcc:	9901      	ldr	r1, [sp, #4]
 800abce:	461a      	mov	r2, r3
 800abd0:	e751      	b.n	800aa76 <_dtoa_r+0x6a6>
 800abd2:	9b05      	ldr	r3, [sp, #20]
 800abd4:	9301      	str	r3, [sp, #4]
 800abd6:	e752      	b.n	800aa7e <_dtoa_r+0x6ae>
 800abd8:	2300      	movs	r3, #0
 800abda:	e77b      	b.n	800aad4 <_dtoa_r+0x704>
 800abdc:	9b02      	ldr	r3, [sp, #8]
 800abde:	e779      	b.n	800aad4 <_dtoa_r+0x704>
 800abe0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800abe2:	e778      	b.n	800aad6 <_dtoa_r+0x706>
 800abe4:	2300      	movs	r3, #0
 800abe6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abe8:	e779      	b.n	800aade <_dtoa_r+0x70e>
 800abea:	d093      	beq.n	800ab14 <_dtoa_r+0x744>
 800abec:	9b04      	ldr	r3, [sp, #16]
 800abee:	321c      	adds	r2, #28
 800abf0:	4413      	add	r3, r2
 800abf2:	9304      	str	r3, [sp, #16]
 800abf4:	9b06      	ldr	r3, [sp, #24]
 800abf6:	4416      	add	r6, r2
 800abf8:	4413      	add	r3, r2
 800abfa:	e78a      	b.n	800ab12 <_dtoa_r+0x742>
 800abfc:	4602      	mov	r2, r0
 800abfe:	e7f5      	b.n	800abec <_dtoa_r+0x81c>
 800ac00:	f1ba 0f00 	cmp.w	sl, #0
 800ac04:	f8cd 8014 	str.w	r8, [sp, #20]
 800ac08:	46d3      	mov	fp, sl
 800ac0a:	dc21      	bgt.n	800ac50 <_dtoa_r+0x880>
 800ac0c:	9b07      	ldr	r3, [sp, #28]
 800ac0e:	2b02      	cmp	r3, #2
 800ac10:	dd1e      	ble.n	800ac50 <_dtoa_r+0x880>
 800ac12:	f1bb 0f00 	cmp.w	fp, #0
 800ac16:	f47f addc 	bne.w	800a7d2 <_dtoa_r+0x402>
 800ac1a:	4621      	mov	r1, r4
 800ac1c:	465b      	mov	r3, fp
 800ac1e:	2205      	movs	r2, #5
 800ac20:	4648      	mov	r0, r9
 800ac22:	f000 fa95 	bl	800b150 <__multadd>
 800ac26:	4601      	mov	r1, r0
 800ac28:	4604      	mov	r4, r0
 800ac2a:	9801      	ldr	r0, [sp, #4]
 800ac2c:	f000 fca0 	bl	800b570 <__mcmp>
 800ac30:	2800      	cmp	r0, #0
 800ac32:	f77f adce 	ble.w	800a7d2 <_dtoa_r+0x402>
 800ac36:	463e      	mov	r6, r7
 800ac38:	2331      	movs	r3, #49	@ 0x31
 800ac3a:	f806 3b01 	strb.w	r3, [r6], #1
 800ac3e:	9b05      	ldr	r3, [sp, #20]
 800ac40:	3301      	adds	r3, #1
 800ac42:	9305      	str	r3, [sp, #20]
 800ac44:	e5c9      	b.n	800a7da <_dtoa_r+0x40a>
 800ac46:	f8cd 8014 	str.w	r8, [sp, #20]
 800ac4a:	4654      	mov	r4, sl
 800ac4c:	4625      	mov	r5, r4
 800ac4e:	e7f2      	b.n	800ac36 <_dtoa_r+0x866>
 800ac50:	9b08      	ldr	r3, [sp, #32]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	f000 8102 	beq.w	800ae5c <_dtoa_r+0xa8c>
 800ac58:	2e00      	cmp	r6, #0
 800ac5a:	dd05      	ble.n	800ac68 <_dtoa_r+0x898>
 800ac5c:	4629      	mov	r1, r5
 800ac5e:	4632      	mov	r2, r6
 800ac60:	4648      	mov	r0, r9
 800ac62:	f000 fc19 	bl	800b498 <__lshift>
 800ac66:	4605      	mov	r5, r0
 800ac68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d058      	beq.n	800ad20 <_dtoa_r+0x950>
 800ac6e:	6869      	ldr	r1, [r5, #4]
 800ac70:	4648      	mov	r0, r9
 800ac72:	f000 fa0b 	bl	800b08c <_Balloc>
 800ac76:	4606      	mov	r6, r0
 800ac78:	b928      	cbnz	r0, 800ac86 <_dtoa_r+0x8b6>
 800ac7a:	4b82      	ldr	r3, [pc, #520]	@ (800ae84 <_dtoa_r+0xab4>)
 800ac7c:	4602      	mov	r2, r0
 800ac7e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ac82:	f7ff bbbe 	b.w	800a402 <_dtoa_r+0x32>
 800ac86:	692a      	ldr	r2, [r5, #16]
 800ac88:	3202      	adds	r2, #2
 800ac8a:	0092      	lsls	r2, r2, #2
 800ac8c:	f105 010c 	add.w	r1, r5, #12
 800ac90:	300c      	adds	r0, #12
 800ac92:	f7ff fb06 	bl	800a2a2 <memcpy>
 800ac96:	2201      	movs	r2, #1
 800ac98:	4631      	mov	r1, r6
 800ac9a:	4648      	mov	r0, r9
 800ac9c:	f000 fbfc 	bl	800b498 <__lshift>
 800aca0:	1c7b      	adds	r3, r7, #1
 800aca2:	9304      	str	r3, [sp, #16]
 800aca4:	eb07 030b 	add.w	r3, r7, fp
 800aca8:	9309      	str	r3, [sp, #36]	@ 0x24
 800acaa:	9b02      	ldr	r3, [sp, #8]
 800acac:	f003 0301 	and.w	r3, r3, #1
 800acb0:	46a8      	mov	r8, r5
 800acb2:	9308      	str	r3, [sp, #32]
 800acb4:	4605      	mov	r5, r0
 800acb6:	9b04      	ldr	r3, [sp, #16]
 800acb8:	9801      	ldr	r0, [sp, #4]
 800acba:	4621      	mov	r1, r4
 800acbc:	f103 3bff 	add.w	fp, r3, #4294967295
 800acc0:	f7ff fafd 	bl	800a2be <quorem>
 800acc4:	4641      	mov	r1, r8
 800acc6:	9002      	str	r0, [sp, #8]
 800acc8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800accc:	9801      	ldr	r0, [sp, #4]
 800acce:	f000 fc4f 	bl	800b570 <__mcmp>
 800acd2:	462a      	mov	r2, r5
 800acd4:	9006      	str	r0, [sp, #24]
 800acd6:	4621      	mov	r1, r4
 800acd8:	4648      	mov	r0, r9
 800acda:	f000 fc65 	bl	800b5a8 <__mdiff>
 800acde:	68c2      	ldr	r2, [r0, #12]
 800ace0:	4606      	mov	r6, r0
 800ace2:	b9fa      	cbnz	r2, 800ad24 <_dtoa_r+0x954>
 800ace4:	4601      	mov	r1, r0
 800ace6:	9801      	ldr	r0, [sp, #4]
 800ace8:	f000 fc42 	bl	800b570 <__mcmp>
 800acec:	4602      	mov	r2, r0
 800acee:	4631      	mov	r1, r6
 800acf0:	4648      	mov	r0, r9
 800acf2:	920a      	str	r2, [sp, #40]	@ 0x28
 800acf4:	f000 fa0a 	bl	800b10c <_Bfree>
 800acf8:	9b07      	ldr	r3, [sp, #28]
 800acfa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800acfc:	9e04      	ldr	r6, [sp, #16]
 800acfe:	ea42 0103 	orr.w	r1, r2, r3
 800ad02:	9b08      	ldr	r3, [sp, #32]
 800ad04:	4319      	orrs	r1, r3
 800ad06:	d10f      	bne.n	800ad28 <_dtoa_r+0x958>
 800ad08:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ad0c:	d028      	beq.n	800ad60 <_dtoa_r+0x990>
 800ad0e:	9b06      	ldr	r3, [sp, #24]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	dd02      	ble.n	800ad1a <_dtoa_r+0x94a>
 800ad14:	9b02      	ldr	r3, [sp, #8]
 800ad16:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800ad1a:	f88b a000 	strb.w	sl, [fp]
 800ad1e:	e55e      	b.n	800a7de <_dtoa_r+0x40e>
 800ad20:	4628      	mov	r0, r5
 800ad22:	e7bd      	b.n	800aca0 <_dtoa_r+0x8d0>
 800ad24:	2201      	movs	r2, #1
 800ad26:	e7e2      	b.n	800acee <_dtoa_r+0x91e>
 800ad28:	9b06      	ldr	r3, [sp, #24]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	db04      	blt.n	800ad38 <_dtoa_r+0x968>
 800ad2e:	9907      	ldr	r1, [sp, #28]
 800ad30:	430b      	orrs	r3, r1
 800ad32:	9908      	ldr	r1, [sp, #32]
 800ad34:	430b      	orrs	r3, r1
 800ad36:	d120      	bne.n	800ad7a <_dtoa_r+0x9aa>
 800ad38:	2a00      	cmp	r2, #0
 800ad3a:	ddee      	ble.n	800ad1a <_dtoa_r+0x94a>
 800ad3c:	9901      	ldr	r1, [sp, #4]
 800ad3e:	2201      	movs	r2, #1
 800ad40:	4648      	mov	r0, r9
 800ad42:	f000 fba9 	bl	800b498 <__lshift>
 800ad46:	4621      	mov	r1, r4
 800ad48:	9001      	str	r0, [sp, #4]
 800ad4a:	f000 fc11 	bl	800b570 <__mcmp>
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	dc03      	bgt.n	800ad5a <_dtoa_r+0x98a>
 800ad52:	d1e2      	bne.n	800ad1a <_dtoa_r+0x94a>
 800ad54:	f01a 0f01 	tst.w	sl, #1
 800ad58:	d0df      	beq.n	800ad1a <_dtoa_r+0x94a>
 800ad5a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ad5e:	d1d9      	bne.n	800ad14 <_dtoa_r+0x944>
 800ad60:	2339      	movs	r3, #57	@ 0x39
 800ad62:	f88b 3000 	strb.w	r3, [fp]
 800ad66:	4633      	mov	r3, r6
 800ad68:	461e      	mov	r6, r3
 800ad6a:	3b01      	subs	r3, #1
 800ad6c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ad70:	2a39      	cmp	r2, #57	@ 0x39
 800ad72:	d052      	beq.n	800ae1a <_dtoa_r+0xa4a>
 800ad74:	3201      	adds	r2, #1
 800ad76:	701a      	strb	r2, [r3, #0]
 800ad78:	e531      	b.n	800a7de <_dtoa_r+0x40e>
 800ad7a:	2a00      	cmp	r2, #0
 800ad7c:	dd07      	ble.n	800ad8e <_dtoa_r+0x9be>
 800ad7e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ad82:	d0ed      	beq.n	800ad60 <_dtoa_r+0x990>
 800ad84:	f10a 0301 	add.w	r3, sl, #1
 800ad88:	f88b 3000 	strb.w	r3, [fp]
 800ad8c:	e527      	b.n	800a7de <_dtoa_r+0x40e>
 800ad8e:	9b04      	ldr	r3, [sp, #16]
 800ad90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad92:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d029      	beq.n	800adee <_dtoa_r+0xa1e>
 800ad9a:	9901      	ldr	r1, [sp, #4]
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	220a      	movs	r2, #10
 800ada0:	4648      	mov	r0, r9
 800ada2:	f000 f9d5 	bl	800b150 <__multadd>
 800ada6:	45a8      	cmp	r8, r5
 800ada8:	9001      	str	r0, [sp, #4]
 800adaa:	f04f 0300 	mov.w	r3, #0
 800adae:	f04f 020a 	mov.w	r2, #10
 800adb2:	4641      	mov	r1, r8
 800adb4:	4648      	mov	r0, r9
 800adb6:	d107      	bne.n	800adc8 <_dtoa_r+0x9f8>
 800adb8:	f000 f9ca 	bl	800b150 <__multadd>
 800adbc:	4680      	mov	r8, r0
 800adbe:	4605      	mov	r5, r0
 800adc0:	9b04      	ldr	r3, [sp, #16]
 800adc2:	3301      	adds	r3, #1
 800adc4:	9304      	str	r3, [sp, #16]
 800adc6:	e776      	b.n	800acb6 <_dtoa_r+0x8e6>
 800adc8:	f000 f9c2 	bl	800b150 <__multadd>
 800adcc:	4629      	mov	r1, r5
 800adce:	4680      	mov	r8, r0
 800add0:	2300      	movs	r3, #0
 800add2:	220a      	movs	r2, #10
 800add4:	4648      	mov	r0, r9
 800add6:	f000 f9bb 	bl	800b150 <__multadd>
 800adda:	4605      	mov	r5, r0
 800addc:	e7f0      	b.n	800adc0 <_dtoa_r+0x9f0>
 800adde:	f1bb 0f00 	cmp.w	fp, #0
 800ade2:	bfcc      	ite	gt
 800ade4:	465e      	movgt	r6, fp
 800ade6:	2601      	movle	r6, #1
 800ade8:	443e      	add	r6, r7
 800adea:	f04f 0800 	mov.w	r8, #0
 800adee:	9901      	ldr	r1, [sp, #4]
 800adf0:	2201      	movs	r2, #1
 800adf2:	4648      	mov	r0, r9
 800adf4:	f000 fb50 	bl	800b498 <__lshift>
 800adf8:	4621      	mov	r1, r4
 800adfa:	9001      	str	r0, [sp, #4]
 800adfc:	f000 fbb8 	bl	800b570 <__mcmp>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	dcb0      	bgt.n	800ad66 <_dtoa_r+0x996>
 800ae04:	d102      	bne.n	800ae0c <_dtoa_r+0xa3c>
 800ae06:	f01a 0f01 	tst.w	sl, #1
 800ae0a:	d1ac      	bne.n	800ad66 <_dtoa_r+0x996>
 800ae0c:	4633      	mov	r3, r6
 800ae0e:	461e      	mov	r6, r3
 800ae10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae14:	2a30      	cmp	r2, #48	@ 0x30
 800ae16:	d0fa      	beq.n	800ae0e <_dtoa_r+0xa3e>
 800ae18:	e4e1      	b.n	800a7de <_dtoa_r+0x40e>
 800ae1a:	429f      	cmp	r7, r3
 800ae1c:	d1a4      	bne.n	800ad68 <_dtoa_r+0x998>
 800ae1e:	9b05      	ldr	r3, [sp, #20]
 800ae20:	3301      	adds	r3, #1
 800ae22:	9305      	str	r3, [sp, #20]
 800ae24:	2331      	movs	r3, #49	@ 0x31
 800ae26:	703b      	strb	r3, [r7, #0]
 800ae28:	e4d9      	b.n	800a7de <_dtoa_r+0x40e>
 800ae2a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ae2c:	4f16      	ldr	r7, [pc, #88]	@ (800ae88 <_dtoa_r+0xab8>)
 800ae2e:	b11b      	cbz	r3, 800ae38 <_dtoa_r+0xa68>
 800ae30:	f107 0308 	add.w	r3, r7, #8
 800ae34:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ae36:	6013      	str	r3, [r2, #0]
 800ae38:	4638      	mov	r0, r7
 800ae3a:	b011      	add	sp, #68	@ 0x44
 800ae3c:	ecbd 8b02 	vpop	{d8}
 800ae40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae44:	9b07      	ldr	r3, [sp, #28]
 800ae46:	2b01      	cmp	r3, #1
 800ae48:	f77f ae2c 	ble.w	800aaa4 <_dtoa_r+0x6d4>
 800ae4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae50:	2001      	movs	r0, #1
 800ae52:	e64c      	b.n	800aaee <_dtoa_r+0x71e>
 800ae54:	f1bb 0f00 	cmp.w	fp, #0
 800ae58:	f77f aed8 	ble.w	800ac0c <_dtoa_r+0x83c>
 800ae5c:	463e      	mov	r6, r7
 800ae5e:	9801      	ldr	r0, [sp, #4]
 800ae60:	4621      	mov	r1, r4
 800ae62:	f7ff fa2c 	bl	800a2be <quorem>
 800ae66:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ae6a:	f806 ab01 	strb.w	sl, [r6], #1
 800ae6e:	1bf2      	subs	r2, r6, r7
 800ae70:	4593      	cmp	fp, r2
 800ae72:	ddb4      	ble.n	800adde <_dtoa_r+0xa0e>
 800ae74:	9901      	ldr	r1, [sp, #4]
 800ae76:	2300      	movs	r3, #0
 800ae78:	220a      	movs	r2, #10
 800ae7a:	4648      	mov	r0, r9
 800ae7c:	f000 f968 	bl	800b150 <__multadd>
 800ae80:	9001      	str	r0, [sp, #4]
 800ae82:	e7ec      	b.n	800ae5e <_dtoa_r+0xa8e>
 800ae84:	0800c660 	.word	0x0800c660
 800ae88:	0800c5e4 	.word	0x0800c5e4

0800ae8c <_free_r>:
 800ae8c:	b538      	push	{r3, r4, r5, lr}
 800ae8e:	4605      	mov	r5, r0
 800ae90:	2900      	cmp	r1, #0
 800ae92:	d041      	beq.n	800af18 <_free_r+0x8c>
 800ae94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae98:	1f0c      	subs	r4, r1, #4
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	bfb8      	it	lt
 800ae9e:	18e4      	addlt	r4, r4, r3
 800aea0:	f000 f8e8 	bl	800b074 <__malloc_lock>
 800aea4:	4a1d      	ldr	r2, [pc, #116]	@ (800af1c <_free_r+0x90>)
 800aea6:	6813      	ldr	r3, [r2, #0]
 800aea8:	b933      	cbnz	r3, 800aeb8 <_free_r+0x2c>
 800aeaa:	6063      	str	r3, [r4, #4]
 800aeac:	6014      	str	r4, [r2, #0]
 800aeae:	4628      	mov	r0, r5
 800aeb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aeb4:	f000 b8e4 	b.w	800b080 <__malloc_unlock>
 800aeb8:	42a3      	cmp	r3, r4
 800aeba:	d908      	bls.n	800aece <_free_r+0x42>
 800aebc:	6820      	ldr	r0, [r4, #0]
 800aebe:	1821      	adds	r1, r4, r0
 800aec0:	428b      	cmp	r3, r1
 800aec2:	bf01      	itttt	eq
 800aec4:	6819      	ldreq	r1, [r3, #0]
 800aec6:	685b      	ldreq	r3, [r3, #4]
 800aec8:	1809      	addeq	r1, r1, r0
 800aeca:	6021      	streq	r1, [r4, #0]
 800aecc:	e7ed      	b.n	800aeaa <_free_r+0x1e>
 800aece:	461a      	mov	r2, r3
 800aed0:	685b      	ldr	r3, [r3, #4]
 800aed2:	b10b      	cbz	r3, 800aed8 <_free_r+0x4c>
 800aed4:	42a3      	cmp	r3, r4
 800aed6:	d9fa      	bls.n	800aece <_free_r+0x42>
 800aed8:	6811      	ldr	r1, [r2, #0]
 800aeda:	1850      	adds	r0, r2, r1
 800aedc:	42a0      	cmp	r0, r4
 800aede:	d10b      	bne.n	800aef8 <_free_r+0x6c>
 800aee0:	6820      	ldr	r0, [r4, #0]
 800aee2:	4401      	add	r1, r0
 800aee4:	1850      	adds	r0, r2, r1
 800aee6:	4283      	cmp	r3, r0
 800aee8:	6011      	str	r1, [r2, #0]
 800aeea:	d1e0      	bne.n	800aeae <_free_r+0x22>
 800aeec:	6818      	ldr	r0, [r3, #0]
 800aeee:	685b      	ldr	r3, [r3, #4]
 800aef0:	6053      	str	r3, [r2, #4]
 800aef2:	4408      	add	r0, r1
 800aef4:	6010      	str	r0, [r2, #0]
 800aef6:	e7da      	b.n	800aeae <_free_r+0x22>
 800aef8:	d902      	bls.n	800af00 <_free_r+0x74>
 800aefa:	230c      	movs	r3, #12
 800aefc:	602b      	str	r3, [r5, #0]
 800aefe:	e7d6      	b.n	800aeae <_free_r+0x22>
 800af00:	6820      	ldr	r0, [r4, #0]
 800af02:	1821      	adds	r1, r4, r0
 800af04:	428b      	cmp	r3, r1
 800af06:	bf04      	itt	eq
 800af08:	6819      	ldreq	r1, [r3, #0]
 800af0a:	685b      	ldreq	r3, [r3, #4]
 800af0c:	6063      	str	r3, [r4, #4]
 800af0e:	bf04      	itt	eq
 800af10:	1809      	addeq	r1, r1, r0
 800af12:	6021      	streq	r1, [r4, #0]
 800af14:	6054      	str	r4, [r2, #4]
 800af16:	e7ca      	b.n	800aeae <_free_r+0x22>
 800af18:	bd38      	pop	{r3, r4, r5, pc}
 800af1a:	bf00      	nop
 800af1c:	240007a8 	.word	0x240007a8

0800af20 <malloc>:
 800af20:	4b02      	ldr	r3, [pc, #8]	@ (800af2c <malloc+0xc>)
 800af22:	4601      	mov	r1, r0
 800af24:	6818      	ldr	r0, [r3, #0]
 800af26:	f000 b825 	b.w	800af74 <_malloc_r>
 800af2a:	bf00      	nop
 800af2c:	240001ac 	.word	0x240001ac

0800af30 <sbrk_aligned>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	4e0f      	ldr	r6, [pc, #60]	@ (800af70 <sbrk_aligned+0x40>)
 800af34:	460c      	mov	r4, r1
 800af36:	6831      	ldr	r1, [r6, #0]
 800af38:	4605      	mov	r5, r0
 800af3a:	b911      	cbnz	r1, 800af42 <sbrk_aligned+0x12>
 800af3c:	f000 fea2 	bl	800bc84 <_sbrk_r>
 800af40:	6030      	str	r0, [r6, #0]
 800af42:	4621      	mov	r1, r4
 800af44:	4628      	mov	r0, r5
 800af46:	f000 fe9d 	bl	800bc84 <_sbrk_r>
 800af4a:	1c43      	adds	r3, r0, #1
 800af4c:	d103      	bne.n	800af56 <sbrk_aligned+0x26>
 800af4e:	f04f 34ff 	mov.w	r4, #4294967295
 800af52:	4620      	mov	r0, r4
 800af54:	bd70      	pop	{r4, r5, r6, pc}
 800af56:	1cc4      	adds	r4, r0, #3
 800af58:	f024 0403 	bic.w	r4, r4, #3
 800af5c:	42a0      	cmp	r0, r4
 800af5e:	d0f8      	beq.n	800af52 <sbrk_aligned+0x22>
 800af60:	1a21      	subs	r1, r4, r0
 800af62:	4628      	mov	r0, r5
 800af64:	f000 fe8e 	bl	800bc84 <_sbrk_r>
 800af68:	3001      	adds	r0, #1
 800af6a:	d1f2      	bne.n	800af52 <sbrk_aligned+0x22>
 800af6c:	e7ef      	b.n	800af4e <sbrk_aligned+0x1e>
 800af6e:	bf00      	nop
 800af70:	240007a4 	.word	0x240007a4

0800af74 <_malloc_r>:
 800af74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af78:	1ccd      	adds	r5, r1, #3
 800af7a:	f025 0503 	bic.w	r5, r5, #3
 800af7e:	3508      	adds	r5, #8
 800af80:	2d0c      	cmp	r5, #12
 800af82:	bf38      	it	cc
 800af84:	250c      	movcc	r5, #12
 800af86:	2d00      	cmp	r5, #0
 800af88:	4606      	mov	r6, r0
 800af8a:	db01      	blt.n	800af90 <_malloc_r+0x1c>
 800af8c:	42a9      	cmp	r1, r5
 800af8e:	d904      	bls.n	800af9a <_malloc_r+0x26>
 800af90:	230c      	movs	r3, #12
 800af92:	6033      	str	r3, [r6, #0]
 800af94:	2000      	movs	r0, #0
 800af96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b070 <_malloc_r+0xfc>
 800af9e:	f000 f869 	bl	800b074 <__malloc_lock>
 800afa2:	f8d8 3000 	ldr.w	r3, [r8]
 800afa6:	461c      	mov	r4, r3
 800afa8:	bb44      	cbnz	r4, 800affc <_malloc_r+0x88>
 800afaa:	4629      	mov	r1, r5
 800afac:	4630      	mov	r0, r6
 800afae:	f7ff ffbf 	bl	800af30 <sbrk_aligned>
 800afb2:	1c43      	adds	r3, r0, #1
 800afb4:	4604      	mov	r4, r0
 800afb6:	d158      	bne.n	800b06a <_malloc_r+0xf6>
 800afb8:	f8d8 4000 	ldr.w	r4, [r8]
 800afbc:	4627      	mov	r7, r4
 800afbe:	2f00      	cmp	r7, #0
 800afc0:	d143      	bne.n	800b04a <_malloc_r+0xd6>
 800afc2:	2c00      	cmp	r4, #0
 800afc4:	d04b      	beq.n	800b05e <_malloc_r+0xea>
 800afc6:	6823      	ldr	r3, [r4, #0]
 800afc8:	4639      	mov	r1, r7
 800afca:	4630      	mov	r0, r6
 800afcc:	eb04 0903 	add.w	r9, r4, r3
 800afd0:	f000 fe58 	bl	800bc84 <_sbrk_r>
 800afd4:	4581      	cmp	r9, r0
 800afd6:	d142      	bne.n	800b05e <_malloc_r+0xea>
 800afd8:	6821      	ldr	r1, [r4, #0]
 800afda:	1a6d      	subs	r5, r5, r1
 800afdc:	4629      	mov	r1, r5
 800afde:	4630      	mov	r0, r6
 800afe0:	f7ff ffa6 	bl	800af30 <sbrk_aligned>
 800afe4:	3001      	adds	r0, #1
 800afe6:	d03a      	beq.n	800b05e <_malloc_r+0xea>
 800afe8:	6823      	ldr	r3, [r4, #0]
 800afea:	442b      	add	r3, r5
 800afec:	6023      	str	r3, [r4, #0]
 800afee:	f8d8 3000 	ldr.w	r3, [r8]
 800aff2:	685a      	ldr	r2, [r3, #4]
 800aff4:	bb62      	cbnz	r2, 800b050 <_malloc_r+0xdc>
 800aff6:	f8c8 7000 	str.w	r7, [r8]
 800affa:	e00f      	b.n	800b01c <_malloc_r+0xa8>
 800affc:	6822      	ldr	r2, [r4, #0]
 800affe:	1b52      	subs	r2, r2, r5
 800b000:	d420      	bmi.n	800b044 <_malloc_r+0xd0>
 800b002:	2a0b      	cmp	r2, #11
 800b004:	d917      	bls.n	800b036 <_malloc_r+0xc2>
 800b006:	1961      	adds	r1, r4, r5
 800b008:	42a3      	cmp	r3, r4
 800b00a:	6025      	str	r5, [r4, #0]
 800b00c:	bf18      	it	ne
 800b00e:	6059      	strne	r1, [r3, #4]
 800b010:	6863      	ldr	r3, [r4, #4]
 800b012:	bf08      	it	eq
 800b014:	f8c8 1000 	streq.w	r1, [r8]
 800b018:	5162      	str	r2, [r4, r5]
 800b01a:	604b      	str	r3, [r1, #4]
 800b01c:	4630      	mov	r0, r6
 800b01e:	f000 f82f 	bl	800b080 <__malloc_unlock>
 800b022:	f104 000b 	add.w	r0, r4, #11
 800b026:	1d23      	adds	r3, r4, #4
 800b028:	f020 0007 	bic.w	r0, r0, #7
 800b02c:	1ac2      	subs	r2, r0, r3
 800b02e:	bf1c      	itt	ne
 800b030:	1a1b      	subne	r3, r3, r0
 800b032:	50a3      	strne	r3, [r4, r2]
 800b034:	e7af      	b.n	800af96 <_malloc_r+0x22>
 800b036:	6862      	ldr	r2, [r4, #4]
 800b038:	42a3      	cmp	r3, r4
 800b03a:	bf0c      	ite	eq
 800b03c:	f8c8 2000 	streq.w	r2, [r8]
 800b040:	605a      	strne	r2, [r3, #4]
 800b042:	e7eb      	b.n	800b01c <_malloc_r+0xa8>
 800b044:	4623      	mov	r3, r4
 800b046:	6864      	ldr	r4, [r4, #4]
 800b048:	e7ae      	b.n	800afa8 <_malloc_r+0x34>
 800b04a:	463c      	mov	r4, r7
 800b04c:	687f      	ldr	r7, [r7, #4]
 800b04e:	e7b6      	b.n	800afbe <_malloc_r+0x4a>
 800b050:	461a      	mov	r2, r3
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	42a3      	cmp	r3, r4
 800b056:	d1fb      	bne.n	800b050 <_malloc_r+0xdc>
 800b058:	2300      	movs	r3, #0
 800b05a:	6053      	str	r3, [r2, #4]
 800b05c:	e7de      	b.n	800b01c <_malloc_r+0xa8>
 800b05e:	230c      	movs	r3, #12
 800b060:	6033      	str	r3, [r6, #0]
 800b062:	4630      	mov	r0, r6
 800b064:	f000 f80c 	bl	800b080 <__malloc_unlock>
 800b068:	e794      	b.n	800af94 <_malloc_r+0x20>
 800b06a:	6005      	str	r5, [r0, #0]
 800b06c:	e7d6      	b.n	800b01c <_malloc_r+0xa8>
 800b06e:	bf00      	nop
 800b070:	240007a8 	.word	0x240007a8

0800b074 <__malloc_lock>:
 800b074:	4801      	ldr	r0, [pc, #4]	@ (800b07c <__malloc_lock+0x8>)
 800b076:	f7ff b912 	b.w	800a29e <__retarget_lock_acquire_recursive>
 800b07a:	bf00      	nop
 800b07c:	240007a0 	.word	0x240007a0

0800b080 <__malloc_unlock>:
 800b080:	4801      	ldr	r0, [pc, #4]	@ (800b088 <__malloc_unlock+0x8>)
 800b082:	f7ff b90d 	b.w	800a2a0 <__retarget_lock_release_recursive>
 800b086:	bf00      	nop
 800b088:	240007a0 	.word	0x240007a0

0800b08c <_Balloc>:
 800b08c:	b570      	push	{r4, r5, r6, lr}
 800b08e:	69c6      	ldr	r6, [r0, #28]
 800b090:	4604      	mov	r4, r0
 800b092:	460d      	mov	r5, r1
 800b094:	b976      	cbnz	r6, 800b0b4 <_Balloc+0x28>
 800b096:	2010      	movs	r0, #16
 800b098:	f7ff ff42 	bl	800af20 <malloc>
 800b09c:	4602      	mov	r2, r0
 800b09e:	61e0      	str	r0, [r4, #28]
 800b0a0:	b920      	cbnz	r0, 800b0ac <_Balloc+0x20>
 800b0a2:	4b18      	ldr	r3, [pc, #96]	@ (800b104 <_Balloc+0x78>)
 800b0a4:	4818      	ldr	r0, [pc, #96]	@ (800b108 <_Balloc+0x7c>)
 800b0a6:	216b      	movs	r1, #107	@ 0x6b
 800b0a8:	f000 fdfc 	bl	800bca4 <__assert_func>
 800b0ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0b0:	6006      	str	r6, [r0, #0]
 800b0b2:	60c6      	str	r6, [r0, #12]
 800b0b4:	69e6      	ldr	r6, [r4, #28]
 800b0b6:	68f3      	ldr	r3, [r6, #12]
 800b0b8:	b183      	cbz	r3, 800b0dc <_Balloc+0x50>
 800b0ba:	69e3      	ldr	r3, [r4, #28]
 800b0bc:	68db      	ldr	r3, [r3, #12]
 800b0be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b0c2:	b9b8      	cbnz	r0, 800b0f4 <_Balloc+0x68>
 800b0c4:	2101      	movs	r1, #1
 800b0c6:	fa01 f605 	lsl.w	r6, r1, r5
 800b0ca:	1d72      	adds	r2, r6, #5
 800b0cc:	0092      	lsls	r2, r2, #2
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	f000 fe06 	bl	800bce0 <_calloc_r>
 800b0d4:	b160      	cbz	r0, 800b0f0 <_Balloc+0x64>
 800b0d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b0da:	e00e      	b.n	800b0fa <_Balloc+0x6e>
 800b0dc:	2221      	movs	r2, #33	@ 0x21
 800b0de:	2104      	movs	r1, #4
 800b0e0:	4620      	mov	r0, r4
 800b0e2:	f000 fdfd 	bl	800bce0 <_calloc_r>
 800b0e6:	69e3      	ldr	r3, [r4, #28]
 800b0e8:	60f0      	str	r0, [r6, #12]
 800b0ea:	68db      	ldr	r3, [r3, #12]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d1e4      	bne.n	800b0ba <_Balloc+0x2e>
 800b0f0:	2000      	movs	r0, #0
 800b0f2:	bd70      	pop	{r4, r5, r6, pc}
 800b0f4:	6802      	ldr	r2, [r0, #0]
 800b0f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b100:	e7f7      	b.n	800b0f2 <_Balloc+0x66>
 800b102:	bf00      	nop
 800b104:	0800c5f1 	.word	0x0800c5f1
 800b108:	0800c671 	.word	0x0800c671

0800b10c <_Bfree>:
 800b10c:	b570      	push	{r4, r5, r6, lr}
 800b10e:	69c6      	ldr	r6, [r0, #28]
 800b110:	4605      	mov	r5, r0
 800b112:	460c      	mov	r4, r1
 800b114:	b976      	cbnz	r6, 800b134 <_Bfree+0x28>
 800b116:	2010      	movs	r0, #16
 800b118:	f7ff ff02 	bl	800af20 <malloc>
 800b11c:	4602      	mov	r2, r0
 800b11e:	61e8      	str	r0, [r5, #28]
 800b120:	b920      	cbnz	r0, 800b12c <_Bfree+0x20>
 800b122:	4b09      	ldr	r3, [pc, #36]	@ (800b148 <_Bfree+0x3c>)
 800b124:	4809      	ldr	r0, [pc, #36]	@ (800b14c <_Bfree+0x40>)
 800b126:	218f      	movs	r1, #143	@ 0x8f
 800b128:	f000 fdbc 	bl	800bca4 <__assert_func>
 800b12c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b130:	6006      	str	r6, [r0, #0]
 800b132:	60c6      	str	r6, [r0, #12]
 800b134:	b13c      	cbz	r4, 800b146 <_Bfree+0x3a>
 800b136:	69eb      	ldr	r3, [r5, #28]
 800b138:	6862      	ldr	r2, [r4, #4]
 800b13a:	68db      	ldr	r3, [r3, #12]
 800b13c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b140:	6021      	str	r1, [r4, #0]
 800b142:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b146:	bd70      	pop	{r4, r5, r6, pc}
 800b148:	0800c5f1 	.word	0x0800c5f1
 800b14c:	0800c671 	.word	0x0800c671

0800b150 <__multadd>:
 800b150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b154:	690d      	ldr	r5, [r1, #16]
 800b156:	4607      	mov	r7, r0
 800b158:	460c      	mov	r4, r1
 800b15a:	461e      	mov	r6, r3
 800b15c:	f101 0c14 	add.w	ip, r1, #20
 800b160:	2000      	movs	r0, #0
 800b162:	f8dc 3000 	ldr.w	r3, [ip]
 800b166:	b299      	uxth	r1, r3
 800b168:	fb02 6101 	mla	r1, r2, r1, r6
 800b16c:	0c1e      	lsrs	r6, r3, #16
 800b16e:	0c0b      	lsrs	r3, r1, #16
 800b170:	fb02 3306 	mla	r3, r2, r6, r3
 800b174:	b289      	uxth	r1, r1
 800b176:	3001      	adds	r0, #1
 800b178:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b17c:	4285      	cmp	r5, r0
 800b17e:	f84c 1b04 	str.w	r1, [ip], #4
 800b182:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b186:	dcec      	bgt.n	800b162 <__multadd+0x12>
 800b188:	b30e      	cbz	r6, 800b1ce <__multadd+0x7e>
 800b18a:	68a3      	ldr	r3, [r4, #8]
 800b18c:	42ab      	cmp	r3, r5
 800b18e:	dc19      	bgt.n	800b1c4 <__multadd+0x74>
 800b190:	6861      	ldr	r1, [r4, #4]
 800b192:	4638      	mov	r0, r7
 800b194:	3101      	adds	r1, #1
 800b196:	f7ff ff79 	bl	800b08c <_Balloc>
 800b19a:	4680      	mov	r8, r0
 800b19c:	b928      	cbnz	r0, 800b1aa <__multadd+0x5a>
 800b19e:	4602      	mov	r2, r0
 800b1a0:	4b0c      	ldr	r3, [pc, #48]	@ (800b1d4 <__multadd+0x84>)
 800b1a2:	480d      	ldr	r0, [pc, #52]	@ (800b1d8 <__multadd+0x88>)
 800b1a4:	21ba      	movs	r1, #186	@ 0xba
 800b1a6:	f000 fd7d 	bl	800bca4 <__assert_func>
 800b1aa:	6922      	ldr	r2, [r4, #16]
 800b1ac:	3202      	adds	r2, #2
 800b1ae:	f104 010c 	add.w	r1, r4, #12
 800b1b2:	0092      	lsls	r2, r2, #2
 800b1b4:	300c      	adds	r0, #12
 800b1b6:	f7ff f874 	bl	800a2a2 <memcpy>
 800b1ba:	4621      	mov	r1, r4
 800b1bc:	4638      	mov	r0, r7
 800b1be:	f7ff ffa5 	bl	800b10c <_Bfree>
 800b1c2:	4644      	mov	r4, r8
 800b1c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b1c8:	3501      	adds	r5, #1
 800b1ca:	615e      	str	r6, [r3, #20]
 800b1cc:	6125      	str	r5, [r4, #16]
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1d4:	0800c660 	.word	0x0800c660
 800b1d8:	0800c671 	.word	0x0800c671

0800b1dc <__hi0bits>:
 800b1dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	bf36      	itet	cc
 800b1e4:	0403      	lslcc	r3, r0, #16
 800b1e6:	2000      	movcs	r0, #0
 800b1e8:	2010      	movcc	r0, #16
 800b1ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b1ee:	bf3c      	itt	cc
 800b1f0:	021b      	lslcc	r3, r3, #8
 800b1f2:	3008      	addcc	r0, #8
 800b1f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1f8:	bf3c      	itt	cc
 800b1fa:	011b      	lslcc	r3, r3, #4
 800b1fc:	3004      	addcc	r0, #4
 800b1fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b202:	bf3c      	itt	cc
 800b204:	009b      	lslcc	r3, r3, #2
 800b206:	3002      	addcc	r0, #2
 800b208:	2b00      	cmp	r3, #0
 800b20a:	db05      	blt.n	800b218 <__hi0bits+0x3c>
 800b20c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b210:	f100 0001 	add.w	r0, r0, #1
 800b214:	bf08      	it	eq
 800b216:	2020      	moveq	r0, #32
 800b218:	4770      	bx	lr

0800b21a <__lo0bits>:
 800b21a:	6803      	ldr	r3, [r0, #0]
 800b21c:	4602      	mov	r2, r0
 800b21e:	f013 0007 	ands.w	r0, r3, #7
 800b222:	d00b      	beq.n	800b23c <__lo0bits+0x22>
 800b224:	07d9      	lsls	r1, r3, #31
 800b226:	d421      	bmi.n	800b26c <__lo0bits+0x52>
 800b228:	0798      	lsls	r0, r3, #30
 800b22a:	bf49      	itett	mi
 800b22c:	085b      	lsrmi	r3, r3, #1
 800b22e:	089b      	lsrpl	r3, r3, #2
 800b230:	2001      	movmi	r0, #1
 800b232:	6013      	strmi	r3, [r2, #0]
 800b234:	bf5c      	itt	pl
 800b236:	6013      	strpl	r3, [r2, #0]
 800b238:	2002      	movpl	r0, #2
 800b23a:	4770      	bx	lr
 800b23c:	b299      	uxth	r1, r3
 800b23e:	b909      	cbnz	r1, 800b244 <__lo0bits+0x2a>
 800b240:	0c1b      	lsrs	r3, r3, #16
 800b242:	2010      	movs	r0, #16
 800b244:	b2d9      	uxtb	r1, r3
 800b246:	b909      	cbnz	r1, 800b24c <__lo0bits+0x32>
 800b248:	3008      	adds	r0, #8
 800b24a:	0a1b      	lsrs	r3, r3, #8
 800b24c:	0719      	lsls	r1, r3, #28
 800b24e:	bf04      	itt	eq
 800b250:	091b      	lsreq	r3, r3, #4
 800b252:	3004      	addeq	r0, #4
 800b254:	0799      	lsls	r1, r3, #30
 800b256:	bf04      	itt	eq
 800b258:	089b      	lsreq	r3, r3, #2
 800b25a:	3002      	addeq	r0, #2
 800b25c:	07d9      	lsls	r1, r3, #31
 800b25e:	d403      	bmi.n	800b268 <__lo0bits+0x4e>
 800b260:	085b      	lsrs	r3, r3, #1
 800b262:	f100 0001 	add.w	r0, r0, #1
 800b266:	d003      	beq.n	800b270 <__lo0bits+0x56>
 800b268:	6013      	str	r3, [r2, #0]
 800b26a:	4770      	bx	lr
 800b26c:	2000      	movs	r0, #0
 800b26e:	4770      	bx	lr
 800b270:	2020      	movs	r0, #32
 800b272:	4770      	bx	lr

0800b274 <__i2b>:
 800b274:	b510      	push	{r4, lr}
 800b276:	460c      	mov	r4, r1
 800b278:	2101      	movs	r1, #1
 800b27a:	f7ff ff07 	bl	800b08c <_Balloc>
 800b27e:	4602      	mov	r2, r0
 800b280:	b928      	cbnz	r0, 800b28e <__i2b+0x1a>
 800b282:	4b05      	ldr	r3, [pc, #20]	@ (800b298 <__i2b+0x24>)
 800b284:	4805      	ldr	r0, [pc, #20]	@ (800b29c <__i2b+0x28>)
 800b286:	f240 1145 	movw	r1, #325	@ 0x145
 800b28a:	f000 fd0b 	bl	800bca4 <__assert_func>
 800b28e:	2301      	movs	r3, #1
 800b290:	6144      	str	r4, [r0, #20]
 800b292:	6103      	str	r3, [r0, #16]
 800b294:	bd10      	pop	{r4, pc}
 800b296:	bf00      	nop
 800b298:	0800c660 	.word	0x0800c660
 800b29c:	0800c671 	.word	0x0800c671

0800b2a0 <__multiply>:
 800b2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2a4:	4617      	mov	r7, r2
 800b2a6:	690a      	ldr	r2, [r1, #16]
 800b2a8:	693b      	ldr	r3, [r7, #16]
 800b2aa:	429a      	cmp	r2, r3
 800b2ac:	bfa8      	it	ge
 800b2ae:	463b      	movge	r3, r7
 800b2b0:	4689      	mov	r9, r1
 800b2b2:	bfa4      	itt	ge
 800b2b4:	460f      	movge	r7, r1
 800b2b6:	4699      	movge	r9, r3
 800b2b8:	693d      	ldr	r5, [r7, #16]
 800b2ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	6879      	ldr	r1, [r7, #4]
 800b2c2:	eb05 060a 	add.w	r6, r5, sl
 800b2c6:	42b3      	cmp	r3, r6
 800b2c8:	b085      	sub	sp, #20
 800b2ca:	bfb8      	it	lt
 800b2cc:	3101      	addlt	r1, #1
 800b2ce:	f7ff fedd 	bl	800b08c <_Balloc>
 800b2d2:	b930      	cbnz	r0, 800b2e2 <__multiply+0x42>
 800b2d4:	4602      	mov	r2, r0
 800b2d6:	4b41      	ldr	r3, [pc, #260]	@ (800b3dc <__multiply+0x13c>)
 800b2d8:	4841      	ldr	r0, [pc, #260]	@ (800b3e0 <__multiply+0x140>)
 800b2da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b2de:	f000 fce1 	bl	800bca4 <__assert_func>
 800b2e2:	f100 0414 	add.w	r4, r0, #20
 800b2e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b2ea:	4623      	mov	r3, r4
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	4573      	cmp	r3, lr
 800b2f0:	d320      	bcc.n	800b334 <__multiply+0x94>
 800b2f2:	f107 0814 	add.w	r8, r7, #20
 800b2f6:	f109 0114 	add.w	r1, r9, #20
 800b2fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b2fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b302:	9302      	str	r3, [sp, #8]
 800b304:	1beb      	subs	r3, r5, r7
 800b306:	3b15      	subs	r3, #21
 800b308:	f023 0303 	bic.w	r3, r3, #3
 800b30c:	3304      	adds	r3, #4
 800b30e:	3715      	adds	r7, #21
 800b310:	42bd      	cmp	r5, r7
 800b312:	bf38      	it	cc
 800b314:	2304      	movcc	r3, #4
 800b316:	9301      	str	r3, [sp, #4]
 800b318:	9b02      	ldr	r3, [sp, #8]
 800b31a:	9103      	str	r1, [sp, #12]
 800b31c:	428b      	cmp	r3, r1
 800b31e:	d80c      	bhi.n	800b33a <__multiply+0x9a>
 800b320:	2e00      	cmp	r6, #0
 800b322:	dd03      	ble.n	800b32c <__multiply+0x8c>
 800b324:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d055      	beq.n	800b3d8 <__multiply+0x138>
 800b32c:	6106      	str	r6, [r0, #16]
 800b32e:	b005      	add	sp, #20
 800b330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b334:	f843 2b04 	str.w	r2, [r3], #4
 800b338:	e7d9      	b.n	800b2ee <__multiply+0x4e>
 800b33a:	f8b1 a000 	ldrh.w	sl, [r1]
 800b33e:	f1ba 0f00 	cmp.w	sl, #0
 800b342:	d01f      	beq.n	800b384 <__multiply+0xe4>
 800b344:	46c4      	mov	ip, r8
 800b346:	46a1      	mov	r9, r4
 800b348:	2700      	movs	r7, #0
 800b34a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b34e:	f8d9 3000 	ldr.w	r3, [r9]
 800b352:	fa1f fb82 	uxth.w	fp, r2
 800b356:	b29b      	uxth	r3, r3
 800b358:	fb0a 330b 	mla	r3, sl, fp, r3
 800b35c:	443b      	add	r3, r7
 800b35e:	f8d9 7000 	ldr.w	r7, [r9]
 800b362:	0c12      	lsrs	r2, r2, #16
 800b364:	0c3f      	lsrs	r7, r7, #16
 800b366:	fb0a 7202 	mla	r2, sl, r2, r7
 800b36a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b36e:	b29b      	uxth	r3, r3
 800b370:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b374:	4565      	cmp	r5, ip
 800b376:	f849 3b04 	str.w	r3, [r9], #4
 800b37a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b37e:	d8e4      	bhi.n	800b34a <__multiply+0xaa>
 800b380:	9b01      	ldr	r3, [sp, #4]
 800b382:	50e7      	str	r7, [r4, r3]
 800b384:	9b03      	ldr	r3, [sp, #12]
 800b386:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b38a:	3104      	adds	r1, #4
 800b38c:	f1b9 0f00 	cmp.w	r9, #0
 800b390:	d020      	beq.n	800b3d4 <__multiply+0x134>
 800b392:	6823      	ldr	r3, [r4, #0]
 800b394:	4647      	mov	r7, r8
 800b396:	46a4      	mov	ip, r4
 800b398:	f04f 0a00 	mov.w	sl, #0
 800b39c:	f8b7 b000 	ldrh.w	fp, [r7]
 800b3a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b3a4:	fb09 220b 	mla	r2, r9, fp, r2
 800b3a8:	4452      	add	r2, sl
 800b3aa:	b29b      	uxth	r3, r3
 800b3ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3b0:	f84c 3b04 	str.w	r3, [ip], #4
 800b3b4:	f857 3b04 	ldr.w	r3, [r7], #4
 800b3b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3bc:	f8bc 3000 	ldrh.w	r3, [ip]
 800b3c0:	fb09 330a 	mla	r3, r9, sl, r3
 800b3c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b3c8:	42bd      	cmp	r5, r7
 800b3ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3ce:	d8e5      	bhi.n	800b39c <__multiply+0xfc>
 800b3d0:	9a01      	ldr	r2, [sp, #4]
 800b3d2:	50a3      	str	r3, [r4, r2]
 800b3d4:	3404      	adds	r4, #4
 800b3d6:	e79f      	b.n	800b318 <__multiply+0x78>
 800b3d8:	3e01      	subs	r6, #1
 800b3da:	e7a1      	b.n	800b320 <__multiply+0x80>
 800b3dc:	0800c660 	.word	0x0800c660
 800b3e0:	0800c671 	.word	0x0800c671

0800b3e4 <__pow5mult>:
 800b3e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3e8:	4615      	mov	r5, r2
 800b3ea:	f012 0203 	ands.w	r2, r2, #3
 800b3ee:	4607      	mov	r7, r0
 800b3f0:	460e      	mov	r6, r1
 800b3f2:	d007      	beq.n	800b404 <__pow5mult+0x20>
 800b3f4:	4c25      	ldr	r4, [pc, #148]	@ (800b48c <__pow5mult+0xa8>)
 800b3f6:	3a01      	subs	r2, #1
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b3fe:	f7ff fea7 	bl	800b150 <__multadd>
 800b402:	4606      	mov	r6, r0
 800b404:	10ad      	asrs	r5, r5, #2
 800b406:	d03d      	beq.n	800b484 <__pow5mult+0xa0>
 800b408:	69fc      	ldr	r4, [r7, #28]
 800b40a:	b97c      	cbnz	r4, 800b42c <__pow5mult+0x48>
 800b40c:	2010      	movs	r0, #16
 800b40e:	f7ff fd87 	bl	800af20 <malloc>
 800b412:	4602      	mov	r2, r0
 800b414:	61f8      	str	r0, [r7, #28]
 800b416:	b928      	cbnz	r0, 800b424 <__pow5mult+0x40>
 800b418:	4b1d      	ldr	r3, [pc, #116]	@ (800b490 <__pow5mult+0xac>)
 800b41a:	481e      	ldr	r0, [pc, #120]	@ (800b494 <__pow5mult+0xb0>)
 800b41c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b420:	f000 fc40 	bl	800bca4 <__assert_func>
 800b424:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b428:	6004      	str	r4, [r0, #0]
 800b42a:	60c4      	str	r4, [r0, #12]
 800b42c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b430:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b434:	b94c      	cbnz	r4, 800b44a <__pow5mult+0x66>
 800b436:	f240 2171 	movw	r1, #625	@ 0x271
 800b43a:	4638      	mov	r0, r7
 800b43c:	f7ff ff1a 	bl	800b274 <__i2b>
 800b440:	2300      	movs	r3, #0
 800b442:	f8c8 0008 	str.w	r0, [r8, #8]
 800b446:	4604      	mov	r4, r0
 800b448:	6003      	str	r3, [r0, #0]
 800b44a:	f04f 0900 	mov.w	r9, #0
 800b44e:	07eb      	lsls	r3, r5, #31
 800b450:	d50a      	bpl.n	800b468 <__pow5mult+0x84>
 800b452:	4631      	mov	r1, r6
 800b454:	4622      	mov	r2, r4
 800b456:	4638      	mov	r0, r7
 800b458:	f7ff ff22 	bl	800b2a0 <__multiply>
 800b45c:	4631      	mov	r1, r6
 800b45e:	4680      	mov	r8, r0
 800b460:	4638      	mov	r0, r7
 800b462:	f7ff fe53 	bl	800b10c <_Bfree>
 800b466:	4646      	mov	r6, r8
 800b468:	106d      	asrs	r5, r5, #1
 800b46a:	d00b      	beq.n	800b484 <__pow5mult+0xa0>
 800b46c:	6820      	ldr	r0, [r4, #0]
 800b46e:	b938      	cbnz	r0, 800b480 <__pow5mult+0x9c>
 800b470:	4622      	mov	r2, r4
 800b472:	4621      	mov	r1, r4
 800b474:	4638      	mov	r0, r7
 800b476:	f7ff ff13 	bl	800b2a0 <__multiply>
 800b47a:	6020      	str	r0, [r4, #0]
 800b47c:	f8c0 9000 	str.w	r9, [r0]
 800b480:	4604      	mov	r4, r0
 800b482:	e7e4      	b.n	800b44e <__pow5mult+0x6a>
 800b484:	4630      	mov	r0, r6
 800b486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b48a:	bf00      	nop
 800b48c:	0800c724 	.word	0x0800c724
 800b490:	0800c5f1 	.word	0x0800c5f1
 800b494:	0800c671 	.word	0x0800c671

0800b498 <__lshift>:
 800b498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b49c:	460c      	mov	r4, r1
 800b49e:	6849      	ldr	r1, [r1, #4]
 800b4a0:	6923      	ldr	r3, [r4, #16]
 800b4a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b4a6:	68a3      	ldr	r3, [r4, #8]
 800b4a8:	4607      	mov	r7, r0
 800b4aa:	4691      	mov	r9, r2
 800b4ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b4b0:	f108 0601 	add.w	r6, r8, #1
 800b4b4:	42b3      	cmp	r3, r6
 800b4b6:	db0b      	blt.n	800b4d0 <__lshift+0x38>
 800b4b8:	4638      	mov	r0, r7
 800b4ba:	f7ff fde7 	bl	800b08c <_Balloc>
 800b4be:	4605      	mov	r5, r0
 800b4c0:	b948      	cbnz	r0, 800b4d6 <__lshift+0x3e>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	4b28      	ldr	r3, [pc, #160]	@ (800b568 <__lshift+0xd0>)
 800b4c6:	4829      	ldr	r0, [pc, #164]	@ (800b56c <__lshift+0xd4>)
 800b4c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b4cc:	f000 fbea 	bl	800bca4 <__assert_func>
 800b4d0:	3101      	adds	r1, #1
 800b4d2:	005b      	lsls	r3, r3, #1
 800b4d4:	e7ee      	b.n	800b4b4 <__lshift+0x1c>
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	f100 0114 	add.w	r1, r0, #20
 800b4dc:	f100 0210 	add.w	r2, r0, #16
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	4553      	cmp	r3, sl
 800b4e4:	db33      	blt.n	800b54e <__lshift+0xb6>
 800b4e6:	6920      	ldr	r0, [r4, #16]
 800b4e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4ec:	f104 0314 	add.w	r3, r4, #20
 800b4f0:	f019 091f 	ands.w	r9, r9, #31
 800b4f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b4f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b4fc:	d02b      	beq.n	800b556 <__lshift+0xbe>
 800b4fe:	f1c9 0e20 	rsb	lr, r9, #32
 800b502:	468a      	mov	sl, r1
 800b504:	2200      	movs	r2, #0
 800b506:	6818      	ldr	r0, [r3, #0]
 800b508:	fa00 f009 	lsl.w	r0, r0, r9
 800b50c:	4310      	orrs	r0, r2
 800b50e:	f84a 0b04 	str.w	r0, [sl], #4
 800b512:	f853 2b04 	ldr.w	r2, [r3], #4
 800b516:	459c      	cmp	ip, r3
 800b518:	fa22 f20e 	lsr.w	r2, r2, lr
 800b51c:	d8f3      	bhi.n	800b506 <__lshift+0x6e>
 800b51e:	ebac 0304 	sub.w	r3, ip, r4
 800b522:	3b15      	subs	r3, #21
 800b524:	f023 0303 	bic.w	r3, r3, #3
 800b528:	3304      	adds	r3, #4
 800b52a:	f104 0015 	add.w	r0, r4, #21
 800b52e:	4560      	cmp	r0, ip
 800b530:	bf88      	it	hi
 800b532:	2304      	movhi	r3, #4
 800b534:	50ca      	str	r2, [r1, r3]
 800b536:	b10a      	cbz	r2, 800b53c <__lshift+0xa4>
 800b538:	f108 0602 	add.w	r6, r8, #2
 800b53c:	3e01      	subs	r6, #1
 800b53e:	4638      	mov	r0, r7
 800b540:	612e      	str	r6, [r5, #16]
 800b542:	4621      	mov	r1, r4
 800b544:	f7ff fde2 	bl	800b10c <_Bfree>
 800b548:	4628      	mov	r0, r5
 800b54a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b54e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b552:	3301      	adds	r3, #1
 800b554:	e7c5      	b.n	800b4e2 <__lshift+0x4a>
 800b556:	3904      	subs	r1, #4
 800b558:	f853 2b04 	ldr.w	r2, [r3], #4
 800b55c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b560:	459c      	cmp	ip, r3
 800b562:	d8f9      	bhi.n	800b558 <__lshift+0xc0>
 800b564:	e7ea      	b.n	800b53c <__lshift+0xa4>
 800b566:	bf00      	nop
 800b568:	0800c660 	.word	0x0800c660
 800b56c:	0800c671 	.word	0x0800c671

0800b570 <__mcmp>:
 800b570:	690a      	ldr	r2, [r1, #16]
 800b572:	4603      	mov	r3, r0
 800b574:	6900      	ldr	r0, [r0, #16]
 800b576:	1a80      	subs	r0, r0, r2
 800b578:	b530      	push	{r4, r5, lr}
 800b57a:	d10e      	bne.n	800b59a <__mcmp+0x2a>
 800b57c:	3314      	adds	r3, #20
 800b57e:	3114      	adds	r1, #20
 800b580:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b584:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b588:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b58c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b590:	4295      	cmp	r5, r2
 800b592:	d003      	beq.n	800b59c <__mcmp+0x2c>
 800b594:	d205      	bcs.n	800b5a2 <__mcmp+0x32>
 800b596:	f04f 30ff 	mov.w	r0, #4294967295
 800b59a:	bd30      	pop	{r4, r5, pc}
 800b59c:	42a3      	cmp	r3, r4
 800b59e:	d3f3      	bcc.n	800b588 <__mcmp+0x18>
 800b5a0:	e7fb      	b.n	800b59a <__mcmp+0x2a>
 800b5a2:	2001      	movs	r0, #1
 800b5a4:	e7f9      	b.n	800b59a <__mcmp+0x2a>
	...

0800b5a8 <__mdiff>:
 800b5a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5ac:	4689      	mov	r9, r1
 800b5ae:	4606      	mov	r6, r0
 800b5b0:	4611      	mov	r1, r2
 800b5b2:	4648      	mov	r0, r9
 800b5b4:	4614      	mov	r4, r2
 800b5b6:	f7ff ffdb 	bl	800b570 <__mcmp>
 800b5ba:	1e05      	subs	r5, r0, #0
 800b5bc:	d112      	bne.n	800b5e4 <__mdiff+0x3c>
 800b5be:	4629      	mov	r1, r5
 800b5c0:	4630      	mov	r0, r6
 800b5c2:	f7ff fd63 	bl	800b08c <_Balloc>
 800b5c6:	4602      	mov	r2, r0
 800b5c8:	b928      	cbnz	r0, 800b5d6 <__mdiff+0x2e>
 800b5ca:	4b3f      	ldr	r3, [pc, #252]	@ (800b6c8 <__mdiff+0x120>)
 800b5cc:	f240 2137 	movw	r1, #567	@ 0x237
 800b5d0:	483e      	ldr	r0, [pc, #248]	@ (800b6cc <__mdiff+0x124>)
 800b5d2:	f000 fb67 	bl	800bca4 <__assert_func>
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b5dc:	4610      	mov	r0, r2
 800b5de:	b003      	add	sp, #12
 800b5e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5e4:	bfbc      	itt	lt
 800b5e6:	464b      	movlt	r3, r9
 800b5e8:	46a1      	movlt	r9, r4
 800b5ea:	4630      	mov	r0, r6
 800b5ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b5f0:	bfba      	itte	lt
 800b5f2:	461c      	movlt	r4, r3
 800b5f4:	2501      	movlt	r5, #1
 800b5f6:	2500      	movge	r5, #0
 800b5f8:	f7ff fd48 	bl	800b08c <_Balloc>
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	b918      	cbnz	r0, 800b608 <__mdiff+0x60>
 800b600:	4b31      	ldr	r3, [pc, #196]	@ (800b6c8 <__mdiff+0x120>)
 800b602:	f240 2145 	movw	r1, #581	@ 0x245
 800b606:	e7e3      	b.n	800b5d0 <__mdiff+0x28>
 800b608:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b60c:	6926      	ldr	r6, [r4, #16]
 800b60e:	60c5      	str	r5, [r0, #12]
 800b610:	f109 0310 	add.w	r3, r9, #16
 800b614:	f109 0514 	add.w	r5, r9, #20
 800b618:	f104 0e14 	add.w	lr, r4, #20
 800b61c:	f100 0b14 	add.w	fp, r0, #20
 800b620:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b624:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b628:	9301      	str	r3, [sp, #4]
 800b62a:	46d9      	mov	r9, fp
 800b62c:	f04f 0c00 	mov.w	ip, #0
 800b630:	9b01      	ldr	r3, [sp, #4]
 800b632:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b636:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b63a:	9301      	str	r3, [sp, #4]
 800b63c:	fa1f f38a 	uxth.w	r3, sl
 800b640:	4619      	mov	r1, r3
 800b642:	b283      	uxth	r3, r0
 800b644:	1acb      	subs	r3, r1, r3
 800b646:	0c00      	lsrs	r0, r0, #16
 800b648:	4463      	add	r3, ip
 800b64a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b64e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b652:	b29b      	uxth	r3, r3
 800b654:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b658:	4576      	cmp	r6, lr
 800b65a:	f849 3b04 	str.w	r3, [r9], #4
 800b65e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b662:	d8e5      	bhi.n	800b630 <__mdiff+0x88>
 800b664:	1b33      	subs	r3, r6, r4
 800b666:	3b15      	subs	r3, #21
 800b668:	f023 0303 	bic.w	r3, r3, #3
 800b66c:	3415      	adds	r4, #21
 800b66e:	3304      	adds	r3, #4
 800b670:	42a6      	cmp	r6, r4
 800b672:	bf38      	it	cc
 800b674:	2304      	movcc	r3, #4
 800b676:	441d      	add	r5, r3
 800b678:	445b      	add	r3, fp
 800b67a:	461e      	mov	r6, r3
 800b67c:	462c      	mov	r4, r5
 800b67e:	4544      	cmp	r4, r8
 800b680:	d30e      	bcc.n	800b6a0 <__mdiff+0xf8>
 800b682:	f108 0103 	add.w	r1, r8, #3
 800b686:	1b49      	subs	r1, r1, r5
 800b688:	f021 0103 	bic.w	r1, r1, #3
 800b68c:	3d03      	subs	r5, #3
 800b68e:	45a8      	cmp	r8, r5
 800b690:	bf38      	it	cc
 800b692:	2100      	movcc	r1, #0
 800b694:	440b      	add	r3, r1
 800b696:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b69a:	b191      	cbz	r1, 800b6c2 <__mdiff+0x11a>
 800b69c:	6117      	str	r7, [r2, #16]
 800b69e:	e79d      	b.n	800b5dc <__mdiff+0x34>
 800b6a0:	f854 1b04 	ldr.w	r1, [r4], #4
 800b6a4:	46e6      	mov	lr, ip
 800b6a6:	0c08      	lsrs	r0, r1, #16
 800b6a8:	fa1c fc81 	uxtah	ip, ip, r1
 800b6ac:	4471      	add	r1, lr
 800b6ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b6b2:	b289      	uxth	r1, r1
 800b6b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b6b8:	f846 1b04 	str.w	r1, [r6], #4
 800b6bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b6c0:	e7dd      	b.n	800b67e <__mdiff+0xd6>
 800b6c2:	3f01      	subs	r7, #1
 800b6c4:	e7e7      	b.n	800b696 <__mdiff+0xee>
 800b6c6:	bf00      	nop
 800b6c8:	0800c660 	.word	0x0800c660
 800b6cc:	0800c671 	.word	0x0800c671

0800b6d0 <__d2b>:
 800b6d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b6d4:	460f      	mov	r7, r1
 800b6d6:	2101      	movs	r1, #1
 800b6d8:	ec59 8b10 	vmov	r8, r9, d0
 800b6dc:	4616      	mov	r6, r2
 800b6de:	f7ff fcd5 	bl	800b08c <_Balloc>
 800b6e2:	4604      	mov	r4, r0
 800b6e4:	b930      	cbnz	r0, 800b6f4 <__d2b+0x24>
 800b6e6:	4602      	mov	r2, r0
 800b6e8:	4b23      	ldr	r3, [pc, #140]	@ (800b778 <__d2b+0xa8>)
 800b6ea:	4824      	ldr	r0, [pc, #144]	@ (800b77c <__d2b+0xac>)
 800b6ec:	f240 310f 	movw	r1, #783	@ 0x30f
 800b6f0:	f000 fad8 	bl	800bca4 <__assert_func>
 800b6f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b6f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b6fc:	b10d      	cbz	r5, 800b702 <__d2b+0x32>
 800b6fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b702:	9301      	str	r3, [sp, #4]
 800b704:	f1b8 0300 	subs.w	r3, r8, #0
 800b708:	d023      	beq.n	800b752 <__d2b+0x82>
 800b70a:	4668      	mov	r0, sp
 800b70c:	9300      	str	r3, [sp, #0]
 800b70e:	f7ff fd84 	bl	800b21a <__lo0bits>
 800b712:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b716:	b1d0      	cbz	r0, 800b74e <__d2b+0x7e>
 800b718:	f1c0 0320 	rsb	r3, r0, #32
 800b71c:	fa02 f303 	lsl.w	r3, r2, r3
 800b720:	430b      	orrs	r3, r1
 800b722:	40c2      	lsrs	r2, r0
 800b724:	6163      	str	r3, [r4, #20]
 800b726:	9201      	str	r2, [sp, #4]
 800b728:	9b01      	ldr	r3, [sp, #4]
 800b72a:	61a3      	str	r3, [r4, #24]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	bf0c      	ite	eq
 800b730:	2201      	moveq	r2, #1
 800b732:	2202      	movne	r2, #2
 800b734:	6122      	str	r2, [r4, #16]
 800b736:	b1a5      	cbz	r5, 800b762 <__d2b+0x92>
 800b738:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b73c:	4405      	add	r5, r0
 800b73e:	603d      	str	r5, [r7, #0]
 800b740:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b744:	6030      	str	r0, [r6, #0]
 800b746:	4620      	mov	r0, r4
 800b748:	b003      	add	sp, #12
 800b74a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b74e:	6161      	str	r1, [r4, #20]
 800b750:	e7ea      	b.n	800b728 <__d2b+0x58>
 800b752:	a801      	add	r0, sp, #4
 800b754:	f7ff fd61 	bl	800b21a <__lo0bits>
 800b758:	9b01      	ldr	r3, [sp, #4]
 800b75a:	6163      	str	r3, [r4, #20]
 800b75c:	3020      	adds	r0, #32
 800b75e:	2201      	movs	r2, #1
 800b760:	e7e8      	b.n	800b734 <__d2b+0x64>
 800b762:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b766:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b76a:	6038      	str	r0, [r7, #0]
 800b76c:	6918      	ldr	r0, [r3, #16]
 800b76e:	f7ff fd35 	bl	800b1dc <__hi0bits>
 800b772:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b776:	e7e5      	b.n	800b744 <__d2b+0x74>
 800b778:	0800c660 	.word	0x0800c660
 800b77c:	0800c671 	.word	0x0800c671

0800b780 <__sfputc_r>:
 800b780:	6893      	ldr	r3, [r2, #8]
 800b782:	3b01      	subs	r3, #1
 800b784:	2b00      	cmp	r3, #0
 800b786:	b410      	push	{r4}
 800b788:	6093      	str	r3, [r2, #8]
 800b78a:	da08      	bge.n	800b79e <__sfputc_r+0x1e>
 800b78c:	6994      	ldr	r4, [r2, #24]
 800b78e:	42a3      	cmp	r3, r4
 800b790:	db01      	blt.n	800b796 <__sfputc_r+0x16>
 800b792:	290a      	cmp	r1, #10
 800b794:	d103      	bne.n	800b79e <__sfputc_r+0x1e>
 800b796:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b79a:	f000 b9df 	b.w	800bb5c <__swbuf_r>
 800b79e:	6813      	ldr	r3, [r2, #0]
 800b7a0:	1c58      	adds	r0, r3, #1
 800b7a2:	6010      	str	r0, [r2, #0]
 800b7a4:	7019      	strb	r1, [r3, #0]
 800b7a6:	4608      	mov	r0, r1
 800b7a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7ac:	4770      	bx	lr

0800b7ae <__sfputs_r>:
 800b7ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7b0:	4606      	mov	r6, r0
 800b7b2:	460f      	mov	r7, r1
 800b7b4:	4614      	mov	r4, r2
 800b7b6:	18d5      	adds	r5, r2, r3
 800b7b8:	42ac      	cmp	r4, r5
 800b7ba:	d101      	bne.n	800b7c0 <__sfputs_r+0x12>
 800b7bc:	2000      	movs	r0, #0
 800b7be:	e007      	b.n	800b7d0 <__sfputs_r+0x22>
 800b7c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7c4:	463a      	mov	r2, r7
 800b7c6:	4630      	mov	r0, r6
 800b7c8:	f7ff ffda 	bl	800b780 <__sfputc_r>
 800b7cc:	1c43      	adds	r3, r0, #1
 800b7ce:	d1f3      	bne.n	800b7b8 <__sfputs_r+0xa>
 800b7d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b7d4 <_vfiprintf_r>:
 800b7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d8:	460d      	mov	r5, r1
 800b7da:	b09d      	sub	sp, #116	@ 0x74
 800b7dc:	4614      	mov	r4, r2
 800b7de:	4698      	mov	r8, r3
 800b7e0:	4606      	mov	r6, r0
 800b7e2:	b118      	cbz	r0, 800b7ec <_vfiprintf_r+0x18>
 800b7e4:	6a03      	ldr	r3, [r0, #32]
 800b7e6:	b90b      	cbnz	r3, 800b7ec <_vfiprintf_r+0x18>
 800b7e8:	f7fe fc50 	bl	800a08c <__sinit>
 800b7ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b7ee:	07d9      	lsls	r1, r3, #31
 800b7f0:	d405      	bmi.n	800b7fe <_vfiprintf_r+0x2a>
 800b7f2:	89ab      	ldrh	r3, [r5, #12]
 800b7f4:	059a      	lsls	r2, r3, #22
 800b7f6:	d402      	bmi.n	800b7fe <_vfiprintf_r+0x2a>
 800b7f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b7fa:	f7fe fd50 	bl	800a29e <__retarget_lock_acquire_recursive>
 800b7fe:	89ab      	ldrh	r3, [r5, #12]
 800b800:	071b      	lsls	r3, r3, #28
 800b802:	d501      	bpl.n	800b808 <_vfiprintf_r+0x34>
 800b804:	692b      	ldr	r3, [r5, #16]
 800b806:	b99b      	cbnz	r3, 800b830 <_vfiprintf_r+0x5c>
 800b808:	4629      	mov	r1, r5
 800b80a:	4630      	mov	r0, r6
 800b80c:	f000 f9e4 	bl	800bbd8 <__swsetup_r>
 800b810:	b170      	cbz	r0, 800b830 <_vfiprintf_r+0x5c>
 800b812:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b814:	07dc      	lsls	r4, r3, #31
 800b816:	d504      	bpl.n	800b822 <_vfiprintf_r+0x4e>
 800b818:	f04f 30ff 	mov.w	r0, #4294967295
 800b81c:	b01d      	add	sp, #116	@ 0x74
 800b81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b822:	89ab      	ldrh	r3, [r5, #12]
 800b824:	0598      	lsls	r0, r3, #22
 800b826:	d4f7      	bmi.n	800b818 <_vfiprintf_r+0x44>
 800b828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b82a:	f7fe fd39 	bl	800a2a0 <__retarget_lock_release_recursive>
 800b82e:	e7f3      	b.n	800b818 <_vfiprintf_r+0x44>
 800b830:	2300      	movs	r3, #0
 800b832:	9309      	str	r3, [sp, #36]	@ 0x24
 800b834:	2320      	movs	r3, #32
 800b836:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b83a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b83e:	2330      	movs	r3, #48	@ 0x30
 800b840:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b9f0 <_vfiprintf_r+0x21c>
 800b844:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b848:	f04f 0901 	mov.w	r9, #1
 800b84c:	4623      	mov	r3, r4
 800b84e:	469a      	mov	sl, r3
 800b850:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b854:	b10a      	cbz	r2, 800b85a <_vfiprintf_r+0x86>
 800b856:	2a25      	cmp	r2, #37	@ 0x25
 800b858:	d1f9      	bne.n	800b84e <_vfiprintf_r+0x7a>
 800b85a:	ebba 0b04 	subs.w	fp, sl, r4
 800b85e:	d00b      	beq.n	800b878 <_vfiprintf_r+0xa4>
 800b860:	465b      	mov	r3, fp
 800b862:	4622      	mov	r2, r4
 800b864:	4629      	mov	r1, r5
 800b866:	4630      	mov	r0, r6
 800b868:	f7ff ffa1 	bl	800b7ae <__sfputs_r>
 800b86c:	3001      	adds	r0, #1
 800b86e:	f000 80a7 	beq.w	800b9c0 <_vfiprintf_r+0x1ec>
 800b872:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b874:	445a      	add	r2, fp
 800b876:	9209      	str	r2, [sp, #36]	@ 0x24
 800b878:	f89a 3000 	ldrb.w	r3, [sl]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	f000 809f 	beq.w	800b9c0 <_vfiprintf_r+0x1ec>
 800b882:	2300      	movs	r3, #0
 800b884:	f04f 32ff 	mov.w	r2, #4294967295
 800b888:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b88c:	f10a 0a01 	add.w	sl, sl, #1
 800b890:	9304      	str	r3, [sp, #16]
 800b892:	9307      	str	r3, [sp, #28]
 800b894:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b898:	931a      	str	r3, [sp, #104]	@ 0x68
 800b89a:	4654      	mov	r4, sl
 800b89c:	2205      	movs	r2, #5
 800b89e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8a2:	4853      	ldr	r0, [pc, #332]	@ (800b9f0 <_vfiprintf_r+0x21c>)
 800b8a4:	f7f4 fd1c 	bl	80002e0 <memchr>
 800b8a8:	9a04      	ldr	r2, [sp, #16]
 800b8aa:	b9d8      	cbnz	r0, 800b8e4 <_vfiprintf_r+0x110>
 800b8ac:	06d1      	lsls	r1, r2, #27
 800b8ae:	bf44      	itt	mi
 800b8b0:	2320      	movmi	r3, #32
 800b8b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8b6:	0713      	lsls	r3, r2, #28
 800b8b8:	bf44      	itt	mi
 800b8ba:	232b      	movmi	r3, #43	@ 0x2b
 800b8bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8c0:	f89a 3000 	ldrb.w	r3, [sl]
 800b8c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8c6:	d015      	beq.n	800b8f4 <_vfiprintf_r+0x120>
 800b8c8:	9a07      	ldr	r2, [sp, #28]
 800b8ca:	4654      	mov	r4, sl
 800b8cc:	2000      	movs	r0, #0
 800b8ce:	f04f 0c0a 	mov.w	ip, #10
 800b8d2:	4621      	mov	r1, r4
 800b8d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8d8:	3b30      	subs	r3, #48	@ 0x30
 800b8da:	2b09      	cmp	r3, #9
 800b8dc:	d94b      	bls.n	800b976 <_vfiprintf_r+0x1a2>
 800b8de:	b1b0      	cbz	r0, 800b90e <_vfiprintf_r+0x13a>
 800b8e0:	9207      	str	r2, [sp, #28]
 800b8e2:	e014      	b.n	800b90e <_vfiprintf_r+0x13a>
 800b8e4:	eba0 0308 	sub.w	r3, r0, r8
 800b8e8:	fa09 f303 	lsl.w	r3, r9, r3
 800b8ec:	4313      	orrs	r3, r2
 800b8ee:	9304      	str	r3, [sp, #16]
 800b8f0:	46a2      	mov	sl, r4
 800b8f2:	e7d2      	b.n	800b89a <_vfiprintf_r+0xc6>
 800b8f4:	9b03      	ldr	r3, [sp, #12]
 800b8f6:	1d19      	adds	r1, r3, #4
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	9103      	str	r1, [sp, #12]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	bfbb      	ittet	lt
 800b900:	425b      	neglt	r3, r3
 800b902:	f042 0202 	orrlt.w	r2, r2, #2
 800b906:	9307      	strge	r3, [sp, #28]
 800b908:	9307      	strlt	r3, [sp, #28]
 800b90a:	bfb8      	it	lt
 800b90c:	9204      	strlt	r2, [sp, #16]
 800b90e:	7823      	ldrb	r3, [r4, #0]
 800b910:	2b2e      	cmp	r3, #46	@ 0x2e
 800b912:	d10a      	bne.n	800b92a <_vfiprintf_r+0x156>
 800b914:	7863      	ldrb	r3, [r4, #1]
 800b916:	2b2a      	cmp	r3, #42	@ 0x2a
 800b918:	d132      	bne.n	800b980 <_vfiprintf_r+0x1ac>
 800b91a:	9b03      	ldr	r3, [sp, #12]
 800b91c:	1d1a      	adds	r2, r3, #4
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	9203      	str	r2, [sp, #12]
 800b922:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b926:	3402      	adds	r4, #2
 800b928:	9305      	str	r3, [sp, #20]
 800b92a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ba00 <_vfiprintf_r+0x22c>
 800b92e:	7821      	ldrb	r1, [r4, #0]
 800b930:	2203      	movs	r2, #3
 800b932:	4650      	mov	r0, sl
 800b934:	f7f4 fcd4 	bl	80002e0 <memchr>
 800b938:	b138      	cbz	r0, 800b94a <_vfiprintf_r+0x176>
 800b93a:	9b04      	ldr	r3, [sp, #16]
 800b93c:	eba0 000a 	sub.w	r0, r0, sl
 800b940:	2240      	movs	r2, #64	@ 0x40
 800b942:	4082      	lsls	r2, r0
 800b944:	4313      	orrs	r3, r2
 800b946:	3401      	adds	r4, #1
 800b948:	9304      	str	r3, [sp, #16]
 800b94a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b94e:	4829      	ldr	r0, [pc, #164]	@ (800b9f4 <_vfiprintf_r+0x220>)
 800b950:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b954:	2206      	movs	r2, #6
 800b956:	f7f4 fcc3 	bl	80002e0 <memchr>
 800b95a:	2800      	cmp	r0, #0
 800b95c:	d03f      	beq.n	800b9de <_vfiprintf_r+0x20a>
 800b95e:	4b26      	ldr	r3, [pc, #152]	@ (800b9f8 <_vfiprintf_r+0x224>)
 800b960:	bb1b      	cbnz	r3, 800b9aa <_vfiprintf_r+0x1d6>
 800b962:	9b03      	ldr	r3, [sp, #12]
 800b964:	3307      	adds	r3, #7
 800b966:	f023 0307 	bic.w	r3, r3, #7
 800b96a:	3308      	adds	r3, #8
 800b96c:	9303      	str	r3, [sp, #12]
 800b96e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b970:	443b      	add	r3, r7
 800b972:	9309      	str	r3, [sp, #36]	@ 0x24
 800b974:	e76a      	b.n	800b84c <_vfiprintf_r+0x78>
 800b976:	fb0c 3202 	mla	r2, ip, r2, r3
 800b97a:	460c      	mov	r4, r1
 800b97c:	2001      	movs	r0, #1
 800b97e:	e7a8      	b.n	800b8d2 <_vfiprintf_r+0xfe>
 800b980:	2300      	movs	r3, #0
 800b982:	3401      	adds	r4, #1
 800b984:	9305      	str	r3, [sp, #20]
 800b986:	4619      	mov	r1, r3
 800b988:	f04f 0c0a 	mov.w	ip, #10
 800b98c:	4620      	mov	r0, r4
 800b98e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b992:	3a30      	subs	r2, #48	@ 0x30
 800b994:	2a09      	cmp	r2, #9
 800b996:	d903      	bls.n	800b9a0 <_vfiprintf_r+0x1cc>
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d0c6      	beq.n	800b92a <_vfiprintf_r+0x156>
 800b99c:	9105      	str	r1, [sp, #20]
 800b99e:	e7c4      	b.n	800b92a <_vfiprintf_r+0x156>
 800b9a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9a4:	4604      	mov	r4, r0
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	e7f0      	b.n	800b98c <_vfiprintf_r+0x1b8>
 800b9aa:	ab03      	add	r3, sp, #12
 800b9ac:	9300      	str	r3, [sp, #0]
 800b9ae:	462a      	mov	r2, r5
 800b9b0:	4b12      	ldr	r3, [pc, #72]	@ (800b9fc <_vfiprintf_r+0x228>)
 800b9b2:	a904      	add	r1, sp, #16
 800b9b4:	4630      	mov	r0, r6
 800b9b6:	f7fd ff37 	bl	8009828 <_printf_float>
 800b9ba:	4607      	mov	r7, r0
 800b9bc:	1c78      	adds	r0, r7, #1
 800b9be:	d1d6      	bne.n	800b96e <_vfiprintf_r+0x19a>
 800b9c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b9c2:	07d9      	lsls	r1, r3, #31
 800b9c4:	d405      	bmi.n	800b9d2 <_vfiprintf_r+0x1fe>
 800b9c6:	89ab      	ldrh	r3, [r5, #12]
 800b9c8:	059a      	lsls	r2, r3, #22
 800b9ca:	d402      	bmi.n	800b9d2 <_vfiprintf_r+0x1fe>
 800b9cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b9ce:	f7fe fc67 	bl	800a2a0 <__retarget_lock_release_recursive>
 800b9d2:	89ab      	ldrh	r3, [r5, #12]
 800b9d4:	065b      	lsls	r3, r3, #25
 800b9d6:	f53f af1f 	bmi.w	800b818 <_vfiprintf_r+0x44>
 800b9da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b9dc:	e71e      	b.n	800b81c <_vfiprintf_r+0x48>
 800b9de:	ab03      	add	r3, sp, #12
 800b9e0:	9300      	str	r3, [sp, #0]
 800b9e2:	462a      	mov	r2, r5
 800b9e4:	4b05      	ldr	r3, [pc, #20]	@ (800b9fc <_vfiprintf_r+0x228>)
 800b9e6:	a904      	add	r1, sp, #16
 800b9e8:	4630      	mov	r0, r6
 800b9ea:	f7fe f9a5 	bl	8009d38 <_printf_i>
 800b9ee:	e7e4      	b.n	800b9ba <_vfiprintf_r+0x1e6>
 800b9f0:	0800c6ca 	.word	0x0800c6ca
 800b9f4:	0800c6d4 	.word	0x0800c6d4
 800b9f8:	08009829 	.word	0x08009829
 800b9fc:	0800b7af 	.word	0x0800b7af
 800ba00:	0800c6d0 	.word	0x0800c6d0

0800ba04 <__sflush_r>:
 800ba04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba0c:	0716      	lsls	r6, r2, #28
 800ba0e:	4605      	mov	r5, r0
 800ba10:	460c      	mov	r4, r1
 800ba12:	d454      	bmi.n	800babe <__sflush_r+0xba>
 800ba14:	684b      	ldr	r3, [r1, #4]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	dc02      	bgt.n	800ba20 <__sflush_r+0x1c>
 800ba1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	dd48      	ble.n	800bab2 <__sflush_r+0xae>
 800ba20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba22:	2e00      	cmp	r6, #0
 800ba24:	d045      	beq.n	800bab2 <__sflush_r+0xae>
 800ba26:	2300      	movs	r3, #0
 800ba28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ba2c:	682f      	ldr	r7, [r5, #0]
 800ba2e:	6a21      	ldr	r1, [r4, #32]
 800ba30:	602b      	str	r3, [r5, #0]
 800ba32:	d030      	beq.n	800ba96 <__sflush_r+0x92>
 800ba34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ba36:	89a3      	ldrh	r3, [r4, #12]
 800ba38:	0759      	lsls	r1, r3, #29
 800ba3a:	d505      	bpl.n	800ba48 <__sflush_r+0x44>
 800ba3c:	6863      	ldr	r3, [r4, #4]
 800ba3e:	1ad2      	subs	r2, r2, r3
 800ba40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ba42:	b10b      	cbz	r3, 800ba48 <__sflush_r+0x44>
 800ba44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ba46:	1ad2      	subs	r2, r2, r3
 800ba48:	2300      	movs	r3, #0
 800ba4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba4c:	6a21      	ldr	r1, [r4, #32]
 800ba4e:	4628      	mov	r0, r5
 800ba50:	47b0      	blx	r6
 800ba52:	1c43      	adds	r3, r0, #1
 800ba54:	89a3      	ldrh	r3, [r4, #12]
 800ba56:	d106      	bne.n	800ba66 <__sflush_r+0x62>
 800ba58:	6829      	ldr	r1, [r5, #0]
 800ba5a:	291d      	cmp	r1, #29
 800ba5c:	d82b      	bhi.n	800bab6 <__sflush_r+0xb2>
 800ba5e:	4a2a      	ldr	r2, [pc, #168]	@ (800bb08 <__sflush_r+0x104>)
 800ba60:	40ca      	lsrs	r2, r1
 800ba62:	07d6      	lsls	r6, r2, #31
 800ba64:	d527      	bpl.n	800bab6 <__sflush_r+0xb2>
 800ba66:	2200      	movs	r2, #0
 800ba68:	6062      	str	r2, [r4, #4]
 800ba6a:	04d9      	lsls	r1, r3, #19
 800ba6c:	6922      	ldr	r2, [r4, #16]
 800ba6e:	6022      	str	r2, [r4, #0]
 800ba70:	d504      	bpl.n	800ba7c <__sflush_r+0x78>
 800ba72:	1c42      	adds	r2, r0, #1
 800ba74:	d101      	bne.n	800ba7a <__sflush_r+0x76>
 800ba76:	682b      	ldr	r3, [r5, #0]
 800ba78:	b903      	cbnz	r3, 800ba7c <__sflush_r+0x78>
 800ba7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ba7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba7e:	602f      	str	r7, [r5, #0]
 800ba80:	b1b9      	cbz	r1, 800bab2 <__sflush_r+0xae>
 800ba82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba86:	4299      	cmp	r1, r3
 800ba88:	d002      	beq.n	800ba90 <__sflush_r+0x8c>
 800ba8a:	4628      	mov	r0, r5
 800ba8c:	f7ff f9fe 	bl	800ae8c <_free_r>
 800ba90:	2300      	movs	r3, #0
 800ba92:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba94:	e00d      	b.n	800bab2 <__sflush_r+0xae>
 800ba96:	2301      	movs	r3, #1
 800ba98:	4628      	mov	r0, r5
 800ba9a:	47b0      	blx	r6
 800ba9c:	4602      	mov	r2, r0
 800ba9e:	1c50      	adds	r0, r2, #1
 800baa0:	d1c9      	bne.n	800ba36 <__sflush_r+0x32>
 800baa2:	682b      	ldr	r3, [r5, #0]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d0c6      	beq.n	800ba36 <__sflush_r+0x32>
 800baa8:	2b1d      	cmp	r3, #29
 800baaa:	d001      	beq.n	800bab0 <__sflush_r+0xac>
 800baac:	2b16      	cmp	r3, #22
 800baae:	d11e      	bne.n	800baee <__sflush_r+0xea>
 800bab0:	602f      	str	r7, [r5, #0]
 800bab2:	2000      	movs	r0, #0
 800bab4:	e022      	b.n	800bafc <__sflush_r+0xf8>
 800bab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800baba:	b21b      	sxth	r3, r3
 800babc:	e01b      	b.n	800baf6 <__sflush_r+0xf2>
 800babe:	690f      	ldr	r7, [r1, #16]
 800bac0:	2f00      	cmp	r7, #0
 800bac2:	d0f6      	beq.n	800bab2 <__sflush_r+0xae>
 800bac4:	0793      	lsls	r3, r2, #30
 800bac6:	680e      	ldr	r6, [r1, #0]
 800bac8:	bf08      	it	eq
 800baca:	694b      	ldreq	r3, [r1, #20]
 800bacc:	600f      	str	r7, [r1, #0]
 800bace:	bf18      	it	ne
 800bad0:	2300      	movne	r3, #0
 800bad2:	eba6 0807 	sub.w	r8, r6, r7
 800bad6:	608b      	str	r3, [r1, #8]
 800bad8:	f1b8 0f00 	cmp.w	r8, #0
 800badc:	dde9      	ble.n	800bab2 <__sflush_r+0xae>
 800bade:	6a21      	ldr	r1, [r4, #32]
 800bae0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bae2:	4643      	mov	r3, r8
 800bae4:	463a      	mov	r2, r7
 800bae6:	4628      	mov	r0, r5
 800bae8:	47b0      	blx	r6
 800baea:	2800      	cmp	r0, #0
 800baec:	dc08      	bgt.n	800bb00 <__sflush_r+0xfc>
 800baee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800baf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800baf6:	81a3      	strh	r3, [r4, #12]
 800baf8:	f04f 30ff 	mov.w	r0, #4294967295
 800bafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb00:	4407      	add	r7, r0
 800bb02:	eba8 0800 	sub.w	r8, r8, r0
 800bb06:	e7e7      	b.n	800bad8 <__sflush_r+0xd4>
 800bb08:	20400001 	.word	0x20400001

0800bb0c <_fflush_r>:
 800bb0c:	b538      	push	{r3, r4, r5, lr}
 800bb0e:	690b      	ldr	r3, [r1, #16]
 800bb10:	4605      	mov	r5, r0
 800bb12:	460c      	mov	r4, r1
 800bb14:	b913      	cbnz	r3, 800bb1c <_fflush_r+0x10>
 800bb16:	2500      	movs	r5, #0
 800bb18:	4628      	mov	r0, r5
 800bb1a:	bd38      	pop	{r3, r4, r5, pc}
 800bb1c:	b118      	cbz	r0, 800bb26 <_fflush_r+0x1a>
 800bb1e:	6a03      	ldr	r3, [r0, #32]
 800bb20:	b90b      	cbnz	r3, 800bb26 <_fflush_r+0x1a>
 800bb22:	f7fe fab3 	bl	800a08c <__sinit>
 800bb26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d0f3      	beq.n	800bb16 <_fflush_r+0xa>
 800bb2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bb30:	07d0      	lsls	r0, r2, #31
 800bb32:	d404      	bmi.n	800bb3e <_fflush_r+0x32>
 800bb34:	0599      	lsls	r1, r3, #22
 800bb36:	d402      	bmi.n	800bb3e <_fflush_r+0x32>
 800bb38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb3a:	f7fe fbb0 	bl	800a29e <__retarget_lock_acquire_recursive>
 800bb3e:	4628      	mov	r0, r5
 800bb40:	4621      	mov	r1, r4
 800bb42:	f7ff ff5f 	bl	800ba04 <__sflush_r>
 800bb46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb48:	07da      	lsls	r2, r3, #31
 800bb4a:	4605      	mov	r5, r0
 800bb4c:	d4e4      	bmi.n	800bb18 <_fflush_r+0xc>
 800bb4e:	89a3      	ldrh	r3, [r4, #12]
 800bb50:	059b      	lsls	r3, r3, #22
 800bb52:	d4e1      	bmi.n	800bb18 <_fflush_r+0xc>
 800bb54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb56:	f7fe fba3 	bl	800a2a0 <__retarget_lock_release_recursive>
 800bb5a:	e7dd      	b.n	800bb18 <_fflush_r+0xc>

0800bb5c <__swbuf_r>:
 800bb5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb5e:	460e      	mov	r6, r1
 800bb60:	4614      	mov	r4, r2
 800bb62:	4605      	mov	r5, r0
 800bb64:	b118      	cbz	r0, 800bb6e <__swbuf_r+0x12>
 800bb66:	6a03      	ldr	r3, [r0, #32]
 800bb68:	b90b      	cbnz	r3, 800bb6e <__swbuf_r+0x12>
 800bb6a:	f7fe fa8f 	bl	800a08c <__sinit>
 800bb6e:	69a3      	ldr	r3, [r4, #24]
 800bb70:	60a3      	str	r3, [r4, #8]
 800bb72:	89a3      	ldrh	r3, [r4, #12]
 800bb74:	071a      	lsls	r2, r3, #28
 800bb76:	d501      	bpl.n	800bb7c <__swbuf_r+0x20>
 800bb78:	6923      	ldr	r3, [r4, #16]
 800bb7a:	b943      	cbnz	r3, 800bb8e <__swbuf_r+0x32>
 800bb7c:	4621      	mov	r1, r4
 800bb7e:	4628      	mov	r0, r5
 800bb80:	f000 f82a 	bl	800bbd8 <__swsetup_r>
 800bb84:	b118      	cbz	r0, 800bb8e <__swbuf_r+0x32>
 800bb86:	f04f 37ff 	mov.w	r7, #4294967295
 800bb8a:	4638      	mov	r0, r7
 800bb8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb8e:	6823      	ldr	r3, [r4, #0]
 800bb90:	6922      	ldr	r2, [r4, #16]
 800bb92:	1a98      	subs	r0, r3, r2
 800bb94:	6963      	ldr	r3, [r4, #20]
 800bb96:	b2f6      	uxtb	r6, r6
 800bb98:	4283      	cmp	r3, r0
 800bb9a:	4637      	mov	r7, r6
 800bb9c:	dc05      	bgt.n	800bbaa <__swbuf_r+0x4e>
 800bb9e:	4621      	mov	r1, r4
 800bba0:	4628      	mov	r0, r5
 800bba2:	f7ff ffb3 	bl	800bb0c <_fflush_r>
 800bba6:	2800      	cmp	r0, #0
 800bba8:	d1ed      	bne.n	800bb86 <__swbuf_r+0x2a>
 800bbaa:	68a3      	ldr	r3, [r4, #8]
 800bbac:	3b01      	subs	r3, #1
 800bbae:	60a3      	str	r3, [r4, #8]
 800bbb0:	6823      	ldr	r3, [r4, #0]
 800bbb2:	1c5a      	adds	r2, r3, #1
 800bbb4:	6022      	str	r2, [r4, #0]
 800bbb6:	701e      	strb	r6, [r3, #0]
 800bbb8:	6962      	ldr	r2, [r4, #20]
 800bbba:	1c43      	adds	r3, r0, #1
 800bbbc:	429a      	cmp	r2, r3
 800bbbe:	d004      	beq.n	800bbca <__swbuf_r+0x6e>
 800bbc0:	89a3      	ldrh	r3, [r4, #12]
 800bbc2:	07db      	lsls	r3, r3, #31
 800bbc4:	d5e1      	bpl.n	800bb8a <__swbuf_r+0x2e>
 800bbc6:	2e0a      	cmp	r6, #10
 800bbc8:	d1df      	bne.n	800bb8a <__swbuf_r+0x2e>
 800bbca:	4621      	mov	r1, r4
 800bbcc:	4628      	mov	r0, r5
 800bbce:	f7ff ff9d 	bl	800bb0c <_fflush_r>
 800bbd2:	2800      	cmp	r0, #0
 800bbd4:	d0d9      	beq.n	800bb8a <__swbuf_r+0x2e>
 800bbd6:	e7d6      	b.n	800bb86 <__swbuf_r+0x2a>

0800bbd8 <__swsetup_r>:
 800bbd8:	b538      	push	{r3, r4, r5, lr}
 800bbda:	4b29      	ldr	r3, [pc, #164]	@ (800bc80 <__swsetup_r+0xa8>)
 800bbdc:	4605      	mov	r5, r0
 800bbde:	6818      	ldr	r0, [r3, #0]
 800bbe0:	460c      	mov	r4, r1
 800bbe2:	b118      	cbz	r0, 800bbec <__swsetup_r+0x14>
 800bbe4:	6a03      	ldr	r3, [r0, #32]
 800bbe6:	b90b      	cbnz	r3, 800bbec <__swsetup_r+0x14>
 800bbe8:	f7fe fa50 	bl	800a08c <__sinit>
 800bbec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbf0:	0719      	lsls	r1, r3, #28
 800bbf2:	d422      	bmi.n	800bc3a <__swsetup_r+0x62>
 800bbf4:	06da      	lsls	r2, r3, #27
 800bbf6:	d407      	bmi.n	800bc08 <__swsetup_r+0x30>
 800bbf8:	2209      	movs	r2, #9
 800bbfa:	602a      	str	r2, [r5, #0]
 800bbfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc00:	81a3      	strh	r3, [r4, #12]
 800bc02:	f04f 30ff 	mov.w	r0, #4294967295
 800bc06:	e033      	b.n	800bc70 <__swsetup_r+0x98>
 800bc08:	0758      	lsls	r0, r3, #29
 800bc0a:	d512      	bpl.n	800bc32 <__swsetup_r+0x5a>
 800bc0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc0e:	b141      	cbz	r1, 800bc22 <__swsetup_r+0x4a>
 800bc10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc14:	4299      	cmp	r1, r3
 800bc16:	d002      	beq.n	800bc1e <__swsetup_r+0x46>
 800bc18:	4628      	mov	r0, r5
 800bc1a:	f7ff f937 	bl	800ae8c <_free_r>
 800bc1e:	2300      	movs	r3, #0
 800bc20:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc22:	89a3      	ldrh	r3, [r4, #12]
 800bc24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bc28:	81a3      	strh	r3, [r4, #12]
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	6063      	str	r3, [r4, #4]
 800bc2e:	6923      	ldr	r3, [r4, #16]
 800bc30:	6023      	str	r3, [r4, #0]
 800bc32:	89a3      	ldrh	r3, [r4, #12]
 800bc34:	f043 0308 	orr.w	r3, r3, #8
 800bc38:	81a3      	strh	r3, [r4, #12]
 800bc3a:	6923      	ldr	r3, [r4, #16]
 800bc3c:	b94b      	cbnz	r3, 800bc52 <__swsetup_r+0x7a>
 800bc3e:	89a3      	ldrh	r3, [r4, #12]
 800bc40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bc44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc48:	d003      	beq.n	800bc52 <__swsetup_r+0x7a>
 800bc4a:	4621      	mov	r1, r4
 800bc4c:	4628      	mov	r0, r5
 800bc4e:	f000 f8b3 	bl	800bdb8 <__smakebuf_r>
 800bc52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc56:	f013 0201 	ands.w	r2, r3, #1
 800bc5a:	d00a      	beq.n	800bc72 <__swsetup_r+0x9a>
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	60a2      	str	r2, [r4, #8]
 800bc60:	6962      	ldr	r2, [r4, #20]
 800bc62:	4252      	negs	r2, r2
 800bc64:	61a2      	str	r2, [r4, #24]
 800bc66:	6922      	ldr	r2, [r4, #16]
 800bc68:	b942      	cbnz	r2, 800bc7c <__swsetup_r+0xa4>
 800bc6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bc6e:	d1c5      	bne.n	800bbfc <__swsetup_r+0x24>
 800bc70:	bd38      	pop	{r3, r4, r5, pc}
 800bc72:	0799      	lsls	r1, r3, #30
 800bc74:	bf58      	it	pl
 800bc76:	6962      	ldrpl	r2, [r4, #20]
 800bc78:	60a2      	str	r2, [r4, #8]
 800bc7a:	e7f4      	b.n	800bc66 <__swsetup_r+0x8e>
 800bc7c:	2000      	movs	r0, #0
 800bc7e:	e7f7      	b.n	800bc70 <__swsetup_r+0x98>
 800bc80:	240001ac 	.word	0x240001ac

0800bc84 <_sbrk_r>:
 800bc84:	b538      	push	{r3, r4, r5, lr}
 800bc86:	4d06      	ldr	r5, [pc, #24]	@ (800bca0 <_sbrk_r+0x1c>)
 800bc88:	2300      	movs	r3, #0
 800bc8a:	4604      	mov	r4, r0
 800bc8c:	4608      	mov	r0, r1
 800bc8e:	602b      	str	r3, [r5, #0]
 800bc90:	f7f6 faf8 	bl	8002284 <_sbrk>
 800bc94:	1c43      	adds	r3, r0, #1
 800bc96:	d102      	bne.n	800bc9e <_sbrk_r+0x1a>
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	b103      	cbz	r3, 800bc9e <_sbrk_r+0x1a>
 800bc9c:	6023      	str	r3, [r4, #0]
 800bc9e:	bd38      	pop	{r3, r4, r5, pc}
 800bca0:	2400079c 	.word	0x2400079c

0800bca4 <__assert_func>:
 800bca4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bca6:	4614      	mov	r4, r2
 800bca8:	461a      	mov	r2, r3
 800bcaa:	4b09      	ldr	r3, [pc, #36]	@ (800bcd0 <__assert_func+0x2c>)
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	4605      	mov	r5, r0
 800bcb0:	68d8      	ldr	r0, [r3, #12]
 800bcb2:	b14c      	cbz	r4, 800bcc8 <__assert_func+0x24>
 800bcb4:	4b07      	ldr	r3, [pc, #28]	@ (800bcd4 <__assert_func+0x30>)
 800bcb6:	9100      	str	r1, [sp, #0]
 800bcb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcbc:	4906      	ldr	r1, [pc, #24]	@ (800bcd8 <__assert_func+0x34>)
 800bcbe:	462b      	mov	r3, r5
 800bcc0:	f000 f842 	bl	800bd48 <fiprintf>
 800bcc4:	f000 f8d6 	bl	800be74 <abort>
 800bcc8:	4b04      	ldr	r3, [pc, #16]	@ (800bcdc <__assert_func+0x38>)
 800bcca:	461c      	mov	r4, r3
 800bccc:	e7f3      	b.n	800bcb6 <__assert_func+0x12>
 800bcce:	bf00      	nop
 800bcd0:	240001ac 	.word	0x240001ac
 800bcd4:	0800c6e5 	.word	0x0800c6e5
 800bcd8:	0800c6f2 	.word	0x0800c6f2
 800bcdc:	0800c720 	.word	0x0800c720

0800bce0 <_calloc_r>:
 800bce0:	b570      	push	{r4, r5, r6, lr}
 800bce2:	fba1 5402 	umull	r5, r4, r1, r2
 800bce6:	b934      	cbnz	r4, 800bcf6 <_calloc_r+0x16>
 800bce8:	4629      	mov	r1, r5
 800bcea:	f7ff f943 	bl	800af74 <_malloc_r>
 800bcee:	4606      	mov	r6, r0
 800bcf0:	b928      	cbnz	r0, 800bcfe <_calloc_r+0x1e>
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	bd70      	pop	{r4, r5, r6, pc}
 800bcf6:	220c      	movs	r2, #12
 800bcf8:	6002      	str	r2, [r0, #0]
 800bcfa:	2600      	movs	r6, #0
 800bcfc:	e7f9      	b.n	800bcf2 <_calloc_r+0x12>
 800bcfe:	462a      	mov	r2, r5
 800bd00:	4621      	mov	r1, r4
 800bd02:	f7fe fa4e 	bl	800a1a2 <memset>
 800bd06:	e7f4      	b.n	800bcf2 <_calloc_r+0x12>

0800bd08 <__ascii_mbtowc>:
 800bd08:	b082      	sub	sp, #8
 800bd0a:	b901      	cbnz	r1, 800bd0e <__ascii_mbtowc+0x6>
 800bd0c:	a901      	add	r1, sp, #4
 800bd0e:	b142      	cbz	r2, 800bd22 <__ascii_mbtowc+0x1a>
 800bd10:	b14b      	cbz	r3, 800bd26 <__ascii_mbtowc+0x1e>
 800bd12:	7813      	ldrb	r3, [r2, #0]
 800bd14:	600b      	str	r3, [r1, #0]
 800bd16:	7812      	ldrb	r2, [r2, #0]
 800bd18:	1e10      	subs	r0, r2, #0
 800bd1a:	bf18      	it	ne
 800bd1c:	2001      	movne	r0, #1
 800bd1e:	b002      	add	sp, #8
 800bd20:	4770      	bx	lr
 800bd22:	4610      	mov	r0, r2
 800bd24:	e7fb      	b.n	800bd1e <__ascii_mbtowc+0x16>
 800bd26:	f06f 0001 	mvn.w	r0, #1
 800bd2a:	e7f8      	b.n	800bd1e <__ascii_mbtowc+0x16>

0800bd2c <__ascii_wctomb>:
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	4608      	mov	r0, r1
 800bd30:	b141      	cbz	r1, 800bd44 <__ascii_wctomb+0x18>
 800bd32:	2aff      	cmp	r2, #255	@ 0xff
 800bd34:	d904      	bls.n	800bd40 <__ascii_wctomb+0x14>
 800bd36:	228a      	movs	r2, #138	@ 0x8a
 800bd38:	601a      	str	r2, [r3, #0]
 800bd3a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd3e:	4770      	bx	lr
 800bd40:	700a      	strb	r2, [r1, #0]
 800bd42:	2001      	movs	r0, #1
 800bd44:	4770      	bx	lr
	...

0800bd48 <fiprintf>:
 800bd48:	b40e      	push	{r1, r2, r3}
 800bd4a:	b503      	push	{r0, r1, lr}
 800bd4c:	4601      	mov	r1, r0
 800bd4e:	ab03      	add	r3, sp, #12
 800bd50:	4805      	ldr	r0, [pc, #20]	@ (800bd68 <fiprintf+0x20>)
 800bd52:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd56:	6800      	ldr	r0, [r0, #0]
 800bd58:	9301      	str	r3, [sp, #4]
 800bd5a:	f7ff fd3b 	bl	800b7d4 <_vfiprintf_r>
 800bd5e:	b002      	add	sp, #8
 800bd60:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd64:	b003      	add	sp, #12
 800bd66:	4770      	bx	lr
 800bd68:	240001ac 	.word	0x240001ac

0800bd6c <__swhatbuf_r>:
 800bd6c:	b570      	push	{r4, r5, r6, lr}
 800bd6e:	460c      	mov	r4, r1
 800bd70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd74:	2900      	cmp	r1, #0
 800bd76:	b096      	sub	sp, #88	@ 0x58
 800bd78:	4615      	mov	r5, r2
 800bd7a:	461e      	mov	r6, r3
 800bd7c:	da0d      	bge.n	800bd9a <__swhatbuf_r+0x2e>
 800bd7e:	89a3      	ldrh	r3, [r4, #12]
 800bd80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bd84:	f04f 0100 	mov.w	r1, #0
 800bd88:	bf14      	ite	ne
 800bd8a:	2340      	movne	r3, #64	@ 0x40
 800bd8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bd90:	2000      	movs	r0, #0
 800bd92:	6031      	str	r1, [r6, #0]
 800bd94:	602b      	str	r3, [r5, #0]
 800bd96:	b016      	add	sp, #88	@ 0x58
 800bd98:	bd70      	pop	{r4, r5, r6, pc}
 800bd9a:	466a      	mov	r2, sp
 800bd9c:	f000 f848 	bl	800be30 <_fstat_r>
 800bda0:	2800      	cmp	r0, #0
 800bda2:	dbec      	blt.n	800bd7e <__swhatbuf_r+0x12>
 800bda4:	9901      	ldr	r1, [sp, #4]
 800bda6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bdaa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bdae:	4259      	negs	r1, r3
 800bdb0:	4159      	adcs	r1, r3
 800bdb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bdb6:	e7eb      	b.n	800bd90 <__swhatbuf_r+0x24>

0800bdb8 <__smakebuf_r>:
 800bdb8:	898b      	ldrh	r3, [r1, #12]
 800bdba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdbc:	079d      	lsls	r5, r3, #30
 800bdbe:	4606      	mov	r6, r0
 800bdc0:	460c      	mov	r4, r1
 800bdc2:	d507      	bpl.n	800bdd4 <__smakebuf_r+0x1c>
 800bdc4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bdc8:	6023      	str	r3, [r4, #0]
 800bdca:	6123      	str	r3, [r4, #16]
 800bdcc:	2301      	movs	r3, #1
 800bdce:	6163      	str	r3, [r4, #20]
 800bdd0:	b003      	add	sp, #12
 800bdd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdd4:	ab01      	add	r3, sp, #4
 800bdd6:	466a      	mov	r2, sp
 800bdd8:	f7ff ffc8 	bl	800bd6c <__swhatbuf_r>
 800bddc:	9f00      	ldr	r7, [sp, #0]
 800bdde:	4605      	mov	r5, r0
 800bde0:	4639      	mov	r1, r7
 800bde2:	4630      	mov	r0, r6
 800bde4:	f7ff f8c6 	bl	800af74 <_malloc_r>
 800bde8:	b948      	cbnz	r0, 800bdfe <__smakebuf_r+0x46>
 800bdea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdee:	059a      	lsls	r2, r3, #22
 800bdf0:	d4ee      	bmi.n	800bdd0 <__smakebuf_r+0x18>
 800bdf2:	f023 0303 	bic.w	r3, r3, #3
 800bdf6:	f043 0302 	orr.w	r3, r3, #2
 800bdfa:	81a3      	strh	r3, [r4, #12]
 800bdfc:	e7e2      	b.n	800bdc4 <__smakebuf_r+0xc>
 800bdfe:	89a3      	ldrh	r3, [r4, #12]
 800be00:	6020      	str	r0, [r4, #0]
 800be02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be06:	81a3      	strh	r3, [r4, #12]
 800be08:	9b01      	ldr	r3, [sp, #4]
 800be0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800be0e:	b15b      	cbz	r3, 800be28 <__smakebuf_r+0x70>
 800be10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be14:	4630      	mov	r0, r6
 800be16:	f000 f81d 	bl	800be54 <_isatty_r>
 800be1a:	b128      	cbz	r0, 800be28 <__smakebuf_r+0x70>
 800be1c:	89a3      	ldrh	r3, [r4, #12]
 800be1e:	f023 0303 	bic.w	r3, r3, #3
 800be22:	f043 0301 	orr.w	r3, r3, #1
 800be26:	81a3      	strh	r3, [r4, #12]
 800be28:	89a3      	ldrh	r3, [r4, #12]
 800be2a:	431d      	orrs	r5, r3
 800be2c:	81a5      	strh	r5, [r4, #12]
 800be2e:	e7cf      	b.n	800bdd0 <__smakebuf_r+0x18>

0800be30 <_fstat_r>:
 800be30:	b538      	push	{r3, r4, r5, lr}
 800be32:	4d07      	ldr	r5, [pc, #28]	@ (800be50 <_fstat_r+0x20>)
 800be34:	2300      	movs	r3, #0
 800be36:	4604      	mov	r4, r0
 800be38:	4608      	mov	r0, r1
 800be3a:	4611      	mov	r1, r2
 800be3c:	602b      	str	r3, [r5, #0]
 800be3e:	f7f6 f9f9 	bl	8002234 <_fstat>
 800be42:	1c43      	adds	r3, r0, #1
 800be44:	d102      	bne.n	800be4c <_fstat_r+0x1c>
 800be46:	682b      	ldr	r3, [r5, #0]
 800be48:	b103      	cbz	r3, 800be4c <_fstat_r+0x1c>
 800be4a:	6023      	str	r3, [r4, #0]
 800be4c:	bd38      	pop	{r3, r4, r5, pc}
 800be4e:	bf00      	nop
 800be50:	2400079c 	.word	0x2400079c

0800be54 <_isatty_r>:
 800be54:	b538      	push	{r3, r4, r5, lr}
 800be56:	4d06      	ldr	r5, [pc, #24]	@ (800be70 <_isatty_r+0x1c>)
 800be58:	2300      	movs	r3, #0
 800be5a:	4604      	mov	r4, r0
 800be5c:	4608      	mov	r0, r1
 800be5e:	602b      	str	r3, [r5, #0]
 800be60:	f7f6 f9f8 	bl	8002254 <_isatty>
 800be64:	1c43      	adds	r3, r0, #1
 800be66:	d102      	bne.n	800be6e <_isatty_r+0x1a>
 800be68:	682b      	ldr	r3, [r5, #0]
 800be6a:	b103      	cbz	r3, 800be6e <_isatty_r+0x1a>
 800be6c:	6023      	str	r3, [r4, #0]
 800be6e:	bd38      	pop	{r3, r4, r5, pc}
 800be70:	2400079c 	.word	0x2400079c

0800be74 <abort>:
 800be74:	b508      	push	{r3, lr}
 800be76:	2006      	movs	r0, #6
 800be78:	f000 f82c 	bl	800bed4 <raise>
 800be7c:	2001      	movs	r0, #1
 800be7e:	f7f6 f989 	bl	8002194 <_exit>

0800be82 <_raise_r>:
 800be82:	291f      	cmp	r1, #31
 800be84:	b538      	push	{r3, r4, r5, lr}
 800be86:	4605      	mov	r5, r0
 800be88:	460c      	mov	r4, r1
 800be8a:	d904      	bls.n	800be96 <_raise_r+0x14>
 800be8c:	2316      	movs	r3, #22
 800be8e:	6003      	str	r3, [r0, #0]
 800be90:	f04f 30ff 	mov.w	r0, #4294967295
 800be94:	bd38      	pop	{r3, r4, r5, pc}
 800be96:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be98:	b112      	cbz	r2, 800bea0 <_raise_r+0x1e>
 800be9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be9e:	b94b      	cbnz	r3, 800beb4 <_raise_r+0x32>
 800bea0:	4628      	mov	r0, r5
 800bea2:	f000 f831 	bl	800bf08 <_getpid_r>
 800bea6:	4622      	mov	r2, r4
 800bea8:	4601      	mov	r1, r0
 800beaa:	4628      	mov	r0, r5
 800beac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800beb0:	f000 b818 	b.w	800bee4 <_kill_r>
 800beb4:	2b01      	cmp	r3, #1
 800beb6:	d00a      	beq.n	800bece <_raise_r+0x4c>
 800beb8:	1c59      	adds	r1, r3, #1
 800beba:	d103      	bne.n	800bec4 <_raise_r+0x42>
 800bebc:	2316      	movs	r3, #22
 800bebe:	6003      	str	r3, [r0, #0]
 800bec0:	2001      	movs	r0, #1
 800bec2:	e7e7      	b.n	800be94 <_raise_r+0x12>
 800bec4:	2100      	movs	r1, #0
 800bec6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800beca:	4620      	mov	r0, r4
 800becc:	4798      	blx	r3
 800bece:	2000      	movs	r0, #0
 800bed0:	e7e0      	b.n	800be94 <_raise_r+0x12>
	...

0800bed4 <raise>:
 800bed4:	4b02      	ldr	r3, [pc, #8]	@ (800bee0 <raise+0xc>)
 800bed6:	4601      	mov	r1, r0
 800bed8:	6818      	ldr	r0, [r3, #0]
 800beda:	f7ff bfd2 	b.w	800be82 <_raise_r>
 800bede:	bf00      	nop
 800bee0:	240001ac 	.word	0x240001ac

0800bee4 <_kill_r>:
 800bee4:	b538      	push	{r3, r4, r5, lr}
 800bee6:	4d07      	ldr	r5, [pc, #28]	@ (800bf04 <_kill_r+0x20>)
 800bee8:	2300      	movs	r3, #0
 800beea:	4604      	mov	r4, r0
 800beec:	4608      	mov	r0, r1
 800beee:	4611      	mov	r1, r2
 800bef0:	602b      	str	r3, [r5, #0]
 800bef2:	f7f6 f93f 	bl	8002174 <_kill>
 800bef6:	1c43      	adds	r3, r0, #1
 800bef8:	d102      	bne.n	800bf00 <_kill_r+0x1c>
 800befa:	682b      	ldr	r3, [r5, #0]
 800befc:	b103      	cbz	r3, 800bf00 <_kill_r+0x1c>
 800befe:	6023      	str	r3, [r4, #0]
 800bf00:	bd38      	pop	{r3, r4, r5, pc}
 800bf02:	bf00      	nop
 800bf04:	2400079c 	.word	0x2400079c

0800bf08 <_getpid_r>:
 800bf08:	f7f6 b92c 	b.w	8002164 <_getpid>

0800bf0c <lroundf>:
 800bf0c:	ee10 1a10 	vmov	r1, s0
 800bf10:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800bf14:	2900      	cmp	r1, #0
 800bf16:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800bf1a:	bfac      	ite	ge
 800bf1c:	2001      	movge	r0, #1
 800bf1e:	f04f 30ff 	movlt.w	r0, #4294967295
 800bf22:	2a1e      	cmp	r2, #30
 800bf24:	dc1a      	bgt.n	800bf5c <lroundf+0x50>
 800bf26:	2a00      	cmp	r2, #0
 800bf28:	da03      	bge.n	800bf32 <lroundf+0x26>
 800bf2a:	3201      	adds	r2, #1
 800bf2c:	bf18      	it	ne
 800bf2e:	2000      	movne	r0, #0
 800bf30:	4770      	bx	lr
 800bf32:	2a16      	cmp	r2, #22
 800bf34:	bfd8      	it	le
 800bf36:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800bf3a:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800bf3e:	bfd8      	it	le
 800bf40:	4113      	asrle	r3, r2
 800bf42:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800bf46:	bfcd      	iteet	gt
 800bf48:	3b96      	subgt	r3, #150	@ 0x96
 800bf4a:	185b      	addle	r3, r3, r1
 800bf4c:	f1c2 0217 	rsble	r2, r2, #23
 800bf50:	fa01 f303 	lslgt.w	r3, r1, r3
 800bf54:	bfd8      	it	le
 800bf56:	40d3      	lsrle	r3, r2
 800bf58:	4358      	muls	r0, r3
 800bf5a:	4770      	bx	lr
 800bf5c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bf60:	ee17 0a90 	vmov	r0, s15
 800bf64:	4770      	bx	lr
	...

0800bf68 <_init>:
 800bf68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf6a:	bf00      	nop
 800bf6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf6e:	bc08      	pop	{r3}
 800bf70:	469e      	mov	lr, r3
 800bf72:	4770      	bx	lr

0800bf74 <_fini>:
 800bf74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf76:	bf00      	nop
 800bf78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf7a:	bc08      	pop	{r3}
 800bf7c:	469e      	mov	lr, r3
 800bf7e:	4770      	bx	lr
