#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdd889a30 .scope module, "top_test" "top_test" 2 1;
 .timescale 0 0;
v0x7fffdd908920_0 .var "clk", 0 0;
v0x7fffdd9089c0_0 .var "reset", 0 0;
S_0x7fffdd8b0730 .scope module, "a" "top" 2 6, 3 1 0, S_0x7fffdd889a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x7fffdd906ef0_0 .net "clk", 0 0, v0x7fffdd908920_0;  1 drivers
v0x7fffdd906fb0_0 .net "data", 31 0, v0x7fffdd902500_0;  1 drivers
v0x7fffdd9070c0_0 .net "dest_addr", 4 0, v0x7fffdd902360_0;  1 drivers
v0x7fffdd9071b0_0 .net "id_rr_func3", 2 0, v0x7fffdd9036f0_0;  1 drivers
v0x7fffdd9072c0_0 .net "id_rr_func7", 6 0, v0x7fffdd9037b0_0;  1 drivers
v0x7fffdd907420_0 .net "id_rr_immediate", 31 0, v0x7fffdd903890_0;  1 drivers
v0x7fffdd907530_0 .net "id_rr_opcode", 6 0, v0x7fffdd903b40_0;  1 drivers
v0x7fffdd907640_0 .net "id_rr_pc", 31 0, v0x7fffdd903d70_0;  1 drivers
v0x7fffdd907750_0 .net "id_rr_rd_number", 4 0, v0x7fffdd903f10_0;  1 drivers
v0x7fffdd907810_0 .net "id_rr_sr1_number", 4 0, v0x7fffdd904170_0;  1 drivers
v0x7fffdd9078d0_0 .net "id_rr_sr2_number", 4 0, v0x7fffdd904330_0;  1 drivers
v0x7fffdd907990_0 .net "if_id_instruction", 31 0, v0x7fffdd902ce0_0;  1 drivers
v0x7fffdd907aa0_0 .net "if_id_pc", 31 0, v0x7fffdd902e80_0;  1 drivers
v0x7fffdd907bb0_0 .net "reg_file_rr_a_val", 31 0, v0x7fffdd904ba0_0;  1 drivers
v0x7fffdd907cc0_0 .net "reg_file_rr_b_val", 31 0, v0x7fffdd904d60_0;  1 drivers
v0x7fffdd907dd0_0 .net "reset", 0 0, v0x7fffdd9089c0_0;  1 drivers
v0x7fffdd907f00_0 .net "rr_ex_func3", 2 0, v0x7fffdd905ea0_0;  1 drivers
v0x7fffdd9080d0_0 .net "rr_ex_func7", 6 0, v0x7fffdd906010_0;  1 drivers
v0x7fffdd9081e0_0 .net "rr_ex_immediate", 31 0, v0x7fffdd9061b0_0;  1 drivers
v0x7fffdd9082f0_0 .net "rr_ex_opcode", 6 0, v0x7fffdd9063e0_0;  1 drivers
v0x7fffdd908400_0 .net "rr_ex_pc", 31 0, v0x7fffdd906580_0;  1 drivers
v0x7fffdd908510_0 .net "rr_ex_rd_number", 4 0, v0x7fffdd906720_0;  1 drivers
v0x7fffdd908620_0 .net "rr_ex_rs1_val", 31 0, v0x7fffdd906a40_0;  1 drivers
v0x7fffdd908730_0 .net "rr_ex_rs2_val", 31 0, v0x7fffdd906bd0_0;  1 drivers
L_0x7f9eb3590018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdd908840_0 .net "write", 0 0, L_0x7f9eb3590018;  1 drivers
S_0x7fffdd8b08b0 .scope module, "ex" "ex" 3 53, 4 1 0, S_0x7fffdd8b0730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "pc"
    .port_info 3 /INPUT 32 "rs1_val"
    .port_info 4 /INPUT 32 "rs2_val"
    .port_info 5 /INPUT 5 "rd_number"
    .port_info 6 /INPUT 32 "immediate"
    .port_info 7 /INPUT 7 "func7"
    .port_info 8 /INPUT 3 "func3"
    .port_info 9 /INPUT 7 "opcode"
    .port_info 10 /OUTPUT 5 "rd_number_out"
    .port_info 11 /OUTPUT 32 "result_out"
P_0x7fffdd8e3a00 .param/l "ALU" 1 4 16, C4<0110011>;
P_0x7fffdd8e3a40 .param/l "ALUI" 1 4 17, C4<0010011>;
v0x7fffdd8dd640_0 .net *"_s1", 0 0, L_0x7fffdd908df0;  1 drivers
v0x7fffdd8a6c40_0 .net *"_s2", 19 0, L_0x7fffdd908e90;  1 drivers
v0x7fffdd8dbe90_0 .net *"_s5", 11 0, L_0x7fffdd9090d0;  1 drivers
v0x7fffdd8a6450_0 .net "clk", 0 0, v0x7fffdd908920_0;  alias, 1 drivers
v0x7fffdd901dd0_0 .net "func3", 2 0, v0x7fffdd905ea0_0;  alias, 1 drivers
v0x7fffdd901f00_0 .net "func7", 6 0, v0x7fffdd906010_0;  alias, 1 drivers
v0x7fffdd901fe0_0 .net "immediate", 31 0, v0x7fffdd9061b0_0;  alias, 1 drivers
v0x7fffdd9020c0_0 .net "opcode", 6 0, v0x7fffdd9063e0_0;  alias, 1 drivers
v0x7fffdd9021a0_0 .net "pc", 31 0, v0x7fffdd906580_0;  alias, 1 drivers
v0x7fffdd902280_0 .net "rd_number", 4 0, v0x7fffdd906720_0;  alias, 1 drivers
v0x7fffdd902360_0 .var "rd_number_out", 4 0;
v0x7fffdd902440_0 .net "reset", 0 0, v0x7fffdd9089c0_0;  alias, 1 drivers
v0x7fffdd902500_0 .var "result_out", 31 0;
v0x7fffdd9025e0_0 .net "rs1_val", 31 0, v0x7fffdd906a40_0;  alias, 1 drivers
v0x7fffdd9026c0_0 .net "rs2_val", 31 0, v0x7fffdd906bd0_0;  alias, 1 drivers
v0x7fffdd9027a0_0 .net "sign_extended", 31 0, L_0x7fffdd909170;  1 drivers
E_0x7fffdd8ac4c0 .event posedge, v0x7fffdd8a6450_0;
L_0x7fffdd908df0 .part v0x7fffdd9061b0_0, 11, 1;
LS_0x7fffdd908e90_0_0 .concat [ 1 1 1 1], L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0;
LS_0x7fffdd908e90_0_4 .concat [ 1 1 1 1], L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0;
LS_0x7fffdd908e90_0_8 .concat [ 1 1 1 1], L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0;
LS_0x7fffdd908e90_0_12 .concat [ 1 1 1 1], L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0;
LS_0x7fffdd908e90_0_16 .concat [ 1 1 1 1], L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0, L_0x7fffdd908df0;
LS_0x7fffdd908e90_1_0 .concat [ 4 4 4 4], LS_0x7fffdd908e90_0_0, LS_0x7fffdd908e90_0_4, LS_0x7fffdd908e90_0_8, LS_0x7fffdd908e90_0_12;
LS_0x7fffdd908e90_1_4 .concat [ 4 0 0 0], LS_0x7fffdd908e90_0_16;
L_0x7fffdd908e90 .concat [ 16 4 0 0], LS_0x7fffdd908e90_1_0, LS_0x7fffdd908e90_1_4;
L_0x7fffdd9090d0 .part v0x7fffdd9061b0_0, 0, 12;
L_0x7fffdd909170 .concat [ 12 20 0 0], L_0x7fffdd9090d0, L_0x7fffdd908e90;
S_0x7fffdd902a00 .scope module, "fetch" "fetch" 3 17, 5 1 0, S_0x7fffdd8b0730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "instruction_out"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x7fffdd902ba0_0 .net "clk", 0 0, v0x7fffdd908920_0;  alias, 1 drivers
v0x7fffdd902c40 .array "i_mem", 16383 0, 31 0;
v0x7fffdd902ce0_0 .var "instruction_out", 31 0;
v0x7fffdd902da0_0 .var "pc", 31 0;
v0x7fffdd902e80_0 .var "pc_out", 31 0;
v0x7fffdd902fb0_0 .net "reset", 0 0, v0x7fffdd9089c0_0;  alias, 1 drivers
S_0x7fffdd9030b0 .scope module, "id" "id" 3 27, 6 1 0, S_0x7fffdd8b0730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "pc"
    .port_info 3 /INPUT 32 "instruction"
    .port_info 4 /OUTPUT 32 "pc_out"
    .port_info 5 /OUTPUT 5 "rs1_number_out"
    .port_info 6 /OUTPUT 5 "rs2_number_out"
    .port_info 7 /OUTPUT 5 "rd_number_out"
    .port_info 8 /OUTPUT 32 "immediate_out"
    .port_info 9 /OUTPUT 7 "func7_out"
    .port_info 10 /OUTPUT 3 "func3_out"
    .port_info 11 /OUTPUT 7 "opcode_out"
P_0x7fffdd903280 .param/l "ALU" 1 6 30, C4<0110011>;
P_0x7fffdd9032c0 .param/l "ALUI" 1 6 31, C4<0010011>;
v0x7fffdd903500_0 .net "clk", 0 0, v0x7fffdd908920_0;  alias, 1 drivers
v0x7fffdd903610_0 .net "func3", 2 0, L_0x7fffdd908d50;  1 drivers
v0x7fffdd9036f0_0 .var "func3_out", 2 0;
v0x7fffdd9037b0_0 .var "func7_out", 6 0;
v0x7fffdd903890_0 .var "immediate_out", 31 0;
v0x7fffdd9039c0_0 .net "instruction", 31 0, v0x7fffdd902ce0_0;  alias, 1 drivers
v0x7fffdd903a80_0 .net "opcode", 6 0, L_0x7fffdd908ad0;  1 drivers
v0x7fffdd903b40_0 .var "opcode_out", 6 0;
v0x7fffdd903c20_0 .net "pc", 31 0, v0x7fffdd902e80_0;  alias, 1 drivers
v0x7fffdd903d70_0 .var "pc_out", 31 0;
v0x7fffdd903e30_0 .net "rd_number", 4 0, L_0x7fffdd908cb0;  1 drivers
v0x7fffdd903f10_0 .var "rd_number_out", 4 0;
v0x7fffdd903ff0_0 .net "reset", 0 0, v0x7fffdd9089c0_0;  alias, 1 drivers
v0x7fffdd904090_0 .net "rs1_number", 4 0, L_0x7fffdd908b70;  1 drivers
v0x7fffdd904170_0 .var "rs1_number_out", 4 0;
v0x7fffdd904250_0 .net "rs2_number", 4 0, L_0x7fffdd908c10;  1 drivers
v0x7fffdd904330_0 .var "rs2_number_out", 4 0;
L_0x7fffdd908ad0 .part v0x7fffdd902ce0_0, 0, 7;
L_0x7fffdd908b70 .part v0x7fffdd902ce0_0, 15, 5;
L_0x7fffdd908c10 .part v0x7fffdd902ce0_0, 20, 5;
L_0x7fffdd908cb0 .part v0x7fffdd902ce0_0, 7, 5;
L_0x7fffdd908d50 .part v0x7fffdd902ce0_0, 12, 3;
S_0x7fffdd904590 .scope module, "reg_file" "dual_port_reg_file" 3 21, 7 1 0, S_0x7fffdd8b0730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 5 "dest_addr"
    .port_info 3 /INPUT 32 "data"
    .port_info 4 /INPUT 5 "a_addr"
    .port_info 5 /OUTPUT 32 "a_output"
    .port_info 6 /INPUT 5 "b_addr"
    .port_info 7 /OUTPUT 32 "b_output"
v0x7fffdd904ac0_0 .net "a_addr", 4 0, v0x7fffdd904170_0;  alias, 1 drivers
v0x7fffdd904ba0_0 .var "a_output", 31 0;
v0x7fffdd904c60_0 .net "b_addr", 4 0, v0x7fffdd904330_0;  alias, 1 drivers
v0x7fffdd904d60_0 .var "b_output", 31 0;
v0x7fffdd904e20_0 .net "clk", 0 0, v0x7fffdd908920_0;  alias, 1 drivers
v0x7fffdd904f10_0 .net "data", 31 0, v0x7fffdd902500_0;  alias, 1 drivers
v0x7fffdd904fd0_0 .net "dest_addr", 4 0, v0x7fffdd902360_0;  alias, 1 drivers
v0x7fffdd9050a0 .array "reg_file", 31 0, 31 0;
v0x7fffdd905540_0 .net "write", 0 0, L_0x7f9eb3590018;  alias, 1 drivers
v0x7fffdd9050a0_0 .array/port v0x7fffdd9050a0, 0;
v0x7fffdd9050a0_1 .array/port v0x7fffdd9050a0, 1;
v0x7fffdd9050a0_2 .array/port v0x7fffdd9050a0, 2;
E_0x7fffdd8adcf0/0 .event edge, v0x7fffdd904330_0, v0x7fffdd9050a0_0, v0x7fffdd9050a0_1, v0x7fffdd9050a0_2;
v0x7fffdd9050a0_3 .array/port v0x7fffdd9050a0, 3;
v0x7fffdd9050a0_4 .array/port v0x7fffdd9050a0, 4;
v0x7fffdd9050a0_5 .array/port v0x7fffdd9050a0, 5;
v0x7fffdd9050a0_6 .array/port v0x7fffdd9050a0, 6;
E_0x7fffdd8adcf0/1 .event edge, v0x7fffdd9050a0_3, v0x7fffdd9050a0_4, v0x7fffdd9050a0_5, v0x7fffdd9050a0_6;
v0x7fffdd9050a0_7 .array/port v0x7fffdd9050a0, 7;
v0x7fffdd9050a0_8 .array/port v0x7fffdd9050a0, 8;
v0x7fffdd9050a0_9 .array/port v0x7fffdd9050a0, 9;
v0x7fffdd9050a0_10 .array/port v0x7fffdd9050a0, 10;
E_0x7fffdd8adcf0/2 .event edge, v0x7fffdd9050a0_7, v0x7fffdd9050a0_8, v0x7fffdd9050a0_9, v0x7fffdd9050a0_10;
v0x7fffdd9050a0_11 .array/port v0x7fffdd9050a0, 11;
v0x7fffdd9050a0_12 .array/port v0x7fffdd9050a0, 12;
v0x7fffdd9050a0_13 .array/port v0x7fffdd9050a0, 13;
v0x7fffdd9050a0_14 .array/port v0x7fffdd9050a0, 14;
E_0x7fffdd8adcf0/3 .event edge, v0x7fffdd9050a0_11, v0x7fffdd9050a0_12, v0x7fffdd9050a0_13, v0x7fffdd9050a0_14;
v0x7fffdd9050a0_15 .array/port v0x7fffdd9050a0, 15;
v0x7fffdd9050a0_16 .array/port v0x7fffdd9050a0, 16;
v0x7fffdd9050a0_17 .array/port v0x7fffdd9050a0, 17;
v0x7fffdd9050a0_18 .array/port v0x7fffdd9050a0, 18;
E_0x7fffdd8adcf0/4 .event edge, v0x7fffdd9050a0_15, v0x7fffdd9050a0_16, v0x7fffdd9050a0_17, v0x7fffdd9050a0_18;
v0x7fffdd9050a0_19 .array/port v0x7fffdd9050a0, 19;
v0x7fffdd9050a0_20 .array/port v0x7fffdd9050a0, 20;
v0x7fffdd9050a0_21 .array/port v0x7fffdd9050a0, 21;
v0x7fffdd9050a0_22 .array/port v0x7fffdd9050a0, 22;
E_0x7fffdd8adcf0/5 .event edge, v0x7fffdd9050a0_19, v0x7fffdd9050a0_20, v0x7fffdd9050a0_21, v0x7fffdd9050a0_22;
v0x7fffdd9050a0_23 .array/port v0x7fffdd9050a0, 23;
v0x7fffdd9050a0_24 .array/port v0x7fffdd9050a0, 24;
v0x7fffdd9050a0_25 .array/port v0x7fffdd9050a0, 25;
v0x7fffdd9050a0_26 .array/port v0x7fffdd9050a0, 26;
E_0x7fffdd8adcf0/6 .event edge, v0x7fffdd9050a0_23, v0x7fffdd9050a0_24, v0x7fffdd9050a0_25, v0x7fffdd9050a0_26;
v0x7fffdd9050a0_27 .array/port v0x7fffdd9050a0, 27;
v0x7fffdd9050a0_28 .array/port v0x7fffdd9050a0, 28;
v0x7fffdd9050a0_29 .array/port v0x7fffdd9050a0, 29;
v0x7fffdd9050a0_30 .array/port v0x7fffdd9050a0, 30;
E_0x7fffdd8adcf0/7 .event edge, v0x7fffdd9050a0_27, v0x7fffdd9050a0_28, v0x7fffdd9050a0_29, v0x7fffdd9050a0_30;
v0x7fffdd9050a0_31 .array/port v0x7fffdd9050a0, 31;
E_0x7fffdd8adcf0/8 .event edge, v0x7fffdd9050a0_31;
E_0x7fffdd8adcf0 .event/or E_0x7fffdd8adcf0/0, E_0x7fffdd8adcf0/1, E_0x7fffdd8adcf0/2, E_0x7fffdd8adcf0/3, E_0x7fffdd8adcf0/4, E_0x7fffdd8adcf0/5, E_0x7fffdd8adcf0/6, E_0x7fffdd8adcf0/7, E_0x7fffdd8adcf0/8;
E_0x7fffdd877890/0 .event edge, v0x7fffdd904170_0, v0x7fffdd9050a0_0, v0x7fffdd9050a0_1, v0x7fffdd9050a0_2;
E_0x7fffdd877890/1 .event edge, v0x7fffdd9050a0_3, v0x7fffdd9050a0_4, v0x7fffdd9050a0_5, v0x7fffdd9050a0_6;
E_0x7fffdd877890/2 .event edge, v0x7fffdd9050a0_7, v0x7fffdd9050a0_8, v0x7fffdd9050a0_9, v0x7fffdd9050a0_10;
E_0x7fffdd877890/3 .event edge, v0x7fffdd9050a0_11, v0x7fffdd9050a0_12, v0x7fffdd9050a0_13, v0x7fffdd9050a0_14;
E_0x7fffdd877890/4 .event edge, v0x7fffdd9050a0_15, v0x7fffdd9050a0_16, v0x7fffdd9050a0_17, v0x7fffdd9050a0_18;
E_0x7fffdd877890/5 .event edge, v0x7fffdd9050a0_19, v0x7fffdd9050a0_20, v0x7fffdd9050a0_21, v0x7fffdd9050a0_22;
E_0x7fffdd877890/6 .event edge, v0x7fffdd9050a0_23, v0x7fffdd9050a0_24, v0x7fffdd9050a0_25, v0x7fffdd9050a0_26;
E_0x7fffdd877890/7 .event edge, v0x7fffdd9050a0_27, v0x7fffdd9050a0_28, v0x7fffdd9050a0_29, v0x7fffdd9050a0_30;
E_0x7fffdd877890/8 .event edge, v0x7fffdd9050a0_31;
E_0x7fffdd877890 .event/or E_0x7fffdd877890/0, E_0x7fffdd877890/1, E_0x7fffdd877890/2, E_0x7fffdd877890/3, E_0x7fffdd877890/4, E_0x7fffdd877890/5, E_0x7fffdd877890/6, E_0x7fffdd877890/7, E_0x7fffdd877890/8;
S_0x7fffdd905700 .scope module, "rr" "rr" 3 41, 8 1 0, S_0x7fffdd8b0730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "pc"
    .port_info 3 /INPUT 5 "rs1_number"
    .port_info 4 /INPUT 5 "rs2_number"
    .port_info 5 /INPUT 5 "rd_number"
    .port_info 6 /INPUT 32 "immediate"
    .port_info 7 /INPUT 7 "func7"
    .port_info 8 /INPUT 3 "func3"
    .port_info 9 /INPUT 32 "a_val"
    .port_info 10 /INPUT 32 "b_val"
    .port_info 11 /INPUT 7 "opcode"
    .port_info 12 /OUTPUT 32 "pc_out"
    .port_info 13 /OUTPUT 32 "rs1_val_out"
    .port_info 14 /OUTPUT 32 "rs2_val_out"
    .port_info 15 /OUTPUT 5 "rd_number_out"
    .port_info 16 /OUTPUT 32 "immediate_out"
    .port_info 17 /OUTPUT 7 "func7_out"
    .port_info 18 /OUTPUT 3 "func3_out"
    .port_info 19 /OUTPUT 7 "opcode_out"
v0x7fffdd905ac0_0 .net "a_val", 31 0, v0x7fffdd904ba0_0;  alias, 1 drivers
v0x7fffdd905ba0_0 .net "b_val", 31 0, v0x7fffdd904d60_0;  alias, 1 drivers
v0x7fffdd905c70_0 .net "clk", 0 0, v0x7fffdd908920_0;  alias, 1 drivers
v0x7fffdd905dd0_0 .net "func3", 2 0, v0x7fffdd9036f0_0;  alias, 1 drivers
v0x7fffdd905ea0_0 .var "func3_out", 2 0;
v0x7fffdd905f40_0 .net "func7", 6 0, v0x7fffdd9037b0_0;  alias, 1 drivers
v0x7fffdd906010_0 .var "func7_out", 6 0;
v0x7fffdd9060e0_0 .net "immediate", 31 0, v0x7fffdd903890_0;  alias, 1 drivers
v0x7fffdd9061b0_0 .var "immediate_out", 31 0;
v0x7fffdd906310_0 .net "opcode", 6 0, v0x7fffdd903b40_0;  alias, 1 drivers
v0x7fffdd9063e0_0 .var "opcode_out", 6 0;
v0x7fffdd9064b0_0 .net "pc", 31 0, v0x7fffdd903d70_0;  alias, 1 drivers
v0x7fffdd906580_0 .var "pc_out", 31 0;
v0x7fffdd906650_0 .net "rd_number", 4 0, v0x7fffdd903f10_0;  alias, 1 drivers
v0x7fffdd906720_0 .var "rd_number_out", 4 0;
v0x7fffdd9067f0_0 .net "reset", 0 0, v0x7fffdd9089c0_0;  alias, 1 drivers
v0x7fffdd906890_0 .net "rs1_number", 4 0, v0x7fffdd904170_0;  alias, 1 drivers
v0x7fffdd906a40_0 .var "rs1_val_out", 31 0;
v0x7fffdd906ae0_0 .net "rs2_number", 4 0, v0x7fffdd904330_0;  alias, 1 drivers
v0x7fffdd906bd0_0 .var "rs2_val_out", 31 0;
    .scope S_0x7fffdd902a00;
T_0 ;
    %wait E_0x7fffdd8ac4c0;
    %load/vec4 v0x7fffdd902fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd902da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd902ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd902e80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdd902da0_0;
    %parti/s 14, 2, 3;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x7fffdd902c40, 4;
    %assign/vec4 v0x7fffdd902ce0_0, 0;
    %load/vec4 v0x7fffdd902da0_0;
    %assign/vec4 v0x7fffdd902e80_0, 0;
    %load/vec4 v0x7fffdd902da0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffdd902da0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdd904590;
T_1 ;
    %wait E_0x7fffdd8ac4c0;
    %load/vec4 v0x7fffdd905540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fffdd904f10_0;
    %load/vec4 v0x7fffdd904fd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdd9050a0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffdd904590;
T_2 ;
    %wait E_0x7fffdd877890;
    %load/vec4 v0x7fffdd904ac0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdd904ba0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffdd904ac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffdd9050a0, 4;
    %store/vec4 v0x7fffdd904ba0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffdd904590;
T_3 ;
    %wait E_0x7fffdd8adcf0;
    %load/vec4 v0x7fffdd904c60_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdd904d60_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffdd904c60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffdd9050a0, 4;
    %store/vec4 v0x7fffdd904d60_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffdd9030b0;
T_4 ;
    %wait E_0x7fffdd8ac4c0;
    %load/vec4 v0x7fffdd903ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd903d70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffdd904170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffdd904330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffdd903f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd903890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fffdd9037b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffdd9036f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fffdd903b40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffdd903c20_0;
    %assign/vec4 v0x7fffdd903d70_0, 0;
    %load/vec4 v0x7fffdd903a80_0;
    %assign/vec4 v0x7fffdd903b40_0, 0;
    %load/vec4 v0x7fffdd903a80_0;
    %cmpi/e 51, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdd903a80_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fffdd904090_0;
    %assign/vec4 v0x7fffdd904170_0, 0;
    %load/vec4 v0x7fffdd903610_0;
    %assign/vec4 v0x7fffdd9036f0_0, 0;
    %load/vec4 v0x7fffdd903e30_0;
    %assign/vec4 v0x7fffdd903f10_0, 0;
T_4.2 ;
    %load/vec4 v0x7fffdd903a80_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fffdd9039c0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0x7fffdd9037b0_0, 0;
    %load/vec4 v0x7fffdd904250_0;
    %assign/vec4 v0x7fffdd904330_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fffdd903a80_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x7fffdd903610_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdd903610_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x7fffdd9039c0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0x7fffdd9037b0_0, 0;
    %load/vec4 v0x7fffdd904250_0;
    %assign/vec4 v0x7fffdd904330_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fffdd9039c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffdd903890_0, 0;
T_4.9 ;
T_4.6 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffdd905700;
T_5 ;
    %wait E_0x7fffdd8ac4c0;
    %load/vec4 v0x7fffdd9067f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd906580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd906a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd906bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffdd906720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd9061b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fffdd906010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffdd905ea0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fffdd9063e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffdd9064b0_0;
    %assign/vec4 v0x7fffdd906580_0, 0;
    %load/vec4 v0x7fffdd905ac0_0;
    %assign/vec4 v0x7fffdd906a40_0, 0;
    %load/vec4 v0x7fffdd905ba0_0;
    %assign/vec4 v0x7fffdd906bd0_0, 0;
    %load/vec4 v0x7fffdd906650_0;
    %assign/vec4 v0x7fffdd906720_0, 0;
    %load/vec4 v0x7fffdd9060e0_0;
    %assign/vec4 v0x7fffdd9061b0_0, 0;
    %load/vec4 v0x7fffdd905f40_0;
    %assign/vec4 v0x7fffdd906010_0, 0;
    %load/vec4 v0x7fffdd905dd0_0;
    %assign/vec4 v0x7fffdd905ea0_0, 0;
    %load/vec4 v0x7fffdd906310_0;
    %assign/vec4 v0x7fffdd9063e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffdd8b08b0;
T_6 ;
    %wait E_0x7fffdd8ac4c0;
    %load/vec4 v0x7fffdd902440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffdd902360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffdd902280_0;
    %assign/vec4 v0x7fffdd902360_0, 0;
    %load/vec4 v0x7fffdd9020c0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fffdd901f00_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x7fffdd901dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %sub;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fffdd901f00_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x7fffdd901dd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.11, 4;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %add;
    %assign/vec4 v0x7fffdd902500_0, 0;
T_6.11 ;
    %load/vec4 v0x7fffdd901dd0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.13, 4;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x7fffdd901dd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.15, 4;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %cmp/s;
    %jmp/0xz  T_6.17, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd902500_0, 0;
T_6.18 ;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x7fffdd901dd0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.19, 4;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %cmp/u;
    %jmp/0xz  T_6.21, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd902500_0, 0;
T_6.22 ;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0x7fffdd901dd0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.23, 4;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %xor;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %load/vec4 v0x7fffdd901dd0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.25, 4;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x7fffdd901dd0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_6.27, 4;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %or;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x7fffdd901dd0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_6.29, 4;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9026c0_0;
    %and;
    %assign/vec4 v0x7fffdd902500_0, 0;
T_6.29 ;
T_6.28 ;
T_6.26 ;
T_6.24 ;
T_6.20 ;
T_6.16 ;
T_6.14 ;
T_6.9 ;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fffdd9020c0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_6.31, 4;
    %load/vec4 v0x7fffdd901dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %jmp T_6.36;
T_6.33 ;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9027a0_0;
    %add;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.36;
T_6.34 ;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9027a0_0;
    %cmp/s;
    %jmp/0xz  T_6.37, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.38;
T_6.37 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd902500_0, 0;
T_6.38 ;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v0x7fffdd9025e0_0;
    %load/vec4 v0x7fffdd9027a0_0;
    %cmp/u;
    %jmp/0xz  T_6.39, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffdd902500_0, 0;
    %jmp T_6.40;
T_6.39 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdd902500_0, 0;
T_6.40 ;
    %jmp T_6.36;
T_6.36 ;
    %pop/vec4 1;
T_6.31 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffdd889a30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd908920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdd9089c0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fffdd889a30;
T_8 ;
    %pushi/vec4 1048576147, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffdd902c40, 4, 0;
    %pushi/vec4 1081651, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffdd902c40, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x7fffdd889a30;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x7fffdd908920_0;
    %nor/r;
    %store/vec4 v0x7fffdd908920_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffdd889a30;
T_10 ;
    %vpi_call 2 18 "$dumpfile", "fetch-test.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd9089c0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "top_test.sv";
    "../rtl/top.sv";
    "../rtl/ex.sv";
    "../rtl/fetch.sv";
    "../rtl/id.sv";
    "../rtl/dual_port_reg_file.sv";
    "../rtl/rr.sv";
