Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx9-csg324-2

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" into library work
Parsing module <InstructionCache>.
Parsing module <DataCache>.
Parsing module <VexRiscv>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6554: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6563: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6619: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6669: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6765: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6796: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6824: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6855: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6883: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6914: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6942: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6973: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7001: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7032: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7060: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7091: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7119: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7150: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7178: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7209: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7237: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7268: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7296: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7327: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7355: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7386: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7414: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7445: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7473: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7504: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7532: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7563: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7591: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7622: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7650: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7681: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7709: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7735: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 49: Using initial value of basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 91: Using initial value of basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 110: Using initial value of basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 127: Using initial value of basesoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 128: Using initial value of basesoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 164: Using initial value of basesoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 165: Using initial value of basesoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 181: Using initial value of basesoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 218: Using initial value of basesoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 236: Using initial value of basesoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 248: Using initial value of basesoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 276: Using initial value of basesoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 280: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 285: Using initial value of crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 375: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 487: Using initial value of basesoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 503: Using initial value of basesoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 582: Using initial value of basesoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 598: Using initial value of basesoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 618: Using initial value of basesoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 634: Using initial value of basesoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 680: Using initial value of basesoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 681: Using initial value of basesoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 685: Using initial value of basesoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 686: Using initial value of basesoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 713: Using initial value of basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 714: Using initial value of basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 730: Using initial value of basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 775: Using initial value of basesoc_sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 777: Using initial value of basesoc_sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 800: Using initial value of basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 801: Using initial value of basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 817: Using initial value of basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 862: Using initial value of basesoc_sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 864: Using initial value of basesoc_sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 887: Using initial value of basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 888: Using initial value of basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 904: Using initial value of basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 949: Using initial value of basesoc_sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 951: Using initial value of basesoc_sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 974: Using initial value of basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 975: Using initial value of basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 991: Using initial value of basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1036: Using initial value of basesoc_sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1038: Using initial value of basesoc_sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1041: Using initial value of basesoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1042: Using initial value of basesoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1043: Using initial value of basesoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1061: Using initial value of basesoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1062: Using initial value of basesoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1077: Using initial value of basesoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1078: Using initial value of basesoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1081: Using initial value of basesoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1082: Using initial value of basesoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1083: Using initial value of basesoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1084: Using initial value of basesoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1086: Using initial value of basesoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1088: Using initial value of basesoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1106: Using initial value of basesoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1109: Using initial value of basesoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1192: Using initial value of locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1193: Using initial value of locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1194: Using initial value of locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1195: Using initial value of locked3 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6500: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1788: Assignment to basesoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1789: Assignment to basesoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1793: Assignment to basesoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1839: Assignment to basesoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1864: Assignment to basesoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1865: Assignment to basesoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1869: Assignment to basesoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1979: Assignment to irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2016: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2017: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2038: Assignment to ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2054: Assignment to ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2076: Assignment to basesoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2092: Assignment to basesoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2278: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2333: Assignment to basesoc_sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2334: Assignment to basesoc_sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2375: Assignment to basesoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2376: Assignment to basesoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2377: Assignment to basesoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2495: Assignment to basesoc_sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2496: Assignment to basesoc_sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2537: Assignment to basesoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2538: Assignment to basesoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2539: Assignment to basesoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2657: Assignment to basesoc_sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2658: Assignment to basesoc_sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2699: Assignment to basesoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2700: Assignment to basesoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2701: Assignment to basesoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2819: Assignment to basesoc_sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2820: Assignment to basesoc_sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2861: Assignment to basesoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2862: Assignment to basesoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2863: Assignment to basesoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2958: Assignment to basesoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2959: Assignment to basesoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2989: Assignment to basesoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3022: Assignment to basesoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3166: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3167: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3171: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3172: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3176: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3177: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3181: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3182: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3239: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3240: Assignment to basesoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3322: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3307: Assignment to basesoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3362: Assignment to basesoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3363: Assignment to basesoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3367: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3396: Assignment to basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3397: Assignment to basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3400: Assignment to basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3403: Assignment to basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3404: Assignment to basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3406: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3407: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3409: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3410: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3411: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3441: Assignment to basesoc_csrbankarray_csrbank0_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3442: Assignment to basesoc_csrbankarray_csrbank0_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3443: Assignment to eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3444: Assignment to eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3455: Assignment to basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3465: Assignment to basesoc_csrbankarray_csrbank1_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3466: Assignment to basesoc_csrbankarray_csrbank1_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3467: Assignment to basesoc_csrbankarray_csrbank1_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3468: Assignment to basesoc_csrbankarray_csrbank1_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3469: Assignment to basesoc_csrbankarray_csrbank1_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3470: Assignment to basesoc_csrbankarray_csrbank1_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3471: Assignment to basesoc_csrbankarray_csrbank1_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3472: Assignment to basesoc_csrbankarray_csrbank1_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3473: Assignment to basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3491: Assignment to basesoc_csrbankarray_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3492: Assignment to basesoc_csrbankarray_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3493: Assignment to basesoc_csrbankarray_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3494: Assignment to basesoc_csrbankarray_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3495: Assignment to basesoc_csrbankarray_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3496: Assignment to basesoc_csrbankarray_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3497: Assignment to basesoc_csrbankarray_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3498: Assignment to basesoc_csrbankarray_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3499: Assignment to basesoc_csrbankarray_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3500: Assignment to basesoc_csrbankarray_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3501: Assignment to basesoc_csrbankarray_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3502: Assignment to basesoc_csrbankarray_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3503: Assignment to basesoc_csrbankarray_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3504: Assignment to basesoc_csrbankarray_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3505: Assignment to basesoc_csrbankarray_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3506: Assignment to basesoc_csrbankarray_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3507: Assignment to basesoc_csrbankarray_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3508: Assignment to basesoc_csrbankarray_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3509: Assignment to basesoc_csrbankarray_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3510: Assignment to basesoc_csrbankarray_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3511: Assignment to basesoc_csrbankarray_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3512: Assignment to basesoc_csrbankarray_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3513: Assignment to basesoc_csrbankarray_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3514: Assignment to basesoc_csrbankarray_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3515: Assignment to basesoc_csrbankarray_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3516: Assignment to basesoc_csrbankarray_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3517: Assignment to basesoc_csrbankarray_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3518: Assignment to basesoc_csrbankarray_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3519: Assignment to basesoc_csrbankarray_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3520: Assignment to basesoc_csrbankarray_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3521: Assignment to basesoc_csrbankarray_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3522: Assignment to basesoc_csrbankarray_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3523: Assignment to basesoc_csrbankarray_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3524: Assignment to basesoc_csrbankarray_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3525: Assignment to basesoc_csrbankarray_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3526: Assignment to basesoc_csrbankarray_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3527: Assignment to basesoc_csrbankarray_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3528: Assignment to basesoc_csrbankarray_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3529: Assignment to basesoc_csrbankarray_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3530: Assignment to basesoc_csrbankarray_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3531: Assignment to basesoc_csrbankarray_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3532: Assignment to basesoc_csrbankarray_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3533: Assignment to basesoc_csrbankarray_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3534: Assignment to basesoc_csrbankarray_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3535: Assignment to basesoc_csrbankarray_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3536: Assignment to basesoc_csrbankarray_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3537: Assignment to basesoc_csrbankarray_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3538: Assignment to basesoc_csrbankarray_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3539: Assignment to basesoc_csrbankarray_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3540: Assignment to basesoc_csrbankarray_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3541: Assignment to basesoc_csrbankarray_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3542: Assignment to basesoc_csrbankarray_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3543: Assignment to basesoc_csrbankarray_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3544: Assignment to basesoc_csrbankarray_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3545: Assignment to basesoc_csrbankarray_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3546: Assignment to basesoc_csrbankarray_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3547: Assignment to basesoc_csrbankarray_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3548: Assignment to basesoc_csrbankarray_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3549: Assignment to basesoc_csrbankarray_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3550: Assignment to basesoc_csrbankarray_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3551: Assignment to basesoc_csrbankarray_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3552: Assignment to basesoc_csrbankarray_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3553: Assignment to basesoc_csrbankarray_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3554: Assignment to basesoc_csrbankarray_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3555: Assignment to basesoc_csrbankarray_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3556: Assignment to basesoc_csrbankarray_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3557: Assignment to basesoc_csrbankarray_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3558: Assignment to basesoc_csrbankarray_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3559: Assignment to basesoc_csrbankarray_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3560: Assignment to basesoc_csrbankarray_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3561: Assignment to basesoc_csrbankarray_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3562: Assignment to basesoc_csrbankarray_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3563: Assignment to basesoc_csrbankarray_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3564: Assignment to basesoc_csrbankarray_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3565: Assignment to basesoc_csrbankarray_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3566: Assignment to basesoc_csrbankarray_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3567: Assignment to basesoc_csrbankarray_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3568: Assignment to basesoc_csrbankarray_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3569: Assignment to basesoc_csrbankarray_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3570: Assignment to basesoc_csrbankarray_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3571: Assignment to basesoc_csrbankarray_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3572: Assignment to basesoc_csrbankarray_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3573: Assignment to basesoc_csrbankarray_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3574: Assignment to basesoc_csrbankarray_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3575: Assignment to basesoc_csrbankarray_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3576: Assignment to basesoc_csrbankarray_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3577: Assignment to basesoc_csrbankarray_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3578: Assignment to basesoc_csrbankarray_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3628: Assignment to basesoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3644: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3645: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3646: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3647: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3648: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3649: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3650: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3651: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3654: Assignment to basesoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3670: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3671: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3672: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3673: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3674: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3675: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3676: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3677: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3678: Assignment to basesoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3680: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3681: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3682: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3683: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3684: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3685: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3686: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3687: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3688: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3689: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3690: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3691: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3692: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3693: Assignment to basesoc_csrbankarray_csrbank3_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3738: Assignment to basesoc_csrbankarray_csrbank4_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3739: Assignment to basesoc_csrbankarray_csrbank4_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3766: Assignment to basesoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3768: Assignment to basesoc_csrbankarray_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3769: Assignment to basesoc_csrbankarray_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3770: Assignment to basesoc_csrbankarray_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3771: Assignment to basesoc_csrbankarray_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3772: Assignment to basesoc_csrbankarray_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3773: Assignment to basesoc_csrbankarray_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3774: Assignment to basesoc_csrbankarray_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3775: Assignment to basesoc_csrbankarray_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3776: Assignment to basesoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3777: Assignment to basesoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3803: Assignment to basesoc_csrbankarray_csrbank6_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3804: Assignment to basesoc_csrbankarray_csrbank6_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3805: Assignment to basesoc_csrbankarray_csrbank6_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3806: Assignment to basesoc_csrbankarray_csrbank6_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3807: Assignment to basesoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3808: Assignment to basesoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3852: Assignment to basesoc_csrbankarray_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3861: Assignment to basesoc_csrbankarray_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4840: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4808: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4884: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4885: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 5057: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 5146: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4873: Assignment to rbank ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6517: Assignment to basesoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6534: Assignment to basesoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2'b11,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6597: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6600: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6606: Assignment to crg_unbuf_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6609: Assignment to crg_unbuf_periph ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7772: Assignment to basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7786: Assignment to basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7800: Assignment to basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7814: Assignment to basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <VexRiscv>.

Elaborating module <InstructionCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 224: Assignment to lineLoader_wayToAllocate_willClear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 226: Assignment to lineLoader_wayToAllocate_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 300: Assignment to decodeStage_mmuRsp_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2550: Assignment to IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress ignored, since the identifier is never used

Elaborating module <DataCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 548: Assignment to haltCpu ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 984. $display ERROR writeBack stuck by another plugin is not allowed
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 935: Assignment to tagsWriteLastCmd_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2601: Assignment to dataCache_1__io_cpu_writeBack_isWrite ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3340: Assignment to writeBack_FORMAL_PC_NEXT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3716: Assignment to lastStageInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3717: Assignment to lastStagePc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3718: Assignment to lastStageIsValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3719: Assignment to lastStageIsFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3743: Assignment to IBusCachedPlugin_incomingInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3815: Assignment to IBusCachedPlugin_iBusRsp_stages_0_inputSample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3826: Assignment to IBusCachedPlugin_iBusRsp_stages_0_output_payload ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3866: Assignment to IBusCachedPlugin_pcValids_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3867: Assignment to IBusCachedPlugin_pcValids_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3999: Assignment to iBus_cmd_payload_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4060: Assignment to IBusCachedPlugin_mmuBus_cmd_isValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4062: Assignment to IBusCachedPlugin_mmuBus_cmd_bypassTranslation ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4063: Assignment to IBusCachedPlugin_mmuBus_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4088: Assignment to dBus_cmd_payload_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4110: Assignment to DBusCachedPlugin_mmuBus_cmd_isValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4112: Assignment to DBusCachedPlugin_mmuBus_cmd_bypassTranslation ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4120: Assignment to DBusCachedPlugin_mmuBus_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4786: Assignment to IBusCachedPlugin_decodePrediction_rsp_wasWrong ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4794: Assignment to CsrPlugin_misa_base ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4795: Assignment to CsrPlugin_misa_extensions ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4840: Assignment to CsrPlugin_exceptionPendings_0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4841: Assignment to CsrPlugin_exceptionPendings_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4842: Assignment to CsrPlugin_exceptionPendings_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4843: Assignment to CsrPlugin_exceptionPendings_3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4845: Assignment to CsrPlugin_lastStageWasWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4871: Assignment to CsrPlugin_xtvec_mode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4893: Assignment to contextSwitching ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4896: Assignment to execute_CsrPlugin_inWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4898: Assignment to execute_CsrPlugin_illegalAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4952: Assignment to execute_CsrPlugin_illegalInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5009: Assignment to execute_CsrPlugin_readEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5140: Assignment to decode_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5144: Assignment to execute_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5145: Assignment to execute_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5148: Assignment to memory_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5149: Assignment to memory_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5152: Assignment to writeBack_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5195: Assignment to execute_CsrPlugin_wfiWake ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7857: Size mismatch in connection of port <externalResetVector>. Formal port size is 32-bit while actual signal size is 30-bit.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7939: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v".
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 7851: Output port <iBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 7851: Output port <iBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 7851: Output port <dBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 7851: Output port <dBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem_1', unconnected in block 'top', is tied to its initial value.
    Found 4096x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 2-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 2-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <basesoc_sram_bus_ack>.
    Found 1-bit register for signal <basesoc_interface_we>.
    Found 8-bit register for signal <basesoc_interface_dat_w>.
    Found 14-bit register for signal <basesoc_interface_adr>.
    Found 32-bit register for signal <basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <basesoc_counter>.
    Found 1-bit register for signal <basesoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <basesoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <basesoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <basesoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <basesoc_uart_phy_source_valid>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_r>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <basesoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <basesoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <basesoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <basesoc_uart_tx_pending>.
    Found 1-bit register for signal <basesoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <basesoc_uart_rx_pending>.
    Found 1-bit register for signal <basesoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <basesoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <basesoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <basesoc_timer0_value>.
    Found 32-bit register for signal <basesoc_timer0_value_status>.
    Found 1-bit register for signal <basesoc_timer0_zero_pending>.
    Found 1-bit register for signal <basesoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <eventsourceprocess0_pending>.
    Found 1-bit register for signal <eventsourceprocess0_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess1_pending>.
    Found 1-bit register for signal <eventsourceprocess1_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess2_pending>.
    Found 1-bit register for signal <eventsourceprocess2_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess3_pending>.
    Found 1-bit register for signal <eventsourceprocess3_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess4_pending>.
    Found 1-bit register for signal <eventsourceprocess4_old_trigger>.
    Found 20-bit register for signal <waittimer0_count>.
    Found 20-bit register for signal <waittimer1_count>.
    Found 20-bit register for signal <waittimer2_count>.
    Found 20-bit register for signal <waittimer3_count>.
    Found 20-bit register for signal <waittimer4_count>.
    Found 1-bit register for signal <spiflash_clk1>.
    Found 1-bit register for signal <spiflash_miso1>.
    Found 2-bit register for signal <spiflash_i>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 1-bit register for signal <spiflash_cs_n1>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 9-bit register for signal <spiflash_counter>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 16-bit register for signal <ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 32-bit register for signal <basesoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <basesoc_sdram_phaseinjector1_status>.
    Found 10-bit register for signal <basesoc_sdram_timer_count>.
    Found 13-bit register for signal <basesoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <basesoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <basesoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <basesoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <basesoc_sdram_generator_done>.
    Found 4-bit register for signal <basesoc_sdram_generator_counter>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <basesoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <basesoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <basesoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <basesoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 5-bit register for signal <basesoc_sdram_time0>.
    Found 4-bit register for signal <basesoc_sdram_time1>.
    Found 2-bit register for signal <basesoc_sdram_choose_cmd_grant>.
    Found 2-bit register for signal <basesoc_sdram_choose_req_grant>.
    Found 2-bit register for signal <basesoc_sdram_dfi_p0_bank>.
    Found 13-bit register for signal <basesoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p0_wrdata_en>.
    Found 2-bit register for signal <basesoc_sdram_dfi_p1_bank>.
    Found 13-bit register for signal <basesoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_wrdata_en>.
    Found 2-bit register for signal <basesoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <basesoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <basesoc_adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <basesoc_grant>.
    Found 4-bit register for signal <basesoc_slave_sel_r>.
    Found 20-bit register for signal <basesoc_count>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface0_bank_bus_dat_r>.
    Found 8-bit register for signal <leds_storage_full>.
    Found 5-bit register for signal <eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<0>>.
    Found 1-bit register for signal <basesoc_csrbankarray_sel_r>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <basesoc_sdram_storage_full>.
    Found 6-bit register for signal <basesoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <basesoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <basesoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <basesoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_en_storage_full>.
    Found 1-bit register for signal <basesoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface6_bank_bus_dat_r>.
    Found 2-bit register for signal <basesoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 8-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 8-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 3-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memadr_2>.
    Found 11-bit register for signal <crg_por>.
    Found finite state machine <FSM_0> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <basesoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <basesoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1027_OUT> created at line 4801.
    Found 5-bit subtractor for signal <basesoc_uart_tx_fifo_level0[4]_GND_1_o_sub_1088_OUT> created at line 4996.
    Found 5-bit subtractor for signal <basesoc_uart_rx_fifo_level0[4]_GND_1_o_sub_1097_OUT> created at line 5018.
    Found 32-bit subtractor for signal <basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT> created at line 5039.
    Found 20-bit subtractor for signal <waittimer0_count[19]_GND_1_o_sub_1110_OUT> created at line 5097.
    Found 20-bit subtractor for signal <waittimer1_count[19]_GND_1_o_sub_1113_OUT> created at line 5104.
    Found 20-bit subtractor for signal <waittimer2_count[19]_GND_1_o_sub_1116_OUT> created at line 5111.
    Found 20-bit subtractor for signal <waittimer3_count[19]_GND_1_o_sub_1119_OUT> created at line 5118.
    Found 20-bit subtractor for signal <waittimer4_count[19]_GND_1_o_sub_1122_OUT> created at line 5125.
    Found 10-bit subtractor for signal <basesoc_sdram_timer_count[9]_GND_1_o_sub_1150_OUT> created at line 5195.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1171_OUT> created at line 5253.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1175_OUT> created at line 5276.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1187_OUT> created at line 5303.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1191_OUT> created at line 5326.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1203_OUT> created at line 5353.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1207_OUT> created at line 5376.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1219_OUT> created at line 5403.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_1223_OUT> created at line 5426.
    Found 5-bit subtractor for signal <basesoc_sdram_time0[4]_GND_1_o_sub_1227_OUT> created at line 5437.
    Found 4-bit subtractor for signal <basesoc_sdram_time1[3]_GND_1_o_sub_1230_OUT> created at line 5444.
    Found 2-bit subtractor for signal <basesoc_sdram_twtrcon_count[1]_GND_1_o_sub_1263_OUT> created at line 5599.
    Found 20-bit subtractor for signal <basesoc_count[19]_GND_1_o_sub_1304_OUT> created at line 5683.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1032_OUT<0>> created at line 4812.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1033_OUT<0>> created at line 4814.
    Found 32-bit adder for signal <basesoc_ctrl_bus_errors[31]_GND_1_o_add_1043_OUT> created at line 4876.
    Found 2-bit adder for signal <basesoc_counter[1]_GND_1_o_add_1050_OUT> created at line 4897.
    Found 4-bit adder for signal <basesoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1053_OUT> created at line 4911.
    Found 33-bit adder for signal <n3843> created at line 4927.
    Found 4-bit adder for signal <basesoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1065_OUT> created at line 4940.
    Found 33-bit adder for signal <n3848> created at line 4959.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_produce[3]_GND_1_o_add_1081_OUT> created at line 4985.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_consume[3]_GND_1_o_add_1083_OUT> created at line 4988.
    Found 5-bit adder for signal <basesoc_uart_tx_fifo_level0[4]_GND_1_o_add_1085_OUT> created at line 4992.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_produce[3]_GND_1_o_add_1090_OUT> created at line 5007.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_consume[3]_GND_1_o_add_1092_OUT> created at line 5010.
    Found 5-bit adder for signal <basesoc_uart_rx_fifo_level0[4]_GND_1_o_add_1094_OUT> created at line 5014.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1105_OUT> created at line 5055.
    Found 2-bit adder for signal <spiflash_i[1]_GND_1_o_add_1126_OUT> created at line 5139.
    Found 9-bit adder for signal <spiflash_counter[8]_GND_1_o_add_1138_OUT> created at line 5163.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1144_OUT> created at line 5174.
    Found 4-bit adder for signal <basesoc_sdram_generator_counter[3]_GND_1_o_add_1158_OUT> created at line 5225.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1164_OUT> created at line 5242.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1166_OUT> created at line 5245.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1168_OUT> created at line 5249.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1180_OUT> created at line 5292.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1182_OUT> created at line 5295.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1184_OUT> created at line 5299.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1196_OUT> created at line 5342.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1198_OUT> created at line 5345.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1200_OUT> created at line 5349.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1212_OUT> created at line 5392.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1214_OUT> created at line 5395.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1216_OUT> created at line 5399.
    Found 25-bit adder for signal <n3898> created at line 5610.
    Found 24-bit adder for signal <basesoc_sdram_bandwidth_nreads[23]_GND_1_o_add_1267_OUT> created at line 5619.
    Found 24-bit adder for signal <basesoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_1269_OUT> created at line 5622.
    Found 1-bit 3-to-1 multiplexer for signal <basesoc_ack> created at line 3319.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 3937.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 3954.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 3988.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 4005.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 4039.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 4056.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 4073.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 4090.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 4107.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 4141.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 4158.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 4192.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 4209.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 4226.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 4557.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 4574.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 4591.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 4608.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 4625.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 4642.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 4659.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 4676.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 4693.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 4710.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 4727.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 4744.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 4761.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 4778.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_csrbankarray_interface0_bank_bus_adr[2]_GND_1_o_wide_mux_1306_OUT> created at line 5690.
    Found 8-bit 12-to-1 multiplexer for signal <basesoc_csrbankarray_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_1310_OUT> created at line 5718.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_csrbankarray_interface4_bank_bus_adr[1]_GND_1_o_wide_mux_1321_OUT> created at line 6071.
    Found 8-bit 21-to-1 multiplexer for signal <basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1324_OUT> created at line 6093.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_csrbankarray_interface6_bank_bus_adr[2]_GND_1_o_wide_mux_1326_OUT> created at line 6183.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_csrbankarray_interface7_bank_bus_adr[1]_basesoc_csrbankarray_csrbank7_tuning_word0_w[7]_wide_mux_1329_OUT> created at line 6210.
    Found 13-bit comparator equal for signal <basesoc_sdram_bankmachine0_row_hit> created at line 2322
    Found 13-bit comparator not equal for signal <n0300> created at line 2338
    Found 13-bit comparator equal for signal <basesoc_sdram_bankmachine1_row_hit> created at line 2484
    Found 13-bit comparator not equal for signal <n0389> created at line 2500
    Found 13-bit comparator equal for signal <basesoc_sdram_bankmachine2_row_hit> created at line 2646
    Found 13-bit comparator not equal for signal <n0473> created at line 2662
    Found 13-bit comparator equal for signal <basesoc_sdram_bankmachine3_row_hit> created at line 2808
    Found 13-bit comparator not equal for signal <n0557> created at line 2824
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_290_o> created at line 3011
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_291_o> created at line 3011
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine1_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_292_o> created at line 3012
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine1_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_293_o> created at line 3012
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine2_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_294_o> created at line 3013
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine2_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_295_o> created at line 3013
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine3_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_296_o> created at line 3014
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine3_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_297_o> created at line 3014
    Found 21-bit comparator equal for signal <basesoc_tag_do_tag[20]_GND_1_o_equal_389_o> created at line 3255
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_1023_o> created at line 4795
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1032_o> created at line 4809
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1105_o> created at line 5054
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_1621_o> created at line 6688
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  10 RAM(s).
	inferred  50 Adder/Subtractor(s).
	inferred 1598 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred 411 Multiplexer(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <VexRiscv>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
    Set property "syn_keep = 1" for signal <IBusCachedPlugin_predictionJumpInterface_payload>.
WARNING:Xst - Value "1" of property "keep" is not applicable. List of valid values is "false, no, soft, true, yes" 
    Set property "ram_style = block" for signal <RegFilePlugin_regFile>.
WARNING:Xst:647 - Input <iBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2526: Output port <io_cpu_fetch_physicalAddress> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2526: Output port <io_mem_cmd_payload_size> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2526: Output port <io_cpu_fetch_mmuBus_cmd_isValid> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2526: Output port <io_cpu_fetch_mmuBus_cmd_bypassTranslation> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2526: Output port <io_cpu_fetch_mmuBus_end> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2574: Output port <io_cpu_memory_isWrite> of the instance <dataCache_1_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2574: Output port <io_cpu_memory_mmuBus_cmd_isValid> of the instance <dataCache_1_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2574: Output port <io_cpu_memory_mmuBus_cmd_bypassTranslation> of the instance <dataCache_1_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2574: Output port <io_cpu_memory_mmuBus_end> of the instance <dataCache_1_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2574: Output port <io_cpu_writeBack_isWrite> of the instance <dataCache_1_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2574: Output port <io_mem_cmd_payload_last> of the instance <dataCache_1_> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <_zz_241_>.
    Found 32-bit register for signal <IBusCachedPlugin_fetchPc_pcReg>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_booted>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_inc>.
    Found 1-bit register for signal <_zz_112_>.
    Found 1-bit register for signal <_zz_114_>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_0>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_1>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_2>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_3>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_4>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_decodeRemoved>.
    Found 1-bit register for signal <_zz_128_>.
    Found 1-bit register for signal <_zz_135_>.
    Found 1-bit register for signal <_zz_160_>.
    Found 1-bit register for signal <_zz_173_>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MIE>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MPIE>.
    Found 2-bit register for signal <CsrPlugin_mstatus_MPP>.
    Found 1-bit register for signal <CsrPlugin_mie_MEIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MTIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MSIE>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack>.
    Found 1-bit register for signal <CsrPlugin_interrupt_valid>.
    Found 1-bit register for signal <CsrPlugin_hadException>.
    Found 6-bit register for signal <memory_DivPlugin_div_counter_value>.
    Found 32-bit register for signal <_zz_210_>.
    Found 1-bit register for signal <execute_arbitration_isValid>.
    Found 1-bit register for signal <memory_arbitration_isValid>.
    Found 1-bit register for signal <writeBack_arbitration_isValid>.
    Found 32-bit register for signal <memory_to_writeBack_REGFILE_WRITE_DATA>.
    Found 32-bit register for signal <memory_to_writeBack_INSTRUCTION>.
    Found 3-bit register for signal <_zz_212_>.
    Found 1-bit register for signal <_zz_213_>.
    Found 3-bit register for signal <_zz_214_>.
    Found 1-bit register for signal <_zz_220_>.
    Found 32-bit register for signal <_zz_115_>.
    Found 1-bit register for signal <IBusCachedPlugin_s1_tightlyCoupledHit>.
    Found 1-bit register for signal <IBusCachedPlugin_s2_tightlyCoupledHit>.
    Found 1-bit register for signal <_zz_129_>.
    Found 32-bit register for signal <_zz_130_>.
    Found 32-bit register for signal <_zz_131_>.
    Found 4-bit register for signal <_zz_132_>.
    Found 3-bit register for signal <_zz_133_>.
    Found 1-bit register for signal <_zz_136_>.
    Found 32-bit register for signal <_zz_137_>.
    Found 32-bit register for signal <_zz_138_>.
    Found 4-bit register for signal <_zz_139_>.
    Found 3-bit register for signal <_zz_140_>.
    Found 5-bit register for signal <_zz_174_>.
    Found 32-bit register for signal <_zz_175_>.
    Found 1-bit register for signal <CsrPlugin_mip_MEIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MSIP>.
    Found 4-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_code>.
    Found 32-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr>.
    Found 4-bit register for signal <CsrPlugin_interrupt_code>.
    Found 1-bit register for signal <CsrPlugin_mcause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_mcause_exceptionCode>.
    Found 32-bit register for signal <CsrPlugin_mepc>.
    Found 32-bit register for signal <CsrPlugin_mtval>.
    Found 1-bit register for signal <memory_DivPlugin_div_done>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<32>>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<31>>.
    Found 1-bit register for signal <_zz_350_<31>>.
    Found 1-bit register for signal <_zz_350_<30>>.
    Found 1-bit register for signal <_zz_350_<29>>.
    Found 1-bit register for signal <_zz_350_<28>>.
    Found 1-bit register for signal <_zz_350_<27>>.
    Found 1-bit register for signal <_zz_350_<26>>.
    Found 1-bit register for signal <_zz_350_<25>>.
    Found 1-bit register for signal <_zz_350_<24>>.
    Found 1-bit register for signal <_zz_350_<23>>.
    Found 1-bit register for signal <_zz_350_<22>>.
    Found 1-bit register for signal <_zz_350_<21>>.
    Found 1-bit register for signal <_zz_350_<20>>.
    Found 1-bit register for signal <_zz_350_<19>>.
    Found 1-bit register for signal <_zz_350_<18>>.
    Found 1-bit register for signal <_zz_350_<17>>.
    Found 1-bit register for signal <_zz_350_<16>>.
    Found 1-bit register for signal <_zz_350_<15>>.
    Found 1-bit register for signal <_zz_350_<14>>.
    Found 1-bit register for signal <_zz_350_<13>>.
    Found 1-bit register for signal <_zz_350_<12>>.
    Found 1-bit register for signal <_zz_350_<11>>.
    Found 1-bit register for signal <_zz_350_<10>>.
    Found 1-bit register for signal <_zz_350_<9>>.
    Found 1-bit register for signal <_zz_350_<8>>.
    Found 1-bit register for signal <_zz_350_<7>>.
    Found 1-bit register for signal <_zz_350_<6>>.
    Found 1-bit register for signal <_zz_350_<5>>.
    Found 1-bit register for signal <_zz_350_<4>>.
    Found 1-bit register for signal <_zz_350_<3>>.
    Found 1-bit register for signal <_zz_350_<2>>.
    Found 1-bit register for signal <_zz_350_<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<31>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<30>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<29>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<28>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<27>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<26>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<25>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<24>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<23>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<22>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<21>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<20>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<19>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<18>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<17>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<16>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<15>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<14>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<13>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<12>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<11>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<10>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<9>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<8>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<7>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<6>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<5>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<4>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<3>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<2>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<0>>.
    Found 32-bit register for signal <memory_DivPlugin_div_result>.
    Found 32-bit register for signal <memory_DivPlugin_rs2>.
    Found 1-bit register for signal <memory_DivPlugin_div_needRevert>.
    Found 32-bit register for signal <externalInterruptArray_regNext>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <execute_to_memory_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_MANAGMENT>.
    Found 1-bit register for signal <decode_to_execute_IS_DIV>.
    Found 1-bit register for signal <execute_to_memory_IS_DIV>.
    Found 2-bit register for signal <decode_to_execute_SHIFT_CTRL>.
    Found 2-bit register for signal <execute_to_memory_SHIFT_CTRL>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_ENABLE>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_ENABLE>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_ENABLE>.
    Found 34-bit register for signal <execute_to_memory_MUL_HH>.
    Found 34-bit register for signal <memory_to_writeBack_MUL_HH>.
    Found 1-bit register for signal <decode_to_execute_ENV_CTRL>.
    Found 1-bit register for signal <execute_to_memory_ENV_CTRL>.
    Found 1-bit register for signal <memory_to_writeBack_ENV_CTRL>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_WR>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_WR>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_WR>.
    Found 2-bit register for signal <decode_to_execute_SRC1_CTRL>.
    Found 1-bit register for signal <execute_to_memory_BRANCH_DO>.
    Found 1-bit register for signal <decode_to_execute_IS_CSR>.
    Found 32-bit register for signal <execute_to_memory_MUL_LL>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_EXECUTE_STAGE>.
    Found 1-bit register for signal <decode_to_execute_PREDICTION_HAD_BRANCHED2>.
    Found 2-bit register for signal <decode_to_execute_ALU_BITWISE_CTRL>.
    Found 2-bit register for signal <decode_to_execute_SRC2_CTRL>.
    Found 1-bit register for signal <decode_to_execute_CSR_WRITE_OPCODE>.
    Found 52-bit register for signal <memory_to_writeBack_MUL_LOW>.
    Found 32-bit register for signal <execute_to_memory_SHIFT_RIGHT>.
    Found 2-bit register for signal <decode_to_execute_ALU_CTRL>.
    Found 32-bit register for signal <decode_to_execute_RS2>.
    Found 1-bit register for signal <decode_to_execute_SRC2_FORCE_ZERO>.
    Found 1-bit register for signal <decode_to_execute_SRC_USE_SUB_LESS>.
    Found 2-bit register for signal <decode_to_execute_BRANCH_CTRL>.
    Found 34-bit register for signal <execute_to_memory_MUL_LH>.
    Found 1-bit register for signal <decode_to_execute_SRC_LESS_UNSIGNED>.
    Found 34-bit register for signal <execute_to_memory_MUL_HL>.
    Found 1-bit register for signal <decode_to_execute_IS_RS2_SIGNED>.
    Found 32-bit register for signal <decode_to_execute_INSTRUCTION>.
    Found 32-bit register for signal <execute_to_memory_INSTRUCTION>.
    Found 1-bit register for signal <decode_to_execute_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <execute_to_memory_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <memory_to_writeBack_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <decode_to_execute_IS_RS1_SIGNED>.
    Found 32-bit register for signal <execute_to_memory_BRANCH_CALC>.
    Found 1-bit register for signal <decode_to_execute_IS_MUL>.
    Found 1-bit register for signal <execute_to_memory_IS_MUL>.
    Found 1-bit register for signal <memory_to_writeBack_IS_MUL>.
    Found 32-bit register for signal <execute_to_memory_REGFILE_WRITE_DATA>.
    Found 2-bit register for signal <execute_to_memory_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <memory_to_writeBack_MEMORY_ADDRESS_LOW>.
    Found 32-bit register for signal <decode_to_execute_RS1>.
    Found 32-bit register for signal <decode_to_execute_PC>.
    Found 32-bit register for signal <execute_to_memory_PC>.
    Found 32-bit register for signal <memory_to_writeBack_PC>.
    Found 30-bit register for signal <CsrPlugin_xtvec_base>.
    Found 32-bit register for signal <iBusWishbone_DAT_MISO_regNext>.
    Found 32-bit register for signal <dBusWishbone_DAT_MISO_regNext>.
    Found 32-bit register for signal <_zz_240_>.
    Found 5-bit subtractor for signal <_zz_277_> created at line 2241.
    Found 2-bit subtractor for signal <_zz_333_> created at line 2297.
    Found 33-bit subtractor for signal <_zz_205_> created at line 5096.
    Found 32-bit adder for signal <_zz_312_> created at line 2276.
    Found 32-bit adder for signal <_zz_313_> created at line 2277.
    Found 33-bit adder for signal <_zz_355_> created at line 2319.
    Found 32-bit adder for signal <IBusCachedPlugin_fetchPc_pcReg[31]__zz_279_[31]_add_420_OUT> created at line 3802.
    Found 32-bit adder for signal <IBusCachedPlugin_predictionJumpInterface_payload> created at line 3992.
    Found 32-bit adder for signal <execute_BranchPlugin_branchAdder> created at line 4779.
    Found 66-bit adder for signal <writeBack_MulPlugin_result> created at line 5064.
    Found 6-bit adder for signal <memory_DivPlugin_div_counter_value[5]__zz_348_[5]_add_692_OUT> created at line 5087.
    Found 3-bit adder for signal <zz_212_[2]_GND_15_o_add_778_OUT> created at line 5451.
    Found 3-bit adder for signal <zz_214_[2]_GND_15_o_add_781_OUT> created at line 5456.
    Found 33-bit adder for signal <zz_209_[32]__zz_359_[32]_add_851_OUT> created at line 5559.
    Found 32-bit adder for signal <execute_RS2[31]__zz_361_[31]_add_854_OUT> created at line 5560.
    Found 52-bit adder for signal <_n4803> created at line 1503.
    Found 52-bit adder for signal <_zz_27_> created at line 1503.
    Found 33-bit shifter arithmetic right for signal <_zz_319_> created at line 2283
    Found 16x16-bit multiplier for signal <_zz_31_> created at line 5059.
    Found 17x17-bit multiplier for signal <_zz_30_> created at line 5060.
    Found 17x17-bit multiplier for signal <_zz_29_> created at line 5061.
    Found 17x17-bit multiplier for signal <_zz_28_> created at line 5062.
    Found 32x32-bit dual-port RAM <Mram_RegFilePlugin_regFile> for signal <RegFilePlugin_regFile>.
    Found 32-bit 3-to-1 multiplexer for signal <memory_SHIFT_CTRL[1]_memory_SHIFT_RIGHT[31]_wide_mux_369_OUT> created at line 3446.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<7>> created at line 4170.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<6>> created at line 4170.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<5>> created at line 4170.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<4>> created at line 4170.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<3>> created at line 4170.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<2>> created at line 4170.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<1>> created at line 4170.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<0>> created at line 4170.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_162_> created at line 4351.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_167_> created at line 4417.
    Found 32-bit 4-to-1 multiplexer for signal <_n4879> created at line 1087.
    Found 2-bit comparator greater for signal <CsrPlugin_privilege[1]_PWR_23_o_LessThan_6_o> created at line 2234
    Found 5-bit comparator equal for signal <zz_174_[4]_decode_INSTRUCTION[24]_equal_345_o> created at line 3385
    Found 5-bit comparator equal for signal <zz_174_[4]_decode_INSTRUCTION[19]_equal_357_o> created at line 3415
    Found 1-bit comparator equal for signal <execute_SRC1[31]_execute_SRC2[31]_equal_573_o> created at line 4441
    Found 5-bit comparator equal for signal <_zz_176_> created at line 4575
    Found 5-bit comparator equal for signal <_zz_177_> created at line 4576
    Found 5-bit comparator equal for signal <_zz_178_> created at line 4577
    Found 5-bit comparator equal for signal <_zz_179_> created at line 4578
    Found 5-bit comparator equal for signal <_zz_180_> created at line 4579
    Found 5-bit comparator equal for signal <_zz_181_> created at line 4580
    Found 32-bit comparator equal for signal <execute_BranchPlugin_eq> created at line 4582
    Found 1-bit comparator not equal for signal <n1113> created at line 4691
    Found 3-bit comparator equal for signal <_zz_218_> created at line 5181
    WARNING:Xst:2404 -  FFs/Latches <CsrPlugin_mip_MTIP<0:0>> (without init value) have a constant value of 0 in block <VexRiscv>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IBusCachedPlugin_predictionJumpInterface_payload may hinder XST clustering optimizations.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplier(s).
	inferred  17 Adder/Subtractor(s).
	inferred 1407 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred 305 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <VexRiscv> synthesized.

Synthesizing Unit <InstructionCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
    Set property "ram_style = block" for signal <ways_0_tags>.
    Set property "ram_style = block" for signal <ways_0_datas>.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_isIoAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isUser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 1024x32-bit dual-port RAM <Mram_ways_0_datas> for signal <ways_0_datas>.
    Found 32-bit register for signal <_zz_11_>.
    Found 1-bit register for signal <lineLoader_valid>.
    Found 1-bit register for signal <lineLoader_write_tag_0_payload_data_error>.
    Found 1-bit register for signal <lineLoader_flushPending>.
    Found 1-bit register for signal <lineLoader_cmdSent>.
    Found 3-bit register for signal <lineLoader_wordIndex>.
    Found 32-bit register for signal <lineLoader_address>.
    Found 8-bit register for signal <lineLoader_flushCounter>.
    Found 1-bit register for signal <_zz_3_>.
    Found 32-bit register for signal <io_cpu_fetch_data_regNextWhen>.
    Found 32-bit register for signal <decodeStage_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <decodeStage_mmuRsp_exception>.
    Found 1-bit register for signal <decodeStage_mmuRsp_refilling>.
    Found 1-bit register for signal <decodeStage_hit_valid>.
    Found 1-bit register for signal <decodeStage_hit_error>.
    Found 22-bit register for signal <_zz_10_>.
    Found 3-bit adder for signal <lineLoader_wordIndex[2]_GND_16_o_add_35_OUT> created at line 292.
    Found 8-bit adder for signal <lineLoader_flushCounter[7]_GND_16_o_add_41_OUT> created at line 305.
    Found 20-bit comparator equal for signal <fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o> created at line 245
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 169 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <InstructionCache> synthesized.

Synthesizing Unit <DataCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
    Set property "ram_style = block" for signal <ways_0_tags>.
    Set property "ram_style = block" for signal <ways_0_data_symbol0>.
    Set property "ram_style = block" for signal <ways_0_data_symbol1>.
    Set property "ram_style = block" for signal <ways_0_data_symbol2>.
    Set property "ram_style = block" for signal <ways_0_data_symbol3>.
WARNING:Xst:647 - Input <io_cpu_execute_address<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_writeBack_address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_allowExecute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_writeBack_isUser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 1024x8-bit dual-port RAM <Mram_ways_0_data_symbol0> for signal <ways_0_data_symbol0>.
    Found 1024x8-bit dual-port RAM <Mram_ways_0_data_symbol1> for signal <ways_0_data_symbol1>.
    Found 1024x8-bit dual-port RAM <Mram_ways_0_data_symbol2> for signal <ways_0_data_symbol2>.
    Found 1024x8-bit dual-port RAM <Mram_ways_0_data_symbol3> for signal <ways_0_data_symbol3>.
    Found 8-bit register for signal <_zz_24_>.
    Found 8-bit register for signal <_zz_25_>.
    Found 8-bit register for signal <_zz_26_>.
    Found 8-bit register for signal <_zz_27_>.
    Found 1-bit register for signal <stageA_request_wr>.
    Found 32-bit register for signal <stageA_request_data>.
    Found 2-bit register for signal <stageA_request_size>.
    Found 4-bit register for signal <stageA_mask>.
    Found 1-bit register for signal <stage0_colisions_regNextWhen>.
    Found 1-bit register for signal <stageB_request_wr>.
    Found 32-bit register for signal <stageB_request_data>.
    Found 2-bit register for signal <stageB_request_size>.
    Found 1-bit register for signal <stageB_mmuRsp_isIoAccess>.
    Found 1-bit register for signal <stageB_mmuRsp_exception>.
    Found 1-bit register for signal <stageB_mmuRsp_refilling>.
    Found 1-bit register for signal <stageB_tagsReadRsp_0_error>.
    Found 32-bit register for signal <stageB_dataReadRsp_0>.
    Found 1-bit register for signal <stageB_waysHits>.
    Found 4-bit register for signal <stageB_mask>.
    Found 1-bit register for signal <stageB_colisions>.
    Found 1-bit register for signal <stageB_flusher_valid>.
    Found 32-bit register for signal <stageB_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <stageB_memCmdSent>.
    Found 1-bit register for signal <loader_valid>.
    Found 3-bit register for signal <loader_counter_value>.
    Found 1-bit register for signal <tagsWriteCmd_payload_data_error>.
    Found 22-bit register for signal <_zz_10_>.
    Found 3-bit adder for signal <loader_counter_valueNext> created at line 929.
    Found 7-bit adder for signal <stageB_mmuRsp_physicalAddress[11]_GND_17_o_add_102_OUT> created at line 1003.
    Found 4-bit shifter logical left for signal <stage0_mask> created at line 428
    Found 10-bit comparator equal for signal <dataWriteCmd_payload_address[9]_io_cpu_execute_address[11]_equal_54_o> created at line 731
    Found 20-bit comparator equal for signal <io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o> created at line 737
    Found 10-bit comparator equal for signal <dataWriteCmd_payload_address[9]_io_cpu_memory_address[11]_equal_59_o> created at line 738
    Summary:
	inferred   5 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  68 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <DataCache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 1
 1024x64-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 4
 128x22-bit dual-port RAM                              : 2
 16x10-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 4
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 1
 17x17-bit multiplier                                  : 3
# Adders/Subtractors                                   : 71
 1-bit adder                                           : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 2
 20-bit subtractor                                     : 6
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 12
 3-bit subtractor                                      : 4
 32-bit adder                                          : 7
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 8
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 2
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 66-bit adder                                          : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 467
 1-bit register                                        : 257
 10-bit register                                       : 4
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 25
 20-bit register                                       : 6
 21-bit register                                       : 4
 22-bit register                                       : 2
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 19
 30-bit register                                       : 1
 32-bit register                                       : 52
 34-bit register                                       : 4
 4-bit register                                        : 24
 5-bit register                                        : 6
 52-bit register                                       : 1
 57-bit register                                       : 1
 6-bit register                                        : 3
 7-bit register                                        : 1
 8-bit register                                        : 35
 9-bit register                                        : 1
# Comparators                                          : 38
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 2-bit comparator greater                              : 1
 20-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 8
 7-bit comparator greater                              : 2
# Multiplexers                                         : 790
 1-bit 2-to-1 multiplexer                              : 559
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 30
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 6
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 8
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 66
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 15
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 6
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 54
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 10
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DataCache>.
The following registers are absorbed into accumulator <loader_counter_value>: 1 register on signal <loader_counter_value>.
INFO:Xst:3226 - The RAM <Mram_ways_0_data_symbol0> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_27_,_zz_26_,_zz_25_,_zz_24_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:2>> |          |
    |     doB            | connected to signal <_zz_27_,_zz_26_,_zz_25_,_zz_24_> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_data_symbol1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_27_,_zz_26_,_zz_25_,_zz_24__sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:2>> |          |
    |     doB            | connected to signal <_zz_27_,_zz_26_,_zz_25_,_zz_24_> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_data_symbol2> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_27_,_zz_26_,_zz_25_,_zz_24__sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:2>> |          |
    |     doB            | connected to signal <_zz_27_,_zz_26_,_zz_25_,_zz_24_> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_data_symbol3> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_27_,_zz_26_,_zz_25_,_zz_24__sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:2>> |          |
    |     doB            | connected to signal <_zz_27_,_zz_26_,_zz_25_,_zz_24_> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_10_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_zz_2_>        | high     |
    |     addrA          | connected to signal <stageB_mmuRsp_physicalAddress<11:5>> |          |
    |     diA            | connected to signal <(stageB_mmuRsp_physicalAddress<31:12>,"0",loader_counter_willOverflow)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:5>> |          |
    |     doB            | connected to signal <_zz_10_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DataCache> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionCache>.
The following registers are absorbed into counter <lineLoader_wordIndex>: 1 register on signal <lineLoader_wordIndex>.
The following registers are absorbed into counter <lineLoader_flushCounter>: 1 register on signal <lineLoader_flushCounter>.
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_10_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_tag_0_valid> | high     |
    |     addrA          | connected to signal <lineLoader_write_tag_0_payload_address> |          |
    |     diA            | connected to signal <(lineLoader_address<31:12>,"0",lineLoader_flushCounter<7>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_9_>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc<11:5>> |          |
    |     doB            | connected to signal <_zz_10_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_datas> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_11_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_data_0_valid> | high     |
    |     addrA          | connected to signal <(lineLoader_address<11:5>,lineLoader_wordIndex)> |          |
    |     diA            | connected to signal <io_mem_rsp_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_9_>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc> |          |
    |     doB            | connected to signal <_zz_11_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstructionCache> synthesized (advanced).

Synthesizing (advanced) Unit <VexRiscv>.
The following registers are absorbed into counter <_zz_212_>: 1 register on signal <_zz_212_>.
The following registers are absorbed into counter <_zz_214_>: 1 register on signal <_zz_214_>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_89_>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_94_<19:15>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_240_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_89_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_94_<19:15>> |          |
    |     doB            | connected to signal <_zz_240_>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_89_>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_94_<24:20>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_241_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_89_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_94_<24:20>> |          |
    |     doB            | connected to signal <_zz_241_>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
	Found pipelined multiplier on signal <_zz_31_>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_30_>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_28_>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_29_>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_31_ by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_30_ by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_29_ by adding 1 register level(s).
Unit <VexRiscv> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <waittimer0_count>: 1 register on signal <waittimer0_count>.
The following registers are absorbed into counter <waittimer1_count>: 1 register on signal <waittimer1_count>.
The following registers are absorbed into counter <waittimer2_count>: 1 register on signal <waittimer2_count>.
The following registers are absorbed into counter <waittimer3_count>: 1 register on signal <waittimer3_count>.
The following registers are absorbed into counter <waittimer4_count>: 1 register on signal <waittimer4_count>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <spiflash_i>: 1 register on signal <spiflash_i>.
The following registers are absorbed into counter <basesoc_sdram_timer_count>: 1 register on signal <basesoc_sdram_timer_count>.
The following registers are absorbed into counter <basesoc_ctrl_bus_errors>: 1 register on signal <basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <basesoc_counter>: 1 register on signal <basesoc_counter>.
The following registers are absorbed into counter <basesoc_uart_phy_tx_bitcount>: 1 register on signal <basesoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <basesoc_uart_phy_rx_bitcount>: 1 register on signal <basesoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_produce>: 1 register on signal <basesoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_consume>: 1 register on signal <basesoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_produce>: 1 register on signal <basesoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_level0>: 1 register on signal <basesoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_consume>: 1 register on signal <basesoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_level0>: 1 register on signal <basesoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bandwidth_nreads>: 1 register on signal <basesoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <basesoc_sdram_bandwidth_nwrites>: 1 register on signal <basesoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <basesoc_sdram_time0>: 1 register on signal <basesoc_sdram_time0>.
The following registers are absorbed into counter <basesoc_sdram_twtrcon_count>: 1 register on signal <basesoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <basesoc_sdram_time1>: 1 register on signal <basesoc_sdram_time1>.
The following registers are absorbed into counter <basesoc_count>: 1 register on signal <basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <basesoc_data_port_dat_w> |          |
    |     doA            | connected to signal <basesoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<11:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <(basesoc_tag_di_dirty,"00",rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<22:10>,basesoc_port_cmd_payload_addr<7:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<22:10>,basesoc_port_cmd_payload_addr<7:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<22:10>,basesoc_port_cmd_payload_addr<7:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<22:10>,basesoc_port_cmd_payload_addr<7:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_137__0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_137__1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <lineLoader_address_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 1
 1024x64-bit single-port block RAM                     : 1
 1024x8-bit dual-port block RAM                        : 4
 128x22-bit dual-port block RAM                        : 2
 16x10-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port block RAM                         : 2
 4096x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 4
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 4
 16x16-bit registered multiplier                       : 1
 17x17-bit registered multiplier                       : 3
# Adders/Subtractors                                   : 21
 1-bit subtractor                                      : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 64-bit adder                                          : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 48
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 20-bit down counter                                   : 6
 24-bit up counter                                     : 2
 3-bit down counter                                    : 4
 3-bit up counter                                      : 11
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 3-bit up accumulator                                  : 1
# Registers                                            : 2607
 Flip-Flops                                            : 2607
# Comparators                                          : 38
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 2-bit comparator greater                              : 1
 20-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 8
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1252
 1-bit 2-to-1 multiplexer                              : 1021
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 88
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 4-to-1 multiplexer                              : 2
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 55
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 6
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 32
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 10
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <IBusCachedPlugin_s1_tightlyCoupledHit> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_0> (without init value) has a constant value of 1 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_1> (without init value) has a constant value of 1 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_2> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_BRANCH_CALC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_s2_tightlyCoupledHit> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decodeStage_mmuRsp_exception> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decodeStage_mmuRsp_refilling> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stageB_mmuRsp_exception> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_mmuRsp_refilling> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <decode_to_execute_IS_RS2_SIGNED> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_IS_RS1_SIGNED> 
INFO:Xst:2261 - The FF/Latch <decode_to_execute_INSTRUCTION_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_ALU_BITWISE_CTRL_1> 
INFO:Xst:2261 - The FF/Latch <basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <basesoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_25> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_25> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_30> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_30> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_26> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_26> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_31> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_31> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_27> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_27> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_0> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_0> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_28> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_28> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_1> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_29> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_29> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_2> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_2> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_3> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_3> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_4> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_5> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_5> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_6> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_6> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_7> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_7> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_8> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_8> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_9> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_9> 
INFO:Xst:2261 - The FF/Latch <externalInterruptArray_regNext_2> in Unit <VexRiscv> is equivalent to the following 29 FFs/Latches, which will be removed : <externalInterruptArray_regNext_3> <externalInterruptArray_regNext_4> <externalInterruptArray_regNext_5> <externalInterruptArray_regNext_6> <externalInterruptArray_regNext_7> <externalInterruptArray_regNext_8> <externalInterruptArray_regNext_9> <externalInterruptArray_regNext_10> <externalInterruptArray_regNext_11> <externalInterruptArray_regNext_12> <externalInterruptArray_regNext_13> <externalInterruptArray_regNext_14> <externalInterruptArray_regNext_15> <externalInterruptArray_regNext_16> <externalInterruptArray_regNext_17> <externalInterruptArray_regNext_18> <externalInterruptArray_regNext_19> <externalInterruptArray_regNext_20> <externalInterruptArray_regNext_21> <externalInterruptArray_regNext_22> <externalInterruptArray_regNext_23> <externalInterruptArray_regNext_24> <externalInterruptArray_regNext_25> <externalInterruptArray_regNext_26>
   <externalInterruptArray_regNext_27> <externalInterruptArray_regNext_28> <externalInterruptArray_regNext_29> <externalInterruptArray_regNext_30> <externalInterruptArray_regNext_31> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_10> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_10> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_11> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_11> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_12> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_13> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_13> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_14> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_14> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_15> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_15> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_20> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_20> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_16> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_16> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_21> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_21> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_17> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_17> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_22> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_22> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_18> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_18> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_23> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_23> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_19> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_19> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_24> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_24> 
WARNING:Xst:1710 - FF/Latch <externalInterruptArray_regNext_2> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 111   | 111
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <basesoc_sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <basesoc_sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <IBusCachedPlugin_fetchPc_pcReg_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_fetchPc_pcReg_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_115__0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_115__1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_to_execute_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <memory_DivPlugin_rs1_32> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_130__0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_130__1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:1710 - FF/Latch <decode_to_execute_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_to_writeBack_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_to_writeBack_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ddrphy_record2_wrdata_mask_1> <ddrphy_record3_wrdata_mask_0> <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 

Optimizing unit <top> ...

Optimizing unit <VexRiscv> ...

Optimizing unit <InstructionCache> ...

Optimizing unit <DataCache> ...
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/IBusCachedPlugin_injector_decodeRemoved> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_24> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_19> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_30> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_25> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_31> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_26> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_27> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_28> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_29> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_140__2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_140__1> <VexRiscv/_zz_140__0> 
INFO:Xst:2261 - The FF/Latch <basesoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <spiflash_i_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1_/stageA_request_size_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1_/stageA_request_size_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_DivPlugin_rs2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_0> 
INFO:Xst:2261 - The FF/Latch <spiflash_clk1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <basesoc_sdram_bandwidth_counter_0> <spiflash_i_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1_/stageB_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_7> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_9> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_133__2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_133__1> <VexRiscv/_zz_133__0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1_/stageA_request_wr> 
INFO:Xst:2261 - The FF/Latch <basesoc_sdram_cmd_payload_a_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_10> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_11> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_12> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_13> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_14> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_20> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_15> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_21> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_16> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_22> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_17> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <basesoc_sdram_dfi_p0_rddata_en> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_18> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_23> 
INFO:Xst:3203 - The FF/Latch <basesoc_sdram_bandwidth_period> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <basesoc_sdram_timer_count_0> 
INFO:Xst:3203 - The FF/Latch <spiflash_clk1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <basesoc_sdram_timer_count_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 101.
Optimizing block <top> to meet ratio 100 (+ 0) of 1430 slices :
Area constraint is met for block <top>, final ratio is 99.
Forward register balancing over carry chain Madd_n3898_cy<0>
Forward register balancing over carry chain Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>
Forward register balancing over carry chain VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<0>
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_4_BRB5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_MEMORY_WR> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_IS_MUL_BRB4> <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_IS_MUL_BRB0> <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_17_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_9_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_25_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_18_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_10_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_26_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_19_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_11_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_27_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_20_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_12_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_28_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_21_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_13_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_29_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_25> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_IS_MUL_BRB3> <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_22_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_14_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_30_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_23_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_15_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_31_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_12> in Unit <top> is equivalent to the following 16 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_15_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_14_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_13_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_12_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_11_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_10_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_9_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_8_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_31_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_30_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_29_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_28_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_27_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_26_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_25_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_24_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_13> in Unit <top> is equivalent to the following 24 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_23_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_22_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_21_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_20_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_19_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_18_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_17_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_16_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_15_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_14_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_13_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_12_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_11_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_10_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_9_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_8_BRB2>
   <VexRiscv/dataCache_1_/stageA_request_data_31_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_30_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_29_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_28_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_27_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_26_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_25_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_3_BRB5> 
INFO:Xst:2261 - The FF/Latch <memadr_1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB7> 
INFO:Xst:2261 - The FF/Latch <memadr_1_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/execute_to_memory_IS_MUL_BRB4> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/execute_to_memory_IS_MUL_BRB0> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_2_BRB5> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_1_BRB5> 
INFO:Xst:2261 - The FF/Latch <basesoc_sdram_bandwidth_cmd_is_write> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <basesoc_sdram_twtrcon_count_0_BRB2> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22 has(ve) been forward balanced into : VexRiscv/_n5573<1>11411_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31 has(ve) been forward balanced into : VexRiscv/_n5573<1>5_SW0_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4 has(ve) been forward balanced into : VexRiscv/decode_arbitration_isStuck3_FRB.
	Register(s) VexRiscv/_n5573<1>10_FRB VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26 has(ve) been forward balanced into : VexRiscv/_n5573<1>11_SW0_FRB.
	Register(s) VexRiscv/_n5573<1>1121_FRB VexRiscv/_n5573<1>1131_FRB VexRiscv/_n5573<1>1331_FRB VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28 VexRiscv/_n5573<1>6_FRB has(ve) been forward balanced into : VexRiscv/_n5573<1>7_FRB.
	Register(s) VexRiscv/decode_to_execute_INSTRUCTION_28 VexRiscv/decode_to_execute_INSTRUCTION_30 VexRiscv/decode_to_execute_INSTRUCTION_29 has(ve) been forward balanced into : VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_656_o<11>1_SW0_FRB.
	Register(s) _n69191_FRB _n7000<5>1_FRB _n7003<5>1_FRB has(ve) been forward balanced into : Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1321_FRB.
	Register(s) basesoc_csrbankarray_csrbank1_sel<13>11_FRB basesoc_interface_adr_12 basesoc_interface_adr_10 has(ve) been forward balanced into : basesoc_csrbankarray_csrbank3_sel<13>1_FRB.
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_4 basesoc_interface_adr_2 basesoc_interface_adr_3 has(ve) been forward balanced into : _n691021_FRB.
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_5 basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_4 has(ve) been forward balanced into : _n6997<5>1_FRB.
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_3 basesoc_interface_adr_5 has(ve) been forward balanced into : _n693411_FRB.
	Register(s) basesoc_interface_adr_1 basesoc_interface_adr_0 basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_4 basesoc_interface_adr_5 has(ve) been forward balanced into : _n7003<5>1_FRB.
	Register(s) basesoc_interface_adr_1 basesoc_interface_adr_0 basesoc_interface_adr_2 basesoc_interface_adr_4 basesoc_interface_adr_5 basesoc_interface_adr_3 has(ve) been forward balanced into : _n69311_FRB.
	Register(s) basesoc_interface_adr_1 basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_4 basesoc_interface_adr_5 basesoc_interface_adr_0 has(ve) been forward balanced into : _n69251_FRB.
	Register(s) basesoc_interface_adr_13 basesoc_interface_adr_11 basesoc_interface_adr_9 has(ve) been forward balanced into : basesoc_csrbankarray_csrbank1_sel<13>11_FRB.
	Register(s) basesoc_interface_adr_2 basesoc_interface_adr_1 basesoc_interface_adr_0 basesoc_interface_adr_5 basesoc_interface_adr_3 basesoc_interface_adr_4 has(ve) been forward balanced into : Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1421_FRB.
	Register(s) basesoc_interface_adr_2 basesoc_interface_adr_1 basesoc_interface_adr_5 basesoc_interface_adr_0 basesoc_interface_adr_3 basesoc_interface_adr_4 has(ve) been forward balanced into : _n7000<5>1_FRB.
	Register(s) basesoc_interface_adr_3 basesoc_interface_adr_0 basesoc_interface_adr_2 basesoc_interface_adr_1 has(ve) been forward balanced into : _n691311_FRB.
	Register(s) basesoc_interface_adr_3 basesoc_interface_adr_0 basesoc_interface_adr_4 basesoc_interface_adr_1 basesoc_interface_adr_2 basesoc_interface_adr_5 has(ve) been forward balanced into : _n69341_FRB.
	Register(s) basesoc_interface_adr_3 basesoc_interface_adr_1 basesoc_interface_adr_2 basesoc_interface_adr_4 basesoc_interface_adr_0 basesoc_interface_adr_5 has(ve) been forward balanced into : _n6937<5>1_FRB.
	Register(s) basesoc_interface_adr_3 basesoc_interface_adr_2 basesoc_interface_adr_4 basesoc_interface_adr_5 basesoc_interface_adr_1 basesoc_interface_adr_0 has(ve) been forward balanced into : _n6943<5>2_FRB.
	Register(s) basesoc_interface_adr_4 basesoc_interface_adr_0 basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_1 basesoc_interface_adr_5 has(ve) been forward balanced into : _n69581_FRB.
	Register(s) basesoc_interface_adr_5 _n691021_FRB has(ve) been forward balanced into : _n7006<5>1_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_3 basesoc_interface_adr_4 basesoc_interface_adr_2 has(ve) been forward balanced into : _n69191_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_4 basesoc_interface_adr_2 basesoc_interface_adr_3 has(ve) been forward balanced into : _n6994<5>1_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_1 basesoc_interface_adr_0 basesoc_interface_adr_4 basesoc_interface_adr_3 basesoc_interface_adr_2 has(ve) been forward balanced into : _n6991<5>1_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_1 basesoc_interface_adr_3 basesoc_interface_adr_0 basesoc_interface_adr_2 basesoc_interface_adr_4 has(ve) been forward balanced into : Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT705_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_3 basesoc_interface_adr_4 basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_2 has(ve) been forward balanced into : _n69281_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_4 basesoc_interface_adr_1 basesoc_interface_adr_3 basesoc_interface_adr_2 basesoc_interface_adr_0 has(ve) been forward balanced into : _n6946<5>1_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_4 basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_1 basesoc_interface_adr_0 has(ve) been forward balanced into : _n6940<5>1_FRB.
	Register(s) refresher_state_FSM_FFd1 basesoc_sdram_generator_done refresher_state_FSM_FFd2 has(ve) been forward balanced into : basesoc_sdram_cmd_valid1_FRB.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB5 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB8.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB6.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0_BRB5.
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_BRB0 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_BRB2.
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_BRB0 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_BRB2.
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB0 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB2 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB3.
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_BRB3 .
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_BRB3 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_BRB4 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_BRB5.
	Register(s) VexRiscv/_zz_128_ has(ve) been backward balanced into : VexRiscv/_zz_128__BRB0 .
	Register(s) VexRiscv/_zz_135_ has(ve) been backward balanced into : VexRiscv/_zz_135__BRB0 VexRiscv/_zz_135__BRB1 VexRiscv/_zz_135__BRB2 VexRiscv/_zz_135__BRB3.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_10 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_10_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_11 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_11_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_12 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_12_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_13 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_13_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_14 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_14_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_15 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_15_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_16 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_16_BRB1 VexRiscv/dataCache_1_/stageA_request_data_16_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_17 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_17_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_18 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_18_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_19 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_19_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_20 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_20_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_21 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_21_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_22 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_22_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_23 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_23_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_24 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_24_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_25 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_25_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_26 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_26_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_27 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_27_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_28 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_28_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_29 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_29_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_30 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_30_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_31 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_31_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_8 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_8_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_9 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_9_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageB_memCmdSent has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageB_memCmdSent_BRB0 VexRiscv/dataCache_1_/stageB_memCmdSent_BRB1 VexRiscv/dataCache_1_/stageB_memCmdSent_BRB2 VexRiscv/dataCache_1_/stageB_memCmdSent_BRB3.
	Register(s) VexRiscv/decode_to_execute_IS_MUL has(ve) been backward balanced into : VexRiscv/decode_to_execute_IS_MUL_BRB1 VexRiscv/decode_to_execute_IS_MUL_BRB2 VexRiscv/decode_to_execute_IS_MUL_BRB5.
	Register(s) VexRiscv/execute_to_memory_IS_MUL has(ve) been backward balanced into : VexRiscv/execute_to_memory_IS_MUL_BRB1 VexRiscv/execute_to_memory_IS_MUL_BRB2 VexRiscv/execute_to_memory_IS_MUL_BRB3 VexRiscv/execute_to_memory_IS_MUL_BRB5.
	Register(s) basesoc_csrbankarray_interface3_bank_bus_dat_r_4 has(ve) been backward balanced into : basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB0 basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB1 basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB3 basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB4 basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB5 basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB8 basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB9 basesoc_csrbankarray_interface3_bank_bus_dat_r_4_BRB11.
	Register(s) basesoc_csrbankarray_interface3_bank_bus_dat_r_5 has(ve) been backward balanced into : basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB0 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB1 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB4 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB5 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB6 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB7 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB9 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB10 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB12 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB13 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB14 basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB15.
	Register(s) basesoc_csrbankarray_interface3_bank_bus_dat_r_6 has(ve) been backward balanced into : basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB0 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB1 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB2 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB3 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB4 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB5 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB7 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB8 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB9 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB10 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB11 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB12 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB13 basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB14.
	Register(s) basesoc_sdram_bankmachine0_twtpcon_count_0 has(ve) been backward balanced into : basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0 basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1 basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2 basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3.
	Register(s) basesoc_sdram_bankmachine0_twtpcon_count_1 has(ve) been backward balanced into : basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0 basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1 .
	Register(s) basesoc_sdram_bankmachine0_twtpcon_count_2 has(ve) been backward balanced into : basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0 basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2 basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3 .
	Register(s) basesoc_sdram_bankmachine1_twtpcon_count_0 has(ve) been backward balanced into : basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0 basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1 basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2 basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3.
	Register(s) basesoc_sdram_bankmachine1_twtpcon_count_1 has(ve) been backward balanced into : basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0 basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1 .
	Register(s) basesoc_sdram_bankmachine1_twtpcon_count_2 has(ve) been backward balanced into : basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0 basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2 basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3 .
	Register(s) basesoc_sdram_bankmachine2_twtpcon_count_0 has(ve) been backward balanced into : basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0 basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1 basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2 basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3.
	Register(s) basesoc_sdram_bankmachine2_twtpcon_count_1 has(ve) been backward balanced into : basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0 basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1 .
	Register(s) basesoc_sdram_bankmachine2_twtpcon_count_2 has(ve) been backward balanced into : basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0 basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2 basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3 .
	Register(s) basesoc_sdram_bankmachine3_twtpcon_count_0 has(ve) been backward balanced into : basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0 basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1 basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2 basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3.
	Register(s) basesoc_sdram_bankmachine3_twtpcon_count_1 has(ve) been backward balanced into : basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0 basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1 .
	Register(s) basesoc_sdram_bankmachine3_twtpcon_count_2 has(ve) been backward balanced into : basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0 basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2 basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3 .
	Register(s) basesoc_sdram_dfi_p1_wrdata_en has(ve) been backward balanced into : basesoc_sdram_dfi_p1_wrdata_en_BRB0 basesoc_sdram_dfi_p1_wrdata_en_BRB1 basesoc_sdram_dfi_p1_wrdata_en_BRB2 basesoc_sdram_dfi_p1_wrdata_en_BRB3 basesoc_sdram_dfi_p1_wrdata_en_BRB4 basesoc_sdram_dfi_p1_wrdata_en_BRB5.
	Register(s) basesoc_sdram_phaseinjector1_status_22 has(ve) been backward balanced into : basesoc_sdram_phaseinjector1_status_22_BRB0 basesoc_sdram_phaseinjector1_status_22_BRB1.
	Register(s) basesoc_sdram_phaseinjector1_status_30 has(ve) been backward balanced into : basesoc_sdram_phaseinjector1_status_30_BRB1.
	Register(s) basesoc_sdram_twtrcon_count_0 has(ve) been backward balanced into : basesoc_sdram_twtrcon_count_0_BRB0 basesoc_sdram_twtrcon_count_0_BRB1 basesoc_sdram_twtrcon_count_0_BRB4 basesoc_sdram_twtrcon_count_0_BRB5.
	Register(s) basesoc_sdram_twtrcon_count_1 has(ve) been backward balanced into : basesoc_sdram_twtrcon_count_1_BRB0 basesoc_sdram_twtrcon_count_1_BRB1 basesoc_sdram_twtrcon_count_1_BRB2 basesoc_sdram_twtrcon_count_1_BRB3.
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB1 ddram_cas_n_BRB2.
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB1 ddram_ras_n_BRB2.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB1 ddram_we_n_BRB2.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3 ddrphy_rddata_sr_1_BRB4 .
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB2 ddrphy_rddata_sr_2_BRB4 ddrphy_rddata_sr_2_BRB5 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB4 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB5 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 .
	Register(s) ddrphy_record0_cas_n has(ve) been backward balanced into : ddrphy_record0_cas_n_BRB1 ddrphy_record0_cas_n_BRB2 .
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 .
	Register(s) ddrphy_record0_ras_n has(ve) been backward balanced into : ddrphy_record0_ras_n_BRB1 ddrphy_record0_ras_n_BRB2 ddrphy_record0_ras_n_BRB3.
	Register(s) ddrphy_record0_we_n has(ve) been backward balanced into : ddrphy_record0_we_n_BRB1 ddrphy_record0_we_n_BRB2 .
	Register(s) ddrphy_record1_cas_n has(ve) been backward balanced into : ddrphy_record1_cas_n_BRB1 ddrphy_record1_cas_n_BRB2 .
	Register(s) ddrphy_record1_ras_n has(ve) been backward balanced into : ddrphy_record1_ras_n_BRB0 ddrphy_record1_ras_n_BRB1 ddrphy_record1_ras_n_BRB2 ddrphy_record1_ras_n_BRB3.
	Register(s) ddrphy_record1_we_n has(ve) been backward balanced into : ddrphy_record1_we_n_BRB1 ddrphy_record1_we_n_BRB2 .
	Register(s) litedramwishbone2native_state_FSM_FFd1 has(ve) been backward balanced into : litedramwishbone2native_state_FSM_FFd1_BRB0 litedramwishbone2native_state_FSM_FFd1_BRB1 litedramwishbone2native_state_FSM_FFd1_BRB2 litedramwishbone2native_state_FSM_FFd1_BRB3 litedramwishbone2native_state_FSM_FFd1_BRB4 litedramwishbone2native_state_FSM_FFd1_BRB5.
	Register(s) multiplexer_state_FSM_FFd1 has(ve) been backward balanced into : multiplexer_state_FSM_FFd1_BRB0 multiplexer_state_FSM_FFd1_BRB1 multiplexer_state_FSM_FFd1_BRB3 multiplexer_state_FSM_FFd1_BRB4 multiplexer_state_FSM_FFd1_BRB5.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4.
	Register(s) new_master_wdata_ready has(ve) been backward balanced into : new_master_wdata_ready_BRB0 new_master_wdata_ready_BRB4 new_master_wdata_ready_BRB5 new_master_wdata_ready_BRB6 new_master_wdata_ready_BRB7 new_master_wdata_ready_BRB8 new_master_wdata_ready_BRB9 new_master_wdata_ready_BRB10 new_master_wdata_ready_BRB11 new_master_wdata_ready_BRB12 new_master_wdata_ready_BRB13 new_master_wdata_ready_BRB14 new_master_wdata_ready_BRB15 new_master_wdata_ready_BRB16 new_master_wdata_ready_BRB17 new_master_wdata_ready_BRB18 new_master_wdata_ready_BRB19.
Unit <top> processed.
FlipFlop VexRiscv/_zz_128__BRB0 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_135__BRB1 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_135__BRB2 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_220_ has been replicated 1 time(s)
FlipFlop VexRiscv/memory_to_writeBack_MEMORY_ENABLE has been replicated 1 time(s)
FlipFlop VexRiscv/writeBack_arbitration_isValid has been replicated 1 time(s)
FlipFlop bankmachine1_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop bankmachine3_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop bankmachine3_state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB4>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB1>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB5>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_2_BRB9>.
	Found 2-bit shift register for signal <new_master_rdata_valid2_BRB6>.
	Found 2-bit shift register for signal <new_master_rdata_valid2_BRB7>.
	Found 2-bit shift register for signal <new_master_rdata_valid2_BRB8>.
	Found 2-bit shift register for signal <new_master_rdata_valid2_BRB10>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <ddrphy_rddata_sr_1_BRB0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3121
 Flip-Flops                                            : 3121
# Shift Registers                                      : 17
 2-bit shift register                                  : 7
 3-bit shift register                                  : 5
 4-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5678
#      GND                         : 1
#      INV                         : 57
#      LUT1                        : 110
#      LUT2                        : 560
#      LUT3                        : 546
#      LUT4                        : 562
#      LUT5                        : 609
#      LUT6                        : 1722
#      MUXCY                       : 754
#      MUXF7                       : 73
#      VCC                         : 1
#      XORCY                       : 683
# FlipFlops/Latches                : 3149
#      FD                          : 253
#      FDE                         : 1147
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 529
#      FDRE                        : 1023
#      FDS                         : 71
#      FDSE                        : 114
#      ODDR2                       : 6
# RAMS                             : 128
#      RAM16X1D                    : 104
#      RAMB16BWER                  : 15
#      RAMB8BWER                   : 9
# Shift Registers                  : 17
#      SRLC16E                     : 17
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 4
#      DSP48A1                     : 4
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3149  out of  11440    27%  
 Number of Slice LUTs:                 4391  out of   5720    76%  
    Number used as Logic:              4166  out of   5720    72%  
    Number used as Memory:              225  out of   1440    15%  
       Number used as RAM:              208
       Number used as SRL:               17

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5685
   Number with an unused Flip Flop:    2536  out of   5685    44%  
   Number with an unused LUT:          1294  out of   5685    22%  
   Number of fully used LUT-FF pairs:  1855  out of   5685    32%  
   Number of unique control sets:       134

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    200    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of     32    62%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3216  |
clk100                             | PLL_ADV:CLKOUT2        | 86    |
base50_clk                         | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 27.280ns (Maximum Frequency: 36.657MHz)
   Minimum input arrival time before clock: 4.958ns
   Maximum output required time after clock: 7.880ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 27.280ns (frequency: 36.657MHz)
  Total number of paths / destination ports: 443214 / 9095
-------------------------------------------------------------------------
Delay:               1.364ns (Levels of Logic = 0)
  Source:            ddrphy_phase_half (FF)
  Destination:       ddrphy_phase_sys (FF)
  Source Clock:      clk100 rising 5.0X +270
  Destination Clock: clk100 rising 2.5X

  Data Path: ddrphy_phase_half to ddrphy_phase_sys
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  ddrphy_phase_half (ddrphy_phase_half)
     FDR:D                     0.074          ddrphy_phase_sys
    ----------------------------------------
    Total                      1.364ns (0.599ns logic, 0.765ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  FDPE_4 (xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.074          FDPE_5
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1456 / 406
-------------------------------------------------------------------------
Offset:              4.958ns (Levels of Logic = 2)
  Source:            user_btn1 (PAD)
  Destination:       waittimer1_count_0 (FF)
  Destination Clock: clk100 rising 2.5X

  Data Path: user_btn1 to waittimer1_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.789  user_btn1_IBUF (user_btn1_IBUF)
     LUT6:I0->O           20   0.254   1.285  _n5959_inv1 (_n5959_inv)
     FDSE:CE                   0.302          waittimer1_count_0
    ----------------------------------------
    Total                      4.958ns (1.884ns logic, 3.074ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.790  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.250   0.725  xilinxasyncresetsynchronizerimpl21 (xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.459          FDPE_5
    ----------------------------------------
    Total                      2.224ns (0.709ns logic, 1.515ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 1054 / 203
-------------------------------------------------------------------------
Offset:              7.880ns (Levels of Logic = 4)
  Source:            new_master_rdata_valid0_BRB10 (FF)
  Destination:       OSERDES2:D4 (PAD)
  Source Clock:      clk100 rising 2.5X

  Data Path: new_master_rdata_valid0_BRB10 to OSERDES2:D4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  new_master_rdata_valid0_BRB10 (new_master_rdata_valid0_BRB10)
     LUT6:I0->O            1   0.254   1.112  roundrobin0_grant_roundrobin3_grant_OR_354_o3 (N844)
     LUT6:I1->O            6   0.254   0.984  roundrobin0_grant_roundrobin3_grant_OR_354_o4 (new_master_wdata_ready)
     LUT3:I1->O           64   0.250   2.385  mux120111 (mux12011)
     LUT6:I0->O            1   0.254   0.681  mux13011 (basesoc_sdram_master_p0_wrdata<19>)
    OSERDES2:D4                0.000          OSERDES2_3
    ----------------------------------------
    Total                      7.880ns (1.537ns logic, 6.343ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 104
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.280|         |         |         |
clk100         |    4.711|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   10.417|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 70.00 secs
Total CPU time to Xst completion: 69.69 secs
 
--> 


Total memory usage is 460452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  563 (   0 filtered)
Number of infos    :  140 (   0 filtered)

