ISim log file
Running: /media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/tester_disp_test_isim_par.exe -intstyle ise -gui -sdfmax /uut/=netgen/par/tester_dispositivi_timesim.sdf -sdfroot /uut -tclbatch isim.cmd -wdb /media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/tester_disp_test_isim_par.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/par/tester_dispositivi_timesim.sdf, for root module /uut/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 2320 ps(5), Instance /tester_disp_test/uut/booth_cu_en_a_0/ : Warning: /X_LATCHE SETUP  Low VIOLATION ON I WITH RESPECT TO CLK;
  Expected := 0.115 ns; Observed := 0.079 ns; At : 2.32 ns
# exit 0
