#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Mon May 16 19:29:54 2016
# Process ID: 1932
# Log file: G:/isefiles/RCPU/planAhead_run_2/planAhead.log
# Journal file: G:/isefiles/RCPU/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/ISE/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source G:/isefiles/RCPU/pa.fromHdl.tcl
# create_project -name RCPU -dir "G:/isefiles/RCPU/planAhead_run_2" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "TopTest.ucf" [current_fileset -constrset]
Adding file 'G:/isefiles/RCPU/TopTest.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/Ins_ROM.ngc}]
# set hdlfile [add_files [list {Register.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/Ins_ROM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CPU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BTN_OK.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TopTest.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top TopTest $srcset
# add_files [list {TopTest.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Ins_ROM.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "G:/isefiles/RCPU/Register.v" into library work
Analyzing Verilog file "G:/isefiles/RCPU/ipcore_dir/Ins_ROM.v" into library work
Analyzing Verilog file "G:/isefiles/RCPU/ALU.v" into library work
Analyzing Verilog file "G:/isefiles/RCPU/CPU.v" into library work
Analyzing Verilog file "G:/isefiles/RCPU/BTN_OK.v" into library work
Analyzing Verilog file "G:/isefiles/RCPU/TopTest.v" into library work
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Ins_ROM.ngc ...
WARNING:NetListWriters:298 - No output is written to Ins_ROM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Ins_ROM.edif ...
ngc2edif: Total memory usage is 82096 kilobytes

Reading core file 'G:/isefiles/RCPU/ipcore_dir/Ins_ROM.ngc' for (cell view 'Ins_ROM', library 'work', file 'Ins_ROM.v')
Parsing EDIF File [./.Xil/PlanAhead-1932-RafaelCheng-PC/ngc2edif/Ins_ROM.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-1932-RafaelCheng-PC/ngc2edif/Ins_ROM.edif]
Loading clock regions from C:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/ISE/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/ISE/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [G:/isefiles/RCPU/TopTest.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'btn_ok/BTN_Out' at site C9, Unknown instance type 'RTL_FDRSE' [G:/isefiles/RCPU/TopTest.ucf:15]
Finished Parsing UCF File [G:/isefiles/RCPU/TopTest.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f1267ca3
open_rtl_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 611.836 ; gain = 182.559
update_compile_order -fileset sim_1
startgroup
set_property package_pin V10 [get_ports clk_100MHz]
endgroup
startgroup
set_property package_pin C9 [get_ports btn]
endgroup
set_property is_loc_fixed false [get_ports [list  btn]]
set_property is_loc_fixed true [get_ports [list  btn]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See G:/isefiles/RCPU\planAhead_pid1932.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon May 16 19:30:41 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
