{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737884025557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737884025557 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CAD_VGA_Quartus 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"CAD_VGA_Quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737884025659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737884025693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737884025693 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737884026058 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737884026125 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737884026659 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1737884029875 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK3_50~inputCLKENA0 1593 global CLKCTRL_G12 " "CLOCK3_50~inputCLKENA0 with 1593 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1737884030156 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1737884030156 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RESET_N~inputCLKENA0 640 global CLKCTRL_G10 " "RESET_N~inputCLKENA0 with 640 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1737884030156 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1737884030156 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1737884030156 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver RESET_N~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver RESET_N~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad RESET_N PIN_P22 " "Refclk input I/O pad RESET_N is placed onto PIN_P22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1737884030158 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1737884030158 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1737884030158 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737884030160 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737884030316 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737884030322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737884030331 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737884030339 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1737884031587 ""}
{ "Info" "ISTA_SDC_FOUND" "CAD_VGA_Quartus.sdc " "Reading SDC File: 'CAD_VGA_Quartus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1737884031599 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1737884031634 ""}
{ "Warning" "WSTA_SCC_LOOP" "69 " "Found combinational loop of 69 nodes" { { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[31\]~83\|combout " "Node \"VGA_MG\|pseudo_rand\[31\]~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|dataa " "Node \"VGA_MG\|lfsr32~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|combout " "Node \"VGA_MG\|lfsr32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[0\]~86\|datad " "Node \"VGA_MG\|pseudo_rand\[0\]~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[0\]~86\|combout " "Node \"VGA_MG\|pseudo_rand\[0\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[1\]~84\|datad " "Node \"VGA_MG\|pseudo_rand\[1\]~84\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[1\]~84\|combout " "Node \"VGA_MG\|pseudo_rand\[1\]~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[2\]~76\|datad " "Node \"VGA_MG\|pseudo_rand\[2\]~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[2\]~76\|combout " "Node \"VGA_MG\|pseudo_rand\[2\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[3\]~75\|datad " "Node \"VGA_MG\|pseudo_rand\[3\]~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[3\]~75\|combout " "Node \"VGA_MG\|pseudo_rand\[3\]~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[4\]~74\|datad " "Node \"VGA_MG\|pseudo_rand\[4\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[4\]~74\|combout " "Node \"VGA_MG\|pseudo_rand\[4\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[5\]~73\|datad " "Node \"VGA_MG\|pseudo_rand\[5\]~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[5\]~73\|combout " "Node \"VGA_MG\|pseudo_rand\[5\]~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[6\]~72\|datad " "Node \"VGA_MG\|pseudo_rand\[6\]~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[6\]~72\|combout " "Node \"VGA_MG\|pseudo_rand\[6\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[7\]~71\|datad " "Node \"VGA_MG\|pseudo_rand\[7\]~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[7\]~71\|combout " "Node \"VGA_MG\|pseudo_rand\[7\]~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[8\]~131\|datad " "Node \"VGA_MG\|pseudo_rand\[8\]~131\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[8\]~131\|combout " "Node \"VGA_MG\|pseudo_rand\[8\]~131\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[9\]~129\|datad " "Node \"VGA_MG\|pseudo_rand\[9\]~129\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[9\]~129\|combout " "Node \"VGA_MG\|pseudo_rand\[9\]~129\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[10\]~126\|datad " "Node \"VGA_MG\|pseudo_rand\[10\]~126\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[10\]~126\|combout " "Node \"VGA_MG\|pseudo_rand\[10\]~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[11\]~123\|datad " "Node \"VGA_MG\|pseudo_rand\[11\]~123\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[11\]~123\|combout " "Node \"VGA_MG\|pseudo_rand\[11\]~123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[12\]~120\|datad " "Node \"VGA_MG\|pseudo_rand\[12\]~120\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[12\]~120\|combout " "Node \"VGA_MG\|pseudo_rand\[12\]~120\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[13\]~117\|datad " "Node \"VGA_MG\|pseudo_rand\[13\]~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[13\]~117\|combout " "Node \"VGA_MG\|pseudo_rand\[13\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[14\]~114\|datad " "Node \"VGA_MG\|pseudo_rand\[14\]~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[14\]~114\|combout " "Node \"VGA_MG\|pseudo_rand\[14\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[15\]~111\|datad " "Node \"VGA_MG\|pseudo_rand\[15\]~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[15\]~111\|combout " "Node \"VGA_MG\|pseudo_rand\[15\]~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[16\]~108\|datad " "Node \"VGA_MG\|pseudo_rand\[16\]~108\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[16\]~108\|combout " "Node \"VGA_MG\|pseudo_rand\[16\]~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[17\]~105\|datad " "Node \"VGA_MG\|pseudo_rand\[17\]~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[17\]~105\|combout " "Node \"VGA_MG\|pseudo_rand\[17\]~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[18\]~102\|datad " "Node \"VGA_MG\|pseudo_rand\[18\]~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[18\]~102\|combout " "Node \"VGA_MG\|pseudo_rand\[18\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[19\]~99\|datad " "Node \"VGA_MG\|pseudo_rand\[19\]~99\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[19\]~99\|combout " "Node \"VGA_MG\|pseudo_rand\[19\]~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[20\]~96\|datad " "Node \"VGA_MG\|pseudo_rand\[20\]~96\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[20\]~96\|combout " "Node \"VGA_MG\|pseudo_rand\[20\]~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[21\]~93\|datad " "Node \"VGA_MG\|pseudo_rand\[21\]~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[21\]~93\|combout " "Node \"VGA_MG\|pseudo_rand\[21\]~93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[22\]~88\|datad " "Node \"VGA_MG\|pseudo_rand\[22\]~88\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[22\]~88\|combout " "Node \"VGA_MG\|pseudo_rand\[22\]~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[23\]~82\|datad " "Node \"VGA_MG\|pseudo_rand\[23\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[23\]~82\|combout " "Node \"VGA_MG\|pseudo_rand\[23\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[24\]~65\|datad " "Node \"VGA_MG\|pseudo_rand\[24\]~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[24\]~65\|combout " "Node \"VGA_MG\|pseudo_rand\[24\]~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[25\]~63\|datad " "Node \"VGA_MG\|pseudo_rand\[25\]~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[25\]~63\|combout " "Node \"VGA_MG\|pseudo_rand\[25\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[26\]~62\|datad " "Node \"VGA_MG\|pseudo_rand\[26\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[26\]~62\|combout " "Node \"VGA_MG\|pseudo_rand\[26\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[27\]~70\|datad " "Node \"VGA_MG\|pseudo_rand\[27\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[27\]~70\|combout " "Node \"VGA_MG\|pseudo_rand\[27\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[28\]~69\|datad " "Node \"VGA_MG\|pseudo_rand\[28\]~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[28\]~69\|combout " "Node \"VGA_MG\|pseudo_rand\[28\]~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[29\]~68\|datad " "Node \"VGA_MG\|pseudo_rand\[29\]~68\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[29\]~68\|combout " "Node \"VGA_MG\|pseudo_rand\[29\]~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[30\]~67\|datad " "Node \"VGA_MG\|pseudo_rand\[30\]~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[30\]~67\|combout " "Node \"VGA_MG\|pseudo_rand\[30\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[31\]~83\|datad " "Node \"VGA_MG\|pseudo_rand\[31\]~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|datab " "Node \"VGA_MG\|lfsr32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|datac " "Node \"VGA_MG\|lfsr32~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|datad " "Node \"VGA_MG\|lfsr32~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884031660 ""}  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 1030 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1737884031660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentHPos\[4\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentHPos\[4\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884031922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737884031922 "|CAD_VGA_Quartus|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_24MHz " "Node: Maze_Game:VGA_MG\|CLK_24MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|SquareY\[0\] Maze_Game:VGA_MG\|CLK_24MHz " "Register Maze_Game:VGA_MG\|SquareY\[0\] is being clocked by Maze_Game:VGA_MG\|CLK_24MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884031922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737884031922 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_24MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_40HZ " "Node: Maze_Game:VGA_MG\|CLK_40HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|IsOutGame Maze_Game:VGA_MG\|CLK_40HZ " "Register Maze_Game:VGA_MG\|IsOutGame is being clocked by Maze_Game:VGA_MG\|CLK_40HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884031922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737884031922 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_40HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|IsOutGame " "Node: Maze_Game:VGA_MG\|IsOutGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 Maze_Game:VGA_MG\|IsOutGame " "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 is being clocked by Maze_Game:VGA_MG\|IsOutGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884031922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737884031922 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|IsOutGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_2HZ " "Node: Maze_Game:VGA_MG\|CLK_2HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|LIFE_EN~0 Maze_Game:VGA_MG\|CLK_2HZ " "Register Maze_Game:VGA_MG\|LIFE_EN~0 is being clocked by Maze_Game:VGA_MG\|CLK_2HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884031922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737884031922 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_2HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_1HZ " "Node: Maze_Game:VGA_MG\|CLK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|tensCounter\[2\] Maze_Game:VGA_MG\|CLK_1HZ " "Register Maze_Game:VGA_MG\|tensCounter\[2\] is being clocked by Maze_Game:VGA_MG\|CLK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884031922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737884031922 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 RESET_N " "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884031923 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737884031923 "|CAD_VGA_Quartus|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_24 " "Node: CLOCK_24 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer_game\[1\] CLOCK_24 " "Register timer_game\[1\] is being clocked by CLOCK_24" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884031923 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737884031923 "|CAD_VGA_Quartus|CLOCK_24"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737884031990 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1737884031993 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737884031994 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737884031994 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737884031994 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737884031994 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737884031994 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737884031994 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1737884031994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737884032170 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737884032175 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737884032983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 DSP block " "Packed 32 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1737884032990 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1737884032990 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737884032990 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737884033428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737884034965 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1737884036316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:03 " "Fitter placement preparation operations ending: elapsed time is 00:01:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737884097899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737884152502 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737884161707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737884161707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737884164020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 12 { 0 ""} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737884178207 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737884178207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737884181068 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1737884181068 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737884181068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737884181074 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.10 " "Total time spent on timing analysis during the Fitter is 14.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737884203691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737884203787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737884208349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737884208356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737884212772 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737884229467 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "26 " "Following 26 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737884230097 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1737884230097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.fit.smsg " "Generated suppressed messages file C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737884230802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 85 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7045 " "Peak virtual memory: 7045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737884234147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 13:07:14 2025 " "Processing ended: Sun Jan 26 13:07:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737884234147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:31 " "Elapsed time: 00:03:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737884234147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:33 " "Total CPU time (on all processors): 00:03:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737884234147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737884234147 ""}
