Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Dec 11 21:32:41 2025
| Host              : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file CU_timing_summary_routed.rpt -pb CU_timing_summary_routed.pb -rpx CU_timing_summary_routed.rpx -warn_on_violation
| Design            : CU
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check       192         
TIMING-18  Warning   Missing input or output delay   248         
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (200)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mode[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (200)
--------------------------------
 There are 200 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.058        0.000                      0                 5029        0.019        0.000                      0                 5029        1.218        0.000                       0                  2689  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.750}        3.500           285.714         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.058        0.000                      0                 5029        0.019        0.000                      0                 5029        1.218        0.000                       0                  2689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.167ns (37.299%)  route 1.962ns (62.701%))
  Logic Levels:           12  (CARRY8=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X7Y16        DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.194     0.254 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=9, routed)           0.367     0.621    pe/ModMul_0/mul_w_mu_2/out_reg_i_77__1_1[13]
    SLICE_X59Y53         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     0.754 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0/O
                         net (fo=2, routed)           0.257     1.011    pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0_n_0
    SLICE_X60Y53         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     1.100 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0/O
                         net (fo=2, routed)           0.273     1.373    pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0_n_0
    SLICE_X60Y55         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     1.463 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0/O
                         net (fo=1, routed)           0.016     1.479    pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0_n_0
    SLICE_X60Y55         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     1.596 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0/CO[7]
                         net (fo=1, routed)           0.026     1.622    pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0_n_0
    SLICE_X60Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.637 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.663    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X60Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.678 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.704    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X60Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.760 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[0]
                         net (fo=3, routed)           0.497     2.257    pe/ModMul_0/mul_w3/mul_0/w_mu_5_sub[14]
    SLICE_X53Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.406 r  pe/ModMul_0/mul_w3/mul_0/out_reg_i_33__2/O
                         net (fo=1, routed)           0.016     2.422    pe/ModMul_0/mul_w_mu_4/buffer_reg[0][23]_1[1]
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.612 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.638    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.653 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     2.679    pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X53Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.694 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7/CO[7]
                         net (fo=1, routed)           0.026     2.720    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7_n_0
    SLICE_X53Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     2.809 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__7/O[3]
                         net (fo=2, routed)           0.380     3.189    pe/ModMul_0/mul_y4/out_reg/A[11]
    DSP48E2_X6Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_y4/out_reg/CLK
    DSP48E2_X6Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X6Y17        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.247    pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.188ns (38.227%)  route 1.920ns (61.773%))
  Logic Levels:           12  (CARRY8=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X7Y16        DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.194     0.254 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=9, routed)           0.367     0.621    pe/ModMul_0/mul_w_mu_2/out_reg_i_77__1_1[13]
    SLICE_X59Y53         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     0.754 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0/O
                         net (fo=2, routed)           0.257     1.011    pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0_n_0
    SLICE_X60Y53         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     1.100 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0/O
                         net (fo=2, routed)           0.273     1.373    pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0_n_0
    SLICE_X60Y55         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     1.463 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0/O
                         net (fo=1, routed)           0.016     1.479    pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0_n_0
    SLICE_X60Y55         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     1.596 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0/CO[7]
                         net (fo=1, routed)           0.026     1.622    pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0_n_0
    SLICE_X60Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.637 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.663    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X60Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.678 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.704    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X60Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.760 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[0]
                         net (fo=3, routed)           0.497     2.257    pe/ModMul_0/mul_w3/mul_0/w_mu_5_sub[14]
    SLICE_X53Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.406 r  pe/ModMul_0/mul_w3/mul_0/out_reg_i_33__2/O
                         net (fo=1, routed)           0.016     2.422    pe/ModMul_0/mul_w_mu_4/buffer_reg[0][23]_1[1]
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.612 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.638    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.653 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     2.679    pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X53Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.694 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7/CO[7]
                         net (fo=1, routed)           0.026     2.720    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7_n_0
    SLICE_X53Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     2.830 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__7/O[6]
                         net (fo=2, routed)           0.338     3.168    pe/ModMul_0/mul_y4/out_reg/A[14]
    DSP48E2_X6Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_y4/out_reg/CLK
    DSP48E2_X6Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X6Y17        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.264     3.244    pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.152ns (37.393%)  route 1.929ns (62.607%))
  Logic Levels:           12  (CARRY8=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X7Y16        DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.194     0.254 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=9, routed)           0.367     0.621    pe/ModMul_0/mul_w_mu_2/out_reg_i_77__1_1[13]
    SLICE_X59Y53         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     0.754 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0/O
                         net (fo=2, routed)           0.257     1.011    pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0_n_0
    SLICE_X60Y53         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     1.100 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0/O
                         net (fo=2, routed)           0.273     1.373    pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0_n_0
    SLICE_X60Y55         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     1.463 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0/O
                         net (fo=1, routed)           0.016     1.479    pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0_n_0
    SLICE_X60Y55         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     1.596 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0/CO[7]
                         net (fo=1, routed)           0.026     1.622    pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0_n_0
    SLICE_X60Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.637 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.663    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X60Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.678 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.704    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X60Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.760 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[0]
                         net (fo=3, routed)           0.497     2.257    pe/ModMul_0/mul_w3/mul_0/w_mu_5_sub[14]
    SLICE_X53Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.406 r  pe/ModMul_0/mul_w3/mul_0/out_reg_i_33__2/O
                         net (fo=1, routed)           0.016     2.422    pe/ModMul_0/mul_w_mu_4/buffer_reg[0][23]_1[1]
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.612 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.638    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.653 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     2.679    pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X53Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.694 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7/CO[7]
                         net (fo=1, routed)           0.026     2.720    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7_n_0
    SLICE_X53Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.074     2.794 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__7/O[2]
                         net (fo=2, routed)           0.347     3.141    pe/ModMul_0/mul_y4/out_reg/A[10]
    DSP48E2_X6Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_y4/out_reg/CLK
    DSP48E2_X6Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X6Y17        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280     3.228    pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z0/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.152ns (37.412%)  route 1.927ns (62.588%))
  Logic Levels:           9  (CARRY8=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/mul_z0/out_reg/CLK
    DSP48E2_X8Y10        DSP_OUTPUT                                   r  pe/ModMul_0/mul_z0/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.214     0.274 r  pe/ModMul_0/mul_z0/out_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=6, routed)           0.482     0.756    pe/ModMul_0/mul_z2/out_reg_i_91_0[23]
    SLICE_X55Y44         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     0.853 r  pe/ModMul_0/mul_z2/out_reg_i_189/O
                         net (fo=2, routed)           0.327     1.180    pe/ModMul_0/mul_z2/out_reg_i_189_n_0
    SLICE_X59Y44         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.290 r  pe/ModMul_0/mul_z2/out_reg_i_90/O
                         net (fo=2, routed)           0.198     1.488    pe/ModMul_0/mul_z2/out_reg_i_90_n_0
    SLICE_X58Y44         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     1.586 r  pe/ModMul_0/mul_z2/out_reg_i_98/O
                         net (fo=1, routed)           0.009     1.595    pe/ModMul_0/mul_z2/out_reg_i_98_n_0
    SLICE_X58Y44         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     1.833 r  pe/ModMul_0/mul_z2/out_reg_i_55/O[5]
                         net (fo=3, routed)           0.434     2.267    pe/ModMul_0/mul_z2/out_reg_i_98_0[16]
    SLICE_X57Y50         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.392 r  pe/ModMul_0/mul_z2/out_reg_i_22/O
                         net (fo=1, routed)           0.015     2.407    pe/ModMul_0/mul_z4/buffer_reg[0][15][7]
    SLICE_X57Y50         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.524 r  pe/ModMul_0/mul_z4/out_reg_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.550    pe/ModMul_0/mul_z4/out_reg_i_2_n_0
    SLICE_X57Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.565 r  pe/ModMul_0/mul_z4/out_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.591    pe/ModMul_0/mul_z4/out_reg_i_1_n_0
    SLICE_X57Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.606 r  pe/ModMul_0/mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.632    pe/ModMul_0/mul_z4/out_reg_i_2__0_n_0
    SLICE_X57Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     2.755 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/O[5]
                         net (fo=2, routed)           0.384     3.139    pe/ModMul_0/mul_w_mu_4/out_reg/A[3]
    DSP48E2_X7Y16        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X7Y16        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X7Y16        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.256     3.252    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 pe/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.327ns (43.591%)  route 1.717ns (56.409%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/pipe_z3/out_reg/CLK
    DSP48E2_X8Y12        DSP_OUTPUT                                   r  pe/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.220     0.280 r  pe/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.407     0.687    pe/ModMul_0/mul_z4/out_reg_i_18__0_1[20]
    SLICE_X60Y45         LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.070     0.757 r  pe/ModMul_0/mul_z4/out_reg_i_166/O
                         net (fo=2, routed)           0.227     0.984    pe/ModMul_0/mul_z4/out_reg_i_166_n_0
    SLICE_X60Y45         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     1.082 r  pe/ModMul_0/mul_z4/out_reg_i_174/O
                         net (fo=1, routed)           0.022     1.104    pe/ModMul_0/mul_z4/out_reg_i_174_n_0
    SLICE_X60Y45         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     1.263 r  pe/ModMul_0/mul_z4/out_reg_i_61/CO[7]
                         net (fo=1, routed)           0.026     1.289    pe/ModMul_0/mul_z4/out_reg_i_61_n_0
    SLICE_X60Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.371 r  pe/ModMul_0/mul_z4/out_reg_i_18__0/O[3]
                         net (fo=1, routed)           0.212     1.583    pe/ModMul_0/mul_z4/z3_sub[27]
    SLICE_X59Y46         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     1.730 r  pe/ModMul_0/mul_z4/out_reg_i_12/O
                         net (fo=1, routed)           0.007     1.737    pe/ModMul_0/mul_z4/out_reg_i_12_n_0
    SLICE_X59Y46         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.890 r  pe/ModMul_0/mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     1.916    pe/ModMul_0/mul_z4/out_reg_i_4__0_n_0
    SLICE_X59Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.032 r  pe/ModMul_0/mul_z4/out_reg_i_3/O[5]
                         net (fo=1, routed)           0.467     2.499    pe/ModMul_0/mul_z4/out_reg_i_3_n_10
    SLICE_X57Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.658 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.684    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X57Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     2.807 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[7]
                         net (fo=2, routed)           0.297     3.104    pe/ModMul_0/mul_w_mu_4/out_reg/A[13]
    DSP48E2_X7Y16        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X7Y16        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X7Y16        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272     3.236    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 pe/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.327ns (43.576%)  route 1.718ns (56.424%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/pipe_z3/out_reg/CLK
    DSP48E2_X8Y12        DSP_OUTPUT                                   r  pe/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.220     0.280 r  pe/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.407     0.687    pe/ModMul_0/mul_z4/out_reg_i_18__0_1[20]
    SLICE_X60Y45         LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.070     0.757 r  pe/ModMul_0/mul_z4/out_reg_i_166/O
                         net (fo=2, routed)           0.227     0.984    pe/ModMul_0/mul_z4/out_reg_i_166_n_0
    SLICE_X60Y45         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     1.082 r  pe/ModMul_0/mul_z4/out_reg_i_174/O
                         net (fo=1, routed)           0.022     1.104    pe/ModMul_0/mul_z4/out_reg_i_174_n_0
    SLICE_X60Y45         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     1.263 r  pe/ModMul_0/mul_z4/out_reg_i_61/CO[7]
                         net (fo=1, routed)           0.026     1.289    pe/ModMul_0/mul_z4/out_reg_i_61_n_0
    SLICE_X60Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.371 r  pe/ModMul_0/mul_z4/out_reg_i_18__0/O[3]
                         net (fo=1, routed)           0.212     1.583    pe/ModMul_0/mul_z4/z3_sub[27]
    SLICE_X59Y46         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     1.730 r  pe/ModMul_0/mul_z4/out_reg_i_12/O
                         net (fo=1, routed)           0.007     1.737    pe/ModMul_0/mul_z4/out_reg_i_12_n_0
    SLICE_X59Y46         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.890 r  pe/ModMul_0/mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     1.916    pe/ModMul_0/mul_z4/out_reg_i_4__0_n_0
    SLICE_X59Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.032 r  pe/ModMul_0/mul_z4/out_reg_i_3/O[5]
                         net (fo=1, routed)           0.467     2.499    pe/ModMul_0/mul_z4/out_reg_i_3_n_10
    SLICE_X57Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.658 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.684    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X57Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     2.807 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[5]
                         net (fo=2, routed)           0.298     3.105    pe/ModMul_0/mul_w_mu_4/out_reg/A[11]
    DSP48E2_X7Y16        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X7Y16        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X7Y16        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.247    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 1.141ns (37.722%)  route 1.884ns (62.278%))
  Logic Levels:           12  (CARRY8=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X7Y16        DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.194     0.254 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=9, routed)           0.367     0.621    pe/ModMul_0/mul_w_mu_2/out_reg_i_77__1_1[13]
    SLICE_X59Y53         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     0.754 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0/O
                         net (fo=2, routed)           0.257     1.011    pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0_n_0
    SLICE_X60Y53         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     1.100 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0/O
                         net (fo=2, routed)           0.273     1.373    pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0_n_0
    SLICE_X60Y55         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     1.463 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0/O
                         net (fo=1, routed)           0.016     1.479    pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0_n_0
    SLICE_X60Y55         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     1.596 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0/CO[7]
                         net (fo=1, routed)           0.026     1.622    pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0_n_0
    SLICE_X60Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.637 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.663    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X60Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.678 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.704    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X60Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.760 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[0]
                         net (fo=3, routed)           0.497     2.257    pe/ModMul_0/mul_w3/mul_0/w_mu_5_sub[14]
    SLICE_X53Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.406 r  pe/ModMul_0/mul_w3/mul_0/out_reg_i_33__2/O
                         net (fo=1, routed)           0.016     2.422    pe/ModMul_0/mul_w_mu_4/buffer_reg[0][23]_1[1]
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.612 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.638    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.653 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     2.679    pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X53Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.694 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7/CO[7]
                         net (fo=1, routed)           0.026     2.720    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7_n_0
    SLICE_X53Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     2.783 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__7/O[0]
                         net (fo=2, routed)           0.302     3.085    pe/ModMul_0/mul_y4/out_reg/A[8]
    DSP48E2_X6Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_y4/out_reg/CLK
    DSP48E2_X6Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X6Y17        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.266     3.242    pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.242    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.137ns (37.527%)  route 1.893ns (62.473%))
  Logic Levels:           10  (CARRY8=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X7Y16        DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.194     0.254 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=9, routed)           0.367     0.621    pe/ModMul_0/mul_w_mu_2/out_reg_i_77__1_1[13]
    SLICE_X59Y53         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     0.754 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0/O
                         net (fo=2, routed)           0.257     1.011    pe/ModMul_0/mul_w_mu_2/out_reg_i_192__0_n_0
    SLICE_X60Y53         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     1.100 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0/O
                         net (fo=2, routed)           0.273     1.373    pe/ModMul_0/mul_w_mu_2/out_reg_i_127__0_n_0
    SLICE_X60Y55         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     1.463 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0/O
                         net (fo=1, routed)           0.016     1.479    pe/ModMul_0/mul_w_mu_2/out_reg_i_135__0_n_0
    SLICE_X60Y55         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     1.596 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0/CO[7]
                         net (fo=1, routed)           0.026     1.622    pe/ModMul_0/mul_w_mu_2/out_reg_i_59__0_n_0
    SLICE_X60Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.637 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.663    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X60Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.678 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.704    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X60Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.760 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[0]
                         net (fo=3, routed)           0.497     2.257    pe/ModMul_0/mul_w3/mul_0/w_mu_5_sub[14]
    SLICE_X53Y55         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.406 r  pe/ModMul_0/mul_w3/mul_0/out_reg_i_33__2/O
                         net (fo=1, routed)           0.016     2.422    pe/ModMul_0/mul_w_mu_4/buffer_reg[0][23]_1[1]
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.612 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.638    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     2.727 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/O[3]
                         net (fo=2, routed)           0.363     3.090    pe/ModMul_0/mul_y2/out_reg/A[11]
    DSP48E2_X6Y15        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_y2/out_reg/CLK
    DSP48E2_X6Y15        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X6Y15        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.247    pe/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z0/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_2/out_reg/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 1.097ns (36.273%)  route 1.927ns (63.727%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/mul_z0/out_reg/CLK
    DSP48E2_X8Y10        DSP_OUTPUT                                   r  pe/ModMul_0/mul_z0/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.214     0.274 r  pe/ModMul_0/mul_z0/out_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=6, routed)           0.482     0.756    pe/ModMul_0/mul_z2/out_reg_i_91_0[23]
    SLICE_X55Y44         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     0.853 r  pe/ModMul_0/mul_z2/out_reg_i_189/O
                         net (fo=2, routed)           0.327     1.180    pe/ModMul_0/mul_z2/out_reg_i_189_n_0
    SLICE_X59Y44         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.290 r  pe/ModMul_0/mul_z2/out_reg_i_90/O
                         net (fo=2, routed)           0.198     1.488    pe/ModMul_0/mul_z2/out_reg_i_90_n_0
    SLICE_X58Y44         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     1.586 r  pe/ModMul_0/mul_z2/out_reg_i_98/O
                         net (fo=1, routed)           0.009     1.595    pe/ModMul_0/mul_z2/out_reg_i_98_n_0
    SLICE_X58Y44         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     1.833 r  pe/ModMul_0/mul_z2/out_reg_i_55/O[5]
                         net (fo=3, routed)           0.434     2.267    pe/ModMul_0/mul_z2/out_reg_i_98_0[16]
    SLICE_X57Y50         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.392 r  pe/ModMul_0/mul_z2/out_reg_i_22/O
                         net (fo=1, routed)           0.015     2.407    pe/ModMul_0/mul_z4/buffer_reg[0][15][7]
    SLICE_X57Y50         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.524 r  pe/ModMul_0/mul_z4/out_reg_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.550    pe/ModMul_0/mul_z4/out_reg_i_2_n_0
    SLICE_X57Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.565 r  pe/ModMul_0/mul_z4/out_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.591    pe/ModMul_0/mul_z4/out_reg_i_1_n_0
    SLICE_X57Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.083     2.674 r  pe/ModMul_0/mul_z4/out_reg_i_2__0/O[1]
                         net (fo=2, routed)           0.410     3.084    pe/ModMul_0/mul_w_mu_2/out_reg/A[8]
    DSP48E2_X7Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_2/out_reg/CLK
    DSP48E2_X7Y17        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X7Y17        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.266     3.242    pe/ModMul_0/mul_w_mu_2/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.242    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 pe/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 1.287ns (42.599%)  route 1.734ns (57.401%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.060     0.060    pe/ModMul_0/pipe_z3/out_reg/CLK
    DSP48E2_X8Y12        DSP_OUTPUT                                   r  pe/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.220     0.280 r  pe/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.407     0.687    pe/ModMul_0/mul_z4/out_reg_i_18__0_1[20]
    SLICE_X60Y45         LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.070     0.757 r  pe/ModMul_0/mul_z4/out_reg_i_166/O
                         net (fo=2, routed)           0.227     0.984    pe/ModMul_0/mul_z4/out_reg_i_166_n_0
    SLICE_X60Y45         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     1.082 r  pe/ModMul_0/mul_z4/out_reg_i_174/O
                         net (fo=1, routed)           0.022     1.104    pe/ModMul_0/mul_z4/out_reg_i_174_n_0
    SLICE_X60Y45         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     1.263 r  pe/ModMul_0/mul_z4/out_reg_i_61/CO[7]
                         net (fo=1, routed)           0.026     1.289    pe/ModMul_0/mul_z4/out_reg_i_61_n_0
    SLICE_X60Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.371 r  pe/ModMul_0/mul_z4/out_reg_i_18__0/O[3]
                         net (fo=1, routed)           0.212     1.583    pe/ModMul_0/mul_z4/z3_sub[27]
    SLICE_X59Y46         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     1.730 r  pe/ModMul_0/mul_z4/out_reg_i_12/O
                         net (fo=1, routed)           0.007     1.737    pe/ModMul_0/mul_z4/out_reg_i_12_n_0
    SLICE_X59Y46         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.890 r  pe/ModMul_0/mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     1.916    pe/ModMul_0/mul_z4/out_reg_i_4__0_n_0
    SLICE_X59Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.032 r  pe/ModMul_0/mul_z4/out_reg_i_3/O[5]
                         net (fo=1, routed)           0.467     2.499    pe/ModMul_0/mul_z4/out_reg_i_3_n_10
    SLICE_X57Y53         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.658 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.684    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X57Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.083     2.767 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[1]
                         net (fo=2, routed)           0.314     3.081    pe/ModMul_0/mul_w_mu_4/out_reg/A[7]
    DSP48E2_X7Y16        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2769, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X7Y16        DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X7Y16        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.256     3.252    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  0.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 en_mm_pipe_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            en_mm_pipe_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    clk
    SLICE_X45Y61         FDCE                                         r  en_mm_pipe_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  en_mm_pipe_reg[8]/Q
                         net (fo=1, routed)           0.033     0.085    en_mm_pipe_reg_n_0_[8]
    SLICE_X45Y61         FDCE                                         r  en_mm_pipe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.019     0.019    clk
    SLICE_X45Y61         FDCE                                         r  en_mm_pipe_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y61         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    en_mm_pipe_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pe/mu_delay_1/buffer_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/mu_delay_1/buffer_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/mu_delay_1/clk
    SLICE_X59Y61         FDRE                                         r  pe/mu_delay_1/buffer_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/mu_delay_1/buffer_reg[0][19]/Q
                         net (fo=1, routed)           0.033     0.085    pe/mu_delay_1/buffer_reg_n_0_[0][19]
    SLICE_X59Y61         FDRE                                         r  pe/mu_delay_1/buffer_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.019     0.019    pe/mu_delay_1/clk
    SLICE_X59Y61         FDRE                                         r  pe/mu_delay_1/buffer_reg[1][19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X59Y61         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    pe/mu_delay_1/buffer_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pe/ModMul_0/delay_q/buffer_reg[3][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_q_final/buffer_reg[2][24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/ModMul_0/delay_q/clk
    SLICE_X50Y60         FDRE                                         r  pe/ModMul_0/delay_q/buffer_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/ModMul_0/delay_q/buffer_reg[3][24]/Q
                         net (fo=1, routed)           0.056     0.107    pe/ModMul_0/delay_q_final/buffer_reg[3]_1[24]
    SLICE_X50Y59         SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.039     0.039    pe/ModMul_0/delay_q_final/clk
    SLICE_X50Y59         SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][24]_srl4/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X50Y59         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.046     0.085    pe/ModMul_0/delay_q_final/buffer_reg[2][24]_srl4
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 pe/ModMul_0/delay_q/buffer_reg[3][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_q_final/buffer_reg[2][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/ModMul_0/delay_q/clk
    SLICE_X50Y60         FDRE                                         r  pe/ModMul_0/delay_q/buffer_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/ModMul_0/delay_q/buffer_reg[3][31]/Q
                         net (fo=1, routed)           0.073     0.124    pe/ModMul_0/delay_q_final/buffer_reg[3]_1[31]
    SLICE_X50Y59         SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.039     0.039    pe/ModMul_0/delay_q_final/clk
    SLICE_X50Y59         SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][31]_srl4/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X50Y59         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.062     0.101    pe/ModMul_0/delay_q_final/buffer_reg[2][31]_srl4
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/q_delay_1/clk
    SLICE_X39Y58         FDRE                                         r  pe/q_delay_1/buffer_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/q_delay_1/buffer_reg[0][40]/Q
                         net (fo=1, routed)           0.039     0.090    pe/q_delay_1/buffer_reg_n_0_[0][40]
    SLICE_X39Y58         FDRE                                         r  pe/q_delay_1/buffer_reg[1][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.019     0.019    pe/q_delay_1/clk
    SLICE_X39Y58         FDRE                                         r  pe/q_delay_1/buffer_reg[1][40]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y58         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/q_delay_1/buffer_reg[1][40]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pe/ModMul_0/delay_mu/buffer_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_mu/buffer_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.038ns (48.718%)  route 0.040ns (51.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/ModMul_0/delay_mu/clk
    SLICE_X56Y60         FDRE                                         r  pe/ModMul_0/delay_mu/buffer_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/ModMul_0/delay_mu/buffer_reg[1][30]/Q
                         net (fo=1, routed)           0.040     0.091    pe/ModMul_0/delay_mu/buffer_reg[1]_5[30]
    SLICE_X56Y60         FDRE                                         r  pe/ModMul_0/delay_mu/buffer_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.019     0.019    pe/ModMul_0/delay_mu/clk
    SLICE_X56Y60         FDRE                                         r  pe/ModMul_0/delay_mu/buffer_reg[2][30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X56Y60         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/ModMul_0/delay_mu/buffer_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pe/ModMul_0/delay_q/buffer_reg[3][42]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_q_final/buffer_reg[2][42]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.049%)  route 0.057ns (58.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/ModMul_0/delay_q/clk
    SLICE_X52Y61         FDRE                                         r  pe/ModMul_0/delay_q/buffer_reg[3][42]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  pe/ModMul_0/delay_q/buffer_reg[3][42]__0/Q
                         net (fo=3, routed)           0.057     0.110    pe/ModMul_0/delay_q_final/buffer_reg[3]_1[42]
    SLICE_X52Y62         SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][42]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.039     0.039    pe/ModMul_0/delay_q_final/clk
    SLICE_X52Y62         SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][42]_srl4/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X52Y62         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.046     0.085    pe/ModMul_0/delay_q_final/buffer_reg[2][42]_srl4
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pe/ModMul_0/delay_q/buffer_reg[3][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_q_final/buffer_reg[2][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/ModMul_0/delay_q/clk
    SLICE_X50Y60         FDRE                                         r  pe/ModMul_0/delay_q/buffer_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  pe/ModMul_0/delay_q/buffer_reg[3][27]/Q
                         net (fo=1, routed)           0.059     0.111    pe/ModMul_0/delay_q_final/buffer_reg[3]_1[27]
    SLICE_X50Y59         SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.039     0.039    pe/ModMul_0/delay_q_final/clk
    SLICE_X50Y59         SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][27]_srl4/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X50Y59         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     0.085    pe/ModMul_0/delay_q_final/buffer_reg[2][27]_srl4
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pe/ModMul_0/delay_mu/buffer_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_mu/buffer_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/ModMul_0/delay_mu/clk
    SLICE_X60Y60         FDRE                                         r  pe/ModMul_0/delay_mu/buffer_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/ModMul_0/delay_mu/buffer_reg[1][10]/Q
                         net (fo=1, routed)           0.041     0.092    pe/ModMul_0/delay_mu/buffer_reg[1]_5[10]
    SLICE_X60Y60         FDRE                                         r  pe/ModMul_0/delay_mu/buffer_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.019     0.019    pe/ModMul_0/delay_mu/clk
    SLICE_X60Y60         FDRE                                         r  pe/ModMul_0/delay_mu/buffer_reg[2][10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X60Y60         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/ModMul_0/delay_mu/buffer_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/q_delay_1/clk
    SLICE_X39Y58         FDRE                                         r  pe/q_delay_1/buffer_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/q_delay_1/buffer_reg[0][46]/Q
                         net (fo=1, routed)           0.041     0.092    pe/q_delay_1/buffer_reg_n_0_[0][46]
    SLICE_X39Y58         FDRE                                         r  pe/q_delay_1/buffer_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.019     0.019    pe/q_delay_1/clk
    SLICE_X39Y58         FDRE                                         r  pe/q_delay_1/buffer_reg[1][46]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y58         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/q_delay_1/buffer_reg[1][46]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.750 }
Period(ns):         3.500
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][0]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][10]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][11]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][12]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][13]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][14]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][15]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X37Y55  pe/A0_delay_2/buffer_reg[9][16]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X37Y55  pe/A0_delay_2/buffer_reg[9][17]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X37Y55  pe/A0_delay_2/buffer_reg[9][18]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][0]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][0]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][10]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][10]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][11]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][11]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][12]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][12]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][13]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][13]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][0]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][0]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][10]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][10]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][11]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][11]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][12]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][12]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][13]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X39Y46  pe/A0_delay_2/buffer_reg[9][13]_srl10/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            pe/mux_lat_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.486ns  (logic 0.110ns (22.634%)  route 0.376ns (77.366%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mode[1] (IN)
                         net (fo=293, unset)          0.000     0.000    pe/mode[1]
    SLICE_X46Y61         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     0.110 r  pe/mux_lat_sel_reg[4]_i_1/O
                         net (fo=1, routed)           0.376     0.486    pe/mux_lat_sel_reg[4]_i_1_n_0
    SLICE_X46Y61         LDCE                                         r  pe/mux_lat_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            pe/mux_lat_sel_mu_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.396ns  (logic 0.116ns (29.293%)  route 0.280ns (70.707%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/mode[0]
    SLICE_X46Y59         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     0.116 r  pe/mux_lat_sel_mu_reg_i_1/O
                         net (fo=1, routed)           0.280     0.396    pe/mux_lat_sel_mu_reg_i_1_n_0
    SLICE_X46Y60         LDCE                                         r  pe/mux_lat_sel_mu_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/mux_lat_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.357ns  (logic 0.101ns (28.291%)  route 0.256ns (71.709%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=293, unset)          0.000     0.000    pe/mode[2]
    SLICE_X46Y61         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.101 r  pe/mux_lat_sel_reg[2]_i_1/O
                         net (fo=1, routed)           0.256     0.357    pe/mux_lat_sel
    SLICE_X46Y59         LDCE                                         r  pe/mux_lat_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.169ns  (logic 0.139ns (82.249%)  route 0.030ns (17.751%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[1] (IN)
                         net (fo=293, unset)          0.000     0.000    pe/ModAdd_0/mode[1]
    SLICE_X37Y49         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     0.139 r  pe/ModAdd_0/out[0]_INST_0/O
                         net (fo=1, unset)            0.030     0.169    out[0]
                                                                      r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[1] (IN)
                         net (fo=293, unset)          0.000     0.000    pe/ModAdd_0/mode[1]
    SLICE_X37Y47         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/ModAdd_0/out[14]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[14]
                                                                      r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[1] (IN)
                         net (fo=293, unset)          0.000     0.000    pe/ModAdd_0/mode[1]
    SLICE_X37Y56         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/ModAdd_0/out[27]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[27]
                                                                      r  out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[1] (IN)
                         net (fo=293, unset)          0.000     0.000    pe/ModAdd_0/mode[1]
    SLICE_X37Y57         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/ModAdd_0/out[28]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[28]
                                                                      r  out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[1] (IN)
                         net (fo=293, unset)          0.000     0.000    pe/ModAdd_0/mode[1]
    SLICE_X37Y52         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/ModAdd_0/out[30]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[30]
                                                                      r  out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[1] (IN)
                         net (fo=293, unset)          0.000     0.000    pe/ModAdd_0/mode[1]
    SLICE_X37Y52         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/ModAdd_0/out[31]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[31]
                                                                      r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            out[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[1] (IN)
                         net (fo=293, unset)          0.000     0.000    pe/ModAdd_0/mode[1]
    SLICE_X39Y57         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/ModAdd_0/out[46]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[46]
                                                                      r  out[46] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X37Y46         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[10]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[10]
                                                                      r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X37Y47         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[11]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[11]
                                                                      r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X37Y47         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[12]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[12]
                                                                      r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X37Y49         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[13]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[13]
                                                                      r  out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X37Y47         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[14]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[14]
                                                                      r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X36Y47         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[15]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[15]
                                                                      r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X37Y57         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[16]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[16]
                                                                      r  out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X36Y52         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[17]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[17]
                                                                      r  out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X37Y56         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[18]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[18]
                                                                      r  out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=198, unset)          0.000     0.000    pe/ModAdd_0/mode[0]
    SLICE_X37Y57         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/ModAdd_0/out[19]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[19]
                                                                      r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.841ns  (logic 0.223ns (26.522%)  route 0.618ns (73.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X39Y47         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  pe/ModAdd_0/Add_Mod_reg[19]/Q
                         net (fo=2, routed)           0.618     0.726    pe/ModAdd_0/Q[19]
    SLICE_X37Y57         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.871 r  pe/ModAdd_0/out[19]_INST_0/O
                         net (fo=1, unset)            0.000     0.871    out[19]
                                                                      r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.681ns  (logic 0.200ns (29.349%)  route 0.481ns (70.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X37Y50         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 r  pe/ModAdd_0/Add_Mod_reg[37]/Q
                         net (fo=2, routed)           0.481     0.588    pe/ModAdd_0/Q[37]
    SLICE_X40Y58         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     0.711 r  pe/ModAdd_0/out[37]_INST_0/O
                         net (fo=1, unset)            0.000     0.711    out[37]
                                                                      r  out[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.673ns  (logic 0.226ns (33.603%)  route 0.447ns (66.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X37Y50         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe/ModAdd_0/Add_Mod_reg[38]/Q
                         net (fo=2, routed)           0.447     0.557    pe/ModAdd_0/Q[38]
    SLICE_X38Y59         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.703 r  pe/ModAdd_0/out[38]_INST_0/O
                         net (fo=1, unset)            0.000     0.703    out[38]
                                                                      r  out[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.633ns  (logic 0.225ns (35.560%)  route 0.408ns (64.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.028     0.028    pe/ModAdd_0/clk
    SLICE_X40Y46         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  pe/ModAdd_0/Add_Mod_reg[3]/Q
                         net (fo=2, routed)           0.408     0.515    pe/ModAdd_0/Q[3]
    SLICE_X36Y46         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.661 r  pe/ModAdd_0/out[3]_INST_0/O
                         net (fo=1, unset)            0.000     0.661    out[3]
                                                                      r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.631ns  (logic 0.204ns (32.306%)  route 0.427ns (67.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.028     0.028    pe/ModAdd_0/clk
    SLICE_X40Y53         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  pe/ModAdd_0/Add_Mod_reg[40]/Q
                         net (fo=2, routed)           0.427     0.536    pe/ModAdd_0/Q[40]
    SLICE_X38Y57         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     0.659 r  pe/ModAdd_0/out[40]_INST_0/O
                         net (fo=1, unset)            0.000     0.659    out[40]
                                                                      r  out[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.628ns  (logic 0.223ns (35.486%)  route 0.405ns (64.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X42Y53         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  pe/ModAdd_0/Add_Mod_reg[35]/Q
                         net (fo=2, routed)           0.405     0.513    pe/ModAdd_0/Q[35]
    SLICE_X39Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.658 r  pe/ModAdd_0/out[35]_INST_0/O
                         net (fo=1, unset)            0.000     0.658    out[35]
                                                                      r  out[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.626ns  (logic 0.203ns (32.440%)  route 0.423ns (67.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.028     0.028    pe/ModAdd_0/clk
    SLICE_X40Y53         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  pe/ModAdd_0/Add_Mod_reg[44]/Q
                         net (fo=2, routed)           0.423     0.531    pe/ModAdd_0/Q[44]
    SLICE_X39Y57         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.654 r  pe/ModAdd_0/out[44]_INST_0/O
                         net (fo=1, unset)            0.000     0.654    out[44]
                                                                      r  out[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.623ns  (logic 0.113ns (18.137%)  route 0.510ns (81.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X37Y50         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  pe/ModAdd_0/Add_Mod_reg[32]/Q
                         net (fo=2, routed)           0.510     0.617    pe/ModAdd_0/Q[32]
    SLICE_X40Y58         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     0.653 r  pe/ModAdd_0/out[32]_INST_0/O
                         net (fo=1, unset)            0.000     0.653    out[32]
                                                                      r  out[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.608ns  (logic 0.224ns (36.828%)  route 0.384ns (63.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X37Y50         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  pe/ModAdd_0/Add_Mod_reg[33]/Q
                         net (fo=2, routed)           0.384     0.492    pe/ModAdd_0/Q[33]
    SLICE_X38Y57         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.638 r  pe/ModAdd_0/out[33]_INST_0/O
                         net (fo=1, unset)            0.000     0.638    out[33]
                                                                      r  out[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.609ns  (logic 0.203ns (33.341%)  route 0.406ns (66.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.028     0.028    pe/ModAdd_0/clk
    SLICE_X40Y53         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  pe/ModAdd_0/Add_Mod_reg[43]/Q
                         net (fo=2, routed)           0.406     0.513    pe/ModAdd_0/Q[43]
    SLICE_X38Y56         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     0.637 r  pe/ModAdd_0/out[43]_INST_0/O
                         net (fo=1, unset)            0.000     0.637    out[43]
                                                                      r  out[43] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.053ns (52.833%)  route 0.047ns (47.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.012     0.012    pe/ModAdd_0/clk
    SLICE_X38Y47         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/ModAdd_0/Add_Mod_reg[11]/Q
                         net (fo=2, routed)           0.047     0.098    pe/ModAdd_0/Q[11]
    SLICE_X37Y47         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.112 r  pe/ModAdd_0/out[11]_INST_0/O
                         net (fo=1, unset)            0.000     0.112    out[11]
                                                                      r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][37]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.053ns (51.456%)  route 0.050ns (48.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X40Y56         FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][37]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][37]__0/Q
                         net (fo=1, routed)           0.050     0.102    pe/ModAdd_0/out_reg[37]
    SLICE_X40Y58         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.014     0.116 r  pe/ModAdd_0/out[37]_INST_0/O
                         net (fo=1, unset)            0.000     0.116    out[37]
                                                                      r  out[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][26]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.053ns (50.962%)  route 0.051ns (49.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X38Y56         FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][26]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][26]__0/Q
                         net (fo=1, routed)           0.051     0.103    pe/ModAdd_0/out_reg[26]
    SLICE_X38Y56         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.117 r  pe/ModAdd_0/out[26]_INST_0/O
                         net (fo=1, unset)            0.000     0.117    out[26]
                                                                      r  out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][33]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.053ns (50.962%)  route 0.051ns (49.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X38Y57         FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][33]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][33]__0/Q
                         net (fo=1, routed)           0.051     0.103    pe/ModAdd_0/out_reg[33]
    SLICE_X38Y57         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.117 r  pe/ModAdd_0/out[33]_INST_0/O
                         net (fo=1, unset)            0.000     0.117    out[33]
                                                                      r  out[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][18]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.052ns (49.057%)  route 0.054ns (50.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X37Y56         FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][18]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/B0_DIV2_delay/buffer_reg[10][18]__0/Q
                         net (fo=1, routed)           0.054     0.105    pe/ModAdd_0/out_reg[18]
    SLICE_X37Y56         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     0.119 r  pe/ModAdd_0/out[18]_INST_0/O
                         net (fo=1, unset)            0.000     0.119    out[18]
                                                                      r  out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][22]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.052ns (49.057%)  route 0.054ns (50.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X37Y52         FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][22]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/B0_DIV2_delay/buffer_reg[10][22]__0/Q
                         net (fo=1, routed)           0.054     0.105    pe/ModAdd_0/out_reg[22]
    SLICE_X37Y52         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     0.119 r  pe/ModAdd_0/out[22]_INST_0/O
                         net (fo=1, unset)            0.000     0.119    out[22]
                                                                      r  out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][39]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.052ns (49.057%)  route 0.054ns (50.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X39Y57         FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][39]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/B0_DIV2_delay/buffer_reg[10][39]__0/Q
                         net (fo=1, routed)           0.054     0.105    pe/ModAdd_0/out_reg[39]
    SLICE_X39Y57         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     0.119 r  pe/ModAdd_0/out[39]_INST_0/O
                         net (fo=1, unset)            0.000     0.119    out[39]
                                                                      r  out[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.054ns (50.943%)  route 0.052ns (49.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X36Y48         FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  pe/B0_DIV2_delay/buffer_reg[10][3]__0/Q
                         net (fo=1, routed)           0.052     0.105    pe/ModAdd_0/out_reg[3]
    SLICE_X36Y46         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.119 r  pe/ModAdd_0/out[3]_INST_0/O
                         net (fo=1, unset)            0.000     0.119    out[3]
                                                                      r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.052ns (48.290%)  route 0.056ns (51.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/ModAdd_0/clk
    SLICE_X39Y47         FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/ModAdd_0/Add_Mod_reg[1]/Q
                         net (fo=2, routed)           0.056     0.107    pe/ModAdd_0/Q[1]
    SLICE_X39Y45         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.121 r  pe/ModAdd_0/out[1]_INST_0/O
                         net (fo=1, unset)            0.000     0.121    out[1]
                                                                      r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][42]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.117ns  (logic 0.089ns (76.068%)  route 0.028ns (23.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X38Y57         FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][42]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][42]__0/Q
                         net (fo=1, routed)           0.028     0.080    pe/ModAdd_0/out_reg[42]
    SLICE_X38Y57         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.050     0.130 r  pe/ModAdd_0/out[42]_INST_0/O
                         net (fo=1, unset)            0.000     0.130    out[42]
                                                                      r  out[42] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2645 Endpoints
Min Delay          2645 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.218ns  (logic 0.051ns (2.300%)  route 2.167ns (97.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         2.167     2.218    r_mu/SR[0]
    SLICE_X60Y60         FDRE                                         r  r_mu/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.021     0.021    r_mu/clk
    SLICE_X60Y60         FDRE                                         r  r_mu/out_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.218ns  (logic 0.051ns (2.300%)  route 2.167ns (97.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         2.167     2.218    r_mu/SR[0]
    SLICE_X60Y60         FDRE                                         r  r_mu/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.021     0.021    r_mu/clk
    SLICE_X60Y60         FDRE                                         r  r_mu/out_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.051ns (2.380%)  route 2.092ns (97.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         2.092     2.143    r_mu/SR[0]
    SLICE_X59Y64         FDRE                                         r  r_mu/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.020     0.020    r_mu/clk
    SLICE_X59Y64         FDRE                                         r  r_mu/out_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.051ns (2.380%)  route 2.092ns (97.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         2.092     2.143    r_mu/SR[0]
    SLICE_X59Y64         FDRE                                         r  r_mu/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.020     0.020    r_mu/clk
    SLICE_X59Y64         FDRE                                         r  r_mu/out_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.051ns  (logic 0.051ns (2.486%)  route 2.000ns (97.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         2.000     2.051    r_mu/SR[0]
    SLICE_X61Y58         FDRE                                         r  r_mu/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.021     0.021    r_mu/clk
    SLICE_X61Y58         FDRE                                         r  r_mu/out_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.051ns  (logic 0.051ns (2.486%)  route 2.000ns (97.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         2.000     2.051    r_mu/SR[0]
    SLICE_X61Y58         FDRE                                         r  r_mu/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.021     0.021    r_mu/clk
    SLICE_X61Y58         FDRE                                         r  r_mu/out_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 0.051ns (2.500%)  route 1.989ns (97.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         1.989     2.040    r_mu/SR[0]
    SLICE_X57Y64         FDRE                                         r  r_mu/out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.021     0.021    r_mu/clk
    SLICE_X57Y64         FDRE                                         r  r_mu/out_reg[16]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 0.051ns (2.500%)  route 1.989ns (97.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         1.989     2.040    r_mu/SR[0]
    SLICE_X57Y64         FDRE                                         r  r_mu/out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.021     0.021    r_mu/clk
    SLICE_X57Y64         FDRE                                         r  r_mu/out_reg[17]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 0.051ns (2.500%)  route 1.989ns (97.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         1.989     2.040    r_mu/SR[0]
    SLICE_X57Y64         FDRE                                         r  r_mu/out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.021     0.021    r_mu/clk
    SLICE_X57Y64         FDRE                                         r  r_mu/out_reg[18]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_mu/out_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 0.051ns (2.500%)  route 1.989ns (97.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=13, unset)           0.000     0.000    r_mu/clr
    SLICE_X40Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     0.051 r  r_mu/out[47]_i_1/O
                         net (fo=242, routed)         1.989     2.040    r_mu/SR[0]
    SLICE_X57Y64         FDRE                                         r  r_mu/out_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.021     0.021    r_mu/clk
    SLICE_X57Y64         FDRE                                         r  r_mu/out_reg[36]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[0]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[10]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X52Y45         FDRE                                         r  r_Coeff/out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X52Y45         FDRE                                         r  r_Coeff/out_reg[11]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X52Y45         FDRE                                         r  r_Coeff/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X52Y45         FDRE                                         r  r_Coeff/out_reg[12]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[13]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[14]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X51Y45         FDRE                                         r  r_Coeff/out_reg[15]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X48Y42         FDRE                                         r  r_Coeff/out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X48Y42         FDRE                                         r  r_Coeff/out_reg[16]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X48Y42         FDRE                                         r  r_Coeff/out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X48Y42         FDRE                                         r  r_Coeff/out_reg[17]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_Coeff/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=242, unset)          0.000     0.000    r_Coeff/en
    SLICE_X48Y42         FDRE                                         r  r_Coeff/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X48Y42         FDRE                                         r  r_Coeff/out_reg[18]/C





