Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Apr 11 15:04:56 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (74)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.099        0.000                      0                 2146        0.101        0.000                      0                 2146        4.020        0.000                       0                  1451  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.099        0.000                      0                 2146        0.101        0.000                      0                 2146        4.020        0.000                       0                  1451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 3.619ns (45.662%)  route 4.307ns (54.338%))
  Logic Levels:           20  (CARRY4=16 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.899 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.899    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[63]
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y101        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 3.606ns (45.573%)  route 4.307ns (54.427%))
  Logic Levels:           19  (CARRY4=15 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.886 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.886    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[60]
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[60]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[60]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 3.598ns (45.518%)  route 4.307ns (54.483%))
  Logic Levels:           19  (CARRY4=15 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.878 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.878    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[62]
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 3.522ns (44.989%)  route 4.307ns (55.011%))
  Logic Levels:           19  (CARRY4=15 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.802 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.802    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[61]
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[61]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 3.502ns (44.848%)  route 4.307ns (55.152%))
  Logic Levels:           19  (CARRY4=15 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.782 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.782    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[59]
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[59]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[59]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 3.489ns (44.760%)  route 4.306ns (55.240%))
  Logic Levels:           18  (CARRY4=14 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.768 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.768    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[56]
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[56]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[56]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 3.481ns (44.703%)  route 4.306ns (55.297%))
  Logic Levels:           18  (CARRY4=14 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.760 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.760    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[58]
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.405ns (44.158%)  route 4.306ns (55.842%))
  Logic Levels:           18  (CARRY4=14 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.684 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.684    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[57]
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[57]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[57]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 3.385ns (44.013%)  route 4.306ns (55.987%))
  Logic Levels:           18  (CARRY4=14 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.664 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.664    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[55]
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[55]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[55]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 3.372ns (43.918%)  route 4.306ns (56.082%))
  Logic Levels:           17  (CARRY4=13 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.651 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.651    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[52]
    SLICE_X32Y98         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y98         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[52]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[52]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  2.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y82         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[12]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[12]
    SLICE_X36Y82         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X36Y82         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X47Y83         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/Q
                         net (fo=4, routed)           0.064     0.615    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[50]
    SLICE_X46Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.660 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[47]_i_1__0/O
                         net (fo=1, routed)           0.000     0.660    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]_0
    SLICE_X46Y83         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X46Y83         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y86         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=4, routed)           0.066     0.617    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[28]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.662    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]_1
    SLICE_X50Y86         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y86         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.453%)  route 0.074ns (28.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y83         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=3, routed)           0.074     0.625    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[11]
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.670 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.670    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]_1
    SLICE_X50Y83         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y83         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.210%)  route 0.075ns (28.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y87         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=4, routed)           0.075     0.626    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[8]
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.671 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.671    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]_0
    SLICE_X50Y87         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_10_reg_459_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ush_1_reg_480_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y77         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_10_reg_459_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_10_reg_459_reg[2]/Q
                         net (fo=5, routed)           0.075     0.626    bd_0_i/hls_inst/inst/tmp_10_reg_459[2]
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.045     0.671 r  bd_0_i/hls_inst/inst/ush_1_reg_480[4]_i_1/O
                         net (fo=1, routed)           0.000     0.671    bd_0_i/hls_inst/inst/ush_1_fu_329_p3[4]
    SLICE_X36Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_1_reg_480_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ush_1_reg_480_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/ush_1_reg_480_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y83         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=3, routed)           0.076     0.627    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[11]
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.672 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]_1
    SLICE_X50Y83         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y83         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/remd_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_ln14_reg_439_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/ap_clk
    SLICE_X28Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/remd_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/remd_reg[23]/Q
                         net (fo=1, routed)           0.051     0.602    bd_0_i/hls_inst/inst/grp_fu_252_p2[23]
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_ln14_reg_439_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_ln14_reg_439_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/urem_ln14_reg_439_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y86         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=4, routed)           0.087     0.638    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[14]
    SLICE_X50Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]_1
    SLICE_X50Y86         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y86         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/Q
                         net (fo=4, routed)           0.087     0.638    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[33]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]_0
    SLICE_X42Y84         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y28   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y30   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y70  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y72  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y72  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[11]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y72  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[12]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y72  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[13]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y71  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[14]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y75  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[15]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y72  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U4/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[16]__0/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y85  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y88  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y88  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y76  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y76  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y76  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y85  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y88  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y88  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y76  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y85  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y85  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y88  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y88  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y88  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y88  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y76  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y76  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y76  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y76  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK



