{
  "design": {
    "design_info": {
      "boundary_crc": "0x7FB4F86E3874CC1F",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "picorv32_0": "",
      "clk_wiz_0": "",
      "axi_gpio_0": "",
      "proc_sys_reset_0": "",
      "util_vector_logic_0": "",
      "delayed_reset_0": "",
      "picorv32_0_axi_periph": {
        "s00_couplers": {}
      }
    },
    "interface_ports": {
      "leds_4bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "btns_4bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "direction": "I"
      }
    },
    "components": {
      "picorv32_0": {
        "vlnv": "clifford.at:user:picorv32:1.0",
        "xci_name": "design_1_picorv32_0_1",
        "parameters": {
          "BARREL_SHIFTER": {
            "value": "true"
          },
          "ENABLE_DIV": {
            "value": "true"
          },
          "ENABLE_FAST_MUL": {
            "value": "true"
          },
          "ENABLE_MUL": {
            "value": "true"
          },
          "PROGADDR_RESET": {
            "value": "0x40218000"
          },
          "STACKADDR": {
            "value": "0x00020000"
          },
          "TWO_CYCLE_ALU": {
            "value": "true"
          },
          "TWO_CYCLE_COMPARE": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "143.688"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "parameters": {
          "GPIO2_BOARD_INTERFACE": {
            "value": "btns_4bits"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "leds_4bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "delayed_reset_0": {
        "vlnv": "shadowcode.io:user:delayed_reset:1.0",
        "xci_name": "design_1_delayed_reset_0_0"
      },
      "picorv32_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_picorv32_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_picorv32_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "picorv32_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "picorv32_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "picorv32_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "btns_4bits",
          "axi_gpio_0/GPIO2"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "leds_4bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "picorv32_0_M_AXI": {
        "interface_ports": [
          "picorv32_0/M_AXI",
          "picorv32_0_axi_periph/S00_AXI"
        ]
      },
      "picorv32_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "picorv32_0_axi_periph/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "proc_sys_reset_0/mb_reset",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "picorv32_0/resetn"
        ]
      },
      "delayed_reset_0_o_reset": {
        "ports": [
          "delayed_reset_0/o_reset",
          "proc_sys_reset_0/aux_reset_in"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "delayed_reset_0/i_clk",
          "picorv32_0/clk",
          "picorv32_0_axi_periph/S00_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "picorv32_0_axi_periph/M00_ACLK",
          "picorv32_0_axi_periph/ACLK"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "picorv32_0_axi_periph/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "picorv32_0_axi_periph/M00_ARESETN",
          "picorv32_0_axi_periph/ARESETN"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset",
          "clk_wiz_0/resetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/picorv32_0": {
        "address_spaces": {
          "mem_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x20000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}