{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 370 -defaultsOSRD
preplace port clk_in_n -pg 1 -y 170 -defaultsOSRD
preplace port fpga_en -pg 1 -y 630 -defaultsOSRD
preplace port spi_data -pg 1 -y 550 -defaultsOSRD
preplace port clk_in_p -pg 1 -y 150 -defaultsOSRD
preplace port clk_out -pg 1 -y 100 -defaultsOSRD
preplace port spi_read -pg 1 -y 590 -defaultsOSRD
preplace port spi_clk -pg 1 -y 530 -defaultsOSRD
preplace port spi_out -pg 1 -y 630 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 390 -defaultsOSRD
preplace port clk_20m -pg 1 -y 330 -defaultsOSRD
preplace port sys_rst_n -pg 1 -y 610 -defaultsOSRD
preplace port spi_write -pg 1 -y 570 -defaultsOSRD
preplace portBus cmos_dop -pg 1 -y 190 -defaultsOSRD
preplace portBus ctr_sig_w -pg 1 -y 470 -defaultsOSRD
preplace portBus decoder -pg 1 -y 450 -defaultsOSRD
preplace portBus cmos_don -pg 1 -y 210 -defaultsOSRD
preplace inst BRAM_CTL1 -pg 1 -lvl 4 -y 680 -defaultsOSRD
preplace inst StoreImg_0 -pg 1 -lvl 3 -y 170 -defaultsOSRD
preplace inst decoder_0 -pg 1 -lvl 4 -y 480 -defaultsOSRD
preplace inst proc_sys_reset_recv -pg 1 -lvl 2 -y 740 -defaultsOSRD
preplace inst proc_sys_reset_m -pg 1 -lvl 2 -y 910 -defaultsOSRD
preplace inst receiver_0 -pg 1 -lvl 2 -y 190 -defaultsOSRD
preplace inst spi_config_0 -pg 1 -lvl 3 -y 640 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 490 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 4 -y 220 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 370 -defaultsOSRD
preplace inst Block_RAM -pg 1 -lvl 4 -y 810 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 410 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 2 NJ 370 NJ
preplace netloc clk_in_p_1 1 0 2 NJ 150 NJ
preplace netloc spi_config_0_sys_rst_n 1 3 2 1250J 610 NJ
preplace netloc proc_sys_reset_m_peripheral_aresetn 1 2 2 720 810 1290
preplace netloc receiver_0_img 1 2 1 620
preplace netloc clk_wiz_0_clk_recv 1 1 3 250 10 690 10 1280
preplace netloc clk_in_n_1 1 0 2 NJ 170 NJ
preplace netloc clk_wiz_0_locked 1 1 1 210
preplace netloc decoder_0_ctr_sig_w 1 4 1 NJ
preplace netloc spi_config_0_spi_clk_out 1 3 2 NJ 560 1640J
preplace netloc spi_config_0_spi_write 1 3 2 1250J 570 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 3 270 350 710J 320 1200
preplace netloc receiver_0_data_valid 1 2 1 670
preplace netloc spi_config_0_fpga_en 1 3 2 1300J 600 1640J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 4 20 290 240J 330 700J 310 1210
preplace netloc spi_out_0_1 1 0 3 NJ 630 NJ 630 NJ
preplace netloc spi_config_0_spi_data 1 3 2 NJ 580 1650J
preplace netloc cmos_don_1 1 0 2 NJ 210 NJ
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 2 270 650 620
preplace netloc processing_system7_0_FIXED_IO 1 3 2 NJ 390 NJ
preplace netloc S00_AXI_1 1 3 1 N
preplace netloc receiver_0_pos_x 1 2 1 630
preplace netloc clk_wiz_0_clk_out1 1 1 4 220 340 720 290 1280 340 1650
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 680J 790 1310
preplace netloc receiver_0_pos_y 1 2 1 640
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 3 260 50 660 50 1260
preplace netloc clk_wiz_0_clk_out2 1 1 4 230J 40 NJ 40 NJ 40 1650J
preplace netloc decoder_0_decoder 1 4 1 NJ
preplace netloc spi_config_0_exposure_time 1 3 1 1260
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 700
preplace netloc spi_config_0_BRAM_PROT 1 3 1 1240
preplace netloc BRAM_CTL1_BRAM_PORTA 1 3 2 1320 750 1640
preplace netloc spi_config_0_frame_req 1 1 3 270 60 680J 280 1230
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 10 20 NJ 20 NJ 20 1220
preplace netloc spi_config_0_spi_read 1 3 2 1270J 590 NJ
preplace netloc axi_interconnect_1_M00_AXI 1 2 3 730 60 NJ 60 1640
preplace netloc receiver_0_frame_valid 1 2 1 650
preplace netloc spi_config_0_trainning_word 1 1 3 260 640 630J 800 1200
preplace netloc decoder_0_xhs_out 1 1 4 270 320 680J 300 1260J 350 1640
preplace netloc cmos_dop_1 1 0 2 NJ 190 NJ
levelinfo -pg 1 -10 120 450 970 1480 1680 -top 0 -bot 1000
",
}
{
   da_axi4_cnt: "5",
   da_board_cnt: "4",
   da_bram_cntlr_cnt: "2",
   da_clkrst_cnt: "4",
   da_ps7_cnt: "1",
}
