{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606277675433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606277675434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 11:14:35 2020 " "Processing started: Wed Nov 25 11:14:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606277675434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606277675434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLightController -c TrafficLightController " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLightController -c TrafficLightController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606277675434 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606277676030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loader.v 1 1 " "Found 1 design units, including 1 entities, in source file loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOADER " "Found entity 1: LOADER" {  } { { "LOADER.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/LOADER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONVERTER " "Found entity 1: CONVERTER" {  } { { "CONVERTER.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/CONVERTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_REG " "Found entity 1: FSM_REG" {  } { { "FSM_REG.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_output.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_OUTPUT " "Found entity 1: FSM_OUTPUT" {  } { { "FSM_OUTPUT.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_OUTPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_NEXTSTATE " "Found entity 1: FSM_NEXTSTATE" {  } { { "FSM_NEXTSTATE.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_NEXTSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file trafficlightcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightController " "Found entity 1: TrafficLightController" {  } { { "TrafficLightController.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/TrafficLightController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277676157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277676157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLightController " "Elaborating entity \"TrafficLightController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606277676205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:ShortTime_Inst " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:ShortTime_Inst\"" {  } { { "TrafficLightController.v" "ShortTime_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/TrafficLightController.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277676209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG COUNTER:ShortTime_Inst\|REG:register_inst0 " "Elaborating entity \"REG\" for hierarchy \"COUNTER:ShortTime_Inst\|REG:register_inst0\"" {  } { { "COUNTER.v" "register_inst0" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/COUNTER.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277676212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOADER COUNTER:ShortTime_Inst\|LOADER:loader_inst0 " "Elaborating entity \"LOADER\" for hierarchy \"COUNTER:ShortTime_Inst\|LOADER:loader_inst0\"" {  } { { "COUNTER.v" "loader_inst0" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/COUNTER.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277676216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER COUNTER:ShortTime_Inst\|ADDER:adder_inst0 " "Elaborating entity \"ADDER\" for hierarchy \"COUNTER:ShortTime_Inst\|ADDER:adder_inst0\"" {  } { { "COUNTER.v" "adder_inst0" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/COUNTER.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277676219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:ST_Comp_Inst " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:ST_Comp_Inst\"" {  } { { "TrafficLightController.v" "ST_Comp_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/TrafficLightController.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277676229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM_Inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM_Inst\"" {  } { { "TrafficLightController.v" "FSM_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/TrafficLightController.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277676234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_NEXTSTATE FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst " "Elaborating entity \"FSM_NEXTSTATE\" for hierarchy \"FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\"" {  } { { "FSM.v" "NextState_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277676237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_REG FSM:FSM_Inst\|FSM_REG:REG_Inst " "Elaborating entity \"FSM_REG\" for hierarchy \"FSM:FSM_Inst\|FSM_REG:REG_Inst\"" {  } { { "FSM.v" "REG_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277676240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_OUTPUT FSM:FSM_Inst\|FSM_OUTPUT:Output_Inst " "Elaborating entity \"FSM_OUTPUT\" for hierarchy \"FSM:FSM_Inst\|FSM_OUTPUT:Output_Inst\"" {  } { { "FSM.v" "Output_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277676243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1606277676751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606277677121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606277677121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606277677215 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606277677215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606277677215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606277677215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606277677292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 11:14:37 2020 " "Processing ended: Wed Nov 25 11:14:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606277677292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606277677292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606277677292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606277677292 ""}
