$date
	Mon Aug 18 09:26:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex $end
$scope module ex1 $end
$var wire 1 ! cin $end
$var wire 1 " cout $end
$var wire 1 # s $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1#
1%
#40
0%
1$
#60
1"
0#
1%
#80
0"
1#
0%
0$
1!
#100
0#
1"
1%
#120
0%
1$
#140
1#
1%
#160
