#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0116BB30 .scope module, "data_path" "data_path" 2 263;
 .timescale 0 0;
v011A8488_0 .net "A", 15 0, v011A33C8_0; 1 drivers
v011A84E0_0 .net "B", 15 0, v011A34D0_0; 1 drivers
v011A9018_0 .net "C", 15 0, v011A3478_0; 1 drivers
v011A8F68_0 .net *"_s11", 1 0, L_011A9B50; 1 drivers
v011A8EB8_0 .net *"_s8", 1 0, C4<11>; 1 drivers
v011A91D0_0 .net "alu", 15 0, L_011AAEC8; 1 drivers
v011A9178_0 .net "alu_A", 15 0, L_011AA498; 1 drivers
v011A8CA8_0 .net "alu_B", 15 0, v011A32C0_0; 1 drivers
v011A8D00_0 .net "alu_op", 1 0, C4<zz>; 0 drivers
v011A8F10_0 .net "alu_out", 15 0, v0116F258_0; 1 drivers
v011A8938_0 .net "alu_srcA", 0 0, C4<z>; 0 drivers
v011A8D58_0 .net "alu_srcB", 2 0, C4<zzz>; 0 drivers
v011A9228_0 .net "clk", 0 0, C4<z>; 0 drivers
v011A9120_0 .net "eqb", 0 0, C4<z>; 0 drivers
v011A8DB0_0 .net "instr_in", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v011A9280_0 .net "instr_wr", 0 0, C4<z>; 0 drivers
v011A9070_0 .net "ir", 15 0, v011A7930_0; 1 drivers
v011A8E08_0 .net "mdr", 15 0, v0116F200_0; 1 drivers
v011A8A98_0 .net "mem_to_reg", 0 0, C4<z>; 0 drivers
v011A8830_0 .net "memr", 0 0, C4<z>; 0 drivers
v011A92D8_0 .net "memw", 0 0, C4<z>; 0 drivers
v011A8888_0 .net "output_cont", 0 0, C4<z>; 0 drivers
v011A8FC0_0 .net "pc", 15 0, v011A83D8_0; 1 drivers
v011A88E0_0 .net "pc_in", 15 0, L_011AAC08; 1 drivers
v011A90C8_0 .net "pc_src", 0 0, C4<z>; 0 drivers
v011A8B48_0 .net "pc_wr", 0 0, C4<z>; 0 drivers
v011A8990_0 .net "pc_wr1", 0 0, L_01169960; 1 drivers
v011A89E8_0 .net "read3", 0 0, C4<z>; 0 drivers
v011A8AF0_0 .net "regA", 1 0, C4<zz>; 0 drivers
v011A8BF8_0 .net "regB", 0 0, C4<z>; 0 drivers
v011A8A40_0 .net "reg_dst", 0 0, C4<z>; 0 drivers
v011A8BA0_0 .net "reg_wr", 0 0, C4<z>; 0 drivers
v011A8C50_0 .net "rn1", 3 0, L_011A99F0; 1 drivers
v011A8E60_0 .net "rn2", 3 0, L_011AA1D8; 1 drivers
v011A9388_0 .net "rn3", 3 0, L_011A9F70; 1 drivers
v011A93E0_0 .net "sh_op", 1 0, L_011AAF20; 1 drivers
v011A97A8_0 .net "shifter", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
RS_011727D4 .resolv tri, L_011AA4F0, L_011AB290, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v011A9438_0 .net8 "wd", 15 0, RS_011727D4; 2 drivers
v011A9750_0 .net "wr", 3 0, L_011AA3E8; 1 drivers
v011A9490_0 .net "zf", 0 0, L_011AB880; 1 drivers
L_011A9F70 .part v011A7930_0, 8, 4;
L_011A9AF8 .part v011A7930_0, 4, 4;
L_011AA0D0 .part v011A7930_0, 8, 4;
L_011AA230 .part v011A7930_0, 0, 4;
L_011A9B50 .part v011A7930_0, 10, 2;
L_011AA5A0 .concat [ 2 2 0 0], L_011A9B50, C4<11>;
L_011AA7B0 .part v011A7930_0, 8, 4;
L_011AA6A8 .part v011A7930_0, 0, 12;
L_011AB080 .part v011A7930_0, 12, 4;
L_011AA898 .part v011A7930_0, 0, 4;
S_0116B3C0 .scope module, "U0" "pc_wr_control" 2 307, 2 252, S_0116BB30;
 .timescale 0 0;
L_01169260 .functor XOR 1, C4<z>, L_011AB880, C4<0>, C4<0>;
L_01169298 .functor AND 1, C4<z>, L_01169260, C4<1>, C4<1>;
L_01169960 .functor OR 1, C4<z>, L_01169298, C4<0>, C4<0>;
v011A85E8_0 .net *"_s0", 0 0, L_01169260; 1 drivers
v011A8590_0 .net *"_s2", 0 0, L_01169298; 1 drivers
v011A8698_0 .alias "eqb", 0 0, v011A9120_0;
v011A86F0_0 .alias "pc_src", 0 0, v011A90C8_0;
v011A8380_0 .alias "pc_wr", 0 0, v011A8B48_0;
v011A8748_0 .alias "pc_wr1", 0 0, v011A8990_0;
v011A8430_0 .alias "zf", 0 0, v011A9490_0;
S_0116B338 .scope module, "U1" "instruct_mem" 2 309, 2 1, S_0116BB30;
 .timescale 0 0;
v011A79E0_0 .net "address", 14 0, L_011A9838; 1 drivers
v011A7AE8_0 .alias "clk", 0 0, v011A9228_0;
v011A78D8_0 .alias "instr_in", 15 0, v011A8DB0_0;
v011A7B40_0 .alias "instr_wr", 0 0, v011A9280_0;
v011A7930_0 .var "ir", 15 0;
v011A8538 .array "mem_even", 32767 0, 7 0;
v011A8328 .array "mem_odd", 32767 0, 7 0;
v011A83D8_0 .var "pc", 15 0;
v011A8640_0 .alias "pc_in", 15 0, v011A88E0_0;
v011A87A0_0 .alias "pc_wr1", 0 0, v011A8990_0;
L_011A9838 .part v011A83D8_0, 1, 15;
S_0116B2B0 .scope module, "U2" "mux_reg_A" 2 318, 2 60, S_0116BB30;
 .timescale 0 0;
v011A7CF8_0 .net *"_s1", 0 0, L_011AA180; 1 drivers
v011A7E58_0 .net *"_s10", 3 0, L_011A9DB8; 1 drivers
v011A7988_0 .net *"_s12", 3 0, C4<zzzz>; 0 drivers
v011A80C0_0 .net *"_s14", 3 0, L_011AA078; 1 drivers
v011A8170_0 .net *"_s17", 0 0, L_011A9890; 1 drivers
v011A7D50_0 .net *"_s18", 3 0, L_011A9940; 1 drivers
v011A7E00_0 .net *"_s3", 0 0, L_011A9998; 1 drivers
v011A7EB0_0 .net *"_s5", 0 0, L_011AA020; 1 drivers
v011A7F08_0 .net *"_s6", 1 0, C4<10>; 1 drivers
v011A8220_0 .net *"_s9", 1 0, L_011A9D60; 1 drivers
v011A8010_0 .net "ir11_8", 3 0, L_011AA0D0; 1 drivers
v011A82D0_0 .net "ir7_4", 3 0, L_011A9AF8; 1 drivers
v011A7BF0_0 .alias "regA", 1 0, v011A8AF0_0;
v011A7828_0 .alias "rn1", 3 0, v011A8C50_0;
L_011AA180 .part C4<zz>, 1, 1;
L_011A9998 .part C4<zz>, 0, 1;
L_011AA020 .reduce/nor L_011A9998;
L_011A9D60 .part L_011AA0D0, 0, 2;
L_011A9DB8 .concat [ 2 2 0 0], L_011A9D60, C4<10>;
L_011AA078 .functor MUXZ 4, C4<zzzz>, L_011A9DB8, L_011AA020, C4<>;
L_011A9890 .part C4<zz>, 0, 1;
L_011A9940 .functor MUXZ 4, L_011A9AF8, L_011AA0D0, L_011A9890, C4<>;
L_011A99F0 .functor MUXZ 4, L_011A9940, L_011AA078, L_011AA180, C4<>;
S_0116B090 .scope module, "U3" "mux_reg_B" 2 320, 2 71, S_0116BB30;
 .timescale 0 0;
v011A7A90_0 .net "in0", 3 0, L_011AA230; 1 drivers
v011A8068_0 .net "in1", 3 0, L_011AA5A0; 1 drivers
v011A7B98_0 .alias "regB", 0 0, v011A8BF8_0;
v011A7F60_0 .alias "rn2", 3 0, v011A8E60_0;
L_011AA1D8 .functor MUXZ 4, L_011AA230, L_011AA5A0, C4<z>, C4<>;
S_0116B008 .scope module, "U4" "mux_reg_dst" 2 322, 2 82, S_0116BB30;
 .timescale 0 0;
v011A8118_0 .net *"_s0", 1 0, C4<11>; 1 drivers
v011A7C48_0 .net *"_s3", 1 0, L_011AA700; 1 drivers
v011A7FB8_0 .net *"_s4", 3 0, L_011AA390; 1 drivers
v011A7CA0_0 .net "ir11_8", 3 0, L_011AA7B0; 1 drivers
v011A7A38_0 .alias "reg_dst", 0 0, v011A8A40_0;
v011A8278_0 .alias "wr", 3 0, v011A9750_0;
L_011AA700 .part L_011AA7B0, 2, 2;
L_011AA390 .concat [ 2 2 0 0], L_011AA700, C4<11>;
L_011AA3E8 .functor MUXZ 4, L_011AA7B0, L_011AA390, C4<z>, C4<>;
S_0116BF70 .scope module, "U5" "mux_mem_to_reg" 2 324, 2 242, S_0116BB30;
 .timescale 0 0;
v011A3318_0 .alias "alu_out", 15 0, v011A8F10_0;
v011A7DA8_0 .alias "mdr", 15 0, v011A8E08_0;
v011A7880_0 .net "mem_to_reg", 0 0, C4<z>; 0 drivers
v011A81C8_0 .alias "wd", 15 0, v011A9438_0;
L_011AA4F0 .functor MUXZ 16, v0116F258_0, v0116F200_0, C4<z>, C4<>;
S_0116BD50 .scope module, "U6" "reg_file" 2 326, 2 92, S_0116BB30;
 .timescale 0 0;
v011A33C8_0 .var "A", 15 0;
v011A34D0_0 .var "B", 15 0;
v011A3478_0 .var "C", 15 0;
v011A3420_0 .alias "clk", 0 0, v011A9228_0;
v011A3790_0 .alias "read3", 0 0, v011A89E8_0;
v011A3528_0 .alias "reg_wr", 0 0, v011A8BA0_0;
v011A35D8 .array "register_file", 15 0, 15 0;
v011A3630_0 .alias "rn1", 3 0, v011A8C50_0;
v011A36E0_0 .alias "rn2", 3 0, v011A8E60_0;
v011A3370_0 .alias "rn3", 3 0, v011A9388_0;
v011A3688_0 .alias "wd", 15 0, v011A9438_0;
v011A3738_0 .alias "wr", 3 0, v011A9750_0;
S_0116B1A0 .scope module, "U8" "mux_alu_A" 2 338, 2 134, S_0116BB30;
 .timescale 0 0;
v011A2A80_0 .alias "A", 15 0, v011A8488_0;
v011A2B30_0 .alias "alu_A", 15 0, v011A9178_0;
v011A2B88_0 .alias "alu_srcA", 0 0, v011A8938_0;
v011A3580_0 .alias "pc", 15 0, v011A8FC0_0;
L_011AA498 .functor MUXZ 16, v011A83D8_0, v011A33C8_0, C4<z>, C4<>;
S_0116BBB8 .scope module, "U9" "mux_alu_B" 2 340, 2 145, S_0116BB30;
 .timescale 0 0;
v011A29D0_0 .alias "B", 15 0, v011A84E0_0;
v011A2A28_0 .alias "alu_B", 15 0, v011A8CA8_0;
v011A32C0_0 .var "alu_B1", 15 0;
v011A2818_0 .alias "alu_srcB", 2 0, v011A8D58_0;
v011A2870_0 .net "ir11_0", 11 0, L_011AA6A8; 1 drivers
v011A28C8_0 .net "ir_sign_ext", 15 0, L_011AA440; 1 drivers
E_0114B180 .event edge, v011A2818_0, v0116EA18_0, v011A3210_0, v011A2870_0;
L_011AA5F8 .part L_011AA6A8, 0, 8;
S_0116BC40 .scope module, "U0" "sign_ext_8to16" 2 156, 2 127, S_0116BBB8;
 .timescale 0 0;
v011A3108_0 .net *"_s1", 0 0, L_011AA548; 1 drivers
v011A30B0_0 .net *"_s2", 7 0, L_011AA650; 1 drivers
v011A31B8_0 .net "in", 7 0, L_011AA5F8; 1 drivers
v011A3210_0 .alias "out", 15 0, v011A28C8_0;
L_011AA548 .part L_011AA5F8, 7, 1;
LS_011AA650_0_0 .concat [ 1 1 1 1], L_011AA548, L_011AA548, L_011AA548, L_011AA548;
LS_011AA650_0_4 .concat [ 1 1 1 1], L_011AA548, L_011AA548, L_011AA548, L_011AA548;
L_011AA650 .concat [ 4 4 0 0], LS_011AA650_0_0, LS_011AA650_0_4;
L_011AA440 .concat [ 8 8 0 0], L_011AA5F8, L_011AA650;
S_0116B910 .scope module, "U10" "ALU" 2 342, 2 361, S_0116BB30;
 .timescale 0 0;
L_01171778 .functor NOT 1, L_011AA758, C4<0>, C4<0>, C4<0>;
L_01171820 .functor AND 1, L_01171778, L_011AA338, C4<1>, C4<1>;
L_01171A18 .functor NOT 1, L_011AACB8, C4<0>, C4<0>, C4<0>;
L_01171698 .functor AND 1, L_01171A18, L_011AAB00, C4<1>, C4<1>;
L_011696F8 .functor NOT 1, L_011AAD10, C4<0>, C4<0>, C4<0>;
L_01169420 .functor AND 1, L_01171698, L_011696F8, C4<1>, C4<1>;
L_011AB928 .functor OR 1, L_01171820, L_01169420, C4<0>, C4<0>;
L_011AB9D0 .functor XOR 16, L_011AAF78, L_011AB130, C4<0000000000000000>, C4<0000000000000000>;
L_011ABA78 .functor AND 16, L_011AA498, v011A32C0_0, C4<1111111111111111>, C4<1111111111111111>;
L_011ABA08 .functor NOT 16, L_011ABA78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_011ABB90 .functor OR 16, L_011AA498, v011A32C0_0, C4<0000000000000000>, C4<0000000000000000>;
L_011AB880 .functor NOT 1, L_011AAE18, C4<0>, C4<0>, C4<0>;
v0116F4C0_0 .net *"_s1", 0 0, L_011AA758; 1 drivers
v0116F7D8_0 .net *"_s10", 0 0, L_01171A18; 1 drivers
v0116F728_0 .net *"_s13", 0 0, L_011AAB00; 1 drivers
v0116F518_0 .net *"_s14", 0 0, L_01171698; 1 drivers
v0116F678_0 .net *"_s17", 0 0, L_011AAD10; 1 drivers
v0116F780_0 .net *"_s18", 0 0, L_011696F8; 1 drivers
v0116F3B8_0 .net *"_s2", 0 0, L_01171778; 1 drivers
v0116F410_0 .net *"_s20", 0 0, L_01169420; 1 drivers
v0116F360_0 .net *"_s24", 14 0, L_011AAE70; 1 drivers
v0116F468_0 .net *"_s26", 14 0, L_011AAB58; 1 drivers
v0116F570_0 .net *"_s28", 15 0, L_011AAF78; 1 drivers
v0116F5C8_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0116F620_0 .net *"_s32", 14 0, C4<000000000000000>; 1 drivers
v0116F6D0_0 .net *"_s34", 15 0, L_011AB238; 1 drivers
v011A2EF8_0 .net *"_s36", 15 0, L_011AB130; 1 drivers
v011A2D98_0 .net *"_s42", 15 0, L_011ABA78; 1 drivers
v011A2AD8_0 .net *"_s49", 0 0, L_011AB188; 1 drivers
v011A3160_0 .net *"_s5", 0 0, L_011AA338; 1 drivers
v011A2BE0_0 .net *"_s51", 0 0, L_011AAFD0; 1 drivers
v011A2CE8_0 .net *"_s52", 15 0, L_011AA9F8; 1 drivers
v011A2920_0 .net *"_s57", 0 0, L_011AAE18; 1 drivers
v011A3268_0 .net *"_s6", 0 0, L_01171820; 1 drivers
v011A3000_0 .net *"_s9", 0 0, L_011AACB8; 1 drivers
v011A2D40_0 .alias "alu", 15 0, v011A91D0_0;
v011A2DF0_0 .alias "alu_A", 15 0, v011A9178_0;
v011A2E48_0 .alias "alu_B", 15 0, v011A8CA8_0;
v011A2C38_0 .net "alu_B2", 15 0, L_011AB9D0; 1 drivers
v011A2C90_0 .net "alu_addsub", 15 0, L_011AADC0; 1 drivers
v011A2FA8_0 .net "alu_nand", 15 0, L_011ABA08; 1 drivers
v011A3058_0 .alias "alu_op", 1 0, v011A8D00_0;
v011A2978_0 .net "alu_or", 15 0, L_011ABB90; 1 drivers
v011A2EA0_0 .net "sign_B", 0 0, L_011AB928; 1 drivers
v011A2F50_0 .alias "zf", 0 0, v011A9490_0;
L_011AA758 .reduce/or C4<zz>;
L_011AA338 .part v011A32C0_0, 15, 1;
L_011AACB8 .part C4<zz>, 1, 1;
L_011AAB00 .part C4<zz>, 0, 1;
L_011AAD10 .part v011A32C0_0, 15, 1;
LS_011AAE70_0_0 .concat [ 1 1 1 1], L_011AB928, L_011AB928, L_011AB928, L_011AB928;
LS_011AAE70_0_4 .concat [ 1 1 1 1], L_011AB928, L_011AB928, L_011AB928, L_011AB928;
LS_011AAE70_0_8 .concat [ 1 1 1 1], L_011AB928, L_011AB928, L_011AB928, L_011AB928;
LS_011AAE70_0_12 .concat [ 1 1 1 0], L_011AB928, L_011AB928, L_011AB928;
L_011AAE70 .concat [ 4 4 4 3], LS_011AAE70_0_0, LS_011AAE70_0_4, LS_011AAE70_0_8, LS_011AAE70_0_12;
L_011AAB58 .concat [ 15 0 0 0], L_011AAE70;
L_011AAF78 .concat [ 15 1 0 0], L_011AAB58, C4<0>;
L_011AB238 .concat [ 1 15 0 0], L_011AB928, C4<000000000000000>;
L_011AB130 .arith/sum 16, v011A32C0_0, L_011AB238;
L_011AADC0 .arith/sum 16, L_011AA498, L_011AB9D0;
L_011AB188 .part C4<zz>, 1, 1;
L_011AAFD0 .part C4<zz>, 0, 1;
L_011AA9F8 .functor MUXZ 16, L_011ABA08, L_011ABB90, L_011AAFD0, C4<>;
L_011AAEC8 .functor MUXZ 16, L_011AADC0, L_011AA9F8, L_011AB188, C4<>;
L_011AAE18 .reduce/or L_011AAEC8;
S_0116B888 .scope module, "U11" "shift_control" 2 344, 2 173, S_0116BB30;
 .timescale 0 0;
L_011ABBC8 .functor NOT 1, L_011AB028, C4<0>, C4<0>, C4<0>;
v0116E9C0_0 .net *"_s1", 0 0, L_011AB028; 1 drivers
v0116EA70_0 .net *"_s2", 0 0, L_011ABBC8; 1 drivers
v0116EAC8_0 .net *"_s5", 1 0, L_011AAA50; 1 drivers
v0116EC28_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0116EB20_0 .net "ffield", 3 0, L_011AA898; 1 drivers
v0116EB78_0 .net "opcode", 3 0, L_011AB080; 1 drivers
v0116EBD0_0 .alias "sh_op", 1 0, v011A93E0_0;
L_011AB028 .reduce/or L_011AB080;
L_011AAA50 .part L_011AA898, 0, 2;
L_011AAF20 .functor MUXZ 2, C4<00>, L_011AAA50, L_011ABBC8, C4<>;
S_0116C080 .scope module, "U13" "mux_alu_out" 2 348, 2 182, S_0116BB30;
 .timescale 0 0;
v0116F048_0 .alias "alu", 15 0, v011A91D0_0;
v0116F258_0 .var "alu_out", 15 0;
v0116F1A8_0 .alias "clk", 0 0, v011A9228_0;
v0116F0A0_0 .net "out", 15 0, L_011AB1E0; 1 drivers
v0116E968_0 .alias "output_cont", 0 0, v011A8888_0;
v0116F0F8_0 .alias "shifter", 15 0, v011A97A8_0;
L_011AB1E0 .functor MUXZ 16, L_011AAEC8, C4<zzzzzzzzzzzzzzzz>, C4<z>, C4<>;
S_0116B5E0 .scope module, "U14" "mux_pc_src" 2 354, 2 200, S_0116BB30;
 .timescale 0 0;
v0116EE90_0 .alias "C", 15 0, v011A9018_0;
v0116ED88_0 .alias "alu", 15 0, v011A91D0_0;
v0116EFF0_0 .alias "pc_in", 15 0, v011A88E0_0;
v0116EDE0_0 .alias "pc_src", 0 0, v011A90C8_0;
L_011AAC08 .functor MUXZ 16, L_011AAEC8, v011A3478_0, C4<z>, C4<>;
S_0116B778 .scope module, "U15" "data_mem" 2 356, 2 211, S_0116BB30;
 .timescale 0 0;
v0116ED30_0 .alias "addr", 15 0, v011A8F10_0;
v0116EF98_0 .net "address", 14 0, L_011AB0D8; 1 drivers
v0116EF40_0 .alias "clk", 0 0, v011A9228_0;
v0116EA18_0 .alias "data_in", 15 0, v011A84E0_0;
v0116EE38_0 .alias "mdr", 15 0, v011A8E08_0;
v0116ECD8 .array "mem_even", 32767 0, 7 0;
v0116E8B8 .array "mem_odd", 32767 0, 7 0;
v0116E910_0 .alias "memr", 0 0, v011A8830_0;
v0116EEE8_0 .alias "memw", 0 0, v011A92D8_0;
v0116F200_0 .var "wd1", 15 0;
E_0114AE40 .event posedge, v0116EF40_0;
L_011AB0D8 .part v0116F258_0, 1, 15;
S_0116B800 .scope module, "U16" "mux_mem_to_reg" 2 358, 2 242, S_0116BB30;
 .timescale 0 0;
v0116F308_0 .alias "alu_out", 15 0, v011A8F10_0;
v0116E860_0 .alias "mdr", 15 0, v011A8E08_0;
v0116EC80_0 .alias "mem_to_reg", 0 0, v011A8A98_0;
v0116F2B0_0 .alias "wd", 15 0, v011A9438_0;
L_011AB290 .functor MUXZ 16, v0116F258_0, v0116F200_0, C4<z>, C4<>;
S_0116B6F0 .scope module, "testbench_reg_file" "testbench_reg_file" 3 1;
 .timescale 0 0;
v011A9BA8_0 .net "test_A", 15 0, v011A95F0_0; 1 drivers
v011A98E8_0 .net "test_B", 15 0, v011A94E8_0; 1 drivers
v011A9EC0_0 .net "test_C", 15 0, v011A9648_0; 1 drivers
v011AA128_0 .var "test_clk", 0 0;
v011A9CB0_0 .var "test_read3", 0 0;
v011A9FC8_0 .var "test_reg_wr", 0 0;
v011A9D08_0 .var "test_rn1", 3 0;
v011A9AA0_0 .var "test_rn2", 3 0;
v011AA2E0_0 .var "test_rn3", 3 0;
v011A9E68_0 .var "test_wd", 15 0;
v011A9F18_0 .var "test_wr", 3 0;
v011A9E10_0 .var "written_data", 15 0;
v011A96A0_0 .array/port v011A96A0, 0;
v011A96A0_1 .array/port v011A96A0, 1;
v011A96A0_2 .array/port v011A96A0, 2;
E_0114BAA0/0 .event edge, v011A9C00_0, v011A96A0_0, v011A96A0_1, v011A96A0_2;
v011A96A0_3 .array/port v011A96A0, 3;
v011A96A0_4 .array/port v011A96A0, 4;
v011A96A0_5 .array/port v011A96A0, 5;
v011A96A0_6 .array/port v011A96A0, 6;
E_0114BAA0/1 .event edge, v011A96A0_3, v011A96A0_4, v011A96A0_5, v011A96A0_6;
v011A96A0_7 .array/port v011A96A0, 7;
v011A96A0_8 .array/port v011A96A0, 8;
v011A96A0_9 .array/port v011A96A0, 9;
v011A96A0_10 .array/port v011A96A0, 10;
E_0114BAA0/2 .event edge, v011A96A0_7, v011A96A0_8, v011A96A0_9, v011A96A0_10;
v011A96A0_11 .array/port v011A96A0, 11;
v011A96A0_12 .array/port v011A96A0, 12;
v011A96A0_13 .array/port v011A96A0, 13;
v011A96A0_14 .array/port v011A96A0, 14;
E_0114BAA0/3 .event edge, v011A96A0_11, v011A96A0_12, v011A96A0_13, v011A96A0_14;
v011A96A0_15 .array/port v011A96A0, 15;
E_0114BAA0/4 .event edge, v011A96A0_15;
E_0114BAA0 .event/or E_0114BAA0/0, E_0114BAA0/1, E_0114BAA0/2, E_0114BAA0/3, E_0114BAA0/4;
S_0116CA98 .scope module, "uut" "reg_file" 3 16, 2 92, S_0116B6F0;
 .timescale 0 0;
v011A95F0_0 .var "A", 15 0;
v011A94E8_0 .var "B", 15 0;
v011A9648_0 .var "C", 15 0;
v011A9598_0 .net "clk", 0 0, v011AA128_0; 1 drivers
v011A9540_0 .net "read3", 0 0, v011A9CB0_0; 1 drivers
v011A9330_0 .net "reg_wr", 0 0, v011A9FC8_0; 1 drivers
v011A96A0 .array "register_file", 15 0, 15 0;
v011A96F8_0 .net "rn1", 3 0, v011A9D08_0; 1 drivers
v011A9C58_0 .net "rn2", 3 0, v011A9AA0_0; 1 drivers
v011AA288_0 .net "rn3", 3 0, v011AA2E0_0; 1 drivers
v011A9A48_0 .net "wd", 15 0, v011A9E68_0; 1 drivers
v011A9C00_0 .net "wr", 3 0, v011A9F18_0; 1 drivers
E_0114BF60 .event posedge, v011A9598_0;
    .scope S_0116B338;
T_0 ;
    %wait E_0114AE40;
    %load/v 8, v011A87A0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v011A8640_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A83D8_0, 0, 8;
T_0.0 ;
    %load/v 8, v011A7B40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/getv 3, v011A79E0_0;
    %load/av 8, v011A8538, 8;
    %ix/getv 3, v011A79E0_0;
    %load/av 16, v011A8328, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v011A7930_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v011A7930_0, 0, 3;
    %load/v 8, v011A78D8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v011A79E0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011A8538, 0, 8;
t_0 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v011A78D8_0, 8;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 8;
T_0.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v011A79E0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011A8328, 0, 8;
t_1 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0116BD50;
T_1 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v011A35D8, 0, 16;
    %movi 8, 43981, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v011A35D8, 8, 16;
    %movi 8, 13689, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v011A35D8, 8, 16;
    %movi 8, 9320, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v011A35D8, 8, 16;
    %end;
    .thread T_1;
    .scope S_0116BD50;
T_2 ;
    %wait E_0114AE40;
    %ix/getv 3, v011A3630_0;
    %load/av 8, v011A35D8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A33C8_0, 0, 8;
    %ix/getv 3, v011A36E0_0;
    %load/av 8, v011A35D8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A34D0_0, 0, 8;
    %load/v 8, v011A3790_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/getv 3, v011A3370_0;
    %load/av 8, v011A35D8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A3478_0, 0, 8;
T_2.0 ;
    %load/v 8, v011A3528_0, 1;
    %load/v 9, v011A3738_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v011A3688_0, 16;
    %ix/getv 3, v011A3738_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011A35D8, 0, 8;
t_2 ;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0116BBB8;
T_3 ;
    %wait E_0114B180;
    %load/v 8, v011A2818_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.5, 6;
    %ix/load 0, 16, 0;
    %assign/v0 v011A32C0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %movi 8, 2, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A32C0_0, 0, 8;
    %jmp T_3.7;
T_3.1 ;
    %load/v 8, v011A29D0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A32C0_0, 0, 8;
    %jmp T_3.7;
T_3.2 ;
    %load/v 8, v011A28C8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A32C0_0, 0, 8;
    %jmp T_3.7;
T_3.3 ;
    %load/v 8, v011A2870_0, 8; Select 8 out of 12 bits
    %mov 16, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v011A32C0_0, 0, 8;
    %jmp T_3.7;
T_3.4 ;
    %load/v 8, v011A28C8_0, 16;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A32C0_0, 0, 8;
    %jmp T_3.7;
T_3.5 ;
    %load/v 8, v011A2870_0, 12;
    %mov 20, 0, 4;
    %ix/load 0, 16, 0;
    %assign/v0 v011A32C0_0, 0, 8;
    %jmp T_3.7;
T_3.7 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0116C080;
T_4 ;
    %wait E_0114AE40;
    %load/v 8, v0116F0A0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0116F258_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0116B778;
T_5 ;
    %wait E_0114AE40;
    %load/v 8, v0116E910_0, 1;
    %load/v 9, v0116EEE8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 3, v0116EF98_0;
    %load/av 8, v0116ECD8, 8;
    %ix/getv 3, v0116EF98_0;
    %load/av 16, v0116E8B8, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0116F200_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0116EEE8_0, 1;
    %load/v 9, v0116E910_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0116EA18_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0116EF98_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116ECD8, 0, 8;
t_3 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 8, v0116EA18_0, 8;
    %jmp T_5.5;
T_5.4 ;
    %mov 8, 2, 8;
T_5.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0116EF98_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E8B8, 0, 8;
t_4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0116CA98;
T_6 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v011A96A0, 0, 16;
    %movi 8, 43981, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v011A96A0, 8, 16;
    %movi 8, 13689, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v011A96A0, 8, 16;
    %movi 8, 9320, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v011A96A0, 8, 16;
    %end;
    .thread T_6;
    .scope S_0116CA98;
T_7 ;
    %wait E_0114BF60;
    %ix/getv 3, v011A96F8_0;
    %load/av 8, v011A96A0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A95F0_0, 0, 8;
    %ix/getv 3, v011A9C58_0;
    %load/av 8, v011A96A0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A94E8_0, 0, 8;
    %load/v 8, v011A9540_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 3, v011AA288_0;
    %load/av 8, v011A96A0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A9648_0, 0, 8;
T_7.0 ;
    %load/v 8, v011A9330_0, 1;
    %load/v 9, v011A9C00_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v011A9A48_0, 16;
    %ix/getv 3, v011A9C00_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011A96A0, 0, 8;
t_5 ;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0116B6F0;
T_8 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011A9D08_0, 0, 8;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011A9AA0_0, 0, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011AA2E0_0, 0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v011A9F18_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011A9E68_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0116B6F0;
T_9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011AA128_0, 0, 0;
T_9.0 ;
    %delay 1, 0;
    %load/v 8, v011AA128_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011AA128_0, 0, 8;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0116B6F0;
T_10 ;
T_10.0 ;
    %delay 4, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9FC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9CB0_0, 0, 0;
    %delay 4, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9FC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9CB0_0, 0, 1;
    %delay 4, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9FC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9CB0_0, 0, 0;
    %delay 4, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9FC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011A9CB0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0116B6F0;
T_11 ;
    %wait E_0114BAA0;
    %ix/getv 3, v011A9F18_0;
    %load/av 8, v011A96A0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011A9E10_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0116B6F0;
T_12 ;
    %vpi_call 3 64 "$monitor", "Time = %3d,Clk = %b,Reg_wr = %b, Read3 = %b,A = %h, B = %h, C = %h,Written Data = %h", $time, v011AA128_0, v011A9FC8_0, v011A9CB0_0, v011A9BA8_0, v011A98E8_0, v011A9EC0_0, v011A9E10_0;
    %end;
    .thread T_12;
    .scope S_0116B6F0;
T_13 ;
    %delay 50, 0;
    %vpi_call 3 69 "$finish";
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "prep.v";
    "testbench_reg_file.v";
