BUILD_NAME_OPTION = _FREQ_300
Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=two_conv_cf_par_last MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 TwoConvCfParLastManager \
	DFEModel=MAIA maxFileName=TwoConvCfParLast target='DFE_SIM' enableMPCX=false \
	FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_conv_cf_par_last/data/data-two-conv-cf-par-last.txt 
]0; maxJavaRun: TwoConvCfParLastManager DFEModel=MAIA maxFileName=TwoConvCfParLast target=DFE_SIM enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_conv_cf_par_last/data/data-two-conv-cf-par-last.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : two_conv_cf_par_last
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : two_conv_cf_par_last.TwoConvCfParLastManager
Class arguments     : DFEModel=MAIA maxFileName=TwoConvCfParLast target=DFE_SIM enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_conv_cf_par_last/data/data-two-conv-cf-par-last.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Fri 20:40: MaxCompiler version: 2021.1
Fri 20:40: Build "TwoConvCfParLast" start time: Fri Dec 24 20:40:57 GMT 2021
Fri 20:40: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Fri 20:40: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoConvCfParLast_MAIA_DFE_SIM_FREQ_300
Fri 20:40: Detailed build log available in "_build.log"
Fri 20:40: 
Fri 20:40: ENGINE BUILD PARAMETERS
Fri 20:40: 	              Build name: TwoConvCfParLast_MAIA_DFE_SIM_FREQ_300                                                                              
Fri 20:40: 	             maxFileName: TwoConvCfParLast                                                                                                    
Fri 20:40: 	                  target: DFE_SIM                                                                                                             
Fri 20:40: 	                DFEModel: MAIA                                                                                                                
Fri 20:40: 	              enableMPCX: false                                                                                                               
Fri 20:40: 	                bitWidth: 32                                                                                                                  
Fri 20:40: 	                     WBW: 32                                                                                                                  
Fri 20:40: 	                   DTYPE: fixed                                                                                                               
Fri 20:40: 	           NUM_FRAC_BITS: 8                                                                                                                   
Fri 20:40: 	                      PF: 1                                                                                                                   
Fri 20:40: 	                      PC: 1                                                                                                                   
Fri 20:40: 	                      PK: 1                                                                                                                   
Fri 20:40: 	                       H: 1                                                                                                                   
Fri 20:40: 	                       W: 1                                                                                                                   
Fri 20:40: 	                       C: 1                                                                                                                   
Fri 20:40: 	                       F: 1                                                                                                                   
Fri 20:40: 	                       K: 1                                                                                                                   
Fri 20:40: 	                     PAD: 0                                                                                                                   
Fri 20:40: 	                       S: 1                                                                                                                   
Fri 20:40: 	                     SEQ: 0                                                                                                                   
Fri 20:40: 	                    FREQ: 300                                                                                                                 
Fri 20:40: 	                USE_DRAM: false                                                                                                               
Fri 20:40: 	                 USE_BNN: false                                                                                                               
Fri 20:40: 	            USE_WINOGRAD: false                                                                                                               
Fri 20:40: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                               
Fri 20:40: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                                   
Fri 20:40: 	                   DEBUG: false                                                                                                               
Fri 20:40: 	           COEFF_ON_CHIP: false                                                                                                               
Fri 20:40: 	              INIT_COEFF: false                                                                                                               
Fri 20:40: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_conv_cf_par_last/data/data-two-conv-cf-par-last.txt
Fri 20:40: Generating kernel conv0 ...
Fri 20:40: Instantiating kernel "conv0"
Fri 20:40: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Fri 20:40: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Fri 20:40: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Fri 20:40: coeffOnChip = true
Fri 20:40: Input height = 32, output height = 32, pad = 1
Fri 20:40: Counter H = 34 W = 34
Fri 20:40: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 20:40: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 20:40: Read for key = conv0 depth = 4
Fri 20:40: ROM created for conv0 of depth 4 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@185a6e9
Fri 20:40: Ifmap buffer configuration 4096 x 1
Fri 20:40: loop = false
Fri 20:40: Building line buffer for "conv0" ...
Fri 20:40: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Fri 20:40: Line buffer input vector size: 1, output vector size: 9.
Fri 20:40: Number of separated line buffers: 1
Fri 20:40: Initialising line buffer kernel with 3 x 34 x 1
Fri 20:40: Size of line buffer output: 3
Fri 20:40: Number of line buffer output chunks: 3
Fri 20:40: Connecting outputs from chunk (#000) ...
Fri 20:40: Connecting outputs from chunk (#001) ...
Fri 20:40: Connecting outputs from chunk (#002) ...
Fri 20:40: Building the CORE arithmetic unit for "conv0" ...
Fri 20:40: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Fri 20:40: CORE ifmap vector size: 9
Fri 20:40: CORE coefficient vector size: 9
Fri 20:40: CORE ofmap vector size: 1
Fri 20:40: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Fri 20:40: Connecting to output: ofmap
Fri 20:40: Compiling kernel "conv0"
Fri 20:40: 
Fri 20:40: Generating kernel conv1 ...
Fri 20:40: Instantiating kernel "conv1"
Fri 20:40: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Fri 20:40: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Fri 20:40: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Fri 20:40: coeffOnChip = true
Fri 20:40: Input height = 32, output height = 32, pad = 1
Fri 20:40: Counter H = 34 W = 34
Fri 20:40: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 20:40: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Fri 20:40: Read for key = conv1 depth = 4
Fri 20:40: ROM created for conv1 of depth 4 and type {DFEVectorType: 18 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@3cdf2c61
Fri 20:40: Ifmap buffer configuration 4096 x 1
Fri 20:40: loop = false
Fri 20:40: Building line buffer for "conv1" ...
Fri 20:40: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Fri 20:40: Line buffer input vector size: 1, output vector size: 9.
Fri 20:40: Number of separated line buffers: 1
Fri 20:40: Initialising line buffer kernel with 3 x 34 x 1
Fri 20:40: Size of line buffer output: 3
Fri 20:40: Number of line buffer output chunks: 3
Fri 20:40: Connecting outputs from chunk (#000) ...
Fri 20:40: Connecting outputs from chunk (#001) ...
Fri 20:40: Connecting outputs from chunk (#002) ...
Fri 20:40: Building the CORE arithmetic unit for "conv1" ...
Fri 20:40: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Fri 20:40: CORE ifmap vector size: 9
Fri 20:40: CORE coefficient vector size: 18
Fri 20:40: CORE ofmap vector size: 2
Fri 20:40: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Fri 20:40: Connecting to output: ofmap
Fri 20:40: Compiling kernel "conv1"
Fri 20:40: 
Fri 20:40: Generating padding kernels for DRAM access
Fri 20:40: Instantiating kernel "ifmap_unpad"
Fri 20:40: Compiling kernel "ifmap_unpad"
Fri 20:40: 
Fri 20:40: Instantiating kernel "ofmap_pad"
Fri 20:40: Compiling kernel "ofmap_pad"
Fri 20:40: 
Fri 20:40: Setting up stream connections for conv0
Fri 20:40: Setting up stream connections for conv1
Fri 20:40: DRAM will be used to build the design
Fri 20:40: Setup streams for kernel "conv0"
Fri 20:40: # cycles:       4624
Fri 20:40: # ifmap stream: 2048
Fri 20:40: # coeff stream: 36
Fri 20:40: # ofmap stream: 2048
Fri 20:40: coeff vec size: 9
Fri 20:40: coeff stream bit width: 144
Fri 20:40: coeff stream chunk size: 9
Fri 20:40: Setup streams for kernel "conv1"
Fri 20:40: # cycles:       4624
Fri 20:40: # ifmap stream: 2048
Fri 20:40: # coeff stream: 72
Fri 20:40: # ofmap stream: 4096
Fri 20:40: coeff vec size: 18
Fri 20:40: coeff stream bit width: 288
Fri 20:40: coeff stream chunk size: 9
Fri 20:41: Running back-end simulation build (3 phases)
Fri 20:41: (1/3) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Fri 20:41: (2/3) - Compile Simulation Modules (SimCompilePass)
Fri 20:41: (3/3) - Generate MaxFile (AddSimObjectToMaxFilePass)
Fri 20:41: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoConvCfParLast_MAIA_DFE_SIM_FREQ_300/results/TwoConvCfParLast.max (MD5Sum: e6254e80c381b7d55ed2fb8252fc4593)
Fri 20:41: Build completed: Fri Dec 24 20:41:13 GMT 2021 (took 15 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoConvCfParLast_MAIA_DFE_SIM_FREQ_300/results/TwoConvCfParLast.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoConvCfParLast_MAIA_DFE_SIM_FREQ_300/results/Maxfiles.h
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoConvCfParLast_MAIA_DFE_SIM_FREQ_300/results/TwoConvCfParLast.max TwoConvCfParLast_FREQ_300_sim.o
Processing maxfile for MAX5_LIMA_SIM from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoConvCfParLast_MAIA_DFE_SIM_FREQ_300/results/TwoConvCfParLast.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_565195350399982192/cobject/max_8306028022213439766.c -o /tmp/sliccompile_565195350399982192/cobject/max_8306028022213439766.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoConvCfParLast_MAIA_DFE_SIM_FREQ_300/results/TwoConvCfParLast.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_5067659932452559716.o 
ld -r /tmp/sliccompile_565195350399982192/cobject/max_8306028022213439766.c.o max_5067659932452559716.o -o TwoConvCfParLast_FREQ_300_sim.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_conv_cf_par_last'
g++ ../../src/two_conv_cf_par_last/TwoConvCfParLastCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -g -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoConvCfParLast_MAIA_DFE_SIM_FREQ_300/results -D__SIM__ -DDESIGN_NAME=TwoConvCfParLast -c -o TwoConvCfParLast_FREQ_300_simc.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -g -o TwoConvCfParLast_FREQ_300_sim TwoConvCfParLast_FREQ_300_sim.o TwoConvCfParLast_FREQ_300_simc.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
maxcompilersim -n rz3515a -cLIMA -d1 restart

Simulated system 'rz3515a' started:
    Board:                   MAX5C (default: 48GB RAM)
    RAM size for simulation: 51539607552 bytes.
    Temporary RAM file in    /tmp/. (Use option -k to preserve it.)
    Simulation log:          /homes/rz3515/.maxcompilersim/rz3515a-cccad5.log
    Daemon log:              /homes/rz3515/.maxcompilersim/rz3515a-cccad5_daemon.log

Simulated devices available:
    rz3515a0:rz3515a

To use simulated devices you need to set the environment variables
LD_PRELOAD and MAXELEROSDIR. As LD_PRELOAD must not contain spaces,
you might need to set LD_LIBRARY_PATH in addition (see the MaxCompiler
tutorial for details).  Also, ensure that you add the correct simulated
system name (namely "rz3515a") to your SLiC configuration. The following
examples assume there are no spaces in LD_PRELOAD or SLIC_CONF.
Example for BASH:
    export MAXELEROSDIR=$MAXCOMPILERDIR/lib/maxeleros-sim
    export LD_PRELOAD=$MAXELEROSDIR/lib/libmaxeleros.so:$LD_PRELOAD
    export SLIC_CONF="$SLIC_CONF;use_simulation=rz3515a"
Example for CSH:
    setenv MAXELEROSDIR $MAXCOMPILERDIR/lib/maxeleros-sim
    setenv LD_PRELOAD $MAXELEROSDIR/lib/libmaxeleros.so:$LD_PRELOAD
    setenv SLIC_CONF "$SLIC_CONF;use_simulation=rz3515a"

SLIC_CONF+="default_maxdebug_mode=MAX_DEBUG_ALWAYS;" SLIC_CONF+="use_simulation=rz3515a" LD_PRELOAD=/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib/libmaxeleros.so ./TwoConvCfParLast_FREQ_300_sim -n 2 -f /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_conv_cf_par_last/data/data-two-conv-cf-par-last.txt -g
make stopsim
make[1]: Entering directory `/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_conv_cf_par_last'
maxcompilersim -n rz3515a -cLIMA stop
Terminating MaxelerOS daemon (PID 63197)...
MaxelerOS daemon killed
Terminating simulated system (PID 63190)...
Simulated system killed
make[1]: Leaving directory `/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_conv_cf_par_last'
