Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May 18 16:29:00 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  756         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (756)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2165)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (756)
--------------------------
 There are 756 register/latch pins with no clock driven by root clock pin: div/ClockOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2165)
---------------------------------------------------
 There are 2165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.716        0.000                      0                   22        0.182        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin          7.716        0.000                      0                   22        0.182        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    div/counter_reg[16]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.370 r  div/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.370    div/counter_reg[20]_i_1_n_7
    SLICE_X35Y41         FDRE                                         r  div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    div/clk
    SLICE_X35Y41         FDRE                                         r  div/counter_reg[20]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.062    15.086    div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.367 r  div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.367    div/counter_reg[16]_i_1_n_6
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[17]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.062    15.085    div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.346 r  div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.346    div/counter_reg[16]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[19]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.062    15.085    div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.272 r  div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.272    div/counter_reg[16]_i_1_n_5
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[18]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.062    15.085    div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.256 r  div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.256    div/counter_reg[16]_i_1_n_7
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[16]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.062    15.085    div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.253 r  div/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.253    div/counter_reg[12]_i_1_n_6
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[13]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.062    15.085    div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.232 r  div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.232    div/counter_reg[12]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[15]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.062    15.085    div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  7.853    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.158 r  div/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.158    div/counter_reg[12]_i_1_n_5
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[14]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.062    15.085    div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.142 r  div/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.142    div/counter_reg[12]_i_1_n_7
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[12]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.062    15.085    div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  7.943    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    div/counter_reg_n_0_[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.139 r  div/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.139    div/counter_reg[8]_i_1_n_6
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    div/clk
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[9]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.062    15.084    div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  7.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 div/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/ClockOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    div/clk
    SLICE_X35Y41         FDRE                                         r  div/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div/counter_reg[20]/Q
                         net (fo=2, routed)           0.128     1.714    div/counter_reg[20]
    SLICE_X35Y43         FDRE                                         r  div/ClockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    div/clk
    SLICE_X35Y43         FDRE                                         r  div/ClockOut_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.070     1.531    div/ClockOut_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.691    div/counter_reg_n_0_[7]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  div/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    div/counter_reg[4]_i_1_n_4
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    div/clk
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.692    div/counter_reg_n_0_[11]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    div/counter_reg[8]_i_1_n_4
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    div/clk
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.548    div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    div/clk
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.692    div/counter_reg_n_0_[15]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    div/counter_reg[12]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    div/clk
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    div/clk
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.693    div/counter_reg_n_0_[19]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    div/counter_reg[16]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.830     1.957    div/clk
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.690    div/counter_reg_n_0_[3]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  div/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    div/counter_reg[0]_i_1_n_4
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.105     1.546    div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.688    div/counter_reg_n_0_[4]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  div/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    div/counter_reg[4]_i_1_n_7
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    div/clk
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.689    div/counter_reg_n_0_[12]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  div/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    div/counter_reg[12]_i_1_n_7
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    div/clk
    SLICE_X35Y39         FDRE                                         r  div/counter_reg[12]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    div/clk
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.689    div/counter_reg_n_0_[8]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  div/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    div/counter_reg[8]_i_1_n_7
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    div/clk
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[8]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.548    div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    div/clk
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.690    div/counter_reg_n_0_[16]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.805 r  div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.805    div/counter_reg[16]_i_1_n_7
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.830     1.957    div/clk
    SLICE_X35Y40         FDRE                                         r  div/counter_reg[16]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  PCLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   div/ClockOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y36   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   div/ClockOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   div/ClockOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   div/ClockOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   div/ClockOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2173 Endpoints
Min Delay          2173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.863ns  (logic 8.460ns (40.550%)  route 12.403ns (59.451%))
  Logic Levels:           31  (CARRY4=20 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[0]/Q
                         net (fo=28, routed)          1.802     2.258    u_diex/EXC[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.382 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     2.658    u_diex/i___7_carry_i_9_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.782 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.887     3.669    u_diex/OUTC_reg[5]_0[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.150     3.819 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.567     4.386    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     5.095 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.366 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.204     6.570    u_diex/OUTB_reg[6]_1[1]
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.373     6.943 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.943    u_diex/OUTB[5]_i_13_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.319    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.436 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.436    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.593 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.493     9.086    u_diex/data6[5]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.332     9.418 r  u_diex/OUTB[4]_i_13/O
                         net (fo=1, routed)           0.000     9.418    u_diex/OUTB[4]_i_13_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.819    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.933    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.090 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.059    11.150    u_diex/data6[4]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.329    11.479 r  u_diex/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    11.479    u_diex/i___211_carry_i_22_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.855 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.855    u_diex/i___211_carry_i_14_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.972    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.129 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.596    13.725    u_diex/data6[3]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.057 r  u_diex/i___211_carry_i_19/O
                         net (fo=1, routed)           0.000    14.057    u_diex/i___211_carry_i_19_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.433 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.433    u_diex/i___211_carry_i_10_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.550 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.550    u_diex/i___211_carry_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.707 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.352    16.060    u_diex/data6[2]
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.332    16.392 r  u_diex/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    16.392    u_diex/i___211_carry_i_12_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.790 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.790    u_diex/i___211_carry_i_2_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.904 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.904    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.061 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.900    17.961    u_diex/OUTC_reg[5]_0[0]
    SLICE_X4Y12          LUT3 (Prop_lut3_I0_O)        0.329    18.290 r  u_diex/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    18.290    u_alu/S0_inferred__1/i___211_carry__0_1[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    18.840    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.954    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.225 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           1.265    20.490    u_diex/OUTB_reg[6]_1[0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.373    20.863 r  u_diex/OUTB[0]_i_1__0/O
                         net (fo=1, routed)           0.000    20.863    u_exmem/POST_ALU_CALC_B[0]
    SLICE_X10Y11         FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.304ns  (logic 7.152ns (39.074%)  route 11.152ns (60.926%))
  Logic Levels:           27  (CARRY4=17 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[0]/Q
                         net (fo=28, routed)          1.802     2.258    u_diex/EXC[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.382 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     2.658    u_diex/i___7_carry_i_9_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.782 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.887     3.669    u_diex/OUTC_reg[5]_0[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.150     3.819 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.567     4.386    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     5.095 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.366 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.204     6.570    u_diex/OUTB_reg[6]_1[1]
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.373     6.943 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.943    u_diex/OUTB[5]_i_13_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.319    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.436 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.436    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.593 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.493     9.086    u_diex/data6[5]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.332     9.418 r  u_diex/OUTB[4]_i_13/O
                         net (fo=1, routed)           0.000     9.418    u_diex/OUTB[4]_i_13_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.819    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.933    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.090 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.059    11.150    u_diex/data6[4]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.329    11.479 r  u_diex/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    11.479    u_diex/i___211_carry_i_22_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.855 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.855    u_diex/i___211_carry_i_14_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.972    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.129 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.596    13.725    u_diex/data6[3]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.057 r  u_diex/i___211_carry_i_19/O
                         net (fo=1, routed)           0.000    14.057    u_diex/i___211_carry_i_19_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.433 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.433    u_diex/i___211_carry_i_10_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.550 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.550    u_diex/i___211_carry_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.707 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.352    16.060    u_diex/data6[2]
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.332    16.392 r  u_diex/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    16.392    u_diex/i___211_carry_i_12_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.790 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.790    u_diex/i___211_carry_i_2_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.904 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.904    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.061 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.914    17.975    u_diex/OUTC_reg[5]_0[0]
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.329    18.304 r  u_diex/OUTB[1]_i_1__0/O
                         net (fo=1, routed)           0.000    18.304    u_exmem/POST_ALU_CALC_B[1]
    SLICE_X9Y11          FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.370ns  (logic 6.154ns (37.593%)  route 10.216ns (62.407%))
  Logic Levels:           23  (CARRY4=14 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[0]/Q
                         net (fo=28, routed)          1.802     2.258    u_diex/EXC[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.382 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     2.658    u_diex/i___7_carry_i_9_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.782 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.887     3.669    u_diex/OUTC_reg[5]_0[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.150     3.819 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.567     4.386    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     5.095 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.366 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.204     6.570    u_diex/OUTB_reg[6]_1[1]
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.373     6.943 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.943    u_diex/OUTB[5]_i_13_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.319    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.436 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.436    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.593 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.493     9.086    u_diex/data6[5]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.332     9.418 r  u_diex/OUTB[4]_i_13/O
                         net (fo=1, routed)           0.000     9.418    u_diex/OUTB[4]_i_13_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.819    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.933    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.090 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.059    11.150    u_diex/data6[4]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.329    11.479 r  u_diex/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    11.479    u_diex/i___211_carry_i_22_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.855 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.855    u_diex/i___211_carry_i_14_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.972    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.129 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.596    13.725    u_diex/data6[3]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.332    14.057 r  u_diex/i___211_carry_i_19/O
                         net (fo=1, routed)           0.000    14.057    u_diex/i___211_carry_i_19_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.433 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.433    u_diex/i___211_carry_i_10_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.550 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.550    u_diex/i___211_carry_i_7_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.707 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.331    16.038    u_diex/data6[2]
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.332    16.370 r  u_diex/OUTB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.370    u_exmem/POST_ALU_CALC_B[2]
    SLICE_X9Y11          FDRE                                         r  u_exmem/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.227ns  (logic 5.172ns (36.355%)  route 9.055ns (63.645%))
  Logic Levels:           19  (CARRY4=11 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[0]/Q
                         net (fo=28, routed)          1.802     2.258    u_diex/EXC[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.382 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     2.658    u_diex/i___7_carry_i_9_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.782 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.887     3.669    u_diex/OUTC_reg[5]_0[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.150     3.819 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.567     4.386    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     5.095 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.366 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.204     6.570    u_diex/OUTB_reg[6]_1[1]
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.373     6.943 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.943    u_diex/OUTB[5]_i_13_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.319    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.436 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.436    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.593 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.493     9.086    u_diex/data6[5]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.332     9.418 r  u_diex/OUTB[4]_i_13/O
                         net (fo=1, routed)           0.000     9.418    u_diex/OUTB[4]_i_13_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.819    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.933    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.090 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.059    11.150    u_diex/data6[4]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.329    11.479 r  u_diex/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    11.479    u_diex/i___211_carry_i_22_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.855 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.855    u_diex/i___211_carry_i_14_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.972    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.129 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.766    13.895    u_diex/data6[3]
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.332    14.227 r  u_diex/OUTB[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.227    u_exmem/POST_ALU_CALC_B[3]
    SLICE_X9Y12          FDRE                                         r  u_exmem/OUTB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.594ns  (logic 4.190ns (36.139%)  route 7.404ns (63.861%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[0]/Q
                         net (fo=28, routed)          1.802     2.258    u_diex/EXC[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.382 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     2.658    u_diex/i___7_carry_i_9_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.782 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.887     3.669    u_diex/OUTC_reg[5]_0[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.150     3.819 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.567     4.386    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     5.095 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.366 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.204     6.570    u_diex/OUTB_reg[6]_1[1]
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.373     6.943 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.943    u_diex/OUTB[5]_i_13_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.319    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.436 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.436    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.593 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.493     9.086    u_diex/data6[5]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.332     9.418 r  u_diex/OUTB[4]_i_13/O
                         net (fo=1, routed)           0.000     9.418    u_diex/OUTB[4]_i_13_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.819 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.819    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.933    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.090 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.175    11.265    u_diex/data6[4]
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.329    11.594 r  u_diex/OUTB[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.594    u_exmem/POST_ALU_CALC_B[4]
    SLICE_X8Y12          FDRE                                         r  u_exmem/OUTB_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.591ns  (logic 3.189ns (33.251%)  route 6.402ns (66.749%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[0]/Q
                         net (fo=28, routed)          1.802     2.258    u_diex/EXC[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.382 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     2.658    u_diex/i___7_carry_i_9_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.782 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.887     3.669    u_diex/OUTC_reg[5]_0[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.150     3.819 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.567     4.386    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     5.095 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.366 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.204     6.570    u_diex/OUTB_reg[6]_1[1]
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.373     6.943 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.943    u_diex/OUTB[5]_i_13_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.319    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.436 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.436    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.593 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.665     9.259    u_diex/data6[5]
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.332     9.591 r  u_diex/OUTB[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.591    u_exmem/POST_ALU_CALC_B[5]
    SLICE_X8Y12          FDRE                                         r  u_exmem/OUTB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.350ns  (logic 1.548ns (16.556%)  route 7.802ns (83.444%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[0]/C
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_exmem/OUTB_reg[0]/Q
                         net (fo=73, routed)          3.284     3.802    u_exmem/MEMB[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.926 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=163, routed)         2.517     6.443    u_data_memory/Dout_reg[7]_i_14_1
    SLICE_X14Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.567 r  u_data_memory/Dout[2]_i_23/O
                         net (fo=1, routed)           0.000     6.567    u_data_memory/Dout[2]_i_23_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     6.808 r  u_data_memory/Dout_reg[2]_i_11/O
                         net (fo=1, routed)           0.000     6.808    u_data_memory/Dout_reg[2]_i_11_n_0
    SLICE_X14Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     6.906 r  u_data_memory/Dout_reg[2]_i_5/O
                         net (fo=1, routed)           0.854     7.760    u_data_memory/Dout_reg[2]_i_5_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I3_O)        0.319     8.079 r  u_data_memory/Dout[2]_i_2/O
                         net (fo=1, routed)           1.146     9.226    u_exmem/Dout_reg[2]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.350 r  u_exmem/Dout[2]_i_1/O
                         net (fo=1, routed)           0.000     9.350    u_data_memory/D[2]
    SLICE_X6Y10          FDRE                                         r  u_data_memory/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 1.517ns (16.267%)  route 7.808ns (83.733%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[0]/C
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_exmem/OUTB_reg[0]/Q
                         net (fo=73, routed)          3.284     3.802    u_exmem/MEMB[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.926 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=163, routed)         2.831     6.757    u_data_memory/Dout_reg[7]_i_14_1
    SLICE_X1Y1           LUT6 (Prop_lut6_I4_O)        0.124     6.881 r  u_data_memory/Dout[4]_i_22/O
                         net (fo=1, routed)           0.000     6.881    u_data_memory/Dout[4]_i_22_n_0
    SLICE_X1Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     7.098 r  u_data_memory/Dout_reg[4]_i_10/O
                         net (fo=1, routed)           0.000     7.098    u_data_memory/Dout_reg[4]_i_10_n_0
    SLICE_X1Y1           MUXF8 (Prop_muxf8_I1_O)      0.094     7.192 r  u_data_memory/Dout_reg[4]_i_4/O
                         net (fo=1, routed)           1.013     8.205    u_data_memory/Dout_reg[4]_i_4_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I1_O)        0.316     8.521 r  u_data_memory/Dout[4]_i_2/O
                         net (fo=1, routed)           0.680     9.201    u_exmem/Dout_reg[4]
    SLICE_X6Y7           LUT4 (Prop_lut4_I1_O)        0.124     9.325 r  u_exmem/Dout[4]_i_1/O
                         net (fo=1, routed)           0.000     9.325    u_data_memory/D[4]
    SLICE_X6Y7           FDRE                                         r  u_data_memory/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 1.555ns (17.133%)  route 7.521ns (82.867%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[0]/C
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_exmem/OUTB_reg[0]/Q
                         net (fo=73, routed)          3.284     3.802    u_exmem/MEMB[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.926 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=163, routed)         2.446     6.372    u_data_memory/Dout_reg[7]_i_14_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     6.496 r  u_data_memory/Dout[0]_i_20/O
                         net (fo=1, routed)           0.000     6.496    u_data_memory/Dout[0]_i_20_n_0
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.245     6.741 r  u_data_memory/Dout_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     6.741    u_data_memory/Dout_reg[0]_i_9_n_0
    SLICE_X3Y1           MUXF8 (Prop_muxf8_I0_O)      0.104     6.845 r  u_data_memory/Dout_reg[0]_i_4/O
                         net (fo=1, routed)           0.988     7.833    u_data_memory/Dout_reg[0]_i_4_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I1_O)        0.316     8.149 r  u_data_memory/Dout[0]_i_2/O
                         net (fo=1, routed)           0.803     8.952    u_exmem/Dout_reg[0]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  u_exmem/Dout[0]_i_1/O
                         net (fo=1, routed)           0.000     9.076    u_data_memory/D[0]
    SLICE_X6Y10          FDRE                                         r  u_data_memory/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 1.538ns (17.049%)  route 7.483ns (82.951%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[0]/C
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_exmem/OUTB_reg[0]/Q
                         net (fo=73, routed)          3.284     3.802    u_exmem/MEMB[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.926 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=163, routed)         2.371     6.298    u_data_memory/Dout_reg[7]_i_14_1
    SLICE_X9Y2           LUT6 (Prop_lut6_I4_O)        0.124     6.422 r  u_data_memory/Dout[3]_i_25/O
                         net (fo=1, routed)           0.000     6.422    u_data_memory/Dout[3]_i_25_n_0
    SLICE_X9Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     6.634 r  u_data_memory/Dout_reg[3]_i_12/O
                         net (fo=1, routed)           0.000     6.634    u_data_memory/Dout_reg[3]_i_12_n_0
    SLICE_X9Y2           MUXF8 (Prop_muxf8_I1_O)      0.094     6.728 r  u_data_memory/Dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.723     7.451    u_data_memory/Dout_reg[3]_i_5_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.316     7.767 r  u_data_memory/Dout[3]_i_2/O
                         net (fo=1, routed)           1.104     8.871    u_exmem/Dout_reg[3]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.150     9.021 r  u_exmem/Dout[3]_i_1/O
                         net (fo=1, routed)           0.000     9.021    u_data_memory/D[3]
    SLICE_X6Y10          FDRE                                         r  u_data_memory/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_exmem/OUTOP_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memre/OUTOP_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  u_exmem/OUTOP_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_exmem/OUTOP_reg[2]/Q
                         net (fo=27, routed)          0.075     0.203    u_memre/MEMOP[2]
    SLICE_X8Y11          FDRE                                         r  u_memre/OUTOP_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[0]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_diex/OUTA_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    u_exmem/EXA[0]
    SLICE_X7Y12          FDRE                                         r  u_exmem/OUTA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.146ns (58.201%)  route 0.105ns (41.799%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  u_register_file/QB_reg[6]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QB_reg[6]/Q
                         net (fo=1, routed)           0.105     0.251    u_diex/Q[6]
    SLICE_X7Y15          FDRE                                         r  u_diex/OUTC_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.146ns (58.033%)  route 0.106ns (41.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  u_register_file/QB_reg[3]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QB_reg[3]/Q
                         net (fo=1, routed)           0.106     0.252    u_diex/Q[3]
    SLICE_X7Y16          FDRE                                         r  u_diex/OUTC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[3]/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_diex/OUTA_reg[3]/Q
                         net (fo=1, routed)           0.114     0.255    u_exmem/EXA[3]
    SLICE_X4Y10          FDRE                                         r  u_exmem/OUTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/modulo5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/modulo5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  u_pc/modulo5_reg[4]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/modulo5_reg[4]/Q
                         net (fo=4, routed)           0.073     0.214    u_pc/modulo5_reg_n_0_[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.259 r  u_pc/modulo5[5]_i_1/O
                         net (fo=1, routed)           0.000     0.259    u_pc/plusOp[5]
    SLICE_X1Y13          FDRE                                         r  u_pc/modulo5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  u_diex/OUTA_reg[4]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_diex/OUTA_reg[4]/Q
                         net (fo=1, routed)           0.110     0.274    u_exmem/EXA[4]
    SLICE_X2Y9           FDRE                                         r  u_exmem/OUTA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[5][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.833%)  route 0.136ns (49.167%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[3]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_exmem/OUTB_reg[3]/Q
                         net (fo=66, routed)          0.136     0.277    u_data_memory/MEMB[3]
    SLICE_X11Y11         FDRE                                         r  u_data_memory/mem_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memre/OUTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.706%)  route 0.137ns (49.294%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  u_exmem/OUTA_reg[3]/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_exmem/OUTA_reg[3]/Q
                         net (fo=8, routed)           0.137     0.278    u_memre/MEMA[3]
    SLICE_X4Y10          FDRE                                         r  u_memre/OUTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTOP_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTOP_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE                         0.000     0.000 r  u_diex/OUTOP_reg[1]/C
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_diex/OUTOP_reg[1]/Q
                         net (fo=9, routed)           0.140     0.281    u_exmem/EXOP[1]
    SLICE_X6Y11          FDRE                                         r  u_exmem/OUTOP_reg[1]/D
  -------------------------------------------------------------------    -------------------





