-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_mp_mul_67_69_Pipeline_VITIS_LOOP_144_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v_017 : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln143 : IN STD_LOGIC_VECTOR (3 downto 0);
    indvars_iv31 : IN STD_LOGIC_VECTOR (3 downto 0);
    a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    a_ce0 : OUT STD_LOGIC;
    a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    i : IN STD_LOGIC_VECTOR (2 downto 0);
    b_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    b_0_ce0 : OUT STD_LOGIC;
    b_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    b_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    b_1_ce0 : OUT STD_LOGIC;
    b_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    v_94_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    v_94_out_ap_vld : OUT STD_LOGIC;
    u_71_out_i : IN STD_LOGIC_VECTOR (63 downto 0);
    u_71_out_o : OUT STD_LOGIC_VECTOR (63 downto 0);
    u_71_out_o_ap_vld : OUT STD_LOGIC;
    t_out_i : IN STD_LOGIC_VECTOR (3 downto 0);
    t_out_o : OUT STD_LOGIC_VECTOR (3 downto 0);
    t_out_o_ap_vld : OUT STD_LOGIC;
    grp_fu_428_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_428_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_428_p_ce : OUT STD_LOGIC;
    grp_fu_432_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_432_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_432_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_432_p_ce : OUT STD_LOGIC;
    grp_fu_436_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_436_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_436_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_436_p_ce : OUT STD_LOGIC;
    grp_fu_440_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_440_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_440_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_440_p_ce : OUT STD_LOGIC );
end;


architecture behav of sikep503_kem_enc_hw_mp_mul_67_69_Pipeline_VITIS_LOOP_144_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln144_fu_215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln144_reg_727 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_727_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_727_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_727_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_727_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_727_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_727_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_5_fu_242_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_5_reg_736 : STD_LOGIC_VECTOR (0 downto 0);
    signal al_fu_289_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal al_reg_751 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_fu_300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_reg_756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ah_reg_761 : STD_LOGIC_VECTOR (31 downto 0);
    signal bh_reg_766 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_fu_324_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_fu_329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_79_fu_334_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln112_fu_339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln106_fu_344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_795 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_795_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_795_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_117_fu_348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_117_reg_800 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_118_fu_352_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_118_reg_805 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_119_fu_356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_119_reg_810 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_119_reg_810_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_193_reg_816 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_195_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_195_reg_821_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_reg_827 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_reg_827_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_197_reg_832 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_197_reg_832_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_197_reg_832_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_194_reg_837 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln125_fu_435_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_842 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_842_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln105_fu_479_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln105_reg_848 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_198_reg_853 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln133_fu_529_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_reg_858 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_reg_858_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_fu_600_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_863 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_863_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal u_71_out_load_reg_872 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_fu_615_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_reg_877 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln145_fu_231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln145_10_fu_278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln143_cast_fu_186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal u_fu_696_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal v_94_fu_88 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal v_128_fu_541_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal j_fu_92 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln144_fu_221_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_j_21 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal a_ce0_local : STD_LOGIC;
    signal b_0_ce0_local : STD_LOGIC;
    signal b_1_ce0_local : STD_LOGIC;
    signal trunc_ln145_fu_227_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_cast_fu_182_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln145_fu_236_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal bit_sel2_fu_246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln145_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal part_sel_fu_260_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln_fu_270_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln145_fu_293_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln123_fu_403_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_69_fu_406_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln123_fu_409_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_70_fu_415_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln106_fu_400_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_fu_419_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_fu_448_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_83_fu_442_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_fu_455_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_84_fu_445_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_82_fu_439_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_81_fu_465_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln130_fu_471_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_82_fu_451_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln130_70_fu_475_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_69_fu_461_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_38_fu_485_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln133_s_fu_518_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln133_fu_525_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln_fu_511_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln_fu_535_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_504_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_fu_547_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_21_fu_553_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_fu_559_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_22_fu_565_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_fu_571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_583_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln6_fu_593_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_80_fu_579_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_fu_630_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_13_fu_634_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel_fu_644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_16_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln147_fu_657_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln147_s_fu_660_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln147_fu_638_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_15_fu_673_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln147_fu_668_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln147_6_fu_678_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln148_fu_692_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    j_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln144_fu_215_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_92 <= add_ln144_fu_221_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_92 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    v_94_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    v_94_fu_88 <= v_017;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    v_94_fu_88 <= v_128_fu_541_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln105_reg_848 <= add_ln105_fu_479_p2;
                    add_ln133_reg_858(63 downto 32) <= add_ln133_fu_529_p2(63 downto 32);
                    add_ln133_reg_858_pp0_iter7_reg(63 downto 32) <= add_ln133_reg_858(63 downto 32);
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                icmp_ln144_reg_727_pp0_iter2_reg <= icmp_ln144_reg_727_pp0_iter1_reg;
                icmp_ln144_reg_727_pp0_iter3_reg <= icmp_ln144_reg_727_pp0_iter2_reg;
                icmp_ln144_reg_727_pp0_iter4_reg <= icmp_ln144_reg_727_pp0_iter3_reg;
                icmp_ln144_reg_727_pp0_iter5_reg <= icmp_ln144_reg_727_pp0_iter4_reg;
                icmp_ln144_reg_727_pp0_iter6_reg <= icmp_ln144_reg_727_pp0_iter5_reg;
                tempReg_reg_863 <= tempReg_fu_600_p2;
                tempReg_reg_863_pp0_iter7_reg <= tempReg_reg_863;
                tmp_193_reg_816 <= grp_fu_428_p_dout0(63 downto 32);
                tmp_194_reg_837 <= temp_fu_419_p2(33 downto 32);
                tmp_195_reg_821 <= grp_fu_436_p_dout0(63 downto 32);
                tmp_195_reg_821_pp0_iter4_reg <= tmp_195_reg_821;
                tmp_196_reg_827 <= grp_fu_432_p_dout0(63 downto 32);
                tmp_196_reg_827_pp0_iter4_reg <= tmp_196_reg_827;
                tmp_197_reg_832 <= grp_fu_440_p_dout0(63 downto 32);
                tmp_197_reg_832_pp0_iter4_reg <= tmp_197_reg_832;
                tmp_197_reg_832_pp0_iter5_reg <= tmp_197_reg_832_pp0_iter4_reg;
                tmp_198_reg_853 <= temp_38_fu_485_p2(33 downto 32);
                trunc_ln106_117_reg_800 <= trunc_ln106_117_fu_348_p1;
                trunc_ln106_118_reg_805 <= trunc_ln106_118_fu_352_p1;
                trunc_ln106_119_reg_810 <= trunc_ln106_119_fu_356_p1;
                trunc_ln106_119_reg_810_pp0_iter4_reg <= trunc_ln106_119_reg_810;
                trunc_ln106_reg_795 <= trunc_ln106_fu_344_p1;
                trunc_ln106_reg_795_pp0_iter4_reg <= trunc_ln106_reg_795;
                trunc_ln106_reg_795_pp0_iter5_reg <= trunc_ln106_reg_795_pp0_iter4_reg;
                trunc_ln125_reg_842 <= trunc_ln125_fu_435_p1;
                trunc_ln125_reg_842_pp0_iter5_reg <= trunc_ln125_reg_842;
                u_71_out_load_reg_872 <= u_71_out_i;
                v_reg_877 <= v_fu_615_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ah_reg_761 <= a_q0(63 downto 32);
                al_reg_751 <= al_fu_289_p1;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bh_reg_766 <= select_ln145_fu_293_p3(63 downto 32);
                bl_reg_756 <= bl_fu_300_p1;
                icmp_ln144_reg_727 <= icmp_ln144_fu_215_p2;
                icmp_ln144_reg_727_pp0_iter1_reg <= icmp_ln144_reg_727;
                trunc_ln145_5_reg_736 <= trunc_ln145_5_fu_242_p1;
            end if;
        end if;
    end process;
    add_ln133_reg_858(31 downto 0) <= "00000000000000000000000000000000";
    add_ln133_reg_858_pp0_iter7_reg(31 downto 0) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    a_address0 <= zext_ln145_fu_231_p1(3 - 1 downto 0);
    a_ce0 <= a_ce0_local;

    a_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            a_ce0_local <= ap_const_logic_1;
        else 
            a_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln105_fu_479_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_471_p1) + unsigned(add_ln130_82_fu_451_p2));
    add_ln123_fu_409_p2 <= std_logic_vector(unsigned(zext_ln123_fu_403_p1) + unsigned(zext_ln123_69_fu_406_p1));
    add_ln130_81_fu_465_p2 <= std_logic_vector(unsigned(zext_ln106_84_fu_445_p1) + unsigned(zext_ln106_82_fu_439_p1));
    add_ln130_82_fu_451_p2 <= std_logic_vector(unsigned(trunc_ln106_119_reg_810_pp0_iter4_reg) + unsigned(tmp_195_reg_821_pp0_iter4_reg));
    add_ln130_fu_455_p2 <= std_logic_vector(unsigned(zext_ln130_fu_448_p1) + unsigned(zext_ln106_83_fu_442_p1));
    add_ln133_fu_529_p2 <= std_logic_vector(unsigned(zext_ln133_fu_525_p1) + unsigned(and_ln_fu_511_p3));
    add_ln144_fu_221_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_21) + unsigned(ap_const_lv4_1));
    add_ln_fu_270_p3 <= (xor_ln145_fu_254_p2 & part_sel_fu_260_p4);
    al_fu_289_p1 <= a_q0(32 - 1 downto 0);
    and_ln133_s_fu_518_p3 <= (tmp_198_reg_853 & ap_const_lv32_0);
    and_ln147_fu_668_p2 <= (xor_ln147_s_fu_660_p3 and add_ln133_reg_858_pp0_iter7_reg);
    and_ln_fu_511_p3 <= (tmp_197_reg_832_pp0_iter5_reg & ap_const_lv32_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln144_fu_215_p2)
    begin
        if (((icmp_ln144_fu_215_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter7_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_21_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_92)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_21 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_j_21 <= j_fu_92;
        end if; 
    end process;

    b_0_address0 <= zext_ln145_10_fu_278_p1(3 - 1 downto 0);
    b_0_ce0 <= b_0_ce0_local;

    b_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            b_0_ce0_local <= ap_const_logic_1;
        else 
            b_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    b_1_address0 <= zext_ln145_10_fu_278_p1(3 - 1 downto 0);
    b_1_ce0 <= b_1_ce0_local;

    b_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            b_1_ce0_local <= ap_const_logic_1;
        else 
            b_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    bit_sel2_fu_246_p3 <= sub_ln145_fu_236_p2(3 downto 3);
    bit_sel_fu_644_p3 <= tempReg_reg_863_pp0_iter7_reg(63 downto 63);
    bl_fu_300_p1 <= select_ln145_fu_293_p3(32 - 1 downto 0);
    carry_fu_571_p3 <= xor_ln105_22_fu_565_p2(63 downto 63);
    grp_fu_428_p_ce <= ap_const_logic_1;
    grp_fu_428_p_din0 <= zext_ln105_79_fu_334_p1(32 - 1 downto 0);
    grp_fu_428_p_din1 <= zext_ln105_fu_324_p1(32 - 1 downto 0);
    grp_fu_432_p_ce <= ap_const_logic_1;
    grp_fu_432_p_din0 <= zext_ln112_fu_339_p1(32 - 1 downto 0);
    grp_fu_432_p_din1 <= zext_ln105_fu_324_p1(32 - 1 downto 0);
    grp_fu_436_p_ce <= ap_const_logic_1;
    grp_fu_436_p_din0 <= zext_ln105_79_fu_334_p1(32 - 1 downto 0);
    grp_fu_436_p_din1 <= zext_ln110_fu_329_p1(32 - 1 downto 0);
    grp_fu_440_p_ce <= ap_const_logic_1;
    grp_fu_440_p_din0 <= zext_ln112_fu_339_p1(32 - 1 downto 0);
    grp_fu_440_p_din1 <= zext_ln110_fu_329_p1(32 - 1 downto 0);
    i_cast_fu_182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i),4));
    icmp_ln144_fu_215_p2 <= "1" when (ap_sig_allocacmp_j_21 = indvars_iv31) else "0";
    or_ln105_fu_559_p2 <= (xor_ln105_fu_547_p2 or xor_ln105_21_fu_553_p2);
    or_ln147_6_fu_678_p2 <= (xor_ln147_15_fu_673_p2 or and_ln147_fu_668_p2);
    or_ln147_fu_638_p2 <= (xor_ln147_fu_630_p2 or xor_ln147_13_fu_634_p2);
    or_ln6_fu_593_p3 <= (tmp_s_fu_583_p4 & add_ln105_reg_848);
    or_ln_fu_535_p3 <= (trunc_ln125_reg_842_pp0_iter5_reg & trunc_ln106_reg_795_pp0_iter5_reg);
    part_sel_fu_260_p4 <= sub_ln145_fu_236_p2(2 downto 1);
    select_ln145_fu_293_p3 <= 
        b_1_q0 when (trunc_ln145_5_reg_736(0) = '1') else 
        b_0_q0;
    shl_ln_fu_504_p3 <= (trunc_ln125_reg_842_pp0_iter5_reg & ap_const_lv32_0);
    sub_ln145_fu_236_p2 <= std_logic_vector(unsigned(i_cast_fu_182_p1) - unsigned(ap_sig_allocacmp_j_21));

    t_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, t_out_i, ap_block_pp0_stage0, ap_loop_init, u_fu_696_p2)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_out_o <= ap_const_lv4_0;
            elsif ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then 
                t_out_o <= u_fu_696_p2;
            else 
                t_out_o <= t_out_i;
            end if;
        else 
            t_out_o <= t_out_i;
        end if; 
    end process;


    t_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            t_out_o_ap_vld <= ap_const_logic_1;
        else 
            t_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tempReg_fu_600_p2 <= std_logic_vector(unsigned(or_ln6_fu_593_p3) + unsigned(zext_ln105_80_fu_579_p1));
    temp_38_fu_485_p2 <= std_logic_vector(unsigned(zext_ln130_70_fu_475_p1) + unsigned(zext_ln130_69_fu_461_p1));
    temp_fu_419_p2 <= std_logic_vector(unsigned(zext_ln123_70_fu_415_p1) + unsigned(zext_ln106_fu_400_p1));
    tmp_fu_684_p3 <= or_ln147_6_fu_678_p2(63 downto 63);
    tmp_s_fu_583_p4 <= add_ln133_fu_529_p2(63 downto 32);
    trunc_ln106_117_fu_348_p1 <= grp_fu_432_p_dout0(32 - 1 downto 0);
    trunc_ln106_118_fu_352_p1 <= grp_fu_436_p_dout0(32 - 1 downto 0);
    trunc_ln106_119_fu_356_p1 <= grp_fu_440_p_dout0(32 - 1 downto 0);
    trunc_ln106_fu_344_p1 <= grp_fu_428_p_dout0(32 - 1 downto 0);
    trunc_ln125_fu_435_p1 <= temp_fu_419_p2(32 - 1 downto 0);
    trunc_ln130_fu_471_p1 <= add_ln130_81_fu_465_p2(32 - 1 downto 0);
    trunc_ln145_5_fu_242_p1 <= sub_ln145_fu_236_p2(1 - 1 downto 0);
    trunc_ln145_fu_227_p1 <= ap_sig_allocacmp_j_21(3 - 1 downto 0);
    trunc_ln147_fu_657_p1 <= tempReg_reg_863_pp0_iter7_reg(63 - 1 downto 0);

    u_71_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, u_71_out_i, v_fu_615_p2, ap_block_pp0_stage0, zext_ln143_cast_fu_186_p1, ap_loop_init)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                u_71_out_o <= zext_ln143_cast_fu_186_p1;
            elsif ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then 
                u_71_out_o <= v_fu_615_p2;
            else 
                u_71_out_o <= u_71_out_i;
            end if;
        else 
            u_71_out_o <= u_71_out_i;
        end if; 
    end process;


    u_71_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            u_71_out_o_ap_vld <= ap_const_logic_1;
        else 
            u_71_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    u_fu_696_p2 <= std_logic_vector(unsigned(zext_ln148_fu_692_p1) + unsigned(t_out_i));
    v_128_fu_541_p2 <= std_logic_vector(unsigned(or_ln_fu_535_p3) + unsigned(v_94_fu_88));
    v_94_out <= v_94_fu_88;

    v_94_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln144_reg_727_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (icmp_ln144_reg_727_pp0_iter6_reg = ap_const_lv1_1))) then 
            v_94_out_ap_vld <= ap_const_logic_1;
        else 
            v_94_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    v_fu_615_p2 <= std_logic_vector(unsigned(tempReg_reg_863) + unsigned(u_71_out_i));
    xor_ln105_21_fu_553_p2 <= (v_94_fu_88 xor shl_ln_fu_504_p3);
    xor_ln105_22_fu_565_p2 <= (v_128_fu_541_p2 xor or_ln105_fu_559_p2);
    xor_ln105_fu_547_p2 <= (v_128_fu_541_p2 xor shl_ln_fu_504_p3);
    xor_ln145_fu_254_p2 <= (bit_sel2_fu_246_p3 xor ap_const_lv1_1);
    xor_ln147_13_fu_634_p2 <= (u_71_out_load_reg_872 xor tempReg_reg_863_pp0_iter7_reg);
    xor_ln147_15_fu_673_p2 <= (v_reg_877 xor or_ln147_fu_638_p2);
    xor_ln147_16_fu_651_p2 <= (bit_sel_fu_644_p3 xor ap_const_lv1_1);
    xor_ln147_fu_630_p2 <= (v_reg_877 xor tempReg_reg_863_pp0_iter7_reg);
    xor_ln147_s_fu_660_p3 <= (xor_ln147_16_fu_651_p2 & trunc_ln147_fu_657_p1);
    zext_ln105_79_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bl_reg_756),64));
    zext_ln105_80_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_fu_571_p3),64));
    zext_ln105_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(al_reg_751),64));
    zext_ln106_82_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_194_reg_837),33));
    zext_ln106_83_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_195_reg_821_pp0_iter4_reg),33));
    zext_ln106_84_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_196_reg_827_pp0_iter4_reg),33));
    zext_ln106_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_193_reg_816),34));
    zext_ln110_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ah_reg_761),64));
    zext_ln112_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bh_reg_766),64));
    zext_ln123_69_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_117_reg_800),33));
    zext_ln123_70_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_fu_409_p2),34));
    zext_ln123_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_118_reg_805),33));
    zext_ln130_69_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_fu_455_p2),34));
    zext_ln130_70_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_81_fu_465_p2),34));
    zext_ln130_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_119_reg_810_pp0_iter4_reg),33));
    zext_ln133_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln133_s_fu_518_p3),64));
    zext_ln143_cast_fu_186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln143),64));
    zext_ln145_10_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln_fu_270_p3),32));
    zext_ln145_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_fu_227_p1),32));
    zext_ln148_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_684_p3),4));
end behav;
